
---------- Begin Simulation Statistics ----------
final_tick                                13612201330                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 110035                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661008                       # Number of bytes of host memory used
host_op_rate                                   219352                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   102.61                       # Real time elapsed on the host
host_tick_rate                              132660426                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11290577                       # Number of instructions simulated
sim_ops                                      22507585                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013612                       # Number of seconds simulated
sim_ticks                                 13612201330                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   8126564                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6524432                       # number of cc regfile writes
system.cpu.committedInsts                    11290577                       # Number of Instructions Simulated
system.cpu.committedOps                      22507585                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.649725                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.649725                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   9617530                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  9570001                       # number of floating regfile writes
system.cpu.idleCycles                           39163                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29175                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1625540                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.009226                       # Inst execution rate
system.cpu.iew.exec_refs                     12369061                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      26754                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 7133312                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4870492                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4274                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                27434                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22872716                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              12342307                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             58403                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              30192929                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  46379                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4262787                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25419                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4380997                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             16                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1460                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          27715                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  23424443                       # num instructions consuming a value
system.cpu.iew.wb_count                      22637894                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.727937                       # average fanout of values written-back
system.cpu.iew.wb_producers                  17051519                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.756692                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22640355                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 36121210                       # number of integer regfile reads
system.cpu.int_regfile_writes                11392593                       # number of integer regfile writes
system.cpu.ipc                               0.377398                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.377398                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               793      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11499110     38.01%     38.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     38.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     38.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             3204556     10.59%     48.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     48.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     48.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     48.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     48.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     48.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     48.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     48.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     48.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     48.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  208      0.00%     48.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     48.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   48      0.00%     48.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 219      0.00%     48.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     48.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     48.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     48.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     48.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     48.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     48.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1594403      5.27%     53.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     53.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     53.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     53.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     53.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     53.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1569840      5.19%     59.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     59.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     59.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     59.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     59.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     59.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     59.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     59.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     59.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     59.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     59.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     59.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4424268     14.63%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1729      0.01%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         7931020     26.22%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25111      0.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               30251332                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                15761563                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            30147181                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      9593905                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            9864919                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2779584                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.091883                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   92000      3.31%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      3.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            22582      0.81%      4.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      4.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      4.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      4.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      4.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      4.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      4.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      4.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      4.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      4.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      4.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      4.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      4.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1300873     46.80%     50.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    21      0.00%     50.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1364087     49.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17268560                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           63041366                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13043989                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13372937                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22872713                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  30251332                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          365125                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             28535                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       531601                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      29877764                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.012503                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.847663                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            20378415     68.21%     68.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3009183     10.07%     78.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1055496      3.53%     81.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              993414      3.32%     85.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2036052      6.81%     91.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1189860      3.98%     95.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              665459      2.23%     98.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              334427      1.12%     99.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              215458      0.72%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        29877764                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.011178                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads               914                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              881                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4870492                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               27434                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                15630225                       # number of misc regfile reads
system.cpu.numCycles                         29916927                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             293                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       172154                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        377493                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1436176                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7125                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2873830                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7125                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 1683127                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1681898                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25449                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1655805                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1655050                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.954403                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     299                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             285                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              266                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          368728                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts             25386                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     29819197                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.754802                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.101492                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        25375272     85.10%     85.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          459873      1.54%     86.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          471256      1.58%     88.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1271129      4.26%     92.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           14737      0.05%     92.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          130021      0.44%     92.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           46244      0.16%     93.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          100024      0.34%     93.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1950641      6.54%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     29819197                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11290577                       # Number of instructions committed
system.cpu.commit.opsCommitted               22507585                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4810626                       # Number of memory references committed
system.cpu.commit.loads                       4784452                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1620560                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    9542479                       # Number of committed floating point instructions.
system.cpu.commit.integer                    16130166                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   143                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          279      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11392610     50.62%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      3139623     13.95%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           96      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1594320      7.08%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      1569744      6.97%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      1620342      7.20%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1140      0.01%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      3164110     14.06%     99.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        25034      0.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     22507585                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1950641                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      1700598                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1700598                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1700598                       # number of overall hits
system.cpu.dcache.overall_hits::total         1700598                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3225843                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3225843                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3225843                       # number of overall misses
system.cpu.dcache.overall_misses::total       3225843                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 165301464862                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 165301464862                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 165301464862                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 165301464862                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4926441                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4926441                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4926441                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4926441                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.654802                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.654802                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.654802                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.654802                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51242.873525                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51242.873525                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51242.873525                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51242.873525                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8040788                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           20                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1024844                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.845865                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           10                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2982                       # number of writebacks
system.cpu.dcache.writebacks::total              2982                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1788659                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1788659                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1788659                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1788659                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1437184                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1437184                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1437184                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1437184                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33236418114                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33236418114                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33236418114                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33236418114                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.291729                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.291729                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.291729                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.291729                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23126.070228                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23126.070228                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23126.070228                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23126.070228                       # average overall mshr miss latency
system.cpu.dcache.replacements                1436159                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1674732                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1674732                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3225534                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3225534                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 165289393815                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 165289393815                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4900266                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4900266                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.658237                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.658237                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51244.040154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51244.040154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1788653                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1788653                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1436881                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1436881                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  33224798425                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  33224798425                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.293225                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.293225                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23122.860157                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23122.860157                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        25866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          25866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          309                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          309                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12071047                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12071047                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011805                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011805                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 39064.877023                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39064.877023                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          303                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          303                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11619689                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11619689                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 38348.808581                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38348.808581                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13612201330                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.268593                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3137783                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1437183                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.183287                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174720                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.268593                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997333                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997333                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          522                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          80260239                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         80260239                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13612201330                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1395809                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              24805689                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2527760                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1123087                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  25419                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1628371                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   215                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               23122800                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                   883                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     4929356                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       26757                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        127741                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            19                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13612201330                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13612201330                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13612201330                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3335172                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11780457                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1683127                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1655368                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      26515826                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   51254                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  160                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           944                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3314384                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  7473                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           29877764                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.786297                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.070173                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 24710564     82.71%     82.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1553023      5.20%     87.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   131578      0.44%     88.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   152325      0.51%     88.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   172018      0.58%     89.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1516540      5.08%     94.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    51967      0.17%     94.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    80925      0.27%     94.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1508824      5.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             29877764                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.056260                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.393772                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3313773                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3313773                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3313773                       # number of overall hits
system.cpu.icache.overall_hits::total         3313773                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          611                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            611                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          611                       # number of overall misses
system.cpu.icache.overall_misses::total           611                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46927789                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46927789                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46927789                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46927789                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3314384                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3314384                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3314384                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3314384                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000184                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000184                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000184                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000184                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76804.891980                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76804.891980                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76804.891980                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76804.891980                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          388                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    77.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           16                       # number of writebacks
system.cpu.icache.writebacks::total                16                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          140                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          140                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          140                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          140                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          471                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          471                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          471                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          471                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37591189                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37591189                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37591189                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37591189                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79811.441614                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79811.441614                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79811.441614                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79811.441614                       # average overall mshr miss latency
system.cpu.icache.replacements                     16                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3313773                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3313773                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          611                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           611                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46927789                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46927789                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3314384                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3314384                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76804.891980                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76804.891980                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          140                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          140                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          471                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          471                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37591189                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37591189                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79811.441614                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79811.441614                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13612201330                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           415.518924                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3314243                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               470                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7051.580851                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             86905                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   415.518924                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.405780                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.405780                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.442383                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6629238                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6629238                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13612201330                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           7280                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3314549                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           208                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13612201330                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13612201330                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13612201330                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         187                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   86040                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  16                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   1260                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                 997179                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  13612201330                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  25419                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1824717                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                12413775                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3160747                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              12453072                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               22983922                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 89821                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2943205                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               11032593                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   7477                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            27884235                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    47646247                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 21391491                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   9794708                       # Number of floating rename lookups
system.cpu.rename.committedMaps              27317465                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   566764                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5703761                       # count of insts added to the skid buffer
system.cpu.rob.reads                         50744622                       # The number of ROB reads
system.cpu.rob.writes                        45811218                       # The number of ROB writes
system.cpu.thread_0.numInsts                 11290577                       # Number of Instructions committed
system.cpu.thread_0.numOps                   22507585                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       455                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1232310                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1232314                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   4                       # number of overall hits
system.l2.overall_hits::.cpu.data             1232310                       # number of overall hits
system.l2.overall_hits::total                 1232314                       # number of overall hits
system.l2.demand_misses::.cpu.inst                467                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             204873                       # number of demand (read+write) misses
system.l2.demand_misses::total                 205340                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               467                       # number of overall misses
system.l2.overall_misses::.cpu.data            204873                       # number of overall misses
system.l2.overall_misses::total                205340                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36907325                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  19027616790                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19064524115                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36907325                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  19027616790                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19064524115                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              471                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1437183                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1437654                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             471                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1437183                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1437654                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.991507                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.142552                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.142830                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.991507                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.142552                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.142830                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79030.674518                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 92875.180185                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92843.693947                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79030.674518                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 92875.180185                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92843.693947                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1314                       # number of writebacks
system.l2.writebacks::total                      1314                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           467                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        204873                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            205340                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          467                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       204873                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           205340                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32564450                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17117856440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17150420890                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32564450                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17117856440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17150420890                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.991507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.142552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.142830                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.991507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.142552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.142830                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69731.156317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83553.501145                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83522.065306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69731.156317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83553.501145                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83522.065306                       # average overall mshr miss latency
system.l2.replacements                         172584                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2982                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2982                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2982                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2982                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           16                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               16                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           16                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           16                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         6695                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6695                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               193                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   193                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 109                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8620430                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8620430                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           302                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               302                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.360927                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.360927                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79086.513761                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79086.513761                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7604710                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7604710                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.360927                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.360927                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69767.981651                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69767.981651                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          467                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              467                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36907325                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36907325                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          471                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            471                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.991507                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.991507                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79030.674518                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79030.674518                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          467                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          467                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32564450                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32564450                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.991507                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991507                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69731.156317                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69731.156317                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1232117                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1232117                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       204764                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          204764                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  19018996360                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  19018996360                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1436881                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1436881                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.142506                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.142506                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 92882.520170                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92882.520170                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       204764                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       204764                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  17110251730                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  17110251730                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.142506                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.142506                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83560.839454                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83560.839454                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13612201330                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 30547.219332                       # Cycle average of tags in use
system.l2.tags.total_refs                     2867134                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    205352                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.962046                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.280346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       126.267620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     30419.671365                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.928335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.932227                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1292                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10595                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        20368                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          354                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46186632                       # Number of tag accesses
system.l2.tags.data_accesses                 46186632                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13612201330                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    204856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001643458830                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           78                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           78                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              392602                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1212                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      205339                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1314                       # Number of write requests accepted
system.mem_ctrls.readBursts                    205339                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1314                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     17                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.83                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                205339                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1314                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  106710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   86522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           78                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2596.653846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1632.063073                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3891.955743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           36     46.15%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           39     50.00%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            2      2.56%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      1.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            78                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           78                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.487179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.465048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.878954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               59     75.64%     75.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.28%     76.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               17     21.79%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            78                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13141696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                84096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    965.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   13612098045                       # Total gap between requests
system.mem_ctrls.avgGap                      65869.35                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        29824                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13110784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        82304                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2190975.528276292142                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 963164126.224395155907                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 6046340.191766764037                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          466                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       204873                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1314                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13699010                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8803505340                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 279694515045                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29397.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     42970.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 212857317.39                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        29824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13111872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13141696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        29824                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        29824                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        84096                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        84096                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          466                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       204873                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         205339                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1314                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1314                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2190976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    963244055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        965435030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2190976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2190976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6177987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6177987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6177987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2190976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    963244055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       971613017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               205322                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1286                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12897                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12603                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12798                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12585                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13126                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12554                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12623                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12626                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12535                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12935                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          118                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          159                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           33                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4967416850                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1026610000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8817204350                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                24193.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           42943.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              104401                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1046                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            50.85                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           81.34                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       101157                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.705972                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    89.212578                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   195.115811                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        73149     72.31%     72.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        19759     19.53%     91.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1655      1.64%     93.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          957      0.95%     94.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          773      0.76%     95.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          678      0.67%     95.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          548      0.54%     96.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          469      0.46%     96.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3169      3.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       101157                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13140608                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              82304                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              965.355102                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                6.046340                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.59                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               51.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  13612201330                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       366903180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       195006075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      737312100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       3215520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1074390720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   5330448480                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    738287040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    8445563115                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   620.440655                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1764988515                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    454480000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  11392732815                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       355386360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       188884740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      728686980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       3497400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1074390720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   5122872720                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    913087680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    8386806600                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   616.124196                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2218301620                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    454480000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  10939419710                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13612201330                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             205230                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1314                       # Transaction distribution
system.membus.trans_dist::CleanEvict           170840                       # Transaction distribution
system.membus.trans_dist::ReadExReq               109                       # Transaction distribution
system.membus.trans_dist::ReadExResp              109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        205230                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       582832                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       582832                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 582832                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     13225792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     13225792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                13225792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            205339                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  205339    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              205339                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13612201330                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           586660720                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1112263510                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1437351                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4296                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           16                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1604447                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              302                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             302                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           471                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1436881                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          957                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4310527                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4311484                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     92170560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               92201664                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          172584                       # Total snoops (count)
system.tol2bus.snoopTraffic                     84096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1610239                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004426                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.066381                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1603112     99.56%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7127      0.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1610239                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13612201330                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1310320830                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            641550                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1961755250                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            14.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
