{
	"author": [
		"Mohamed Ismail",
		"Daniel Lo",
		"G. Edward Suh"
	],
	"booktitle": "Proceedings of the 52nd Annual Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/2015",
	"dblpkey": "conf/dac/IsmailLS15",
	"doi": "10.1145/2744769.2744855",
	"ee": "http://doi.acm.org/10.1145/2744769.2744855",
	"pages": "123:1-123:6",
	"publisher": "ACM",
	"stemmed": [
		"improv",
		"worst",
		"case",
		"cach",
		"perform",
		"through",
		"select",
		"bypass",
		"and",
		"regist",
		"index",
		"cach"
	],
	"tag": [
		"performance",
		"worst-case"
	],
	"title": "Improving worst-case cache performance through selective bypassing and register-indexed cache",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2015
}