$date
	Sun Oct 23 09:20:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#641583
b1011 !
1"
#641586
b1011 &
b1011 %
1$
#641587
0"
#641590
b100010 &
b100010 %
#641594
b10001 &
b10001 %
#641598
b110100 &
b110100 %
#641602
b11010 &
b11010 %
#641606
b1101 &
b1101 %
#641610
b101000 &
b101000 %
#641614
b10100 &
b10100 %
#641618
b1010 &
b1010 %
#641622
b101 &
b101 %
#641626
b10000 &
b10000 %
#641630
b1000 &
b1000 %
#641634
b100 &
b100 %
#641638
b10 &
b10 %
#641642
b1 &
b1 %
1#
#641646
b0 &
0#
b0 %
0$
#1691186
b1100 &
b1100 %
1$
b1100 !
1"
#1691187
0"
#1691190
b110 &
b110 %
#1691194
b11 &
b11 %
#1691198
b1010 &
b1010 %
#1691202
b101 &
b101 %
#1691206
b10000 &
b10000 %
#1691210
b1000 &
b1000 %
#1691214
b100 &
b100 %
#1691218
b10 &
b10 %
#1691222
b1 &
1#
b1 %
#1691226
b0 &
b0 %
0#
0$
#2665651
b100 !
1"
#2665654
b100 &
b100 %
1$
#2665655
0"
#2665658
b10 &
b10 %
#2665662
b1 &
1#
b1 %
#2665666
b0 &
b0 %
0#
0$
#4500012
