roblem for event-based specifications","url":"https://www.semanticscholar.org/paper/ead951464969a0765dc0f93d00cdc47e661f666f","venue":"","year":1992},{"arxivId":null,"authors":[{"authorId":"2615140","name":"M. Laurentin"},{"authorId":"39799501","name":"A. Greiner"},{"authorId":"12009045","name":"R. Marbot"}],"doi":"10.1109/EURDAC.1992.246270","intent":[],"isInfluential":false,"paperId":"f21b4f04ad71fae033828ff381ced3076ae5522f","title":"DESB, a functional abstractor for CMOS VLSI circuits","url":"https://www.semanticscholar.org/paper/f21b4f04ad71fae033828ff381ced3076ae5522f","venue":"Proceedings EURO-DAC \'92: European Design Automation Conference","year":1992},{"arxivId":null,"authors":[{"authorId":"46589659","name":"T. Chan"},{"authorId":"153199649","name":"S. Hsiung"}],"doi":"10.1109/CICC.1992.591132","intent":[],"isInfluential":false,"paperId":"f361dde071b439b396651a31632e44a56f9a7c4a","title":"Formal Verification Of Multi-chip Designs","url":"https://www.semanticscholar.org/paper/f361dde071b439b396651a31632e44a56f9a7c4a","venue":"1992 Proceedings of the IEEE Custom Integrated Circuits Conference","year":1992},{"arxivId":null,"authors":[{"authorId":"1684361","name":"D. Caban"},{"authorId":"122154040","name":"D. Milford"}],"doi":"10.1109/ASIC.1992.270213","intent":[],"isInfluential":false,"paperId":"f6ea438f8210b86b106883bc0c407113cd663222","title":"A parallel BDD engine for logic verification","url":"https://www.semanticscholar.org/paper/f6ea438f8210b86b106883bc0c407113cd663222","venue":"[1992] Proceedings. Fifth Annual IEEE International ASIC Conference and Exhibit","year":1992},{"arxivId":null,"authors":[{"authorId":"145305126","name":"M. Mercer"},{"authorId":"144041399","name":"R. Kapur"},{"authorId":"28565315","name":"D. Ross"}],"doi":"10.1109/DAC.1992.227810","intent":["background"],"isInfluential":false,"paperId":"f6f00884e9361559c82951064c29c3816203c45d","title":"Functional approaches to generating orderings for efficient symbolic representations","url":"https://www.semanticscholar.org/paper/f6f00884e9361559c82951064c29c3816203c45d","venue":"[1992] Proceedings 29th ACM/IEEE Design Automation Conference","year":1992},{"arxivId":null,"authors":[{"authorId":"2164559","name":"Jordan Gergov"},{"authorId":"1708312","name":"C. Meinel"}],"doi":"10.1007/3-540-56402-0_56","intent":[],"isInfluential":false,"paperId":"fa2c66d9942f525ece0093f9acd27d046edc7161","title":"Analysis and Manipulation of Boolean Functions in Terms of Decision Graphs","url":"https://www.semanticscholar.org/paper/fa2c66d9942f525ece0093f9acd27d046edc7161","venue":"WG","year":1992},{"arxivId":null,"authors":[{"authorId":null,"name":"S. Devadas"},{"authorId":null,"name":"K. Keutzer"},{"authorId":null,"name":"S. Malik"},{"authorId":null,"name":"A. Wang"}],"doi":"10.1109/DAC.1992.227744","intent":[],"isInfluential":false,"paperId":"ff1df929317e1f25b8ae230d970300fced9a387d","title":"Certified timing verification and the transition delay of a logic circuit","url":"https://www.semanticscholar.org/paper/ff1df929317e1f25b8ae230d970300fced9a387d","venue":"[1992] Proceedings 29th ACM/IEEE Design Automation Conference","year":1992},{"arxivId":null,"authors":[{"authorId":"144157182","name":"C. Pixley"},{"authorId":"3319053","name":"G. Beihl"},{"authorId":"1403814984","name":"E. Pacas-Skewes"}],"doi":"10.1109/ICCD.1991.139891","intent":[],"isInfluential":false,"paperId":"022ef7fec022d706bad9566007841b133b1d9be8","title":"Automatic derivation of FSM specification to implementation encoding","url":"https://www.semanticscholar.org/paper/022ef7fec022d706bad9566007841b133b1d9be8","venue":"[1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors","year":1991},{"arxivId":null,"authors":[{"authorId":"3176755","name":"J. Burch"}],"doi":"10.1145/127601.127703","intent":["methodology"],"isInfluential":false,"paperId":"0c4437858f10dd11709ca8bf9beff792edb9503a","title":"Using bdds to verify multipliers","url":"https://www.semanticscholar.org/paper/0c4437858f10dd11709ca8bf9beff792edb9503a","venue":"28th ACM/IEEE Design Automation Conference","year":1991},{"arxivId":null,"authors":[{"authorId":null,"name":"Gyocro Mis"},{"authorId":"133714344","name":"B. Mis"},{"authorId":"70136335","name":"References"},{"authorId":"121054520","name":"Bostick"},{"authorId":"1718500","name":"G. Hachtel"},{"authorId":"143814194","name":"R. Jacoby"},{"authorId":"1809013","name":"M. Lightner"},{"authorId":"1870101","name":"P. Moceyunas"},{"authorId":"31446937","name":"C. Morrison"},{"authorId":"48358354","name":"D. Ravenscroft"},{"authorId":"30107301","name":"Boul"},{"authorId":null,"name":"R K Brayton"},{"authorId":"46967615","name":"R. Rudell"},{"authorId":"1388394865","name":"A. Sangiovanni-Vincentelli"},{"authorId":"3279666","name":"A. Wang"},{"authorId":"147643272","name":"Mis"},{"authorId":"1760676","name":"S. Muroga"},{"authorId":"1782916","name":"Y. Kambayashi"},{"authorId":"26563594","name":"H. C. Lai"},{"authorId":"2020012","name":"J. N. Culliney"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"0ec8ad97a479f1c390aa8f79333644fd39852628","title":"Table 1: Redesign 5 Implementation and Results Figure 4: Multi-level Logic Minimization 3.2 Multi-level Logic Minimization 4 Logic Synthesis from the Results of Boolean Unication","url":"https://www.semanticscholar.org/paper/0ec8ad97a479f1c390aa8f79333644fd39852628","venue":"","year":1991},{"arxivId":null,"authors":[{"authorId":"1735000","name":"H. Cho"},{"authorId":"1718500","name":"G. Hachtel"},{"authorId":"1693050","name":"F. Somenzi"}],"doi":"10.1109/ICCD.1991.139849","intent":[],"isInfluential":false,"paperId":"11c17c4188539162fe8fe730c81e2c9c12cc833c","title":"Redundancy identification and removal based on implicit state enumeration","url":"https://www.semanticscholar.org/paper/11c17c4188539162fe8fe730c81e2c9c12cc833c","venue":"[1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors","year":1991},{"arxivId":null,"authors":[],"doi":"10.1007/BF00135441","intent":["background","methodology"],"isInfluential":true,"paperId":"1ba6c66f36d999869fd41d7dbecf52441c9d27dd","title":"Exact ordered binary decision diagram size when representing classes of symmetric functions","url":"https://www.semanticscholar.org/paper/1ba6c66f36d999869fd41d7dbecf52441c9d27dd","venue":"J. Electron. Test.","year":1991},{"arxivId":null,"authors":[{"authorId":"145135767","name":"R. Enders"},{"authorId":"3260673","name":"Thomas Filkorn"},{"authorId":"2863491","name":"D. Taubner"}],"doi":"10.1007/3-540-55179-4_20","intent":["background","methodology"],"isInfluential":true,"paperId":"24f5a5f997492a9e361bfad172effb4d25ce1ba2","title":"Generating BDDs for Symbolic Model Checking in CCS","url":"https://www.semanticscholar.org/paper/24f5a5f997492a9e361bfad172effb4d25ce1ba2","venue":"CAV","year":1991},{"arxivId":null,"authors":[{"authorId":"34960306","name":"K. M. Butler"},{"authorId":"145305126","name":"M. Mercer"}],"doi":"10.1145/123186.123436","intent":["methodology"],"isInfluential":true,"paperId":"2600ea99303b53cce186d05241b705c172dd4653","title":"The influences of fault type and topology on fault model performance and the implications to test and testable design","url":"https://www.semanticscholar.org/paper/2600ea99303b53cce186d05241b705c172dd4653","venue":"DAC \'90","year":1990},{"arxivId":null,"authors":[{"authorId":"3260673","name":"Thomas Filkorn"}],"doi":"10.1007/3-540-55179-4_22","intent":[],"isInfluential":false,"paperId":"27ce5bcdc2030974763ff08741c201013510d775","title":"Functional Extension of Symbolic Model Checking","url":"https://www.semanticscholar.org/paper/27ce5bcdc2030974763ff08741c201013510d775","venue":"CAV","year":1991},{"arxivId":null,"authors":[{"authorId":"8388443","name":"Pascal Van Hentenryck"}],"doi":"10.1017/S0269888900005798","intent":[],"isInfluential":false,"paperId":"2dbaf72c3c55811833a518252ff5c76f9268f8be","title":"Constraint logic programming","url":"https://www.semanticscholar.org/paper/2dbaf72c3c55811833a518252ff5c76f9268f8be","venue":"Knowl. Eng. Rev.","year":1991},{"arxivId":null,"authors":[{"authorId":"2406444","name":"C. Kring"},{"authorId":"145535847","name":"A. Newton"}],"doi":"10.1109/ICCAD.1991.185175","intent":[],"isInfluential":false,"paperId":"2f23beea738bf361f98bfc32839793359b5d631d","title":"A cell-replicating approach to minicut-based circuit partitioning","url":"https://www.semanticscholar.org/paper/2f23beea738bf361f98bfc32839793359b5d631d","venue":"1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers","year":1991},{"arxivId":null,"authors":[],"doi":"10.1007/3-540-54444-5_100","intent":[],"isInfluential":false,"paperId":"2fb3c7f2458f76ef83e3a6cbc2f61a3250aef305","title":"Generating Efficient Code From Data-Flow Programs","url":"https://www.semanticscholar.org/paper/2fb3c7f2458f76ef83e3a6cbc2f61a3250aef305","venue":"PLILP","year":1991},{"arxivId":null,"authors":[{"authorId":"145249816","name":"G. Saucier"},{"authorId":"2236231","name":"F. Poirot"}],"doi":"10.1109/EUASIC.1991.212832","intent":[],"isInfluential":false,"paperId":"318c07cc898dda381a4fcb545e767e037e74928f","title":"A good input ordering for circuit verification based on binary decision diagrams","url":"https://www.semanticscholar.org/paper/318c07cc898dda381a4fcb545e767e037e74928f","venue":"Euro ASIC \'91","year":1991},{"arxivId":null,"authors":[{"authorId":"3176755","name":"J. Burch"},{"authorId":"143877541","name":"E. Clarke"},{"authorId":"33629296","name":"D. E. Long"}],"doi":"10.1145/127601.127702","intent":[],"isInfluential":false,"paperId":"3225a3add84ece717bbe33ee44d0efd6c6c10dcc","title":"Representing circuits more efficiently in symbolic model checking","url":"https://www.semanticscholar.org/paper/3225a3add84ece717bbe33ee44d0efd6c6c10dcc","venue":"28th ACM/IEEE Design Automation Conference","year":1991},{"arxivId":null,"authors":[{"authorId":"144388135","name":"A. Amara"},{"authorId":"5420878","name":"A. Hakem"},{"authorId":"15312506","name":"G. Noguez"}],"doi":"10.1109/CMPEUR.1991.257492","intent":[],"isInfluential":false,"paperId":"33a8a4b3dd645084623123db3407b943ea3628a0","title":"SLICE and SLICE 1D: a cell compiler for VLSI design","url":"https://www.semanticscholar.org/paper/33a8a4b3dd645084623123db3407b943ea3628a0","venue":"[1991] Proceedings, Advanced Computer Technology, Reliable Systems and Applications","year":1991},{"arxivId":null,"authors":[{"authorId":"2073060","name":"C. Ratel"},{"authorId":"2578040","name":"N. Halbwachs"},{"authorId":"144084573","name":"P. Raymond"}],"doi":"10.1145/125083.123062","intent":[],"isInfluential":false,"paperId":"3453eeef0e965807774df3e081b71c03b52e233c","title":"Programming and verifying critical systems by means of the synchronous data-flow language LUSTRE","url":"https://www.semanticscholar.org/paper/3453eeef0e965807774df3e081b71c03b52e233c","venue":"SIGSOFT \'91","year":1991},{"arxivId":null,"authors":[{"authorId":"2581120","name":"T. Stanion"},{"authorId":"39353376","name":"D. Bhattacharya"}],"doi":"10.1109/FTCS.1991.146630","intent":[],"isInfluential":false,"paperId":"3560353cd8b6207301a1300157e1efc6587825e3","title":"TSUNAMI: a path oriented scheme for algebraic test generation","url":"https://www.semanticscholar.org/paper/3560353cd8b6207301a1300157e1efc6587825e3","venue":"[1991] Digest of Papers. Fault-Tolerant Computing: The Twenty-First International Symposium","year":1991},{"arxivId":null,"authors":[{"authorId":"1700849","name":"R. Murgai"},{"authorId":"3220731","name":"Y. Nishizaki"},{"authorId":"3102628","name":"N. Shenoy"},{"authorId":"1737060","name":"R. Brayton"},{"authorId":"1388394865","name":"A. Sangiovanni-Vincentelli"}],"doi":"10.1145/123186.123421","intent":["background","methodology"],"isInfluential":false,"paperId":"3605053fee2b7e27b909ab1892553663be13516f","title":"Logic synthesis for programmable gate arrays","url":"https://www.semanticscholar.org/paper/3605053fee2b7e27b909ab1892553663be13516f","venue":"DAC \'90","year":1990},{"arxivId":null,"authors":[{"authorId":"2329027","name":"Y. Kukimoto"},{"authorId":"145664836","name":"M. Fujita"},{"authorId":"47675719","name":"M. Tanaka"}],"doi":"10.1109/CICC.1991.164009","intent":["methodology"],"isInfluential":false,"paperId":"37c3824b6a91c8fe922fbdfc18bdbca35917ee91","title":"Symbolic verification of CMOS synchronous circuits using characteristic functions","url":"https://www.semanticscholar.org/paper/37c3824b6a91c8fe922fbdfc18bdbca35917ee91","venue":"Proceedings of the IEEE 1991 Custom Integrated Circuits Conference","year":1991},{"arxivId":null,"authors":[{"authorId":"102830752","name":"Pascal Van Hent"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"3b293feae1286c5878159830c45788bf741bbe77","title":"The CLP language CHIP: Constraint Solving and Applications","url":"https://www.semanticscholar.org/paper/3b293feae1286c5878159830c45788bf741bbe77","venue":"","year":1991},{"arxivId":null,"authors":[{"authorId":"1704933","name":"J. Madre"},{"authorId":"1702126","name":"O. Coudert"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"3b2bdb9334595b0ea9efe69671ed9eb44a084882","title":"A Logically Complete Reasoning Maintenance System Based on a Logical Constraint Solver","url":"https://www.semanticscholar.org/paper/3b2bdb9334595b0ea9efe69671ed9eb44a084882","venue":"IJCAI","year":1991},{"arxivId":null,"authors":[{"authorId":"1683541","name":"P. Prinetto"},{"authorId":"47004873","name":"P. Camurati"}],"doi":"10.1109/CMPEUR.1991.257402","intent":[],"isInfluential":false,"paperId":"4032fb1e5058b4f9f5591a4c0e9ac6f6efb4881d","title":"Striving toward correct FSMs: advances in design, formal verification, testing, and diagnosis","url":"https://www.semanticscholar.org/paper/4032fb1e5058b4f9f5591a4c0e9ac6f6efb4881d","venue":"[1991] Proceedings, Advanced Computer Technology, Reliable Systems and Applications","year":1991},{"arxivId":null,"authors":[{"authorId":"145968937","name":"B. Lin"},{"authorId":"145535847","name":"A. Newton"}],"doi":"10.1109/ICCD.1991.139995","intent":[],"isInfluential":false,"paperId":"44383505d28a0d2e066bcd946e3dcc8240ef4168","title":"Implicit manipulation of equivalence classes using binary decision diagrams","url":"https://www.semanticscholar.org/paper/44383505d28a0d2e066bcd946e3dcc8240ef4168","venue":"[1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors","year":1991},{"arxivId":null,"authors":[{"authorId":"3008009","name":"N. Takahashi"},{"authorId":"1762811","name":"N. Ishiura"},{"authorId":"1948846","name":"S. Yajima"}],"doi":"10.1109/ICCAD.1991.185329","intent":[],"isInfluential":false,"paperId":"4db02f15004085ae0383ae9430994744ab3733fc","title":"Fault simulation for multiple faults using shared BDD representation of fault sets","url":"https://www.semanticscholar.org/paper/4db02f15004085ae0383ae9430994744ab3733fc","venue":"1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers","year":1991},{"arxivId":null,"authors":[{"authorId":"34960306","name":"K. M. Butler"},{"authorId":"28565315","name":"D. Ross"},{"authorId":"144041399","name":"R. Kapur"},{"authorId":"145305126","name":"M. Mercer"}],"doi":"10.1145/127601.127705","intent":["background"],"isInfluential":false,"paperId":"5029460676f6e0dcdf94bbec5883b7f50faf5145","title":"Heuristics to compute variable orderings for efficient manipulation of ordered binary decision diagrams","url":"https://www.semanticscholar.org/paper/5029460676f6e0dcdf94bbec5883b7f50faf5145","venue":"28th ACM/IEEE Design Automation Conference","year":1991},{"arxivId":null,"authors":[{"authorId":"2380776","name":"L. Claesen"},{"authorId":"3209634","name":"M. Genoe"},{"authorId":"46520760","name":"E. Verlind"},{"authorId":"3353050","name":"F. Proesmans"},{"authorId":"9552319","name":"H. de Man"}],"doi":"10.1109/EUASIC.1991.212833","intent":[],"isInfluential":false,"paperId":"51775e1cef98ad04ed4da0308e000c0efd440433","title":"Application example of multi-level digital design verification by the SFG-tracing methodology","url":"https://www.semanticscholar.org/paper/51775e1cef98ad04ed4da0308e000c0efd440433","venue":"Euro ASIC \'91","year":1991},{"arxivId":null,"authors":[{"authorId":"1992671","name":"H. Ochi"},{"authorId":"1762811","name":"N. Ishiura"},{"authorId":"1948846","name":"S. Yajima"}],"doi":"10.1145/127601.127704","intent":["background"],"isInfluential":false,"paperId":"51f247ce185c6931e0a6ae58bda98f7cba47b738","title":"Breadth-first manipulation of SBDD of boolean functions for vector processing","url":"https://www.semanticscholar.org/paper/51f247ce185c6931e0a6ae58bda98f7cba47b738","venue":"28th ACM/IEEE Design Automation Conference","year":1991},{"arxivId":null,"authors":[{"authorId":"1762811","name":"N. Ishiura"},{"authorId":"2085577085","name":"H. Sawada"},{"authorId":"1948846","name":"S. Yajima"}],"doi":"10.1109/ICCAD.1991.185307","intent":["background"],"isInfluential":false,"paperId":"572528aae72936c19a5638524adbd9ed6c067986","title":"Minimization of binary decision diagrams based on exchanges of variables","url":"https://www.semanticscholar.org/paper/572528aae72936c19a5638524adbd9ed6c067986","venue":"1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers","year":1991},{"arxivId":null,"authors":[{"authorId":"1706906","name":"P. Ashar"},{"authorId":"143732025","name":"A. Ghosh"},{"authorId":"1695217","name":"S. Devadas"}],"doi":"10.1109/ICCD.1991.139893","intent":[],"isInfluential":false,"paperId":"5db75711d7f3c9b95303e766564cd6d99768e74f","title":"Boolean satisfiability and equivalence checking using general binary decision diagrams","url":"https://www.semanticscholar.org/paper/5db75711d7f3c9b95303e766564cd6d99768e74f","venue":"[1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors","year":1991},{"arxivId":null,"authors":[{"authorId":"1695217","name":"S. Devadas"},{"authorId":"1732330","name":"K. Keutzer"},{"authorId":"144682958","name":"S. Malik"}],"doi":"10.1145/127601.127694","intent":[],"isInfluential":false,"paperId":"5ddb2bd7344f0c1ff6a52c022e152b851056ca33","title":"A synthesis-based test generation and compaction algorithm for multifaults","url":"https://www.semanticscholar.org/paper/5ddb2bd7344f0c1ff6a52c022e152b851056ca33","venue":"28th ACM/IEEE Design Automation Conference","year":1991},{"arxivId":null,"authors":[{"authorId":"34673652","name":"R. Bryant"}],"doi":"10.1109/12.73590","intent":[],"isInfluential":false,"paperId":"5dee52bd00acf779058a0592d08af9567721abed","title":"On the Complexity of VLSI Implementations and Graph Representations of Boolean Functions with Application to Integer Multiplication","url":"https://www.semanticscholar.org/paper/5dee52bd00acf779058a0592d08af9567721abed","venue":"IEEE Trans. Computers","year":1991},{"arxivId":null,"authors":[{"authorId":"1805606","name":"N. Calazans"},{"authorId":"1734802","name":"R. Jacobi"},{"authorId":"3246418","name":"Q. Zhang"},{"authorId":"2500101","name":"C. Trullemans"}],"doi":"10.1109/CICC.1991.164034","intent":[],"isInfluential":false,"paperId":"5f6a4fa94cfe7b39602d4271a22d3eea023431eb","title":"Improving BDDs manipulation through incremental reduction and enhanced heuristics","url":"https://www.semanticscholar.org/paper/5f6a4fa94cfe7b39602d4271a22d3eea023431eb","venue":"Proceedings of the IEEE 1991 Custom Integrated Circuits Conference","year":1991},{"arxivId":null,"authors":[{"authorId":"2736177","name":"K. Chen"},{"authorId":"144146557","name":"M. Fujita"}],"doi":"10.1109/ICCD.1991.139841","intent":[],"isInfluential":false,"paperId":"5fc9f774970b38e008a6bbd71516241cdd85023e","title":"Concurrent resynthesis for network optimization","url":"https://www.semanticscholar.org/paper/5fc9f774970b38e008a6bbd71516241cdd85023e","venue":"[1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors","year":1991},{"arxivId":null,"authors":[{"authorId":"145043009","name":"J. Jain"},{"authorId":"2349524","name":"J. Bitner"},{"authorId":"2979072","name":"D. Fussell"},{"authorId":"1707643","name":"J. Abraham"}],"doi":"10.1109/ICCAD.1991.185306","intent":[],"isInfluential":false,"paperId":"74aefe4dd82f9301ab179c273b0018b867749b81","title":"Probabilistic design verification","url":"https://www.semanticscholar.org/paper/74aefe4dd82f9301ab179c273b0018b867749b81","venue":"1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers","year":1991},{"arxivId":null,"authors":[{"authorId":"144146557","name":"M. Fujita"},{"authorId":"35047687","name":"Y. Tamiya"},{"authorId":"2329027","name":"Y. Kukimoto"},{"authorId":"2736177","name":"K. Chen"}],"doi":"10.1109/ICCAD.1991.185318","intent":[],"isInfluential":false,"paperId":"75520628d95aac255c5400318c5c0866f61a0a42","title":"Application of Boolean unification to combinational logic synthesis","url":"https://www.semanticscholar.org/paper/75520628d95aac255c5400318c5c0866f61a0a42","venue":"1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers","year":1991},{"arxivId":null,"authors":[{"authorId":"50781623","name":"E. \\u010cern\\u00fd"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"78446a8548bf41e6c576f929b077d6a1f5990c77","title":"A Compositional Transformation","url":"https://www.semanticscholar.org/paper/78446a8548bf41e6c576f929b077d6a1f5990c77","venue":"","year":1991},{"arxivId":null,"authors":[{"authorId":"2111236610","name":"Hyunwoo Cho"},{"authorId":"1718500","name":"G. Hachtel"},{"authorId":"1693050","name":"F. Somenzi"}],"doi":"10.1109/TEST.1991.519495","intent":[],"isInfluential":false,"paperId":"7a4dffeedf67d4e9b02dba77f56df76d3067c116","title":"Fast sequential ATPG based on implicit state enumeration","url":"https://www.semanticscholar.org/paper/7a4dffeedf67d4e9b02dba77f56df76d3067c116","venue":"1991, Proceedings. International Test Conference","year":1991},{"arxivId":null,"authors":[{"authorId":"1681360","name":"K. Hamaguchi"},{"authorId":"2432862","name":"H. Hiraishi"},{"authorId":"1948846","name":"S. Yajima"}],"doi":"10.1007/3-540-55179-4_38","intent":[],"isInfluential":false,"paperId":"7a6eaf6dbb59b5ae4476ec3ddfbc3ff8378d94f8","title":"Formal Verification of Speed-Dependent Asynchronous Cicuits Using Symbolic Model Checking of branching Time Regular Temporal Logic","url":"https://www.semanticscholar.org/paper/7a6eaf6dbb59b5ae4476ec3ddfbc3ff8378d94f8","venue":"CAV","year":1991},{"arxivId":null,"authors":[{"authorId":"3237204","name":"Seon-Woong Jeong"},{"authorId":"49784560","name":"B. Plessier"},{"authorId":"1718500","name":"G. Hachtel"},{"authorId":"1693050","name":"F. Somenzi"}],"doi":"10.1109/ICCAD.1991.185308","intent":["background"],"isInfluential":false,"paperId":"7beaec6221ab706a112c1227112cb2ff45724c6b","title":"Variable ordering and selection of FSM traversal","url":"https://www.semanticscholar.org/paper/7beaec6221ab706a112c1227112cb2ff45724c6b","venue":"1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers","year":1991},{"arxivId":null,"authors":[{"authorId":"144146553","name":"M. Fujita"}],"doi":"10.1016/B978-0-444-89208-9.50016-8","intent":[],"isInfluential":false,"paperId":"7e49e082cc542e5fe3bf2e0393202569c17ea32b","title":"Description Methods of CHDL for Redesign Methods","url":"https://www.semanticscholar.org/paper/7e49e082cc542e5fe3bf2e0393202569c17ea32b","venue":"","year":1991},{"arxivId":null,"authors":[{"authorId":"3270249","name":"H. Savoj"},{"authorId":"1737060","name":"R. Brayton"},{"authorId":"1811389","name":"H. Touati"}],"doi":"10.1109/ICCAD.1991.185319","intent":[],"isInfluential":false,"paperId":"83350acd3f1acc70010f2723843afc5ae36d24cd","title":"Extracting local don\'t cares for network optimization","url":"https://www.semanticscholar.org/paper/83350acd3f1acc70010f2723843afc5ae36d24cd","venue":"1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers","year":1991},{"arxivId":null,"authors":[{"authorId":"153782393","name":"K. Kubiak"},{"authorId":"143969940","name":"W. K. Fuchs"}],"doi":"10.1109/TEST.1991.519761","intent":[],"isInfluential":false,"paperId":"83942ca91a3db95a573b61e944f5b8ad1c184a5f","title":"MULTIPLE-FAULT SIMULATION AND COVERAGE OF DETERMINISTIC SINGLE-FAULT TEST SETS","url":"https://www.semanticscholar.org/paper/83942ca91a3db95a573b61e944f5b8ad1c184a5f","venue":"1991, Proceedings. International Test Conference","year":1991},{"arxivId":null,"authors":[{"authorId":"8388443","name":"Pascal Van Hentenryck"}],"doi":"10.1109/CMPCON.1991.128838","intent":["background","methodology"],"isInfluential":true,"paperId":"848fafcee687a192149eef85aac7971e04667d0c","title":"The CLP language CHIP: constraint solving and applications","url":"https://www.semanticscholar.org/paper/848fafcee687a192149eef85aac7971e04667d0c","venue":"Compcon","year":1991},{"arxivId":null,"authors":[{"authorId":"1913084","name":"Y. Deguchi"},{"authorId":"1762811","name":"N. Ishiura"},{"authorId":"1948846","name":"S. Yajima"}],"doi":"10.1145/127601.127745","intent":[],"isInfluential":false,"paperId":"8acf64068178f16e1b106d9160cc4a3b3c55a325","title":"Probabilistic CTSS: analysis of timing error probability in asynchronous logic circuits","url":"https://www.semanticscholar.org/paper/8acf64068178f16e1b106d9160cc4a3b3c55a325","venue":"28th ACM/IEEE Design Automation Conference","year":1991},{"arxivId":null,"authors":[{"authorId":"1722482","name":"J. Lehoczky"},{"authorId":"2919287","name":"L. Sha"},{"authorId":"1997563","name":"J. Strosnider"},{"authorId":"118045905","name":"H. Tokuda"}],"doi":"10.1007/978-1-4615-3956-8_1","intent":[],"isInfluential":false,"paperId":"8ecba43543acbf9ce762dfdc8de051a9739456ff","title":"Fixed Priority Scheduling Theory for Hard Real-Time Systems","url":"https://www.semanticscholar.org/paper/8ecba43543acbf9ce762dfdc8de051a9739456ff","venue":"","year":1991},{"arxivId":null,"authors":[{"authorId":"1774543","name":"K. Kuchcinski"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"8f839eaac28488f088647729db29be6b9d4e6b0c","title":"Toward Automatic Test Pattern Generation for VHDL Descriptions","url":"https://www.semanticscholar.org/paper/8f839eaac28488f088647729db29be6b9d4e6b0c","venue":"","year":1991},{"arxivId":null,"authors":[{"authorId":"7661326","name":"L. G. Jones"}],"doi":"10.1145/127601.127666","intent":[],"isInfluential":false,"paperId":"92c07c11cb6226a4f24e9a6b76047d1b545c1761","title":"Accelerating switch-level simulation by function caching","url":"https://www.semanticscholar.org/paper/92c07c11cb6226a4f24e9a6b76047d1b545c1761","venue":"DAC \'91","year":1991},{"arxivId":null,"authors":[{"authorId":"1695217","name":"S. Devadas"},{"authorId":"1732330","name":"K. Keutzer"},{"authorId":"143732025","name":"A. Ghosh"}],"doi":"10.1109/VTEST.1991.208127","intent":[],"isInfluential":false,"paperId":"93135bc914895a1ba2f2f43f027a746aa97b4932","title":"Recent progress in synthesis for testability","url":"https://www.semanticscholar.org/paper/93135bc914895a1ba2f2f43f027a746aa97b4932","venue":"Digest of Papers 1991 VLSI Test Symposium \'Chip-to-System Test Concerns for the 90\'s","year":1991},{"arxivId":null,"authors":[{"authorId":"145094140","name":"C. L. Berman"}],"doi":"10.1109/43.85742","intent":[],"isInfluential":false,"paperId":"98185e744ecaa055e6a32fabc9c24a763495224f","title":"Circuit width, register allocation, and ordered binary decision diagrams","url":"https://www.semanticscholar.org/paper/98185e744ecaa055e6a32fabc9c24a763495224f","venue":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.","year":1991},{"arxivId":null,"authors":[{"authorId":"3260673","name":"Thomas Filkorn"}],"doi":"10.1016/B978-0-444-89208-9.50020-X","intent":[],"isInfluential":false,"paperId":"9eb62d0a17a43444b518477c18e841d7689c9771","title":"A Method for Symbolic Verification of Synchronous Circuits","url":"https://www.semanticscholar.org/paper/9eb62d0a17a43444b518477c18e841d7689c9771","venue":"","year":1991},{"arxivId":null,"authors":[{"authorId":"143732025","name":"A. Ghosh"},{"authorId":"1695217","name":"S. Devadas"}],"doi":"10.1109/ISCAS.1991.176750","intent":[],"isInfluential":false,"paperId":"9fcd0f60c71ce01e8dfe59dcfc6262797ba5147e","title":"Implicit depth-first state traversal of sequential machines","url":"https://www.semanticscholar.org/paper/9fcd0f60c71ce01e8dfe59dcfc6262797ba5147e","venue":"1991., IEEE International Sympoisum on Circuits and Systems","year":1991},{"arxivId":null,"authors":[{"authorId":"145552893","name":"E. Cerny"}],"doi":"10.1109/ICCD.1991.139890","intent":[],"isInfluential":false,"paperId":"a49c885cae0b48c2dbb90c2122c6ed7ffc6d6d2a","title":"A compositional transformation for formal verification","url":"https://www.semanticscholar.org/paper/a49c885cae0b48c2dbb90c2122c6ed7ffc6d6d2a","venue":"[1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors","year":1991},{"arxivId":null,"authors":[{"authorId":"1694771","name":"F. Najm"}],"doi":"10.1145/127601.127744","intent":[],"isInfluential":false,"paperId":"a623b38104dd06f601860632d6157ba17cc4d8b7","title":"Transition density, a stochastic measure of activity in digital circuits","url":"https://www.semanticscholar.org/paper/a623b38104dd06f601860632d6157ba17cc4d8b7","venue":"28th ACM/IEEE Design Automation Conference","year":1991},{"arxivId":null,"authors":[{"authorId":"34673652","name":"R. Bryant"}],"doi":"10.1145/123186.128296","intent":["methodology"],"isInfluential":false,"paperId":"a684e38b84d1828c361f2d682e462357daa78093","title":"Symbolic simulation\\u2014techniques and applications","url":"https://www.semanticscholar.org/paper/a684e38b84d1828c361f2d682e462357daa78093","venue":"DAC \'90","year":1990},{"arxivId":null,"authors":[{"authorId":"1700113","name":"T. Kropf"},{"authorId":"1686172","name":"H. Wunderlich"}],"doi":"10.1109/TEST.1991.519494","intent":[],"isInfluential":false,"paperId":"a7a9bbbaa0478cac173e51b899419008c96a8e1f","title":"A common approach to test generation and hardware verification based on temporal logic","url":"https://www.semanticscholar.org/paper/a7a9bbbaa0478cac173e51b899419008c96a8e1f","venue":"1991, Proceedings. International Test Conference","year":1991},{"arxivId":null,"authors":[{"authorId":"32064550","name":"E. C. Weening"},{"authorId":"145955811","name":"H. Kerkhoff"}],"doi":"10.1109/ASIC.1991.242855","intent":[],"isInfluential":false,"paperId":"aa44da7fd7ecef69e7390c60af111fbfbf2a5c6d","title":"A new hierarchical approach to test-pattern generation","url":"https://www.semanticscholar.org/paper/aa44da7fd7ecef69e7390c60af111fbfbf2a5c6d","venue":"[1991] Proceedings Fourth Annual IEEE International ASIC Conference and Exhibit","year":1991},{"arxivId":null,"authors":[{"authorId":"145930265","name":"B. Brock"},{"authorId":"1744149","name":"W. Hunt"}],"doi":"10.1109/CMPASS.1991.161048","intent":[],"isInfluential":false,"paperId":"ac607fac42dbd8a5bea5f21e89c8e4d0b6738159","title":"Report on the formal specification and partial verification of the VIPER microprocessor","url":"https://www.semanticscholar.org/paper/ac607fac42dbd8a5bea5f21e89c8e4d0b6738159","venue":"COMPASS \'91, Proceedings of the Sixth Annual Conference on Computer Assurance","year":1991},{"arxivId":null,"authors":[{"authorId":"144970979","name":"Ricardo Jacobi"},{"authorId":"1805606","name":"N. Calazans"},{"authorId":"2500101","name":"C. Trullemans"}],"doi":"10.1109/ISCAS.1991.176226","intent":[],"isInfluential":false,"paperId":"b2d5e523def6e36c86e82cece17f8ea844eb7550","title":"Incremental reduction of binary decision diagrams","url":"https://www.semanticscholar.org/paper/b2d5e523def6e36c86e82cece17f8ea844eb7550","venue":"1991., IEEE International Sympoisum on Circuits and Systems","year":1991},{"arxivId":null,"authors":[{"authorId":"144271464","name":"G. Micheli"}],"doi":"10.1109/CMPEUR.1991.257453","intent":[],"isInfluential":false,"paperId":"b90e74f73221459f4e720840ea5965bda02ab5ea","title":"Technology mapping of digital circuits","url":"https://www.semanticscholar.org/paper/b90e74f73221459f4e720840ea5965bda02ab5ea","venue":"","year":1991},{"arxivId":null,"authors":[{"authorId":"2103822039","name":"RelationsJ"},{"authorId":"2080613768","name":".. R. Burch"},{"authorId":"143877541","name":"E. Clarke"},{"authorId":"2071109817","name":"E. D."},{"authorId":"2100116509","name":"LongOctober"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"c106bf31e5addaed07f7e0af010c9ca985876ae7","title":"Symbolic Model Checking withPartitioned Transition","url":"https://www.semanticscholar.org/paper/c106bf31e5addaed07f7e0af010c9ca985876ae7","venue":"","year":1991},{"arxivId":null,"authors":[{"authorId":"1755680","name":"S. Minato"},{"authorId":"1762811","name":"N. Ishiura"},{"authorId":"1948846","name":"S. Yajima"}],"doi":"10.1145/123186.123225","intent":[],"isInfluential":false,"paperId":"c1a8dcef3cf2bd5a1c2e389f9f1330e1097b2d53","title":"Shared binary decision diagram with attributed edges for efficient Boolean function manipulation","url":"https://www.semanticscholar.org/paper/c1a8dcef3cf2bd5a1c2e389f9f1330e1097b2d53","venue":"DAC \'90","year":1990},{"arxivId":null,"authors":[{"authorId":"145488217","name":"M. Carlsson"}],"doi":null,"intent":["background","methodology"],"isInfluential":true,"paperId":"c29ec849379a85ed9b69532c64721af2b9c31257","title":"Boolean constraints in SICStus Prolog","url":"https://www.semanticscholar.org/paper/c29ec849379a85ed9b69532c64721af2b9c31257","venue":"","year":1991},{"arxivId":null,"authors":[{"authorId":"1393684588","name":"Y.-C. Ju"},{"authorId":"152598061","name":"R. Saleh"}],"doi":"10.1109/ICCD.1991.139991","intent":[],"isInfluential":false,"paperId":"c38d12dbb7db8bd478dd5e4dce558a9e5ff43711","title":"Indentification of viable paths using binary decision diagrams","url":"https://www.semanticscholar.org/paper/c38d12dbb7db8bd478dd5e4dce558a9e5ff43711","venue":"[1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors","year":1991},{"arxivId":null,"authors":[{"authorId":"39394674","name":"C. M. Angelo"},{"authorId":"2380776","name":"L. Claesen"},{"authorId":"144865374","name":"H. Man"}],"doi":"10.1016/B978-0-444-89208-9.50008-9","intent":[],"isInfluential":false,"paperId":"c4f2d4995f8d9becd854f24e0ea86bc527937141","title":"A METHODOLOGY FOR PROVING CORRECTNESS OF PARAMETERIZED HARDWARE MODULES IN HOL","url":"https://www.semanticscholar.org/paper/c4f2d4995f8d9becd854f24e0ea86bc527937141","venue":"","year":1991},{"arxivId":null,"authors":[{"authorId":"144392488","name":"M. Langevin"},{"authorId":"145552893","name":"E. Cerny"}],"doi":"10.1007/3-540-55179-4_43","intent":["methodology"],"isInfluential":false,"paperId":"c6c8d0b81729506290574a47c3f61d3e980babc0","title":"Comparing Generic State Machines","url":"https://www.semanticscholar.org/paper/c6c8d0b81729506290574a47c3f61d3e980babc0","venue":"CAV","year":1991},{"arxivId":null,"authors":[{"authorId":"36434571","name":"H. Sato"},{"authorId":"39965500","name":"Y. Yasue"},{"authorId":"2197683","name":"Y. Matsunaga"},{"authorId":"144146557","name":"M. Fujita"}],"doi":"10.1145/123186.123276","intent":[],"isInfluential":false,"paperId":"c8338c0499285bb985ff49754ea54a6e8913888c","title":"Boolean resubstitution with permissible functions and binary decision diagrams","url":"https://www.semanticscholar.org/paper/c8338c0499285bb985ff49754ea54a6e8913888c","venue":"DAC \'90","year":1990},{"arxivId":null,"authors":[{"authorId":"3176755","name":"J. Burch"},{"authorId":"143877541","name":"E. Clarke"},{"authorId":"1720514","name":"K. McMillan"},{"authorId":"1699040","name":"D. Dill"}],"doi":"10.1145/123186.123223","intent":[],"isInfluential":false,"paperId":"c99f73d611b41d62320bd757ea88edcf9a8cda86","title":"Sequential circuit verification using symbolic model checking","url":"https://www.semanticscholar.org/paper/c99f73d611b41d62320bd757ea88edcf9a8cda86","venue":"DAC \'90","year":1990},{"arxivId":null,"authors":[{"authorId":"145554639","name":"H. Busch"},{"authorId":"2558154","name":"G. Venzl"}],"doi":"10.1145/127601.127700","intent":[],"isInfluential":false,"paperId":"cbb0e938bf4550d539721dd5931d28a808effb13","title":"Proof-aided design of verified hardware","url":"https://www.semanticscholar.org/paper/cbb0e938bf4550d539721dd5931d28a808effb13","venue":"28th ACM/IEEE Design Automation Conference","year":1991},{"arxivId":null,"authors":[{"authorId":"153148612","name":"E. Cerny"},{"authorId":"49236567","name":"E.M. Aboulhamid"},{"authorId":"145205522","name":"C. Mauras"},{"authorId":"50091871","name":"P. Rioux"}],"doi":"10.1109/EUASIC.1991.212853","intent":["methodology"],"isInfluential":false,"paperId":"cf3e5098e9f92e9fc981514c9734f8dddb5c57ff","title":"Test generation using cross-observability calculations","url":"https://www.semanticscholar.org/paper/cf3e5098e9f92e9fc981514c9734f8dddb5c57ff","venue":"Euro ASIC \'91","year":1991},{"arxivId":null,"authors":[{"authorId":"145335117","name":"D. E. Ross"},{"authorId":"121827496","name":"K. M. Butler"},{"authorId":"144041399","name":"R. Kapur"},{"authorId":"145305126","name":"M. Mercer"}],"doi":"10.1109/EDAC.1991.206348","intent":[],"isInfluential":false,"paperId":"d19a489c6847b076f7f6b559b90f63f8c791d3cc","title":"Fast functional evaluation of candidate OBDD variable orderings","url":"https://www.semanticscholar.org/paper/d19a489c6847b076f7f6b559b90f63f8c791d3cc","venue":"Proceedings of the European Conference on Design Automation.","year":1991},{"arxivId":null,"authors":[{"authorId":"2432862","name":"H. Hiraishi"},{"authorId":"1681360","name":"K. Hamaguchi"},{"authorId":"1992671","name":"H. Ochi"},{"authorId":"1948846","name":"S. Yajima"}],"doi":"10.1007/3-540-55179-4_21","intent":["background","methodology"],"isInfluential":true,"paperId":"d2f36b9c4e73ac800219df775c62c879245c48cb","title":"Vectorized Symbolic Model Checking of Computation Tree Logic for Sequential Machine Verification","url":"https://www.semanticscholar.org/paper/d2f36b9c4e73ac800219df775c62c879245c48cb","venue":"CAV","year":1991},{"arxivId":null,"authors":[{"authorId":"3209634","name":"M. Genoe"},{"authorId":"2380776","name":"L. Claesen"},{"authorId":"46520760","name":"E. Verlind"},{"authorId":"3353050","name":"F. Proesmans"},{"authorId":"144865374","name":"H. Man"}],"doi":"10.1109/ICCD.1991.139913","intent":[],"isInfluential":false,"paperId":"d3834e3bd9fb2fbb143f5fc86eef497e12bc6048","title":"Illustration of the SFG-tracing multi-level behavioral verification methodology, by the correctness proof of a high to low level synthesis application in Cathedral-II","url":"https://www.semanticscholar.org/paper/d3834e3bd9fb2fbb143f5fc86eef497e12bc6048","venue":"[1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors","year":1991},{"arxivId":null,"authors":[{"authorId":"1723529","name":"S. Chin"},{"authorId":"1809077","name":"G. Birtwistle"}],"doi":"10.1109/HOL.1991.596279","intent":[],"isInfluential":false,"paperId":"d4792357869bed5b6266b6f5c5c2b6bda6292a15","title":"Implementing And Verifying Finite-state Machines Using Types In Higher-order Logic","url":"https://www.semanticscholar.org/paper/d4792357869bed5b6266b6f5c5c2b6bda6292a15","venue":"1991., International Workshop on the HOL Theorem Proving System and Its Applications","year":1991},{"arxivId":null,"authors":[{"authorId":"1706906","name":"P. Ashar"},{"authorId":"1695217","name":"S. Devadas"},{"authorId":"1732330","name":"K. Keutzer"}],"doi":"10.1109/TEST.1991.519755","intent":["background","methodology"],"isInfluential":true,"paperId":"d50eab83d946ac175ebc13a944a78d90e862c4a5","title":"Gate-Delay-Fault Testability Properties of Multiplexor-Based Networks","url":"https://www.semanticscholar.org/paper/d50eab83d946ac175ebc13a944a78d90e862c4a5","venue":"1991, Proceedings. International Test Conference","year":1991},{"arxivId":null,"authors":[{"authorId":"1762811","name":"N. Ishiura"},{"authorId":"1913084","name":"Y. Deguchi"},{"authorId":"1948846","name":"S. Yajima"}],"doi":"10.1145/123186.123240","intent":[],"isInfluential":false,"paperId":"d68392d615b44e5b3c12f4102311e496ad4eedb1","title":"Coded time-symbolic simulation using shared binary decision diagram","url":"https://www.semanticscholar.org/paper/d68392d615b44e5b3c12f4102311e496ad4eedb1","venue":"DAC \'90","year":1990},{"arxivId":null,"authors":[{"authorId":"144157182","name":"C. Pixley"},{"authorId":"3319053","name":"G. Beihl"}],"doi":"10.1109/ICCAD.1991.185280","intent":[],"isInfluential":false,"paperId":"d7d899c65642708486b26d4e97263efdd3083593","title":"Calculating resettability and reset sequences","url":"https://www.semanticscholar.org/paper/d7d899c65642708486b26d4e97263efdd3083593","venue":"1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers","year":1991},{"arxivId":null,"authors":[{"authorId":"144146557","name":"M. Fujita"},{"authorId":"2197683","name":"Y. Matsunaga"},{"authorId":"2185408","name":"Taeko Kakuda"}],"doi":"10.1109/EDAC.1991.206358","intent":[],"isInfluential":false,"paperId":"e3adc09ea5c57b9687c249407a29c06410df844e","title":"On variable ordering of binary decision diagrams for the application of multi-level logic synthesis","url":"https://www.semanticscholar.org/paper/e3adc09ea5c57b9687c249407a29c06410df844e","venue":"Proceedings of the European Conference on Design Automation.","year":1991},{"arxivId":null,"authors":[{"authorId":"1699040","name":"D. Dill"},{"authorId":"1741933","name":"A. Hu"},{"authorId":"1400757384","name":"H. Wong-Toi"}],"doi":"10.1007/3-540-55179-4_25","intent":[],"isInfluential":false,"paperId":"e67cd6130c3bad99c6755b05dc6cd44143fd095c","title":"Checking for Language Inclusion Using Simulation Preorders","url":"https://www.semanticscholar.org/paper/e67cd6130c3bad99c6755b05dc6cd44143fd095c","venue":"CAV","year":1991},{"arxivId":null,"authors":[{"authorId":null,"name":"L.G. Jonesi"}],"doi":"10.1145/127601.127666","intent":["background"],"isInfluential":false,"paperId":"e853bac1301c4bf3e20722ad930558e4beb4a481","title":"Accelerating switch-level simulation by function caching","url":"https://www.semanticscholar.org/paper/e853bac1301c4bf3e20722ad930558e4beb4a481","venue":"28th ACM/IEEE Design Automation Conference","year":1991},{"arxivId":null,"authors":[{"authorId":"2073060","name":"C. Ratel"},{"authorId":"152643965","name":"M. Gerin"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"ea3ff752d9c32aafab413a8b5e2706938697c3c1","title":"Generating Eecient Code from Data-flow Programs","url":"https://www.semanticscholar.org/paper/ea3ff752d9c32aafab413a8b5e2706938697c3c1","venue":"","year":1991},{"arxivId":null,"authors":[{"authorId":"2073060","name":"C. Ratel"},{"authorId":"2578040","name":"N. Halbwachs"},{"authorId":"144084573","name":"P. Raymond"}],"doi":"10.1145/123041.123062","intent":[],"isInfluential":false,"paperId":"ea6989f6db85de2bbd703f7ba1a816a32a443ded","title":"Programming and verifying critical systems by means of the synchronous data-flow language LUSTRE","url":"https://www.semanticscholar.org/paper/ea6989f6db85de2bbd703f7ba1a816a32a443ded","venue":"","year":1991},{"arxivId":null,"authors":[{"authorId":"32541059","name":"Timothy S. Freeman"},{"authorId":"1723967","name":"F. Pfenning"}],"doi":"10.1145/113445.113468","intent":[],"isInfluential":false,"paperId":"f1b4697817cdde08494bc6ea6d9e294b6d3762bc","title":"Refinement types for ML","url":"https://www.semanticscholar.org/paper/f1b4697817cdde08494bc6ea6d9e294b6d3762bc","venue":"PLDI \'91","year":1991},{"arxivId":null,"authors":[{"authorId":"39856874","name":"Karl S. Brace"},{"authorId":"1983783","name":"R. Rudell"},{"authorId":"34673652","name":"R. Bryant"}],"doi":"10.1145/123186.123222","intent":[],"isInfluential":false,"paperId":"f4a90d4ff87a9db0cefb8be0a1f4cba6edf312f0","title":"Efficient implementation of a BDD package","url":"https://www.semanticscholar.org/paper/f4a90d4ff87a9db0cefb8be0a1f4cba6edf312f0","venue":"DAC \'90","year":1990},{"arxivId":null,"authors":[{"authorId":"144157182","name":"C. Pixley"}],"doi":"10.1007/BFb0023719","intent":[],"isInfluential":false,"paperId":"00773e1d2444d49547c492cb062aaed799a7e7f3","title":"Introduction to a Computational Theory and Implementation of Sequential Hardware Equivalence","url":"https://www.semanticscholar.org/paper/00773e1d2444d49547c492cb062aaed799a7e7f3","venue":"CAV","year":1990},{"arxivId":null,"authors":[{"authorId":"144525406","name":"P. Koo"},{"authorId":"145059512","name":"F. Lombardi"},{"authorId":"1742295","name":"D. Sciuto"}],"doi":"10.1109/ICCAD.1990.129824","intent":[],"isInfluential":false,"paperId":"01ab7618b541a000419b09c15a3a450ca28f01fb","title":"A routing algorithm for harvesting multipipeline arrays with small intercell and pipeline delays","url":"https://www.semanticscholar.org/paper/01ab7618b541a000419b09c15a3a450ca28f01fb","venue":"1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers","year":1990},{"arxivId":null,"authors":[{"authorId":"1403965003","name":"Liaw Heh-Tyan"},{"authorId":"1403965000","name":"Tsaih Jia-Horng"},{"authorId":"1403964995","name":"Lin Chen-Shang"}],"doi":"10.1109/ICCAD.1990.129954","intent":[],"isInfluential":false,"paperId":"02a9aaf3264f5e43c8e58ac3656e1cbedb9fc1d0","title":"Efficient automatic diagnosis of digital circuits","url":"https://www.semanticscholar.org/paper/02a9aaf3264f5e43c8e58ac3656e1cbedb9fc1d0","venue":"1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers","year":1990},{"arxivId":null,"authors":[{"authorId":"34824684","name":"C. Berthet"},{"authorId":"1702126","name":"O. Coudert"},{"authorId":"1704933","name":"J. Madre"}],"doi":"10.1109/ICCD.1990.130210","intent":[],"isInfluential":false,"paperId":"06f02bbac4fb3ed4dd646a181bbc48819a052b45","title":"New ideas on symbolic manipulations of finite state machines","url":"https://www.semanticscholar.org/paper/06f02bbac4fb3ed4dd646a181bbc48819a052b45","venue":"Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors","year":1990},{"arxivId":null,"authors":[{"authorId":"1773339","name":"H. Eveking"}],"doi":"10.1007/BFb0023714","intent":[],"isInfluential":false,"paperId":"0887493aea8f7bf612c7725515dc51e33a675d46","title":"Automatic Verification of Extensions of Hardware Descriptions","url":"https://www.semanticscholar.org/paper/0887493aea8f7bf612c7725515dc51e33a675d46","venue":"CAV","year":1990},{"arxivId":null,"authors":[{"authorId":"1723529","name":"S. Chin"},{"authorId":"1998886","name":"E. Stabler"}],"doi":"10.1109/43.57787","intent":[],"isInfluential":false,"paperId":"130896a9b62fe59b740cd50d7a81ba3bb8b9a921","title":"Synthesis of arithmetic hardware using hardware metafunctions","url":"https://www.semanticscholar.org/paper/130896a9b62fe59b740cd50d7a81ba3bb8b9a921","venue":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.","year":1990},{"arxivId":null,"authors":[{"authorId":"145552893","name":"E. Cerny"},{"authorId":"145205522","name":"C. Mauras"}],"doi":"10.1109/ICCAD.1990.129833","intent":["methodology"],"isInfluential":false,"paperId":"136785c4597898beccfe7e556e0e392b988c1623","title":"Tautology checking using cross-controllability and cross-observability relations","url":"https://www.semanticscholar.org/paper/136785c4597898beccfe7e556e0e392b988c1623","venue":"1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers","year":1990},{"arxivId":null,"authors":[{"authorId":"2960558","name":"Yigal Brandman"},{"authorId":"1691155","name":"A. Orlitsky"},{"authorId":"1772133","name":"J. Hennessy"}],"doi":"10.1109/12.45216","intent":[],"isInfluential":false,"paperId":"2ff3c950ecd4ecd55b669b2c8e3ae808ffc29d02","title":"A Spectral Lower Bound Techniqye for the Size of Decision Trees and Two Level AND/OR Circuits","url":"https://www.semanticscholar.org/paper/2ff3c950ecd4ecd55b669b2c8e3ae808ffc29d02","venue":"IEEE Trans. Computers","year":1990},{"arxivId":null,"authors":[{"authorId":"145968937","name":"B. Lin"},{"authorId":"1811389","name":"H. Touati"},{"authorId":"145535847","name":"A. Newton"}],"doi":"10.1109/ICCAD.1990.129940","intent":[],"isInfluential":false,"paperId":"373ea51fac84349b7ac82305505a8705da4db9e4","title":"Don\'t care minimization of multi-level sequential logic networks","url":"https://www.semanticscholar.org/paper/373ea51fac84349b7ac82305505a8705da4db9e4","venue":"1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers","year":1990},{"arxivId":null,"authors":[{"authorId":"1702126","name":"O. Coudert"},{"authorId":"1704933","name":"J. Madre"},{"authorId":"34824684","name":"C. Berthet"}],"doi":"10.1007/BFb0023716","intent":[],"isInfluential":false,"paperId":"39e502dfe4ebe9b6411f40414225c0c004d71013","title":"Verifying Temporal Properties of Sequential Machines Without Building their State Diagrams","url":"https://www.semanticscholar.org/paper/39e502dfe4ebe9b6411f40414225c0c004d71013","venue":"CAV","year":1990},{"arxivId":null,"authors":[{"authorId":"1718634","name":"A. Bouajjani"},{"authorId":"35003855","name":"J. Fernandez"},{"authorId":"2578040","name":"N. Halbwachs"}],"doi":"10.1007/BFb0023733","intent":[],"isInfluential":false,"paperId":"414e1507529d3adfadd8914e302e55e8164d3189","title":"Minimal Model Generation","url":"https://www.semanticscholar.org/paper/414e1507529d3adfadd8914e302e55e8164d3189","venue":"CAV","year":1990},{"arxivId":null,"authors":[{"authorId":"35615829","name":"A. Srinivasan"},{"authorId":"145791534","name":"T. Kam"},{"authorId":"144682958","name":"S. Malik"},{"authorId":"1737060","name":"R. Brayton"}],"doi":"10.1109/ICCAD.1990.129849","intent":[],"isInfluential":false,"paperId":"445db93d9e250329ab7f82bab1e88b1c0f5b067c","title":"Algorithms for discrete function manipulation","url":"https://www.semanticscholar.org/paper/445db93d9e250329ab7f82bab1e88b1c0f5b067c","venue":"1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers","year":1990},{"arxivId":null,"authors":[{"authorId":"1702126","name":"O. Coudert"},{"authorId":"1704933","name":"J. Madre"}],"doi":"10.1007/978-1-4615-0292-0_4","intent":[],"isInfluential":false,"paperId":"4845be159de1ffdaec052eb3ba74486856c86729","title":"A unified framework for the formal verification of sequential circuits","url":"https://www.semanticscholar.org/paper/4845be159de1ffdaec052eb3ba74486856c86729","venue":"ICCAD 1990","year":1990},{"arxivId":null,"authors":[{"authorId":"144392488","name":"M. Langevin"}],"doi":"10.1007/BFb0023725","intent":[],"isInfluential":false,"paperId":"6f6fe4063bb23dd886e16a113d2352efcd842f8b","title":"Automated RTL Verification Based on Predicate Calculus","url":"https://www.semanticscholar.org/paper/6f6fe4063bb23dd886e16a113d2352efcd842f8b","venue":"CAV","year":1990},{"arxivId":null,"authors":[{"authorId":"1692319","name":"G. Shurek"},{"authorId":"1700348","name":"O. Grumberg"}],"doi":"10.1007/BFb0023735","intent":[],"isInfluential":false,"paperId":"7b8362a2a06732cca183a8b7243a1457a3a819c3","title":"The Modular Framework of Computer-Aided Verification","url":"https://www.semanticscholar.org/paper/7b8362a2a06732cca183a8b7243a1457a3a819c3","venue":"CAV","year":1990},{"arxivId":null,"authors":[{"authorId":"144627298","name":"P. Johannes"},{"authorId":"145796085","name":"P. Das"},{"authorId":"2380776","name":"L. Claesen"},{"authorId":"144865374","name":"H. Man"}],"doi":"10.1109/EDAC.1990.136703","intent":[],"isInfluential":false,"paperId":"86121c574669912b69a7f0276a288c802c0a5761","title":"SLOCOP-II: a versatile timing verification system for MOSVLSI","url":"https://www.semanticscholar.org/paper/86121c574669912b69a7f0276a288c802c0a5761","venue":"Proceedings of the European Design Automation Conference, 1990., EDAC.","year":1990},{"arxivId":null,"authors":[{"authorId":"35638690","name":"S. Kimura"},{"authorId":"143877541","name":"E. Clarke"}],"doi":"10.1109/ICCD.1990.130209","intent":[],"isInfluential":false,"paperId":"88bee2d7c052e568bbd2a15afc995a92d88adec7","title":"A parallel algorithm for constructing binary decision diagrams","url":"https://www.semanticscholar.org/paper/88bee2d7c052e568bbd2a15afc995a92d88adec7","venue":"Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors","year":1990},{"arxivId":null,"authors":[{"authorId":"144146557","name":"M. Fujita"},{"authorId":"2197683","name":"Y. Matsunaga"},{"authorId":"1914865","name":"Takeo Kakuda"}],"doi":"10.1109/ICCAD.1990.129834","intent":[],"isInfluential":false,"paperId":"91d58b94677fd7086378f7bd6dddd941bba3ba02","title":"Automatic and semi-automatic verification of switch-level circuits with temporal logic and binary decision diagrams","url":"https://www.semanticscholar.org/paper/91d58b94677fd7086378f7bd6dddd941bba3ba02","venue":"1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers","year":1990},{"arxivId":null,"authors":[{"authorId":"2197683","name":"Y. Matsunaga"},{"authorId":"144146557","name":"M. Fujita"},{"authorId":"1914865","name":"Takeo Kakuda"}],"doi":"10.1109/ICCAD.1990.129938","intent":[],"isInfluential":false,"paperId":"94a360324b928973c835f01bff95372985bd851d","title":"Multi-level logic minimization across latch boundaries","url":"https://www.semanticscholar.org/paper/94a360324b928973c835f01bff95372985bd851d","venue":"1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers","year":1990},{"arxivId":null,"authors":[{"authorId":"31777579","name":"R. Schmid"},{"authorId":"2498457","name":"E. Tid\\u00e9n"}],"doi":"10.1109/EASIC.1990.207990","intent":["methodology"],"isInfluential":false,"paperId":"a3d3a28e83ee783a0883b46aa41b614d23b7a036","title":"Verifying ASICs by symbolic simulation","url":"https://www.semanticscholar.org/paper/a3d3a28e83ee783a0883b46aa41b614d23b7a036","venue":"[Proceedings] EURO ASIC `90","year":1990},{"arxivId":null,"authors":[{"authorId":"3176755","name":"J. Burch"},{"authorId":"143877541","name":"E. Clarke"},{"authorId":"1720514","name":"K. McMillan"},{"authorId":"1699040","name":"D. Dill"},{"authorId":"2066622679","name":"L. Hwang"}],"doi":"10.1109/LICS.1990.113767","intent":[],"isInfluential":false,"paperId":"a94d5de9eb140335b473fec0786f03097810955e","title":"Symbolic model checking: 10/sup 20/ states and beyond","url":"https://www.semanticscholar.org/paper/a94d5de9eb140335b473fec0786f03097810955e","venue":"[1990] Proceedings. Fifth Annual IEEE Symposium on Logic in Computer Science","year":1990},{"arxivId":null,"authors":[{"authorId":"70110887","name":"M. Ohmura"},{"authorId":"49448298","name":"H. Yasuura"},{"authorId":"144900761","name":"K. Tamaru"}],"doi":"10.1109/ICCAD.1990.129873","intent":[],"isInfluential":false,"paperId":"bf0924a8e69382803acf1291eb83bede4c824e56","title":"Extraction of functional information from combinational circuits","url":"https://www.semanticscholar.org/paper/bf0924a8e69382803acf1291eb83bede4c824e56","venue":"1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers","year":1990},{"arxivId":null,"authors":[{"authorId":"143855021","name":"R. Ernst"},{"authorId":"2922512","name":"S. Sutarwala"},{"authorId":"35250033","name":"J.-Y. Jou"},{"authorId":"144766473","name":"M. Tong"}],"doi":"10.1109/EDAC.1990.136680","intent":[],"isInfluential":false,"paperId":"c266c61d99f3e297976886964ff0c4a314973896","title":"Simulation based verification of register-transfer level behavioral synthesis tools","url":"https://www.semanticscholar.org/paper/c266c61d99f3e297976886964ff0c4a314973896","venue":"Proceedings of the European Design Automation Conference, 1990., EDAC.","year":1990},{"arxivId":null,"authors":[{"authorId":null,"name":"Hitomi Sato"},{"authorId":"2930418","name":"N. Takahashi"},{"authorId":"32038371","name":"Yusuke Matsunaga"},{"authorId":"144146557","name":"M. Fujita"}],"doi":"10.1109/ICCD.1990.130228","intent":["methodology"],"isInfluential":false,"paperId":"ce558989fb943b133df51c856d8dcb2c54732ee5","title":"Boolean technology mapping for both ECI and CMOS circuits based on permissible functions and binary decision diagrams","url":"https://www.semanticscholar.org/paper/ce558989fb943b133df51c856d8dcb2c54732ee5","venue":"Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors","year":1990},{"arxivId":null,"authors":[{"authorId":"34673652","name":"R. Bryant"},{"authorId":"1783019","name":"Carl-Johan H. Seger"}],"doi":"10.1007/BFb0023717","intent":["background"],"isInfluential":false,"paperId":"d2a2928403924ccb9b0da0f6cc0e0c0790d53b56","title":"Formal Verification of Digital Circuits Using Symbolic Ternary System Models","url":"https://www.semanticscholar.org/paper/d2a2928403924ccb9b0da0f6cc0e0c0790d53b56","venue":"CAV","year":1990},{"arxivId":null,"authors":[{"authorId":"1704933","name":"J. Madre"},{"authorId":"1702126","name":"O. Coudert"},{"authorId":"2156309","name":"M. Currat"},{"authorId":"2962559","name":"A. Debreil"},{"authorId":"34824684","name":"C. Berthet"}],"doi":"10.1109/EASIC.1990.207991","intent":[],"isInfluential":false,"paperId":"df8ea52b7bd9ee3b5b71fd0ca1808b5aa4c18d33","title":"The formal verification chain at BULL","url":"https://www.semanticscholar.org/paper/df8ea52b7bd9ee3b5b71fd0ca1808b5aa4c18d33","venue":"[Proceedings] EURO ASIC `90","year":1990},{"arxivId":null,"authors":[{"authorId":"1811389","name":"H. Touati"},{"authorId":"3270249","name":"H. Savoj"},{"authorId":"145968937","name":"B. Lin"},{"authorId":"1737060","name":"R. Brayton"},{"authorId":"1388394865","name":"A. Sangiovanni-Vincentelli"}],"doi":"10.1109/ICCAD.1990.129860","intent":[],"isInfluential":false,"paperId":"e044686afbdd26bb9b8421b175930168622ec664","title":"Implicit state enumeration of finite state machines using BDD\'s","url":"https://www.semanticscholar.org/paper/e044686afbdd26bb9b8421b175930168622ec664","venue":"1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers","year":1990},{"arxivId":null,"authors":[{"authorId":"48895851","name":"S. Friedman"},{"authorId":"2567264","name":"K. Supowit"}],"doi":"10.1109/12.53586","intent":[],"isInfluential":false,"paperId":"e791068f688851425b1618f4a7142ff9aa5a3847","title":"Finding the Optimal Variable Ordering for Binary Decision Diagrams","url":"https://www.semanticscholar.org/paper/e791068f688851425b1618f4a7142ff9aa5a3847","venue":"IEEE Trans. Computers","year":1990},{"arxivId":null,"authors":[{"authorId":"1930551","name":"G. St\\u00e5lmarck"},{"authorId":"102994480","name":"M. S\\u00e4flund"}],"doi":"10.1016/S1474-6670(17)52173-4","intent":[],"isInfluential":false,"paperId":"e9006206bdb5dd5efeedf042515b9e52a4c40daf","title":"Modeling and Verifying Systems and Software in Propositional Logic","url":"https://www.semanticscholar.org/paper/e9006206bdb5dd5efeedf042515b9e52a4c40daf","venue":"","year":1990},{"arxivId":null,"authors":[{"authorId":"144627298","name":"P. Johannes"},{"authorId":"2990899","name":"P. Das"},{"authorId":"2380776","name":"L. Claesen"},{"authorId":"9552319","name":"H. de Man"}],"doi":"10.1109/ESSCIRC.1989.5468072","intent":["methodology"],"isInfluential":false,"paperId":"06e5a9d350ec7251762942ac406a29454345de18","title":"SLOCOP-II: Improved accuracy and efficiency in Timing Verification, based on logic functionality and MOS circuit hierarchy","url":"https://www.semanticscholar.org/paper/06e5a9d350ec7251762942ac406a29454345de18","venue":"ESSCIRC \'89: Proceedings of the 15th European Solid-State Circuits Conference","year":1989},{"arxivId":null,"authors":[{"authorId":"1744149","name":"W. Hunt"},{"authorId":"145930265","name":"B. Brock"}],"doi":"10.1007/0-387-97226-9_34","intent":[],"isInfluential":false,"paperId":"07eebd465d9d72e9a445e1347ad074bc29a76b01","title":"The Verification of a Bit-slice ALU","url":"https://www.semanticscholar.org/paper/07eebd465d9d72e9a445e1347ad074bc29a76b01","venue":"Hardware Specification, Verification and Synthesis","year":1989},{"arxivId":null,"authors":[{"authorId":"1723529","name":"S. Chin"}],"doi":"10.1007/0-387-97226-9_28","intent":[],"isInfluential":false,"paperId":"0eaea6d08f53179baa9ae394a137b173ecddd181","title":"Combining Engineering Vigor with Mathematical Rigor","url":"https://www.semanticscholar.org/paper/0eaea6d08f53179baa9ae394a137b173ecddd181","venue":"Hardware Specification, Verification and Synthesis","year":1989},{"arxivId":null,"authors":[{"authorId":"2068722779","name":"C. Chiang"},{"authorId":"1684837","name":"M. Sarrafzadeh"},{"authorId":"1723116","name":"Chak-Kuen Wong"}],"doi":"10.1109/ICCAD.1989.76892","intent":[],"isInfluential":false,"paperId":"2a5c6eeeed8cd7411c0976bfeb839c888f622de5","title":"A powerful global router: based on Steiner min-max trees","url":"https://www.semanticscholar.org/paper/2a5c6eeeed8cd7411c0976bfeb839c888f622de5","venue":"1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers","year":1989},{"arxivId":null,"authors":[{"authorId":"70187033","name":"Kensaburo Alfred"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"2ee9c35aaf33c789bf13445ff3e63d46d46c6814","title":"Locating Functional Errors in Logic Circuits","url":"https://www.semanticscholar.org/paper/2ee9c35aaf33c789bf13445ff3e63d46d46c6814","venue":"","year":1989},{"arxivId":null,"authors":[{"authorId":"34673652","name":"R. Bryant"}],"doi":"10.1007/0-387-97226-9_21","intent":[],"isInfluential":false,"paperId":"32bc0aa4247b33a57174c755b16e0b1e1f33c60a","title":"Verification of Synchronous Circuits by Symbolic Logic Simulation","url":"https://www.semanticscholar.org/paper/32bc0aa4247b33a57174c755b16e0b1e1f33c60a","venue":"Hardware Specification, Verification and Synthesis","year":1989},{"arxivId":null,"authors":[{"authorId":"144333878","name":"K. Cho"},{"authorId":"34673652","name":"R. Bryant"}],"doi":"10.1145/74382.74452","intent":[],"isInfluential":false,"paperId":"35ec38d39d66d3c229302a89738526f7046f2378","title":"Test Pattern Generation for Sequential MOS Circuits by Symbolic Fault Simulation","url":"https://www.semanticscholar.org/paper/35ec38d39d66d3c229302a89738526f7046f2378","venue":"26th ACM/IEEE Design Automation Conference","year":1989},{"arxivId":null,"authors":[{"authorId":"144486437","name":"U. Martin"},{"authorId":"1679991","name":"T. Nipkow"}],"doi":"10.1016/S0747-7171(89)80013-6","intent":["background"],"isInfluential":false,"paperId":"41fac730c1316fad556603837bac6f1961bb275c","title":"Boolean Unification - The Story So Far","url":"https://www.semanticscholar.org/paper/41fac730c1316fad556603837bac6f1961bb275c","venue":"J. Symb. Comput.","year":1989},{"arxivId":null,"authors":[{"authorId":"2567264","name":"K. Supowit"},{"authorId":"2055325334","name":"Steven J. Friedman"},{"authorId":"1737060","name":"R. Brayton"},{"authorId":"1718500","name":"G. Hachtel"},{"authorId":"1990255","name":"C. McMullen"},{"authorId":"144271464","name":"G. Micheli"},{"authorId":"1388394865","name":"A. Sangiovanni-Vincentelli"},{"authorId":"1983783","name":"R. Rudell"},{"authorId":"144682958","name":"S. Malik"},{"authorId":"3279666","name":"Albert R. Wang"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"4878bee4fa1608229da87ee9bd73b1821443a142","title":"A Multiple-level Logic Optimization System. Ieee Transactions on Com- Karon] Kevin Karplus. Using If-then-else Dags for Multi-levellogic Minimization. Ieee Trans- Actions on Computer-aided Design of Integrated Circuits and Systems, in Preparation. Km90] Kevin Karplus and Dipen Moitra. Using Dominato","url":"https://www.semanticscholar.org/paper/4878bee4fa1608229da87ee9bd73b1821443a142","venue":"","year":1989},{"arxivId":null,"authors":[{"authorId":"34673652","name":"R. Bryant"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"4cfd3ad2f354f7af6f616b4ee86ae5fda8a2eb69","title":"Veriication of Synchronous Circuits by Symbolic Logic Simulation 1. Veriication by Simulation","url":"https://www.semanticscholar.org/paper/4cfd3ad2f354f7af6f616b4ee86ae5fda8a2eb69","venue":"","year":1989},{"arxivId":null,"authors":[{"authorId":"144634410","name":"S. Chakravarty"}],"doi":"10.1109/TEST.1989.82334","intent":[],"isInfluential":false,"paperId":"67d2ff09aea871309e0dabde4991dba9b1aee402","title":"A testable realization of CMOS combinational circuits","url":"https://www.semanticscholar.org/paper/67d2ff09aea871309e0dabde4991dba9b1aee402","venue":"Proceedings. \'Meeting the Tests of Time\'., International Test Conference","year":1989},{"arxivId":null,"authors":[{"authorId":"1718671","name":"B. Bhattacharya"},{"authorId":"145062511","name":"S. Seth"}],"doi":"10.1109/12.42129","intent":[],"isInfluential":false,"paperId":"713d4fb56e64a6dedcd7c15d3fff79a8dc496838","title":"Design of Parity Testable Combinational Circuits","url":"https://www.semanticscholar.org/paper/713d4fb56e64a6dedcd7c15d3fff79a8dc496838","venue":"IEEE Trans. Computers","year":1989},{"arxivId":null,"authors":[{"authorId":"145094140","name":"C. L. Berman"}],"doi":"10.1109/ICCD.1989.63394","intent":[],"isInfluential":false,"paperId":"7643a0041bf8b930eff87d2560897ce5c60b1b0c","title":"Ordered binary decision diagrams and circuit structure","url":"https://www.semanticscholar.org/paper/7643a0041bf8b930eff87d2560897ce5c60b1b0c","venue":"Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors","year":1989},{"arxivId":null,"authors":[{"authorId":"39996633","name":"S. Bose"},{"authorId":"144997175","name":"A. Fisher"}],"doi":"10.1109/ICCD.1989.63359","intent":[],"isInfluential":false,"paperId":"7f2eed12e5a52bef6517d4f4ed39f6c499ab69e1","title":"Verifying pipelined hardware using symbolic logic simulation","url":"https://www.semanticscholar.org/paper/7f2eed12e5a52bef6517d4f4ed39f6c499ab69e1","venue":"Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors","year":1989},{"arxivId":null,"authors":[{"authorId":"3066242","name":"K. Tamura"}],"doi":"10.1145/74382.74414","intent":[],"isInfluential":false,"paperId":"8ce14f5e24554b1978b9ed1692acaf8ac98249e8","title":"Locating Functional Errors in Logic Circuits","url":"https://www.semanticscholar.org/paper/8ce14f5e24554b1978b9ed1692acaf8ac98249e8","venue":"26th ACM/IEEE Design Automation Conference","year":1989},{"arxivId":null,"authors":[{"authorId":"1704933","name":"J. Madre"},{"authorId":"1702126","name":"O. Coudert"},{"authorId":"144772195","name":"J. Billon"}],"doi":"10.1007/978-1-4615-0292-0_2","intent":[],"isInfluential":false,"paperId":"92edb64f1f08fa3a41a8f07481f87c91fac1c694","title":"Automating the diagnosis and the rectification of design errors with PRIAM","url":"https://www.semanticscholar.org/paper/92edb64f1f08fa3a41a8f07481f87c91fac1c694","venue":"ICCAD 1989","year":1989},{"arxivId":null,"authors":[{"authorId":"2095215631","name":"P. Lammens"},{"authorId":null,"name":"Luc J. M. Claesen"},{"authorId":null,"name":"Hugo De Man"}],"doi":"10.1109/ICCD.1989.63368","intent":["background"],"isInfluential":false,"paperId":"93d4197976a7aa0c502beee484c46860b31427de","title":"Correctness verification of VLSI modules supported by a very efficient Boolean prover","url":"https://www.semanticscholar.org/paper/93d4197976a7aa0c502beee484c46860b31427de","venue":"Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors","year":1989},{"arxivId":null,"authors":[{"authorId":"1718500","name":"G. Hachtel"},{"authorId":"1809013","name":"M. Lightner"},{"authorId":"34711941","name":"K. A. Bartlett"},{"authorId":"73773582","name":"D. Bostwick"},{"authorId":"1708602","name":"R. M. Jacoby"},{"authorId":"1870101","name":"P. Moceyunas"},{"authorId":"31446937","name":"C. Morrison"},{"authorId":"46993240","name":"X. Du"},{"authorId":"153249616","name":"E. Schwarz"}],"doi":"10.1109/HICSS.1989.47144","intent":[],"isInfluential":false,"paperId":"98f9381e54fd1616806d1efce2ed205c47a01af7","title":"BOLD: The Boulder Optimal Logic Design system","url":"https://www.semanticscholar.org/paper/98f9381e54fd1616806d1efce2ed205c47a01af7","venue":"[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track","year":1989},{"arxivId":null,"authors":[{"authorId":"145094140","name":"C. L. Berman"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"a056eb70d9da1d642669d075d25051c7d77a326d","title":"Ordered Binary Decision Diagrams and Circuit Structure Extended Abstract","url":"https://www.semanticscholar.org/paper/a056eb70d9da1d642669d075d25051c7d77a326d","venue":"","year":1989},{"arxivId":null,"authors":[{"authorId":"145094140","name":"C. L. Berman"},{"authorId":"2128582","name":"Louise Trevillyan"}],"doi":"10.1007/978-1-4615-0292-0_3","intent":[],"isInfluential":false,"paperId":"a2a905e51025742ff91150d0ff5806ccb5e665ba","title":"Functional comparison of logic designs for VLSI circuits","url":"https://www.semanticscholar.org/paper/a2a905e51025742ff91150d0ff5806ccb5e665ba","venue":"ICCAD 1989","year":1989},{"arxivId":null,"authors":[{"authorId":"32343033","name":"W. B\\u00fcttner"}],"doi":"10.1080/03081078908935037","intent":[],"isInfluential":false,"paperId":"aca18bfb666d1cffa019432df6725755b01802ef","title":"Implementing complex domains of application in an extended Prolog system","url":"https://www.semanticscholar.org/paper/aca18bfb666d1cffa019432df6725755b01802ef","venue":"","year":1989},{"arxivId":null,"authors":[{"authorId":"1704933","name":"J. Madre"},{"authorId":"1702126","name":"O. Coudert"},{"authorId":"144772195","name":"J. Billon"}],"doi":"10.1109/ICCAD.1989.76898","intent":[],"isInfluential":false,"paperId":"bd15043fdeef391c49b8983afe9c1704b7de91c9","title":"Automating the diagnosis and the rectification of design errors with PRIAM","url":"https://www.semanticscholar.org/paper/bd15043fdeef391c49b8983afe9c1704b7de91c9","venue":"1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers","year":1989},{"arxivId":null,"authors":[{"authorId":"153882754","name":"R. Ernst"},{"authorId":"2922512","name":"S. Sutarwala"},{"authorId":"144047691","name":"J.-Y. Jou"}],"doi":"10.1109/TEST.1989.82389","intent":[],"isInfluential":false,"paperId":"bf9b58649dbfc88a9947f96fac5ed4065bc8bc27","title":"TSG-a test system generator for debugging and regression test of high-level behavioral synthesis tools","url":"https://www.semanticscholar.org/paper/bf9b58649dbfc88a9947f96fac5ed4065bc8bc27","venue":"Proceedings. \'Meeting the Tests of Time\'., International Test Conference","year":1989},{"arxivId":null,"authors":[{"authorId":"2197683","name":"Y. Matsunaga"},{"authorId":"144146557","name":"M. Fujita"}],"doi":"10.1109/ICCAD.1989.77012","intent":["background","methodology"],"isInfluential":true,"paperId":"c21c5063e2263bbfd5bebade378a5411c3d23117","title":"Multi-level logic optimization using binary decision diagrams","url":"https://www.semanticscholar.org/paper/c21c5063e2263bbfd5bebade378a5411c3d23117","venue":"1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers","year":1989},{"arxivId":null,"authors":[{"authorId":"3096500","name":"P. McGeer"},{"authorId":"1737060","name":"R. Brayton"}],"doi":"10.1145/74382.74476","intent":[],"isInfluential":false,"paperId":"f809bf3bd55ecdf51f574a4f3da1866f7b4248fd","title":"Efficient Algorithms for Computing the Longest Viable Path in a Combinational Network","url":"https://www.semanticscholar.org/paper/f809bf3bd55ecdf51f574a4f3da1866f7b4248fd","venue":"26th ACM/IEEE Design Automation Conference","year":1989},{"arxivId":null,"authors":[{"authorId":"2467476","name":"R. K. Gaede"},{"authorId":"28565315","name":"D. Ross"},{"authorId":"145305126","name":"M. Mercer"},{"authorId":"34960306","name":"K. M. Butler"}],"doi":"10.1109/DAC.1988.14823","intent":[],"isInfluential":false,"paperId":"068ac3181242629907d6101ad4e58636b00adb4a","title":"CATAPULT: concurrent automatic testing allowing parallelization and using limited topology","url":"https://www.semanticscholar.org/paper/068ac3181242629907d6101ad4e58636b00adb4a","venue":"25th ACM/IEEE, Design Automation Conference.Proceedings 1988.","year":1988},{"arxivId":null,"authors":[{"authorId":"2467476","name":"R. K. Gaede"},{"authorId":"145305126","name":"M. Mercer"},{"authorId":"34960306","name":"K. M. Butler"},{"authorId":"47812076","name":"E. Ross"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"06fd480b4e6cc11b80c88350a0804f541cd9228a","title":"CATAPULT Concurrent Automatic Test in g All0 w ing Par all el i za t io n and Using Limited Topology","url":"https://www.semanticscholar.org/paper/06fd480b4e6cc11b80c88350a0804f541cd9228a","venue":"","year":1988},{"arxivId":null,"authors":[{"authorId":"1718500","name":"G. Hachtel"},{"authorId":"1708602","name":"R. M. Jacoby"}],"doi":"10.1109/43.3200","intent":[],"isInfluential":false,"paperId":"1275f2978c909680b6e1f938504a6517778ac43c","title":"Verification algorithms for VLSI synthesis","url":"https://www.semanticscholar.org/paper/1275f2978c909680b6e1f938504a6517778ac43c","venue":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.","year":1988},{"arxivId":null,"authors":[{"authorId":"1723529","name":"S. Chin"},{"authorId":"1998886","name":"E. Stabler"},{"authorId":"144438334","name":"K. Greene"}],"doi":"10.1109/ICCL.1988.13089","intent":[],"isInfluential":false,"paperId":"302957f13f29b06b5550f47b4106fed01156a218","title":"Using higher order logic and functional languages to synthesize correct hardware","url":"https://www.semanticscholar.org/paper/302957f13f29b06b5550f47b4106fed01156a218","venue":"Proceedings. 1988 International Conference on Computer Languages","year":1988},{"arxivId":null,"authors":[{"authorId":"152485780","name":"S. Malik"},{"authorId":"1405922885","name":"A.R. Wang"},{"authorId":"121989819","name":"R. Brayton"},{"authorId":"1389946311","name":"A. Sangiovanni-Vincentelli"}],"doi":"10.1109/ICCAD.1988.122451","intent":[],"isInfluential":false,"paperId":"3f16c98007994fb7e73e04edbf700664d08fe1cf","title":"Logic verification using binary decision diagrams in a logic synthesis environment","url":"https://www.semanticscholar.org/paper/3f16c98007994fb7e73e04edbf700664d08fe1cf","venue":"[1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers","year":1988},{"arxivId":null,"authors":[{"authorId":"1723529","name":"Shiu-Kai Chin"},{"authorId":"144438334","name":"K. J. Greene"}],"doi":"10.1109/ICCD.1988.25772","intent":[],"isInfluential":false,"paperId":"5da35f09f6e5619c31c7d1c7fba1fe3f7ba8288f","title":"Verifiable and executable theories of design for synthesizing correct hardware","url":"https://www.semanticscholar.org/paper/5da35f09f6e5619c31c7d1c7fba1fe3f7ba8288f","venue":"Proceedings 1988 IEEE International Conference on Computer Design: VLSI","year":1988},{"arxivId":null,"authors":[{"authorId":"145865607","name":"C. Glover"},{"authorId":"145305126","name":"M. R. Mercer"}],"doi":"10.1109/DAC.1988.14740","intent":["background","methodology"],"isInfluential":false,"paperId":"6064f2a1bb74a213ce5b000d128512f3cd736f13","title":"A method of delay fault test generation","url":"https://www.semanticscholar.org/paper/6064f2a1bb74a213ce5b000d128512f3cd736f13","venue":"25th ACM/IEEE, Design Automation Conference.Proceedings 1988.","year":1988},{"arxivId":null,"authors":[{"authorId":"3028090","name":"S. Devadas"},{"authorId":"3341628","name":"H. Ma"},{"authorId":"1389946311","name":"A. Sangiovanni-Vincentelli"}],"doi":"10.1007/978-94-009-1417-9_8","intent":[],"isInfluential":false,"paperId":"6bbdac5efc3d7dee5dd846e1886a6a774d7baba9","title":"Logic Verification, Testing and their Relationship to Logic Synthesis","url":"https://www.semanticscholar.org/paper/6bbdac5efc3d7dee5dd846e1886a6a774d7baba9","venue":"","year":1988},{"arxivId":null,"authors":[{"authorId":"122261088","name":"R. Levine"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"91ab1b92b2f52f2f2beca3e9b68844d6dc7d8c86","title":"Final report on information processing research","url":"https://www.semanticscholar.org/paper/91ab1b92b2f52f2f2beca3e9b68844d6dc7d8c86","venue":"","year":1988},{"arxivId":null,"authors":[{"authorId":"1701940","name":"J. Rossignac"},{"authorId":"1688125","name":"H. Voelcker"}],"doi":"10.1145/49155.51123","intent":[],"isInfluential":false,"paperId":"97fe7ced2dc6c4080c8a28907c75f6c90cb6cfe8","title":"Active zones in CSG for accelerating boundary evaluation, redundancy elimination, interference detection, and shading algorithms","url":"https://www.semanticscholar.org/paper/97fe7ced2dc6c4080c8a28907c75f6c90cb6cfe8","venue":"TOGS","year":1988},{"arxivId":null,"authors":[{"authorId":"144146557","name":"M. Fujita"},{"authorId":"2924547","name":"H. Fujisawa"},{"authorId":"2276164","name":"N. Kawato"}],"doi":"10.1109/ICCAD.1988.122450","intent":[],"isInfluential":false,"paperId":"ed7f600977c29b5be60b4654e5e0eb957da888a9","title":"Evaluation and improvement of Boolean comparison method based on binary decision diagrams","url":"https://www.semanticscholar.org/paper/ed7f600977c29b5be60b4654e5e0eb957da888a9","venue":"[1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers","year":1988},{"arxivId":null,"authors":[{"authorId":"4622298","name":"D. Reeves"},{"authorId":"143834548","name":"M. Irwin"}],"doi":"10.1109/TCAD.1987.1270320","intent":[],"isInfluential":false,"paperId":"2b8ed9ba86178626a0895c88a73a1154da621f3c","title":"Fast Methods for Switch-Level Verification of MOS Circuits","url":"https://www.semanticscholar.org/paper/2b8ed9ba86178626a0895c88a73a1154da621f3c","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","year":1987},{"arxivId":null,"authors":[{"authorId":"1737060","name":"R. Brayton"}],"doi":"10.1147/RD.312.0187","intent":[],"isInfluential":false,"paperId":"3979bd9dd0dce5220d3f9ef86d90fb380673e144","title":"Factoring logic functions","url":"https://www.semanticscholar.org/paper/3979bd9dd0dce5220d3f9ef86d90fb380673e144","venue":"","year":1987},{"arxivId":null,"authors":[{"authorId":"48895851","name":"S. Friedman"},{"authorId":"2567264","name":"K. Supowit"}],"doi":"10.1145/37888.37941","intent":[],"isInfluential":false,"paperId":"8aaecf4968efdf4f048ee17b11e6b02da4950a3e","title":"Finding the Optimal Variable Ordering for Binary Decision Diagrams","url":"https://www.semanticscholar.org/paper/8aaecf4968efdf4f048ee17b11e6b02da4950a3e","venue":"24th ACM/IEEE Design Automation Conference","year":1987},{"arxivId":null,"authors":[{"authorId":"2290333","name":"M. Chandrasekhar"},{"authorId":"34828875","name":"J. P. Privitera"},{"authorId":"12193189","name":"K. W. Conradt"}],"doi":"10.1145/37888.37930","intent":[],"isInfluential":false,"paperId":"c8303344d086eddfdf8e240dd18be539343a8b82","title":"Application of Term Rewriting Techniques to Hardware Design Verification","url":"https://www.semanticscholar.org/paper/c8303344d086eddfdf8e240dd18be539343a8b82","venue":"24th ACM/IEEE Design Automation Conference","year":1987},{"arxivId":null,"authors":[{"authorId":"34673652","name":"R. Bryant"}],"doi":"10.1109/TCAD.1987.1270309","intent":["methodology"],"isInfluential":false,"paperId":"d5d9f626c99f5683eb4d1dd37cb3c6e1ce333f20","title":"Algorithmic Aspects of Symbolic Switch Network Analysis","url":"https://www.semanticscholar.org/paper/d5d9f626c99f5683eb4d1dd37cb3c6e1ce333f20","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","year":1987},{"arxivId":null,"authors":[{"authorId":"1699999","name":"I. Aleksander"},{"authorId":"1931755","name":"H. Farreny"},{"authorId":"46577041","name":"Malik Ghallab"}],"doi":"10.1007/978-1-4615-9893-0_7","intent":["background"],"isInfluential":true,"paperId":"e36e78fd40595114c434c4c3132cf97292359516","title":"AND/OR graphs","url":"https://www.semanticscholar.org/paper/e36e78fd40595114c434c4c3132cf97292359516","venue":"","year":1986},{"arxivId":null,"authors":[{"authorId":"1727769","name":"V. Agrawal"},{"authorId":"144155765","name":"S. Blanton"},{"authorId":null,"name":"Supratik Chakraborty"},{"authorId":"144781949","name":"Santanu Chattopadhyay"},{"authorId":"97772132","name":"S. Demidenko"},{"authorId":"3038509","name":"K. Furuya"},{"authorId":"32207198","name":"P. Girard"},{"authorId":"1799589","name":"M. Hashizume"},{"authorId":"145645982","name":"M. Hsiao"},{"authorId":"144874162","name":"N. K. Jha"},{"authorId":"49162211","name":"S. Kajihara"}],"doi":"10.1109/iat.2006.103","intent":[],"isInfluential":false,"paperId":"0b0b4003c98d74463f30944686a98830b697acf7","title":"Program Committee","url":"https://www.semanticscholar.org/paper/0b0b4003c98d74463f30944686a98830b697acf7","venue":"CL","year":1985},{"arxivId":null,"authors":[{"authorId":"34673652","name":"R. Bryant"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"77ba8ca29e05fafe844021f4eda381d108d8cbac","title":"Symbolic Verification of MOS Circuits 1","url":"https://www.semanticscholar.org/paper/77ba8ca29e05fafe844021f4eda381d108d8cbac","venue":"","year":1985},{"arxivId":null,"authors":[{"authorId":"1683556","name":"G. Wiederhold"}],"doi":"10.1016/0167-739X(85)90011-1","intent":[],"isInfluential":false,"paperId":"cb64c305e7b2875e8459fc011883272fa58c3478","title":"Knowledge bases","url":"https://www.semanticscholar.org/paper/cb64c305e7b2875e8459fc011883272fa58c3478","venue":"Future Gener. Comput. Syst.","year":1985},{"arxivId":null,"authors":[{"authorId":"2404260","name":"R. Boyer"},{"authorId":"144043363","name":"J. Moore"}],"doi":"10.1142/9789813229211_0006","intent":[],"isInfluential":false,"paperId":"d6cccca6a4402d5cc3eae90ad49bde0c4f1b9e29","title":"Program Verification","url":"https://www.semanticscholar.org/paper/d6cccca6a4402d5cc3eae90ad49bde0c4f1b9e29","venue":"J. Autom. Reason.","year":1985},{"arxivId":null,"authors":[{"authorId":"47852872","name":"Jos\\u00e9 Mar\\u00eda Lorente"}],"doi":null,"intent":["background"],"isInfluential":false,"paperId":"02d13f84fc85c841e16773d5f0e938f0d77c47f2","title":"Article title : Decision making process via binary decision diagram Article no : TMSE 946977 Enclosures : 1 ) Query sheet 2 ) Article proofs","url":"https://www.semanticscholar.org/paper/02d13f84fc85c841e16773d5f0e938f0d77c47f2","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"1707380","name":"M. Ciesielski"},{"authorId":"3065803","name":"A. Jabir"},{"authorId":"1681759","name":"D. Pradhan"}],"doi":null,"intent":["background"],"isInfluential":false,"paperId":"03c356b9c72ba8bfb49f1b8cfa65b9a267e2e0f0","title":"Canonical Graph-based Representations for Verification of Logic and Arithmetic Designs","url":"https://www.semanticscholar.org/paper/03c356b9c72ba8bfb49f1b8cfa65b9a267e2e0f0","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"1749552","name":"D. Hogrefe"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"063c7c51acf67cf4ab0337b23538d488c3f3da1c","title":"and Software Engineering.","url":"https://www.semanticscholar.org/paper/063c7c51acf67cf4ab0337b23538d488c3f3da1c","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"30102095","name":"Yedidia"}],"doi":null,"intent":["methodology"],"isInfluential":false,"paperId":"22c319b316aefdfad54c7d404964936d53bb116f","title":"Message-Passing Algorithms for Optimization and Inference: Belief Propagation and Divide char38 Concur","url":"https://www.semanticscholar.org/paper/22c319b316aefdfad54c7d404964936d53bb116f","venue":"","year":null},{"arxivId":null,"authors":[],"doi":null,"intent":[],"isInfluential":false,"paperId":"28ef6d56425ba600013b8f323466f4751d4e8d41","title":"Automated Composition of Web Services via Planning ITC-irst Universit\\u00e0 di Trento","url":"https://www.semanticscholar.org/paper/28ef6d56425ba600013b8f323466f4751d4e8d41","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"37131028","name":"Aarti Gupta"},{"authorId":"144997175","name":"A. Fisher"}],"doi":null,"intent":["background","methodology"],"isInfluential":true,"paperId":"298e1804e2e6aa1906a1ec4dba00a99dc00080f5","title":"ND-A 256 078 Representation and Manipulation of Inductive Boolean Functions","url":"https://www.semanticscholar.org/paper/298e1804e2e6aa1906a1ec4dba00a99dc00080f5","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"2251179","name":"S. Engell"}],"doi":null,"intent":["background"],"isInfluential":false,"paperId":"3ccfb9e49df0820401c2b21315fd8ea3e7bcc9d9","title":"STATUS PAPER FOR CAPE . NET : COMBINED CONTINUOUS AND DISCRETE DYNAMICS","url":"https://www.semanticscholar.org/paper/3ccfb9e49df0820401c2b21315fd8ea3e7bcc9d9","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"20973083","name":"Dirk Beyer"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"412103943d44392a37ee7bde768552d0b03bec4a","title":"BDD-basierte Verifikation von Realzeit-Systemen","url":"https://www.semanticscholar.org/paper/412103943d44392a37ee7bde768552d0b03bec4a","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"1686522","name":"Marc D. Riedel"}],"doi":null,"intent":["methodology"],"isInfluential":false,"paperId":"5128eb9e8c3064aae9fbf81d8f444fd310cf94b3","title":"Research Statement 1. Novel Circuit Constructs 1.1 Cyclic Combinational Circuits","url":"https://www.semanticscholar.org/paper/5128eb9e8c3064aae9fbf81d8f444fd310cf94b3","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"2080743017","name":"CheckingArmin Biere"},{"authorId":"143877541","name":"E. Clarke"},{"authorId":"2117077196","name":"Yunshan Zhu"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"5435f8719405d220887c7658278331022f3247ae","title":"First International Workshop on Symbolic Model Checking Combining Local and Global Model","url":"https://www.semanticscholar.org/paper/5435f8719405d220887c7658278331022f3247ae","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"2078997344","name":"Assertional Languages"},{"authorId":"1750896","name":"Y. Kesten"},{"authorId":"1705216","name":"O. Maler"},{"authorId":"144072912","name":"M. Marcus"},{"authorId":"1698938","name":"A. Pnueli"},{"authorId":"3304193","name":"E. Shahar"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"55b9e42ae14529e4fb4541cde115a0a814471d94","title":"Symbolic Model Checking withRich","url":"https://www.semanticscholar.org/paper/55b9e42ae14529e4fb4541cde115a0a814471d94","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"122848113","name":"M. Nielsen"},{"authorId":"1787166","name":"Uffe Engberg"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"67e4298eadd6a244a8eb4b2ddea57c9b8b673d23","title":"and the BRICS International PhD School into","url":"https://www.semanticscholar.org/paper/67e4298eadd6a244a8eb4b2ddea57c9b8b673d23","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"32799772","name":"N. Kikkeri"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"69c91238dfdf8beffd6d272c468f43f869d6db3e","title":"Towards Efficient Formal Verification by Theorem Proving","url":"https://www.semanticscholar.org/paper/69c91238dfdf8beffd6d272c468f43f869d6db3e","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"145552893","name":"E. Cerny"},{"authorId":"5024121","name":"A. Dsouza"},{"authorId":"3186351","name":"K. Harer"},{"authorId":"145141582","name":"Pei-Hsin Ho"}],"doi":null,"intent":["methodology"],"isInfluential":false,"paperId":"707b7facea09c28e5abf024f2f28c551cd6ec1d8","title":"Temporal Environmental Assumptions in Simulation , Formal and Hybrid Verification","url":"https://www.semanticscholar.org/paper/707b7facea09c28e5abf024f2f28c551cd6ec1d8","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"2069392774","name":"H. Fujita"},{"authorId":"2060834099","name":"Y. Fujisawa"},{"authorId":"2093678332","name":"Matsunaga"},{"authorId":"2752870","name":"C. Hwang"},{"authorId":"1758734","name":"Y. Hsu"},{"authorId":"2107889398","name":"Y.-L. Lin"},{"authorId":"2060437163","name":"T Kim"},{"authorId":"1454416058","name":"J. W. S. Liu"},{"authorId":"29866485","name":"C. L. Liu"},{"authorId":"2098039919","name":"Scheduling"},{"authorId":"2099780495","name":"H Komi"},{"authorId":"103534567","name":"S. Yamada"},{"authorId":"46626902","name":"K. Fukunaga"},{"authorId":"2118324056","name":"J.-H Lee"},{"authorId":"152485780","name":"S. Malik"},{"authorId":"2107190777","name":"A. Wang"},{"authorId":"2105567216","name":"R. Bryant"},{"authorId":"1388394865","name":"A. Sangiovanni-Vincentelli"},{"authorId":"2070710956","name":"M C Mcfarland"},{"authorId":"1780629","name":"A. Parker"},{"authorId":"8957084","name":"R. Camposano"},{"authorId":"2103494279","name":"B Pangrle"},{"authorId":"1725971","name":"D. Gajski"},{"authorId":"102954363","name":"Slicer"},{"authorId":"122690138","name":"C Papadimitriou"},{"authorId":"2996331","name":"K. Steiglitz"},{"authorId":"2104736270","name":"P G Paulin"},{"authorId":"144577401","name":"J. Knight"},{"authorId":"2094782381","name":"T. F T F T T"},{"authorId":"2104158379","name":"T. F T F T T F F F F T T"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"711ef4cbe753e76c439d96134566b89eade4bf3b","title":"Symbolic Techniques for Optimal Scheduling 1","url":"https://www.semanticscholar.org/paper/711ef4cbe753e76c439d96134566b89eade4bf3b","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"145300938","name":"S. Plaza"},{"authorId":"1683260","name":"V. Bertacco"}],"doi":null,"intent":["background","methodology"],"isInfluential":false,"paperId":"728bd4ee0bf63d774e1fe78a34c8a2ffad53e33f","title":"Boolean Operations on Decomposed Functions","url":"https://www.semanticscholar.org/paper/728bd4ee0bf63d774e1fe78a34c8a2ffad53e33f","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"48198438","name":"D. Wu"},{"authorId":"34515228","name":"J. Zhu"}],"doi":null,"intent":["methodology"],"isInfluential":false,"paperId":"73aec30386f04e96f34b3fa21e905d86f20063da","title":"Folded Logic Decomposition","url":"https://www.semanticscholar.org/paper/73aec30386f04e96f34b3fa21e905d86f20063da","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"1700849","name":"R. Murgai"},{"authorId":"3102628","name":"N. Shenoy"},{"authorId":"1737060","name":"R. Brayton"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"764ff8217ed0ace3a5796c8772180303fd41fcf4","title":"4.2 Mapping to Selector Functions 5 Conclusions and Future Work","url":"https://www.semanticscholar.org/paper/764ff8217ed0ace3a5796c8772180303fd41fcf4","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"1768593","name":"N\\u00e9stor Cata\\u00f1o"},{"authorId":"1712477","name":"Gerald L\\u00fcttgen"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"866913bafecaa793ed4adff319343ed6b726f8b0","title":"Enforcing correct programming of libraries : A case study on hash tables","url":"https://www.semanticscholar.org/paper/866913bafecaa793ed4adff319343ed6b726f8b0","venue":"","year":null},{"arxivId":null,"authors":[],"doi":null,"intent":["background"],"isInfluential":false,"paperId":"8d117c28e420215489dfb0058fa8bc46c2b47d9d","title":"Taylor Expansion Diagrams : A Compact , Canonical , Symbolic Representation with Applications to RTL Verification","url":"https://www.semanticscholar.org/paper/8d117c28e420215489dfb0058fa8bc46c2b47d9d","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"71897543","name":"M. Hari"},{"authorId":"2064053019","name":"B. R. Raju"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"918a25a841761a59c0eaaabc6539dea55549e38c","title":"M. Sri Hari,","url":"https://www.semanticscholar.org/paper/918a25a841761a59c0eaaabc6539dea55549e38c","venue":"","year":null},{"arxivId":null,"authors":[],"doi":null,"intent":[],"isInfluential":false,"paperId":"a1c8003b858f83cb140d4d64cdeea06f63753550","title":"Chapter 2 DESIGN AND VERIFICATION OF DIGITAL SYSTEMS","url":"https://www.semanticscholar.org/paper/a1c8003b858f83cb140d4d64cdeea06f63753550","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"2105415294","name":"RepresentationM"},{"authorId":"2104166227","name":".. A. Thornton"},{"authorId":"66930986","name":"S. V.S."},{"authorId":"2096912997","name":"NairSouthern"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"a3db627816ce1253ba7e9391abafa920ce97719a","title":"Boolean Function Spectrum Computation Using aStructural","url":"https://www.semanticscholar.org/paper/a3db627816ce1253ba7e9391abafa920ce97719a","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"69326149","name":"N. R. Vempaty"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"a5cf04ef7ec2bf633f777c030398a6c9d750ff40","title":"case complexity of the product construction algorithm is IDI","url":"https://www.semanticscholar.org/paper/a5cf04ef7ec2bf633f777c030398a6c9d750ff40","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"40008827","name":"G. Janssen"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"b38facc9278b9efa7e9ea2ceea09aa5df952d8c3","title":"Design of a Pointerless BDD Package","url":"https://www.semanticscholar.org/paper/b38facc9278b9efa7e9ea2ceea09aa5df952d8c3","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"144189794","name":"D. Soudris"},{"authorId":"1956555","name":"C. Dre"},{"authorId":"32470973","name":"C. Goutis"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"b6458ea7b9a9f8be89f65489a799459d7c984955","title":"A Low-Power Design Methodology / Flow and its Application to the Implementation of a DCS 1800-GSM / DECT Modulator / Demodulator ( ESPRIT 25256 )","url":"https://www.semanticscholar.org/paper/b6458ea7b9a9f8be89f65489a799459d7c984955","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"49570777","name":"James Davis"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"b942719407651bb76314926b93ed572dece8fe81","title":"Title: System Verification Technologies","url":"https://www.semanticscholar.org/paper/b942719407651bb76314926b93ed572dece8fe81","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"2097517150","name":"TypesTuba Yavuz-Kahveci"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"bbc312b858d90eef8e43ebb8f7bbf5c93ca8a3b1","title":"A Symbolic Manipulator for Automated Veri cation ofReactive Systems with Heterogeneous Data","url":"https://www.semanticscholar.org/paper/bbc312b858d90eef8e43ebb8f7bbf5c93ca8a3b1","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"2084176110","name":"G. FerrandiF.FummiL.PozziM."},{"authorId":"2103511732","name":"SamiDip"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"bfde0ca21099b9da604754fb192cb34dc9475dc8","title":"Con guration-Speci c Test Pattern Extraction forField Programmable Gate ArraysF","url":"https://www.semanticscholar.org/paper/bfde0ca21099b9da604754fb192cb34dc9475dc8","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"2786289","name":"Daniel L. Rosenband"},{"authorId":"48158664","name":"J. Schwartz"},{"authorId":"2079103891","name":"Arvind Massachusetts"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"c1223a4aadc35e6094ac5615f1041c44dfd76d62","title":"Modular Scheduling of Atomic Actions","url":"https://www.semanticscholar.org/paper/c1223a4aadc35e6094ac5615f1041c44dfd76d62","venue":"","year":null},{"arxivId":null,"authors":[],"doi":null,"intent":[],"isInfluential":false,"paperId":"d111e2beadbd34126e17c517b2753d3a59c44385","title":"Project-Team Pop Art Programming languages , Operating systems , Parallelism , and Aspects for Real-Time Grenoble-Rh\\u00f4ne-Alpes","url":"https://www.semanticscholar.org/paper/d111e2beadbd34126e17c517b2753d3a59c44385","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"1393122501","name":"R. U. Tallinn"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"d34dba20a7217454a4790a43a67710e8e58d2d3c","title":"The Increasing Complexity Test Synthesis with Alternative Graphs F U N C T I O N a L T E S T I N G 48 Ieee Design & Test of Computers","url":"https://www.semanticscholar.org/paper/d34dba20a7217454a4790a43a67710e8e58d2d3c","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"1690748","name":"M. Thornton"},{"authorId":"12548742","name":"V. Nair"},{"authorId":"2259965","name":"D. Matula"},{"authorId":"39458239","name":"K. Fazel"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"e1b357fabdd6387b7a825349278f09e3062484fe","title":"Performance Enhancement Techniques for Phased Logic Circuits Performance Enhancement Techniques for Phased Logic Circuits","url":"https://www.semanticscholar.org/paper/e1b357fabdd6387b7a825349278f09e3062484fe","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"1942562093","name":"A. Hooshmand"},{"authorId":"2431474","name":"S. Shamshiri"},{"authorId":"1883999","name":"M. Alisafaee"},{"authorId":"3085391","name":"B. Alizadeh"},{"authorId":"2094707295","name":"P. Lotfikamran"},{"authorId":"2056343441","name":"M. Naderi"},{"authorId":"1727681","name":"Z. Navabi"}],"doi":null,"intent":["background"],"isInfluential":true,"paperId":"eaef6f70396e7ccb61ca1e749820593ed1def3e5","title":"Binary Taylor Diagrams ( BTD ) : An Efficient Way of Implementing Taylor Expansion Diagrams","url":"https://www.semanticscholar.org/paper/eaef6f70396e7ccb61ca1e749820593ed1def3e5","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"1697797","name":"T. Sakunkonchak"},{"authorId":"144146557","name":"M. Fujita"}],"doi":null,"intent":["background"],"isInfluential":false,"paperId":"efd63673b22238bbd33446b0c648d115d19dee13","title":"Formal Verification of Synchronization Issues in SpecC Description with Automatic Abstraction","url":"https://www.semanticscholar.org/paper/efd63673b22238bbd33446b0c648d115d19dee13","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"1682926","name":"A. Beg"},{"authorId":"3334873","name":"A. Beg"}],"doi":null,"intent":["background"],"isInfluential":false,"paperId":"fd250f1abcde8354a2e088a576aa785db4649f54","title":"Investigating the Reliability of Nano-Scaled BDD-Based Gates","url":"https://www.semanticscholar.org/paper/fd250f1abcde8354a2e088a576aa785db4649f54","venue":"","year":null}],"corpusId":10385726,"doi":"10.1109/TC.1986.1676819","fieldsOfStudy":["Computer Science"],"influentialCitationCount":739,"isOpenAccess":true,"isPublisherLicensed":true,"is_open_access":true,"is_publisher_licensed":true,"numCitedBy":8020,"numCiting":28,"paperId":"39dc786a942284e293eab1440f0eccbffdf0a4bf","references":[{"arxivId":null,"authors":[],"doi":"10.1097/ccm.0000000000002891","intent":["background"],"isInfluential":false,"paperId":"c0d787dc10292e51766091d2a203033bd86de5ff","title":"? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? 1 ? ? ? ? ? ? ? ? ? ?","url":"https://www.semanticscholar.org/paper/c0d787dc10292e51766091d2a203033bd86de5ff","venue":"","year":1743},{"arxivId":null,"authors":[{"authorId":"144461837","name":"C. Shannon"}],"doi":"10.1109/T-AIEE.1938.5057767","intent":["methodology"],"isInfluential":true,"paperId":"d93ae8953433bc33c35fcb1c626d3053b717d4ca","title":"A symbolic analysis of relay and switching circuits","url":"https://www.semanticscholar.org/paper/d93ae8953433bc33c35fcb1c626d3053b717d4ca","venue":"Transactions of the American Institute of Electrical Engineers","year":1938},{"arxivId":null,"authors":[],"doi":"10.1177/001258065106921804","intent":["methodology"],"isInfluential":false,"paperId":"74d9d3d1684a4eaf59409253de472bd206af3aff","title":"Cosmology","url":"https://www.semanticscholar.org/paper/74d9d3d1684a4eaf59409253de472bd206af3aff","venue":"","year":1951},{"arxivId":null,"authors":[{"authorId":"50520824","name":"C. Y. Lee"}],"doi":"10.1002/J.1538-7305.1959.TB01585.X","intent":["methodology"],"isInfluential":false,"paperId":"75b41f7d73d3bde0d4a328aa7d396c0d1fe3d082","title":"Representation of switching circuits by binary-decision programs","url":"https://www.semanticscholar.org/paper/75b41f7d73d3bde0d4a328aa7d396c0d1fe3d082","venue":"","year":1959},{"arxivId":null,"authors":[{"authorId":"2182836","name":"S. Amarel"},{"authorId":"2054300744","name":"G. Cooke"},{"authorId":"2662980","name":"R. Winder"}],"doi":"10.1109/PGEC.1964.263829","intent":[],"isInfluential":false,"paperId":"6220ecc181cb6ac5ef4c606a792b6cf143bf5796","title":"Majority Gate Networks","url":"https://www.semanticscholar.org/paper/6220ecc181cb6ac5ef4c606a792b6cf143bf5796","venue":"IEEE Trans. Electron. Comput.","year":1964},{"arxivId":null,"authors":[{"authorId":"16810851","name":"D. H. Jacobsohn"}],"doi":"10.1109/PGEC.1964.263942","intent":["methodology"],"isInfluential":false,"paperId":"dbf33161c1dc9c94dba25b233b2376c8f95c9bd2","title":"A Suggestion for a Fast Multiplier","url":"https://www.semanticscholar.org/paper/dbf33161c1dc9c94dba25b233b2376c8f95c9bd2","venue":"IEEE Trans. Electron. Comput.","year":1964},{"arxivId":null,"authors":[],"doi":"10.1038/204429f0","intent":["methodology"],"isInfluential":false,"paperId":"e618fc3be523b46c0eb9b286761980aa9b1f4e45","title":"Texas Instruments","url":"https://www.semanticscholar.org/paper/e618fc3be523b46c0eb9b286761980aa9b1f4e45","venue":"Nature","year":1964},{"arxivId":null,"authors":[{"authorId":"16772688","name":"James S. Jephson"},{"authorId":"17062244","name":"Robert P. McQuarrie"},{"authorId":"114676523","name":"Robert E. Vogelsberg"}],"doi":"10.1147/sj.83.0178","intent":[],"isInfluential":false,"paperId":"5384afc7f6f09d825be6ec658a8e68a7a422cedf","title":"A Three-Value Computer Design Verification System","url":"https://www.semanticscholar.org/paper/5384afc7f6f09d825be6ec658a8e68a7a422cedf","venue":"IBM Syst. J.","year":1969},{"arxivId":null,"authors":[{"authorId":"1715952","name":"A. Aho"},{"authorId":"1706504","name":"J. Hopcroft"},{"authorId":"1742391","name":"J. Ullman"}],"doi":null,"intent":["background"],"isInfluential":false,"paperId":"10a463bb00b44bdd3a8620f2bedb9e1564bfcf32","title":"The Design and Analysis of Computer Algorithms","url":"https://www.semanticscholar.org/paper/10a463bb00b44bdd3a8620f2bedb9e1564bfcf32","venue":"","year":1974},{"arxivId":null,"authors":[{"authorId":"49603217","name":"R. Payne"}],"doi":"10.1099/00221287-98-2-595","intent":["methodology"],"isInfluential":false,"paperId":"e3261f32163ab63d7093af3bb2deccd0e5c8e897","title":"Reticulation and Other Methods of Reducing the Size of Printed Diagnostic Keys","url":"https://www.semanticscholar.org/paper/e3261f32163ab63d7093af3bb2deccd0e5c8e897","venue":"","year":1977},{"arxivId":null,"authors":[{"authorId":"1798254","name":"S. Fortune"},{"authorId":"1706504","name":"J. Hopcroft"},{"authorId":"31894083","name":"E. M. Schmidt"}],"doi":"10.1007/3-540-08860-1_17","intent":[],"isInfluential":false,"paperId":"0641c828e58e2d155e3a19678ec3117b7910f2b8","title":"The Complexity of Equivalence and Containment for Free Single Variable Program Schemes","url":"https://www.semanticscholar.org/paper/0641c828e58e2d155e3a19678ec3117b7910f2b8","venue":"ICALP","year":1978},{"arxivId":null,"authors":[{"authorId":"2754578","name":"S. Akers"}],"doi":"10.1109/TC.1978.1675141","intent":["methodology"],"isInfluential":false,"paperId":"6e12a39959cbb421c13e2bcada5443bba52538ae","title":"Binary Decision Diagrams","url":"https://www.semanticscholar.org/paper/6e12a39959cbb421c13e2bcada5443bba52538ae","venue":"IEEE Transactions on Computers","year":1978},{"arxivId":null,"authors":[{"authorId":"145634459","name":"M. Garey"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"08421c787d9a9e2d9f5ba4bda1bfc9866fa4b04f","title":"Johnson: computers and intractability: a guide to the theory of np- completeness (freeman","url":"https://www.semanticscholar.org/paper/08421c787d9a9e2d9f5ba4bda1bfc9866fa4b04f","venue":"","year":1979},{"arxivId":null,"authors":[{"authorId":"145634459","name":"M. Garey"},{"authorId":"23167841","name":"D. Johnson"}],"doi":null,"intent":["background"],"isInfluential":false,"paperId":"9a6b0211e03c293079f57ec2168470ea2df7c651","title":"Computers and Inrracrobiliry: A Guide ro the Theory of NP-Completeness","url":"https://www.semanticscholar.org/paper/9a6b0211e03c293079f57ec2168470ea2df7c651","venue":"","year":1979},{"arxivId":null,"authors":[{"authorId":"145946162","name":"J. P. Roth"}],"doi":"10.2307/2975747","intent":["background"],"isInfluential":false,"paperId":"607d4c34be62d2184e54991459a800f7e2423c66","title":"Computer Logic Testing And Verification","url":"https://www.semanticscholar.org/paper/607d4c34be62d2184e54991459a800f7e2423c66","venue":"","year":1980},{"arxivId":null,"authors":[{"authorId":"144027554","name":"H. Abelson"},{"authorId":"1747201","name":"P. Andreae"}],"doi":"10.1145/358808.358814","intent":["methodology"],"isInfluential":false,"paperId":"89382a677fb792d55f784e8cbd40a860e8729059","title":"Information transfer and area-time tradeoffs for VLSI multiplication","url":"https://www.semanticscholar.org/paper/89382a677fb792d55f784e8cbd40a860e8729059","venue":"CACM","year":1980},{"arxivId":null,"authors":[{"authorId":"51991443","name":"R. Bennetts"}],"doi":"10.1049/IP-E:19810052","intent":["background"],"isInfluential":false,"paperId":"1c6edf40bb778a8e5ac9ac1cd0969b1b526ba611","title":"Introduction to Switching Theory and Logical Design","url":"https://www.semanticscholar.org/paper/1c6edf40bb778a8e5ac9ac1cd0969b1b526ba611","venue":"","year":1981},{"arxivId":null,"authors":[{"authorId":"1712156","name":"R. Brent"},{"authorId":"144153718","name":"H. T. Kung"}],"doi":"10.1145/322261.322269","intent":["methodology"],"isInfluential":false,"paperId":"8563687b638bb18f3069ffa1a167e03f05507c18","title":"The Area-Time Complexity of Binary Multiplication","url":"https://www.semanticscholar.org/paper/8563687b638bb18f3069ffa1a167e03f05507c18","venue":"JACM","year":1981},{"arxivId":null,"authors":[{"authorId":"1450924266","name":"B. Moret"}],"doi":"10.1145/356893.356898","intent":["background"],"isInfluential":false,"paperId":"d4285deefe2916557ede60b5f80102a017fca23e","title":"Decision Trees and Diagrams","url":"https://www.semanticscholar.org/paper/d4285deefe2916557ede60b5f80102a017fca23e","venue":"CSUR","year":1982},{"arxivId":null,"authors":[{"authorId":"2072741031","name":"John Y. Hsu"}],"doi":"10.1007/978-1-4613-0047-2","intent":["background"],"isInfluential":false,"paperId":"6cbcbc3ff40a68c271420837defef62a395d306f","title":"Computer Logic","url":"https://www.semanticscholar.org/paper/6cbcbc3ff40a68c271420837defef62a395d306f","venue":"Springer New York","year":1988}],"title":"Graph-Based Algorithms for Boolean Function Manipulation","topics":[{"topic":"Algorithm","topicId":"305","url":"https://www.semanticscholar.org/topic/305"},{"topic":"Graph (discrete mathematics)","topicId":"23410","url":"https://www.semanticscholar.org/topic/23410"},{"topic":"Time complexity","topicId":"3448","url":"https://www.semanticscholar.org/topic/3448"},{"topic":"Directed graph","topicId":"592","url":"https://www.semanticscholar.org/topic/592"},{"topic":"Data structure","topicId":"3949","url":"https://www.semanticscholar.org/topic/3949"},{"topic":"Decision theory","topicId":"31461","url":"https://www.semanticscholar.org/topic/31461"},{"topic":"Best, worst and average case","topicId":"8359","url":"https://www.semanticscholar.org/topic/8359"},{"topic":"Directed acyclic graph","topicId":"19552","url":"https://www.semanticscholar.org/topic/19552"}],"url":"https://www.semanticscholar.org/paper/39dc786a942284e293eab1440f0eccbffdf0a4bf","venue":"IEEE Transactions on Computers","year":1986}\n'