# 128-x-32-Single-Port-RAM
Implement a 128 by 32 single-port RAM using VHDL. Do not register the outputs. Using the entity below also given in AAC2M2P2.vhd, create the architecture.
