# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 11.0 Build 157 04/27/2011 SJ Full Version
# Date created = 16:33:37  February 22, 2013
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		lights_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY lights
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 11.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:33:37  FEBRUARY 22, 2013"
set_global_assignment -name LAST_QUARTUS_VERSION 11.0
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name SOURCE_FILE nios_system.sopcinfo
set_global_assignment -name SOPC_FILE generatedSOPC.sopc
set_global_assignment -name QUARTUS_PTF_FILE nios_system.ptf
set_global_assignment -name VERILOG_FILE Switches.v
set_global_assignment -name VERILOG_FILE onchip_memory2_0.v
set_global_assignment -name VERILOG_FILE nios_system_inst.v
set_global_assignment -name VERILOG_FILE nios_system.v
set_global_assignment -name VERILOG_FILE LEDs.v
set_global_assignment -name VERILOG_FILE jtag_uart_0.v
set_global_assignment -name VERILOG_FILE cpu_0_test_bench.v
set_global_assignment -name VERILOG_FILE cpu_0_oci_test_bench.v
set_global_assignment -name VERILOG_FILE cpu_0_jtag_debug_module_wrapper.v
set_global_assignment -name VERILOG_FILE cpu_0_jtag_debug_module_tck.v
set_global_assignment -name VERILOG_FILE cpu_0_jtag_debug_module_sysclk.v
set_global_assignment -name VERILOG_FILE cpu_0.v
set_global_assignment -name QIP_FILE nios_system.qip
set_global_assignment -name VERILOG_FILE lights.v
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"