<?xml version="1.0" encoding="UTF-8" standalone="no"?><svg xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" contentStyleType="text/css" height="411px" preserveAspectRatio="none" style="width:457px;height:411px;background:#FFFFFF;" version="1.1" viewBox="0 0 457 411" width="457px" zoomAndPan="magnify"><defs/><g><!--MD5=[2b7409a316d9d2e410653e6983353aed]
class Module--><g id="elem_Module"><rect codeLine="2" fill="#F1F1F1" height="390.2344" id="Module" rx="2.5" ry="2.5" style="stroke:#181818;stroke-width:0.5;" width="436" x="7" y="7"/><ellipse cx="195.25" cy="23" fill="#ADD1B2" rx="11" ry="11" style="stroke:#181818;stroke-width:1.0;"/><path d="M198.2188,28.6406 Q197.6406,28.9375 197,29.0781 Q196.3594,29.2344 195.6563,29.2344 Q193.1563,29.2344 191.8281,27.5938 Q190.5156,25.9375 190.5156,22.8125 Q190.5156,19.6875 191.8281,18.0313 Q193.1563,16.375 195.6563,16.375 Q196.3594,16.375 197,16.5313 Q197.6563,16.6875 198.2188,16.9844 L198.2188,19.7031 Q197.5938,19.125 197,18.8594 Q196.4063,18.5781 195.7813,18.5781 Q194.4375,18.5781 193.75,19.6563 Q193.0625,20.7188 193.0625,22.8125 Q193.0625,24.9063 193.75,25.9844 Q194.4375,27.0469 195.7813,27.0469 Q196.4063,27.0469 197,26.7813 Q197.5938,26.5 198.2188,25.9219 L198.2188,28.6406 Z " fill="#000000"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="51" x="215.75" y="27.8467">Module</text><line style="stroke:#181818;stroke-width:0.5;" x1="8" x2="442" y1="39" y2="39"/><rect fill="none" height="6" style="stroke:#C82930;stroke-width:1.0;" width="6" x="15" y="49.6484"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="147" x="27" y="55.9951">start_instructions: list</text><rect fill="none" height="6" style="stroke:#C82930;stroke-width:1.0;" width="6" x="15" y="65.9453"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="109" x="27" y="72.292">instructions: list</text><rect fill="none" height="6" style="stroke:#C82930;stroke-width:1.0;" width="6" x="15" y="82.2422"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="143" x="27" y="88.5889">end_instructions: list</text><rect fill="none" height="6" style="stroke:#C82930;stroke-width:1.0;" width="6" x="15" y="98.5391"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="125" x="27" y="104.8857">module_name: str</text><rect fill="none" height="6" style="stroke:#C82930;stroke-width:1.0;" width="6" x="15" y="114.8359"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="132" x="27" y="121.1826">instance_name: str</text><rect fill="none" height="6" style="stroke:#C82930;stroke-width:1.0;" width="6" x="15" y="131.1328"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="103" x="27" y="137.4795">params: Param</text><rect fill="none" height="6" style="stroke:#C82930;stroke-width:1.0;" width="6" x="15" y="147.4297"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="86" x="27" y="153.7764">ports: Signal</text><rect fill="none" height="6" style="stroke:#C82930;stroke-width:1.0;" width="6" x="15" y="163.7266"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="64" x="27" y="170.0732">wires: list</text><line style="stroke:#181818;stroke-width:0.5;" x1="8" x2="442" y1="177.375" y2="177.375"/><ellipse cx="18" cy="191.0234" fill="#84BE84" rx="3" ry="3" style="stroke:#038048;stroke-width:1.0;"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="375" x="27" y="194.3701">__init__(module_name: str = '', instance_name: str = '')</text><ellipse cx="18" cy="207.3203" fill="#84BE84" rx="3" ry="3" style="stroke:#038048;stroke-width:1.0;"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="217" x="27" y="210.667">add_port_string(ports: str): void</text><ellipse cx="18" cy="223.6172" fill="#84BE84" rx="3" ry="3" style="stroke:#038048;stroke-width:1.0;"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="213" x="27" y="226.9639">wire(name: str, _type: str): void</text><ellipse cx="18" cy="239.9141" fill="#84BE84" rx="3" ry="3" style="stroke:#038048;stroke-width:1.0;"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="78" x="27" y="243.2607">start(): void</text><ellipse cx="18" cy="256.2109" fill="#84BE84" rx="3" ry="3" style="stroke:#038048;stroke-width:1.0;"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="74" x="27" y="259.5576">end(): void</text><ellipse cx="18" cy="272.5078" fill="#84BE84" rx="3" ry="3" style="stroke:#038048;stroke-width:1.0;"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="234" x="27" y="275.8545">stmt_assign(lhs: str, rhs: str): void</text><ellipse cx="18" cy="288.8047" fill="#84BE84" rx="3" ry="3" style="stroke:#038048;stroke-width:1.0;"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="220" x="27" y="292.1514">instruction(instruction: str): void</text><ellipse cx="18" cy="305.1016" fill="#84BE84" rx="3" ry="3" style="stroke:#038048;stroke-width:1.0;"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="148" x="27" y="308.4482">comment(c: str): void</text><ellipse cx="18" cy="321.3984" fill="#84BE84" rx="3" ry="3" style="stroke:#038048;stroke-width:1.0;"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="257" x="27" y="324.7451">write(file_path: str, filename: str): void</text><ellipse cx="18" cy="337.6953" fill="#84BE84" rx="3" ry="3" style="stroke:#038048;stroke-width:1.0;"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="410" x="27" y="341.042">instantiate(instance_name: str, inputs: list, outputs: list): str</text><ellipse cx="18" cy="353.9922" fill="#84BE84" rx="3" ry="3" style="stroke:#038048;stroke-width:1.0;"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="83" x="27" y="357.3389">__str__(): str</text><ellipse cx="18" cy="370.2891" fill="#84BE84" rx="3" ry="3" style="stroke:#038048;stroke-width:1.0;"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="295" x="27" y="373.6357">in_connector(port: str, connector: str): dict</text><ellipse cx="18" cy="386.5859" fill="#84BE84" rx="3" ry="3" style="stroke:#038048;stroke-width:1.0;"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="306" x="27" y="389.9326">out_connector(port: str, connector: str): dict</text></g><!--MD5=[ae63aca55ca2135b4611de1de9ff2f18]
@startuml verilog_Module

class Module {
  - start_instructions: list
  - instructions: list
  - end_instructions: list
  - module_name: str
  - instance_name: str
  - params: Param
  - ports: Signal
  - wires: list

  + __init__(module_name: str = '', instance_name: str = '')
  + add_port_string(ports: str): void
  + wire(name: str, _type: str): void
  + start(): void
  + end(): void
  + stmt_assign(lhs: str, rhs: str): void
  + instruction(instruction: str): void
  + comment(c: str): void
  + write(file_path: str, filename: str): void
  + instantiate(instance_name: str, inputs: list, outputs: list): str
  + __str__(): str
  + in_connector(port: str, connector: str): dict
  + out_connector(port: str, connector: str): dict
}

@enduml

PlantUML version 1.2022.7(Mon Aug 22 10:01:30 PDT 2022)
(GPL source distribution)
Java Runtime: OpenJDK Runtime Environment
JVM: OpenJDK 64-Bit Server VM
Default Encoding: UTF-8
Language: en
Country: US
--></g></svg>