--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml vtc_demo.twx vtc_demo.ncd -o vtc_demo.twr vtc_demo.pcf
-ucf vtc_demo.ucf

Design file:              vtc_demo.ncd
Physical constraint file: vtc_demo.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK50M = PERIOD TIMEGRP "TNM_CLK50M" 50 MHz HIGH 50% 
PRIORITY 0;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 975 paths analyzed, 510 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.990ns.
--------------------------------------------------------------------------------

Paths for end point dcmspi_0/sndm (SLICE_X26Y87.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               switch (FF)
  Destination:          dcmspi_0/sndm (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.587ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.470 - 0.531)
  Source Clock:         clk50m_bufg rising at 0.000ns
  Destination Clock:    clk50m_bufg rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: switch to dcmspi_0/sndm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y77.AQ      Tcko                  0.447   switch
                                                       switch
    SLICE_X22Y87.D5      net (fanout=6)        1.984   switch
    SLICE_X22Y87.D       Tilo                  0.203   dcmspi_0/sndd
                                                       dcmspi_0/RST_mdone_OR_32_o1
    SLICE_X26Y87.SR      net (fanout=1)        0.528   dcmspi_0/RST_mdone_OR_32_o
    SLICE_X26Y87.CLK     Tsrck                 0.425   dcmspi_0/sndm
                                                       dcmspi_0/sndm
    -------------------------------------------------  ---------------------------
    Total                                      3.587ns (1.075ns logic, 2.512ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dcmspi_0/MCNT (FF)
  Destination:          dcmspi_0/sndm (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.512ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         clk50m_bufg rising at 0.000ns
  Destination Clock:    clk50m_bufg rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dcmspi_0/MCNT to dcmspi_0/sndm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y87.A       Treg                  1.060   dcmspi_0/sndd
                                                       dcmspi_0/MCNT
    SLICE_X22Y87.D3      net (fanout=2)        0.296   dcmspi_0/mdone
    SLICE_X22Y87.D       Tilo                  0.203   dcmspi_0/sndd
                                                       dcmspi_0/RST_mdone_OR_32_o1
    SLICE_X26Y87.SR      net (fanout=1)        0.528   dcmspi_0/RST_mdone_OR_32_o
    SLICE_X26Y87.CLK     Tsrck                 0.425   dcmspi_0/sndm
                                                       dcmspi_0/sndm
    -------------------------------------------------  ---------------------------
    Total                                      2.512ns (1.688ns logic, 0.824ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------

Paths for end point dcmspi_0/sndd (SLICE_X22Y87.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               switch (FF)
  Destination:          dcmspi_0/sndd (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.453ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.470 - 0.531)
  Source Clock:         clk50m_bufg rising at 0.000ns
  Destination Clock:    clk50m_bufg rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: switch to dcmspi_0/sndd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y77.AQ      Tcko                  0.447   switch
                                                       switch
    SLICE_X22Y87.D5      net (fanout=6)        1.984   switch
    SLICE_X22Y87.DMUX    Tilo                  0.261   dcmspi_0/sndd
                                                       dcmspi_0/RST_ddone_OR_31_o1
    SLICE_X22Y87.SR      net (fanout=1)        0.330   dcmspi_0/RST_ddone_OR_31_o
    SLICE_X22Y87.CLK     Tsrck                 0.431   dcmspi_0/sndd
                                                       dcmspi_0/sndd
    -------------------------------------------------  ---------------------------
    Total                                      3.453ns (1.139ns logic, 2.314ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dcmspi_0/VCNT (FF)
  Destination:          dcmspi_0/sndd (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.589ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50m_bufg rising at 0.000ns
  Destination Clock:    clk50m_bufg rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dcmspi_0/VCNT to dcmspi_0/sndd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y87.B       Treg                  1.079   dcmspi_0/sndd
                                                       dcmspi_0/VCNT
    SLICE_X22Y87.D1      net (fanout=2)        0.488   dcmspi_0/ddone
    SLICE_X22Y87.DMUX    Tilo                  0.261   dcmspi_0/sndd
                                                       dcmspi_0/RST_ddone_OR_31_o1
    SLICE_X22Y87.SR      net (fanout=1)        0.330   dcmspi_0/RST_ddone_OR_31_o
    SLICE_X22Y87.CLK     Tsrck                 0.431   dcmspi_0/sndd
                                                       dcmspi_0/sndd
    -------------------------------------------------  ---------------------------
    Total                                      2.589ns (1.771ns logic, 0.818ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------

Paths for end point dcmspi_0/sndval_1 (SLICE_X28Y85.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRL16E_0 (FF)
  Destination:          dcmspi_0/sndval_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.433ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.475 - 0.506)
  Source Clock:         clk50m_bufg rising at 0.000ns
  Destination Clock:    clk50m_bufg rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRL16E_0 to dcmspi_0/sndval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y75.A       Treg                  1.060   debsw1/block_out
                                                       SRL16E_0
    SLICE_X28Y86.C4      net (fanout=9)        1.549   gopclk
    SLICE_X28Y86.C       Tilo                  0.205   dcmspi_0/sndval<6>
                                                       dcmspi_0/_n0046_inv1
    SLICE_X28Y85.CE      net (fanout=2)        0.284   dcmspi_0/_n0046_inv
    SLICE_X28Y85.CLK     Tceck                 0.335   dcmspi_0/sndval<4>
                                                       dcmspi_0/sndval_1
    -------------------------------------------------  ---------------------------
    Total                                      3.433ns (1.600ns logic, 1.833ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dcmspi_0/DMGAP (FF)
  Destination:          dcmspi_0/sndval_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.629ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.238 - 0.247)
  Source Clock:         clk50m_bufg rising at 0.000ns
  Destination Clock:    clk50m_bufg rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dcmspi_0/DMGAP to dcmspi_0/sndval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y87.D       Treg                  1.159   dcmspi_0/sndm
                                                       dcmspi_0/DMGAP
    SLICE_X28Y86.C2      net (fanout=9)        0.646   dcmspi_0/ldm
    SLICE_X28Y86.C       Tilo                  0.205   dcmspi_0/sndval<6>
                                                       dcmspi_0/_n0046_inv1
    SLICE_X28Y85.CE      net (fanout=2)        0.284   dcmspi_0/_n0046_inv
    SLICE_X28Y85.CLK     Tceck                 0.335   dcmspi_0/sndval<4>
                                                       dcmspi_0/sndval_1
    -------------------------------------------------  ---------------------------
    Total                                      2.629ns (1.699ns logic, 0.930ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dcmspi_0/sndd (FF)
  Destination:          dcmspi_0/sndval_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.365ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.238 - 0.247)
  Source Clock:         clk50m_bufg rising at 0.000ns
  Destination Clock:    clk50m_bufg rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dcmspi_0/sndd to dcmspi_0/sndval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y87.CQ      Tcko                  0.447   dcmspi_0/sndd
                                                       dcmspi_0/sndd
    SLICE_X28Y86.C1      net (fanout=3)        1.094   dcmspi_0/sndd
    SLICE_X28Y86.C       Tilo                  0.205   dcmspi_0/sndval<6>
                                                       dcmspi_0/_n0046_inv1
    SLICE_X28Y85.CE      net (fanout=2)        0.284   dcmspi_0/_n0046_inv
    SLICE_X28Y85.CLK     Tceck                 0.335   dcmspi_0/sndval<4>
                                                       dcmspi_0/sndval_1
    -------------------------------------------------  ---------------------------
    Total                                      2.365ns (0.987ns logic, 1.378ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK50M = PERIOD TIMEGRP "TNM_CLK50M" 50 MHz HIGH 50% PRIORITY 0;
--------------------------------------------------------------------------------

Paths for end point debsw0/ctr_11 (SLICE_X26Y70.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debsw0/cntr_en (FF)
  Destination:          debsw0/ctr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.246ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         clk50m_bufg rising at 20.000ns
  Destination Clock:    clk50m_bufg rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debsw0/cntr_en to debsw0/ctr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y70.AQ      Tcko                  0.198   debsw0/cntr_en
                                                       debsw0/cntr_en
    SLICE_X26Y70.CE      net (fanout=5)        0.156   debsw0/cntr_en
    SLICE_X26Y70.CLK     Tckce       (-Th)     0.108   debsw0/ctr<11>
                                                       debsw0/ctr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.246ns (0.090ns logic, 0.156ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point debsw0/ctr_10 (SLICE_X26Y70.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.248ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debsw0/cntr_en (FF)
  Destination:          debsw0/ctr_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.250ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         clk50m_bufg rising at 20.000ns
  Destination Clock:    clk50m_bufg rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debsw0/cntr_en to debsw0/ctr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y70.AQ      Tcko                  0.198   debsw0/cntr_en
                                                       debsw0/cntr_en
    SLICE_X26Y70.CE      net (fanout=5)        0.156   debsw0/cntr_en
    SLICE_X26Y70.CLK     Tckce       (-Th)     0.104   debsw0/ctr<11>
                                                       debsw0/ctr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.250ns (0.094ns logic, 0.156ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point debsw0/ctr_9 (SLICE_X26Y70.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debsw0/cntr_en (FF)
  Destination:          debsw0/ctr_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.252ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         clk50m_bufg rising at 20.000ns
  Destination Clock:    clk50m_bufg rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debsw0/cntr_en to debsw0/ctr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y70.AQ      Tcko                  0.198   debsw0/cntr_en
                                                       debsw0/cntr_en
    SLICE_X26Y70.CE      net (fanout=5)        0.156   debsw0/cntr_en
    SLICE_X26Y70.CLK     Tckce       (-Th)     0.102   debsw0/ctr<11>
                                                       debsw0/ctr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.252ns (0.096ns logic, 0.156ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK50M = PERIOD TIMEGRP "TNM_CLK50M" 50 MHz HIGH 50% PRIORITY 0;
--------------------------------------------------------------------------------
Slack: 14.010ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: PCLK_GEN_INST/PROGCLK
  Logical resource: PCLK_GEN_INST/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: clk50m_bufg
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: dcmspi_0/sndd/CLK
  Logical resource: dcmspi_0/MCNT/CLK
  Location pin: SLICE_X22Y87.CLK
  Clock network: clk50m_bufg
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: dcmspi_0/sndd/CLK
  Logical resource: dcmspi_0/VCNT/CLK
  Location pin: SLICE_X22Y87.CLK
  Clock network: clk50m_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCLK = PERIOD TIMEGRP "TNM_PCLK" 108 MHz HIGH 50% 
PRIORITY 0;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14060 paths analyzed, 1313 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.777ns.
--------------------------------------------------------------------------------

Paths for end point timing_inst/hpos_cnt_8_1 (SLICE_X38Y92.A1), 91 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sws_clk_sync_2 (FF)
  Destination:          timing_inst/hpos_cnt_8_1 (FF)
  Requirement:          9.259ns
  Data Path Delay:      5.654ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclk rising at 9.259ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sws_clk_sync_2 to timing_inst/hpos_cnt_8_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y94.CQ      Tcko                  0.391   sws_clk_sync<3>
                                                       sws_clk_sync_2
    SLICE_X53Y95.B4      net (fanout=20)       0.861   sws_clk_sync<2>
    SLICE_X53Y95.B       Tilo                  0.259   vsync
                                                       Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>21
    SLICE_X46Y93.A1      net (fanout=5)        1.177   Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>2
    SLICE_X46Y93.BMUX    Topab                 0.476   timing_inst/hpos_cnt<10>
                                                       timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lutdi4
                                                       timing_inst/hpos_cnt_10_rstpot_cy
    SLICE_X36Y94.C4      net (fanout=17)       1.202   timing_inst/tc_heblnk[10]_hpos_ena_AND_9_o
    SLICE_X36Y94.CMUX    Tilo                  0.251   timing_inst/hpos_cnt<9>
                                                       timing_inst/hpos_cnt_8_rstpot
    SLICE_X38Y92.A1      net (fanout=2)        0.883   timing_inst/hpos_cnt_8_rstpot
    SLICE_X38Y92.CLK     Tas                   0.154   timing_inst/hpos_cnt_9_1
                                                       timing_inst/hpos_cnt_8_rstpot_rt
                                                       timing_inst/hpos_cnt_8_1
    -------------------------------------------------  ---------------------------
    Total                                      5.654ns (1.531ns logic, 4.123ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sws_clk_sync_2 (FF)
  Destination:          timing_inst/hpos_cnt_8_1 (FF)
  Requirement:          9.259ns
  Data Path Delay:      5.647ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclk rising at 9.259ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sws_clk_sync_2 to timing_inst/hpos_cnt_8_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y94.CQ      Tcko                  0.391   sws_clk_sync<3>
                                                       sws_clk_sync_2
    SLICE_X53Y95.B4      net (fanout=20)       0.861   sws_clk_sync<2>
    SLICE_X53Y95.B       Tilo                  0.259   vsync
                                                       Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>21
    SLICE_X46Y93.A1      net (fanout=5)        1.177   Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>2
    SLICE_X46Y93.BMUX    Topab                 0.469   timing_inst/hpos_cnt<10>
                                                       timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lut<4>
                                                       timing_inst/hpos_cnt_10_rstpot_cy
    SLICE_X36Y94.C4      net (fanout=17)       1.202   timing_inst/tc_heblnk[10]_hpos_ena_AND_9_o
    SLICE_X36Y94.CMUX    Tilo                  0.251   timing_inst/hpos_cnt<9>
                                                       timing_inst/hpos_cnt_8_rstpot
    SLICE_X38Y92.A1      net (fanout=2)        0.883   timing_inst/hpos_cnt_8_rstpot
    SLICE_X38Y92.CLK     Tas                   0.154   timing_inst/hpos_cnt_9_1
                                                       timing_inst/hpos_cnt_8_rstpot_rt
                                                       timing_inst/hpos_cnt_8_1
    -------------------------------------------------  ---------------------------
    Total                                      5.647ns (1.524ns logic, 4.123ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sws_clk_sync_3 (FF)
  Destination:          timing_inst/hpos_cnt_8_1 (FF)
  Requirement:          9.259ns
  Data Path Delay:      5.629ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclk rising at 9.259ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sws_clk_sync_3 to timing_inst/hpos_cnt_8_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y94.DQ      Tcko                  0.391   sws_clk_sync<3>
                                                       sws_clk_sync_3
    SLICE_X53Y95.B3      net (fanout=19)       0.836   sws_clk_sync<3>
    SLICE_X53Y95.B       Tilo                  0.259   vsync
                                                       Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>21
    SLICE_X46Y93.A1      net (fanout=5)        1.177   Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>2
    SLICE_X46Y93.BMUX    Topab                 0.476   timing_inst/hpos_cnt<10>
                                                       timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lutdi4
                                                       timing_inst/hpos_cnt_10_rstpot_cy
    SLICE_X36Y94.C4      net (fanout=17)       1.202   timing_inst/tc_heblnk[10]_hpos_ena_AND_9_o
    SLICE_X36Y94.CMUX    Tilo                  0.251   timing_inst/hpos_cnt<9>
                                                       timing_inst/hpos_cnt_8_rstpot
    SLICE_X38Y92.A1      net (fanout=2)        0.883   timing_inst/hpos_cnt_8_rstpot
    SLICE_X38Y92.CLK     Tas                   0.154   timing_inst/hpos_cnt_9_1
                                                       timing_inst/hpos_cnt_8_rstpot_rt
                                                       timing_inst/hpos_cnt_8_1
    -------------------------------------------------  ---------------------------
    Total                                      5.629ns (1.531ns logic, 4.098ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point timing_inst/hpos_cnt_10_2 (SLICE_X40Y92.C2), 93 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timing_inst/hpos_cnt_10 (FF)
  Destination:          timing_inst/hpos_cnt_10_2 (FF)
  Requirement:          9.259ns
  Data Path Delay:      5.507ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclk rising at 9.259ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timing_inst/hpos_cnt_10 to timing_inst/hpos_cnt_10_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y93.CQ      Tcko                  0.408   timing_inst/hpos_cnt<10>
                                                       timing_inst/hpos_cnt_10
    SLICE_X34Y94.C6      net (fanout=35)       1.542   timing_inst/hpos_cnt<10>
    SLICE_X34Y94.CMUX    Topcc                 0.413   timing_inst/Result<10>
                                                       timing_inst/hpos_cnt<10>_rt
                                                       timing_inst/Mcount_hpos_cnt_xor<10>
    SLICE_X46Y93.C3      net (fanout=1)        1.214   timing_inst/Result<10>
    SLICE_X46Y93.CMUX    Topcc                 0.374   timing_inst/hpos_cnt<10>
                                                       timing_inst/hpos_cnt_10_rstpot_lut
                                                       timing_inst/hpos_cnt_10_rstpot_cy
    SLICE_X40Y92.C2      net (fanout=2)        1.236   timing_inst/hpos_cnt_10_rstpot
    SLICE_X40Y92.CLK     Tas                   0.320   timing_inst/hpos_cnt_10_1
                                                       timing_inst/hpos_cnt_10_rstpot_rt
                                                       timing_inst/hpos_cnt_10_2
    -------------------------------------------------  ---------------------------
    Total                                      5.507ns (1.515ns logic, 3.992ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timing_inst/hpos_cnt_4 (FF)
  Destination:          timing_inst/hpos_cnt_10_2 (FF)
  Requirement:          9.259ns
  Data Path Delay:      4.917ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.241 - 0.258)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclk rising at 9.259ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timing_inst/hpos_cnt_4 to timing_inst/hpos_cnt_10_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y93.CMUX    Tshcko                0.455   timing_inst/hpos_cnt_5_1
                                                       timing_inst/hpos_cnt_4
    SLICE_X34Y93.A2      net (fanout=14)       0.675   timing_inst/hpos_cnt<4>
    SLICE_X34Y93.COUT    Topcya                0.379   timing_inst/Mcount_hpos_cnt_cy<7>
                                                       timing_inst/hpos_cnt<4>_rt
                                                       timing_inst/Mcount_hpos_cnt_cy<7>
    SLICE_X34Y94.CIN     net (fanout=1)        0.003   timing_inst/Mcount_hpos_cnt_cy<7>
    SLICE_X34Y94.CMUX    Tcinc                 0.261   timing_inst/Result<10>
                                                       timing_inst/Mcount_hpos_cnt_xor<10>
    SLICE_X46Y93.C3      net (fanout=1)        1.214   timing_inst/Result<10>
    SLICE_X46Y93.CMUX    Topcc                 0.374   timing_inst/hpos_cnt<10>
                                                       timing_inst/hpos_cnt_10_rstpot_lut
                                                       timing_inst/hpos_cnt_10_rstpot_cy
    SLICE_X40Y92.C2      net (fanout=2)        1.236   timing_inst/hpos_cnt_10_rstpot
    SLICE_X40Y92.CLK     Tas                   0.320   timing_inst/hpos_cnt_10_1
                                                       timing_inst/hpos_cnt_10_rstpot_rt
                                                       timing_inst/hpos_cnt_10_2
    -------------------------------------------------  ---------------------------
    Total                                      4.917ns (1.789ns logic, 3.128ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timing_inst/hpos_cnt_0 (FF)
  Destination:          timing_inst/hpos_cnt_10_2 (FF)
  Requirement:          9.259ns
  Data Path Delay:      4.847ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclk rising at 9.259ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timing_inst/hpos_cnt_0 to timing_inst/hpos_cnt_10_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y92.AMUX    Tshcko                0.455   timing_inst/hpos_cnt<6>
                                                       timing_inst/hpos_cnt_0
    SLICE_X34Y92.A4      net (fanout=10)       0.526   timing_inst/hpos_cnt<0>
    SLICE_X34Y92.COUT    Topcya                0.379   timing_inst/Mcount_hpos_cnt_cy<3>
                                                       timing_inst/Mcount_hpos_cnt_lut<0>_INV_0
                                                       timing_inst/Mcount_hpos_cnt_cy<3>
    SLICE_X34Y93.CIN     net (fanout=1)        0.003   timing_inst/Mcount_hpos_cnt_cy<3>
    SLICE_X34Y93.COUT    Tbyp                  0.076   timing_inst/Mcount_hpos_cnt_cy<7>
                                                       timing_inst/Mcount_hpos_cnt_cy<7>
    SLICE_X34Y94.CIN     net (fanout=1)        0.003   timing_inst/Mcount_hpos_cnt_cy<7>
    SLICE_X34Y94.CMUX    Tcinc                 0.261   timing_inst/Result<10>
                                                       timing_inst/Mcount_hpos_cnt_xor<10>
    SLICE_X46Y93.C3      net (fanout=1)        1.214   timing_inst/Result<10>
    SLICE_X46Y93.CMUX    Topcc                 0.374   timing_inst/hpos_cnt<10>
                                                       timing_inst/hpos_cnt_10_rstpot_lut
                                                       timing_inst/hpos_cnt_10_rstpot_cy
    SLICE_X40Y92.C2      net (fanout=2)        1.236   timing_inst/hpos_cnt_10_rstpot
    SLICE_X40Y92.CLK     Tas                   0.320   timing_inst/hpos_cnt_10_1
                                                       timing_inst/hpos_cnt_10_rstpot_rt
                                                       timing_inst/hpos_cnt_10_2
    -------------------------------------------------  ---------------------------
    Total                                      4.847ns (1.865ns logic, 2.982ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point timing_inst/hpos_cnt_9_1 (SLICE_X38Y92.AX), 92 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sws_clk_sync_2 (FF)
  Destination:          timing_inst/hpos_cnt_9_1 (FF)
  Requirement:          9.259ns
  Data Path Delay:      5.417ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclk rising at 9.259ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sws_clk_sync_2 to timing_inst/hpos_cnt_9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y94.CQ      Tcko                  0.391   sws_clk_sync<3>
                                                       sws_clk_sync_2
    SLICE_X53Y95.B4      net (fanout=20)       0.861   sws_clk_sync<2>
    SLICE_X53Y95.B       Tilo                  0.259   vsync
                                                       Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>21
    SLICE_X46Y93.A1      net (fanout=5)        1.177   Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>2
    SLICE_X46Y93.BMUX    Topab                 0.476   timing_inst/hpos_cnt<10>
                                                       timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lutdi4
                                                       timing_inst/hpos_cnt_10_rstpot_cy
    SLICE_X36Y94.C4      net (fanout=17)       1.202   timing_inst/tc_heblnk[10]_hpos_ena_AND_9_o
    SLICE_X36Y94.C       Tilo                  0.205   timing_inst/hpos_cnt<9>
                                                       timing_inst/hpos_cnt_9_rstpot
    SLICE_X38Y92.AX      net (fanout=1)        0.760   timing_inst/hpos_cnt_9_rstpot
    SLICE_X38Y92.CLK     Tdick                 0.086   timing_inst/hpos_cnt_9_1
                                                       timing_inst/hpos_cnt_9_1
    -------------------------------------------------  ---------------------------
    Total                                      5.417ns (1.417ns logic, 4.000ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sws_clk_sync_2 (FF)
  Destination:          timing_inst/hpos_cnt_9_1 (FF)
  Requirement:          9.259ns
  Data Path Delay:      5.410ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclk rising at 9.259ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sws_clk_sync_2 to timing_inst/hpos_cnt_9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y94.CQ      Tcko                  0.391   sws_clk_sync<3>
                                                       sws_clk_sync_2
    SLICE_X53Y95.B4      net (fanout=20)       0.861   sws_clk_sync<2>
    SLICE_X53Y95.B       Tilo                  0.259   vsync
                                                       Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>21
    SLICE_X46Y93.A1      net (fanout=5)        1.177   Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>2
    SLICE_X46Y93.BMUX    Topab                 0.469   timing_inst/hpos_cnt<10>
                                                       timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lut<4>
                                                       timing_inst/hpos_cnt_10_rstpot_cy
    SLICE_X36Y94.C4      net (fanout=17)       1.202   timing_inst/tc_heblnk[10]_hpos_ena_AND_9_o
    SLICE_X36Y94.C       Tilo                  0.205   timing_inst/hpos_cnt<9>
                                                       timing_inst/hpos_cnt_9_rstpot
    SLICE_X38Y92.AX      net (fanout=1)        0.760   timing_inst/hpos_cnt_9_rstpot
    SLICE_X38Y92.CLK     Tdick                 0.086   timing_inst/hpos_cnt_9_1
                                                       timing_inst/hpos_cnt_9_1
    -------------------------------------------------  ---------------------------
    Total                                      5.410ns (1.410ns logic, 4.000ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sws_clk_sync_3 (FF)
  Destination:          timing_inst/hpos_cnt_9_1 (FF)
  Requirement:          9.259ns
  Data Path Delay:      5.392ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclk rising at 9.259ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sws_clk_sync_3 to timing_inst/hpos_cnt_9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y94.DQ      Tcko                  0.391   sws_clk_sync<3>
                                                       sws_clk_sync_3
    SLICE_X53Y95.B3      net (fanout=19)       0.836   sws_clk_sync<3>
    SLICE_X53Y95.B       Tilo                  0.259   vsync
                                                       Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>21
    SLICE_X46Y93.A1      net (fanout=5)        1.177   Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>2
    SLICE_X46Y93.BMUX    Topab                 0.476   timing_inst/hpos_cnt<10>
                                                       timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lutdi4
                                                       timing_inst/hpos_cnt_10_rstpot_cy
    SLICE_X36Y94.C4      net (fanout=17)       1.202   timing_inst/tc_heblnk[10]_hpos_ena_AND_9_o
    SLICE_X36Y94.C       Tilo                  0.205   timing_inst/hpos_cnt<9>
                                                       timing_inst/hpos_cnt_9_rstpot
    SLICE_X38Y92.AX      net (fanout=1)        0.760   timing_inst/hpos_cnt_9_rstpot
    SLICE_X38Y92.CLK     Tdick                 0.086   timing_inst/hpos_cnt_9_1
                                                       timing_inst/hpos_cnt_9_1
    -------------------------------------------------  ---------------------------
    Total                                      5.392ns (1.417ns logic, 3.975ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PCLK = PERIOD TIMEGRP "TNM_PCLK" 108 MHz HIGH 50% PRIORITY 0;
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP (SLICE_X26Y112.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.300ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/encr/dout_0 (FF)
  Destination:          enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         pclk rising at 9.259ns
  Destination Clock:    pclk rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enc0/encr/dout_0 to enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y112.AQ     Tcko                  0.198   enc0/encr/dout<3>
                                                       enc0/encr/dout_0
    SLICE_X26Y112.AX     net (fanout=2)        0.226   enc0/encr/dout<0>
    SLICE_X26Y112.CLK    Tdh         (-Th)     0.120   enc0/pixel2x/dataint<13>
                                                       enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (0.078ns logic, 0.226ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP (SLICE_X26Y112.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/encr/dout_2 (FF)
  Destination:          enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         pclk rising at 9.259ns
  Destination Clock:    pclk rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enc0/encr/dout_2 to enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y112.CQ     Tcko                  0.198   enc0/encr/dout<3>
                                                       enc0/encr/dout_2
    SLICE_X26Y112.DX     net (fanout=1)        0.222   enc0/encr/dout<2>
    SLICE_X26Y112.CLK    Tdh         (-Th)     0.081   enc0/pixel2x/dataint<13>
                                                       enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.117ns logic, 0.222ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP (SLICE_X26Y111.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/encr/dout_6 (FF)
  Destination:          enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.346ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         pclk rising at 9.259ns
  Destination Clock:    pclk rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enc0/encr/dout_6 to enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y111.DMUX   Tshcko                0.244   enc0/encr/dout<8>
                                                       enc0/encr/dout_6
    SLICE_X26Y111.AX     net (fanout=2)        0.222   enc0/encr/dout<6>
    SLICE_X26Y111.CLK    Tdh         (-Th)     0.120   enc0/pixel2x/dataint<29>
                                                       enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.346ns (0.124ns logic, 0.222ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PCLK = PERIOD TIMEGRP "TNM_PCLK" 108 MHz HIGH 50% PRIORITY 0;
--------------------------------------------------------------------------------
Slack: 8.221ns (period - min period limit)
  Period: 9.259ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: enc0/pixel2x/dataint<21>/CLK
  Logical resource: enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/CLK
  Location pin: SLICE_X6Y109.CLK
  Clock network: pclk
--------------------------------------------------------------------------------
Slack: 8.221ns (period - min period limit)
  Period: 9.259ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: enc0/pixel2x/dataint<21>/CLK
  Logical resource: enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/CLK
  Location pin: SLICE_X6Y109.CLK
  Clock network: pclk
--------------------------------------------------------------------------------
Slack: 8.221ns (period - min period limit)
  Period: 9.259ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: enc0/pixel2x/dataint<21>/CLK
  Logical resource: enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/CLK
  Location pin: SLICE_X6Y109.CLK
  Clock network: pclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCLKX2 = PERIOD TIMEGRP "TNM_PCLKX2" TS_PCLK * 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 121 paths analyzed, 121 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.243ns.
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_out12 (SLICE_X24Y119.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/sync_gen (FF)
  Destination:          enc0/pixel2x/fd_out12 (FF)
  Requirement:          4.629ns
  Data Path Delay:      4.149ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.483 - 0.480)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 4.629ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/sync_gen to enc0/pixel2x/fd_out12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y103.DQ     Tcko                  0.408   enc0/pixel2x/sync
                                                       enc0/pixel2x/sync_gen
    SLICE_X24Y119.B5     net (fanout=22)       3.400   enc0/pixel2x/sync
    SLICE_X24Y119.CLK    Tas                   0.341   tmds_data2<4>
                                                       enc0/pixel2x/Mmux_mux41
                                                       enc0/pixel2x/fd_out12
    -------------------------------------------------  ---------------------------
    Total                                      4.149ns (0.749ns logic, 3.400ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point oserdes0/oserdes_m (OLOGIC_X12Y119.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/fd_out4 (FF)
  Destination:          oserdes0/oserdes_m (FF)
  Requirement:          4.629ns
  Data Path Delay:      4.068ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.496 - 0.490)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 4.629ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/fd_out4 to oserdes0/oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y108.AQ     Tcko                  0.408   tmds_data0<4>
                                                       enc0/pixel2x/fd_out4
    OLOGIC_X12Y119.D1    net (fanout=1)        3.684   tmds_data0<4>
    OLOGIC_X12Y119.CLKDIVTosdck_D             -0.024   oserdes0/oserdes_m
                                                       oserdes0/oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      4.068ns (0.384ns logic, 3.684ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_out13 (SLICE_X24Y119.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/sync_gen (FF)
  Destination:          enc0/pixel2x/fd_out13 (FF)
  Requirement:          4.629ns
  Data Path Delay:      4.021ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.483 - 0.480)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 4.629ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/sync_gen to enc0/pixel2x/fd_out13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y103.DQ     Tcko                  0.408   enc0/pixel2x/sync
                                                       enc0/pixel2x/sync_gen
    SLICE_X24Y119.B5     net (fanout=22)       3.400   enc0/pixel2x/sync
    SLICE_X24Y119.CLK    Tas                   0.213   tmds_data2<4>
                                                       enc0/pixel2x/Mmux_mux51
                                                       enc0/pixel2x/fd_out13
    -------------------------------------------------  ---------------------------
    Total                                      4.021ns (0.621ns logic, 3.400ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PCLKX2 = PERIOD TIMEGRP "TNM_PCLKX2" TS_PCLK * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point oserdes2/oserdes_m (OLOGIC_X12Y117.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fd_out14 (FF)
  Destination:          oserdes2/oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.087ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.257 - 0.230)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: enc0/pixel2x/fd_out14 to oserdes2/oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y119.CQ     Tcko                  0.384   tmds_data2<4>
                                                       enc0/pixel2x/fd_out14
    OLOGIC_X12Y117.D1    net (fanout=1)        1.016   tmds_data2<4>
    OLOGIC_X12Y117.CLKDIVTosckd_D    (-Th)     1.313   oserdes2/oserdes_m
                                                       oserdes2/oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.087ns (-0.929ns logic, 1.016ns route)
                                                       (-1067.8% logic, 1167.8% route)

--------------------------------------------------------------------------------

Paths for end point oserdes1/oserdes_s (OLOGIC_X4Y118.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fd_out6 (FF)
  Destination:          oserdes1/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.103ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.257 - 0.240)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: enc0/pixel2x/fd_out6 to oserdes1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y114.CQ      Tcko                  0.368   tmds_data1<1>
                                                       enc0/pixel2x/fd_out6
    OLOGIC_X4Y118.D2     net (fanout=1)        1.057   tmds_data1<1>
    OLOGIC_X4Y118.CLKDIV Tosckd_D    (-Th)     1.322   oserdes1/oserdes_s
                                                       oserdes1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.103ns (-0.954ns logic, 1.057ns route)
                                                       (-926.2% logic, 1026.2% route)

--------------------------------------------------------------------------------

Paths for end point oserdes2/oserdes_s (OLOGIC_X12Y116.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fd_out10 (FF)
  Destination:          oserdes2/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.257 - 0.230)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: enc0/pixel2x/fd_out10 to oserdes2/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y119.AQ     Tcko                  0.384   tmds_data2<4>
                                                       enc0/pixel2x/fd_out10
    OLOGIC_X12Y116.D1    net (fanout=1)        1.077   tmds_data2<0>
    OLOGIC_X12Y116.CLKDIVTosckd_D    (-Th)     1.313   oserdes2/oserdes_s
                                                       oserdes2/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (-0.929ns logic, 1.077ns route)
                                                       (-627.7% logic, 727.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PCLKX2 = PERIOD TIMEGRP "TNM_PCLKX2" TS_PCLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.199ns (period - min period limit)
  Period: 4.629ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: enc0/pixel2x/sync/CLK
  Logical resource: enc0/pixel2x/sync_gen/CK
  Location pin: SLICE_X12Y103.CLK
  Clock network: pclkx2
--------------------------------------------------------------------------------
Slack: 4.199ns (period - min period limit)
  Period: 4.629ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: enc0/pixel2x/db<5>/CLK
  Logical resource: enc0/pixel2x/fd_db4/CK
  Location pin: SLICE_X12Y107.CLK
  Clock network: pclkx2
--------------------------------------------------------------------------------
Slack: 4.199ns (period - min period limit)
  Period: 4.629ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: enc0/pixel2x/db<5>/CLK
  Logical resource: enc0/pixel2x/fd_db5/CK
  Location pin: SLICE_X12Y107.CLK
  Clock network: pclkx2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCLKX10 = PERIOD TIMEGRP "TNM_PCLKX10" TS_PCLK * 10 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ramdo = MAXDELAY FROM TIMEGRP "bramgrp" TO TIMEGRP 
"fddbgrp" TS_PCLK;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 30 paths analyzed, 30 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.787ns.
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db24 (SLICE_X27Y111.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP (RAM)
  Destination:          enc0/pixel2x/fd_db24 (FF)
  Requirement:          9.259ns
  Data Path Delay:      4.409ns (Levels of Logic = 0)
  Clock Path Skew:      -0.150ns (2.063 - 2.213)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclkx2 rising at 4.629ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP to enc0/pixel2x/fd_db24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y111.BMUX    Tshcko                0.920   enc0/pixel2x/dataint<25>
                                                       enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP
    SLICE_X27Y111.AX     net (fanout=1)        3.426   enc0/pixel2x/dataint<24>
    SLICE_X27Y111.CLK    Tdick                 0.063   enc0/pixel2x/db<24>
                                                       enc0/pixel2x/fd_db24
    -------------------------------------------------  ---------------------------
    Total                                      4.409ns (0.983ns logic, 3.426ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db25 (SLICE_X24Y113.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP (RAM)
  Destination:          enc0/pixel2x/fd_db25 (FF)
  Requirement:          9.259ns
  Data Path Delay:      4.374ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns (2.091 - 2.213)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclkx2 rising at 4.629ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP to enc0/pixel2x/fd_db25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y111.B       Tshcko                0.885   enc0/pixel2x/dataint<25>
                                                       enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP
    SLICE_X24Y113.BX     net (fanout=1)        3.353   enc0/pixel2x/dataint<25>
    SLICE_X24Y113.CLK    Tdick                 0.136   enc0/pixel2x/db<25>
                                                       enc0/pixel2x/fd_db25
    -------------------------------------------------  ---------------------------
    Total                                      4.374ns (1.021ns logic, 3.353ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db4 (SLICE_X12Y107.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP (RAM)
  Destination:          enc0/pixel2x/fd_db4 (FF)
  Requirement:          9.259ns
  Data Path Delay:      3.675ns (Levels of Logic = 0)
  Clock Path Skew:      -0.147ns (2.059 - 2.206)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclkx2 rising at 4.629ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP to enc0/pixel2x/fd_db4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y106.BMUX   Tshcko                0.920   enc0/pixel2x/dataint<5>
                                                       enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP
    SLICE_X12Y107.AX     net (fanout=1)        2.619   enc0/pixel2x/dataint<4>
    SLICE_X12Y107.CLK    Tdick                 0.136   enc0/pixel2x/db<5>
                                                       enc0/pixel2x/fd_db4
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (1.056ns logic, 2.619ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ramdo = MAXDELAY FROM TIMEGRP "bramgrp" TO TIMEGRP "fddbgrp" TS_PCLK;
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db22 (SLICE_X7Y111.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP (RAM)
  Destination:          enc0/pixel2x/fd_db22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.648ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.055ns (1.121 - 1.066)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP to enc0/pixel2x/fd_db22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y111.AMUX    Tshcko                0.490   enc0/pixel2x/dataint<25>
                                                       enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP
    SLICE_X7Y111.CX      net (fanout=1)        0.099   enc0/pixel2x/dataint<22>
    SLICE_X7Y111.CLK     Tckdi       (-Th)    -0.059   enc0/pixel2x/db<23>
                                                       enc0/pixel2x/fd_db22
    -------------------------------------------------  ---------------------------
    Total                                      0.648ns (0.549ns logic, 0.099ns route)
                                                       (84.7% logic, 15.3% route)
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db6 (SLICE_X11Y107.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP (RAM)
  Destination:          enc0/pixel2x/fd_db6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.648ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.055ns (1.116 - 1.061)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP to enc0/pixel2x/fd_db6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y107.AMUX   Tshcko                0.490   enc0/pixel2x/dataint<9>
                                                       enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP
    SLICE_X11Y107.CX     net (fanout=1)        0.099   enc0/pixel2x/dataint<6>
    SLICE_X11Y107.CLK    Tckdi       (-Th)    -0.059   enc0/pixel2x/db<7>
                                                       enc0/pixel2x/fd_db6
    -------------------------------------------------  ---------------------------
    Total                                      0.648ns (0.549ns logic, 0.099ns route)
                                                       (84.7% logic, 15.3% route)
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db17 (SLICE_X23Y109.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP (RAM)
  Destination:          enc0/pixel2x/fd_db17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.709ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.053ns (1.120 - 1.067)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP to enc0/pixel2x/fd_db17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y111.B      Tshcko                0.449   enc0/pixel2x/dataint<17>
                                                       enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP
    SLICE_X23Y109.BX     net (fanout=1)        0.201   enc0/pixel2x/dataint<17>
    SLICE_X23Y109.CLK    Tckdi       (-Th)    -0.059   enc0/pixel2x/db<19>
                                                       enc0/pixel2x/fd_db17
    -------------------------------------------------  ---------------------------
    Total                                      0.709ns (0.508ns logic, 0.201ns route)
                                                       (71.7% logic, 28.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ramra = MAXDELAY FROM TIMEGRP "bramra" TO TIMEGRP 
"fddbgrp" TS_PCLK;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 120 paths analyzed, 30 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.334ns.
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db4 (SLICE_X12Y107.AX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/fdc_ra0 (FF)
  Destination:          enc0/pixel2x/fd_db4 (FF)
  Requirement:          9.259ns
  Data Path Delay:      6.231ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.150 - 0.156)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 4.629ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/fdc_ra0 to enc0/pixel2x/fd_db4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.AQ     Tcko                  0.391   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra0
    SLICE_X22Y106.B2     net (fanout=19)       2.824   enc0/pixel2x/ra<0>
    SLICE_X22Y106.BMUX   Tilo                  0.261   enc0/pixel2x/dataint<5>
                                                       enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP
    SLICE_X12Y107.AX     net (fanout=1)        2.619   enc0/pixel2x/dataint<4>
    SLICE_X12Y107.CLK    Tdick                 0.136   enc0/pixel2x/db<5>
                                                       enc0/pixel2x/fd_db4
    -------------------------------------------------  ---------------------------
    Total                                      6.231ns (0.788ns logic, 5.443ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/fdc_ra1 (FF)
  Destination:          enc0/pixel2x/fd_db4 (FF)
  Requirement:          9.259ns
  Data Path Delay:      6.115ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.150 - 0.156)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 4.629ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/fdc_ra1 to enc0/pixel2x/fd_db4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.BQ     Tcko                  0.391   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra1
    SLICE_X22Y106.B3     net (fanout=18)       2.708   enc0/pixel2x/ra<1>
    SLICE_X22Y106.BMUX   Tilo                  0.261   enc0/pixel2x/dataint<5>
                                                       enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP
    SLICE_X12Y107.AX     net (fanout=1)        2.619   enc0/pixel2x/dataint<4>
    SLICE_X12Y107.CLK    Tdick                 0.136   enc0/pixel2x/db<5>
                                                       enc0/pixel2x/fd_db4
    -------------------------------------------------  ---------------------------
    Total                                      6.115ns (0.788ns logic, 5.327ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/fdc_ra3 (FF)
  Destination:          enc0/pixel2x/fd_db4 (FF)
  Requirement:          9.259ns
  Data Path Delay:      6.079ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.150 - 0.156)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 4.629ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/fdc_ra3 to enc0/pixel2x/fd_db4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.CMUX   Tshcko                0.461   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra3
    SLICE_X22Y106.B5     net (fanout=17)       2.602   enc0/pixel2x/ra<3>
    SLICE_X22Y106.BMUX   Tilo                  0.261   enc0/pixel2x/dataint<5>
                                                       enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP
    SLICE_X12Y107.AX     net (fanout=1)        2.619   enc0/pixel2x/dataint<4>
    SLICE_X12Y107.CLK    Tdick                 0.136   enc0/pixel2x/db<5>
                                                       enc0/pixel2x/fd_db4
    -------------------------------------------------  ---------------------------
    Total                                      6.079ns (0.858ns logic, 5.221ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db5 (SLICE_X12Y107.BX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/fdc_ra0 (FF)
  Destination:          enc0/pixel2x/fd_db5 (FF)
  Requirement:          9.259ns
  Data Path Delay:      6.001ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.150 - 0.156)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 4.629ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/fdc_ra0 to enc0/pixel2x/fd_db5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.AQ     Tcko                  0.391   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra0
    SLICE_X22Y106.B2     net (fanout=19)       2.824   enc0/pixel2x/ra<0>
    SLICE_X22Y106.B      Tilo                  0.203   enc0/pixel2x/dataint<5>
                                                       enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP
    SLICE_X12Y107.BX     net (fanout=1)        2.447   enc0/pixel2x/dataint<5>
    SLICE_X12Y107.CLK    Tdick                 0.136   enc0/pixel2x/db<5>
                                                       enc0/pixel2x/fd_db5
    -------------------------------------------------  ---------------------------
    Total                                      6.001ns (0.730ns logic, 5.271ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/fdc_ra1 (FF)
  Destination:          enc0/pixel2x/fd_db5 (FF)
  Requirement:          9.259ns
  Data Path Delay:      5.885ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.150 - 0.156)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 4.629ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/fdc_ra1 to enc0/pixel2x/fd_db5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.BQ     Tcko                  0.391   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra1
    SLICE_X22Y106.B3     net (fanout=18)       2.708   enc0/pixel2x/ra<1>
    SLICE_X22Y106.B      Tilo                  0.203   enc0/pixel2x/dataint<5>
                                                       enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP
    SLICE_X12Y107.BX     net (fanout=1)        2.447   enc0/pixel2x/dataint<5>
    SLICE_X12Y107.CLK    Tdick                 0.136   enc0/pixel2x/db<5>
                                                       enc0/pixel2x/fd_db5
    -------------------------------------------------  ---------------------------
    Total                                      5.885ns (0.730ns logic, 5.155ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/fdc_ra3 (FF)
  Destination:          enc0/pixel2x/fd_db5 (FF)
  Requirement:          9.259ns
  Data Path Delay:      5.849ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.150 - 0.156)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 4.629ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/fdc_ra3 to enc0/pixel2x/fd_db5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.CMUX   Tshcko                0.461   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra3
    SLICE_X22Y106.B5     net (fanout=17)       2.602   enc0/pixel2x/ra<3>
    SLICE_X22Y106.B      Tilo                  0.203   enc0/pixel2x/dataint<5>
                                                       enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP
    SLICE_X12Y107.BX     net (fanout=1)        2.447   enc0/pixel2x/dataint<5>
    SLICE_X12Y107.CLK    Tdick                 0.136   enc0/pixel2x/db<5>
                                                       enc0/pixel2x/fd_db5
    -------------------------------------------------  ---------------------------
    Total                                      5.849ns (0.800ns logic, 5.049ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db24 (SLICE_X27Y111.AX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/fdc_ra0 (FF)
  Destination:          enc0/pixel2x/fd_db24 (FF)
  Requirement:          9.259ns
  Data Path Delay:      5.497ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.242 - 0.249)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 4.629ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/fdc_ra0 to enc0/pixel2x/fd_db24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.AQ     Tcko                  0.391   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra0
    SLICE_X6Y111.B2      net (fanout=19)       1.356   enc0/pixel2x/ra<0>
    SLICE_X6Y111.BMUX    Tilo                  0.261   enc0/pixel2x/dataint<25>
                                                       enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP
    SLICE_X27Y111.AX     net (fanout=1)        3.426   enc0/pixel2x/dataint<24>
    SLICE_X27Y111.CLK    Tdick                 0.063   enc0/pixel2x/db<24>
                                                       enc0/pixel2x/fd_db24
    -------------------------------------------------  ---------------------------
    Total                                      5.497ns (0.715ns logic, 4.782ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/fdc_ra1 (FF)
  Destination:          enc0/pixel2x/fd_db24 (FF)
  Requirement:          9.259ns
  Data Path Delay:      5.382ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.242 - 0.249)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 4.629ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/fdc_ra1 to enc0/pixel2x/fd_db24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.BQ     Tcko                  0.391   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra1
    SLICE_X6Y111.B3      net (fanout=18)       1.241   enc0/pixel2x/ra<1>
    SLICE_X6Y111.BMUX    Tilo                  0.261   enc0/pixel2x/dataint<25>
                                                       enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP
    SLICE_X27Y111.AX     net (fanout=1)        3.426   enc0/pixel2x/dataint<24>
    SLICE_X27Y111.CLK    Tdick                 0.063   enc0/pixel2x/db<24>
                                                       enc0/pixel2x/fd_db24
    -------------------------------------------------  ---------------------------
    Total                                      5.382ns (0.715ns logic, 4.667ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/fdc_ra3 (FF)
  Destination:          enc0/pixel2x/fd_db24 (FF)
  Requirement:          9.259ns
  Data Path Delay:      5.312ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.242 - 0.249)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 4.629ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/fdc_ra3 to enc0/pixel2x/fd_db24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.CMUX   Tshcko                0.461   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra3
    SLICE_X6Y111.B5      net (fanout=17)       1.101   enc0/pixel2x/ra<3>
    SLICE_X6Y111.BMUX    Tilo                  0.261   enc0/pixel2x/dataint<25>
                                                       enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP
    SLICE_X27Y111.AX     net (fanout=1)        3.426   enc0/pixel2x/dataint<24>
    SLICE_X27Y111.CLK    Tdick                 0.063   enc0/pixel2x/db<24>
                                                       enc0/pixel2x/fd_db24
    -------------------------------------------------  ---------------------------
    Total                                      5.312ns (0.785ns logic, 4.527ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ramra = MAXDELAY FROM TIMEGRP "bramra" TO TIMEGRP "fddbgrp" TS_PCLK;
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db6 (SLICE_X11Y107.CX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.950ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fdc_ra1 (FF)
  Destination:          enc0/pixel2x/fd_db6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.956ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.006ns (0.071 - 0.065)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/fdc_ra1 to enc0/pixel2x/fd_db6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.BQ     Tcko                  0.198   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra1
    SLICE_X10Y107.A3     net (fanout=18)       0.409   enc0/pixel2x/ra<1>
    SLICE_X10Y107.AMUX   Tilo                  0.191   enc0/pixel2x/dataint<9>
                                                       enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP
    SLICE_X11Y107.CX     net (fanout=1)        0.099   enc0/pixel2x/dataint<6>
    SLICE_X11Y107.CLK    Tckdi       (-Th)    -0.059   enc0/pixel2x/db<7>
                                                       enc0/pixel2x/fd_db6
    -------------------------------------------------  ---------------------------
    Total                                      0.956ns (0.448ns logic, 0.508ns route)
                                                       (46.9% logic, 53.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fdc_ra3 (FF)
  Destination:          enc0/pixel2x/fd_db6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.017ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.006ns (0.071 - 0.065)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/fdc_ra3 to enc0/pixel2x/fd_db6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.CMUX   Tshcko                0.244   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra3
    SLICE_X10Y107.A5     net (fanout=17)       0.424   enc0/pixel2x/ra<3>
    SLICE_X10Y107.AMUX   Tilo                  0.191   enc0/pixel2x/dataint<9>
                                                       enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP
    SLICE_X11Y107.CX     net (fanout=1)        0.099   enc0/pixel2x/dataint<6>
    SLICE_X11Y107.CLK    Tckdi       (-Th)    -0.059   enc0/pixel2x/db<7>
                                                       enc0/pixel2x/fd_db6
    -------------------------------------------------  ---------------------------
    Total                                      1.017ns (0.494ns logic, 0.523ns route)
                                                       (48.6% logic, 51.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fdc_ra0 (FF)
  Destination:          enc0/pixel2x/fd_db6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.034ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.006ns (0.071 - 0.065)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/fdc_ra0 to enc0/pixel2x/fd_db6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.AQ     Tcko                  0.198   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra0
    SLICE_X10Y107.A2     net (fanout=19)       0.487   enc0/pixel2x/ra<0>
    SLICE_X10Y107.AMUX   Tilo                  0.191   enc0/pixel2x/dataint<9>
                                                       enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP
    SLICE_X11Y107.CX     net (fanout=1)        0.099   enc0/pixel2x/dataint<6>
    SLICE_X11Y107.CLK    Tckdi       (-Th)    -0.059   enc0/pixel2x/db<7>
                                                       enc0/pixel2x/fd_db6
    -------------------------------------------------  ---------------------------
    Total                                      1.034ns (0.448ns logic, 0.586ns route)
                                                       (43.3% logic, 56.7% route)
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db7 (SLICE_X11Y107.DX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fdc_ra1 (FF)
  Destination:          enc0/pixel2x/fd_db7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.099ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.006ns (0.071 - 0.065)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/fdc_ra1 to enc0/pixel2x/fd_db7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.BQ     Tcko                  0.198   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra1
    SLICE_X10Y107.A3     net (fanout=18)       0.409   enc0/pixel2x/ra<1>
    SLICE_X10Y107.A      Tilo                  0.156   enc0/pixel2x/dataint<9>
                                                       enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP
    SLICE_X11Y107.DX     net (fanout=1)        0.277   enc0/pixel2x/dataint<7>
    SLICE_X11Y107.CLK    Tckdi       (-Th)    -0.059   enc0/pixel2x/db<7>
                                                       enc0/pixel2x/fd_db7
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.413ns logic, 0.686ns route)
                                                       (37.6% logic, 62.4% route)
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db7 (SLICE_X11Y107.DX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fdc_ra3 (FF)
  Destination:          enc0/pixel2x/fd_db7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.160ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.006ns (0.071 - 0.065)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/fdc_ra3 to enc0/pixel2x/fd_db7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.CMUX   Tshcko                0.244   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra3
    SLICE_X10Y107.A5     net (fanout=17)       0.424   enc0/pixel2x/ra<3>
    SLICE_X10Y107.A      Tilo                  0.156   enc0/pixel2x/dataint<9>
                                                       enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP
    SLICE_X11Y107.DX     net (fanout=1)        0.277   enc0/pixel2x/dataint<7>
    SLICE_X11Y107.CLK    Tckdi       (-Th)    -0.059   enc0/pixel2x/db<7>
                                                       enc0/pixel2x/fd_db7
    -------------------------------------------------  ---------------------------
    Total                                      1.160ns (0.459ns logic, 0.701ns route)
                                                       (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db7 (SLICE_X11Y107.DX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.171ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fdc_ra0 (FF)
  Destination:          enc0/pixel2x/fd_db7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.177ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.006ns (0.071 - 0.065)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/fdc_ra0 to enc0/pixel2x/fd_db7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.AQ     Tcko                  0.198   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra0
    SLICE_X10Y107.A2     net (fanout=19)       0.487   enc0/pixel2x/ra<0>
    SLICE_X10Y107.A      Tilo                  0.156   enc0/pixel2x/dataint<9>
                                                       enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP
    SLICE_X11Y107.DX     net (fanout=1)        0.277   enc0/pixel2x/dataint<7>
    SLICE_X11Y107.CLK    Tckdi       (-Th)    -0.059   enc0/pixel2x/db<7>
                                                       enc0/pixel2x/fd_db7
    -------------------------------------------------  ---------------------------
    Total                                      1.177ns (0.413ns logic, 0.764ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db22 (SLICE_X7Y111.CX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.169ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fdc_ra2 (FF)
  Destination:          enc0/pixel2x/fd_db22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.180ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.011ns (0.076 - 0.065)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/fdc_ra2 to enc0/pixel2x/fd_db22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.CQ     Tcko                  0.198   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra2
    SLICE_X6Y111.A4      net (fanout=17)       0.633   enc0/pixel2x/ra<2>
    SLICE_X6Y111.AMUX    Tilo                  0.191   enc0/pixel2x/dataint<25>
                                                       enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP
    SLICE_X7Y111.CX      net (fanout=1)        0.099   enc0/pixel2x/dataint<22>
    SLICE_X7Y111.CLK     Tckdi       (-Th)    -0.059   enc0/pixel2x/db<23>
                                                       enc0/pixel2x/fd_db22
    -------------------------------------------------  ---------------------------
    Total                                      1.180ns (0.448ns logic, 0.732ns route)
                                                       (38.0% logic, 62.0% route)
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db22 (SLICE_X7Y111.CX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fdc_ra1 (FF)
  Destination:          enc0/pixel2x/fd_db22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.282ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.011ns (0.076 - 0.065)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/fdc_ra1 to enc0/pixel2x/fd_db22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.BQ     Tcko                  0.198   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra1
    SLICE_X6Y111.A3      net (fanout=18)       0.735   enc0/pixel2x/ra<1>
    SLICE_X6Y111.AMUX    Tilo                  0.191   enc0/pixel2x/dataint<25>
                                                       enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP
    SLICE_X7Y111.CX      net (fanout=1)        0.099   enc0/pixel2x/dataint<22>
    SLICE_X7Y111.CLK     Tckdi       (-Th)    -0.059   enc0/pixel2x/db<23>
                                                       enc0/pixel2x/fd_db22
    -------------------------------------------------  ---------------------------
    Total                                      1.282ns (0.448ns logic, 0.834ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db22 (SLICE_X7Y111.CX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fdc_ra3 (FF)
  Destination:          enc0/pixel2x/fd_db22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.346ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.011ns (0.076 - 0.065)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/fdc_ra3 to enc0/pixel2x/fd_db22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.CMUX   Tshcko                0.244   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra3
    SLICE_X6Y111.A5      net (fanout=17)       0.753   enc0/pixel2x/ra<3>
    SLICE_X6Y111.AMUX    Tilo                  0.191   enc0/pixel2x/dataint<25>
                                                       enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP
    SLICE_X7Y111.CX      net (fanout=1)        0.099   enc0/pixel2x/dataint<22>
    SLICE_X7Y111.CLK     Tckdi       (-Th)    -0.059   enc0/pixel2x/db<23>
                                                       enc0/pixel2x/fd_db22
    -------------------------------------------------  ---------------------------
    Total                                      1.346ns (0.494ns logic, 0.852ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_PCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCLK                        |      9.259ns|      5.777ns|      8.486ns|            0|            0|        14060|          271|
| TS_PCLKX2                     |      4.630ns|      4.243ns|          N/A|            0|            0|          121|            0|
| TS_PCLKX10                    |      0.926ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_ramdo                      |      9.259ns|      4.787ns|          N/A|            0|            0|           30|            0|
| TS_ramra                      |      9.259ns|      6.334ns|          N/A|            0|            0|          120|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock SYS_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYS_CLK        |    6.334|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15306 paths, 0 nets, and 3315 connections

Design statistics:
   Minimum period:   6.334ns{1}   (Maximum frequency: 157.878MHz)
   Maximum path delay from/to any node:   6.334ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jan 02 16:06:19 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 276 MB



