# RISCV Processor

## Introduction

- Just a design of a RISC-V32I processor based on some book on Computer Organization
- Gonna do single cycle first, might try 5 stage pipeline later
- Doing this to learn system verilog cause why not 
