Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Sat Aug 19 13:46:26 2017
| Host             : Oruklu-PC running 64-bit Service Pack 1  (build 7601)
| Command          : 
| Design           : HLS_hmm
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.196  |
| Dynamic (W)              | 0.077  |
| Device Static (W)        | 0.119  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 82.7   |
| Junction Temperature (C) | 27.3   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.000 |        3 |       --- |             --- |
| Slice Logic             |     0.024 |     8354 |       --- |             --- |
|   LUT as Logic          |     0.020 |     2968 |     53200 |            5.58 |
|   Register              |     0.002 |     4263 |    106400 |            4.01 |
|   CARRY4                |     0.002 |      256 |     13300 |            1.92 |
|   LUT as Shift Register |    <0.001 |       69 |     17400 |            0.40 |
|   F7/F8 Muxes           |    <0.001 |       34 |     53200 |            0.06 |
|   Others                |     0.000 |      539 |       --- |             --- |
| Signals                 |     0.035 |     7250 |       --- |             --- |
| Block RAM               |     0.002 |        1 |       140 |            0.71 |
| DSPs                    |     0.016 |       22 |       220 |           10.00 |
| Static Power            |     0.119 |          |           |                 |
| Total                   |     0.196 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.084 |       0.077 |      0.008 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.019 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |            10.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------+-----------+
| Name                                                     | Power (W) |
+----------------------------------------------------------+-----------+
| HLS_hmm                                                  |     0.077 |
|   HLS_hmm_CONTROL_BUS_s_axi_U                            |    <0.001 |
|   HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0                |     0.008 |
|     HLS_hmm_ap_fadd_3_full_dsp_32_u                      |     0.007 |
|       U0                                                 |     0.007 |
|         i_synth                                          |     0.007 |
|           ADDSUB_OP.ADDSUB                               |     0.007 |
|             SPEED_OP.DSP.OP                              |     0.007 |
|               A_IP_DELAY                                 |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               B_IP_DELAY                                 |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                 DSP2                                     |     0.001 |
|                 ZERO_14_DET.CARRY_MUX                    |    <0.001 |
|                 ZERO_14_DET.ZERO_DET                     |     0.000 |
|                   CARRY_ZERO_DET                         |     0.000 |
|                 Z_14_LZD_DELAY                           |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|               DSP48E1_BODY.EXP                           |     0.003 |
|                 A_EXP_DELAY                              |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 A_SIGN_DELAY                             |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 BMA_EXP_DELAY                            |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 B_EXP_DELAY                              |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 B_SIGN_DELAY                             |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 CANCELLATION_DELAY                       |     0.000 |
|                   i_pipe                                 |     0.000 |
|                 COND_DET_A                               |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                     i_pipe                               |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                     i_pipe                               |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                     CARRY_ZERO_DET                       |    <0.001 |
|                 COND_DET_B                               |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                     i_pipe                               |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                     i_pipe                               |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                     CARRY_ZERO_DET                       |    <0.001 |
|                 DET_SIGN_DELAY                           |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                 NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 NUMB_CMP                                 |    <0.001 |
|                   NOT_FAST.CMP                           |    <0.001 |
|                     C_CHAIN                              |    <0.001 |
|                 STATE_DELAY                              |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 SUB_DELAY                                |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 merged_sub_mux.STRUCT_ADD                |    <0.001 |
|               DSP48E1_BODY.NORM_RND                      |     0.002 |
|                 FULL_USAGE_DSP.LOD                       |    <0.001 |
|                 FULL_USAGE_DSP.MSBS_DELAY                |     0.000 |
|                   i_pipe                                 |     0.000 |
|                 FULL_USAGE_DSP.ROUND_BIT_DELAY           |     0.000 |
|                   i_pipe                                 |     0.000 |
|                 FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|   HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1                |     0.009 |
|     HLS_hmm_ap_fadd_3_full_dsp_32_u                      |     0.008 |
|       U0                                                 |     0.008 |
|         i_synth                                          |     0.008 |
|           ADDSUB_OP.ADDSUB                               |     0.008 |
|             SPEED_OP.DSP.OP                              |     0.008 |
|               A_IP_DELAY                                 |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               B_IP_DELAY                                 |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               DSP48E1_BODY.ALIGN_ADD                     |     0.002 |
|                 DSP2                                     |     0.002 |
|                 ZERO_14_DET.CARRY_MUX                    |    <0.001 |
|                 ZERO_14_DET.ZERO_DET                     |     0.000 |
|                   CARRY_ZERO_DET                         |     0.000 |
|                 Z_14_LZD_DELAY                           |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|               DSP48E1_BODY.EXP                           |     0.003 |
|                 A_EXP_DELAY                              |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 A_SIGN_DELAY                             |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 BMA_EXP_DELAY                            |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 B_EXP_DELAY                              |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 B_SIGN_DELAY                             |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 CANCELLATION_DELAY                       |     0.000 |
|                   i_pipe                                 |     0.000 |
|                 COND_DET_A                               |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                     i_pipe                               |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                     i_pipe                               |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                     CARRY_ZERO_DET                       |    <0.001 |
|                 COND_DET_B                               |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                     i_pipe                               |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                     i_pipe                               |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                     CARRY_ZERO_DET                       |    <0.001 |
|                 DET_SIGN_DELAY                           |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                 NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 NUMB_CMP                                 |    <0.001 |
|                   NOT_FAST.CMP                           |    <0.001 |
|                     C_CHAIN                              |    <0.001 |
|                 STATE_DELAY                              |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 SUB_DELAY                                |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 merged_sub_mux.STRUCT_ADD                |    <0.001 |
|               DSP48E1_BODY.NORM_RND                      |     0.001 |
|                 FULL_USAGE_DSP.LOD                       |    <0.001 |
|                 FULL_USAGE_DSP.MSBS_DELAY                |     0.000 |
|                   i_pipe                                 |     0.000 |
|                 FULL_USAGE_DSP.ROUND_BIT_DELAY           |     0.000 |
|                   i_pipe                                 |     0.000 |
|                 FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|   HLS_hmm_fdiv_32ns_32ns_32_16_U8                        |     0.022 |
|     HLS_hmm_ap_fdiv_14_no_dsp_32_u                       |     0.021 |
|       U0                                                 |     0.021 |
|         i_synth                                          |     0.021 |
|           DIV_OP.SPD.OP                                  |     0.021 |
|             EXP                                          |    <0.001 |
|               EXP_PRE_RND_DEL                            |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               EXP_SIG_DEL                                |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               FLOW_DEC_DEL                               |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               IP_SIGN_DELAY                              |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               SIGN_UP_DELAY                              |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               STATE_DELAY                                |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               STATE_UP_DELAY                             |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|             MANT_DIV                                     |     0.019 |
|               RT[0].ADDSUB                               |    <0.001 |
|                 ADDSUB                                   |    <0.001 |
|               RT[10].ADDSUB                              |    <0.001 |
|                 ADDSUB                                   |    <0.001 |
|               RT[11].ADDSUB                              |    <0.001 |
|                 ADDSUB                                   |    <0.001 |
|                   Q_DEL                                  |    <0.001 |
|                     i_pipe                               |    <0.001 |
|               RT[11].MANT_DEL                            |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               RT[12].ADDSUB                              |    <0.001 |
|                 ADDSUB                                   |    <0.001 |
|               RT[13].ADDSUB                              |    <0.001 |
|                 ADDSUB                                   |    <0.001 |
|                   Q_DEL                                  |    <0.001 |
|                     i_pipe                               |    <0.001 |
|               RT[13].MANT_DEL                            |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               RT[14].ADDSUB                              |    <0.001 |
|                 ADDSUB                                   |    <0.001 |
|               RT[15].ADDSUB                              |    <0.001 |
|                 ADDSUB                                   |    <0.001 |
|                   Q_DEL                                  |    <0.001 |
|                     i_pipe                               |    <0.001 |
|               RT[15].MANT_DEL                            |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               RT[16].ADDSUB                              |    <0.001 |
|                 ADDSUB                                   |    <0.001 |
|               RT[17].ADDSUB                              |    <0.001 |
|                 ADDSUB                                   |    <0.001 |
|                   Q_DEL                                  |    <0.001 |
|                     i_pipe                               |    <0.001 |
|               RT[17].MANT_DEL                            |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               RT[18].ADDSUB                              |    <0.001 |
|                 ADDSUB                                   |    <0.001 |
|               RT[19].ADDSUB                              |    <0.001 |
|                 ADDSUB                                   |    <0.001 |
|                   Q_DEL                                  |    <0.001 |
|                     i_pipe                               |    <0.001 |
|               RT[19].MANT_DEL                            |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               RT[1].ADDSUB                               |    <0.001 |
|                 ADDSUB                                   |    <0.001 |
|                   Q_DEL                                  |    <0.001 |
|                     i_pipe                               |    <0.001 |
|               RT[1].MANT_DEL                             |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               RT[1].Q_DEL                                |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               RT[20].ADDSUB                              |    <0.001 |
|                 ADDSUB                                   |    <0.001 |
|               RT[21].ADDSUB                              |    <0.001 |
|                 ADDSUB                                   |    <0.001 |
|                   Q_DEL                                  |    <0.001 |
|                     i_pipe                               |    <0.001 |
|               RT[21].MANT_DEL                            |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               RT[22].ADDSUB                              |    <0.001 |
|                 ADDSUB                                   |    <0.001 |
|               RT[23].ADDSUB                              |    <0.001 |
|                 ADDSUB                                   |    <0.001 |
|                   Q_DEL                                  |    <0.001 |
|                     i_pipe                               |    <0.001 |
|               RT[23].MANT_DEL                            |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               RT[23].Q_DEL                               |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               RT[24].ADDSUB                              |    <0.001 |
|                 ADDSUB                                   |    <0.001 |
|               RT[25].ADDSUB                              |    <0.001 |
|                 ADDSUB                                   |    <0.001 |
|                   Q_DEL                                  |    <0.001 |
|                     i_pipe                               |    <0.001 |
|               RT[25].Q_DEL                               |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               RT[2].ADDSUB                               |    <0.001 |
|                 ADDSUB                                   |    <0.001 |
|               RT[3].ADDSUB                               |    <0.001 |
|                 ADDSUB                                   |    <0.001 |
|                   Q_DEL                                  |    <0.001 |
|                     i_pipe                               |    <0.001 |
|               RT[3].MANT_DEL                             |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               RT[4].ADDSUB                               |    <0.001 |
|                 ADDSUB                                   |    <0.001 |
|               RT[5].ADDSUB                               |    <0.001 |
|                 ADDSUB                                   |    <0.001 |
|                   Q_DEL                                  |    <0.001 |
|                     i_pipe                               |    <0.001 |
|               RT[5].MANT_DEL                             |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               RT[6].ADDSUB                               |    <0.001 |
|                 ADDSUB                                   |    <0.001 |
|               RT[7].ADDSUB                               |    <0.001 |
|                 ADDSUB                                   |    <0.001 |
|                   Q_DEL                                  |    <0.001 |
|                     i_pipe                               |    <0.001 |
|               RT[7].MANT_DEL                             |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               RT[8].ADDSUB                               |    <0.001 |
|                 ADDSUB                                   |    <0.001 |
|               RT[9].ADDSUB                               |    <0.001 |
|                 ADDSUB                                   |    <0.001 |
|                   Q_DEL                                  |    <0.001 |
|                     i_pipe                               |    <0.001 |
|               RT[9].MANT_DEL                             |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|             OP                                           |    <0.001 |
|             ROUND                                        |    <0.001 |
|               EXP_ADD.ADD                                |    <0.001 |
|               LOGIC.RND1                                 |     0.000 |
|               LOGIC.RND2                                 |     0.000 |
|               RND_BIT_GEN                                |     0.000 |
|                 NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1      |     0.000 |
|   HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U2                 |     0.005 |
|     HLS_hmm_ap_fmul_2_max_dsp_32_u                       |     0.005 |
|       U0                                                 |     0.005 |
|         i_synth                                          |     0.005 |
|           MULT.OP                                        |     0.005 |
|             EXP                                          |    <0.001 |
|               COND_DET_A                                 |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                   CARRY_ZERO_DET                         |    <0.001 |
|               COND_DET_B                                 |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                   CARRY_ZERO_DET                         |    <0.001 |
|               EXP_ADD.C_CHAIN                            |    <0.001 |
|               EXP_PRE_RND_DEL                            |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               INV_OP_DEL                                 |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               IP_SIGN_DELAY                              |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               SIG_DELAY                                  |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               STATE_DELAY                                |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|             MULT                                         |     0.002 |
|               DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                 DSP1                                     |    <0.001 |
|                 DSP2                                     |     0.001 |
|             OP                                           |     0.001 |
|             R_AND_R                                      |    <0.001 |
|               LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                 DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|   HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U3                 |     0.004 |
|     HLS_hmm_ap_fmul_2_max_dsp_32_u                       |     0.004 |
|       U0                                                 |     0.004 |
|         i_synth                                          |     0.004 |
|           MULT.OP                                        |     0.004 |
|             EXP                                          |    <0.001 |
|               COND_DET_A                                 |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                   CARRY_ZERO_DET                         |    <0.001 |
|               COND_DET_B                                 |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                   CARRY_ZERO_DET                         |    <0.001 |
|               EXP_ADD.C_CHAIN                            |    <0.001 |
|               EXP_PRE_RND_DEL                            |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               INV_OP_DEL                                 |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               IP_SIGN_DELAY                              |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               SIG_DELAY                                  |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               STATE_DELAY                                |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|             MULT                                         |     0.002 |
|               DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                 DSP1                                     |    <0.001 |
|                 DSP2                                     |     0.002 |
|             OP                                           |    <0.001 |
|             R_AND_R                                      |    <0.001 |
|               LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                 DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|   HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U4                 |     0.004 |
|     HLS_hmm_ap_fmul_2_max_dsp_32_u                       |     0.004 |
|       U0                                                 |     0.004 |
|         i_synth                                          |     0.004 |
|           MULT.OP                                        |     0.004 |
|             EXP                                          |    <0.001 |
|               COND_DET_A                                 |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                   CARRY_ZERO_DET                         |    <0.001 |
|               COND_DET_B                                 |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                   CARRY_ZERO_DET                         |    <0.001 |
|               EXP_ADD.C_CHAIN                            |    <0.001 |
|               EXP_PRE_RND_DEL                            |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               INV_OP_DEL                                 |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               IP_SIGN_DELAY                              |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               SIG_DELAY                                  |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               STATE_DELAY                                |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|             MULT                                         |     0.002 |
|               DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                 DSP1                                     |    <0.001 |
|                 DSP2                                     |     0.001 |
|             OP                                           |    <0.001 |
|             R_AND_R                                      |    <0.001 |
|               LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                 DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|   HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U5                 |     0.005 |
|     HLS_hmm_ap_fmul_2_max_dsp_32_u                       |     0.004 |
|       U0                                                 |     0.004 |
|         i_synth                                          |     0.004 |
|           MULT.OP                                        |     0.004 |
|             EXP                                          |    <0.001 |
|               COND_DET_A                                 |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                   CARRY_ZERO_DET                         |    <0.001 |
|               COND_DET_B                                 |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                   CARRY_ZERO_DET                         |    <0.001 |
|               EXP_ADD.C_CHAIN                            |    <0.001 |
|               EXP_PRE_RND_DEL                            |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               INV_OP_DEL                                 |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               IP_SIGN_DELAY                              |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               SIG_DELAY                                  |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               STATE_DELAY                                |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|             MULT                                         |     0.002 |
|               DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                 DSP1                                     |    <0.001 |
|                 DSP2                                     |     0.001 |
|             OP                                           |    <0.001 |
|             R_AND_R                                      |    <0.001 |
|               LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                 DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|   HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U6                 |     0.005 |
|     HLS_hmm_ap_fmul_2_max_dsp_32_u                       |     0.005 |
|       U0                                                 |     0.005 |
|         i_synth                                          |     0.005 |
|           MULT.OP                                        |     0.005 |
|             EXP                                          |    <0.001 |
|               COND_DET_A                                 |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                   CARRY_ZERO_DET                         |    <0.001 |
|               COND_DET_B                                 |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                   CARRY_ZERO_DET                         |    <0.001 |
|               EXP_ADD.C_CHAIN                            |    <0.001 |
|               EXP_PRE_RND_DEL                            |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               INV_OP_DEL                                 |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               IP_SIGN_DELAY                              |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               SIG_DELAY                                  |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               STATE_DELAY                                |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|             MULT                                         |     0.002 |
|               DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                 DSP1                                     |    <0.001 |
|                 DSP2                                     |     0.002 |
|             OP                                           |    <0.001 |
|             R_AND_R                                      |     0.001 |
|               LAT_OPT.FULL.R_AND_R                       |     0.001 |
|                 DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |     0.001 |
|   HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U7                 |     0.005 |
|     HLS_hmm_ap_fmul_2_max_dsp_32_u                       |     0.005 |
|       U0                                                 |     0.005 |
|         i_synth                                          |     0.005 |
|           MULT.OP                                        |     0.005 |
|             EXP                                          |    <0.001 |
|               COND_DET_A                                 |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                   CARRY_ZERO_DET                         |    <0.001 |
|               COND_DET_B                                 |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                   CARRY_ZERO_DET                         |    <0.001 |
|               EXP_ADD.C_CHAIN                            |    <0.001 |
|               EXP_PRE_RND_DEL                            |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               INV_OP_DEL                                 |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               IP_SIGN_DELAY                              |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               SIG_DELAY                                  |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               STATE_DELAY                                |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|             MULT                                         |     0.002 |
|               DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                 DSP1                                     |    <0.001 |
|                 DSP2                                     |     0.002 |
|             OP                                           |    <0.001 |
|             R_AND_R                                      |     0.001 |
|               LAT_OPT.FULL.R_AND_R                       |     0.001 |
|                 DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |     0.001 |
|   HLS_hmm_mux_3to1_sel2_32_1_U10                         |    <0.001 |
|   HLS_hmm_mux_3to1_sel2_32_1_U11                         |    <0.001 |
|   HLS_hmm_mux_3to1_sel2_32_1_U12                         |    <0.001 |
|   HLS_hmm_mux_3to1_sel2_32_1_U13                         |    <0.001 |
|   HLS_hmm_mux_3to1_sel2_32_1_U14                         |    <0.001 |
|   HLS_hmm_mux_3to1_sel2_32_1_U17                         |    <0.001 |
|   HLS_hmm_mux_3to1_sel2_32_1_U18                         |    <0.001 |
|   HLS_hmm_mux_3to1_sel2_32_1_U20                         |    <0.001 |
|   HLS_hmm_mux_3to1_sel2_32_1_U21                         |    <0.001 |
|   HLS_hmm_mux_3to1_sel2_32_1_U22                         |    <0.001 |
|   HLS_hmm_mux_3to1_sel2_32_1_U23                         |    <0.001 |
|   HLS_hmm_mux_3to1_sel2_32_1_U24                         |    <0.001 |
|   HLS_hmm_mux_3to1_sel2_32_1_U25                         |    <0.001 |
|   HLS_hmm_mux_3to1_sel2_32_1_U26                         |    <0.001 |
|   HLS_hmm_mux_3to1_sel2_32_1_U27                         |    <0.001 |
|   ou_U                                                   |     0.002 |
|     HLS_hmm_ou_ram_U                                     |     0.002 |
+----------------------------------------------------------+-----------+


