{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673605983744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673605983744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 13 11:33:03 2023 " "Processing started: Fri Jan 13 11:33:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673605983744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673605983744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Ver2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673605983744 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1673605984351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3 " "Found entity 1: Lab3" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673605994258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "studentdesign.bdf 1 1 " "Found 1 design units, including 1 entities, in source file studentdesign.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 StudentDesign " "Found entity 1: StudentDesign" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/StudentDesign.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673605994261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fact.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fact.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fact " "Found entity 1: fact" {  } { { "fact.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/fact.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673605994263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file edgedetector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/edgeDetector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673605994265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "factstm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file factstm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 factSTM " "Found entity 1: factSTM" {  } { { "factSTM.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/factSTM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673605994267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_acomp_envshape.bdf 1 1 " "Found 1 design units, including 1 entities, in source file wb_acomp_envshape.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_envShape " "Found entity 1: wb_aComp_envShape" {  } { { "wb_aComp_envShape.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_aComp_envShape.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673605994270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexto7segone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_hexto7segone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segOne-behavior " "Found design unit 1: wb_hexTo7segOne-behavior" {  } { { "wb_hexTo7segOne.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_hexTo7segOne.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994693 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segOne " "Found entity 1: wb_hexTo7segOne" {  } { { "wb_hexTo7segOne.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_hexTo7segOne.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673605994693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexto7segall.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_hexto7segall.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segAll-behavior " "Found design unit 1: wb_hexTo7segAll-behavior" {  } { { "wb_hexTo7segAll.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_hexTo7segAll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994697 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segAll " "Found entity 1: wb_hexTo7segAll" {  } { { "wb_hexTo7segAll.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_hexTo7segAll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673605994697 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3 " "Elaborating entity \"Lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673605994870 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_niosprocessor.vhd 26 13 " "Using design file wb_niosprocessor.vhd, which is not specified as a design file for the current project, but contains definitions for 26 design units and 13 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_reg_pio_s1_arbitrator-europa " "Found design unit 1: A_reg_pio_s1_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 B_reg_pio_s1_arbitrator-europa " "Found design unit 2: B_reg_pio_s1_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 character_lcd_avalon_lcd_slave_arbitrator-europa " "Found design unit 3: character_lcd_avalon_lcd_slave_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 535 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 wb_NiosProcessor_reset_clk_domain_synch_module-europa " "Found design unit 4: wb_NiosProcessor_reset_clk_domain_synch_module-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 766 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cpu_jtag_debug_module_arbitrator-europa " "Found design unit 5: cpu_jtag_debug_module_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 861 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 cpu_data_master_arbitrator-europa " "Found design unit 6: cpu_data_master_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 1297 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 cpu_instruction_master_arbitrator-europa " "Found design unit 7: cpu_instruction_master_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 1402 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 jtag_uart_avalon_jtag_slave_arbitrator-europa " "Found design unit 8: jtag_uart_avalon_jtag_slave_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 1603 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 onchip_mem_s1_arbitrator-europa " "Found design unit 9: onchip_mem_s1_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 1870 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 ps2_keyboard_avalon_PS2_slave_arbitrator-europa " "Found design unit 10: ps2_keyboard_avalon_PS2_slave_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 2297 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 sys_clk_timer_s1_arbitrator-europa " "Found design unit 11: sys_clk_timer_s1_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 2573 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 sysid_control_slave_arbitrator-europa " "Found design unit 12: sysid_control_slave_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 2810 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 wb_NiosProcessor-europa " "Found design unit 13: wb_NiosProcessor-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 3043 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994920 ""} { "Info" "ISGN_ENTITY_NAME" "1 A_reg_pio_s1_arbitrator " "Found entity 1: A_reg_pio_s1_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994920 ""} { "Info" "ISGN_ENTITY_NAME" "2 B_reg_pio_s1_arbitrator " "Found entity 2: B_reg_pio_s1_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 268 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994920 ""} { "Info" "ISGN_ENTITY_NAME" "3 character_lcd_avalon_lcd_slave_arbitrator " "Found entity 3: character_lcd_avalon_lcd_slave_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994920 ""} { "Info" "ISGN_ENTITY_NAME" "4 wb_NiosProcessor_reset_clk_domain_synch_module " "Found entity 4: wb_NiosProcessor_reset_clk_domain_synch_module" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994920 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_jtag_debug_module_arbitrator " "Found entity 5: cpu_jtag_debug_module_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 818 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994920 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_data_master_arbitrator " "Found entity 6: cpu_data_master_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 1219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994920 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_instruction_master_arbitrator " "Found entity 7: cpu_instruction_master_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 1372 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994920 ""} { "Info" "ISGN_ENTITY_NAME" "8 jtag_uart_avalon_jtag_slave_arbitrator " "Found entity 8: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 1566 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994920 ""} { "Info" "ISGN_ENTITY_NAME" "9 onchip_mem_s1_arbitrator " "Found entity 9: onchip_mem_s1_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 1832 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994920 ""} { "Info" "ISGN_ENTITY_NAME" "10 ps2_keyboard_avalon_PS2_slave_arbitrator " "Found entity 10: ps2_keyboard_avalon_PS2_slave_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 2262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994920 ""} { "Info" "ISGN_ENTITY_NAME" "11 sys_clk_timer_s1_arbitrator " "Found entity 11: sys_clk_timer_s1_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 2543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994920 ""} { "Info" "ISGN_ENTITY_NAME" "12 sysid_control_slave_arbitrator " "Found entity 12: sysid_control_slave_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 2788 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994920 ""} { "Info" "ISGN_ENTITY_NAME" "13 wb_NiosProcessor " "Found entity 13: wb_NiosProcessor" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 3016 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605994920 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673605994920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_NiosProcessor wb_NiosProcessor:inst " "Elaborating entity \"wb_NiosProcessor\" for hierarchy \"wb_NiosProcessor:inst\"" {  } { { "Lab3.bdf" "inst" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605994931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_reg_pio_s1_arbitrator wb_NiosProcessor:inst\|A_reg_pio_s1_arbitrator:the_A_reg_pio_s1 " "Elaborating entity \"A_reg_pio_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|A_reg_pio_s1_arbitrator:the_A_reg_pio_s1\"" {  } { { "wb_niosprocessor.vhd" "the_A_reg_pio_s1" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 3778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605994982 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_A_reg_pio_s1 wb_niosprocessor.vhd(50) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(50): used implicit default value for signal \"cpu_data_master_read_data_valid_A_reg_pio_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673605994983 "|Lab3|wb_NiosProcessor:inst|A_reg_pio_s1_arbitrator:the_A_reg_pio_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(351) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(351): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 351 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1673605994984 "|Lab3|wb_NiosProcessor:inst|A_reg_pio_s1_arbitrator:the_A_reg_pio_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(355) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(355): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 355 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1673605994985 "|Lab3|wb_NiosProcessor:inst|A_reg_pio_s1_arbitrator:the_A_reg_pio_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "a_reg_pio.vhd 2 1 " "Using design file a_reg_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_reg_pio-europa " "Found design unit 1: A_reg_pio-europa" {  } { { "a_reg_pio.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/a_reg_pio.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605995020 ""} { "Info" "ISGN_ENTITY_NAME" "1 A_reg_pio " "Found entity 1: A_reg_pio" {  } { { "a_reg_pio.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/a_reg_pio.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605995020 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673605995020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_reg_pio wb_NiosProcessor:inst\|A_reg_pio:the_A_reg_pio " "Elaborating entity \"A_reg_pio\" for hierarchy \"wb_NiosProcessor:inst\|A_reg_pio:the_A_reg_pio\"" {  } { { "wb_niosprocessor.vhd" "the_A_reg_pio" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 3801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605995021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_reg_pio_s1_arbitrator wb_NiosProcessor:inst\|B_reg_pio_s1_arbitrator:the_B_reg_pio_s1 " "Elaborating entity \"B_reg_pio_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|B_reg_pio_s1_arbitrator:the_B_reg_pio_s1\"" {  } { { "wb_niosprocessor.vhd" "the_B_reg_pio_s1" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 3814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605995029 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_B_reg_pio_s1 wb_niosprocessor.vhd(287) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(287): used implicit default value for signal \"cpu_data_master_read_data_valid_B_reg_pio_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 287 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673605995030 "|Lab3|wb_NiosProcessor:inst|B_reg_pio_s1_arbitrator:the_B_reg_pio_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(351) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(351): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 351 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1673605995031 "|Lab3|wb_NiosProcessor:inst|B_reg_pio_s1_arbitrator:the_B_reg_pio_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(355) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(355): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 355 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1673605995031 "|Lab3|wb_NiosProcessor:inst|B_reg_pio_s1_arbitrator:the_B_reg_pio_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "b_reg_pio.vhd 2 1 " "Using design file b_reg_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 B_reg_pio-europa " "Found design unit 1: B_reg_pio-europa" {  } { { "b_reg_pio.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/b_reg_pio.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605995067 ""} { "Info" "ISGN_ENTITY_NAME" "1 B_reg_pio " "Found entity 1: B_reg_pio" {  } { { "b_reg_pio.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/b_reg_pio.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605995067 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673605995067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_reg_pio wb_NiosProcessor:inst\|B_reg_pio:the_B_reg_pio " "Elaborating entity \"B_reg_pio\" for hierarchy \"wb_NiosProcessor:inst\|B_reg_pio:the_B_reg_pio\"" {  } { { "wb_niosprocessor.vhd" "the_B_reg_pio" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 3837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605995067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "character_lcd_avalon_lcd_slave_arbitrator wb_NiosProcessor:inst\|character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave " "Elaborating entity \"character_lcd_avalon_lcd_slave_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave\"" {  } { { "wb_niosprocessor.vhd" "the_character_lcd_avalon_lcd_slave" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 3850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605995077 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_character_lcd_avalon_lcd_slave wb_niosprocessor.vhd(528) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(528): used implicit default value for signal \"cpu_data_master_read_data_valid_character_lcd_avalon_lcd_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 528 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673605995077 "|Lab3|wb_NiosProcessor:inst|character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_NiosProcessor_reset_clk_domain_synch_module wb_NiosProcessor:inst\|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch " "Elaborating entity \"wb_NiosProcessor_reset_clk_domain_synch_module\" for hierarchy \"wb_NiosProcessor:inst\|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch\"" {  } { { "wb_niosprocessor.vhd" "wb_NiosProcessor_reset_clk_domain_synch" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 3879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605995088 ""}
{ "Warning" "WSGN_SEARCH_FILE" "character_lcd.v 1 1 " "Using design file character_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 character_lcd " "Found entity 1: character_lcd" {  } { { "character_lcd.v" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/character_lcd.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605995124 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673605995124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "character_lcd wb_NiosProcessor:inst\|character_lcd:the_character_lcd " "Elaborating entity \"character_lcd\" for hierarchy \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\"" {  } { { "wb_niosprocessor.vhd" "the_character_lcd" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 3892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605995125 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_character_lcd_communication.v 1 1 " "Using design file altera_up_character_lcd_communication.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Character_LCD_Communication " "Found entity 1: Altera_UP_Character_LCD_Communication" {  } { { "altera_up_character_lcd_communication.v" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/altera_up_character_lcd_communication.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605995164 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673605995164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Character_LCD_Communication wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm " "Elaborating entity \"Altera_UP_Character_LCD_Communication\" for hierarchy \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\"" {  } { { "character_lcd.v" "Char_LCD_Comm" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/character_lcd.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605995165 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_character_lcd_initialization.v 1 1 " "Using design file altera_up_character_lcd_initialization.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Character_LCD_Initialization " "Found entity 1: Altera_UP_Character_LCD_Initialization" {  } { { "altera_up_character_lcd_initialization.v" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/altera_up_character_lcd_initialization.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605995216 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673605995216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Character_LCD_Initialization wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init " "Elaborating entity \"Altera_UP_Character_LCD_Initialization\" for hierarchy \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\"" {  } { { "character_lcd.v" "Char_LCD_Init" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/character_lcd.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605995216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_arbitrator wb_NiosProcessor:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module " "Elaborating entity \"cpu_jtag_debug_module_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\"" {  } { { "wb_niosprocessor.vhd" "the_cpu_jtag_debug_module" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 3913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605995232 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_cpu_jtag_debug_module wb_niosprocessor.vhd(839) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(839): used implicit default value for signal \"cpu_data_master_read_data_valid_cpu_jtag_debug_module\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 839 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673605995233 "|Lab3|wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(351) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(351): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 351 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1673605995236 "|Lab3|wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(355) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(355): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 355 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1673605995236 "|Lab3|wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_data_master_arbitrator wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master " "Elaborating entity \"cpu_data_master_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\"" {  } { { "wb_niosprocessor.vhd" "the_cpu_data_master" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 3953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605995251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_instruction_master_arbitrator wb_NiosProcessor:inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master " "Elaborating entity \"cpu_instruction_master_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\"" {  } { { "wb_niosprocessor.vhd" "the_cpu_instruction_master" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605995276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 52 26 " "Found 52 design units, including 26 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_ic_data_module-europa " "Found design unit 1: cpu_ic_data_module-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_ic_tag_module-europa " "Found design unit 2: cpu_ic_tag_module-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 151 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpu_register_bank_a_module-europa " "Found design unit 3: cpu_register_bank_a_module-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 253 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cpu_register_bank_b_module-europa " "Found design unit 4: cpu_register_bank_b_module-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 355 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cpu_nios2_oci_debug-europa " "Found design unit 5: cpu_nios2_oci_debug-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 461 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 cpu_ociram_lpm_dram_bdp_component_module-europa " "Found design unit 6: cpu_ociram_lpm_dram_bdp_component_module-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 575 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 cpu_nios2_ocimem-europa " "Found design unit 7: cpu_nios2_ocimem-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 713 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 cpu_nios2_avalon_reg-europa " "Found design unit 8: cpu_nios2_avalon_reg-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 874 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 cpu_nios2_oci_break-europa " "Found design unit 9: cpu_nios2_oci_break-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 990 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 cpu_nios2_oci_xbrk-europa " "Found design unit 10: cpu_nios2_oci_xbrk-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 1462 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 cpu_nios2_oci_match_paired-europa " "Found design unit 11: cpu_nios2_oci_match_paired-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 1659 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 cpu_nios2_oci_match_single-europa " "Found design unit 12: cpu_nios2_oci_match_single-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 1698 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 cpu_nios2_oci_dbrk-europa " "Found design unit 13: cpu_nios2_oci_dbrk-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 1764 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 cpu_nios2_oci_itrace-europa " "Found design unit 14: cpu_nios2_oci_itrace-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 2017 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 cpu_nios2_oci_td_mode-europa " "Found design unit 15: cpu_nios2_oci_td_mode-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 2227 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 cpu_nios2_oci_dtrace-europa " "Found design unit 16: cpu_nios2_oci_dtrace-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 2312 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 cpu_nios2_oci_compute_tm_count-europa " "Found design unit 17: cpu_nios2_oci_compute_tm_count-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 2410 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 cpu_nios2_oci_fifowp_inc-europa " "Found design unit 18: cpu_nios2_oci_fifowp_inc-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 2488 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 cpu_nios2_oci_fifocount_inc-europa " "Found design unit 19: cpu_nios2_oci_fifocount_inc-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 2537 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 cpu_nios2_oci_fifo-europa " "Found design unit 20: cpu_nios2_oci_fifo-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 2594 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 cpu_nios2_oci_pib-europa " "Found design unit 21: cpu_nios2_oci_pib-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3039 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 cpu_traceram_lpm_dram_bdp_component_module-europa " "Found design unit 22: cpu_traceram_lpm_dram_bdp_component_module-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 cpu_nios2_oci_im-europa " "Found design unit 23: cpu_nios2_oci_im-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 cpu_nios2_performance_monitors-europa " "Found design unit 24: cpu_nios2_performance_monitors-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3405 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 cpu_nios2_oci-europa " "Found design unit 25: cpu_nios2_oci-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3479 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 cpu-europa " "Found design unit 26: cpu-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4337 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_ic_data_module " "Found entity 1: cpu_ic_data_module" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_ic_tag_module " "Found entity 2: cpu_ic_tag_module" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_register_bank_a_module " "Found entity 3: cpu_register_bank_a_module" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_register_bank_b_module " "Found entity 4: cpu_register_bank_b_module" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_nios2_oci_debug " "Found entity 5: cpu_nios2_oci_debug" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_ociram_lpm_dram_bdp_component_module " "Found entity 6: cpu_ociram_lpm_dram_bdp_component_module" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_nios2_ocimem " "Found entity 7: cpu_nios2_ocimem" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_nios2_avalon_reg " "Found entity 8: cpu_nios2_avalon_reg" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 849 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_oci_break " "Found entity 9: cpu_nios2_oci_break" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 942 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_nios2_oci_xbrk " "Found entity 10: cpu_nios2_oci_xbrk" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 1431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_oci_match_paired " "Found entity 11: cpu_nios2_oci_match_paired" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 1643 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_oci_match_single " "Found entity 12: cpu_nios2_oci_match_single" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 1683 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_oci_dbrk " "Found entity 13: cpu_nios2_oci_dbrk" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 1722 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_oci_itrace " "Found entity 14: cpu_nios2_oci_itrace" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_oci_td_mode " "Found entity 15: cpu_nios2_oci_td_mode" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 2216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_oci_dtrace " "Found entity 16: cpu_nios2_oci_dtrace" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 2292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_oci_compute_tm_count " "Found entity 17: cpu_nios2_oci_compute_tm_count" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 2397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_nios2_oci_fifowp_inc " "Found entity 18: cpu_nios2_oci_fifowp_inc" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 2475 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_nios2_oci_fifocount_inc " "Found entity 19: cpu_nios2_oci_fifocount_inc" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 2523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_nios2_oci_fifo " "Found entity 20: cpu_nios2_oci_fifo" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 2574 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_nios2_oci_pib " "Found entity 21: cpu_nios2_oci_pib" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3024 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_ENTITY_NAME" "22 cpu_traceram_lpm_dram_bdp_component_module " "Found entity 22: cpu_traceram_lpm_dram_bdp_component_module" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_ENTITY_NAME" "23 cpu_nios2_oci_im " "Found entity 23: cpu_nios2_oci_im" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_ENTITY_NAME" "24 cpu_nios2_performance_monitors " "Found entity 24: cpu_nios2_performance_monitors" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_ENTITY_NAME" "25 cpu_nios2_oci " "Found entity 25: cpu_nios2_oci" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""} { "Info" "ISGN_ENTITY_NAME" "26 cpu " "Found entity 26: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673605996387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu wb_NiosProcessor:inst\|cpu:the_cpu " "Elaborating entity \"cpu\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\"" {  } { { "wb_niosprocessor.vhd" "the_cpu" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605996446 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_test_bench.vhd 2 1 " "Using design file cpu_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_test_bench-europa " "Found design unit 1: cpu_test_bench-europa" {  } { { "cpu_test_bench.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu_test_bench.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996740 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_test_bench " "Found entity 1: cpu_test_bench" {  } { { "cpu_test_bench.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu_test_bench.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605996740 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673605996740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_test_bench wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench " "Elaborating entity \"cpu_test_bench\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\"" {  } { { "cpu.vhd" "the_cpu_test_bench" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 5697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605996744 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(351) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(351): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 351 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1673605996749 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(355) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(355): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 355 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1673605996749 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_data_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data " "Elaborating entity \"cpu_ic_data_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\"" {  } { { "cpu.vhd" "cpu_ic_data" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 6579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605996805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605996990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605997003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997003 ""}  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673605997003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_udd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_udd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_udd1 " "Found entity 1: altsyncram_udd1" {  } { { "db/altsyncram_udd1.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_udd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605997067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673605997067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_udd1 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_udd1:auto_generated " "Elaborating entity \"altsyncram_udd1\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_udd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605997068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_tag_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag " "Elaborating entity \"cpu_ic_tag_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\"" {  } { { "cpu.vhd" "cpu_ic_tag" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 6651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605997117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605997135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 184 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605997147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ic_tag_ram.mif " "Parameter \"init_file\" = \"cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 15 " "Parameter \"width_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997147 ""}  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 184 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673605997147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i2g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i2g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i2g1 " "Found entity 1: altsyncram_i2g1" {  } { { "db/altsyncram_i2g1.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_i2g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605997210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673605997210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i2g1 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_i2g1:auto_generated " "Elaborating entity \"altsyncram_i2g1\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_i2g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605997211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_a_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a " "Elaborating entity \"cpu_register_bank_a_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\"" {  } { { "cpu.vhd" "cpu_register_bank_a" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605997262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605997278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 286 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605997291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997291 ""}  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 286 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673605997291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lrf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lrf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lrf1 " "Found entity 1: altsyncram_lrf1" {  } { { "db/altsyncram_lrf1.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_lrf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605997359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673605997359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lrf1 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lrf1:auto_generated " "Elaborating entity \"altsyncram_lrf1\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lrf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605997359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_b_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b " "Elaborating entity \"cpu_register_bank_b_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\"" {  } { { "cpu.vhd" "cpu_register_bank_b" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605997416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605997431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 388 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605997444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997445 ""}  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 388 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673605997445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mrf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mrf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mrf1 " "Found entity 1: altsyncram_mrf1" {  } { { "db/altsyncram_mrf1.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_mrf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605997515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673605997515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mrf1 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mrf1:auto_generated " "Elaborating entity \"altsyncram_mrf1\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mrf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605997515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci " "Elaborating entity \"cpu_nios2_oci\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605997571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_debug wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug " "Elaborating entity \"cpu_nios2_oci_debug\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_debug" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605997642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_ocimem wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem " "Elaborating entity \"cpu_nios2_ocimem\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\"" {  } { { "cpu.vhd" "the_cpu_nios2_ocimem" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605997681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ociram_lpm_dram_bdp_component_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component " "Elaborating entity \"cpu_ociram_lpm_dram_bdp_component_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\"" {  } { { "cpu.vhd" "cpu_ociram_lpm_dram_bdp_component" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605997735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605997753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 624 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605997768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605997768 ""}  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 624 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673605997768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f572.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f572 " "Found entity 1: altsyncram_f572" {  } { { "db/altsyncram_f572.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_f572.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605997843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673605997843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f572 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_f572:auto_generated " "Elaborating entity \"altsyncram_f572\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_f572:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605997843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_avalon_reg wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg " "Elaborating entity \"cpu_nios2_avalon_reg\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\"" {  } { { "cpu.vhd" "the_cpu_nios2_avalon_reg" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605997912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_break wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break " "Elaborating entity \"cpu_nios2_oci_break\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_break" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605997957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_xbrk wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk " "Elaborating entity \"cpu_nios2_oci_xbrk\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_xbrk" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605998181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dbrk wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk " "Elaborating entity \"cpu_nios2_oci_dbrk\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_dbrk" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605998221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_match_paired wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"cpu_nios2_oci_match_paired\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "cpu.vhd" "cpu_nios2_oci_dbrk_hit0_match_paired" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605998291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_match_single wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"cpu_nios2_oci_match_single\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "cpu.vhd" "cpu_nios2_oci_dbrk_hit0_match_single" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605998332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_itrace wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace " "Elaborating entity \"cpu_nios2_oci_itrace\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_itrace" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605998498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dtrace wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace " "Elaborating entity \"cpu_nios2_oci_dtrace\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_dtrace" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605998565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_td_mode wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu_nios2_oci_td_mode\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu.vhd" "cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 2342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605998617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifo wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo " "Elaborating entity \"cpu_nios2_oci_fifo\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_fifo" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605998653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_compute_tm_count wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"cpu_nios2_oci_compute_tm_count\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu.vhd" "cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 2722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605998737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifowp_inc wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"cpu_nios2_oci_fifowp_inc\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu.vhd" "cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605998773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifocount_inc wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"cpu_nios2_oci_fifocount_inc\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu.vhd" "cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 2743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605998811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_pib wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib " "Elaborating entity \"cpu_nios2_oci_pib\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_pib" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605998848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_im wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im " "Elaborating entity \"cpu_nios2_oci_im\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_im" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605998896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_traceram_lpm_dram_bdp_component_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component " "Elaborating entity \"cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\"" {  } { { "cpu.vhd" "cpu_traceram_lpm_dram_bdp_component" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605998951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605998969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605998983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605998983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605998983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605998983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605998983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605998983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file  " "Parameter \"init_file\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605998983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605998983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605998983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605998983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605998983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605998983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605998983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605998983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605998983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605998983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605998983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605998983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605998983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605998983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605998983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605998983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605998983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605998983 ""}  } { { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673605998983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605999056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673605999056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Elaborating entity \"altsyncram_0a02\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605999057 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_wrapper.vhd 2 1 " "Using design file cpu_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_wrapper-europa " "Found design unit 1: cpu_jtag_debug_module_wrapper-europa" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu_jtag_debug_module_wrapper.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605999111 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_wrapper " "Found entity 1: cpu_jtag_debug_module_wrapper" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu_jtag_debug_module_wrapper.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605999111 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673605999111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_wrapper wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper " "Elaborating entity \"cpu_jtag_debug_module_wrapper\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\"" {  } { { "cpu.vhd" "the_cpu_jtag_debug_module_wrapper" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605999112 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_jtag_debug_module_wrapper.vhd(306) " "VHDL warning at cpu_jtag_debug_module_wrapper.vhd(306): ignored assignment of value to null range" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu_jtag_debug_module_wrapper.vhd" 306 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1673605999115 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper"}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_tck.vhd 2 1 " "Using design file cpu_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_tck-europa " "Found design unit 1: cpu_jtag_debug_module_tck-europa" {  } { { "cpu_jtag_debug_module_tck.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu_jtag_debug_module_tck.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605999156 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_tck " "Found entity 1: cpu_jtag_debug_module_tck" {  } { { "cpu_jtag_debug_module_tck.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu_jtag_debug_module_tck.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605999156 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673605999156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_tck wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck " "Elaborating entity \"cpu_jtag_debug_module_tck\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "the_cpu_jtag_debug_module_tck" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu_jtag_debug_module_wrapper.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605999157 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_sysclk.vhd 2 1 " "Using design file cpu_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_sysclk-europa " "Found design unit 1: cpu_jtag_debug_module_sysclk-europa" {  } { { "cpu_jtag_debug_module_sysclk.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu_jtag_debug_module_sysclk.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605999206 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_sysclk " "Found entity 1: cpu_jtag_debug_module_sysclk" {  } { { "cpu_jtag_debug_module_sysclk.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu_jtag_debug_module_sysclk.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605999206 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673605999206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_sysclk wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk " "Elaborating entity \"cpu_jtag_debug_module_sysclk\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "the_cpu_jtag_debug_module_sysclk" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu_jtag_debug_module_wrapper.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605999207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "cpu_jtag_debug_module_phy" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605999273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605999282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605999283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 1 " "Parameter \"sld_instance_index\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605999283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605999283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605999283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605999283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605999283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605999283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605999283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605999283 ""}  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673605999283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605999285 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605999298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605999416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605999568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator wb_NiosProcessor:inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "wb_niosprocessor.vhd" "the_jtag_uart_avalon_jtag_slave" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605999610 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave wb_niosprocessor.vhd(1585) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(1585): used implicit default value for signal \"cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 1585 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673605999611 "|Lab3|wb_NiosProcessor:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart.vhd 14 7 " "Using design file jtag_uart.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_uart_log_module-europa " "Found design unit 1: jtag_uart_log_module-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/jtag_uart.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605999653 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 jtag_uart_sim_scfifo_w-europa " "Found design unit 2: jtag_uart_sim_scfifo_w-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/jtag_uart.vhd" 237 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605999653 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 jtag_uart_scfifo_w-europa " "Found design unit 3: jtag_uart_scfifo_w-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/jtag_uart.vhd" 310 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605999653 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 jtag_uart_drom_module-europa " "Found design unit 4: jtag_uart_drom_module-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/jtag_uart.vhd" 449 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605999653 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 jtag_uart_sim_scfifo_r-europa " "Found design unit 5: jtag_uart_sim_scfifo_r-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/jtag_uart.vhd" 835 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605999653 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 jtag_uart_scfifo_r-europa " "Found design unit 6: jtag_uart_scfifo_r-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/jtag_uart.vhd" 952 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605999653 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 jtag_uart-europa " "Found design unit 7: jtag_uart-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/jtag_uart.vhd" 1098 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605999653 ""} { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/jtag_uart.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605999653 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/jtag_uart.vhd" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605999653 ""} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/jtag_uart.vhd" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605999653 ""} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/jtag_uart.vhd" 430 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605999653 ""} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/jtag_uart.vhd" 819 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605999653 ""} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/jtag_uart.vhd" 933 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605999653 ""} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Found entity 7: jtag_uart" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/jtag_uart.vhd" 1075 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605999653 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673605999653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart " "Elaborating entity \"jtag_uart\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\"" {  } { { "wb_niosprocessor.vhd" "the_jtag_uart" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605999655 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(351) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(351): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 351 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1673605999658 "|Lab3|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(355) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(355): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 355 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1673605999658 "|Lab3|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.vhd" "the_jtag_uart_scfifo_w" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/jtag_uart.vhd" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605999670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.vhd" "wfifo" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/jtag_uart.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605999905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/jtag_uart.vhd" 385 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605999915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605999915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605999915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605999915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605999915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605999915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605999915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605999915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605999915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673605999915 ""}  } { { "jtag_uart.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/jtag_uart.vhd" 385 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673605999915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673605999979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673605999979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673605999979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606000013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606000013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606000013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606000049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606000049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606000049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606000118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606000118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606000119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606000193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606000193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606000193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606000285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606000285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606000285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.vhd" "the_jtag_uart_scfifo_r" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/jtag_uart.vhd" 1215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606000295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.vhd" "jtag_uart_alt_jtag_atlantic" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/jtag_uart.vhd" 1353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606000628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/jtag_uart.vhd" 1353 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606000649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 1 " "Parameter \"INSTANCE_ID\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606000649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606000649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606000649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606000649 ""}  } { { "jtag_uart.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/jtag_uart.vhd" 1353 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673606000649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606000682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606000693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_mem_s1_arbitrator wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1 " "Elaborating entity \"onchip_mem_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\"" {  } { { "wb_niosprocessor.vhd" "the_onchip_mem_s1" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606000703 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(351) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(351): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 351 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1673606000707 "|Lab3|wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(355) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(355): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 355 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1673606000707 "|Lab3|wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "onchip_mem.vhd 2 1 " "Using design file onchip_mem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onchip_mem-europa " "Found design unit 1: onchip_mem-europa" {  } { { "onchip_mem.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606000749 ""} { "Info" "ISGN_ENTITY_NAME" "1 onchip_mem " "Found entity 1: onchip_mem" {  } { { "onchip_mem.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606000749 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606000749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_mem wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem " "Elaborating entity \"onchip_mem\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\"" {  } { { "wb_niosprocessor.vhd" "the_onchip_mem" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606000750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "onchip_mem.vhd" "the_altsyncram" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606000767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "onchip_mem.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606000781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606000781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_mem.hex " "Parameter \"init_file\" = \"onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606000781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606000781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606000781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606000781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606000781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606000781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606000781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606000781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606000781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606000781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606000781 ""}  } { { "onchip_mem.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673606000781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aqb1 " "Found entity 1: altsyncram_aqb1" {  } { { "db/altsyncram_aqb1.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_aqb1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606000856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606000856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aqb1 wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_aqb1:auto_generated " "Elaborating entity \"altsyncram_aqb1\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_aqb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606000857 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "onchip_mem.hex 1280 10 " "Width of data items in \"onchip_mem.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 1280 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 onchip_mem.hex " "Data at line (2) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.hex" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1673606000888 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 onchip_mem.hex " "Data at line (3) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.hex" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1673606000888 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 onchip_mem.hex " "Data at line (4) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.hex" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1673606000888 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 onchip_mem.hex " "Data at line (5) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.hex" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1673606000888 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 onchip_mem.hex " "Data at line (6) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.hex" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1673606000888 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 onchip_mem.hex " "Data at line (7) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.hex" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1673606000888 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 onchip_mem.hex " "Data at line (8) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.hex" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1673606000888 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 onchip_mem.hex " "Data at line (9) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.hex" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1673606000888 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 onchip_mem.hex " "Data at line (10) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.hex" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1673606000888 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 onchip_mem.hex " "Data at line (11) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.hex" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1673606000888 ""}  } { { "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.hex" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/onchip_mem.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1673606000888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606001116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606001116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_aqb1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_aqb1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_aqb1.tdf" "decode3" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_aqb1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606001116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/mux_gob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606001186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606001186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_aqb1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_aqb1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_aqb1.tdf" "mux2" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_aqb1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606001187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_avalon_PS2_slave_arbitrator wb_NiosProcessor:inst\|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave " "Elaborating entity \"ps2_keyboard_avalon_PS2_slave_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave\"" {  } { { "wb_niosprocessor.vhd" "the_ps2_keyboard_avalon_PS2_slave" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606001198 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(351) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(351): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 351 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1673606001202 "|Lab3|wb_NiosProcessor:inst|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(355) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(355): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 355 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1673606001202 "|Lab3|wb_NiosProcessor:inst|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave"}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_keyboard.vhd 2 1 " "Using design file ps2_keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-europa " "Found design unit 1: ps2_keyboard-europa" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/ps2_keyboard.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606001240 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/ps2_keyboard.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606001240 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606001240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard " "Elaborating entity \"ps2_keyboard\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\"" {  } { { "wb_niosprocessor.vhd" "the_ps2_keyboard" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606001241 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_avalon_ps2.v 1 1 " "Using design file altera_up_avalon_ps2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Avalon_PS2 " "Found entity 1: Altera_UP_Avalon_PS2" {  } { { "altera_up_avalon_ps2.v" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/altera_up_avalon_ps2.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606001282 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606001282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Avalon_PS2 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2 " "Elaborating entity \"Altera_UP_Avalon_PS2\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\"" {  } { { "ps2_keyboard.vhd" "the_Altera_UP_Avalon_PS2" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/ps2_keyboard.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606001283 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_ps2.v 1 1 " "Using design file altera_up_ps2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2 " "Found entity 1: Altera_UP_PS2" {  } { { "altera_up_ps2.v" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/altera_up_ps2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606001333 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606001333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port " "Elaborating entity \"Altera_UP_PS2\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\"" {  } { { "altera_up_avalon_ps2.v" "PS2_Serial_Port" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/altera_up_avalon_ps2.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606001334 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_ps2_data_in.v 1 1 " "Using design file altera_up_ps2_data_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "altera_up_ps2_data_in.v" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/altera_up_ps2_data_in.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606001375 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606001375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "altera_up_ps2.v" "PS2_Data_In" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/altera_up_ps2.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606001376 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_ps2_command_out.v 1 1 " "Using design file altera_up_ps2_command_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "altera_up_ps2_command_out.v" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/altera_up_ps2_command_out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606001418 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606001418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "altera_up_ps2.v" "PS2_Command_Out" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/altera_up_ps2.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606001419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\"" {  } { { "altera_up_avalon_ps2.v" "Incoming_Data_FIFO" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/altera_up_avalon_ps2.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606001613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\"" {  } { { "altera_up_avalon_ps2.v" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/altera_up_avalon_ps2.v" 205 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606001620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO " "Instantiated megafunction \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606001621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606001621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606001621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606001621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606001621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606001621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606001621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606001621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606001621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606001621 ""}  } { { "altera_up_avalon_ps2.v" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/altera_up_avalon_ps2.v" 205 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673606001621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_f041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_f041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_f041 " "Found entity 1: scfifo_f041" {  } { { "db/scfifo_f041.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/scfifo_f041.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606001683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606001683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_f041 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated " "Elaborating entity \"scfifo_f041\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606001683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2o31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_2o31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2o31 " "Found entity 1: a_dpfifo_2o31" {  } { { "db/a_dpfifo_2o31.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/a_dpfifo_2o31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606001717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606001717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2o31 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo " "Elaborating entity \"a_dpfifo_2o31\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\"" {  } { { "db/scfifo_f041.tdf" "dpfifo" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/scfifo_f041.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606001718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7bh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7bh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7bh1 " "Found entity 1: altsyncram_7bh1" {  } { { "db/altsyncram_7bh1.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_7bh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606001796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606001796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7bh1 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|altsyncram_7bh1:FIFOram " "Elaborating entity \"altsyncram_7bh1\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|altsyncram_7bh1:FIFOram\"" {  } { { "db/a_dpfifo_2o31.tdf" "FIFOram" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/a_dpfifo_2o31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606001797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ls8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ls8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ls8 " "Found entity 1: cmpr_ls8" {  } { { "db/cmpr_ls8.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/cmpr_ls8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606001872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606001872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cmpr_ls8:almost_full_comparer " "Elaborating entity \"cmpr_ls8\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cmpr_ls8:almost_full_comparer\"" {  } { { "db/a_dpfifo_2o31.tdf" "almost_full_comparer" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/a_dpfifo_2o31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606001872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cmpr_ls8:three_comparison " "Elaborating entity \"cmpr_ls8\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cmpr_ls8:three_comparison\"" {  } { { "db/a_dpfifo_2o31.tdf" "three_comparison" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/a_dpfifo_2o31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606001880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606001952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606001952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_0ab:rd_ptr_msb " "Elaborating entity \"cntr_0ab\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_0ab:rd_ptr_msb\"" {  } { { "db/a_dpfifo_2o31.tdf" "rd_ptr_msb" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/a_dpfifo_2o31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606001953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_da7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_da7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_da7 " "Found entity 1: cntr_da7" {  } { { "db/cntr_da7.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/cntr_da7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606002025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_da7 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_da7:usedw_counter " "Elaborating entity \"cntr_da7\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_da7:usedw_counter\"" {  } { { "db/a_dpfifo_2o31.tdf" "usedw_counter" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/a_dpfifo_2o31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606002025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ab " "Found entity 1: cntr_1ab" {  } { { "db/cntr_1ab.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/cntr_1ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606002099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ab wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr " "Elaborating entity \"cntr_1ab\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\"" {  } { { "db/a_dpfifo_2o31.tdf" "wr_ptr" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/a_dpfifo_2o31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606002099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_timer_s1_arbitrator wb_NiosProcessor:inst\|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1 " "Elaborating entity \"sys_clk_timer_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1\"" {  } { { "wb_niosprocessor.vhd" "the_sys_clk_timer_s1" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606002108 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_sys_clk_timer_s1 wb_niosprocessor.vhd(2559) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(2559): used implicit default value for signal \"cpu_data_master_read_data_valid_sys_clk_timer_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 2559 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673606002109 "|Lab3|wb_NiosProcessor:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(351) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(351): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 351 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1673606002112 "|Lab3|wb_NiosProcessor:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(355) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(355): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 355 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1673606002112 "|Lab3|wb_NiosProcessor:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "sys_clk_timer.vhd 2 1 " "Using design file sys_clk_timer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sys_clk_timer-europa " "Found design unit 1: sys_clk_timer-europa" {  } { { "sys_clk_timer.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/sys_clk_timer.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002150 ""} { "Info" "ISGN_ENTITY_NAME" "1 sys_clk_timer " "Found entity 1: sys_clk_timer" {  } { { "sys_clk_timer.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/sys_clk_timer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002150 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606002150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_timer wb_NiosProcessor:inst\|sys_clk_timer:the_sys_clk_timer " "Elaborating entity \"sys_clk_timer\" for hierarchy \"wb_NiosProcessor:inst\|sys_clk_timer:the_sys_clk_timer\"" {  } { { "wb_niosprocessor.vhd" "the_sys_clk_timer" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606002151 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(351) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(351): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 351 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1673606002153 "|Lab3|wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(355) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(355): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 355 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1673606002153 "|Lab3|wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator wb_NiosProcessor:inst\|sysid_control_slave_arbitrator:the_sysid_control_slave " "Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "wb_niosprocessor.vhd" "the_sysid_control_slave" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606002174 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_sysid_control_slave wb_niosprocessor.vhd(2801) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(2801): used implicit default value for signal \"cpu_data_master_read_data_valid_sysid_control_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 2801 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673606002174 "|Lab3|wb_NiosProcessor:inst|sysid_control_slave_arbitrator:the_sysid_control_slave"}
{ "Warning" "WSGN_SEARCH_FILE" "sysid.vhd 2 1 " "Using design file sysid.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sysid-europa " "Found design unit 1: sysid-europa" {  } { { "sysid.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/sysid.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002214 ""} { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Found entity 1: sysid" {  } { { "sysid.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/sysid.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002214 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606002214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid wb_NiosProcessor:inst\|sysid:the_sysid " "Elaborating entity \"sysid\" for hierarchy \"wb_NiosProcessor:inst\|sysid:the_sysid\"" {  } { { "wb_niosprocessor.vhd" "the_sysid" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606002214 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_clkgenerator.bdf 1 1 " "Using design file wb_clkgenerator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_clkGenerator " "Found entity 1: wb_clkGenerator" {  } { { "wb_clkgenerator.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_clkgenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002252 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606002252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_clkGenerator wb_clkGenerator:inst4 " "Elaborating entity \"wb_clkGenerator\" for hierarchy \"wb_clkGenerator:inst4\"" {  } { { "Lab3.bdf" "inst4" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { -224 688 1008 -128 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606002252 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_clkgeneratorpll.vhd 2 1 " "Using design file wb_clkgeneratorpll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_clkgeneratorpll-SYN " "Found design unit 1: wb_clkgeneratorpll-SYN" {  } { { "wb_clkgeneratorpll.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_clkgeneratorpll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002290 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_clkGeneratorPLL " "Found entity 1: wb_clkGeneratorPLL" {  } { { "wb_clkgeneratorpll.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_clkgeneratorpll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002290 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606002290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_clkGeneratorPLL wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1 " "Elaborating entity \"wb_clkGeneratorPLL\" for hierarchy \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\"" {  } { { "wb_clkgenerator.bdf" "inst1" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_clkgenerator.bdf" { { 136 1752 2056 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606002291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\"" {  } { { "wb_clkgeneratorpll.vhd" "altpll_component" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_clkgeneratorpll.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606002373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\"" {  } { { "wb_clkgeneratorpll.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_clkgeneratorpll.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606002408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component " "Instantiated megafunction \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 500000 " "Parameter \"clk0_divide_by\" = \"500000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 112829 " "Parameter \"clk0_multiply_by\" = \"112829\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_counter 50000 " "Parameter \"gate_lock_counter\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal YES " "Parameter \"gate_lock_signal\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=wb_clkGeneratorPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=wb_clkGeneratorPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002408 ""}  } { { "wb_clkgeneratorpll.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_clkgeneratorpll.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673606002408 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_oneshotdowncounter.vhd 2 1 " "Using design file wb_block_oneshotdowncounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_block_oneShotDownCounter-behavior " "Found design unit 1: wb_block_oneShotDownCounter-behavior" {  } { { "wb_block_oneshotdowncounter.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_block_oneshotdowncounter.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002441 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_block_oneShotDownCounter " "Found entity 1: wb_block_oneShotDownCounter" {  } { { "wb_block_oneshotdowncounter.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_block_oneshotdowncounter.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002441 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606002441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_oneShotDownCounter wb_clkGenerator:inst4\|wb_block_oneShotDownCounter:inst2 " "Elaborating entity \"wb_block_oneShotDownCounter\" for hierarchy \"wb_clkGenerator:inst4\|wb_block_oneShotDownCounter:inst2\"" {  } { { "wb_clkgenerator.bdf" "inst2" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_clkgenerator.bdf" { { 168 2440 2592 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606002441 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audio_advinterface.bdf 1 1 " "Using design file wb_audio_advinterface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audio_AdvInterface " "Found entity 1: wb_audio_AdvInterface" {  } { { "wb_audio_advinterface.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audio_advinterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002479 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606002479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audio_AdvInterface wb_audio_AdvInterface:inst5 " "Elaborating entity \"wb_audio_AdvInterface\" for hierarchy \"wb_audio_AdvInterface:inst5\"" {  } { { "Lab3.bdf" "inst5" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { -224 1128 1424 296 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606002479 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audio_basicinterface.bdf 1 1 " "Using design file wb_audio_basicinterface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audio_BasicInterface " "Found entity 1: wb_audio_BasicInterface" {  } { { "wb_audio_basicinterface.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audio_basicinterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002518 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606002518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audio_BasicInterface wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7 " "Elaborating entity \"wb_audio_BasicInterface\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\"" {  } { { "wb_audio_advinterface.bdf" "inst7" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audio_advinterface.bdf" { { 288 1280 1648 680 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606002519 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiostream_interface.bdf 1 1 " "Using design file wb_audiostream_interface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audioStream_Interface " "Found entity 1: wb_audioStream_Interface" {  } { { "wb_audiostream_interface.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiostream_interface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002554 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606002554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioStream_Interface wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2 " "Elaborating entity \"wb_audioStream_Interface\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\"" {  } { { "wb_audio_basicinterface.bdf" "inst2" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audio_basicinterface.bdf" { { 432 800 1144 592 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606002555 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_serdes.vhd 2 1 " "Using design file wb_block_serdes.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_block_serDes-behavior " "Found design unit 1: wb_block_serDes-behavior" {  } { { "wb_block_serdes.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_block_serdes.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002594 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_block_serDes " "Found entity 1: wb_block_serDes" {  } { { "wb_block_serdes.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_block_serdes.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002594 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606002594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_serDes wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_serDes:inst9 " "Elaborating entity \"wb_block_serDes\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_serDes:inst9\"" {  } { { "wb_audiostream_interface.bdf" "inst9" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiostream_interface.bdf" { { -392 1216 1424 -232 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606002595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_oneShotDownCounter wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10 " "Elaborating entity \"wb_block_oneShotDownCounter\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\"" {  } { { "wb_audiostream_interface.bdf" "inst10" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiostream_interface.bdf" { { -168 1216 1368 -40 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606002606 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_constanttobusbinary.vhd 2 1 " "Using design file wb_block_constanttobusbinary.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_block_constantToBusBinary-behavior " "Found design unit 1: wb_block_constantToBusBinary-behavior" {  } { { "wb_block_constanttobusbinary.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_block_constanttobusbinary.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002641 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_block_constantToBusBinary " "Found entity 1: wb_block_constantToBusBinary" {  } { { "wb_block_constanttobusbinary.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_block_constanttobusbinary.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002641 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606002641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_constantToBusBinary:inst " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_constantToBusBinary:inst\"" {  } { { "wb_audiostream_interface.bdf" "inst" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiostream_interface.bdf" { { -104 936 1064 -40 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606002642 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiostream_stereotomono.bdf 1 1 " "Using design file wb_audiostream_stereotomono.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audioStream_stereoToMono " "Found entity 1: wb_audioStream_stereoToMono" {  } { { "wb_audiostream_stereotomono.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiostream_stereotomono.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002676 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606002676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioStream_stereoToMono wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4 " "Elaborating entity \"wb_audioStream_stereoToMono\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\"" {  } { { "wb_audiostream_interface.bdf" "inst4" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiostream_interface.bdf" { { -320 1656 1888 -224 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606002677 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiostream_channeladder.vhd 2 1 " "Using design file wb_audiostream_channeladder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audiostream_channeladder-SYN " "Found design unit 1: wb_audiostream_channeladder-SYN" {  } { { "wb_audiostream_channeladder.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiostream_channeladder.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002712 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioStream_channelAdder " "Found entity 1: wb_audioStream_channelAdder" {  } { { "wb_audiostream_channeladder.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiostream_channeladder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002712 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606002712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioStream_channelAdder wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1 " "Elaborating entity \"wb_audioStream_channelAdder\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\"" {  } { { "wb_audiostream_stereotomono.bdf" "inst1" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiostream_stereotomono.bdf" { { 296 752 944 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606002713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "wb_audiostream_channeladder.vhd" "lpm_add_sub_component" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiostream_channeladder.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606002778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "wb_audiostream_channeladder.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiostream_channeladder.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606002788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO,CBX_MODULE_PREFIX=wb_audioStream_channelAdder " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO,CBX_MODULE_PREFIX=wb_audioStream_channelAdder\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606002788 ""}  } { { "wb_audiostream_channeladder.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiostream_channeladder.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673606002788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/wb_audiostream_channeladder_add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file db/wb_audiostream_channeladder_add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audioStream_channelAdder_add_sub " "Found entity 1: wb_audioStream_channelAdder_add_sub" {  } { { "db/wb_audiostream_channeladder_add_sub.v" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/wb_audiostream_channeladder_add_sub.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606002859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioStream_channelAdder_add_sub wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component\|wb_audioStream_channelAdder_add_sub:auto_generated " "Elaborating entity \"wb_audioStream_channelAdder_add_sub\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component\|wb_audioStream_channelAdder_add_sub:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606002860 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiocfg_cfgctrl.bdf 1 1 " "Using design file wb_audiocfg_cfgctrl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_CFGctrl " "Found entity 1: wb_audioCFG_CFGctrl" {  } { { "wb_audiocfg_cfgctrl.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_cfgctrl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002901 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606002901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_CFGctrl wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1 " "Elaborating entity \"wb_audioCFG_CFGctrl\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\"" {  } { { "wb_audio_basicinterface.bdf" "inst1" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audio_basicinterface.bdf" { { 216 800 1104 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606002902 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiocfg_cfgctrlupdatesm.vhd 2 1 " "Using design file wb_audiocfg_cfgctrlupdatesm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audioCFG_CFGctrlUpdateSM-behavior " "Found design unit 1: wb_audioCFG_CFGctrlUpdateSM-behavior" {  } { { "wb_audiocfg_cfgctrlupdatesm.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_cfgctrlupdatesm.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002942 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_CFGctrlUpdateSM " "Found entity 1: wb_audioCFG_CFGctrlUpdateSM" {  } { { "wb_audiocfg_cfgctrlupdatesm.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_cfgctrlupdatesm.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002942 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606002942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_CFGctrlUpdateSM wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25 " "Elaborating entity \"wb_audioCFG_CFGctrlUpdateSM\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\"" {  } { { "wb_audiocfg_cfgctrl.bdf" "inst25" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_cfgctrl.bdf" { { -328 -528 -264 -168 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606002943 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiocfg_twowiremaster.vhd 2 1 " "Using design file wb_audiocfg_twowiremaster.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audioCFG_twoWireMaster-behavior " "Found design unit 1: wb_audioCFG_twoWireMaster-behavior" {  } { { "wb_audiocfg_twowiremaster.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_twowiremaster.vhd" 134 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002984 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_twoWireMaster " "Found entity 1: wb_audioCFG_twoWireMaster" {  } { { "wb_audiocfg_twowiremaster.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_twowiremaster.vhd" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606002984 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606002984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_twoWireMaster wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8 " "Elaborating entity \"wb_audioCFG_twoWireMaster\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\"" {  } { { "wb_audiocfg_cfgctrl.bdf" "inst8" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_cfgctrl.bdf" { { -64 1472 1656 64 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606002985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_serDes wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|wb_block_serDes:comp_serDes " "Elaborating entity \"wb_block_serDes\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|wb_block_serDes:comp_serDes\"" {  } { { "wb_audiocfg_twowiremaster.vhd" "comp_serDes" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_twowiremaster.vhd" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst " "Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst\"" {  } { { "wb_audiocfg_cfgctrl.bdf" "inst" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_cfgctrl.bdf" { { -24 1224 1336 64 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst\"" {  } { { "wb_audiocfg_cfgctrl.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_cfgctrl.bdf" { { -24 1224 1336 64 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst " "Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606003056 ""}  } { { "wb_audiocfg_cfgctrl.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_cfgctrl.bdf" { { -24 1224 1336 64 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673606003056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003103 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst\|lpm_mux:\$00000 wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst\|lpm_mux:\$00000\", which is child of megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "wb_audiocfg_cfgctrl.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_cfgctrl.bdf" { { -24 1224 1336 64 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_erc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_erc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_erc " "Found entity 1: mux_erc" {  } { { "db/mux_erc.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/mux_erc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606003178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606003178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_erc wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst\|lpm_mux:\$00000\|mux_erc:auto_generated " "Elaborating entity \"mux_erc\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst\|lpm_mux:\$00000\|mux_erc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3 " "Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3\"" {  } { { "wb_audiocfg_cfgctrl.bdf" "inst3" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_cfgctrl.bdf" { { -16 728 840 72 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3\"" {  } { { "wb_audiocfg_cfgctrl.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_cfgctrl.bdf" { { -16 728 840 72 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3 " "Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606003195 ""}  } { { "wb_audiocfg_cfgctrl.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_cfgctrl.bdf" { { -16 728 840 72 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673606003195 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiocfg_cfgctrlregisterbank.vhd 2 1 " "Using design file wb_audiocfg_cfgctrlregisterbank.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audioCFG_CFGctrlRegisterBank-behavior " "Found design unit 1: wb_audioCFG_CFGctrlRegisterBank-behavior" {  } { { "wb_audiocfg_cfgctrlregisterbank.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_cfgctrlregisterbank.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606003241 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_CFGctrlRegisterBank " "Found entity 1: wb_audioCFG_CFGctrlRegisterBank" {  } { { "wb_audiocfg_cfgctrlregisterbank.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_cfgctrlregisterbank.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606003241 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606003241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_CFGctrlRegisterBank wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26 " "Elaborating entity \"wb_audioCFG_CFGctrlRegisterBank\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\"" {  } { { "wb_audiocfg_cfgctrl.bdf" "inst26" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_cfgctrl.bdf" { { -24 -32 312 136 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003242 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "wb_audiocfg_cfgctrlregisterbank.vhd(45) " "VHDL warning at wb_audiocfg_cfgctrlregisterbank.vhd(45): ignored assignment of value to null range" {  } { { "wb_audiocfg_cfgctrlregisterbank.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_cfgctrlregisterbank.vhd" 45 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1673606003243 "|Lab3|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_block_constantToBusBinary:inst24 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_block_constantToBusBinary:inst24\"" {  } { { "wb_audiocfg_cfgctrl.bdf" "inst24" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_cfgctrl.bdf" { { -88 1000 1128 -24 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003261 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiocfg_autoconfigonreset.vhd 2 1 " "Using design file wb_audiocfg_autoconfigonreset.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audioCFG_autoConfigOnReset-behavior " "Found design unit 1: wb_audioCFG_autoConfigOnReset-behavior" {  } { { "wb_audiocfg_autoconfigonreset.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_autoconfigonreset.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606003299 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_autoConfigOnReset " "Found entity 1: wb_audioCFG_autoConfigOnReset" {  } { { "wb_audiocfg_autoconfigonreset.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_autoconfigonreset.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606003299 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606003299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_autoConfigOnReset wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst " "Elaborating entity \"wb_audioCFG_autoConfigOnReset\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\"" {  } { { "wb_audio_advinterface.bdf" "inst" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audio_advinterface.bdf" { { 112 888 1080 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003299 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiocfg_autoupdate.bdf 1 1 " "Using design file wb_audiocfg_autoupdate.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_autoUpdate " "Found entity 1: wb_audioCFG_autoUpdate" {  } { { "wb_audiocfg_autoupdate.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_autoupdate.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606003336 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606003336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_autoUpdate wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8 " "Elaborating entity \"wb_audioCFG_autoUpdate\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\"" {  } { { "wb_audio_advinterface.bdf" "inst8" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audio_advinterface.bdf" { { 512 744 1064 736 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003337 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiocfg_autoupdatesm.vhd 2 1 " "Using design file wb_audiocfg_autoupdatesm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audioCFG_autoUpdateSM-behavior " "Found design unit 1: wb_audioCFG_autoUpdateSM-behavior" {  } { { "wb_audiocfg_autoupdatesm.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_autoupdatesm.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606003377 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_autoUpdateSM " "Found entity 1: wb_audioCFG_autoUpdateSM" {  } { { "wb_audiocfg_autoupdatesm.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_autoupdatesm.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606003377 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606003377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_autoUpdateSM wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27 " "Elaborating entity \"wb_audioCFG_autoUpdateSM\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst27" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_autoupdate.bdf" { { 1888 1792 2040 2016 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003378 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_busequal.bdf 1 1 " "Using design file wb_block_busequal.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_block_busEqual " "Found entity 1: wb_block_busEqual" {  } { { "wb_block_busequal.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_block_busequal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606003415 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606003415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_busEqual wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busEqual:inst25 " "Elaborating entity \"wb_block_busEqual\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busEqual:inst25\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst25" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_autoupdate.bdf" { { 1616 1424 1576 1696 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003416 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_2-1mux.bdf 1 1 " "Using design file wb_block_2-1mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_block_2-1mux " "Found entity 1: wb_block_2-1mux" {  } { { "wb_block_2-1mux.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_block_2-1mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606003450 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606003450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_2-1mux wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_2-1mux:inst14 " "Elaborating entity \"wb_block_2-1mux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_2-1mux:inst14\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst14" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_autoupdate.bdf" { { 392 2496 2592 488 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003451 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_busmux_8-1.bdf 1 1 " "Using design file wb_block_busmux_8-1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_block_busMux_8-1 " "Found entity 1: wb_block_busMux_8-1" {  } { { "wb_block_busmux_8-1.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_block_busmux_8-1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606003494 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606003494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_busMux_8-1 wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13 " "Elaborating entity \"wb_block_busMux_8-1\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst13" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_autoupdate.bdf" { { 736 2272 2536 928 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6 " "Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\"" {  } { { "wb_block_busmux_8-1.bdf" "inst6" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_block_busmux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\"" {  } { { "wb_block_busmux_8-1.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_block_busmux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6 " "Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606003511 ""}  } { { "wb_block_busmux_8-1.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_block_busmux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673606003511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003515 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\|lpm_mux:\$00000 wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\|lpm_mux:\$00000\", which is child of megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "wb_block_busmux_8-1.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_block_busmux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/mux_arc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606003586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606003586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst1 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst1\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst1" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_autoupdate.bdf" { { 528 1744 1872 592 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst2 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst2\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst2" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_autoupdate.bdf" { { 592 1744 1872 656 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst3 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst3\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst3" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_autoupdate.bdf" { { 656 1744 1872 720 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst5 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst5\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst5" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_autoupdate.bdf" { { 720 1744 1872 784 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst6 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst6\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst6" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_autoupdate.bdf" { { 784 1744 1872 848 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_busMux_8-1 wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12 " "Elaborating entity \"wb_block_busMux_8-1\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst12" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_autoupdate.bdf" { { 1104 2272 2536 1296 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6 " "Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\"" {  } { { "wb_block_busmux_8-1.bdf" "inst6" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_block_busmux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\"" {  } { { "wb_block_busmux_8-1.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_block_busmux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6 " "Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606003679 ""}  } { { "wb_block_busmux_8-1.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_block_busmux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673606003679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003682 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\|lpm_mux:\$00000 wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\|lpm_mux:\$00000\", which is child of megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "wb_block_busmux_8-1.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_block_busmux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_frc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_frc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_frc " "Found entity 1: mux_frc" {  } { { "db/mux_frc.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/mux_frc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606003756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606003756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_frc wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_frc:auto_generated " "Elaborating entity \"mux_frc\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_frc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19 " "Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst19" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_autoupdate.bdf" { { 1160 1656 1768 1248 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\"" {  } { { "wb_audiocfg_autoupdate.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_autoupdate.bdf" { { 1160 1656 1768 1248 "inst19" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19 " "Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606003813 ""}  } { { "wb_audiocfg_autoupdate.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_autoupdate.bdf" { { 1160 1656 1768 1248 "inst19" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673606003813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003816 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\|lpm_mux:\$00000 wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\|lpm_mux:\$00000\", which is child of megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "wb_audiocfg_autoupdate.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_autoupdate.bdf" { { 1160 1656 1768 1248 "inst19" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_brc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_brc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_brc " "Found entity 1: mux_brc" {  } { { "db/mux_brc.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/mux_brc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606003893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606003893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_brc wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\|lpm_mux:\$00000\|mux_brc:auto_generated " "Elaborating entity \"mux_brc\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\|lpm_mux:\$00000\|mux_brc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst9 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst9\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst9" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_autoupdate.bdf" { { 1160 1440 1568 1224 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst10 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst10\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst10" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_autoupdate.bdf" { { 1240 1440 1568 1304 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst11 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst11\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst11" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_autoupdate.bdf" { { 1632 1936 2064 1696 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003916 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audio_bypassmux.bdf 1 1 " "Using design file wb_audio_bypassmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audio_bypassMux " "Found entity 1: wb_audio_bypassMux" {  } { { "wb_audio_bypassmux.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audio_bypassmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606003958 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606003958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audio_bypassMux wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4 " "Elaborating entity \"wb_audio_bypassMux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\"" {  } { { "wb_audio_advinterface.bdf" "inst4" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audio_advinterface.bdf" { { 824 808 1064 984 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10 " "Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\"" {  } { { "wb_audio_bypassmux.bdf" "inst10" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audio_bypassmux.bdf" { { 136 272 384 224 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\"" {  } { { "wb_audio_bypassmux.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audio_bypassmux.bdf" { { 136 272 384 224 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10 " "Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606003976 ""}  } { { "wb_audio_bypassmux.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audio_bypassmux.bdf" { { 136 272 384 224 "inst10" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673606003976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003980 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\|lpm_mux:\$00000 wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\|lpm_mux:\$00000\", which is child of megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "wb_audio_bypassmux.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audio_bypassmux.bdf" { { 136 272 384 224 "inst10" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606003990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/mux_7rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606004072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606004072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606004072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9 " "Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\"" {  } { { "wb_audio_bypassmux.bdf" "inst9" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audio_bypassmux.bdf" { { 256 264 376 344 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606004081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\"" {  } { { "wb_audio_bypassmux.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audio_bypassmux.bdf" { { 256 264 376 344 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606004088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9 " "Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606004088 ""}  } { { "wb_audio_bypassmux.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audio_bypassmux.bdf" { { 256 264 376 344 "inst9" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673606004088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606004092 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\|lpm_mux:\$00000 wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\|lpm_mux:\$00000\", which is child of megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "wb_audio_bypassmux.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audio_bypassmux.bdf" { { 256 264 376 344 "inst9" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606004102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606004175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606004175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\|lpm_mux:\$00000\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\|lpm_mux:\$00000\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606004176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StudentDesign StudentDesign:inst1 " "Elaborating entity \"StudentDesign\" for hierarchy \"StudentDesign:inst1\"" {  } { { "Lab3.bdf" "inst1" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 648 968 1176 808 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606004187 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "RESULT_B\[15..0\] " "Pin \"RESULT_B\[15..0\]\" is missing source" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/StudentDesign.bdf" { { 264 936 1112 280 "RESULT_B\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1673606004188 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "STATUS\[7..0\] " "Pin \"STATUS\[7..0\]\" is missing source" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/StudentDesign.bdf" { { 288 936 1112 304 "STATUS\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1673606004188 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "B " "Pin \"B\" not connected" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/StudentDesign.bdf" { { 240 88 256 256 "B\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1673606004189 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "D " "Pin \"D\" not connected" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/StudentDesign.bdf" { { 216 88 256 232 "D\[7..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1673606004189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fact StudentDesign:inst1\|fact:inst5 " "Elaborating entity \"fact\" for hierarchy \"StudentDesign:inst1\|fact:inst5\"" {  } { { "StudentDesign.bdf" "inst5" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/StudentDesign.bdf" { { 64 624 864 224 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606004196 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ENFACT " "Pin \"ENFACT\" not connected" {  } { { "fact.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/fact.bdf" { { 472 200 368 488 "ENFACT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1673606004198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "factSTM StudentDesign:inst1\|fact:inst5\|factSTM:inst1 " "Elaborating entity \"factSTM\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|factSTM:inst1\"" {  } { { "fact.bdf" "inst1" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/fact.bdf" { { 312 800 1000 440 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606004204 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_factorfinder.bdf 1 1 " "Using design file wb_acomp_factorfinder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_factorFinder " "Found entity 1: wb_aComp_factorFinder" {  } { { "wb_acomp_factorfinder.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_factorfinder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606004243 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606004243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_factorFinder StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6 " "Elaborating entity \"wb_aComp_factorFinder\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\"" {  } { { "fact.bdf" "inst6" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/fact.bdf" { { 136 808 1016 248 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606004244 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_factcount.vhd 2 1 " "Using design file wb_acomp_factcount.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_factcount-SYN " "Found design unit 1: wb_acomp_factcount-SYN" {  } { { "wb_acomp_factcount.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_factcount.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606004286 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_factCount " "Found entity 1: wb_aComp_factCount" {  } { { "wb_acomp_factcount.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_factcount.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606004286 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606004286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_factCount StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7 " "Elaborating entity \"wb_aComp_factCount\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\"" {  } { { "wb_acomp_factorfinder.bdf" "inst7" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_factorfinder.bdf" { { 272 -368 -224 400 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606004287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component\"" {  } { { "wb_acomp_factcount.vhd" "lpm_counter_component" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_factcount.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606004368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component\"" {  } { { "wb_acomp_factcount.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_factcount.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606004386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606004386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606004386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606004386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606004386 ""}  } { { "wb_acomp_factcount.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_factcount.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673606004386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lhj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lhj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lhj " "Found entity 1: cntr_lhj" {  } { { "db/cntr_lhj.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/cntr_lhj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606004459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606004459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lhj StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component\|cntr_lhj:auto_generated " "Elaborating entity \"cntr_lhj\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component\|cntr_lhj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606004459 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_binsearchreg.bdf 1 1 " "Using design file wb_acomp_binsearchreg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_binSearchReg " "Found entity 1: wb_aComp_binSearchReg" {  } { { "wb_acomp_binsearchreg.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_binsearchreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606004505 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606004505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_binSearchReg StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_binSearchReg:inst2 " "Elaborating entity \"wb_aComp_binSearchReg\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_binSearchReg:inst2\"" {  } { { "wb_acomp_factorfinder.bdf" "inst2" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_factorfinder.bdf" { { 208 208 408 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606004505 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_decoder.vhd 2 1 " "Using design file wb_block_decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_block_decoder-behavior " "Found design unit 1: wb_block_decoder-behavior" {  } { { "wb_block_decoder.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_block_decoder.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606004547 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_block_decoder " "Found entity 1: wb_block_decoder" {  } { { "wb_block_decoder.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_block_decoder.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606004547 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606004547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_decoder StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_binSearchReg:inst2\|wb_block_decoder:inst2 " "Elaborating entity \"wb_block_decoder\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_binSearchReg:inst2\|wb_block_decoder:inst2\"" {  } { { "wb_acomp_binsearchreg.bdf" "inst2" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_binsearchreg.bdf" { { 352 320 520 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606004548 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_factcompare.vhd 2 1 " "Using design file wb_acomp_factcompare.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_factcompare-SYN " "Found design unit 1: wb_acomp_factcompare-SYN" {  } { { "wb_acomp_factcompare.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_factcompare.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606004588 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_factCompare " "Found entity 1: wb_aComp_factCompare" {  } { { "wb_acomp_factcompare.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_factcompare.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606004588 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606004588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_factCompare StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1 " "Elaborating entity \"wb_aComp_factCompare\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\"" {  } { { "wb_acomp_factorfinder.bdf" "inst1" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_factorfinder.bdf" { { 232 920 1072 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606004589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component " "Elaborating entity \"lpm_compare\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component\"" {  } { { "wb_acomp_factcompare.vhd" "lpm_compare_component" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_factcompare.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606004649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component\"" {  } { { "wb_acomp_factcompare.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_factcompare.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606004661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component " "Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606004661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606004661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606004661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606004661 ""}  } { { "wb_acomp_factcompare.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_factcompare.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673606004661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgj " "Found entity 1: cmpr_vgj" {  } { { "db/cmpr_vgj.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/cmpr_vgj.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606004729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606004729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vgj StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component\|cmpr_vgj:auto_generated " "Elaborating entity \"cmpr_vgj\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component\|cmpr_vgj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606004730 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_factormult.vhd 2 1 " "Using design file wb_acomp_factormult.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_factormult-SYN " "Found design unit 1: wb_acomp_factormult-SYN" {  } { { "wb_acomp_factormult.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_factormult.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606004769 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_factorMult " "Found entity 1: wb_aComp_factorMult" {  } { { "wb_acomp_factormult.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_factormult.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606004769 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606004769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_factorMult StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst " "Elaborating entity \"wb_aComp_factorMult\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\"" {  } { { "wb_acomp_factorfinder.bdf" "inst" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_factorfinder.bdf" { { 224 736 904 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606004770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component\"" {  } { { "wb_acomp_factormult.vhd" "lpm_mult_component" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_factormult.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606004837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component\"" {  } { { "wb_acomp_factormult.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_factormult.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606004848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606004848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606004848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606004848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606004848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606004848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606004848 ""}  } { { "wb_acomp_factormult.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_factormult.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673606004848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ofn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ofn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ofn " "Found entity 1: mult_ofn" {  } { { "db/mult_ofn.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/mult_ofn.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606004915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606004915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ofn StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component\|mult_ofn:auto_generated " "Elaborating entity \"mult_ofn\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component\|mult_ofn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606004916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_envShape StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8 " "Elaborating entity \"wb_aComp_envShape\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\"" {  } { { "fact.bdf" "inst8" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/fact.bdf" { { 136 456 720 264 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606004926 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2-1-mux.bdf 1 1 " "Using design file 2-1-mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2-1-mux " "Found entity 1: 2-1-mux" {  } { { "2-1-mux.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/2-1-mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606004969 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606004969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2-1-mux StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|2-1-mux:inst9 " "Elaborating entity \"2-1-mux\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|2-1-mux:inst9\"" {  } { { "wb_aComp_envShape.bdf" "inst9" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_aComp_envShape.bdf" { { 456 1320 1624 552 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606004969 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_envcomp.vhd 2 1 " "Using design file wb_acomp_envcomp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_envcomp-SYN " "Found design unit 1: wb_acomp_envcomp-SYN" {  } { { "wb_acomp_envcomp.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_envcomp.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606005009 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_envComp " "Found entity 1: wb_aComp_envComp" {  } { { "wb_acomp_envcomp.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_envcomp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606005009 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606005009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_envComp StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst " "Elaborating entity \"wb_aComp_envComp\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\"" {  } { { "wb_aComp_envShape.bdf" "inst" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_aComp_envShape.bdf" { { 328 1424 1552 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606005010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component " "Elaborating entity \"lpm_compare\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component\"" {  } { { "wb_acomp_envcomp.vhd" "lpm_compare_component" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_envcomp.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606005034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component\"" {  } { { "wb_acomp_envcomp.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_envcomp.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606005045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component " "Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606005045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606005045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606005045 ""}  } { { "wb_acomp_envcomp.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_envcomp.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673606005045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ing.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ing.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ing " "Found entity 1: cmpr_ing" {  } { { "db/cmpr_ing.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/cmpr_ing.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606005112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606005112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ing StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component\|cmpr_ing:auto_generated " "Elaborating entity \"cmpr_ing\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component\|cmpr_ing:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606005113 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_valuereducer.bdf 1 1 " "Using design file wb_acomp_valuereducer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_valueReducer " "Found entity 1: wb_aComp_valueReducer" {  } { { "wb_acomp_valuereducer.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_valuereducer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606005148 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606005148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_valueReducer StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1 " "Elaborating entity \"wb_aComp_valueReducer\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\"" {  } { { "wb_aComp_envShape.bdf" "inst1" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_aComp_envShape.bdf" { { 344 1024 1256 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606005149 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "wb_acomp_valuereducer.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_valuereducer.bdf" { { 416 656 656 456 "" "" } { 400 584 664 416 "multOut\[39..0\]" "" } { 400 656 736 416 "multOut\[39..8\]" "" } { 440 656 784 456 "mult_out\[7..0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1673606005151 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_envshapesub.vhd 2 1 " "Using design file wb_acomp_envshapesub.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_envshapesub-SYN " "Found design unit 1: wb_acomp_envshapesub-SYN" {  } { { "wb_acomp_envshapesub.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_envshapesub.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606005188 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_envShapeSub " "Found entity 1: wb_aComp_envShapeSub" {  } { { "wb_acomp_envshapesub.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_envshapesub.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606005188 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606005188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_envShapeSub StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7 " "Elaborating entity \"wb_aComp_envShapeSub\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\"" {  } { { "wb_acomp_valuereducer.bdf" "inst7" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_valuereducer.bdf" { { 408 928 1088 520 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606005189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "wb_acomp_envshapesub.vhd" "lpm_add_sub_component" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_envshapesub.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606005215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "wb_acomp_envshapesub.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_envshapesub.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606005225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606005225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606005225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606005225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606005225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606005225 ""}  } { { "wb_acomp_envshapesub.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_envshapesub.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673606005225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6ai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6ai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6ai " "Found entity 1: add_sub_6ai" {  } { { "db/add_sub_6ai.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/add_sub_6ai.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606005295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606005295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6ai StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_6ai:auto_generated " "Elaborating entity \"add_sub_6ai\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_6ai:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606005295 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_envshapemult.vhd 2 1 " "Using design file wb_acomp_envshapemult.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_envshapemult-SYN " "Found design unit 1: wb_acomp_envshapemult-SYN" {  } { { "wb_acomp_envshapemult.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_envshapemult.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606005332 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_envShapeMult " "Found entity 1: wb_aComp_envShapeMult" {  } { { "wb_acomp_envshapemult.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_envshapemult.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606005332 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606005332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_envShapeMult StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6 " "Elaborating entity \"wb_aComp_envShapeMult\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\"" {  } { { "wb_acomp_valuereducer.bdf" "inst6" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_valuereducer.bdf" { { 360 416 584 456 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606005333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\"" {  } { { "wb_acomp_envshapemult.vhd" "lpm_mult_component" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_envshapemult.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606005357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\"" {  } { { "wb_acomp_envshapemult.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_envshapemult.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606005368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606005368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606005368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606005368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606005368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606005368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 40 " "Parameter \"lpm_widthp\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606005368 ""}  } { { "wb_acomp_envshapemult.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_envshapemult.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673606005368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_mfn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_mfn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mfn " "Found entity 1: mult_mfn" {  } { { "db/mult_mfn.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/mult_mfn.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606005437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606005437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_mfn StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_mfn:auto_generated " "Elaborating entity \"mult_mfn\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_mfn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606005438 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode0.vhd 2 1 " "Using design file lpm_decode0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/lpm_decode0.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606005478 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606005478 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606005478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst " "Elaborating entity \"lpm_decode0\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\"" {  } { { "wb_acomp_valuereducer.bdf" "inst" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_acomp_valuereducer.bdf" { { 104 136 264 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606005479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component " "Elaborating entity \"lpm_decode\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.vhd" "lpm_decode_component" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/lpm_decode0.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606005539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/lpm_decode0.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606005548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component " "Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606005548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606005548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673606005548 ""}  } { { "lpm_decode0.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/lpm_decode0.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673606005548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ucf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ucf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ucf " "Found entity 1: decode_ucf" {  } { { "db/decode_ucf.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/decode_ucf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606005619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606005619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ucf StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_ucf:auto_generated " "Elaborating entity \"decode_ucf\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_ucf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606005619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edgeDetector StudentDesign:inst1\|fact:inst5\|edgeDetector:inst " "Elaborating entity \"edgeDetector\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|edgeDetector:inst\"" {  } { { "fact.bdf" "inst" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/fact.bdf" { { 328 456 608 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606005630 ""}
{ "Warning" "WSGN_SEARCH_FILE" "abslt.bdf 1 1 " "Using design file abslt.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ABSLT " "Found entity 1: ABSLT" {  } { { "abslt.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/abslt.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606005665 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606005665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ABSLT StudentDesign:inst1\|ABSLT:inst " "Elaborating entity \"ABSLT\" for hierarchy \"StudentDesign:inst1\|ABSLT:inst\"" {  } { { "StudentDesign.bdf" "inst" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/StudentDesign.bdf" { { 64 360 520 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606005666 ""}
{ "Warning" "WSGN_SEARCH_FILE" "krets_12.bdf 1 1 " "Using design file krets_12.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Krets_12 " "Found entity 1: Krets_12" {  } { { "krets_12.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/krets_12.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606005703 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606005703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Krets_12 StudentDesign:inst1\|ABSLT:inst\|Krets_12:inst " "Elaborating entity \"Krets_12\" for hierarchy \"StudentDesign:inst1\|ABSLT:inst\|Krets_12:inst\"" {  } { { "abslt.bdf" "inst" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/abslt.bdf" { { 64 448 544 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606005703 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_datactrlmux.bdf 1 1 " "Using design file wb_datactrlmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_dataCtrlMux " "Found entity 1: wb_dataCtrlMux" {  } { { "wb_datactrlmux.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_datactrlmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606005743 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673606005743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_dataCtrlMux wb_dataCtrlMux:inst6 " "Elaborating entity \"wb_dataCtrlMux\" for hierarchy \"wb_dataCtrlMux:inst6\"" {  } { { "Lab3.bdf" "inst6" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 632 712 888 888 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606005744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_hexTo7segAll wb_hexTo7segAll:inst2 " "Elaborating entity \"wb_hexTo7segAll\" for hierarchy \"wb_hexTo7segAll:inst2\"" {  } { { "Lab3.bdf" "inst2" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 680 1312 1464 792 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606005774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "wb_hexTo7segOne wb_hexTo7segAll:inst2\|wb_hexTo7segOne:U7seg3 A:behavior " "Elaborating entity \"wb_hexTo7segOne\" using architecture \"A:behavior\" for hierarchy \"wb_hexTo7segAll:inst2\|wb_hexTo7segOne:U7seg3\"" {  } { { "wb_hexTo7segAll.vhd" "U7seg3" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_hexTo7segAll.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606005783 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "usedw Incoming_Data_FIFO 16 8 " "Port \"usedw\" on the entity instantiation of \"Incoming_Data_FIFO\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_up_avalon_ps2.v" "Incoming_Data_FIFO" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/altera_up_avalon_ps2.v" 205 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1673606006168 "|Lab3|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1673606006404 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.01.13.11:33:31 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl " "2023.01.13.11:33:31 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606011248 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606014416 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606014613 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606018260 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606018360 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606018473 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606018598 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606018603 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606018604 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1673606019298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7bb2859b/alt_sld_fab.v" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/ip/sld7bb2859b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606019504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606019504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606019586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606019586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606019588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606019588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606019651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606019651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606019737 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606019737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606019737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673606019804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606019804 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 44 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 282 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 316 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 418 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 656 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 724 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 758 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 792 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 826 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 860 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 894 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 928 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 962 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 1064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 1098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 1132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 1166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 1200 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/altsyncram_0a02.tdf" 1234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606020965 "|Lab3|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1673606020965 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1673606020965 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "61 " "Ignored 61 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "61 " "Ignored 61 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1673606021330 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1673606021330 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "wb_dataCtrlMux:inst6\|busmux:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer wb_dataCtrlMux:inst6\|busmux:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_7rc.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/mux_7rc.tdf" 30 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1673606021932 "|Lab3|wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_7rc:auto_generated|result_node[0]~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|busmux:inst10\|lpm_mux:\$00000\|mux_7rc:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|busmux:inst10\|lpm_mux:\$00000\|mux_7rc:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_7rc.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/mux_7rc.tdf" 30 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1673606021932 "|Lab3|wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_7rc:auto_generated|result_node[0]~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1673606021932 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst14~0 " "Found clock multiplexer StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst14~0" {  } { { "factSTM.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/factSTM.bdf" { { 576 544 608 624 "inst14" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1673606023126 "|Lab3|StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1673606023126 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1673606023766 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 1319 -1 0 } } { "wb_audiocfg_autoconfigonreset.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_autoconfigonreset.vhd" 65 -1 0 } } { "wb_audiocfg_autoconfigonreset.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_autoconfigonreset.vhd" 66 -1 0 } } { "wb_audiocfg_autoconfigonreset.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_autoconfigonreset.vhd" 67 -1 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 5614 -1 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 1064 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 5413 -1 0 } } { "jtag_uart.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/jtag_uart.vhd" 1263 -1 0 } } { "jtag_uart.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/jtag_uart.vhd" 1185 -1 0 } } { "wb_audiocfg_cfgctrlregisterbank.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiocfg_cfgctrlregisterbank.vhd" 157 -1 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 5439 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 909 -1 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 5642 -1 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 7145 -1 0 } } { "cpu.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/cpu.vhd" 5665 -1 0 } } { "sys_clk_timer.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/sys_clk_timer.vhd" 173 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1673606023921 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1673606023921 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 880 1592 1768 896 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 880 1592 1768 896 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 880 1592 1768 896 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 880 1592 1768 896 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 880 1592 1768 896 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 880 1592 1768 896 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 880 1592 1768 896 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 864 1592 1768 880 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 864 1592 1768 880 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 864 1592 1768 880 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 864 1592 1768 880 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 864 1592 1768 880 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 864 1592 1768 880 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 864 1592 1768 880 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 848 1592 1768 864 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 848 1592 1768 864 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 848 1592 1768 864 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 848 1592 1768 864 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 848 1592 1768 864 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 848 1592 1768 864 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 848 1592 1768 864 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 832 1592 1768 848 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 832 1592 1768 848 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 832 1592 1768 848 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 832 1592 1768 848 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 832 1592 1768 848 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 832 1592 1768 848 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 832 1592 1768 848 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 648 1592 1768 664 "LEDG\[7..0\]" "" } { 1000 1592 1768 1016 "LEDG\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 648 1592 1768 664 "LEDG\[7..0\]" "" } { 1000 1592 1768 1016 "LEDG\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 648 1592 1768 664 "LEDG\[7..0\]" "" } { 1000 1592 1768 1016 "LEDG\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 648 1592 1768 664 "LEDG\[7..0\]" "" } { 1000 1592 1768 1016 "LEDG\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 648 1592 1768 664 "LEDG\[7..0\]" "" } { 1000 1592 1768 1016 "LEDG\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 648 1592 1768 664 "LEDG\[7..0\]" "" } { 1000 1592 1768 1016 "LEDG\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 648 1592 1768 664 "LEDG\[7..0\]" "" } { 1000 1592 1768 1016 "LEDG\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 648 1592 1768 664 "LEDG\[7..0\]" "" } { 1000 1592 1768 1016 "LEDG\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 928 1592 1768 944 "LEDR\[7..0\]" "" } { 952 1592 1768 968 "LEDR\[15..8\]" "" } { 976 1592 1768 992 "LEDR\[17..16\]" "" } { 968 1256 1480 985 "LEDR\[17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673606025617 "|Lab3|LEDR[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1673606025617 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606025858 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "80 " "80 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673606028611 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673606030357 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673606030357 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { -80 472 640 -64 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606030879 "|Lab3|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { -80 472 640 -64 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606030879 "|Lab3|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 928 480 648 944 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673606030879 "|Lab3|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1673606030879 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3924 " "Implemented 3924 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673606030879 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673606030879 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "11 " "Implemented 11 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1673606030879 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3551 " "Implemented 3551 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673606030879 ""} { "Info" "ICUT_CUT_TM_RAMS" "231 " "Implemented 231 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1673606030879 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1673606030879 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1673606030879 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673606030879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 186 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 186 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4952 " "Peak virtual memory: 4952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673606030955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 13 11:33:50 2023 " "Processing ended: Fri Jan 13 11:33:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673606030955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673606030955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673606030955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673606030955 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1673606033205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673606033206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 13 11:33:52 2023 " "Processing started: Fri Jan 13 11:33:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673606033206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1673606033206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab3 -c Ver2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab3 -c Ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1673606033206 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1673606033385 ""}
{ "Info" "0" "" "Project  = Lab3" {  } {  } 0 0 "Project  = Lab3" 0 0 "Fitter" 0 0 1673606033386 ""}
{ "Info" "0" "" "Revision = Ver2" {  } {  } 0 0 "Revision = Ver2" 0 0 "Fitter" 0 0 1673606033386 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1673606033540 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Ver2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Ver2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1673606033588 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673606033642 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673606033642 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 44 195 0 0 " "Implementing clock multiplication of 44, clock division of 195, and phase shift of 0 degrees (0 ps) for wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 1659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1673606033724 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 1659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1673606033724 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1673606034049 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1673606034056 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673606034299 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673606034299 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673606034299 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673606034299 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673606034299 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673606034299 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673606034299 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673606034299 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673606034299 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1673606034299 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 12713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673606034315 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 12715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673606034315 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 12717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673606034315 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 12719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673606034315 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 12721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673606034315 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1673606034315 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1673606034321 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1673606034982 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 130 " "No exact pin location assignment(s) for 1 pins of 130 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1673606035938 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1673606036697 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1673606036697 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Ver2.sdc " "Synopsys Design Constraints File file not found: 'Ver2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1673606036735 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wb_NiosProcessor:inst\|cpu:the_cpu\|hbreak_enabled CLOCK_50 " "Register wb_NiosProcessor:inst\|cpu:the_cpu\|hbreak_enabled is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673606036753 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1673606036753 "|Lab3|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wb_clkGenerator:inst4\|inst30 " "Node: wb_clkGenerator:inst4\|inst30 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wb_clkGenerator:inst4\|inst6 wb_clkGenerator:inst4\|inst30 " "Register wb_clkGenerator:inst4\|inst6 is being clocked by wb_clkGenerator:inst4\|inst30" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673606036753 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1673606036753 "|Lab3|wb_clkGenerator:inst4|inst30"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[7\] " "Node: SW\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst30\[0\] SW\[7\] " "Register wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst30\[0\] is being clocked by SW\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673606036753 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1673606036753 "|Lab3|SW[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_TSM_SCLKhigh " "Node: wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_TSM_SCLKhigh was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|wb_block_serDes:comp_serDes\|shiftRegister\[7\] wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_TSM_SCLKhigh " "Register wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|wb_block_serDes:comp_serDes\|shiftRegister\[7\] is being clocked by wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_TSM_SCLKhigh" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673606036753 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1673606036753 "|Lab3|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|sm_timeCurrentState.state_TSM_SCLKhigh"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst4\|inst1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst4\|inst1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1673606036802 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1673606036802 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1673606036802 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1673606036802 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1673606036802 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1673606036802 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1673606036803 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673606036803 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673606036803 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673606036803 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1673606036803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673606037198 ""}  } { { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { -200 472 640 -184 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 12697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673606037198 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673606037198 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 1659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673606037198 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673606037199 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 12130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673606037199 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wb_dataCtrlMux:inst6\|busmux:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated\|result_node\[0\]  " "Automatically promoted node wb_dataCtrlMux:inst6\|busmux:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated\|result_node\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673606037199 ""}  } { { "db/mux_7rc.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/mux_7rc.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 4555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673606037199 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|busmux:inst10\|lpm_mux:\$00000\|mux_7rc:auto_generated\|result_node\[0\]  " "Automatically promoted node wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|busmux:inst10\|lpm_mux:\$00000\|mux_7rc:auto_generated\|result_node\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673606037199 ""}  } { { "db/mux_7rc.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/mux_7rc.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 1353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673606037199 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673606037199 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 4961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673606037199 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wb_clkGenerator:inst4\|inst30  " "Automatically promoted node wb_clkGenerator:inst4\|inst30 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673606037199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst19 " "Destination node wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst19" {  } { { "wb_audiostream_interface.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_audiostream_interface.bdf" { { 40 736 800 120 "inst19" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 1640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673606037199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_clkGenerator:inst4\|inst30~0 " "Destination node wb_clkGenerator:inst4\|inst30~0" {  } { { "wb_clkgenerator.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_clkgenerator.bdf" { { 192 2800 2864 272 "inst30" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 5267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673606037199 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673606037199 ""}  } { { "wb_clkgenerator.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_clkgenerator.bdf" { { 192 2800 2864 272 "inst30" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 1677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673606037199 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wb_NiosProcessor:inst\|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch\|data_out  " "Automatically promoted node wb_NiosProcessor:inst\|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673606037199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|LCD_ON " "Destination node wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|LCD_ON" {  } { { "altera_up_character_lcd_communication.v" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/altera_up_character_lcd_communication.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 4465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673606037199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|LCD_BLON " "Destination node wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|LCD_BLON" {  } { { "altera_up_character_lcd_communication.v" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/altera_up_character_lcd_communication.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 4466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673606037199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[7\] " "Destination node wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[7\]" {  } { { "db/cntr_1ab.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/cntr_1ab.tdf" 74 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 1840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673606037199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[6\] " "Destination node wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_1ab.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/cntr_1ab.tdf" 74 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 1841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673606037199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[5\] " "Destination node wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_1ab.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/cntr_1ab.tdf" 74 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 1842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673606037199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[4\] " "Destination node wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_1ab.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/cntr_1ab.tdf" 74 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 1843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673606037199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[3\] " "Destination node wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_1ab.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/cntr_1ab.tdf" 74 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 1844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673606037199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[2\] " "Destination node wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_1ab.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/cntr_1ab.tdf" 74 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 1845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673606037199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[1\] " "Destination node wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_1ab.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/cntr_1ab.tdf" 74 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 1846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673606037199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[0\] " "Destination node wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_1ab.tdf" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/db/cntr_1ab.tdf" 74 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 1847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673606037199 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1673606037199 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673606037199 ""}  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 761 -1 0 } } { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wb_NiosProcessor:inst\|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch\|data_out" } } } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 4503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673606037199 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wb_clkGenerator:inst4\|inst8  " "Automatically promoted node wb_clkGenerator:inst4\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673606037200 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_NiosProcessor:inst\|reset_n_sources~0 " "Destination node wb_NiosProcessor:inst\|reset_n_sources~0" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 3761 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 5202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673606037200 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673606037200 ""}  } { { "wb_clkgenerator.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_clkgenerator.bdf" { { 448 2752 2816 528 "inst8" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 1682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673606037200 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wb_clkGenerator:inst4\|inst4  " "Automatically promoted node wb_clkGenerator:inst4\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673606037200 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_clkGenerator:inst4\|inst7 " "Destination node wb_clkGenerator:inst4\|inst7" {  } { { "wb_clkgenerator.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_clkgenerator.bdf" { { 448 2560 2624 528 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 1684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673606037200 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673606037200 ""}  } { { "wb_clkgenerator.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_clkgenerator.bdf" { { 328 2200 2264 408 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 1678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673606037200 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wb_NiosProcessor:inst\|reset_n_sources~0  " "Automatically promoted node wb_NiosProcessor:inst\|reset_n_sources~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673606037200 ""}  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_niosprocessor.vhd" 3761 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 5202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673606037200 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1673606037900 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673606037906 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673606037907 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673606037915 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673606037928 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1673606037939 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1673606038066 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1673606038073 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1673606038073 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1673606038141 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1673606038141 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1673606038141 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 29 31 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673606038143 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673606038143 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 1 72 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673606038143 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 32 39 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673606038143 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 34 31 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673606038143 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673606038143 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 30 42 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673606038143 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 2 69 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673606038143 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1673606038143 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1673606038143 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|pll clk\[0\] AUD_BCLK~output " "PLL \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"AUD_BCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "wb_clkgeneratorpll.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_clkgeneratorpll.vhd" 140 0 0 } } { "wb_clkgenerator.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_clkgenerator.bdf" { { 136 1752 2056 296 "inst1" "" } } } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { -224 688 1008 -128 "inst4" "" } } } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { -56 1592 1768 -40 "AUD_BCLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1673606038261 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|pll clk\[0\] AUD_XCK~output " "PLL \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite22/22.1std/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "wb_clkgeneratorpll.vhd" "" { Text "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_clkgeneratorpll.vhd" 140 0 0 } } { "wb_clkgenerator.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/wb_clkgenerator.bdf" { { 136 1752 2056 296 "inst1" "" } } } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { -224 688 1008 -128 "inst4" "" } } } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { -72 1592 1768 -56 "AUD_XCK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1673606038261 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673606038912 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1673606038912 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673606038923 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1673606038934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1673606042410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673606043315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1673606043411 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1673606045570 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673606045571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1673606046454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1673606050577 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1673606050577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1673606051151 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1673606051151 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1673606051151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673606051154 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.51 " "Total time spent on timing analysis during the Fitter is 0.51 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1673606051381 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673606051424 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673606052031 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673606052034 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673606052631 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673606053700 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1673606054943 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 Cyclone IV E " "13 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 568 1592 1768 584 "PS2_CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673606055005 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 584 1592 1768 600 "PS2_DAT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673606055005 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 472 1592 1768 488 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673606055005 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 472 1592 1768 488 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673606055005 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 472 1592 1768 488 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673606055005 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 472 1592 1768 488 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673606055005 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 472 1592 1768 488 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673606055005 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 472 1592 1768 488 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673606055005 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 472 1592 1768 488 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673606055005 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 472 1592 1768 488 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673606055005 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { -120 1592 1768 -104 "I2C_SDAT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673606055005 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { -200 472 640 -184 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673606055005 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite22/22.1std/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite22/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "Lab3.bdf" "" { Schematic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Lab3.bdf" { { 8 472 640 24 "AUD_ADCDAT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673606055005 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1673606055005 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Ver2.fit.smsg " "Generated suppressed messages file C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/Ver2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1673606055389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 415 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 415 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5757 " "Peak virtual memory: 5757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673606056814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 13 11:34:16 2023 " "Processing ended: Fri Jan 13 11:34:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673606056814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673606056814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673606056814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1673606056814 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1673606058539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673606058540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 13 11:34:18 2023 " "Processing started: Fri Jan 13 11:34:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673606058540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1673606058540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab3 -c Ver2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab3 -c Ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1673606058540 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1673606062526 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1673606062642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673606063106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 13 11:34:23 2023 " "Processing ended: Fri Jan 13 11:34:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673606063106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673606063106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673606063106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1673606063106 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1673606063787 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1673606065194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673606065194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 13 11:34:24 2023 " "Processing started: Fri Jan 13 11:34:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673606065194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1673606065194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab3 -c Ver2 " "Command: quartus_sta Lab3 -c Ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1673606065195 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1673606065436 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1673606065808 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673606065863 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673606065863 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1673606066530 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1673606066530 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Ver2.sdc " "Synopsys Design Constraints File file not found: 'Ver2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1673606066558 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wb_NiosProcessor:inst\|cpu:the_cpu\|hbreak_enabled CLOCK_50 " "Register wb_NiosProcessor:inst\|cpu:the_cpu\|hbreak_enabled is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673606066572 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1673606066572 "|Lab3|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wb_clkGenerator:inst4\|inst30 " "Node: wb_clkGenerator:inst4\|inst30 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wb_clkGenerator:inst4\|inst6 wb_clkGenerator:inst4\|inst30 " "Register wb_clkGenerator:inst4\|inst6 is being clocked by wb_clkGenerator:inst4\|inst30" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673606066572 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1673606066572 "|Lab3|wb_clkGenerator:inst4|inst30"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[7\] " "Node: SW\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst30\[0\] SW\[7\] " "Register wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst30\[0\] is being clocked by SW\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673606066572 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1673606066572 "|Lab3|SW[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_TSM_SCLKhigh " "Node: wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_TSM_SCLKhigh was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|wb_block_serDes:comp_serDes\|shiftRegister\[7\] wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_TSM_SCLKhigh " "Register wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|wb_block_serDes:comp_serDes\|shiftRegister\[7\] is being clocked by wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_TSM_SCLKhigh" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673606066572 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1673606066572 "|Lab3|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|sm_timeCurrentState.state_TSM_SCLKhigh"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst4\|inst1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst4\|inst1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1673606066596 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673606066596 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1673606066596 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1673606066596 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1673606066596 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1673606066596 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1673606066597 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1673606066617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.446 " "Worst-case setup slack is 46.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606066637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606066637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.446               0.000 altera_reserved_tck  " "   46.446               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606066637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673606066637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606066642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606066642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606066642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673606066642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.805 " "Worst-case recovery slack is 47.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606066645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606066645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.805               0.000 altera_reserved_tck  " "   47.805               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606066645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673606066645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.178 " "Worst-case removal slack is 1.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606066650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606066650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.178               0.000 altera_reserved_tck  " "    1.178               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606066650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673606066650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.547 " "Worst-case minimum pulse width slack is 49.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606066653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606066653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.547               0.000 altera_reserved_tck  " "   49.547               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606066653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673606066653 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1673606066682 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1673606066702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1673606066702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1673606066702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1673606066702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 243.534 ns " "Worst Case Available Settling Time: 243.534 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1673606066702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1673606066702 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673606066702 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1673606066707 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1673606066739 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1673606067476 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wb_NiosProcessor:inst\|cpu:the_cpu\|hbreak_enabled CLOCK_50 " "Register wb_NiosProcessor:inst\|cpu:the_cpu\|hbreak_enabled is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673606067726 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1673606067726 "|Lab3|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wb_clkGenerator:inst4\|inst30 " "Node: wb_clkGenerator:inst4\|inst30 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wb_clkGenerator:inst4\|inst6 wb_clkGenerator:inst4\|inst30 " "Register wb_clkGenerator:inst4\|inst6 is being clocked by wb_clkGenerator:inst4\|inst30" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673606067726 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1673606067726 "|Lab3|wb_clkGenerator:inst4|inst30"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[7\] " "Node: SW\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst30\[0\] SW\[7\] " "Register wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst30\[0\] is being clocked by SW\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673606067727 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1673606067727 "|Lab3|SW[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_TSM_SCLKhigh " "Node: wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_TSM_SCLKhigh was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|wb_block_serDes:comp_serDes\|shiftRegister\[7\] wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_TSM_SCLKhigh " "Register wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|wb_block_serDes:comp_serDes\|shiftRegister\[7\] is being clocked by wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_TSM_SCLKhigh" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673606067727 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1673606067727 "|Lab3|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|sm_timeCurrentState.state_TSM_SCLKhigh"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst4\|inst1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst4\|inst1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1673606067732 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673606067732 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1673606067732 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1673606067732 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1673606067732 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1673606067732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.850 " "Worst-case setup slack is 46.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606067746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606067746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.850               0.000 altera_reserved_tck  " "   46.850               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606067746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673606067746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606067752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606067752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606067752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673606067752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.094 " "Worst-case recovery slack is 48.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606067757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606067757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.094               0.000 altera_reserved_tck  " "   48.094               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606067757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673606067757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.074 " "Worst-case removal slack is 1.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606067763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606067763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.074               0.000 altera_reserved_tck  " "    1.074               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606067763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673606067763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.477 " "Worst-case minimum pulse width slack is 49.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606067767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606067767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.477               0.000 altera_reserved_tck  " "   49.477               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606067767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673606067767 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1673606067826 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1673606067847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1673606067847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1673606067847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1673606067847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 244.221 ns " "Worst Case Available Settling Time: 244.221 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1673606067847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1673606067847 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673606067847 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1673606067853 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wb_NiosProcessor:inst\|cpu:the_cpu\|hbreak_enabled CLOCK_50 " "Register wb_NiosProcessor:inst\|cpu:the_cpu\|hbreak_enabled is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673606068033 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1673606068033 "|Lab3|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wb_clkGenerator:inst4\|inst30 " "Node: wb_clkGenerator:inst4\|inst30 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wb_clkGenerator:inst4\|inst6 wb_clkGenerator:inst4\|inst30 " "Register wb_clkGenerator:inst4\|inst6 is being clocked by wb_clkGenerator:inst4\|inst30" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673606068033 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1673606068033 "|Lab3|wb_clkGenerator:inst4|inst30"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[7\] " "Node: SW\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst30\[0\] SW\[7\] " "Register wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst30\[0\] is being clocked by SW\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673606068033 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1673606068033 "|Lab3|SW[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_TSM_SCLKhigh " "Node: wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_TSM_SCLKhigh was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|wb_block_serDes:comp_serDes\|shiftRegister\[7\] wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_TSM_SCLKhigh " "Register wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|wb_block_serDes:comp_serDes\|shiftRegister\[7\] is being clocked by wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_TSM_SCLKhigh" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673606068034 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1673606068034 "|Lab3|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|sm_timeCurrentState.state_TSM_SCLKhigh"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst4\|inst1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst4\|inst1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1673606068041 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673606068041 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1673606068042 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1673606068042 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1673606068042 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1673606068042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.622 " "Worst-case setup slack is 48.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606068049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606068049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.622               0.000 altera_reserved_tck  " "   48.622               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606068049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673606068049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606068057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606068057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606068057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673606068057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.232 " "Worst-case recovery slack is 49.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606068063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606068063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.232               0.000 altera_reserved_tck  " "   49.232               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606068063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673606068063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.561 " "Worst-case removal slack is 0.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606068069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606068069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 altera_reserved_tck  " "    0.561               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606068069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673606068069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.302 " "Worst-case minimum pulse width slack is 49.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606068074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606068074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.302               0.000 altera_reserved_tck  " "   49.302               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673606068074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673606068074 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1673606068108 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1673606068129 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1673606068129 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1673606068129 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1673606068129 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 247.155 ns " "Worst Case Available Settling Time: 247.155 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1673606068129 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1673606068129 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673606068129 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1673606068620 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1673606068624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 34 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673606068752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 13 11:34:28 2023 " "Processing ended: Fri Jan 13 11:34:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673606068752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673606068752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673606068752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1673606068752 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1673606070752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673606070752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 13 11:34:30 2023 " "Processing started: Fri Jan 13 11:34:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673606070752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1673606070752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab3 -c Ver2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab3 -c Ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1673606070752 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ver2_7_1200mv_85c_slow.vho C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/simulation/questa/ simulation " "Generated file Ver2_7_1200mv_85c_slow.vho in folder \"C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673606072863 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ver2_7_1200mv_0c_slow.vho C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/simulation/questa/ simulation " "Generated file Ver2_7_1200mv_0c_slow.vho in folder \"C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673606073326 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ver2_min_1200mv_0c_fast.vho C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/simulation/questa/ simulation " "Generated file Ver2_min_1200mv_0c_fast.vho in folder \"C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673606073705 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ver2.vho C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/simulation/questa/ simulation " "Generated file Ver2.vho in folder \"C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673606074053 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ver2_7_1200mv_85c_vhd_slow.sdo C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/simulation/questa/ simulation " "Generated file Ver2_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673606074452 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ver2_7_1200mv_0c_vhd_slow.sdo C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/simulation/questa/ simulation " "Generated file Ver2_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673606074832 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ver2_min_1200mv_0c_vhd_fast.sdo C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/simulation/questa/ simulation " "Generated file Ver2_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673606075232 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ver2_vhd.sdo C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/simulation/questa/ simulation " "Generated file Ver2_vhd.sdo in folder \"C:/Users/pgk/Quartus/TFE4208LabV22/Lab3/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673606075659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673606076718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 13 11:34:36 2023 " "Processing ended: Fri Jan 13 11:34:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673606076718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673606076718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673606076718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1673606076718 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 635 s " "Quartus Prime Full Compilation was successful. 0 errors, 635 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1673606077389 ""}
