#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fada30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fadbc0 .scope module, "tb" "tb" 3 43;
 .timescale -12 -12;
L_0x1f9bf30 .functor NOT 1, L_0x1fea110, C4<0>, C4<0>, C4<0>;
L_0x1fae730 .functor XOR 3, L_0x1fe9c80, L_0x1fe9dd0, C4<000>, C4<000>;
L_0x1fa1000 .functor XOR 3, L_0x1fae730, L_0x1fe9f60, C4<000>, C4<000>;
v0x1fd8960_0 .net *"_ivl_10", 2 0, L_0x1fe9f60;  1 drivers
v0x1fd8a60_0 .net *"_ivl_12", 2 0, L_0x1fa1000;  1 drivers
v0x1fd8b40_0 .net *"_ivl_2", 2 0, L_0x1fe9b90;  1 drivers
v0x1fd8c00_0 .net *"_ivl_4", 2 0, L_0x1fe9c80;  1 drivers
v0x1fd8ce0_0 .net *"_ivl_6", 2 0, L_0x1fe9dd0;  1 drivers
v0x1fd8e10_0 .net *"_ivl_8", 2 0, L_0x1fae730;  1 drivers
v0x1fd8ef0_0 .var "clk", 0 0;
v0x1fd8f90_0 .net "in", 0 0, v0x1fd7eb0_0;  1 drivers
v0x1fd9030_0 .net "next_state_dut", 1 0, v0x1fd8450_0;  1 drivers
v0x1fd9190_0 .net "next_state_ref", 1 0, v0x1fd7840_0;  1 drivers
v0x1fd9260_0 .net "out_dut", 0 0, v0x1fd8510_0;  1 drivers
v0x1fd9330_0 .net "out_ref", 0 0, L_0x1fe9a50;  1 drivers
v0x1fd9400_0 .net "state", 1 0, v0x1fd7f70_0;  1 drivers
v0x1fd94a0_0 .var/2u "stats1", 223 0;
v0x1fd9540_0 .var/2u "strobe", 0 0;
v0x1fd9600_0 .net "tb_match", 0 0, L_0x1fea110;  1 drivers
v0x1fd96c0_0 .net "tb_mismatch", 0 0, L_0x1f9bf30;  1 drivers
L_0x1fe9b90 .concat [ 1 2 0 0], L_0x1fe9a50, v0x1fd7840_0;
L_0x1fe9c80 .concat [ 1 2 0 0], L_0x1fe9a50, v0x1fd7840_0;
L_0x1fe9dd0 .concat [ 1 2 0 0], v0x1fd8510_0, v0x1fd8450_0;
L_0x1fe9f60 .concat [ 1 2 0 0], L_0x1fe9a50, v0x1fd7840_0;
L_0x1fea110 .cmp/eeq 3, L_0x1fe9b90, L_0x1fa1000;
S_0x1fadd50 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x1fadbc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 2 "state";
    .port_info 2 /OUTPUT 2 "next_state";
    .port_info 3 /OUTPUT 1 "out";
P_0x1f9e180 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1f9e1c0 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x1f9e200 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x1f9e240 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
v0x1f9f040_0 .net *"_ivl_0", 31 0, L_0x1fd9910;  1 drivers
L_0x7f8a348ef018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f9f0e0_0 .net *"_ivl_3", 29 0, L_0x7f8a348ef018;  1 drivers
L_0x7f8a348ef060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1f9c2c0_0 .net/2u *"_ivl_4", 31 0, L_0x7f8a348ef060;  1 drivers
v0x1fd7780_0 .net "in", 0 0, v0x1fd7eb0_0;  alias, 1 drivers
v0x1fd7840_0 .var "next_state", 1 0;
v0x1fd7970_0 .net "out", 0 0, L_0x1fe9a50;  alias, 1 drivers
v0x1fd7a30_0 .net "state", 1 0, v0x1fd7f70_0;  alias, 1 drivers
E_0x1fa9980 .event anyedge, v0x1fd7a30_0, v0x1fd7780_0;
L_0x1fd9910 .concat [ 2 30 0 0], v0x1fd7f70_0, L_0x7f8a348ef018;
L_0x1fe9a50 .cmp/eq 32, L_0x1fd9910, L_0x7f8a348ef060;
S_0x1fd7b90 .scope module, "stim1" "stimulus_gen" 3 83, 3 26 0, S_0x1fadbc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 2 "state";
v0x1fd7dd0_0 .net "clk", 0 0, v0x1fd8ef0_0;  1 drivers
v0x1fd7eb0_0 .var "in", 0 0;
v0x1fd7f70_0 .var "state", 1 0;
E_0x1fa9c40/0 .event negedge, v0x1fd7dd0_0;
E_0x1fa9c40/1 .event posedge, v0x1fd7dd0_0;
E_0x1fa9c40 .event/or E_0x1fa9c40/0, E_0x1fa9c40/1;
S_0x1fd8090 .scope module, "top_module1" "top_module" 3 94, 4 1 0, S_0x1fadbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 2 "state";
    .port_info 2 /OUTPUT 2 "next_state";
    .port_info 3 /OUTPUT 1 "out";
v0x1fd8360_0 .net "in", 0 0, v0x1fd7eb0_0;  alias, 1 drivers
v0x1fd8450_0 .var "next_state", 1 0;
v0x1fd8510_0 .var "out", 0 0;
v0x1fd85b0_0 .net "state", 1 0, v0x1fd7f70_0;  alias, 1 drivers
S_0x1fd8740 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 102, 3 102 0, S_0x1fadbc0;
 .timescale -12 -12;
E_0x1fa9510 .event anyedge, v0x1fd9540_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fd9540_0;
    %nor/r;
    %assign/vec4 v0x1fd9540_0, 0;
    %wait E_0x1fa9510;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fd7b90;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fa9c40;
    %vpi_func 3 34 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1fd7eb0_0, 0;
    %vpi_func 3 35 "$random" 32 {0 0 0};
    %pad/s 2;
    %assign/vec4 v0x1fd7f70_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 38 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1fadd50;
T_2 ;
Ewait_0 .event/or E_0x1fa9980, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1fd7a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x1fd7780_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.6, 8;
T_2.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.6, 8;
 ; End of false expr.
    %blend;
T_2.6;
    %pad/s 2;
    %store/vec4 v0x1fd7840_0, 0, 2;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x1fd7780_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %pad/s 2;
    %store/vec4 v0x1fd7840_0, 0, 2;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x1fd7780_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.9, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %pad/s 2;
    %store/vec4 v0x1fd7840_0, 0, 2;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x1fd7780_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.12, 8;
T_2.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_2.12, 8;
 ; End of false expr.
    %blend;
T_2.12;
    %pad/s 2;
    %store/vec4 v0x1fd7840_0, 0, 2;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1fd8090;
T_3 ;
Ewait_1 .event/or E_0x1fa9980, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x1fd85b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1fd8450_0, 0, 2;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x1fd8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1fd8450_0, 0, 2;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1fd8450_0, 0, 2;
T_3.7 ;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x1fd8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1fd8450_0, 0, 2;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1fd8450_0, 0, 2;
T_3.9 ;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x1fd8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1fd8450_0, 0, 2;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1fd8450_0, 0, 2;
T_3.11 ;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x1fd8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1fd8450_0, 0, 2;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1fd8450_0, 0, 2;
T_3.13 ;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %load/vec4 v0x1fd85b0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1fd8510_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1fadbc0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fd8ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fd9540_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1fadbc0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fd8ef0_0;
    %inv;
    %store/vec4 v0x1fd8ef0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1fadbc0;
T_6 ;
    %vpi_call/w 3 75 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 76 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fd7dd0_0, v0x1fd96c0_0, v0x1fd8f90_0, v0x1fd9400_0, v0x1fd9190_0, v0x1fd9030_0, v0x1fd9330_0, v0x1fd9260_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1fadbc0;
T_7 ;
    %load/vec4 v0x1fd94a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1fd94a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fd94a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 111 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 112 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1fd94a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1fd94a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fd94a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 113 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1fd94a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fd94a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 116 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 117 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fd94a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fd94a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 118 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1fadbc0;
T_8 ;
    %wait E_0x1fa9c40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fd94a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd94a0_0, 4, 32;
    %load/vec4 v0x1fd9600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1fd94a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd94a0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fd94a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd94a0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1fd9190_0;
    %load/vec4 v0x1fd9190_0;
    %load/vec4 v0x1fd9030_0;
    %xor;
    %load/vec4 v0x1fd9190_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1fd94a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd94a0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1fd94a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd94a0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1fd9330_0;
    %load/vec4 v0x1fd9330_0;
    %load/vec4 v0x1fd9260_0;
    %xor;
    %load/vec4 v0x1fd9330_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1fd94a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 136 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd94a0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1fd94a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd94a0_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm3comb/fsm3comb_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/machine/fsm3comb/iter0/response12/top_module.sv";
