//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-33191640
// Cuda compilation tools, release 12.2, V12.2.140
// Based on NVVM 7.0.1
//

.version 8.2
.target sm_75
.address_size 64

	// .globl	FFT_Step_F
.global .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry FFT_Step_F(
	.param .u64 FFT_Step_F_param_0,
	.param .u64 FFT_Step_F_param_1,
	.param .u64 FFT_Step_F_param_2,
	.param .u32 FFT_Step_F_param_3,
	.param .u32 FFT_Step_F_param_4,
	.param .u32 FFT_Step_F_param_5,
	.param .u32 FFT_Step_F_param_6,
	.param .f32 FFT_Step_F_param_7,
	.param .f32 FFT_Step_F_param_8,
	.param .f32 FFT_Step_F_param_9,
	.param .f32 FFT_Step_F_param_10
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<79>;
	.reg .b32 	%r<92>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<37>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [FFT_Step_F_param_0];
	ld.param.u64 	%rd9, [FFT_Step_F_param_1];
	ld.param.u64 	%rd10, [FFT_Step_F_param_2];
	ld.param.u32 	%r19, [FFT_Step_F_param_3];
	ld.param.u32 	%r20, [FFT_Step_F_param_4];
	ld.param.u32 	%r21, [FFT_Step_F_param_5];
	ld.param.u32 	%r22, [FFT_Step_F_param_6];
	ld.param.f32 	%f9, [FFT_Step_F_param_7];
	ld.param.f32 	%f10, [FFT_Step_F_param_8];
	ld.param.f32 	%f11, [FFT_Step_F_param_9];
	ld.param.f32 	%f12, [FFT_Step_F_param_10];
	mov.u32 	%r23, %nctaid.x;
	mov.u32 	%r24, %ctaid.y;
	mov.u32 	%r25, %ctaid.x;
	mad.lo.s32 	%r26, %r24, %r23, %r25;
	mov.u32 	%r27, %ntid.x;
	mov.u32 	%r28, %tid.x;
	mad.lo.s32 	%r1, %r26, %r27, %r28;
	mul.lo.s32 	%r2, %r20, %r19;
	mul.lo.s32 	%r3, %r2, %r21;
	mul.lo.s32 	%r29, %r3, %r22;
	setp.ge.s32 	%p1, %r1, %r29;
	@%p1 bra 	$L__BB0_10;

	div.s32 	%r30, %r1, %r19;
	mul.lo.s32 	%r31, %r30, %r19;
	sub.s32 	%r32, %r1, %r31;
	rem.s32 	%r33, %r30, %r20;
	neg.s32 	%r34, %r19;
	mad.lo.s32 	%r35, %r33, %r34, %r31;
	div.s32 	%r36, %r35, %r2;
	rem.s32 	%r37, %r36, %r21;
	mul.lo.s32 	%r38, %r2, %r37;
	sub.s32 	%r39, %r35, %r38;
	div.s32 	%r40, %r39, %r3;
	rem.s32 	%r41, %r40, %r22;
	mad.lo.s32 	%r42, %r41, %r21, %r37;
	mad.lo.s32 	%r43, %r42, %r20, %r33;
	shl.b32 	%r44, %r32, 1;
	mad.lo.s32 	%r4, %r43, %r19, %r44;
	mad.lo.s32 	%r45, %r37, %r20, %r33;
	mad.lo.s32 	%r46, %r45, %r19, %r44;
	cvta.to.global.u64 	%rd11, %rd10;
	mul.wide.s32 	%rd12, %r46, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f1, [%rd13];
	ld.global.nc.f32 	%f2, [%rd13+4];
	cvt.rn.f32.s32 	%f13, %r41;
	fma.rn.f32 	%f14, %f13, %f10, %f9;
	cvt.f64.f32 	%fd1, %f14;
	mul.f64 	%fd2, %fd1, 0dC01921FB54442D18;
	cvt.f64.f32 	%fd3, %f11;
	mul.f64 	%fd4, %fd2, %fd3;
	cvt.rn.f32.f64 	%f3, %fd4;
	mul.f32 	%f15, %f3, 0f3F22F983;
	cvt.rni.s32.f32 	%r91, %f15;
	cvt.rn.f32.s32 	%f16, %r91;
	mov.f32 	%f17, 0fBFC90FDA;
	fma.rn.f32 	%f18, %f16, %f17, %f3;
	mov.f32 	%f19, 0fB3A22168;
	fma.rn.f32 	%f20, %f16, %f19, %f18;
	mov.f32 	%f21, 0fA7C234C5;
	fma.rn.f32 	%f78, %f16, %f21, %f20;
	abs.f32 	%f5, %f3;
	setp.ltu.f32 	%p2, %f5, 0f47CE4780;
	@%p2 bra 	$L__BB0_9;

	setp.eq.f32 	%p3, %f5, 0f7F800000;
	@%p3 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_3;

$L__BB0_8:
	mov.f32 	%f24, 0f00000000;
	mul.rn.f32 	%f78, %f3, %f24;
	mov.u32 	%r91, 0;
	bra.uni 	$L__BB0_9;

$L__BB0_3:
	mov.b32 	%r6, %f3;
	shl.b32 	%r48, %r6, 8;
	or.b32  	%r7, %r48, -2147483648;
	add.u64 	%rd16, %SP, 0;
	add.u64 	%rd34, %SPL, 0;
	mov.u64 	%rd36, 0;
	mov.u32 	%r88, 0;
	mov.u64 	%rd35, __cudart_i2opi_f;

$L__BB0_4:
	.pragma "nounroll";
	ld.global.nc.u32 	%r49, [%rd35];
	mad.wide.u32 	%rd17, %r49, %r7, %rd36;
	shr.u64 	%rd36, %rd17, 32;
	st.local.u32 	[%rd34], %rd17;
	add.s64 	%rd35, %rd35, 4;
	add.s64 	%rd34, %rd34, 4;
	add.s32 	%r88, %r88, 1;
	setp.ne.s32 	%p4, %r88, 6;
	@%p4 bra 	$L__BB0_4;

	shr.u32 	%r50, %r6, 23;
	and.b32  	%r51, %r50, 255;
	add.s32 	%r10, %r51, -128;
	shr.u32 	%r52, %r10, 5;
	cvta.to.local.u64 	%rd19, %rd16;
	st.local.u32 	[%rd19+24], %rd36;
	and.b32  	%r53, %r10, 31;
	mov.u32 	%r54, 6;
	sub.s32 	%r55, %r54, %r52;
	mul.wide.s32 	%rd20, %r55, 4;
	add.s64 	%rd21, %rd19, %rd20;
	ld.local.u32 	%r89, [%rd21];
	ld.local.u32 	%r90, [%rd21+-4];
	setp.eq.s32 	%p5, %r53, 0;
	@%p5 bra 	$L__BB0_7;

	mov.u32 	%r57, 32;
	sub.s32 	%r58, %r57, %r53;
	shl.b32 	%r59, %r89, %r53;
	shr.u32 	%r60, %r90, %r58;
	add.s32 	%r89, %r60, %r59;
	shl.b32 	%r61, %r90, %r53;
	mov.u32 	%r63, 4;
	sub.s32 	%r64, %r63, %r52;
	mul.wide.s32 	%rd24, %r64, 4;
	add.s64 	%rd25, %rd19, %rd24;
	ld.local.u32 	%r65, [%rd25];
	shr.u32 	%r66, %r65, %r58;
	add.s32 	%r90, %r66, %r61;

$L__BB0_7:
	and.b32  	%r67, %r6, -2147483648;
	shr.u32 	%r68, %r90, 30;
	shl.b32 	%r69, %r89, 2;
	or.b32  	%r70, %r68, %r69;
	shr.u32 	%r71, %r70, 31;
	shr.u32 	%r72, %r89, 30;
	add.s32 	%r73, %r71, %r72;
	neg.s32 	%r74, %r73;
	setp.eq.s32 	%p6, %r67, 0;
	selp.b32 	%r91, %r73, %r74, %p6;
	setp.ne.s32 	%p7, %r71, 0;
	xor.b32  	%r75, %r67, -2147483648;
	selp.b32 	%r76, %r75, %r67, %p7;
	selp.b32 	%r77, -1, 0, %p7;
	xor.b32  	%r78, %r70, %r77;
	shl.b32 	%r79, %r90, 2;
	xor.b32  	%r80, %r79, %r77;
	cvt.u64.u32 	%rd26, %r78;
	cvt.u64.u32 	%rd27, %r80;
	bfi.b64 	%rd28, %rd26, %rd27, 32, 32;
	cvt.rn.f64.s64 	%fd5, %rd28;
	mul.f64 	%fd6, %fd5, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f22, %fd6;
	setp.eq.s32 	%p8, %r76, 0;
	neg.f32 	%f23, %f22;
	selp.f32 	%f78, %f22, %f23, %p8;

$L__BB0_9:
	mov.f32 	%f25, 0f3F000000;
	mov.f32 	%f26, 0f3BBB989D;
	mov.f32 	%f27, 0f00000000;
	fma.rn.f32 	%f28, %f27, %f26, %f25;
	mov.f32 	%f29, 0f3FB8AA3B;
	mov.f32 	%f30, 0f437C0000;
	cvt.sat.f32.f32 	%f31, %f28;
	mov.f32 	%f32, 0f4B400001;
	fma.rm.f32 	%f33, %f31, %f30, %f32;
	add.f32 	%f34, %f33, 0fCB40007F;
	neg.f32 	%f35, %f34;
	fma.rn.f32 	%f36, %f27, %f29, %f35;
	mov.f32 	%f37, 0f32A57060;
	fma.rn.f32 	%f38, %f27, %f37, %f36;
	ex2.approx.ftz.f32 	%f39, %f38;
	mov.b32 	%r82, %f33;
	shl.b32 	%r83, %r82, 23;
	mov.b32 	%f40, %r83;
	mul.f32 	%f41, %f39, %f40;
	mul.f32 	%f42, %f78, %f78;
	mov.f32 	%f43, 0fBAB607ED;
	mov.f32 	%f44, 0f37CBAC00;
	fma.rn.f32 	%f45, %f44, %f42, %f43;
	mov.f32 	%f46, 0f3D2AAABB;
	fma.rn.f32 	%f47, %f45, %f42, %f46;
	mov.f32 	%f48, 0fBEFFFFFF;
	fma.rn.f32 	%f49, %f47, %f42, %f48;
	mov.f32 	%f50, 0f3F800000;
	fma.rn.f32 	%f51, %f49, %f42, %f50;
	fma.rn.f32 	%f52, %f42, %f78, %f27;
	mov.f32 	%f53, 0f3C0885E4;
	mov.f32 	%f54, 0fB94D4153;
	fma.rn.f32 	%f55, %f54, %f42, %f53;
	mov.f32 	%f56, 0fBE2AAAA8;
	fma.rn.f32 	%f57, %f55, %f42, %f56;
	fma.rn.f32 	%f58, %f57, %f52, %f78;
	and.b32  	%r84, %r91, 1;
	setp.eq.b32 	%p9, %r84, 1;
	selp.f32 	%f59, %f51, %f58, %p9;
	selp.f32 	%f60, %f58, %f51, %p9;
	and.b32  	%r85, %r91, 2;
	setp.eq.s32 	%p10, %r85, 0;
	neg.f32 	%f61, %f59;
	selp.f32 	%f62, %f59, %f61, %p10;
	add.s32 	%r86, %r91, 1;
	and.b32  	%r87, %r86, 2;
	setp.eq.s32 	%p11, %r87, 0;
	neg.f32 	%f63, %f60;
	selp.f32 	%f64, %f60, %f63, %p11;
	mul.f32 	%f65, %f41, %f64;
	mul.f32 	%f66, %f41, %f62;
	mul.f32 	%f67, %f1, %f65;
	mul.f32 	%f68, %f2, %f66;
	sub.f32 	%f69, %f67, %f68;
	mul.f32 	%f70, %f2, %f65;
	fma.rn.f32 	%f71, %f1, %f66, %f70;
	div.rn.f32 	%f72, %f69, %f12;
	cvta.to.global.u64 	%rd29, %rd9;
	mul.wide.s32 	%rd30, %r4, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.nc.f32 	%f73, [%rd31];
	add.f32 	%f74, %f73, %f72;
	cvta.to.global.u64 	%rd32, %rd8;
	add.s64 	%rd33, %rd32, %rd30;
	st.global.f32 	[%rd33], %f74;
	div.rn.f32 	%f75, %f71, %f12;
	ld.global.nc.f32 	%f76, [%rd31+4];
	add.f32 	%f77, %f76, %f75;
	st.global.f32 	[%rd33+4], %f77;

$L__BB0_10:
	ret;

}

