# sv_book_exercise
This repo contains the solutions to the Logic Design and Verification using SystemVerilog book
