and r0, r0, r1, lsr #12 
tst r0, r1 
subeq r0, r2, #8 
bic r2, r3, r0 
mov r3, r2 
