###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID ensc-esil-01)
#  Generated on:      Tue Apr 20 11:46:23 2021
#  Design:            ensc450
#  Command:           report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/07-postCtsOpt_hold.rpt
###############################################################
Path 1: MET Hold Check with Pin My_DMA/rstart_reg_reg[3]/CK 
Endpoint:   My_DMA/rstart_reg_reg[3]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[3]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[3] | CK ^         |          | 0.000 | clk         |            | 1773.894 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[3] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n305 |            |    1.726 | 0.184 |   0.184 | 
     | My_DMA/U256              |              | OAI22_X1 | 0.031 | My_DMA/n305 |       SPEF |    1.726 | 0.000 |   0.184 | 
     | My_DMA/U256              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n743 |            |    1.476 | 0.033 |   0.217 | 
     | My_DMA/rstart_reg_reg[3] |              | DFF_X1   | 0.014 | My_DMA/n743 |       SPEF |    1.476 | 0.000 |   0.217 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin My_DMA/wstart_reg_reg[4]/CK 
Endpoint:   My_DMA/wstart_reg_reg[4]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[4]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[4] | CK ^         |          | 0.000 | clk         |            | 1773.894 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[4] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n236 |            |    1.720 | 0.184 |   0.184 | 
     | My_DMA/U187              |              | OAI22_X1 | 0.031 | My_DMA/n236 |       SPEF |    1.720 | 0.000 |   0.184 | 
     | My_DMA/U187              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n680 |            |    1.589 | 0.033 |   0.218 | 
     | My_DMA/wstart_reg_reg[4] |              | DFF_X1   | 0.014 | My_DMA/n680 |       SPEF |    1.589 | 0.000 |   0.218 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin My_DMA/rstart_reg_reg[10]/CK 
Endpoint:   My_DMA/rstart_reg_reg[10]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[10]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[10] | CK ^         |          | 0.000 | clk         |            | 1773.894 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[10] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n312 |            |    1.797 | 0.185 |   0.185 | 
     | My_DMA/U263               |              | OAI22_X1 | 0.032 | My_DMA/n312 |       SPEF |    1.797 | 0.000 |   0.185 | 
     | My_DMA/U263               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n750 |            |    1.343 | 0.032 |   0.218 | 
     | My_DMA/rstart_reg_reg[10] |              | DFF_X1   | 0.014 | My_DMA/n750 |       SPEF |    1.343 | 0.000 |   0.218 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin My_DMA/wstart_reg_reg[10]/CK 
Endpoint:   My_DMA/wstart_reg_reg[10]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[10]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[10] | CK ^         |          | 0.000 | clk         |            | 1773.894 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[10] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n242 |            |    1.815 | 0.185 |   0.185 | 
     | My_DMA/U193               |              | OAI22_X1 | 0.032 | My_DMA/n242 |       SPEF |    1.815 | 0.000 |   0.185 | 
     | My_DMA/U193               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n686 |            |    1.313 | 0.032 |   0.218 | 
     | My_DMA/wstart_reg_reg[10] |              | DFF_X1   | 0.014 | My_DMA/n686 |       SPEF |    1.313 | 0.000 |   0.218 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin My_DMA/rstart_reg_reg[9]/CK 
Endpoint:   My_DMA/rstart_reg_reg[9]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[9]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[9] | CK ^         |          | 0.000 | clk         |            | 1773.894 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[9] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n311 |            |    1.793 | 0.185 |   0.185 | 
     | My_DMA/U262              |              | OAI22_X1 | 0.032 | My_DMA/n311 |       SPEF |    1.793 | 0.000 |   0.185 | 
     | My_DMA/U262              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n749 |            |    1.414 | 0.033 |   0.218 | 
     | My_DMA/rstart_reg_reg[9] |              | DFF_X1   | 0.014 | My_DMA/n749 |       SPEF |    1.414 | 0.000 |   0.218 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin My_DMA/wstart_reg_reg[15]/CK 
Endpoint:   My_DMA/wstart_reg_reg[15]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[15]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[15] | CK ^         |          | 0.000 | clk         |            | 1773.894 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[15] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n247 |            |    1.820 | 0.185 |   0.185 | 
     | My_DMA/U198               |              | OAI22_X1 | 0.032 | My_DMA/n247 |       SPEF |    1.820 | 0.000 |   0.185 | 
     | My_DMA/U198               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n691 |            |    1.314 | 0.032 |   0.218 | 
     | My_DMA/wstart_reg_reg[15] |              | DFF_X1   | 0.014 | My_DMA/n691 |       SPEF |    1.314 | 0.000 |   0.218 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin My_DMA/wstart_reg_reg[19]/CK 
Endpoint:   My_DMA/wstart_reg_reg[19]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[19]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[19] | CK ^         |          | 0.000 | clk         |            | 1773.894 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[19] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n251 |            |    1.808 | 0.185 |   0.185 | 
     | My_DMA/U202               |              | OAI22_X1 | 0.032 | My_DMA/n251 |       SPEF |    1.808 | 0.000 |   0.185 | 
     | My_DMA/U202               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n695 |            |    1.385 | 0.032 |   0.218 | 
     | My_DMA/wstart_reg_reg[19] |              | DFF_X1   | 0.014 | My_DMA/n695 |       SPEF |    1.385 | 0.000 |   0.218 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin My_DMA/rstart_reg_reg[4]/CK 
Endpoint:   My_DMA/rstart_reg_reg[4]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[4]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[4] | CK ^         |          | 0.000 | clk         |            | 1773.894 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[4] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n306 |            |    1.846 | 0.186 |   0.186 | 
     | My_DMA/U257              |              | OAI22_X1 | 0.032 | My_DMA/n306 |       SPEF |    1.846 | 0.000 |   0.186 | 
     | My_DMA/U257              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n744 |            |    1.299 | 0.032 |   0.218 | 
     | My_DMA/rstart_reg_reg[4] |              | DFF_X1   | 0.014 | My_DMA/n744 |       SPEF |    1.299 | 0.000 |   0.218 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin My_DMA/wstart_reg_reg[23]/CK 
Endpoint:   My_DMA/wstart_reg_reg[23]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[23]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[23] | CK ^         |          | 0.000 | clk         |            | 1773.894 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[23] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n255 |            |    1.855 | 0.186 |   0.186 | 
     | My_DMA/U206               |              | OAI22_X1 | 0.032 | My_DMA/n255 |       SPEF |    1.855 | 0.000 |   0.186 | 
     | My_DMA/U206               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n699 |            |    1.418 | 0.033 |   0.219 | 
     | My_DMA/wstart_reg_reg[23] |              | DFF_X1   | 0.014 | My_DMA/n699 |       SPEF |    1.418 | 0.000 |   0.219 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin My_DMA/rstart_reg_reg[22]/CK 
Endpoint:   My_DMA/rstart_reg_reg[22]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[22]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[22] | CK ^         |          | 0.000 | clk         |            | 1773.894 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[22] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n324 |            |    1.875 | 0.186 |   0.186 | 
     | My_DMA/U275               |              | OAI22_X1 | 0.032 | My_DMA/n324 |       SPEF |    1.875 | 0.000 |   0.186 | 
     | My_DMA/U275               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n762 |            |    1.381 | 0.033 |   0.219 | 
     | My_DMA/rstart_reg_reg[22] |              | DFF_X1   | 0.014 | My_DMA/n762 |       SPEF |    1.381 | 0.000 |   0.219 | 
     +---------------------------------------------------------------------------------------------------------------------+ 

