
*** Running vivado
    with args -log Lab5_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab5_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Lab5_top.tcl -notrace
Command: synth_design -top Lab5_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14736
WARNING: [Synth 8-6901] identifier 'benchNo_10' is used before its declaration [C:/Users/bryan/OneDrive - Nanyang Technological University/CZ1105-DIGITAL LOGIC/lab/lab 5/seg7_driver.v:46]
WARNING: [Synth 8-6901] identifier 'benchNo_1' is used before its declaration [C:/Users/bryan/OneDrive - Nanyang Technological University/CZ1105-DIGITAL LOGIC/lab/lab 5/seg7_driver.v:46]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1106.254 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab5_top' [C:/Users/bryan/OneDrive - Nanyang Technological University/CZ1105-DIGITAL LOGIC/lab/lab 5/Lab5_top.v:30]
INFO: [Synth 8-6157] synthesizing module 'scroll' [C:/.PROGRAMMING/Verilog/CZ1105-Verilog/Lab5/Lab5.srcs/sources_1/new/scroll.v:23]
INFO: [Synth 8-6157] synthesizing module 'convert' [C:/.PROGRAMMING/Verilog/CZ1105-Verilog/Lab5/Lab5.srcs/sources_1/new/convert.v:23]
INFO: [Synth 8-226] default block is never used [C:/.PROGRAMMING/Verilog/CZ1105-Verilog/Lab5/Lab5.srcs/sources_1/new/convert.v:30]
INFO: [Synth 8-6155] done synthesizing module 'convert' (1#1) [C:/.PROGRAMMING/Verilog/CZ1105-Verilog/Lab5/Lab5.srcs/sources_1/new/convert.v:23]
INFO: [Synth 8-6155] done synthesizing module 'scroll' (2#1) [C:/.PROGRAMMING/Verilog/CZ1105-Verilog/Lab5/Lab5.srcs/sources_1/new/scroll.v:23]
INFO: [Synth 8-6157] synthesizing module 'slow_clkgen' [C:/Users/bryan/OneDrive - Nanyang Technological University/CZ1105-DIGITAL LOGIC/lab/lab 5/slow_clkgen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'slow_clkgen' (3#1) [C:/Users/bryan/OneDrive - Nanyang Technological University/CZ1105-DIGITAL LOGIC/lab/lab 5/slow_clkgen.v:3]
INFO: [Synth 8-6157] synthesizing module 'seg7_driver' [C:/Users/bryan/OneDrive - Nanyang Technological University/CZ1105-DIGITAL LOGIC/lab/lab 5/seg7_driver.v:15]
INFO: [Synth 8-6155] done synthesizing module 'seg7_driver' (4#1) [C:/Users/bryan/OneDrive - Nanyang Technological University/CZ1105-DIGITAL LOGIC/lab/lab 5/seg7_driver.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Lab5_top' (5#1) [C:/Users/bryan/OneDrive - Nanyang Technological University/CZ1105-DIGITAL LOGIC/lab/lab 5/Lab5_top.v:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1151.301 ; gain = 45.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1151.301 ; gain = 45.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1151.301 ; gain = 45.047
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1151.301 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/bryan/OneDrive - Nanyang Technological University/CZ1105-DIGITAL LOGIC/lab/lab 5/Lab5_top.xdc]
Finished Parsing XDC File [C:/Users/bryan/OneDrive - Nanyang Technological University/CZ1105-DIGITAL LOGIC/lab/lab 5/Lab5_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/bryan/OneDrive - Nanyang Technological University/CZ1105-DIGITAL LOGIC/lab/lab 5/Lab5_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab5_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab5_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1247.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1247.000 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1247.000 ; gain = 140.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1247.000 ; gain = 140.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1247.000 ; gain = 140.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1247.000 ; gain = 140.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1247.000 ; gain = 140.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1247.641 ; gain = 141.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1267.879 ; gain = 161.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1269.621 ; gain = 163.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1276.445 ; gain = 170.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1276.445 ; gain = 170.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1276.445 ; gain = 170.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1276.445 ; gain = 170.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1276.445 ; gain = 170.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1276.445 ; gain = 170.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     3|
|4     |LUT2   |     5|
|5     |LUT3   |     5|
|6     |LUT4   |     3|
|7     |LUT6   |     6|
|8     |FDRE   |    49|
|9     |IBUF   |     3|
|10    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1276.445 ; gain = 170.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1276.445 ; gain = 74.492
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1276.445 ; gain = 170.191
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1288.520 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1291.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1291.070 ; gain = 184.816
INFO: [Common 17-1381] The checkpoint 'C:/.PROGRAMMING/Verilog/CZ1105-Verilog/Lab5/Lab5.runs/synth_1/Lab5_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab5_top_utilization_synth.rpt -pb Lab5_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  6 12:58:27 2021...
