// Seed: 1775949647
module module_0 (
    output wand  id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  tri0  id_3
    , id_7,
    output wand  id_4,
    input  wire  id_5
);
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri id_3,
    input wor id_4,
    input supply1 id_5,
    output wire id_6,
    input tri id_7,
    input wand id_8,
    input tri0 id_9,
    input wand id_10
);
  wand id_12;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_6,
      id_5,
      id_6,
      id_5
  );
  assign modCall_1.id_3 = 0;
  wor  id_13;
  tri1 id_14 = 1 + 1'h0;
  always @(negedge 1 - 1 && id_0 or posedge id_13);
  wire id_15;
  assign id_14 = id_0;
endmodule
