# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1CA.srcs/sources_1/imports/new/adder.v" \
"../../../../project_1CA.srcs/sources_1/imports/new/alu.v" \
"../../../../project_1CA.srcs/sources_1/imports/new/alu_control.v" \
"../../../../project_1CA.srcs/sources_1/imports/new/control_unit.v" \
"../../../../project_1CA.srcs/sources_1/imports/new/cpu.v" \
"../../../../project_1CA.srcs/sources_1/imports/new/data_memory.v" \
"../../../../project_1CA.srcs/sources_1/imports/new/instruction_memory.v" \
"../../../../project_1CA.srcs/sources_1/imports/new/mux2_1_16.v" \
"../../../../project_1CA.srcs/sources_1/imports/new/program_counter.v" \
"../../../../project_1CA.srcs/sources_1/imports/new/register_file.v" \
"../../../../project_1CA.srcs/sources_1/new/seven_seg_display.v" \
"../../../../project_1CA.srcs/sources_1/imports/new/shift_left_1.v" \
"../../../../project_1CA.srcs/sources_1/imports/new/sign_extend.v" \
"../../../../project_1CA.srcs/sources_1/imports/new/cpu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
