#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jan 28 16:03:47 2022
# Process ID: 9660
# Current directory: C:/Users/Owner/Documents/HDL/VHDL/Lab-524/FSM-Digital-Lock-Design/Digital-Lock/Digital-Lock.runs/synth_1
# Command line: vivado.exe -log fsm.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fsm.tcl
# Log file: C:/Users/Owner/Documents/HDL/VHDL/Lab-524/FSM-Digital-Lock-Design/Digital-Lock/Digital-Lock.runs/synth_1/fsm.vds
# Journal file: C:/Users/Owner/Documents/HDL/VHDL/Lab-524/FSM-Digital-Lock-Design/Digital-Lock/Digital-Lock.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fsm.tcl -notrace
Command: synth_design -top fsm -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16980 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 597.383 ; gain = 178.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/Owner/Documents/HDL/VHDL/Lab-524/FSM-Digital-Lock-Design/Digital-Lock/Digital-Lock.srcs/sources_1/new/fsm.vhd:24]
WARNING: [Synth 8-614] signal 'current_state' is read in the process but is not in the sensitivity list [C:/Users/Owner/Documents/HDL/VHDL/Lab-524/FSM-Digital-Lock-Design/Digital-Lock/Digital-Lock.srcs/sources_1/new/fsm.vhd:190]
WARNING: [Synth 8-614] signal 'alarm_flag' is read in the process but is not in the sensitivity list [C:/Users/Owner/Documents/HDL/VHDL/Lab-524/FSM-Digital-Lock-Design/Digital-Lock/Digital-Lock.srcs/sources_1/new/fsm.vhd:190]
WARNING: [Synth 8-614] signal 'alarm_led' is read in the process but is not in the sensitivity list [C:/Users/Owner/Documents/HDL/VHDL/Lab-524/FSM-Digital-Lock-Design/Digital-Lock/Digital-Lock.srcs/sources_1/new/fsm.vhd:190]
WARNING: [Synth 8-614] signal 'flash_flag' is read in the process but is not in the sensitivity list [C:/Users/Owner/Documents/HDL/VHDL/Lab-524/FSM-Digital-Lock-Design/Digital-Lock/Digital-Lock.srcs/sources_1/new/fsm.vhd:190]
WARNING: [Synth 8-614] signal 'flash_led' is read in the process but is not in the sensitivity list [C:/Users/Owner/Documents/HDL/VHDL/Lab-524/FSM-Digital-Lock-Design/Digital-Lock/Digital-Lock.srcs/sources_1/new/fsm.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'fsm' (1#1) [C:/Users/Owner/Documents/HDL/VHDL/Lab-524/FSM-Digital-Lock-Design/Digital-Lock/Digital-Lock.srcs/sources_1/new/fsm.vhd:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 660.840 ; gain = 241.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 660.840 ; gain = 241.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 660.840 ; gain = 241.676
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'fsm'
WARNING: [Synth 8-327] inferring latch for variable 'led0_reg' [C:/Users/Owner/Documents/HDL/VHDL/Lab-524/FSM-Digital-Lock-Design/Digital-Lock/Digital-Lock.srcs/sources_1/new/fsm.vhd:195]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    lock |                             0001 |                             0000
                      s1 |                             1011 |                             0001
                      s2 |                             0100 |                             0010
                      s3 |                             0010 |                             0011
                  unlock |                             0000 |                             0100
                      r1 |                             1001 |                             1010
                      w1 |                             1100 |                             0101
                      r2 |                             0110 |                             1011
                      w2 |                             1010 |                             0110
                      r3 |                             0111 |                             1100
                      w3 |                             0101 |                             0111
                   alarm |                             1000 |                             1000
                      a1 |                             1101 |                             1001
                   reset |                             0011 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'fsm'
WARNING: [Synth 8-327] inferring latch for variable 'led1_reg' [C:/Users/Owner/Documents/HDL/VHDL/Lab-524/FSM-Digital-Lock-Design/Digital-Lock/Digital-Lock.srcs/sources_1/new/fsm.vhd:198]
WARNING: [Synth 8-327] inferring latch for variable 'led2_reg' [C:/Users/Owner/Documents/HDL/VHDL/Lab-524/FSM-Digital-Lock-Design/Digital-Lock/Digital-Lock.srcs/sources_1/new/fsm.vhd:199]
WARNING: [Synth 8-327] inferring latch for variable 'flash_flag_reg' [C:/Users/Owner/Documents/HDL/VHDL/Lab-524/FSM-Digital-Lock-Design/Digital-Lock/Digital-Lock.srcs/sources_1/new/fsm.vhd:215]
WARNING: [Synth 8-327] inferring latch for variable 'alarm_flag_reg' [C:/Users/Owner/Documents/HDL/VHDL/Lab-524/FSM-Digital-Lock-Design/Digital-Lock/Digital-Lock.srcs/sources_1/new/fsm.vhd:205]
WARNING: [Synth 8-327] inferring latch for variable 'alarm_led_reg' [C:/Users/Owner/Documents/HDL/VHDL/Lab-524/FSM-Digital-Lock-Design/Digital-Lock/Digital-Lock.srcs/sources_1/new/fsm.vhd:209]
WARNING: [Synth 8-327] inferring latch for variable 'flash_led_reg' [C:/Users/Owner/Documents/HDL/VHDL/Lab-524/FSM-Digital-Lock-Design/Digital-Lock/Digital-Lock.srcs/sources_1/new/fsm.vhd:220]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 660.840 ; gain = 241.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
	  14 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
	  14 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 827.691 ; gain = 408.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 830.609 ; gain = 411.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 830.801 ; gain = 411.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 830.801 ; gain = 411.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 830.801 ; gain = 411.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 830.801 ; gain = 411.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 830.801 ; gain = 411.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 830.801 ; gain = 411.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 830.801 ; gain = 411.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     3|
|3     |LUT4  |     5|
|4     |LUT5  |     8|
|5     |LUT6  |    12|
|6     |MUXF7 |     2|
|7     |FDRE  |     8|
|8     |LD    |     7|
|9     |LDCP  |     1|
|10    |IBUF  |     5|
|11    |OBUF  |     3|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    55|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 830.801 ; gain = 411.637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 830.801 ; gain = 411.637
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 830.801 ; gain = 411.637
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 948.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 7 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 948.371 ; gain = 553.055
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 948.371 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Owner/Documents/HDL/VHDL/Lab-524/FSM-Digital-Lock-Design/Digital-Lock/Digital-Lock.runs/synth_1/fsm.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fsm_utilization_synth.rpt -pb fsm_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 28 16:04:03 2022...
