/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [19:0] _02_;
  reg [2:0] _03_;
  wire [5:0] _04_;
  wire [8:0] _05_;
  wire [2:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [23:0] celloutsig_0_15z;
  wire [14:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [9:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire [5:0] celloutsig_0_39z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  reg [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [17:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [18:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [19:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~((celloutsig_0_34z | celloutsig_0_2z[2]) & (in_data[83] | celloutsig_0_4z));
  assign celloutsig_0_56z = ~((celloutsig_0_34z | celloutsig_0_5z) & (celloutsig_0_39z[1] | celloutsig_0_33z));
  assign celloutsig_0_7z = ~((celloutsig_0_4z | celloutsig_0_2z[0]) & (celloutsig_0_0z[2] | celloutsig_0_1z[3]));
  assign celloutsig_0_31z = celloutsig_0_18z | ~(celloutsig_0_15z[16]);
  assign celloutsig_0_38z = celloutsig_0_33z | ~(celloutsig_0_12z);
  assign celloutsig_1_3z = celloutsig_1_2z | ~(celloutsig_1_1z);
  assign celloutsig_1_17z = celloutsig_1_4z[3] | ~(celloutsig_1_12z[0]);
  assign celloutsig_0_51z = _00_ | celloutsig_0_12z;
  assign celloutsig_1_10z = celloutsig_1_2z | celloutsig_1_8z;
  assign celloutsig_0_18z = celloutsig_0_7z | celloutsig_0_34z;
  assign celloutsig_0_24z = celloutsig_0_18z | celloutsig_0_19z;
  assign celloutsig_0_27z = celloutsig_0_9z | celloutsig_0_34z;
  assign celloutsig_0_35z = _01_ ^ celloutsig_0_17z[0];
  assign celloutsig_1_1z = celloutsig_1_0z[4] ^ celloutsig_1_0z[13];
  assign celloutsig_1_7z = celloutsig_1_4z[1] ^ celloutsig_1_3z;
  assign celloutsig_1_8z = celloutsig_1_7z ^ celloutsig_1_0z[12];
  assign celloutsig_0_11z = celloutsig_0_4z ^ celloutsig_0_9z;
  assign celloutsig_0_57z = ~(celloutsig_0_12z ^ celloutsig_0_51z);
  assign celloutsig_1_0z = in_data[165:148] + in_data[173:156];
  assign celloutsig_1_14z = { celloutsig_1_9z[2:0], celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_7z } + { celloutsig_1_4z[4], celloutsig_1_4z };
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 3'h0;
    else _03_ <= { celloutsig_0_33z, celloutsig_0_27z, celloutsig_0_34z };
  reg [5:0] _27_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _27_ <= 6'h00;
    else _27_ <= { celloutsig_0_31z, celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_19z };
  assign { _04_[5:4], _00_, _04_[2:0] } = _27_;
  reg [6:0] _28_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _28_ <= 7'h00;
    else _28_ <= { celloutsig_0_22z[0], celloutsig_0_56z, celloutsig_0_0z, celloutsig_0_43z, celloutsig_0_43z };
  assign out_data[6:0] = _28_;
  reg [8:0] _29_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _29_ <= 9'h000;
    else _29_ <= { in_data[17:10], celloutsig_0_9z };
  assign { _05_[8:5], _01_, _05_[3:0] } = _29_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 20'h00000;
    else _02_ <= { celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_34z, celloutsig_0_27z, celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_24z };
  assign celloutsig_1_11z = { celloutsig_1_5z[3], celloutsig_1_3z, celloutsig_1_8z } & in_data[182:180];
  assign celloutsig_1_15z = in_data[113:108] & { in_data[158:154], celloutsig_1_6z };
  assign celloutsig_0_10z = { celloutsig_0_1z[3:2], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_34z, celloutsig_0_7z } & in_data[14:4];
  assign celloutsig_1_19z = { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_10z } / { 1'h1, in_data[149:146], celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_1z };
  assign celloutsig_0_8z = { celloutsig_0_1z[1], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_34z } / { 1'h1, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[61:58] / { 1'h1, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_11z[2:1], celloutsig_1_14z } === { celloutsig_1_5z[3:0], celloutsig_1_4z, celloutsig_1_4z[3:0], celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_0_12z = { celloutsig_0_7z, celloutsig_0_2z } === { celloutsig_0_6z[3:1], celloutsig_0_9z };
  assign celloutsig_0_34z = { celloutsig_0_1z[3:2], celloutsig_0_0z, celloutsig_0_2z } >= in_data[93:86];
  assign celloutsig_0_14z = { celloutsig_0_8z[3:2], celloutsig_0_5z, celloutsig_0_0z } >= { in_data[16:15], celloutsig_0_34z, celloutsig_0_2z };
  assign celloutsig_0_21z = { celloutsig_0_17z[2:0], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_1z } >= { celloutsig_0_15z[12:6], celloutsig_0_19z, celloutsig_0_7z };
  assign celloutsig_0_4z = in_data[12:0] > { in_data[44:36], celloutsig_0_1z };
  assign celloutsig_0_43z = { celloutsig_0_26z[6], celloutsig_0_25z, celloutsig_0_42z } > { celloutsig_0_22z[2], celloutsig_0_38z, celloutsig_0_35z };
  assign celloutsig_1_6z = { celloutsig_1_4z[3:0], celloutsig_1_2z } > celloutsig_1_4z;
  assign celloutsig_0_19z = { _05_[7:5], _01_, _05_[3:2], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_34z, celloutsig_0_0z } > { celloutsig_0_10z[8:4], celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_30z = { celloutsig_0_22z[2:1], celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_18z } <= { celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_28z };
  assign celloutsig_1_5z = celloutsig_1_1z ? in_data[121:117] : celloutsig_1_0z[14:10];
  assign celloutsig_1_12z = celloutsig_1_9z[6] ? { in_data[125], celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z, 1'h1, celloutsig_1_9z[5:0], celloutsig_1_6z } : { celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_13z = celloutsig_1_1z ? celloutsig_1_12z[5:1] : celloutsig_1_4z;
  assign celloutsig_0_15z = celloutsig_0_4z ? { in_data[72:65], celloutsig_0_34z, _05_[8:5], _01_, _05_[3:0], celloutsig_0_2z, celloutsig_0_2z } : { in_data[66:54], celloutsig_0_11z, celloutsig_0_34z, celloutsig_0_34z, celloutsig_0_7z, 2'h0, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_2z = celloutsig_0_1z[3] ? in_data[83:81] : celloutsig_0_0z;
  assign celloutsig_0_25z = { celloutsig_0_20z[3:2], celloutsig_0_4z } != { celloutsig_0_23z[2:1], celloutsig_0_12z };
  assign celloutsig_1_4z = in_data[171:167] | { celloutsig_1_0z[4:2], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_23z = celloutsig_0_0z | { celloutsig_0_22z[2], celloutsig_0_14z, celloutsig_0_34z };
  assign celloutsig_0_32z = celloutsig_0_25z & in_data[94];
  assign celloutsig_0_9z = celloutsig_0_8z[2] & celloutsig_0_0z[0];
  assign celloutsig_0_42z = | { _03_, celloutsig_0_30z, celloutsig_0_10z[8:6], celloutsig_0_4z };
  assign celloutsig_1_2z = | in_data[125:123];
  assign celloutsig_0_39z = { celloutsig_0_8z[4:0], celloutsig_0_14z } >> { celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_16z = { _05_[7:5], _01_, _05_[3:1], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_0z } >> { in_data[32:22], celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_15z[9:4], celloutsig_0_18z } >> { celloutsig_0_6z[4:1], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_1_9z = { in_data[132:131], celloutsig_1_5z } << { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_17z = { _05_[7:5], _01_, _05_[3:1] } << { celloutsig_0_16z[9:4], celloutsig_0_7z };
  assign celloutsig_0_22z = in_data[67:65] << { celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_5z };
  assign celloutsig_0_26z = { celloutsig_0_2z[1:0], celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_11z } << { in_data[59:52], celloutsig_0_5z, celloutsig_0_19z };
  assign celloutsig_0_0z = in_data[17:15] >>> in_data[26:24];
  always_latch
    if (!clkin_data[32]) celloutsig_0_6z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_6z = { celloutsig_0_34z, celloutsig_0_34z, celloutsig_0_2z };
  assign celloutsig_0_33z = ~((celloutsig_0_32z & celloutsig_0_16z[9]) | (celloutsig_0_25z & _02_[14]));
  assign celloutsig_1_16z = ~((celloutsig_1_9z[0] & celloutsig_1_8z) | (celloutsig_1_15z[0] & celloutsig_1_1z));
  assign celloutsig_0_28z = ~((celloutsig_0_10z[9] & celloutsig_0_7z) | (celloutsig_0_26z[7] & celloutsig_0_0z[0]));
  assign _04_[3] = _00_;
  assign _05_[4] = _01_;
  assign { out_data[128], out_data[115:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z };
endmodule
