Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2020/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_top_top glbl -prj top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s top 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/AESL_axi_s_data_IN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_data_IN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/AESL_axi_s_data_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_data_OUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/top_fft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fft
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/top_fft_fft_coeff_M_imag_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fft_fft_coeff_M_imag_V_rom
INFO: [VRFC 10-311] analyzing module top_fft_fft_coeff_M_imag_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/top_fft_fft_coeff_M_real_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fft_fft_coeff_M_real_V_rom
INFO: [VRFC 10-311] analyzing module top_fft_fft_coeff_M_real_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/top_hamming_coeff_M_real_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_hamming_coeff_M_real_V_rom
INFO: [VRFC 10-311] analyzing module top_hamming_coeff_M_real_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/top_mac_muladd_6ns_7ns_6ns_11_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mac_muladd_6ns_7ns_6ns_11_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module top_mac_muladd_6ns_7ns_6ns_11_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/top_matchedFilter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_matchedFilter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/top_matchedFilter_matchedFilter_coeff_M_imag_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_matchedFilter_matchedFilter_coeff_M_imag_V_rom
INFO: [VRFC 10-311] analyzing module top_matchedFilter_matchedFilter_coeff_M_imag_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/top_matchedFilter_matchedFilter_coeff_M_real_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_matchedFilter_matchedFilter_coeff_M_real_V_rom
INFO: [VRFC 10-311] analyzing module top_matchedFilter_matchedFilter_coeff_M_real_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/top_matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_matmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/top_matmul_pulseCanceler_coeff_M_real_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_matmul_pulseCanceler_coeff_M_real_V_rom
INFO: [VRFC 10-311] analyzing module top_matmul_pulseCanceler_coeff_M_real_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/top_mul_10s_32s_40_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_10s_32s_40_2_1_Multiplier_0
INFO: [VRFC 10-311] analyzing module top_mul_10s_32s_40_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/top_mul_9s_32s_40_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_9s_32s_40_2_1_Multiplier_1
INFO: [VRFC 10-311] analyzing module top_mul_9s_32s_40_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/top_real_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_real_V_ram
INFO: [VRFC 10-311] analyzing module top_real_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/top_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_regslice_both
INFO: [VRFC 10-311] analyzing module top_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Academics/BTP/Vitis/RadarProcessor/Radar_Processor/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.top_hamming_coeff_M_real_V_rom
Compiling module xil_defaultlib.top_hamming_coeff_M_real_V(DataW...
Compiling module xil_defaultlib.top_real_V_ram
Compiling module xil_defaultlib.top_real_V(DataWidth=32,AddressR...
Compiling module xil_defaultlib.top_matchedFilter_matchedFilter_...
Compiling module xil_defaultlib.top_matchedFilter_matchedFilter_...
Compiling module xil_defaultlib.top_matchedFilter_matchedFilter_...
Compiling module xil_defaultlib.top_matchedFilter_matchedFilter_...
Compiling module xil_defaultlib.top_matchedFilter
Compiling module xil_defaultlib.top_fft_fft_coeff_M_real_V_rom
Compiling module xil_defaultlib.top_fft_fft_coeff_M_real_V(DataW...
Compiling module xil_defaultlib.top_fft_fft_coeff_M_imag_V_rom
Compiling module xil_defaultlib.top_fft_fft_coeff_M_imag_V(DataW...
Compiling module xil_defaultlib.top_mac_muladd_6ns_7ns_6ns_11_4_...
Compiling module xil_defaultlib.top_mac_muladd_6ns_7ns_6ns_11_4_...
Compiling module xil_defaultlib.top_fft
Compiling module xil_defaultlib.top_matmul_pulseCanceler_coeff_M...
Compiling module xil_defaultlib.top_matmul_pulseCanceler_coeff_M...
Compiling module xil_defaultlib.top_matmul
Compiling module xil_defaultlib.top_mul_10s_32s_40_2_1_Multiplie...
Compiling module xil_defaultlib.top_mul_10s_32s_40_2_1(ID=1,NUM_...
Compiling module xil_defaultlib.top_mul_9s_32s_40_2_1_Multiplier...
Compiling module xil_defaultlib.top_mul_9s_32s_40_2_1(ID=1,NUM_S...
Compiling module xil_defaultlib.top_regslice_both
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.fifo(DEPTH=25040,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_data_IN
Compiling module xil_defaultlib.fifo(DEPTH=20032,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_data_OUT
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_top_top
Compiling module work.glbl
Built simulation snapshot top
