<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.7.0.96.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Sat Jun 11 13:28:36 2016


Command Line:  synthesis -f eP16_eP16_lattice.synproj -gui 

Synthesis options:
The -a option is LatticeXP2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LFXP2-5E.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : LatticeXP2

### Device  : LFXP2-5E

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

Optimization goal = Timing
Top-level module name = ep32_chip.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.7_x64/ispfpga/mg5a00/data (searchpath added)
-p C:/lscc/eP16VHDL/eP16 (searchpath added)
-p C:/lscc/eP16VHDL (searchpath added)
VHDL library = work
VHDL design file = C:/lscc/eP16VHDL/ep16.vhd
VHDL design file = C:/lscc/eP16VHDL/ep16_chip.vhd
VHDL design file = C:/lscc/eP16VHDL/gpio16.vhd
VHDL design file = C:/lscc/eP16VHDL/ram_memory.vhd
VHDL design file = C:/lscc/eP16VHDL/uart16.vhd
NGD file = eP16_eP16.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Analyzing Verilog file C:/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/lscc/eP16VHDL/eP16". VHDL-1504
Analyzing VHDL file c:/lscc/ep16vhdl/ep16.vhd. VHDL-1481
INFO - synthesis: c:/lscc/ep16vhdl/ep16.vhd(28): analyzing entity ep16. VHDL-1012
INFO - synthesis: c:/lscc/ep16vhdl/ep16.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file c:/lscc/ep16vhdl/ep16_chip.vhd. VHDL-1481
INFO - synthesis: c:/lscc/ep16vhdl/ep16_chip.vhd(33): analyzing entity ep32_chip. VHDL-1012
INFO - synthesis: c:/lscc/ep16vhdl/ep16_chip.vhd(49): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file c:/lscc/ep16vhdl/gpio16.vhd. VHDL-1481
INFO - synthesis: c:/lscc/ep16vhdl/gpio16.vhd(22): analyzing entity gpio. VHDL-1012
INFO - synthesis: c:/lscc/ep16vhdl/gpio16.vhd(40): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file c:/lscc/ep16vhdl/ram_memory.vhd. VHDL-1481
INFO - synthesis: c:/lscc/ep16vhdl/ram_memory.vhd(14): analyzing entity ram_memory. VHDL-1012
INFO - synthesis: c:/lscc/ep16vhdl/ram_memory.vhd(25): analyzing architecture structure. VHDL-1010
Analyzing VHDL file c:/lscc/ep16vhdl/uart16.vhd. VHDL-1481
INFO - synthesis: c:/lscc/ep16vhdl/uart16.vhd(26): analyzing entity uart. VHDL-1012
INFO - synthesis: c:/lscc/ep16vhdl/uart16.vhd(49): analyzing architecture behavioral. VHDL-1010
unit ep32_chip is not yet analyzed. VHDL-1485
c:/lscc/ep16vhdl/ep16_chip.vhd(33): executing ep32_chip(behavioral)

WARNING - synthesis: c:/lscc/ep16vhdl/ep16_chip.vhd(141): using initial value 'U' for cpu_ack_o since it is never assigned. VHDL-1303
WARNING - synthesis: c:/lscc/ep16vhdl/ep16_chip.vhd(153): using initial value 'U' for uart_cts since it is never assigned. VHDL-1303
WARNING - synthesis: c:/lscc/ep16vhdl/ep16_chip.vhd(46): replacing existing netlist ep32_chip(behavioral). VHDL-1205
Top module name (VHDL): ep32_chip
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5a00/data/mg5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.42.
Top-level module name = ep32_chip.
@Inferred core reset on ram net :s_stack

@Inferred core reset on ram net :r_stack




Core reset RAM implemented for net \cpu1/s_stack.
Core reset RAM implemented for net \cpu1/r_stack.
######## Found 2 RTL RAMs in the design.
######## Mapping RTL RAM \cpu1/s_stack to 10 Distributed blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM \cpu1/r_stack to 10 Distributed blocks in PSEUDO_DUAL_PORT Mode

######## Found 4 RTL RAMs in the design.
######## Mapping RTL RAM n1316 to 1 Distributed blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM n1313 to 1 Distributed blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM n1431 to 1 Distributed blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM n1428 to 1 Distributed blocks in PSEUDO_DUAL_PORT Mode

GSR instance connected to net arst_c.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in ep32_chip_drc.log.
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5a00/data/mg5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file eP16_eP16.ngd.

################### Begin Area Report (ep32_chip)######################
Number of register bits => 264 of 3864 (6 % )
BB => 16
CCU2B => 54
DP16KB => 4
DPR16X4B => 24
FD1P3AX => 221
FD1P3AY => 8
FD1P3IX => 4
FD1S3AX => 24
FD1S3AY => 2
FD1S3IX => 5
GSR => 1
IB => 8
INV => 1
L6MUX21 => 29
OB => 2
ORCALUT4 => 864
PFUMX => 172
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : aclk_c, loads : 289
  Net : aclk_N_55, loads : 4
Clock Enable Nets
Number of Clock Enables: 33
Top 10 highest fanout Clock Enables:
  Net : cpu1/aclk_c_enable_78, loads : 23
  Net : cpu1/tload, loads : 17
  Net : cpu1/rload, loads : 17
  Net : cpu1/aload, loads : 17
  Net : uart1/aclk_c_enable_108, loads : 16
  Net : uart1/aclk_c_enable_92, loads : 16
  Net : gpio1/aclk_c_enable_138, loads : 16
  Net : cpu1/iload, loads : 16
  Net : cpu1/pload, loads : 12
  Net : uart1/aclk_c_enable_75, loads : 11
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : cpu1/t_sel_0, loads : 100
  Net : cpu1/slot_2, loads : 51
  Net : cpu1/n8593, loads : 49
  Net : cpu1/n8653, loads : 44
  Net : cpu1/n8655, loads : 40
  Net : cpu1/aclk_c_enable_78, loads : 38
  Net : cpu1/t_sel_2, loads : 36
  Net : cpu1/memory_addr_1, loads : 34
  Net : cpu1/sp1_0, loads : 34
  Net : n1305, loads : 33
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets aclk_N_55]               |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets aclk_c]                  |  200.000 MHz|   42.935 MHz|    18 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 100.152  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 5.922  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
