/*==================================================================================================
*   Project              : RTD AUTOSAR 4.7
*   Platform             : CORTEXM
*   Peripheral           : C40
*   Dependencies         : None
*
*   Autosar Version      : 4.7.0
*   Autosar Revision     : ASR_REL_4_7_REV_0000
*   Autosar Conf.Variant :
*   SW Version           : 5.0.0
*   Build Version        : S32K3_RTD_5_0_0_D2408_ASR_REL_4_7_REV_0000_20241002
*
*   Copyright 2020 - 2024 NXP
*
*   NXP Confidential and Proprietary. This software is owned or controlled by NXP and may only be
*   used strictly in accordance with the applicable license terms. By expressly
*   accepting such terms or by downloading, installing, activating and/or otherwise
*   using the software, you are agreeing that you have read, and that you agree to
*   comply with and are bound by, such license terms. If you do not agree to be
*   bound by the applicable license terms, then you may not retain, install,
*   activate or otherwise use the software.
==================================================================================================*/

#ifndef MEM_43_INFLS_CFG_DEFINES_H
#define MEM_43_INFLS_CFG_DEFINES_H

/**
 * @file        Mem_43_INFLS_CfgDefines.h
 *
 * @addtogroup  MEM_43_INFLS Driver
 * implement    Mem_43_INFLS_CfgDefines.h_Artifact
 *
 * @{
 */

#ifdef __cplusplus
extern "C"{
#endif

/*==================================================================================================
*                                        INCLUDE FILES
* 1) system and project includes
* 2) needed interfaces from external units
* 3) internal and external interfaces from this unit
==================================================================================================*/


/*==================================================================================================
                               SOURCE FILE VERSION INFORMATION
==================================================================================================*/
#define MEM_43_INFLS_VENDOR_ID_CFG_DEFINES                           43
#define MEM_43_INFLS_AR_RELEASE_MAJOR_VERSION_CFG_DEFINES            4
#define MEM_43_INFLS_AR_RELEASE_MINOR_VERSION_CFG_DEFINES            7
#define MEM_43_INFLS_AR_RELEASE_REVISION_VERSION_CFG_DEFINES         0
#define MEM_43_INFLS_SW_MAJOR_VERSION_CFG_DEFINES                    5
#define MEM_43_INFLS_SW_MINOR_VERSION_CFG_DEFINES                    0
#define MEM_43_INFLS_SW_PATCH_VERSION_CFG_DEFINES                    0

/*==================================================================================================
                                      FILE VERSION CHECKS
==================================================================================================*/


/*==================================================================================================
                                       DEFINES AND MACROS
==================================================================================================*/

/* Define support for 32 or 64Bit address type */
#define MEM_43_INFLS_ADDRESSTYPE                              uint32
#define MEM_43_INFLS_LENGTHTYPE                               uint32

/* Number of configured Mem instances */
#define MEM_43_INFLS_MEM_INSTANCE_COUNT                       (1U)

/* Number of configured Mem Internal Units */
#define MEM_43_INFLS_INTERNAL_UNIT_COUNT                      (1U)

/* Pre-processor switch to enable and disable development error detection */
#define MEM_43_INFLS_DEV_ERROR_DETECT                         (STD_OFF)

/* Mem Hardware Compare Service Api */
#define MEM_43_INFLS_HW_COMPARE_SERVICE                       (STD_ON)
/* Mem Hardware UTest Mode Service Api */
#define MEM_43_INFLS_HW_UTESTMODE_SERVICE                     (STD_OFF)

/* Enable calculates CRC for items */
#define MEM_43_INFLS_CHECK_CFG_CRC                            (STD_ON)

/* Enable Multicore support when using MemAcc*/
#define MEM_43_INFLS_MULTICORE_ENABLED                        (STD_OFF)

/* Use the XRDC in RM module to config */
#define MEM_43_INFLS_USE_XRDC_CONFIG                          (STD_OFF)

#if (STD_ON == MEM_43_INFLS_HW_UTESTMODE_SERVICE)
/* Number of configured Utest Config */
#define MEM_43_INFLS_MEM_UTESTCONFIG_COUNT                    (0U)
#endif
/* STD_ON: Mem access code loaded on job start / unloaded on job end or error */
#define MEM_43_INFLS_AC_LOAD_ON_JOB_START                     (STD_OFF)

/* Enable Sync mode*/
#define MEM_43_INFLS_SYNC_MODE_ENABLE                         (STD_OFF)

#if (MEM_43_INFLS_AC_LOAD_ON_JOB_START == STD_ON)
    /* Cleaning cache after loading access code to RAM */
    #define MEM_43_INFLS_CLEAN_CACHE_AFTER_LOAD_AC            (STD_OFF)
#endif

#ifdef __cplusplus
}
#endif

/** @} */

#endif /* MEM_43_INFLS_CFG_DEFINES_H */

