
*** Running vivado
    with args -log dc_motor_encoder.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dc_motor_encoder.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source dc_motor_encoder.tcl -notrace
Command: synth_design -top dc_motor_encoder -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12180 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 355.992 ; gain = 98.809
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dc_motor_encoder' [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/sources_1/imports/new/dc_motor_encoder.vhd:62]
	Parameter init_d bound to: 4000000 - type: integer 
	Parameter com_dl bound to: 200000 - type: integer 
	Parameter com_ds bound to: 5000 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element mesaj_reg[0] was removed.  [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/sources_1/imports/new/dc_motor_encoder.vhd:624]
WARNING: [Synth 8-6014] Unused sequential element mesaj_reg[1] was removed.  [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/sources_1/imports/new/dc_motor_encoder.vhd:624]
WARNING: [Synth 8-6014] Unused sequential element mesaj_reg[2] was removed.  [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/sources_1/imports/new/dc_motor_encoder.vhd:624]
WARNING: [Synth 8-6014] Unused sequential element mesaj_reg[3] was removed.  [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/sources_1/imports/new/dc_motor_encoder.vhd:624]
WARNING: [Synth 8-6014] Unused sequential element mesaj_reg[4] was removed.  [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/sources_1/imports/new/dc_motor_encoder.vhd:624]
WARNING: [Synth 8-6014] Unused sequential element mesaj_reg[5] was removed.  [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/sources_1/imports/new/dc_motor_encoder.vhd:624]
WARNING: [Synth 8-6014] Unused sequential element mesaj_reg[6] was removed.  [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/sources_1/imports/new/dc_motor_encoder.vhd:624]
WARNING: [Synth 8-6014] Unused sequential element mesaj_reg[7] was removed.  [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/sources_1/imports/new/dc_motor_encoder.vhd:624]
INFO: [Synth 8-256] done synthesizing module 'dc_motor_encoder' (1#1) [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/sources_1/imports/new/dc_motor_encoder.vhd:62]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 411.168 ; gain = 153.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 411.168 ; gain = 153.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 411.168 ; gain = 153.984
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'enab'. [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'enab'. [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dc_motor_encoder_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dc_motor_encoder_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 719.191 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 719.191 ; gain = 462.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 719.191 ; gain = 462.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 719.191 ; gain = 462.008
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'i_reg' in module 'dc_motor_encoder'
INFO: [Synth 8-802] inferred FSM for state register 'adim_lcd_reg' in module 'dc_motor_encoder'
INFO: [Synth 8-5546] ROM "clock_1khz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "D" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adim" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sayac" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adim_lcd" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE12 |                            00000 |                            00000
                 iSTATE8 |                            00001 |                            00001
                 iSTATE6 |                            00010 |                            00010
                 iSTATE4 |                            00011 |                            00011
                iSTATE22 |                            00100 |                            00100
                iSTATE20 |                            00101 |                            00101
                iSTATE16 |                            00110 |                            00110
                iSTATE14 |                            00111 |                            00111
                iSTATE19 |                            01000 |                            01000
                iSTATE18 |                            01001 |                            01001
                iSTATE13 |                            01010 |                            01010
                iSTATE11 |                            01011 |                            01011
                 iSTATE1 |                            01100 |                            01100
                 iSTATE0 |                            01101 |                            01101
                  iSTATE |                            01110 |                            01110
                iSTATE21 |                            01111 |                            01111
                 iSTATE7 |                            10000 |                            10000
                 iSTATE5 |                            10001 |                            10001
                 iSTATE3 |                            10010 |                            10010
                 iSTATE2 |                            10011 |                            10011
                iSTATE17 |                            10100 |                            10100
                iSTATE15 |                            10101 |                            10101
                iSTATE10 |                            10110 |                            10110
                 iSTATE9 |                            10111 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'adim_lcd_reg' using encoding 'sequential' in module 'dc_motor_encoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                             0001 |                               00
                 iSTATE1 |                             0010 |                               01
                 iSTATE2 |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_reg' using encoding 'one-hot' in module 'dc_motor_encoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 719.191 ; gain = 462.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     36 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
	  32 Input     36 Bit        Muxes := 2     
	   4 Input     36 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
	   4 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 3     
	  24 Input     26 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  24 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  24 Input      1 Bit        Muxes := 4     
	  32 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dc_motor_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     36 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
	  32 Input     36 Bit        Muxes := 2     
	   4 Input     36 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
	   4 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 3     
	  24 Input     26 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  24 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  24 Input      1 Bit        Muxes := 4     
	  32 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "clock_1khz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adim_reg[5] )
WARNING: [Synth 8-3332] Sequential element (adim_reg[5]) is unused and will be removed from module dc_motor_encoder.
WARNING: [Synth 8-3332] Sequential element (butun_vector_reg[35]) is unused and will be removed from module dc_motor_encoder.
WARNING: [Synth 8-3332] Sequential element (butun_vector_reg[34]) is unused and will be removed from module dc_motor_encoder.
WARNING: [Synth 8-3332] Sequential element (butun_vector_reg[33]) is unused and will be removed from module dc_motor_encoder.
WARNING: [Synth 8-3332] Sequential element (butun_vector_reg[32]) is unused and will be removed from module dc_motor_encoder.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 719.191 ; gain = 462.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+------------+---------------+----------------+
|Module Name      | RTL Object | Depth x Width | Implemented As | 
+-----------------+------------+---------------+----------------+
|dc_motor_encoder | adim       | 32x6          | LUT            | 
+-----------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 738.023 ; gain = 480.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 767.609 ; gain = 510.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 776.633 ; gain = 519.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 776.633 ; gain = 519.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 776.633 ; gain = 519.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 776.633 ; gain = 519.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 776.633 ; gain = 519.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 776.633 ; gain = 519.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 776.633 ; gain = 519.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    31|
|3     |LUT1   |     5|
|4     |LUT2   |    16|
|5     |LUT3   |    41|
|6     |LUT4   |    29|
|7     |LUT5   |    38|
|8     |LUT6   |    55|
|9     |FDRE   |   169|
|10    |IBUF   |     7|
|11    |OBUF   |     9|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   401|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 776.633 ; gain = 519.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 776.633 ; gain = 211.426
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 776.633 ; gain = 519.449
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 15 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 776.633 ; gain = 532.461
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.runs/synth_1/dc_motor_encoder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dc_motor_encoder_utilization_synth.rpt -pb dc_motor_encoder_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 776.633 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 25 15:30:50 2019...

*** Running vivado
    with args -log dc_motor_encoder.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dc_motor_encoder.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source dc_motor_encoder.tcl -notrace
Command: synth_design -top dc_motor_encoder -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11980 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 355.668 ; gain = 98.738
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dc_motor_encoder' [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/sources_1/imports/new/dc_motor_encoder.vhd:62]
	Parameter init_d bound to: 4000000 - type: integer 
	Parameter com_dl bound to: 200000 - type: integer 
	Parameter com_ds bound to: 5000 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element mesaj_reg[0] was removed.  [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/sources_1/imports/new/dc_motor_encoder.vhd:624]
WARNING: [Synth 8-6014] Unused sequential element mesaj_reg[1] was removed.  [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/sources_1/imports/new/dc_motor_encoder.vhd:624]
WARNING: [Synth 8-6014] Unused sequential element mesaj_reg[2] was removed.  [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/sources_1/imports/new/dc_motor_encoder.vhd:624]
WARNING: [Synth 8-6014] Unused sequential element mesaj_reg[3] was removed.  [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/sources_1/imports/new/dc_motor_encoder.vhd:624]
WARNING: [Synth 8-6014] Unused sequential element mesaj_reg[4] was removed.  [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/sources_1/imports/new/dc_motor_encoder.vhd:624]
WARNING: [Synth 8-6014] Unused sequential element mesaj_reg[5] was removed.  [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/sources_1/imports/new/dc_motor_encoder.vhd:624]
WARNING: [Synth 8-6014] Unused sequential element mesaj_reg[6] was removed.  [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/sources_1/imports/new/dc_motor_encoder.vhd:624]
WARNING: [Synth 8-6014] Unused sequential element mesaj_reg[7] was removed.  [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/sources_1/imports/new/dc_motor_encoder.vhd:624]
INFO: [Synth 8-256] done synthesizing module 'dc_motor_encoder' (1#1) [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/sources_1/imports/new/dc_motor_encoder.vhd:62]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 410.730 ; gain = 153.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 410.730 ; gain = 153.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 410.730 ; gain = 153.801
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'enab'. [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'enab'. [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dc_motor_encoder_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dc_motor_encoder_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 718.500 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 718.500 ; gain = 461.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 718.500 ; gain = 461.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 718.500 ; gain = 461.570
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'i_reg' in module 'dc_motor_encoder'
INFO: [Synth 8-802] inferred FSM for state register 'adim_lcd_reg' in module 'dc_motor_encoder'
INFO: [Synth 8-5546] ROM "clock_1khz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "D" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adim" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sayac" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adim_lcd" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE12 |                            00000 |                            00000
                 iSTATE8 |                            00001 |                            00001
                 iSTATE6 |                            00010 |                            00010
                 iSTATE4 |                            00011 |                            00011
                iSTATE22 |                            00100 |                            00100
                iSTATE20 |                            00101 |                            00101
                iSTATE16 |                            00110 |                            00110
                iSTATE14 |                            00111 |                            00111
                iSTATE19 |                            01000 |                            01000
                iSTATE18 |                            01001 |                            01001
                iSTATE13 |                            01010 |                            01010
                iSTATE11 |                            01011 |                            01011
                 iSTATE1 |                            01100 |                            01100
                 iSTATE0 |                            01101 |                            01101
                  iSTATE |                            01110 |                            01110
                iSTATE21 |                            01111 |                            01111
                 iSTATE7 |                            10000 |                            10000
                 iSTATE5 |                            10001 |                            10001
                 iSTATE3 |                            10010 |                            10010
                 iSTATE2 |                            10011 |                            10011
                iSTATE17 |                            10100 |                            10100
                iSTATE15 |                            10101 |                            10101
                iSTATE10 |                            10110 |                            10110
                 iSTATE9 |                            10111 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'adim_lcd_reg' using encoding 'sequential' in module 'dc_motor_encoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                             0001 |                               00
                 iSTATE1 |                             0010 |                               01
                 iSTATE2 |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_reg' using encoding 'one-hot' in module 'dc_motor_encoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 718.500 ; gain = 461.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     36 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               36 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
	  32 Input     36 Bit        Muxes := 2     
	   4 Input     36 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
	   4 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 3     
	  24 Input     26 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  24 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  24 Input      1 Bit        Muxes := 4     
	  32 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dc_motor_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     36 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               36 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
	  32 Input     36 Bit        Muxes := 2     
	   4 Input     36 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
	   4 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 3     
	  24 Input     26 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  24 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  24 Input      1 Bit        Muxes := 4     
	  32 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "clock_1khz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adim_reg[5] )
WARNING: [Synth 8-3332] Sequential element (adim_reg[5]) is unused and will be removed from module dc_motor_encoder.
WARNING: [Synth 8-3332] Sequential element (butun_vector_reg[35]) is unused and will be removed from module dc_motor_encoder.
WARNING: [Synth 8-3332] Sequential element (butun_vector_reg[34]) is unused and will be removed from module dc_motor_encoder.
WARNING: [Synth 8-3332] Sequential element (butun_vector_reg[33]) is unused and will be removed from module dc_motor_encoder.
WARNING: [Synth 8-3332] Sequential element (butun_vector_reg[32]) is unused and will be removed from module dc_motor_encoder.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 718.500 ; gain = 461.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+------------+---------------+----------------+
|Module Name      | RTL Object | Depth x Width | Implemented As | 
+-----------------+------------+---------------+----------------+
|dc_motor_encoder | adim       | 32x6          | LUT            | 
+-----------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 737.066 ; gain = 480.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 766.547 ; gain = 509.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 775.574 ; gain = 518.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 775.574 ; gain = 518.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 775.574 ; gain = 518.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 775.574 ; gain = 518.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 775.574 ; gain = 518.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 775.574 ; gain = 518.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 775.574 ; gain = 518.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    31|
|3     |LUT1   |     5|
|4     |LUT2   |    16|
|5     |LUT3   |    38|
|6     |LUT4   |    25|
|7     |LUT5   |    40|
|8     |LUT6   |    60|
|9     |FDRE   |   168|
|10    |IBUF   |     7|
|11    |OBUF   |     9|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   400|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 775.574 ; gain = 518.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 775.574 ; gain = 210.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 775.574 ; gain = 518.645
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 15 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 775.574 ; gain = 531.656
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/PROJECTs/fpga-iot/dc_motor_encoder_yeni/dc_motor_encoder_yeni.runs/synth_1/dc_motor_encoder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dc_motor_encoder_utilization_synth.rpt -pb dc_motor_encoder_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 775.574 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 25 15:41:03 2019...
