{"vcs1":{"timestamp_begin":1733716473.401579093, "rt":1.40, "ut":0.42, "st":0.07}}
{"vcselab":{"timestamp_begin":1733716474.861231856, "rt":0.70, "ut":0.25, "st":0.05}}
{"link":{"timestamp_begin":1733716475.613350807, "rt":0.91, "ut":0.10, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733716473.025346094}
{"VCS_COMP_START_TIME": 1733716473.025346094}
{"VCS_COMP_END_TIME": 1733716477.091265887}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all MLP.sv MLP_tb.v DotProduct.sv MultAccumulate.v denselayer.sv FPU_IP/FPU.v FPU_IP/post_norm.v FPU_IP/pre_norm_fmul.v FPU_IP/pre_norm.v FPU_IP/primitives.v FPU_IP/except.v"}
{"vcs1": {"peak_mem": 377532}}
{"vcselab": {"peak_mem": 254192}}
