# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 24
attribute \src "dut.sv:4.1-23.10"
attribute \cells_not_processed 1
module \aes_key_expand_128
  wire width 4 $auto$rtlil.cc:3008:Xor$11
  wire width 4 $auto$rtlil.cc:3008:Xor$13
  wire width 4 $auto$rtlil.cc:3008:Xor$17
  wire width 4 $auto$rtlil.cc:3008:Xor$19
  wire width 4 $auto$rtlil.cc:3008:Xor$21
  wire width 4 $auto$rtlil.cc:3008:Xor$7
  wire width 4 $auto$rtlil.cc:3094:Mux$15
  wire width 4 $auto$rtlil.cc:3094:Mux$23
  wire width 4 $auto$rtlil.cc:3094:Mux$5
  wire width 4 $auto$rtlil.cc:3094:Mux$9
  wire width 2 $memwr$\w$addr$1
  wire width 4 $memwr$\w$data$2
  wire $memwr$\w$en$3
  attribute \src "dut.sv:4.27-4.30"
  wire input 1 \clk
  attribute \src "dut.sv:4.37-4.40"
  wire width 16 input 3 \key
  attribute \src "dut.sv:4.32-4.35"
  wire input 2 \kld
  wire width 4 \memrd_w_DATA
  wire width 4 \memrd_w_DATA_1
  wire width 4 \memrd_w_DATA_10
  wire width 4 \memrd_w_DATA_11
  wire width 4 \memrd_w_DATA_12
  wire width 4 \memrd_w_DATA_13
  wire width 4 \memrd_w_DATA_2
  wire width 4 \memrd_w_DATA_3
  wire width 4 \memrd_w_DATA_4
  wire width 4 \memrd_w_DATA_5
  wire width 4 \memrd_w_DATA_6
  wire width 4 \memrd_w_DATA_7
  wire width 4 \memrd_w_DATA_8
  wire width 4 \memrd_w_DATA_9
  attribute \src "dut.sv:4.42-4.46"
  wire width 4 output 4 \wo_0
  attribute \src "dut.sv:4.48-4.52"
  wire width 4 output 5 \wo_1
  attribute \src "dut.sv:4.54-4.58"
  wire width 4 output 6 \wo_2
  attribute \src "dut.sv:4.60-4.64"
  wire width 4 output 7 \wo_3
  attribute \src "dut.sv:9.11-9.12"
  memory width 4 size 4 \w
  cell $xor $auto$expression.cpp:477:import_operation$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \memrd_w_DATA_3
    connect \B \memrd_w_DATA_4
    connect \Y $auto$rtlil.cc:3008:Xor$11
  end
  cell $xor $auto$expression.cpp:477:import_operation$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A $auto$rtlil.cc:3008:Xor$11
    connect \B \memrd_w_DATA_5
    connect \Y $auto$rtlil.cc:3008:Xor$13
  end
  cell $xor $auto$expression.cpp:477:import_operation$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \memrd_w_DATA_6
    connect \B \memrd_w_DATA_7
    connect \Y $auto$rtlil.cc:3008:Xor$17
  end
  cell $xor $auto$expression.cpp:477:import_operation$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A $auto$rtlil.cc:3008:Xor$17
    connect \B \memrd_w_DATA_8
    connect \Y $auto$rtlil.cc:3008:Xor$19
  end
  cell $xor $auto$expression.cpp:477:import_operation$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A $auto$rtlil.cc:3008:Xor$19
    connect \B \memrd_w_DATA_9
    connect \Y $auto$rtlil.cc:3008:Xor$21
  end
  cell $xor $auto$expression.cpp:477:import_operation$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \memrd_w_DATA_1
    connect \B \memrd_w_DATA_2
    connect \Y $auto$rtlil.cc:3008:Xor$7
  end
  cell $mux $auto$expression.cpp:734:import_operation$14
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:3008:Xor$13
    connect \B \key [7:4]
    connect \S \kld
    connect \Y $auto$rtlil.cc:3094:Mux$15
  end
  cell $mux $auto$expression.cpp:734:import_operation$22
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:3008:Xor$21
    connect \B \key [3:0]
    connect \S \kld
    connect \Y $auto$rtlil.cc:3094:Mux$23
  end
  cell $mux $auto$expression.cpp:734:import_operation$4
    parameter \WIDTH 4
    connect \A \memrd_w_DATA
    connect \B \key [15:12]
    connect \S \kld
    connect \Y $auto$rtlil.cc:3094:Mux$5
  end
  cell $mux $auto$expression.cpp:734:import_operation$8
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:3008:Xor$7
    connect \B \key [11:8]
    connect \S \kld
    connect \Y $auto$rtlil.cc:3094:Mux$9
  end
  attribute \src "dut.sv:17.31-17.32"
  cell $memrd \memrd_w
    parameter \ABITS 64
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\w"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \CLK 1'x
    connect \DATA \memrd_w_DATA
    connect \EN 1'1
  end
  attribute \src "dut.sv:18.31-18.32"
  cell $memrd \memrd_w_1
    parameter \ABITS 64
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\w"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \CLK 1'x
    connect \DATA \memrd_w_DATA_1
    connect \EN 1'1
  end
  attribute \src "dut.sv:11.17-11.18"
  cell $memrd \memrd_w_10
    parameter \ABITS 64
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\w"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \CLK 1'x
    connect \DATA \memrd_w_DATA_10
    connect \EN 1'1
  end
  attribute \src "dut.sv:12.17-12.18"
  cell $memrd \memrd_w_11
    parameter \ABITS 64
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\w"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \CLK 1'x
    connect \DATA \memrd_w_DATA_11
    connect \EN 1'1
  end
  attribute \src "dut.sv:13.17-13.18"
  cell $memrd \memrd_w_12
    parameter \ABITS 64
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\w"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR 64'0000000000000000000000000000000000000000000000000000000000000010
    connect \CLK 1'x
    connect \DATA \memrd_w_DATA_12
    connect \EN 1'1
  end
  attribute \src "dut.sv:14.17-14.18"
  cell $memrd \memrd_w_13
    parameter \ABITS 64
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\w"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR 64'0000000000000000000000000000000000000000000000000000000000000011
    connect \CLK 1'x
    connect \DATA \memrd_w_DATA_13
    connect \EN 1'1
  end
  attribute \src "dut.sv:18.36-18.37"
  cell $memrd \memrd_w_2
    parameter \ABITS 64
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\w"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \CLK 1'x
    connect \DATA \memrd_w_DATA_2
    connect \EN 1'1
  end
  attribute \src "dut.sv:19.31-19.32"
  cell $memrd \memrd_w_3
    parameter \ABITS 64
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\w"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \CLK 1'x
    connect \DATA \memrd_w_DATA_3
    connect \EN 1'1
  end
  attribute \src "dut.sv:19.36-19.37"
  cell $memrd \memrd_w_4
    parameter \ABITS 64
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\w"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \CLK 1'x
    connect \DATA \memrd_w_DATA_4
    connect \EN 1'1
  end
  attribute \src "dut.sv:19.41-19.42"
  cell $memrd \memrd_w_5
    parameter \ABITS 64
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\w"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR 64'0000000000000000000000000000000000000000000000000000000000000010
    connect \CLK 1'x
    connect \DATA \memrd_w_DATA_5
    connect \EN 1'1
  end
  attribute \src "dut.sv:20.31-20.32"
  cell $memrd \memrd_w_6
    parameter \ABITS 64
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\w"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \CLK 1'x
    connect \DATA \memrd_w_DATA_6
    connect \EN 1'1
  end
  attribute \src "dut.sv:20.36-20.37"
  cell $memrd \memrd_w_7
    parameter \ABITS 64
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\w"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \CLK 1'x
    connect \DATA \memrd_w_DATA_7
    connect \EN 1'1
  end
  attribute \src "dut.sv:20.41-20.42"
  cell $memrd \memrd_w_8
    parameter \ABITS 64
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\w"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR 64'0000000000000000000000000000000000000000000000000000000000000010
    connect \CLK 1'x
    connect \DATA \memrd_w_DATA_8
    connect \EN 1'1
  end
  attribute \src "dut.sv:20.46-20.47"
  cell $memrd \memrd_w_9
    parameter \ABITS 64
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\w"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR 64'0000000000000000000000000000000000000000000000000000000000000011
    connect \CLK 1'x
    connect \DATA \memrd_w_DATA_9
    connect \EN 1'1
  end
  attribute \always_ff 1
  attribute \src "dut.sv:16.1-21.4"
  process $proc$dut.sv:16$1
    assign $memwr$\w$en$3 1'0
    assign $memwr$\w$addr$1 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $memwr$\w$data$2 $auto$rtlil.cc:3094:Mux$5
    assign $memwr$\w$en$3 1'1
    assign $memwr$\w$addr$1 64'0000000000000000000000000000000000000000000000000000000000000001
    assign $memwr$\w$data$2 $auto$rtlil.cc:3094:Mux$9
    assign $memwr$\w$en$3 1'1
    assign $memwr$\w$addr$1 64'0000000000000000000000000000000000000000000000000000000000000010
    assign $memwr$\w$data$2 $auto$rtlil.cc:3094:Mux$15
    assign $memwr$\w$en$3 1'1
    assign $memwr$\w$addr$1 64'0000000000000000000000000000000000000000000000000000000000000011
    assign $memwr$\w$data$2 $auto$rtlil.cc:3094:Mux$23
    assign $memwr$\w$en$3 1'1
    sync posedge \clk
      memwr \w $memwr$\w$addr$1 $memwr$\w$data$2 { $memwr$\w$en$3 $memwr$\w$en$3 $memwr$\w$en$3 $memwr$\w$en$3 } 0'x
  end
  connect \wo_0 \memrd_w_DATA_10
  connect \wo_1 \memrd_w_DATA_11
  connect \wo_2 \memrd_w_DATA_12
  connect \wo_3 \memrd_w_DATA_13
end
