LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY shiftreg IS
	PORT (
		Clk, Clr, SL, SR, S1, S0 : IN STD_LOGIC;
		P : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		Q : INOUT STD_LOGIC_VECTOR(3 DOWNTO 0));
END shiftreg;

ARCHITECTURE behavioral OF shiftreg IS
signal temp : STD_LOGIC_VECTOR(3 DOWNTO 0);
BEGIN
	PROCESS (Clk)
		variable v_both : std_logic_vector(1 downto 0);
	BEGIN
	  temp <= "0000";
	  v_both := S1 & S0;
		IF Clr = '0' THEN
			Q <= "0000" AFTER 22ns;
		ELSIF rising_edge(Clk) THEN
			CASE v_both IS
				WHEN "10" =>
					temp <= Q;
					Q(1) <= temp(0);
					Q(2) <= temp(1);
					Q(3) <= temp(2);
					Q(0) <= SL AFTER 22ns;
				WHEN "01" =>
					temp <= Q;
					temp(0) <= temp(1);
					temp(1) <= temp(2);
					temp(2) <= temp(3);
					temp(3) <= SR;
					Q <= temp AFTER 22ns;
				WHEN "11" =>
					temp <= P;
					Q <= temp AFTER 22ns;
				WHEN OTHERS =>
					Q <= temp AFTER 22ns;
				END CASE;
		END IF;
	END PROCESS;
END behavioral;

