// Seed: 3932029561
module module_0 (
    input  tri0  id_0,
    output tri0  id_1,
    input  wand  id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    output logic id_5,
    input  wor   id_6,
    output uwire id_7,
    output tri0  id_8
);
  task id_10;
    if (id_6) id_5 <= 1'h0;
  endtask
  assign id_10 = 1;
  assign id_7  = id_10;
endmodule
module module_1 (
    input logic id_0,
    input supply0 id_1,
    output logic id_2,
    input tri0 id_3,
    input tri0 id_4
);
  always id_2 <= id_0;
  wire id_6, id_7;
  assign id_7 = id_1;
  assign id_2 = 1;
  tri id_8;
  wor id_9;
  assign id_8 = id_1;
  always id_9 = id_8;
  module_0(
      id_3, id_9, id_1, id_9, id_6, id_2, id_7, id_7, id_8
  );
  tri0 id_10;
  wire id_11, id_12;
  wire id_13, id_14;
  assign id_10 = 1;
endmodule
