// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="QuantumMonteCarloU50_QuantumMonteCarloU50,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu50-fsvh2104-2-e,HLS_INPUT_CLOCK=3.333000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.433090,HLS_SYN_LAT=9743536,HLS_SYN_TPT=none,HLS_SYN_MEM=184,HLS_SYN_DSP=0,HLS_SYN_FF=1125610,HLS_SYN_LUT=633359,HLS_VERSION=2021_1}" *)

module QuantumMonteCarloU50 (
        ap_clk,
        ap_rst_n,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 88'd1;
parameter    ap_ST_fsm_state2 = 88'd2;
parameter    ap_ST_fsm_state3 = 88'd4;
parameter    ap_ST_fsm_state4 = 88'd8;
parameter    ap_ST_fsm_state5 = 88'd16;
parameter    ap_ST_fsm_state6 = 88'd32;
parameter    ap_ST_fsm_state7 = 88'd64;
parameter    ap_ST_fsm_state8 = 88'd128;
parameter    ap_ST_fsm_state9 = 88'd256;
parameter    ap_ST_fsm_state10 = 88'd512;
parameter    ap_ST_fsm_state11 = 88'd1024;
parameter    ap_ST_fsm_state12 = 88'd2048;
parameter    ap_ST_fsm_state13 = 88'd4096;
parameter    ap_ST_fsm_state14 = 88'd8192;
parameter    ap_ST_fsm_state15 = 88'd16384;
parameter    ap_ST_fsm_state16 = 88'd32768;
parameter    ap_ST_fsm_state17 = 88'd65536;
parameter    ap_ST_fsm_state18 = 88'd131072;
parameter    ap_ST_fsm_state19 = 88'd262144;
parameter    ap_ST_fsm_state20 = 88'd524288;
parameter    ap_ST_fsm_state21 = 88'd1048576;
parameter    ap_ST_fsm_state22 = 88'd2097152;
parameter    ap_ST_fsm_state23 = 88'd4194304;
parameter    ap_ST_fsm_state24 = 88'd8388608;
parameter    ap_ST_fsm_state25 = 88'd16777216;
parameter    ap_ST_fsm_state26 = 88'd33554432;
parameter    ap_ST_fsm_state27 = 88'd67108864;
parameter    ap_ST_fsm_state28 = 88'd134217728;
parameter    ap_ST_fsm_state29 = 88'd268435456;
parameter    ap_ST_fsm_state30 = 88'd536870912;
parameter    ap_ST_fsm_state31 = 88'd1073741824;
parameter    ap_ST_fsm_state32 = 88'd2147483648;
parameter    ap_ST_fsm_state33 = 88'd4294967296;
parameter    ap_ST_fsm_state34 = 88'd8589934592;
parameter    ap_ST_fsm_state35 = 88'd17179869184;
parameter    ap_ST_fsm_state36 = 88'd34359738368;
parameter    ap_ST_fsm_state37 = 88'd68719476736;
parameter    ap_ST_fsm_state38 = 88'd137438953472;
parameter    ap_ST_fsm_state39 = 88'd274877906944;
parameter    ap_ST_fsm_state40 = 88'd549755813888;
parameter    ap_ST_fsm_state41 = 88'd1099511627776;
parameter    ap_ST_fsm_state42 = 88'd2199023255552;
parameter    ap_ST_fsm_state43 = 88'd4398046511104;
parameter    ap_ST_fsm_state44 = 88'd8796093022208;
parameter    ap_ST_fsm_state45 = 88'd17592186044416;
parameter    ap_ST_fsm_state46 = 88'd35184372088832;
parameter    ap_ST_fsm_state47 = 88'd70368744177664;
parameter    ap_ST_fsm_state48 = 88'd140737488355328;
parameter    ap_ST_fsm_state49 = 88'd281474976710656;
parameter    ap_ST_fsm_state50 = 88'd562949953421312;
parameter    ap_ST_fsm_state51 = 88'd1125899906842624;
parameter    ap_ST_fsm_state52 = 88'd2251799813685248;
parameter    ap_ST_fsm_state53 = 88'd4503599627370496;
parameter    ap_ST_fsm_state54 = 88'd9007199254740992;
parameter    ap_ST_fsm_state55 = 88'd18014398509481984;
parameter    ap_ST_fsm_state56 = 88'd36028797018963968;
parameter    ap_ST_fsm_state57 = 88'd72057594037927936;
parameter    ap_ST_fsm_state58 = 88'd144115188075855872;
parameter    ap_ST_fsm_state59 = 88'd288230376151711744;
parameter    ap_ST_fsm_state60 = 88'd576460752303423488;
parameter    ap_ST_fsm_state61 = 88'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 88'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 88'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 88'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 88'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 88'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 88'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 88'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 88'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 88'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 88'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 88'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 88'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 88'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 88'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 88'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 88'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 88'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 88'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 88'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 88'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 88'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 88'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 88'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 88'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 88'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 88'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 88'd154742504910672534362390528;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM2_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM2_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_USER_VALUE = 0;
parameter    C_M_AXI_GMEM2_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM2_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM3_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM3_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM3_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_USER_VALUE = 0;
parameter    C_M_AXI_GMEM3_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM3_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_GMEM2_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_GMEM3_WSTRB_WIDTH = (512 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_AWADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_AWID;
output  [7:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [C_M_AXI_GMEM2_AWUSER_WIDTH - 1:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_WDATA;
output  [C_M_AXI_GMEM2_WSTRB_WIDTH - 1:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_WID;
output  [C_M_AXI_GMEM2_WUSER_WIDTH - 1:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_ARADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_ARID;
output  [7:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [C_M_AXI_GMEM2_ARUSER_WIDTH - 1:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_RID;
input  [C_M_AXI_GMEM2_RUSER_WIDTH - 1:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_BID;
input  [C_M_AXI_GMEM2_BUSER_WIDTH - 1:0] m_axi_gmem2_BUSER;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_AWADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_AWID;
output  [7:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [C_M_AXI_GMEM3_AWUSER_WIDTH - 1:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_WDATA;
output  [C_M_AXI_GMEM3_WSTRB_WIDTH - 1:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_WID;
output  [C_M_AXI_GMEM3_WUSER_WIDTH - 1:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_ARADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_ARID;
output  [7:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [C_M_AXI_GMEM3_ARUSER_WIDTH - 1:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_RID;
input  [C_M_AXI_GMEM3_RUSER_WIDTH - 1:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_BID;
input  [C_M_AXI_GMEM3_BUSER_WIDTH - 1:0] m_axi_gmem3_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
wire    ap_continue;
reg    ap_done_reg;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [87:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] trotters;
wire   [63:0] Jcoup;
wire   [63:0] h;
wire   [31:0] Jperp;
wire   [31:0] Beta;
wire   [63:0] logRand;
reg    gmem2_blk_n_AR;
wire    ap_CS_fsm_state7;
reg    gmem2_blk_n_R;
wire    ap_CS_fsm_state77;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state78;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state79;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state80;
reg    gmem3_blk_n_AR;
reg    gmem3_blk_n_R;
wire    ap_CS_fsm_state3;
reg   [57:0] trunc_ln_reg_1533;
wire    ap_CS_fsm_state5;
wire   [31:0] grp_fu_664_p2;
reg   [31:0] dHTunnel_reg_1569;
wire   [5:0] trunc_ln243_fu_684_p1;
reg   [5:0] trunc_ln243_reg_1577;
wire   [5:0] trunc_ln244_fu_688_p1;
reg   [5:0] trunc_ln244_reg_1585;
reg   [12:0] stage_1_reg_1593;
wire    ap_CS_fsm_state6;
wire   [12:0] add_ln223_fu_701_p2;
reg   [12:0] add_ln223_reg_1608;
wire   [11:0] Ofst_fu_707_p1;
reg   [11:0] Ofst_reg_1613;
wire   [0:0] icmp_ln223_fu_695_p2;
reg   [57:0] trunc_ln243_6_reg_1620;
reg   [57:0] trunc_ln244_4_reg_1625;
reg   [2:0] packOfst_reg_1642;
wire   [3:0] trunc_ln243_3_fu_800_p1;
reg   [3:0] trunc_ln243_3_reg_1648;
reg   [57:0] trunc_ln243_8_reg_1653;
reg   [57:0] trunc_ln3_reg_1658;
reg   [2:0] packOfst_2_reg_1675;
wire   [3:0] trunc_ln243_7_fu_895_p1;
reg   [3:0] trunc_ln243_7_reg_1681;
reg   [57:0] trunc_ln243_s_reg_1686;
reg   [57:0] trunc_ln244_6_reg_1691;
reg   [2:0] packOfst_7_reg_1696;
wire   [3:0] trunc_ln243_13_fu_970_p1;
reg   [3:0] trunc_ln243_13_reg_1702;
reg   [57:0] trunc_ln243_11_reg_1707;
reg   [57:0] trunc_ln244_8_reg_1712;
reg   [511:0] gmem2_addr_read_reg_1741;
reg   [511:0] gmem3_addr_read_reg_1746;
wire   [31:0] trunc_ln243_2_fu_1095_p1;
reg   [31:0] trunc_ln243_2_reg_1751;
wire   [31:0] trunc_ln244_1_fu_1121_p1;
reg   [31:0] trunc_ln244_1_reg_1756;
reg   [511:0] gmem2_addr_1_read_reg_1761;
reg   [511:0] gmem3_addr_1_read_reg_1766;
wire   [31:0] trunc_ln243_5_fu_1154_p1;
reg   [31:0] trunc_ln243_5_reg_1771;
wire   [31:0] trunc_ln244_2_fu_1180_p1;
reg   [31:0] trunc_ln244_2_reg_1776;
reg   [511:0] gmem2_addr_2_read_reg_1781;
reg   [511:0] gmem3_addr_2_read_reg_1786;
wire   [2:0] packOfst_s_fu_1184_p4;
reg   [2:0] packOfst_s_reg_1791;
wire   [31:0] trunc_ln243_12_fu_1238_p1;
reg   [31:0] trunc_ln243_12_reg_1826;
wire   [31:0] trunc_ln244_3_fu_1264_p1;
reg   [31:0] trunc_ln244_3_reg_1831;
reg   [511:0] gmem2_addr_3_read_reg_1846;
wire   [5:0] add_ln243_7_fu_1280_p2;
reg   [5:0] add_ln243_7_reg_1851;
reg   [511:0] gmem3_addr_3_read_reg_1856;
wire   [5:0] add_ln244_7_fu_1285_p2;
reg   [5:0] add_ln244_7_reg_1861;
wire   [63:0] add_ln232_fu_1301_p2;
reg   [63:0] add_ln232_reg_1866;
wire    ap_CS_fsm_state81;
wire   [8:0] spinOfst_4_fu_1307_p1;
reg   [8:0] spinOfst_4_reg_1871;
wire   [0:0] p_Result_s_fu_1314_p3;
reg   [0:0] p_Result_s_reg_1876;
wire   [0:0] p_Result_2_fu_1322_p3;
reg   [0:0] p_Result_2_reg_1881;
wire   [31:0] dH_0_fu_1330_p1;
reg   [31:0] dH_0_reg_1886;
wire   [31:0] bitcast_ln244_fu_1333_p1;
reg   [31:0] bitcast_ln244_reg_1891;
wire   [8:0] spinOfst_fu_1336_p2;
reg   [8:0] spinOfst_reg_1896;
wire   [0:0] p_Result_3_fu_1346_p3;
reg   [0:0] p_Result_3_reg_1901;
wire   [0:0] p_Result_4_fu_1354_p3;
reg   [0:0] p_Result_4_reg_1906;
wire   [31:0] dH_1_fu_1362_p1;
reg   [31:0] dH_1_reg_1911;
wire   [31:0] bitcast_ln244_1_fu_1365_p1;
reg   [31:0] bitcast_ln244_1_reg_1916;
wire   [8:0] spinOfst_2_fu_1368_p2;
reg   [8:0] spinOfst_2_reg_1921;
wire   [0:0] p_Result_5_fu_1378_p3;
reg   [0:0] p_Result_5_reg_1926;
wire   [0:0] p_Result_6_fu_1386_p3;
reg   [0:0] p_Result_6_reg_1931;
wire   [31:0] dH_2_fu_1394_p1;
reg   [31:0] dH_2_reg_1936;
wire   [31:0] bitcast_ln244_2_fu_1397_p1;
reg   [31:0] bitcast_ln244_2_reg_1941;
wire   [8:0] spinOfst_3_fu_1400_p2;
reg   [8:0] spinOfst_3_reg_1946;
wire   [0:0] p_Result_7_fu_1410_p3;
reg   [0:0] p_Result_7_reg_1951;
wire   [0:0] p_Result_8_fu_1418_p3;
reg   [0:0] p_Result_8_reg_1956;
wire   [31:0] dH_3_fu_1446_p1;
reg   [31:0] dH_3_reg_1961;
wire   [31:0] bitcast_ln244_3_fu_1470_p1;
reg   [31:0] bitcast_ln244_3_reg_1966;
wire   [0:0] tmp_fu_1474_p3;
reg   [0:0] tmp_reg_1971;
reg   [57:0] trunc_ln4_reg_1975;
wire   [2:0] trunc_ln266_fu_1492_p1;
reg   [2:0] trunc_ln266_reg_1980;
wire    ap_CS_fsm_state83;
wire   [3:0] packOfst_4_fu_1506_p2;
reg   [3:0] packOfst_4_reg_1991;
wire   [31:0] grp_TrotterUnit_fu_520_ap_return;
wire    ap_CS_fsm_state84;
wire   [31:0] grp_TrotterUnit_fu_534_ap_return;
wire   [31:0] grp_TrotterUnit_fu_548_ap_return;
wire   [31:0] grp_TrotterUnit_fu_562_ap_return;
reg   [2:0] trottersLocal_V_0_address0;
reg    trottersLocal_V_0_ce0;
wire   [511:0] trottersLocal_V_0_q0;
reg   [2:0] trottersLocal_V_0_address1;
reg    trottersLocal_V_0_ce1;
reg    trottersLocal_V_0_we1;
reg   [511:0] trottersLocal_V_0_d1;
wire   [511:0] trottersLocal_V_0_q1;
reg   [2:0] trottersLocal_V_1_address0;
reg    trottersLocal_V_1_ce0;
wire   [511:0] trottersLocal_V_1_q0;
reg   [2:0] trottersLocal_V_1_address1;
reg    trottersLocal_V_1_ce1;
reg    trottersLocal_V_1_we1;
reg   [511:0] trottersLocal_V_1_d1;
wire   [511:0] trottersLocal_V_1_q1;
reg   [2:0] trottersLocal_V_2_address0;
reg    trottersLocal_V_2_ce0;
wire   [511:0] trottersLocal_V_2_q0;
reg   [2:0] trottersLocal_V_2_address1;
reg    trottersLocal_V_2_ce1;
reg    trottersLocal_V_2_we1;
reg   [511:0] trottersLocal_V_2_d1;
wire   [511:0] trottersLocal_V_2_q1;
reg   [2:0] trottersLocal_V_3_address0;
reg    trottersLocal_V_3_ce0;
wire   [511:0] trottersLocal_V_3_q0;
reg   [2:0] trottersLocal_V_3_address1;
reg    trottersLocal_V_3_ce1;
reg    trottersLocal_V_3_we1;
reg   [511:0] trottersLocal_V_3_d1;
wire   [511:0] trottersLocal_V_3_q1;
reg   [2:0] JcoupLocal_0_address0;
reg    JcoupLocal_0_ce0;
wire   [16383:0] JcoupLocal_0_q0;
reg    JcoupLocal_0_ce1;
reg    JcoupLocal_0_we1;
reg   [2:0] JcoupLocal_1_address0;
reg    JcoupLocal_1_ce0;
wire   [16383:0] JcoupLocal_1_q0;
reg    JcoupLocal_1_ce1;
reg    JcoupLocal_1_we1;
reg   [2:0] JcoupLocal_2_address0;
reg    JcoupLocal_2_ce0;
wire   [16383:0] JcoupLocal_2_q0;
reg    JcoupLocal_2_ce1;
reg    JcoupLocal_2_we1;
reg    JcoupLocal_3_ce0;
wire   [16383:0] JcoupLocal_3_q0;
reg    JcoupLocal_3_ce1;
reg    JcoupLocal_3_we1;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_start;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_done;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_idle;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_ready;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWVALID;
wire   [63:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWADDR;
wire   [0:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWID;
wire   [31:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWLEN;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWBURST;
wire   [1:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWPROT;
wire   [3:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWQOS;
wire   [3:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWREGION;
wire   [0:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWUSER;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_WVALID;
wire   [511:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_WDATA;
wire   [63:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_WSTRB;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_WLAST;
wire   [0:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_WID;
wire   [0:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_WUSER;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARVALID;
wire   [63:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARADDR;
wire   [0:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARID;
wire   [31:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARLEN;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARBURST;
wire   [1:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARPROT;
wire   [3:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARQOS;
wire   [3:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARREGION;
wire   [0:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARUSER;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_RREADY;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_BREADY;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_address1;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_ce1;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_we1;
wire   [511:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_d1;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_address1;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_ce1;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_we1;
wire   [511:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_d1;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_address1;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_ce1;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_we1;
wire   [511:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_d1;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_address1;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_ce1;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_we1;
wire   [511:0] grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_d1;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_start;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_done;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_idle;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_ready;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWVALID;
wire   [63:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWADDR;
wire   [0:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWID;
wire   [31:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWLEN;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWSIZE;
wire   [1:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWBURST;
wire   [1:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWLOCK;
wire   [3:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWCACHE;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWPROT;
wire   [3:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWQOS;
wire   [3:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWREGION;
wire   [0:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWUSER;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_WVALID;
wire   [511:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_WDATA;
wire   [63:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_WSTRB;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_WLAST;
wire   [0:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_WID;
wire   [0:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_WUSER;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARVALID;
wire   [63:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARADDR;
wire   [0:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARID;
wire   [31:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARLEN;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARSIZE;
wire   [1:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARBURST;
wire   [1:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARLOCK;
wire   [3:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARCACHE;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARPROT;
wire   [3:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARQOS;
wire   [3:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARREGION;
wire   [0:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARUSER;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_RREADY;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_BREADY;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_address0;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_ce0;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_address1;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_ce1;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_we1;
wire   [16383:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_d1;
wire    grp_TrotterUnit_fu_520_ap_start;
wire    grp_TrotterUnit_fu_520_ap_done;
wire    grp_TrotterUnit_fu_520_ap_idle;
wire    grp_TrotterUnit_fu_520_ap_ready;
wire   [2:0] grp_TrotterUnit_fu_520_trotters_address0;
wire    grp_TrotterUnit_fu_520_trotters_ce0;
wire   [2:0] grp_TrotterUnit_fu_520_JcoupLocal_address0;
wire    grp_TrotterUnit_fu_520_JcoupLocal_ce0;
wire    grp_TrotterUnit_fu_534_ap_start;
wire    grp_TrotterUnit_fu_534_ap_done;
wire    grp_TrotterUnit_fu_534_ap_idle;
wire    grp_TrotterUnit_fu_534_ap_ready;
wire   [2:0] grp_TrotterUnit_fu_534_trotters_address0;
wire    grp_TrotterUnit_fu_534_trotters_ce0;
wire   [2:0] grp_TrotterUnit_fu_534_JcoupLocal_address0;
wire    grp_TrotterUnit_fu_534_JcoupLocal_ce0;
wire    grp_TrotterUnit_fu_548_ap_start;
wire    grp_TrotterUnit_fu_548_ap_done;
wire    grp_TrotterUnit_fu_548_ap_idle;
wire    grp_TrotterUnit_fu_548_ap_ready;
wire   [2:0] grp_TrotterUnit_fu_548_trotters_address0;
wire    grp_TrotterUnit_fu_548_trotters_ce0;
wire   [2:0] grp_TrotterUnit_fu_548_JcoupLocal_address0;
wire    grp_TrotterUnit_fu_548_JcoupLocal_ce0;
wire    grp_TrotterUnit_fu_562_ap_start;
wire    grp_TrotterUnit_fu_562_ap_done;
wire    grp_TrotterUnit_fu_562_ap_idle;
wire    grp_TrotterUnit_fu_562_ap_ready;
wire   [2:0] grp_TrotterUnit_fu_562_trotters_address0;
wire    grp_TrotterUnit_fu_562_trotters_ce0;
wire   [2:0] grp_TrotterUnit_fu_562_JcoupLocal_address0;
wire    grp_TrotterUnit_fu_562_JcoupLocal_ce0;
wire    grp_TrotterUnitFinal_fu_576_ap_start;
wire    grp_TrotterUnitFinal_fu_576_ap_done;
wire    grp_TrotterUnitFinal_fu_576_ap_idle;
wire    grp_TrotterUnitFinal_fu_576_ap_ready;
wire   [2:0] grp_TrotterUnitFinal_fu_576_trotters_address0;
wire    grp_TrotterUnitFinal_fu_576_trotters_ce0;
wire   [2:0] grp_TrotterUnitFinal_fu_576_trotters_address1;
wire    grp_TrotterUnitFinal_fu_576_trotters_ce1;
wire    grp_TrotterUnitFinal_fu_576_trotters_we1;
wire   [511:0] grp_TrotterUnitFinal_fu_576_trotters_d1;
wire    grp_TrotterUnitFinal_fu_593_ap_start;
wire    grp_TrotterUnitFinal_fu_593_ap_done;
wire    grp_TrotterUnitFinal_fu_593_ap_idle;
wire    grp_TrotterUnitFinal_fu_593_ap_ready;
wire   [2:0] grp_TrotterUnitFinal_fu_593_trotters_address0;
wire    grp_TrotterUnitFinal_fu_593_trotters_ce0;
wire   [2:0] grp_TrotterUnitFinal_fu_593_trotters_address1;
wire    grp_TrotterUnitFinal_fu_593_trotters_ce1;
wire    grp_TrotterUnitFinal_fu_593_trotters_we1;
wire   [511:0] grp_TrotterUnitFinal_fu_593_trotters_d1;
wire    grp_TrotterUnitFinal_fu_610_ap_start;
wire    grp_TrotterUnitFinal_fu_610_ap_done;
wire    grp_TrotterUnitFinal_fu_610_ap_idle;
wire    grp_TrotterUnitFinal_fu_610_ap_ready;
wire   [2:0] grp_TrotterUnitFinal_fu_610_trotters_address0;
wire    grp_TrotterUnitFinal_fu_610_trotters_ce0;
wire   [2:0] grp_TrotterUnitFinal_fu_610_trotters_address1;
wire    grp_TrotterUnitFinal_fu_610_trotters_ce1;
wire    grp_TrotterUnitFinal_fu_610_trotters_we1;
wire   [511:0] grp_TrotterUnitFinal_fu_610_trotters_d1;
wire    grp_TrotterUnitFinal_fu_627_ap_start;
wire    grp_TrotterUnitFinal_fu_627_ap_done;
wire    grp_TrotterUnitFinal_fu_627_ap_idle;
wire    grp_TrotterUnitFinal_fu_627_ap_ready;
wire   [2:0] grp_TrotterUnitFinal_fu_627_trotters_address0;
wire    grp_TrotterUnitFinal_fu_627_trotters_ce0;
wire   [2:0] grp_TrotterUnitFinal_fu_627_trotters_address1;
wire    grp_TrotterUnitFinal_fu_627_trotters_ce1;
wire    grp_TrotterUnitFinal_fu_627_trotters_we1;
wire   [511:0] grp_TrotterUnitFinal_fu_627_trotters_d1;
wire    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_start;
wire    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_done;
wire    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_idle;
wire    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_ready;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_address0;
wire    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_ce0;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_address1;
wire    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_ce1;
wire    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_we1;
wire   [16383:0] grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_d1;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_3_address1;
wire    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_3_ce1;
wire    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_3_we1;
wire   [16383:0] grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_3_d1;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_address0;
wire    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_ce0;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_address1;
wire    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_ce1;
wire    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_we1;
wire   [16383:0] grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_d1;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_0_address0;
wire    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_0_ce0;
wire    grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_start;
wire    grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_done;
wire    grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_idle;
wire    grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_ready;
wire    grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWVALID;
wire   [63:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWADDR;
wire   [0:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWID;
wire   [31:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWLEN;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWBURST;
wire   [1:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWPROT;
wire   [3:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWQOS;
wire   [3:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWREGION;
wire   [0:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWUSER;
wire    grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WVALID;
wire   [511:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WDATA;
wire   [63:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WSTRB;
wire    grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WLAST;
wire   [0:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WID;
wire   [0:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WUSER;
wire    grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARVALID;
wire   [63:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARADDR;
wire   [0:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARID;
wire   [31:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARLEN;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARBURST;
wire   [1:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARPROT;
wire   [3:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARQOS;
wire   [3:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARREGION;
wire   [0:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARUSER;
wire    grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_RREADY;
wire    grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_BREADY;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_0_address0;
wire    grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_0_ce0;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_1_address0;
wire    grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_1_ce0;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_2_address0;
wire    grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_2_ce0;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_3_address0;
wire    grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_3_ce0;
reg    gmem0_AWVALID;
wire    gmem0_AWREADY;
reg    gmem0_WVALID;
wire    gmem0_WREADY;
reg    gmem0_ARVALID;
wire    gmem0_ARREADY;
wire    gmem0_RVALID;
reg    gmem0_RREADY;
wire   [511:0] gmem0_RDATA;
wire    gmem0_RLAST;
wire   [0:0] gmem0_RID;
wire   [0:0] gmem0_RUSER;
wire   [1:0] gmem0_RRESP;
wire    gmem0_BVALID;
reg    gmem0_BREADY;
wire   [1:0] gmem0_BRESP;
wire   [0:0] gmem0_BID;
wire   [0:0] gmem0_BUSER;
wire    gmem1_AWREADY;
wire    gmem1_WREADY;
reg    gmem1_ARVALID;
wire    gmem1_ARREADY;
wire    gmem1_RVALID;
reg    gmem1_RREADY;
wire   [511:0] gmem1_RDATA;
wire    gmem1_RLAST;
wire   [0:0] gmem1_RID;
wire   [0:0] gmem1_RUSER;
wire   [1:0] gmem1_RRESP;
wire    gmem1_BVALID;
wire   [1:0] gmem1_BRESP;
wire   [0:0] gmem1_BID;
wire   [0:0] gmem1_BUSER;
wire    gmem2_AWREADY;
wire    gmem2_WREADY;
reg    gmem2_ARVALID;
wire    gmem2_ARREADY;
reg   [63:0] gmem2_ARADDR;
wire    gmem2_RVALID;
reg    gmem2_RREADY;
wire   [511:0] gmem2_RDATA;
wire    gmem2_RLAST;
wire   [0:0] gmem2_RID;
wire   [0:0] gmem2_RUSER;
wire   [1:0] gmem2_RRESP;
wire    gmem2_BVALID;
wire   [1:0] gmem2_BRESP;
wire   [0:0] gmem2_BID;
wire   [0:0] gmem2_BUSER;
wire    gmem3_AWREADY;
wire    gmem3_WREADY;
reg    gmem3_ARVALID;
wire    gmem3_ARREADY;
reg   [63:0] gmem3_ARADDR;
wire    gmem3_RVALID;
reg    gmem3_RREADY;
wire   [511:0] gmem3_RDATA;
wire    gmem3_RLAST;
wire   [0:0] gmem3_RID;
wire   [0:0] gmem3_RUSER;
wire   [1:0] gmem3_RRESP;
wire    gmem3_BVALID;
wire   [1:0] gmem3_BRESP;
wire   [0:0] gmem3_BID;
wire   [0:0] gmem3_BUSER;
reg   [31:0] dH_1_0_reg_448;
wire    ap_CS_fsm_state82;
reg    ap_block_state82_on_subcall_done;
reg    ap_block_state84_on_subcall_done;
reg   [31:0] dH_0_0_reg_458;
reg   [31:0] dH_2_0_reg_468;
reg   [31:0] dH_3_0_reg_478;
reg   [3:0] packOfst_3_reg_488;
reg    grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_start_reg;
reg    grp_TrotterUnit_fu_520_ap_start_reg;
wire   [0:0] icmp_ln266_fu_1500_p2;
reg    grp_TrotterUnit_fu_534_ap_start_reg;
reg    grp_TrotterUnit_fu_548_ap_start_reg;
reg    grp_TrotterUnit_fu_562_ap_start_reg;
reg    grp_TrotterUnitFinal_fu_576_ap_start_reg;
wire    ap_CS_fsm_state85;
wire    ap_CS_fsm_state86;
reg    grp_TrotterUnitFinal_fu_593_ap_start_reg;
reg    grp_TrotterUnitFinal_fu_610_ap_start_reg;
reg    grp_TrotterUnitFinal_fu_627_ap_start_reg;
reg    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_start_reg;
reg    grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_start_reg;
wire    ap_CS_fsm_state87;
wire    ap_CS_fsm_state88;
wire   [63:0] zext_ln239_fu_1193_p1;
wire   [63:0] zext_ln239_1_fu_1199_p1;
wire   [63:0] zext_ln239_2_fu_1204_p1;
wire   [63:0] zext_ln239_3_fu_1268_p1;
wire  signed [63:0] sext_ln243_fu_753_p1;
wire  signed [63:0] sext_ln244_fu_763_p1;
wire  signed [63:0] sext_ln243_1_fu_848_p1;
wire  signed [63:0] sext_ln244_1_fu_858_p1;
wire  signed [63:0] sext_ln243_2_fu_1022_p1;
wire  signed [63:0] sext_ln244_2_fu_1032_p1;
wire  signed [63:0] sext_ln243_3_fu_1042_p1;
wire  signed [63:0] sext_ln244_3_fu_1052_p1;
reg    ap_block_state7_io;
reg    ap_block_state8_io;
reg    ap_block_state9_io;
reg    ap_block_state10_io;
reg    ap_block_state77;
reg    ap_block_state78;
reg    ap_block_state79;
reg    ap_block_state80;
reg   [12:0] stage_fu_188;
reg    ap_block_state1;
wire    ap_CS_fsm_state2;
wire   [13:0] shl_ln1_fu_711_p3;
wire   [63:0] zext_ln243_fu_719_p1;
wire   [63:0] add_ln243_fu_723_p2;
wire   [63:0] add_ln244_fu_738_p2;
wire   [11:0] Ofst_1_fu_773_p2;
wire   [13:0] shl_ln243_2_fu_788_p3;
wire   [63:0] zext_ln243_2_fu_796_p1;
wire   [63:0] add_ln243_1_fu_804_p2;
wire   [14:0] or_ln_fu_819_p4;
wire   [63:0] zext_ln244_1_fu_829_p1;
wire   [63:0] add_ln244_2_fu_833_p2;
wire   [11:0] Ofst_2_fu_868_p2;
wire   [13:0] shl_ln243_4_fu_883_p3;
wire   [63:0] zext_ln243_4_fu_891_p1;
wire   [63:0] add_ln243_2_fu_899_p2;
wire   [15:0] or_ln244_1_fu_914_p4;
wire   [63:0] zext_ln244_3_fu_924_p1;
wire   [63:0] add_ln244_4_fu_928_p2;
wire   [11:0] Ofst_3_fu_943_p2;
wire   [13:0] shl_ln243_6_fu_958_p3;
wire   [63:0] zext_ln243_6_fu_966_p1;
wire   [63:0] add_ln243_3_fu_974_p2;
wire   [14:0] or_ln244_2_fu_989_p4;
wire  signed [15:0] sext_ln244_4_fu_999_p1;
wire   [63:0] zext_ln244_5_fu_1003_p1;
wire   [63:0] add_ln244_6_fu_1007_p2;
wire   [3:0] trunc_ln243_1_fu_1062_p1;
wire   [5:0] trunc_ln243_4_fu_1065_p3;
wire   [5:0] add_ln243_4_fu_1073_p2;
wire   [8:0] shl_ln243_1_fu_1078_p3;
wire   [511:0] zext_ln243_1_fu_1086_p1;
wire   [511:0] lshr_ln243_fu_1090_p2;
wire   [5:0] add_ln244_1_fu_1099_p2;
wire   [8:0] shl_ln2_fu_1104_p3;
wire   [511:0] zext_ln244_fu_1112_p1;
wire   [511:0] lshr_ln244_fu_1116_p2;
wire   [5:0] trunc_ln2_fu_1125_p3;
wire   [5:0] add_ln243_5_fu_1132_p2;
wire   [8:0] shl_ln243_3_fu_1137_p3;
wire   [511:0] zext_ln243_3_fu_1145_p1;
wire   [511:0] lshr_ln243_1_fu_1149_p2;
wire   [5:0] add_ln244_3_fu_1158_p2;
wire   [8:0] shl_ln244_1_fu_1163_p3;
wire   [511:0] zext_ln244_2_fu_1171_p1;
wire   [511:0] lshr_ln244_1_fu_1175_p2;
wire   [5:0] trunc_ln243_9_fu_1209_p3;
wire   [5:0] add_ln243_6_fu_1216_p2;
wire   [8:0] shl_ln243_5_fu_1221_p3;
wire   [511:0] zext_ln243_5_fu_1229_p1;
wire   [511:0] lshr_ln243_2_fu_1233_p2;
wire   [5:0] add_ln244_5_fu_1242_p2;
wire   [8:0] shl_ln244_2_fu_1247_p3;
wire   [511:0] zext_ln244_4_fu_1255_p1;
wire   [511:0] lshr_ln244_2_fu_1259_p2;
wire   [5:0] trunc_ln243_10_fu_1273_p3;
wire   [26:0] shl_ln_fu_1290_p3;
wire   [63:0] zext_ln232_fu_1297_p1;
wire   [31:0] zext_ln234_fu_1310_p1;
wire   [31:0] zext_ln234_1_fu_1342_p1;
wire   [31:0] zext_ln234_2_fu_1374_p1;
wire   [31:0] zext_ln234_3_fu_1406_p1;
wire   [8:0] shl_ln243_7_fu_1426_p3;
wire   [511:0] zext_ln243_7_fu_1433_p1;
wire   [511:0] lshr_ln243_3_fu_1437_p2;
wire   [31:0] trunc_ln243_14_fu_1442_p1;
wire   [8:0] shl_ln244_3_fu_1450_p3;
wire   [511:0] zext_ln244_6_fu_1457_p1;
wire   [511:0] lshr_ln244_3_fu_1461_p2;
wire   [31:0] trunc_ln244_5_fu_1466_p1;
reg    grp_fu_664_ce;
reg   [87:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
reg    ap_ST_fsm_state77_blk;
reg    ap_ST_fsm_state78_blk;
reg    ap_ST_fsm_state79_blk;
reg    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
reg    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
reg    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
reg    ap_block_state86_on_subcall_done;
reg    ap_ST_fsm_state86_blk;
wire    ap_ST_fsm_state87_blk;
reg    ap_ST_fsm_state88_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 88'd1;
#0 grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_start_reg = 1'b0;
#0 grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_start_reg = 1'b0;
#0 grp_TrotterUnit_fu_520_ap_start_reg = 1'b0;
#0 grp_TrotterUnit_fu_534_ap_start_reg = 1'b0;
#0 grp_TrotterUnit_fu_548_ap_start_reg = 1'b0;
#0 grp_TrotterUnit_fu_562_ap_start_reg = 1'b0;
#0 grp_TrotterUnitFinal_fu_576_ap_start_reg = 1'b0;
#0 grp_TrotterUnitFinal_fu_593_ap_start_reg = 1'b0;
#0 grp_TrotterUnitFinal_fu_610_ap_start_reg = 1'b0;
#0 grp_TrotterUnitFinal_fu_627_ap_start_reg = 1'b0;
#0 grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_start_reg = 1'b0;
#0 grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_start_reg = 1'b0;
end

QuantumMonteCarloU50_trottersLocal_V_0 #(
    .DataWidth( 512 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
trottersLocal_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(trottersLocal_V_0_address0),
    .ce0(trottersLocal_V_0_ce0),
    .q0(trottersLocal_V_0_q0),
    .address1(trottersLocal_V_0_address1),
    .ce1(trottersLocal_V_0_ce1),
    .we1(trottersLocal_V_0_we1),
    .d1(trottersLocal_V_0_d1),
    .q1(trottersLocal_V_0_q1)
);

QuantumMonteCarloU50_trottersLocal_V_0 #(
    .DataWidth( 512 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
trottersLocal_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(trottersLocal_V_1_address0),
    .ce0(trottersLocal_V_1_ce0),
    .q0(trottersLocal_V_1_q0),
    .address1(trottersLocal_V_1_address1),
    .ce1(trottersLocal_V_1_ce1),
    .we1(trottersLocal_V_1_we1),
    .d1(trottersLocal_V_1_d1),
    .q1(trottersLocal_V_1_q1)
);

QuantumMonteCarloU50_trottersLocal_V_0 #(
    .DataWidth( 512 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
trottersLocal_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(trottersLocal_V_2_address0),
    .ce0(trottersLocal_V_2_ce0),
    .q0(trottersLocal_V_2_q0),
    .address1(trottersLocal_V_2_address1),
    .ce1(trottersLocal_V_2_ce1),
    .we1(trottersLocal_V_2_we1),
    .d1(trottersLocal_V_2_d1),
    .q1(trottersLocal_V_2_q1)
);

QuantumMonteCarloU50_trottersLocal_V_0 #(
    .DataWidth( 512 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
trottersLocal_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(trottersLocal_V_3_address0),
    .ce0(trottersLocal_V_3_ce0),
    .q0(trottersLocal_V_3_q0),
    .address1(trottersLocal_V_3_address1),
    .ce1(trottersLocal_V_3_ce1),
    .we1(trottersLocal_V_3_we1),
    .d1(trottersLocal_V_3_d1),
    .q1(trottersLocal_V_3_q1)
);

QuantumMonteCarloU50_JcoupLocal_0 #(
    .DataWidth( 16384 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
JcoupLocal_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(JcoupLocal_0_address0),
    .ce0(JcoupLocal_0_ce0),
    .q0(JcoupLocal_0_q0),
    .address1(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_address1),
    .ce1(JcoupLocal_0_ce1),
    .we1(JcoupLocal_0_we1),
    .d1(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_d1)
);

QuantumMonteCarloU50_JcoupLocal_0 #(
    .DataWidth( 16384 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
JcoupLocal_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(JcoupLocal_1_address0),
    .ce0(JcoupLocal_1_ce0),
    .q0(JcoupLocal_1_q0),
    .address1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_address1),
    .ce1(JcoupLocal_1_ce1),
    .we1(JcoupLocal_1_we1),
    .d1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_d1)
);

QuantumMonteCarloU50_JcoupLocal_0 #(
    .DataWidth( 16384 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
JcoupLocal_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(JcoupLocal_2_address0),
    .ce0(JcoupLocal_2_ce0),
    .q0(JcoupLocal_2_q0),
    .address1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_address1),
    .ce1(JcoupLocal_2_ce1),
    .we1(JcoupLocal_2_we1),
    .d1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_d1)
);

QuantumMonteCarloU50_JcoupLocal_0 #(
    .DataWidth( 16384 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
JcoupLocal_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_TrotterUnit_fu_562_JcoupLocal_address0),
    .ce0(JcoupLocal_3_ce0),
    .q0(JcoupLocal_3_q0),
    .address1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_3_address1),
    .ce1(JcoupLocal_3_ce1),
    .we1(JcoupLocal_3_we1),
    .d1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_3_d1)
);

QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_start),
    .ap_done(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_done),
    .ap_idle(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_idle),
    .ap_ready(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_ready),
    .m_axi_gmem0_AWVALID(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(gmem0_RLAST),
    .m_axi_gmem0_RID(gmem0_RID),
    .m_axi_gmem0_RUSER(gmem0_RUSER),
    .m_axi_gmem0_RRESP(gmem0_RRESP),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .sext_ln819(trunc_ln_reg_1533),
    .trottersLocal_V_0_address1(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_address1),
    .trottersLocal_V_0_ce1(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_ce1),
    .trottersLocal_V_0_we1(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_we1),
    .trottersLocal_V_0_d1(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_d1),
    .trottersLocal_V_1_address1(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_address1),
    .trottersLocal_V_1_ce1(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_ce1),
    .trottersLocal_V_1_we1(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_we1),
    .trottersLocal_V_1_d1(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_d1),
    .trottersLocal_V_2_address1(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_address1),
    .trottersLocal_V_2_ce1(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_ce1),
    .trottersLocal_V_2_we1(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_we1),
    .trottersLocal_V_2_d1(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_d1),
    .trottersLocal_V_3_address1(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_address1),
    .trottersLocal_V_3_ce1(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_ce1),
    .trottersLocal_V_3_we1(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_we1),
    .trottersLocal_V_3_d1(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_d1),
    .sext_ln198(trunc_ln_reg_1533)
);

QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_start),
    .ap_done(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_done),
    .ap_idle(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_idle),
    .ap_ready(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_ready),
    .add_ln232(add_ln232_reg_1866),
    .sext_ln250(trunc_ln4_reg_1975),
    .m_axi_gmem1_AWVALID(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(gmem1_RVALID),
    .m_axi_gmem1_RREADY(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(gmem1_RDATA),
    .m_axi_gmem1_RLAST(gmem1_RLAST),
    .m_axi_gmem1_RID(gmem1_RID),
    .m_axi_gmem1_RUSER(gmem1_RUSER),
    .m_axi_gmem1_RRESP(gmem1_RRESP),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .JcoupLocal_0_address0(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_address0),
    .JcoupLocal_0_ce0(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_ce0),
    .JcoupLocal_0_q0(JcoupLocal_0_q0),
    .JcoupLocal_0_address1(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_address1),
    .JcoupLocal_0_ce1(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_ce1),
    .JcoupLocal_0_we1(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_we1),
    .JcoupLocal_0_d1(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_d1)
);

QuantumMonteCarloU50_TrotterUnit grp_TrotterUnit_fu_520(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_TrotterUnit_fu_520_ap_start),
    .ap_done(grp_TrotterUnit_fu_520_ap_done),
    .ap_idle(grp_TrotterUnit_fu_520_ap_idle),
    .ap_ready(grp_TrotterUnit_fu_520_ap_ready),
    .t_offset(2'd0),
    .stage(stage_1_reg_1593),
    .packOfst(trunc_ln266_reg_1980),
    .trotters_address0(grp_TrotterUnit_fu_520_trotters_address0),
    .trotters_ce0(grp_TrotterUnit_fu_520_trotters_ce0),
    .trotters_q0(trottersLocal_V_0_q0),
    .dH_read_2(dH_0_0_reg_458),
    .dH_read(dH_0_0_reg_458),
    .JcoupLocal_address0(grp_TrotterUnit_fu_520_JcoupLocal_address0),
    .JcoupLocal_ce0(grp_TrotterUnit_fu_520_JcoupLocal_ce0),
    .JcoupLocal_q0(JcoupLocal_0_q0),
    .ap_return(grp_TrotterUnit_fu_520_ap_return)
);

QuantumMonteCarloU50_TrotterUnit grp_TrotterUnit_fu_534(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_TrotterUnit_fu_534_ap_start),
    .ap_done(grp_TrotterUnit_fu_534_ap_done),
    .ap_idle(grp_TrotterUnit_fu_534_ap_idle),
    .ap_ready(grp_TrotterUnit_fu_534_ap_ready),
    .t_offset(2'd1),
    .stage(stage_1_reg_1593),
    .packOfst(trunc_ln266_reg_1980),
    .trotters_address0(grp_TrotterUnit_fu_534_trotters_address0),
    .trotters_ce0(grp_TrotterUnit_fu_534_trotters_ce0),
    .trotters_q0(trottersLocal_V_1_q0),
    .dH_read_2(dH_1_0_reg_448),
    .dH_read(dH_1_0_reg_448),
    .JcoupLocal_address0(grp_TrotterUnit_fu_534_JcoupLocal_address0),
    .JcoupLocal_ce0(grp_TrotterUnit_fu_534_JcoupLocal_ce0),
    .JcoupLocal_q0(JcoupLocal_1_q0),
    .ap_return(grp_TrotterUnit_fu_534_ap_return)
);

QuantumMonteCarloU50_TrotterUnit grp_TrotterUnit_fu_548(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_TrotterUnit_fu_548_ap_start),
    .ap_done(grp_TrotterUnit_fu_548_ap_done),
    .ap_idle(grp_TrotterUnit_fu_548_ap_idle),
    .ap_ready(grp_TrotterUnit_fu_548_ap_ready),
    .t_offset(2'd2),
    .stage(stage_1_reg_1593),
    .packOfst(trunc_ln266_reg_1980),
    .trotters_address0(grp_TrotterUnit_fu_548_trotters_address0),
    .trotters_ce0(grp_TrotterUnit_fu_548_trotters_ce0),
    .trotters_q0(trottersLocal_V_2_q0),
    .dH_read_2(dH_2_0_reg_468),
    .dH_read(dH_2_0_reg_468),
    .JcoupLocal_address0(grp_TrotterUnit_fu_548_JcoupLocal_address0),
    .JcoupLocal_ce0(grp_TrotterUnit_fu_548_JcoupLocal_ce0),
    .JcoupLocal_q0(JcoupLocal_2_q0),
    .ap_return(grp_TrotterUnit_fu_548_ap_return)
);

QuantumMonteCarloU50_TrotterUnit grp_TrotterUnit_fu_562(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_TrotterUnit_fu_562_ap_start),
    .ap_done(grp_TrotterUnit_fu_562_ap_done),
    .ap_idle(grp_TrotterUnit_fu_562_ap_idle),
    .ap_ready(grp_TrotterUnit_fu_562_ap_ready),
    .t_offset(2'd3),
    .stage(stage_1_reg_1593),
    .packOfst(trunc_ln266_reg_1980),
    .trotters_address0(grp_TrotterUnit_fu_562_trotters_address0),
    .trotters_ce0(grp_TrotterUnit_fu_562_trotters_ce0),
    .trotters_q0(trottersLocal_V_3_q0),
    .dH_read_2(dH_3_0_reg_478),
    .dH_read(dH_3_0_reg_478),
    .JcoupLocal_address0(grp_TrotterUnit_fu_562_JcoupLocal_address0),
    .JcoupLocal_ce0(grp_TrotterUnit_fu_562_JcoupLocal_ce0),
    .JcoupLocal_q0(JcoupLocal_3_q0),
    .ap_return(grp_TrotterUnit_fu_562_ap_return)
);

QuantumMonteCarloU50_TrotterUnitFinal grp_TrotterUnitFinal_fu_576(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_TrotterUnitFinal_fu_576_ap_start),
    .ap_done(grp_TrotterUnitFinal_fu_576_ap_done),
    .ap_idle(grp_TrotterUnitFinal_fu_576_ap_idle),
    .ap_ready(grp_TrotterUnitFinal_fu_576_ap_ready),
    .t_offset(2'd0),
    .stage(stage_1_reg_1593),
    .iPack(packOfst_s_reg_1791),
    .iSpin(spinOfst_4_reg_1871),
    .trotters_address0(grp_TrotterUnitFinal_fu_576_trotters_address0),
    .trotters_ce0(grp_TrotterUnitFinal_fu_576_trotters_ce0),
    .trotters_q0(trottersLocal_V_0_q0),
    .trotters_address1(grp_TrotterUnitFinal_fu_576_trotters_address1),
    .trotters_ce1(grp_TrotterUnitFinal_fu_576_trotters_ce1),
    .trotters_we1(grp_TrotterUnitFinal_fu_576_trotters_we1),
    .trotters_d1(grp_TrotterUnitFinal_fu_576_trotters_d1),
    .dH(dH_0_0_reg_458),
    .upSpin(p_Result_s_reg_1876),
    .downSpin(p_Result_2_reg_1881),
    .Beta(Beta),
    .dHTunnel(dHTunnel_reg_1569),
    .logRandNumber(bitcast_ln244_reg_1891)
);

QuantumMonteCarloU50_TrotterUnitFinal grp_TrotterUnitFinal_fu_593(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_TrotterUnitFinal_fu_593_ap_start),
    .ap_done(grp_TrotterUnitFinal_fu_593_ap_done),
    .ap_idle(grp_TrotterUnitFinal_fu_593_ap_idle),
    .ap_ready(grp_TrotterUnitFinal_fu_593_ap_ready),
    .t_offset(2'd1),
    .stage(stage_1_reg_1593),
    .iPack(packOfst_reg_1642),
    .iSpin(spinOfst_reg_1896),
    .trotters_address0(grp_TrotterUnitFinal_fu_593_trotters_address0),
    .trotters_ce0(grp_TrotterUnitFinal_fu_593_trotters_ce0),
    .trotters_q0(trottersLocal_V_1_q0),
    .trotters_address1(grp_TrotterUnitFinal_fu_593_trotters_address1),
    .trotters_ce1(grp_TrotterUnitFinal_fu_593_trotters_ce1),
    .trotters_we1(grp_TrotterUnitFinal_fu_593_trotters_we1),
    .trotters_d1(grp_TrotterUnitFinal_fu_593_trotters_d1),
    .dH(dH_1_0_reg_448),
    .upSpin(p_Result_3_reg_1901),
    .downSpin(p_Result_4_reg_1906),
    .Beta(Beta),
    .dHTunnel(dHTunnel_reg_1569),
    .logRandNumber(bitcast_ln244_1_reg_1916)
);

QuantumMonteCarloU50_TrotterUnitFinal grp_TrotterUnitFinal_fu_610(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_TrotterUnitFinal_fu_610_ap_start),
    .ap_done(grp_TrotterUnitFinal_fu_610_ap_done),
    .ap_idle(grp_TrotterUnitFinal_fu_610_ap_idle),
    .ap_ready(grp_TrotterUnitFinal_fu_610_ap_ready),
    .t_offset(2'd2),
    .stage(stage_1_reg_1593),
    .iPack(packOfst_2_reg_1675),
    .iSpin(spinOfst_2_reg_1921),
    .trotters_address0(grp_TrotterUnitFinal_fu_610_trotters_address0),
    .trotters_ce0(grp_TrotterUnitFinal_fu_610_trotters_ce0),
    .trotters_q0(trottersLocal_V_2_q0),
    .trotters_address1(grp_TrotterUnitFinal_fu_610_trotters_address1),
    .trotters_ce1(grp_TrotterUnitFinal_fu_610_trotters_ce1),
    .trotters_we1(grp_TrotterUnitFinal_fu_610_trotters_we1),
    .trotters_d1(grp_TrotterUnitFinal_fu_610_trotters_d1),
    .dH(dH_2_0_reg_468),
    .upSpin(p_Result_5_reg_1926),
    .downSpin(p_Result_6_reg_1931),
    .Beta(Beta),
    .dHTunnel(dHTunnel_reg_1569),
    .logRandNumber(bitcast_ln244_2_reg_1941)
);

QuantumMonteCarloU50_TrotterUnitFinal grp_TrotterUnitFinal_fu_627(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_TrotterUnitFinal_fu_627_ap_start),
    .ap_done(grp_TrotterUnitFinal_fu_627_ap_done),
    .ap_idle(grp_TrotterUnitFinal_fu_627_ap_idle),
    .ap_ready(grp_TrotterUnitFinal_fu_627_ap_ready),
    .t_offset(2'd3),
    .stage(stage_1_reg_1593),
    .iPack(packOfst_7_reg_1696),
    .iSpin(spinOfst_3_reg_1946),
    .trotters_address0(grp_TrotterUnitFinal_fu_627_trotters_address0),
    .trotters_ce0(grp_TrotterUnitFinal_fu_627_trotters_ce0),
    .trotters_q0(trottersLocal_V_3_q0),
    .trotters_address1(grp_TrotterUnitFinal_fu_627_trotters_address1),
    .trotters_ce1(grp_TrotterUnitFinal_fu_627_trotters_ce1),
    .trotters_we1(grp_TrotterUnitFinal_fu_627_trotters_we1),
    .trotters_d1(grp_TrotterUnitFinal_fu_627_trotters_d1),
    .dH(dH_3_0_reg_478),
    .upSpin(p_Result_7_reg_1951),
    .downSpin(p_Result_8_reg_1956),
    .Beta(Beta),
    .dHTunnel(dHTunnel_reg_1569),
    .logRandNumber(bitcast_ln244_3_reg_1966)
);

QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_start),
    .ap_done(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_done),
    .ap_idle(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_idle),
    .ap_ready(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_ready),
    .JcoupLocal_2_address0(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_address0),
    .JcoupLocal_2_ce0(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_ce0),
    .JcoupLocal_2_q0(JcoupLocal_2_q0),
    .JcoupLocal_2_address1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_address1),
    .JcoupLocal_2_ce1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_ce1),
    .JcoupLocal_2_we1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_we1),
    .JcoupLocal_2_d1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_d1),
    .JcoupLocal_3_address1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_3_address1),
    .JcoupLocal_3_ce1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_3_ce1),
    .JcoupLocal_3_we1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_3_we1),
    .JcoupLocal_3_d1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_3_d1),
    .JcoupLocal_1_address0(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_address0),
    .JcoupLocal_1_ce0(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_ce0),
    .JcoupLocal_1_q0(JcoupLocal_1_q0),
    .JcoupLocal_1_address1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_address1),
    .JcoupLocal_1_ce1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_ce1),
    .JcoupLocal_1_we1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_we1),
    .JcoupLocal_1_d1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_d1),
    .JcoupLocal_0_address0(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_0_address0),
    .JcoupLocal_0_ce0(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_0_ce0),
    .JcoupLocal_0_q0(JcoupLocal_0_q0)
);

QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_start),
    .ap_done(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_done),
    .ap_idle(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_idle),
    .ap_ready(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_ready),
    .m_axi_gmem0_AWVALID(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(gmem0_AWREADY),
    .m_axi_gmem0_AWADDR(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(gmem0_WREADY),
    .m_axi_gmem0_WDATA(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(1'b0),
    .m_axi_gmem0_ARADDR(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(1'b0),
    .m_axi_gmem0_RREADY(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(512'd0),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(gmem0_BVALID),
    .m_axi_gmem0_BREADY(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(gmem0_BRESP),
    .m_axi_gmem0_BID(gmem0_BID),
    .m_axi_gmem0_BUSER(gmem0_BUSER),
    .sext_ln819(trunc_ln_reg_1533),
    .trotters(trotters),
    .trottersLocal_V_0_address0(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_0_address0),
    .trottersLocal_V_0_ce0(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_0_ce0),
    .trottersLocal_V_0_q0(trottersLocal_V_0_q0),
    .trottersLocal_V_1_address0(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_1_address0),
    .trottersLocal_V_1_ce0(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_1_ce0),
    .trottersLocal_V_1_q0(trottersLocal_V_1_q0),
    .trottersLocal_V_2_address0(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_2_address0),
    .trottersLocal_V_2_ce0(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_2_ce0),
    .trottersLocal_V_2_q0(trottersLocal_V_2_q0),
    .trottersLocal_V_3_address0(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_3_address0),
    .trottersLocal_V_3_ce0(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_3_ce0),
    .trottersLocal_V_3_q0(trottersLocal_V_3_q0)
);

QuantumMonteCarloU50_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .trotters(trotters),
    .Jcoup(Jcoup),
    .h(h),
    .Jperp(Jperp),
    .Beta(Beta),
    .logRand(logRand),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_continue(ap_continue),
    .ap_idle(ap_idle)
);

QuantumMonteCarloU50_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARADDR),
    .I_ARID(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARID),
    .I_ARLEN(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARLEN),
    .I_ARSIZE(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARSIZE),
    .I_ARLOCK(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARLOCK),
    .I_ARCACHE(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARCACHE),
    .I_ARQOS(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARQOS),
    .I_ARPROT(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARPROT),
    .I_ARUSER(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARUSER),
    .I_ARBURST(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARBURST),
    .I_ARREGION(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARREGION),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RID(gmem0_RID),
    .I_RUSER(gmem0_RUSER),
    .I_RRESP(gmem0_RRESP),
    .I_RLAST(gmem0_RLAST),
    .I_AWVALID(gmem0_AWVALID),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWADDR),
    .I_AWID(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWID),
    .I_AWLEN(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWLEN),
    .I_AWSIZE(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWSIZE),
    .I_AWLOCK(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWLOCK),
    .I_AWCACHE(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWCACHE),
    .I_AWQOS(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWQOS),
    .I_AWPROT(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWPROT),
    .I_AWUSER(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWUSER),
    .I_AWBURST(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWBURST),
    .I_AWREGION(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWREGION),
    .I_WVALID(gmem0_WVALID),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WDATA),
    .I_WID(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WID),
    .I_WUSER(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WUSER),
    .I_WLAST(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WLAST),
    .I_WSTRB(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WSTRB),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(gmem0_BREADY),
    .I_BRESP(gmem0_BRESP),
    .I_BID(gmem0_BID),
    .I_BUSER(gmem0_BUSER)
);

QuantumMonteCarloU50_gmem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem1_ARVALID),
    .I_ARREADY(gmem1_ARREADY),
    .I_ARADDR(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARADDR),
    .I_ARID(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARID),
    .I_ARLEN(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARLEN),
    .I_ARSIZE(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARSIZE),
    .I_ARLOCK(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARLOCK),
    .I_ARCACHE(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARCACHE),
    .I_ARQOS(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARQOS),
    .I_ARPROT(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARPROT),
    .I_ARUSER(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARUSER),
    .I_ARBURST(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARBURST),
    .I_ARREGION(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARREGION),
    .I_RVALID(gmem1_RVALID),
    .I_RREADY(gmem1_RREADY),
    .I_RDATA(gmem1_RDATA),
    .I_RID(gmem1_RID),
    .I_RUSER(gmem1_RUSER),
    .I_RRESP(gmem1_RRESP),
    .I_RLAST(gmem1_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem1_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem1_WREADY),
    .I_WDATA(512'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(64'd0),
    .I_BVALID(gmem1_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem1_BRESP),
    .I_BID(gmem1_BID),
    .I_BUSER(gmem1_BUSER)
);

QuantumMonteCarloU50_gmem2_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM2_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM2_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM2_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM2_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM2_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM2_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM2_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM2_CACHE_VALUE ))
gmem2_m_axi_U(
    .AWVALID(m_axi_gmem2_AWVALID),
    .AWREADY(m_axi_gmem2_AWREADY),
    .AWADDR(m_axi_gmem2_AWADDR),
    .AWID(m_axi_gmem2_AWID),
    .AWLEN(m_axi_gmem2_AWLEN),
    .AWSIZE(m_axi_gmem2_AWSIZE),
    .AWBURST(m_axi_gmem2_AWBURST),
    .AWLOCK(m_axi_gmem2_AWLOCK),
    .AWCACHE(m_axi_gmem2_AWCACHE),
    .AWPROT(m_axi_gmem2_AWPROT),
    .AWQOS(m_axi_gmem2_AWQOS),
    .AWREGION(m_axi_gmem2_AWREGION),
    .AWUSER(m_axi_gmem2_AWUSER),
    .WVALID(m_axi_gmem2_WVALID),
    .WREADY(m_axi_gmem2_WREADY),
    .WDATA(m_axi_gmem2_WDATA),
    .WSTRB(m_axi_gmem2_WSTRB),
    .WLAST(m_axi_gmem2_WLAST),
    .WID(m_axi_gmem2_WID),
    .WUSER(m_axi_gmem2_WUSER),
    .ARVALID(m_axi_gmem2_ARVALID),
    .ARREADY(m_axi_gmem2_ARREADY),
    .ARADDR(m_axi_gmem2_ARADDR),
    .ARID(m_axi_gmem2_ARID),
    .ARLEN(m_axi_gmem2_ARLEN),
    .ARSIZE(m_axi_gmem2_ARSIZE),
    .ARBURST(m_axi_gmem2_ARBURST),
    .ARLOCK(m_axi_gmem2_ARLOCK),
    .ARCACHE(m_axi_gmem2_ARCACHE),
    .ARPROT(m_axi_gmem2_ARPROT),
    .ARQOS(m_axi_gmem2_ARQOS),
    .ARREGION(m_axi_gmem2_ARREGION),
    .ARUSER(m_axi_gmem2_ARUSER),
    .RVALID(m_axi_gmem2_RVALID),
    .RREADY(m_axi_gmem2_RREADY),
    .RDATA(m_axi_gmem2_RDATA),
    .RLAST(m_axi_gmem2_RLAST),
    .RID(m_axi_gmem2_RID),
    .RUSER(m_axi_gmem2_RUSER),
    .RRESP(m_axi_gmem2_RRESP),
    .BVALID(m_axi_gmem2_BVALID),
    .BREADY(m_axi_gmem2_BREADY),
    .BRESP(m_axi_gmem2_BRESP),
    .BID(m_axi_gmem2_BID),
    .BUSER(m_axi_gmem2_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem2_ARVALID),
    .I_ARREADY(gmem2_ARREADY),
    .I_ARADDR(gmem2_ARADDR),
    .I_ARID(1'd0),
    .I_ARLEN(32'd1),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem2_RVALID),
    .I_RREADY(gmem2_RREADY),
    .I_RDATA(gmem2_RDATA),
    .I_RID(gmem2_RID),
    .I_RUSER(gmem2_RUSER),
    .I_RRESP(gmem2_RRESP),
    .I_RLAST(gmem2_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem2_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem2_WREADY),
    .I_WDATA(512'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(64'd0),
    .I_BVALID(gmem2_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem2_BRESP),
    .I_BID(gmem2_BID),
    .I_BUSER(gmem2_BUSER)
);

QuantumMonteCarloU50_gmem3_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM3_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM3_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM3_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM3_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM3_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM3_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM3_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM3_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM3_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM3_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM3_CACHE_VALUE ))
gmem3_m_axi_U(
    .AWVALID(m_axi_gmem3_AWVALID),
    .AWREADY(m_axi_gmem3_AWREADY),
    .AWADDR(m_axi_gmem3_AWADDR),
    .AWID(m_axi_gmem3_AWID),
    .AWLEN(m_axi_gmem3_AWLEN),
    .AWSIZE(m_axi_gmem3_AWSIZE),
    .AWBURST(m_axi_gmem3_AWBURST),
    .AWLOCK(m_axi_gmem3_AWLOCK),
    .AWCACHE(m_axi_gmem3_AWCACHE),
    .AWPROT(m_axi_gmem3_AWPROT),
    .AWQOS(m_axi_gmem3_AWQOS),
    .AWREGION(m_axi_gmem3_AWREGION),
    .AWUSER(m_axi_gmem3_AWUSER),
    .WVALID(m_axi_gmem3_WVALID),
    .WREADY(m_axi_gmem3_WREADY),
    .WDATA(m_axi_gmem3_WDATA),
    .WSTRB(m_axi_gmem3_WSTRB),
    .WLAST(m_axi_gmem3_WLAST),
    .WID(m_axi_gmem3_WID),
    .WUSER(m_axi_gmem3_WUSER),
    .ARVALID(m_axi_gmem3_ARVALID),
    .ARREADY(m_axi_gmem3_ARREADY),
    .ARADDR(m_axi_gmem3_ARADDR),
    .ARID(m_axi_gmem3_ARID),
    .ARLEN(m_axi_gmem3_ARLEN),
    .ARSIZE(m_axi_gmem3_ARSIZE),
    .ARBURST(m_axi_gmem3_ARBURST),
    .ARLOCK(m_axi_gmem3_ARLOCK),
    .ARCACHE(m_axi_gmem3_ARCACHE),
    .ARPROT(m_axi_gmem3_ARPROT),
    .ARQOS(m_axi_gmem3_ARQOS),
    .ARREGION(m_axi_gmem3_ARREGION),
    .ARUSER(m_axi_gmem3_ARUSER),
    .RVALID(m_axi_gmem3_RVALID),
    .RREADY(m_axi_gmem3_RREADY),
    .RDATA(m_axi_gmem3_RDATA),
    .RLAST(m_axi_gmem3_RLAST),
    .RID(m_axi_gmem3_RID),
    .RUSER(m_axi_gmem3_RUSER),
    .RRESP(m_axi_gmem3_RRESP),
    .BVALID(m_axi_gmem3_BVALID),
    .BREADY(m_axi_gmem3_BREADY),
    .BRESP(m_axi_gmem3_BRESP),
    .BID(m_axi_gmem3_BID),
    .BUSER(m_axi_gmem3_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem3_ARVALID),
    .I_ARREADY(gmem3_ARREADY),
    .I_ARADDR(gmem3_ARADDR),
    .I_ARID(1'd0),
    .I_ARLEN(32'd1),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem3_RVALID),
    .I_RREADY(gmem3_RREADY),
    .I_RDATA(gmem3_RDATA),
    .I_RID(gmem3_RID),
    .I_RUSER(gmem3_RUSER),
    .I_RRESP(gmem3_RRESP),
    .I_RLAST(gmem3_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem3_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem3_WREADY),
    .I_WDATA(512'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(64'd0),
    .I_BVALID(gmem3_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem3_BRESP),
    .I_BID(gmem3_BID),
    .I_BUSER(gmem3_BUSER)
);

QuantumMonteCarloU50_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U118(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(Jperp),
    .din1(32'd1090519040),
    .ce(grp_fu_664_ce),
    .dout(grp_fu_664_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state88))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_start_reg <= 1'b0;
    end else begin
        if (((tmp_fu_1474_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state81))) begin
            grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_start_reg <= 1'b1;
        end else if ((grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_ready == 1'b1)) begin
            grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_start_reg <= 1'b1;
        end else if ((grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_ready == 1'b1)) begin
            grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state85)) begin
            grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_start_reg <= 1'b1;
        end else if ((grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_ready == 1'b1)) begin
            grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state87)) begin
            grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_start_reg <= 1'b1;
        end else if ((grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_ready == 1'b1)) begin
            grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_TrotterUnitFinal_fu_576_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state85)) begin
            grp_TrotterUnitFinal_fu_576_ap_start_reg <= 1'b1;
        end else if ((grp_TrotterUnitFinal_fu_576_ap_ready == 1'b1)) begin
            grp_TrotterUnitFinal_fu_576_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_TrotterUnitFinal_fu_593_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state85)) begin
            grp_TrotterUnitFinal_fu_593_ap_start_reg <= 1'b1;
        end else if ((grp_TrotterUnitFinal_fu_593_ap_ready == 1'b1)) begin
            grp_TrotterUnitFinal_fu_593_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_TrotterUnitFinal_fu_610_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state85)) begin
            grp_TrotterUnitFinal_fu_610_ap_start_reg <= 1'b1;
        end else if ((grp_TrotterUnitFinal_fu_610_ap_ready == 1'b1)) begin
            grp_TrotterUnitFinal_fu_610_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_TrotterUnitFinal_fu_627_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state85)) begin
            grp_TrotterUnitFinal_fu_627_ap_start_reg <= 1'b1;
        end else if ((grp_TrotterUnitFinal_fu_627_ap_ready == 1'b1)) begin
            grp_TrotterUnitFinal_fu_627_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_TrotterUnit_fu_520_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state83) & (icmp_ln266_fu_1500_p2 == 1'd0))) begin
            grp_TrotterUnit_fu_520_ap_start_reg <= 1'b1;
        end else if ((grp_TrotterUnit_fu_520_ap_ready == 1'b1)) begin
            grp_TrotterUnit_fu_520_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_TrotterUnit_fu_534_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state83) & (icmp_ln266_fu_1500_p2 == 1'd0))) begin
            grp_TrotterUnit_fu_534_ap_start_reg <= 1'b1;
        end else if ((grp_TrotterUnit_fu_534_ap_ready == 1'b1)) begin
            grp_TrotterUnit_fu_534_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_TrotterUnit_fu_548_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state83) & (icmp_ln266_fu_1500_p2 == 1'd0))) begin
            grp_TrotterUnit_fu_548_ap_start_reg <= 1'b1;
        end else if ((grp_TrotterUnit_fu_548_ap_ready == 1'b1)) begin
            grp_TrotterUnit_fu_548_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_TrotterUnit_fu_562_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state83) & (icmp_ln266_fu_1500_p2 == 1'd0))) begin
            grp_TrotterUnit_fu_562_ap_start_reg <= 1'b1;
        end else if ((grp_TrotterUnit_fu_562_ap_ready == 1'b1)) begin
            grp_TrotterUnit_fu_562_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state84) & (1'b0 == ap_block_state84_on_subcall_done))) begin
        dH_0_0_reg_458 <= grp_TrotterUnit_fu_520_ap_return;
    end else if (((1'b1 == ap_CS_fsm_state82) & (1'b0 == ap_block_state82_on_subcall_done))) begin
        dH_0_0_reg_458 <= dH_0_reg_1886;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state84) & (1'b0 == ap_block_state84_on_subcall_done))) begin
        dH_1_0_reg_448 <= grp_TrotterUnit_fu_534_ap_return;
    end else if (((1'b1 == ap_CS_fsm_state82) & (1'b0 == ap_block_state82_on_subcall_done))) begin
        dH_1_0_reg_448 <= dH_1_reg_1911;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state84) & (1'b0 == ap_block_state84_on_subcall_done))) begin
        dH_2_0_reg_468 <= grp_TrotterUnit_fu_548_ap_return;
    end else if (((1'b1 == ap_CS_fsm_state82) & (1'b0 == ap_block_state82_on_subcall_done))) begin
        dH_2_0_reg_468 <= dH_2_reg_1936;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state84) & (1'b0 == ap_block_state84_on_subcall_done))) begin
        dH_3_0_reg_478 <= grp_TrotterUnit_fu_562_ap_return;
    end else if (((1'b1 == ap_CS_fsm_state82) & (1'b0 == ap_block_state82_on_subcall_done))) begin
        dH_3_0_reg_478 <= dH_3_reg_1961;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state84) & (1'b0 == ap_block_state84_on_subcall_done))) begin
        packOfst_3_reg_488 <= packOfst_4_reg_1991;
    end else if (((1'b1 == ap_CS_fsm_state82) & (1'b0 == ap_block_state82_on_subcall_done))) begin
        packOfst_3_reg_488 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        stage_fu_188 <= 13'd0;
    end else if (((1'b1 == ap_CS_fsm_state83) & (icmp_ln266_fu_1500_p2 == 1'd1))) begin
        stage_fu_188 <= add_ln223_reg_1608;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln223_fu_695_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        Ofst_reg_1613 <= Ofst_fu_707_p1;
        trunc_ln243_6_reg_1620 <= {{add_ln243_fu_723_p2[63:6]}};
        trunc_ln244_4_reg_1625 <= {{add_ln244_fu_738_p2[63:6]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln223_reg_1608 <= add_ln223_fu_701_p2;
        stage_1_reg_1593 <= stage_fu_188;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        add_ln232_reg_1866 <= add_ln232_fu_1301_p2;
        bitcast_ln244_1_reg_1916 <= bitcast_ln244_1_fu_1365_p1;
        bitcast_ln244_2_reg_1941 <= bitcast_ln244_2_fu_1397_p1;
        bitcast_ln244_3_reg_1966 <= bitcast_ln244_3_fu_1470_p1;
        bitcast_ln244_reg_1891 <= bitcast_ln244_fu_1333_p1;
        dH_0_reg_1886 <= dH_0_fu_1330_p1;
        dH_1_reg_1911 <= dH_1_fu_1362_p1;
        dH_2_reg_1936 <= dH_2_fu_1394_p1;
        dH_3_reg_1961 <= dH_3_fu_1446_p1;
        p_Result_2_reg_1881 <= p_Result_2_fu_1322_p3;
        p_Result_3_reg_1901 <= p_Result_3_fu_1346_p3;
        p_Result_4_reg_1906 <= p_Result_4_fu_1354_p3;
        p_Result_5_reg_1926 <= p_Result_5_fu_1378_p3;
        p_Result_6_reg_1931 <= p_Result_6_fu_1386_p3;
        p_Result_7_reg_1951 <= p_Result_7_fu_1410_p3;
        p_Result_8_reg_1956 <= p_Result_8_fu_1418_p3;
        p_Result_s_reg_1876 <= p_Result_s_fu_1314_p3;
        spinOfst_2_reg_1921 <= spinOfst_2_fu_1368_p2;
        spinOfst_3_reg_1946 <= spinOfst_3_fu_1400_p2;
        spinOfst_4_reg_1871 <= spinOfst_4_fu_1307_p1;
        spinOfst_reg_1896 <= spinOfst_fu_1336_p2;
        tmp_reg_1971 <= stage_fu_188[32'd12];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        add_ln243_7_reg_1851 <= add_ln243_7_fu_1280_p2;
        add_ln244_7_reg_1861 <= add_ln244_7_fu_1285_p2;
        gmem2_addr_3_read_reg_1846 <= gmem2_RDATA;
        gmem3_addr_3_read_reg_1856 <= gmem3_RDATA;
        packOfst_s_reg_1791 <= {{stage_fu_188[11:9]}};
        trunc_ln243_12_reg_1826 <= trunc_ln243_12_fu_1238_p1;
        trunc_ln244_3_reg_1831 <= trunc_ln244_3_fu_1264_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        dHTunnel_reg_1569 <= grp_fu_664_p2;
        trunc_ln243_reg_1577 <= trunc_ln243_fu_684_p1;
        trunc_ln244_reg_1585 <= trunc_ln244_fu_688_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        gmem2_addr_1_read_reg_1761 <= gmem2_RDATA;
        gmem3_addr_1_read_reg_1766 <= gmem3_RDATA;
        trunc_ln243_2_reg_1751 <= trunc_ln243_2_fu_1095_p1;
        trunc_ln244_1_reg_1756 <= trunc_ln244_1_fu_1121_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        gmem2_addr_2_read_reg_1781 <= gmem2_RDATA;
        gmem3_addr_2_read_reg_1786 <= gmem3_RDATA;
        trunc_ln243_5_reg_1771 <= trunc_ln243_5_fu_1154_p1;
        trunc_ln244_2_reg_1776 <= trunc_ln244_2_fu_1180_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        gmem2_addr_read_reg_1741 <= gmem2_RDATA;
        gmem3_addr_read_reg_1746 <= gmem3_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        packOfst_2_reg_1675 <= {{Ofst_2_fu_868_p2[11:9]}};
        packOfst_7_reg_1696 <= {{Ofst_3_fu_943_p2[11:9]}};
        trunc_ln243_11_reg_1707 <= {{add_ln243_3_fu_974_p2[63:6]}};
        trunc_ln243_13_reg_1702 <= trunc_ln243_13_fu_970_p1;
        trunc_ln243_7_reg_1681 <= trunc_ln243_7_fu_895_p1;
        trunc_ln243_s_reg_1686 <= {{add_ln243_2_fu_899_p2[63:6]}};
        trunc_ln244_6_reg_1691 <= {{add_ln244_4_fu_928_p2[63:6]}};
        trunc_ln244_8_reg_1712 <= {{add_ln244_6_fu_1007_p2[63:6]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        packOfst_4_reg_1991 <= packOfst_4_fu_1506_p2;
        trunc_ln266_reg_1980 <= trunc_ln266_fu_1492_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        packOfst_reg_1642 <= {{Ofst_1_fu_773_p2[11:9]}};
        trunc_ln243_3_reg_1648 <= trunc_ln243_3_fu_800_p1;
        trunc_ln243_8_reg_1653 <= {{add_ln243_1_fu_804_p2[63:6]}};
        trunc_ln3_reg_1658 <= {{add_ln244_2_fu_833_p2[63:6]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1474_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state81))) begin
        trunc_ln4_reg_1975 <= {{add_ln232_fu_1301_p2[63:6]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        trunc_ln_reg_1533 <= {{trotters[63:6]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        JcoupLocal_0_address0 = grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        JcoupLocal_0_address0 = grp_TrotterUnit_fu_520_JcoupLocal_address0;
    end else if (((tmp_reg_1971 == 1'd0) & (1'b1 == ap_CS_fsm_state82))) begin
        JcoupLocal_0_address0 = grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_address0;
    end else begin
        JcoupLocal_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        JcoupLocal_0_ce0 = grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        JcoupLocal_0_ce0 = grp_TrotterUnit_fu_520_JcoupLocal_ce0;
    end else if (((tmp_reg_1971 == 1'd0) & (1'b1 == ap_CS_fsm_state82))) begin
        JcoupLocal_0_ce0 = grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_ce0;
    end else begin
        JcoupLocal_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_1971 == 1'd0) & (1'b1 == ap_CS_fsm_state82))) begin
        JcoupLocal_0_ce1 = grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_ce1;
    end else begin
        JcoupLocal_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_1971 == 1'd0) & (1'b1 == ap_CS_fsm_state82))) begin
        JcoupLocal_0_we1 = grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_we1;
    end else begin
        JcoupLocal_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        JcoupLocal_1_address0 = grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        JcoupLocal_1_address0 = grp_TrotterUnit_fu_534_JcoupLocal_address0;
    end else begin
        JcoupLocal_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        JcoupLocal_1_ce0 = grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        JcoupLocal_1_ce0 = grp_TrotterUnit_fu_534_JcoupLocal_ce0;
    end else begin
        JcoupLocal_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        JcoupLocal_1_ce1 = grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_ce1;
    end else begin
        JcoupLocal_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        JcoupLocal_1_we1 = grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_we1;
    end else begin
        JcoupLocal_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        JcoupLocal_2_address0 = grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        JcoupLocal_2_address0 = grp_TrotterUnit_fu_548_JcoupLocal_address0;
    end else begin
        JcoupLocal_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        JcoupLocal_2_ce0 = grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        JcoupLocal_2_ce0 = grp_TrotterUnit_fu_548_JcoupLocal_ce0;
    end else begin
        JcoupLocal_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        JcoupLocal_2_ce1 = grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_ce1;
    end else begin
        JcoupLocal_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        JcoupLocal_2_we1 = grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_we1;
    end else begin
        JcoupLocal_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        JcoupLocal_3_ce0 = grp_TrotterUnit_fu_562_JcoupLocal_ce0;
    end else begin
        JcoupLocal_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        JcoupLocal_3_ce1 = grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_3_ce1;
    end else begin
        JcoupLocal_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        JcoupLocal_3_we1 = grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_3_we1;
    end else begin
        JcoupLocal_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state10_io)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((ap_start == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

always @ (*) begin
    if ((grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

always @ (*) begin
    if (((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0))) begin
        ap_ST_fsm_state77_blk = 1'b1;
    end else begin
        ap_ST_fsm_state77_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0))) begin
        ap_ST_fsm_state78_blk = 1'b1;
    end else begin
        ap_ST_fsm_state78_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0))) begin
        ap_ST_fsm_state79_blk = 1'b1;
    end else begin
        ap_ST_fsm_state79_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state7_io)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0))) begin
        ap_ST_fsm_state80_blk = 1'b1;
    end else begin
        ap_ST_fsm_state80_blk = 1'b0;
    end
end

assign ap_ST_fsm_state81_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state82_on_subcall_done)) begin
        ap_ST_fsm_state82_blk = 1'b1;
    end else begin
        ap_ST_fsm_state82_blk = 1'b0;
    end
end

assign ap_ST_fsm_state83_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state84_on_subcall_done)) begin
        ap_ST_fsm_state84_blk = 1'b1;
    end else begin
        ap_ST_fsm_state84_blk = 1'b0;
    end
end

assign ap_ST_fsm_state85_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state86_on_subcall_done)) begin
        ap_ST_fsm_state86_blk = 1'b1;
    end else begin
        ap_ST_fsm_state86_blk = 1'b0;
    end
end

assign ap_ST_fsm_state87_blk = 1'b0;

always @ (*) begin
    if ((grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_done == 1'b0)) begin
        ap_ST_fsm_state88_blk = 1'b1;
    end else begin
        ap_ST_fsm_state88_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state8_io)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state9_io)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state88))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state88))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem0_ARVALID = grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARVALID;
    end else begin
        gmem0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87))) begin
        gmem0_AWVALID = grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWVALID;
    end else begin
        gmem0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87))) begin
        gmem0_BREADY = grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_BREADY;
    end else begin
        gmem0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem0_RREADY = grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_RREADY;
    end else begin
        gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87))) begin
        gmem0_WVALID = grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WVALID;
    end else begin
        gmem0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_fu_1474_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state81)) | ((tmp_reg_1971 == 1'd0) & (1'b1 == ap_CS_fsm_state82)))) begin
        gmem1_ARVALID = grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARVALID;
    end else begin
        gmem1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_fu_1474_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state81)) | ((tmp_reg_1971 == 1'd0) & (1'b1 == ap_CS_fsm_state82)))) begin
        gmem1_RREADY = grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_RREADY;
    end else begin
        gmem1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_io))) begin
        gmem2_ARADDR = sext_ln243_3_fu_1042_p1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_io))) begin
        gmem2_ARADDR = sext_ln243_2_fu_1022_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_io))) begin
        gmem2_ARADDR = sext_ln243_1_fu_848_p1;
    end else if (((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7_io))) begin
        gmem2_ARADDR = sext_ln243_fu_753_p1;
    end else begin
        gmem2_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_io)) | ((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_io)) | ((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_io)) | ((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7_io)))) begin
        gmem2_ARVALID = 1'b1;
    end else begin
        gmem2_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state80)) | (~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state79)) | (~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state78)) | (~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state77)))) begin
        gmem2_RREADY = 1'b1;
    end else begin
        gmem2_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        gmem2_blk_n_AR = m_axi_gmem2_ARREADY;
    end else begin
        gmem2_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77))) begin
        gmem2_blk_n_R = m_axi_gmem2_RVALID;
    end else begin
        gmem2_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_io))) begin
        gmem3_ARADDR = sext_ln244_3_fu_1052_p1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_io))) begin
        gmem3_ARADDR = sext_ln244_2_fu_1032_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_io))) begin
        gmem3_ARADDR = sext_ln244_1_fu_858_p1;
    end else if (((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7_io))) begin
        gmem3_ARADDR = sext_ln244_fu_763_p1;
    end else begin
        gmem3_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_io)) | ((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_io)) | ((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_io)) | ((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7_io)))) begin
        gmem3_ARVALID = 1'b1;
    end else begin
        gmem3_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state80)) | (~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state79)) | (~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state78)) | (~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state77)))) begin
        gmem3_RREADY = 1'b1;
    end else begin
        gmem3_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        gmem3_blk_n_AR = m_axi_gmem3_ARREADY;
    end else begin
        gmem3_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77))) begin
        gmem3_blk_n_R = m_axi_gmem3_RVALID;
    end else begin
        gmem3_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | ((grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_664_ce = 1'b1;
    end else begin
        grp_fu_664_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        trottersLocal_V_0_address0 = zext_ln239_3_fu_1268_p1;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        trottersLocal_V_0_address0 = grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        trottersLocal_V_0_address0 = grp_TrotterUnitFinal_fu_576_trotters_address0;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        trottersLocal_V_0_address0 = grp_TrotterUnit_fu_520_trotters_address0;
    end else begin
        trottersLocal_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        trottersLocal_V_0_address1 = zext_ln239_1_fu_1199_p1;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        trottersLocal_V_0_address1 = grp_TrotterUnitFinal_fu_576_trotters_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        trottersLocal_V_0_address1 = grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_address1;
    end else begin
        trottersLocal_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state80))) begin
        trottersLocal_V_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        trottersLocal_V_0_ce0 = grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        trottersLocal_V_0_ce0 = grp_TrotterUnitFinal_fu_576_trotters_ce0;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        trottersLocal_V_0_ce0 = grp_TrotterUnit_fu_520_trotters_ce0;
    end else begin
        trottersLocal_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state80))) begin
        trottersLocal_V_0_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        trottersLocal_V_0_ce1 = grp_TrotterUnitFinal_fu_576_trotters_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        trottersLocal_V_0_ce1 = grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_ce1;
    end else begin
        trottersLocal_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        trottersLocal_V_0_d1 = grp_TrotterUnitFinal_fu_576_trotters_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        trottersLocal_V_0_d1 = grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_d1;
    end else begin
        trottersLocal_V_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        trottersLocal_V_0_we1 = grp_TrotterUnitFinal_fu_576_trotters_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        trottersLocal_V_0_we1 = grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_we1;
    end else begin
        trottersLocal_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        trottersLocal_V_1_address0 = zext_ln239_2_fu_1204_p1;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        trottersLocal_V_1_address0 = grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        trottersLocal_V_1_address0 = grp_TrotterUnitFinal_fu_593_trotters_address0;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        trottersLocal_V_1_address0 = grp_TrotterUnit_fu_534_trotters_address0;
    end else begin
        trottersLocal_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        trottersLocal_V_1_address1 = zext_ln239_fu_1193_p1;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        trottersLocal_V_1_address1 = grp_TrotterUnitFinal_fu_593_trotters_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        trottersLocal_V_1_address1 = grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_address1;
    end else begin
        trottersLocal_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state80))) begin
        trottersLocal_V_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        trottersLocal_V_1_ce0 = grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        trottersLocal_V_1_ce0 = grp_TrotterUnitFinal_fu_593_trotters_ce0;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        trottersLocal_V_1_ce0 = grp_TrotterUnit_fu_534_trotters_ce0;
    end else begin
        trottersLocal_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state80))) begin
        trottersLocal_V_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        trottersLocal_V_1_ce1 = grp_TrotterUnitFinal_fu_593_trotters_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        trottersLocal_V_1_ce1 = grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_ce1;
    end else begin
        trottersLocal_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        trottersLocal_V_1_d1 = grp_TrotterUnitFinal_fu_593_trotters_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        trottersLocal_V_1_d1 = grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_d1;
    end else begin
        trottersLocal_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        trottersLocal_V_1_we1 = grp_TrotterUnitFinal_fu_593_trotters_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        trottersLocal_V_1_we1 = grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_we1;
    end else begin
        trottersLocal_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        trottersLocal_V_2_address0 = zext_ln239_3_fu_1268_p1;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        trottersLocal_V_2_address0 = grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        trottersLocal_V_2_address0 = grp_TrotterUnitFinal_fu_610_trotters_address0;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        trottersLocal_V_2_address0 = grp_TrotterUnit_fu_548_trotters_address0;
    end else begin
        trottersLocal_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        trottersLocal_V_2_address1 = zext_ln239_1_fu_1199_p1;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        trottersLocal_V_2_address1 = grp_TrotterUnitFinal_fu_610_trotters_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        trottersLocal_V_2_address1 = grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_address1;
    end else begin
        trottersLocal_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state80))) begin
        trottersLocal_V_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        trottersLocal_V_2_ce0 = grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        trottersLocal_V_2_ce0 = grp_TrotterUnitFinal_fu_610_trotters_ce0;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        trottersLocal_V_2_ce0 = grp_TrotterUnit_fu_548_trotters_ce0;
    end else begin
        trottersLocal_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state80))) begin
        trottersLocal_V_2_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        trottersLocal_V_2_ce1 = grp_TrotterUnitFinal_fu_610_trotters_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        trottersLocal_V_2_ce1 = grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_ce1;
    end else begin
        trottersLocal_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        trottersLocal_V_2_d1 = grp_TrotterUnitFinal_fu_610_trotters_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        trottersLocal_V_2_d1 = grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_d1;
    end else begin
        trottersLocal_V_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        trottersLocal_V_2_we1 = grp_TrotterUnitFinal_fu_610_trotters_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        trottersLocal_V_2_we1 = grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_we1;
    end else begin
        trottersLocal_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        trottersLocal_V_3_address0 = zext_ln239_2_fu_1204_p1;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        trottersLocal_V_3_address0 = grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        trottersLocal_V_3_address0 = grp_TrotterUnitFinal_fu_627_trotters_address0;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        trottersLocal_V_3_address0 = grp_TrotterUnit_fu_562_trotters_address0;
    end else begin
        trottersLocal_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        trottersLocal_V_3_address1 = zext_ln239_fu_1193_p1;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        trottersLocal_V_3_address1 = grp_TrotterUnitFinal_fu_627_trotters_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        trottersLocal_V_3_address1 = grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_address1;
    end else begin
        trottersLocal_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state80))) begin
        trottersLocal_V_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        trottersLocal_V_3_ce0 = grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        trottersLocal_V_3_ce0 = grp_TrotterUnitFinal_fu_627_trotters_ce0;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        trottersLocal_V_3_ce0 = grp_TrotterUnit_fu_562_trotters_ce0;
    end else begin
        trottersLocal_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state80))) begin
        trottersLocal_V_3_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        trottersLocal_V_3_ce1 = grp_TrotterUnitFinal_fu_627_trotters_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        trottersLocal_V_3_ce1 = grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_ce1;
    end else begin
        trottersLocal_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        trottersLocal_V_3_d1 = grp_TrotterUnitFinal_fu_627_trotters_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        trottersLocal_V_3_d1 = grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_d1;
    end else begin
        trottersLocal_V_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        trottersLocal_V_3_we1 = grp_TrotterUnitFinal_fu_627_trotters_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        trottersLocal_V_3_we1 = grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_we1;
    end else begin
        trottersLocal_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln223_fu_695_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7_io))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_io))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_io))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_io))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            if ((~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state77))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end
        end
        ap_ST_fsm_state78 : begin
            if ((~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state78))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_state79 : begin
            if ((~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state79))) begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end
        end
        ap_ST_fsm_state80 : begin
            if ((~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state80))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            if (((1'b1 == ap_CS_fsm_state82) & (1'b0 == ap_block_state82_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end
        end
        ap_ST_fsm_state83 : begin
            if (((1'b1 == ap_CS_fsm_state83) & (icmp_ln266_fu_1500_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state84;
            end
        end
        ap_ST_fsm_state84 : begin
            if (((1'b1 == ap_CS_fsm_state84) & (1'b0 == ap_block_state84_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state84;
            end
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            if (((1'b1 == ap_CS_fsm_state86) & (1'b0 == ap_block_state86_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            if (((grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state88))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Ofst_1_fu_773_p2 = ($signed(Ofst_reg_1613) + $signed(12'd4095));

assign Ofst_2_fu_868_p2 = ($signed(Ofst_reg_1613) + $signed(12'd4094));

assign Ofst_3_fu_943_p2 = ($signed(Ofst_reg_1613) + $signed(12'd4093));

assign Ofst_fu_707_p1 = stage_fu_188[11:0];

assign add_ln223_fu_701_p2 = (stage_fu_188 + 13'd1);

assign add_ln232_fu_1301_p2 = (zext_ln232_fu_1297_p1 + Jcoup);

assign add_ln243_1_fu_804_p2 = (zext_ln243_2_fu_796_p1 + h);

assign add_ln243_2_fu_899_p2 = (zext_ln243_4_fu_891_p1 + h);

assign add_ln243_3_fu_974_p2 = (zext_ln243_6_fu_966_p1 + h);

assign add_ln243_4_fu_1073_p2 = (trunc_ln243_4_fu_1065_p3 + trunc_ln243_reg_1577);

assign add_ln243_5_fu_1132_p2 = (trunc_ln2_fu_1125_p3 + trunc_ln243_reg_1577);

assign add_ln243_6_fu_1216_p2 = (trunc_ln243_9_fu_1209_p3 + trunc_ln243_reg_1577);

assign add_ln243_7_fu_1280_p2 = (trunc_ln243_10_fu_1273_p3 + trunc_ln243_reg_1577);

assign add_ln243_fu_723_p2 = (zext_ln243_fu_719_p1 + h);

assign add_ln244_1_fu_1099_p2 = (trunc_ln243_4_fu_1065_p3 + trunc_ln244_reg_1585);

assign add_ln244_2_fu_833_p2 = (zext_ln244_1_fu_829_p1 + logRand);

assign add_ln244_3_fu_1158_p2 = (trunc_ln244_reg_1585 + trunc_ln2_fu_1125_p3);

assign add_ln244_4_fu_928_p2 = (zext_ln244_3_fu_924_p1 + logRand);

assign add_ln244_5_fu_1242_p2 = (trunc_ln244_reg_1585 + trunc_ln243_9_fu_1209_p3);

assign add_ln244_6_fu_1007_p2 = (zext_ln244_5_fu_1003_p1 + logRand);

assign add_ln244_7_fu_1285_p2 = (trunc_ln244_reg_1585 + trunc_ln243_10_fu_1273_p3);

assign add_ln244_fu_738_p2 = (zext_ln243_fu_719_p1 + logRand);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state10_io = ((gmem3_ARREADY == 1'b0) | (gmem2_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state77 = ((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state78 = ((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state79 = ((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state7_io = ((gmem3_ARREADY == 1'b0) | (gmem2_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state80 = ((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state82_on_subcall_done = ((grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_done == 1'b0) & (tmp_reg_1971 == 1'd0));
end

always @ (*) begin
    ap_block_state84_on_subcall_done = ((grp_TrotterUnit_fu_562_ap_done == 1'b0) | (grp_TrotterUnit_fu_548_ap_done == 1'b0) | (grp_TrotterUnit_fu_534_ap_done == 1'b0) | (grp_TrotterUnit_fu_520_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state86_on_subcall_done = ((grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_done == 1'b0) | (grp_TrotterUnitFinal_fu_627_ap_done == 1'b0) | (grp_TrotterUnitFinal_fu_610_ap_done == 1'b0) | (grp_TrotterUnitFinal_fu_593_ap_done == 1'b0) | (grp_TrotterUnitFinal_fu_576_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state8_io = ((gmem3_ARREADY == 1'b0) | (gmem2_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state9_io = ((gmem3_ARREADY == 1'b0) | (gmem2_ARREADY == 1'b0));
end

assign bitcast_ln244_1_fu_1365_p1 = trunc_ln244_2_reg_1776;

assign bitcast_ln244_2_fu_1397_p1 = trunc_ln244_3_reg_1831;

assign bitcast_ln244_3_fu_1470_p1 = trunc_ln244_5_fu_1466_p1;

assign bitcast_ln244_fu_1333_p1 = trunc_ln244_1_reg_1756;

assign dH_0_fu_1330_p1 = trunc_ln243_2_reg_1751;

assign dH_1_fu_1362_p1 = trunc_ln243_5_reg_1771;

assign dH_2_fu_1394_p1 = trunc_ln243_12_reg_1826;

assign dH_3_fu_1446_p1 = trunc_ln243_14_fu_1442_p1;

assign grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_start = grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_start_reg;

assign grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_start = grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_start_reg;

assign grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_start = grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_start_reg;

assign grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_start = grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_start_reg;

assign grp_TrotterUnitFinal_fu_576_ap_start = grp_TrotterUnitFinal_fu_576_ap_start_reg;

assign grp_TrotterUnitFinal_fu_593_ap_start = grp_TrotterUnitFinal_fu_593_ap_start_reg;

assign grp_TrotterUnitFinal_fu_610_ap_start = grp_TrotterUnitFinal_fu_610_ap_start_reg;

assign grp_TrotterUnitFinal_fu_627_ap_start = grp_TrotterUnitFinal_fu_627_ap_start_reg;

assign grp_TrotterUnit_fu_520_ap_start = grp_TrotterUnit_fu_520_ap_start_reg;

assign grp_TrotterUnit_fu_534_ap_start = grp_TrotterUnit_fu_534_ap_start_reg;

assign grp_TrotterUnit_fu_548_ap_start = grp_TrotterUnit_fu_548_ap_start_reg;

assign grp_TrotterUnit_fu_562_ap_start = grp_TrotterUnit_fu_562_ap_start_reg;

assign icmp_ln223_fu_695_p2 = ((stage_fu_188 == 13'd4099) ? 1'b1 : 1'b0);

assign icmp_ln266_fu_1500_p2 = ((packOfst_3_reg_488 == 4'd8) ? 1'b1 : 1'b0);

assign lshr_ln243_1_fu_1149_p2 = gmem2_addr_1_read_reg_1761 >> zext_ln243_3_fu_1145_p1;

assign lshr_ln243_2_fu_1233_p2 = gmem2_addr_2_read_reg_1781 >> zext_ln243_5_fu_1229_p1;

assign lshr_ln243_3_fu_1437_p2 = gmem2_addr_3_read_reg_1846 >> zext_ln243_7_fu_1433_p1;

assign lshr_ln243_fu_1090_p2 = gmem2_addr_read_reg_1741 >> zext_ln243_1_fu_1086_p1;

assign lshr_ln244_1_fu_1175_p2 = gmem3_addr_1_read_reg_1766 >> zext_ln244_2_fu_1171_p1;

assign lshr_ln244_2_fu_1259_p2 = gmem3_addr_2_read_reg_1786 >> zext_ln244_4_fu_1255_p1;

assign lshr_ln244_3_fu_1461_p2 = gmem3_addr_3_read_reg_1856 >> zext_ln244_6_fu_1457_p1;

assign lshr_ln244_fu_1116_p2 = gmem3_addr_read_reg_1746 >> zext_ln244_fu_1112_p1;

assign or_ln244_1_fu_914_p4 = {{{{2'd2}, {Ofst_2_fu_868_p2}}}, {2'd0}};

assign or_ln244_2_fu_989_p4 = {{{{1'd1}, {Ofst_3_fu_943_p2}}}, {2'd0}};

assign or_ln_fu_819_p4 = {{{{1'd1}, {Ofst_1_fu_773_p2}}}, {2'd0}};

assign p_Result_2_fu_1322_p3 = trottersLocal_V_1_q1[zext_ln234_fu_1310_p1];

assign p_Result_3_fu_1346_p3 = trottersLocal_V_0_q1[zext_ln234_1_fu_1342_p1];

assign p_Result_4_fu_1354_p3 = trottersLocal_V_2_q1[zext_ln234_1_fu_1342_p1];

assign p_Result_5_fu_1378_p3 = trottersLocal_V_1_q0[zext_ln234_2_fu_1374_p1];

assign p_Result_6_fu_1386_p3 = trottersLocal_V_3_q0[zext_ln234_2_fu_1374_p1];

assign p_Result_7_fu_1410_p3 = trottersLocal_V_2_q0[zext_ln234_3_fu_1406_p1];

assign p_Result_8_fu_1418_p3 = trottersLocal_V_0_q0[zext_ln234_3_fu_1406_p1];

assign p_Result_s_fu_1314_p3 = trottersLocal_V_3_q1[zext_ln234_fu_1310_p1];

assign packOfst_4_fu_1506_p2 = (packOfst_3_reg_488 + 4'd1);

assign packOfst_s_fu_1184_p4 = {{stage_fu_188[11:9]}};

assign sext_ln243_1_fu_848_p1 = $signed(trunc_ln243_8_reg_1653);

assign sext_ln243_2_fu_1022_p1 = $signed(trunc_ln243_s_reg_1686);

assign sext_ln243_3_fu_1042_p1 = $signed(trunc_ln243_11_reg_1707);

assign sext_ln243_fu_753_p1 = $signed(trunc_ln243_6_reg_1620);

assign sext_ln244_1_fu_858_p1 = $signed(trunc_ln3_reg_1658);

assign sext_ln244_2_fu_1032_p1 = $signed(trunc_ln244_6_reg_1691);

assign sext_ln244_3_fu_1052_p1 = $signed(trunc_ln244_8_reg_1712);

assign sext_ln244_4_fu_999_p1 = $signed(or_ln244_2_fu_989_p4);

assign sext_ln244_fu_763_p1 = $signed(trunc_ln244_4_reg_1625);

assign shl_ln1_fu_711_p3 = {{Ofst_fu_707_p1}, {2'd0}};

assign shl_ln243_1_fu_1078_p3 = {{add_ln243_4_fu_1073_p2}, {3'd0}};

assign shl_ln243_2_fu_788_p3 = {{Ofst_1_fu_773_p2}, {2'd0}};

assign shl_ln243_3_fu_1137_p3 = {{add_ln243_5_fu_1132_p2}, {3'd0}};

assign shl_ln243_4_fu_883_p3 = {{Ofst_2_fu_868_p2}, {2'd0}};

assign shl_ln243_5_fu_1221_p3 = {{add_ln243_6_fu_1216_p2}, {3'd0}};

assign shl_ln243_6_fu_958_p3 = {{Ofst_3_fu_943_p2}, {2'd0}};

assign shl_ln243_7_fu_1426_p3 = {{add_ln243_7_reg_1851}, {3'd0}};

assign shl_ln244_1_fu_1163_p3 = {{add_ln244_3_fu_1158_p2}, {3'd0}};

assign shl_ln244_2_fu_1247_p3 = {{add_ln244_5_fu_1242_p2}, {3'd0}};

assign shl_ln244_3_fu_1450_p3 = {{add_ln244_7_reg_1861}, {3'd0}};

assign shl_ln2_fu_1104_p3 = {{add_ln244_1_fu_1099_p2}, {3'd0}};

assign shl_ln_fu_1290_p3 = {{stage_fu_188}, {14'd0}};

assign spinOfst_2_fu_1368_p2 = ($signed(spinOfst_4_fu_1307_p1) + $signed(9'd510));

assign spinOfst_3_fu_1400_p2 = ($signed(spinOfst_4_fu_1307_p1) + $signed(9'd509));

assign spinOfst_4_fu_1307_p1 = stage_fu_188[8:0];

assign spinOfst_fu_1336_p2 = ($signed(spinOfst_4_fu_1307_p1) + $signed(9'd511));

assign tmp_fu_1474_p3 = stage_fu_188[32'd12];

assign trunc_ln243_10_fu_1273_p3 = {{trunc_ln243_13_reg_1702}, {2'd0}};

assign trunc_ln243_12_fu_1238_p1 = lshr_ln243_2_fu_1233_p2[31:0];

assign trunc_ln243_13_fu_970_p1 = Ofst_3_fu_943_p2[3:0];

assign trunc_ln243_14_fu_1442_p1 = lshr_ln243_3_fu_1437_p2[31:0];

assign trunc_ln243_1_fu_1062_p1 = stage_fu_188[3:0];

assign trunc_ln243_2_fu_1095_p1 = lshr_ln243_fu_1090_p2[31:0];

assign trunc_ln243_3_fu_800_p1 = Ofst_1_fu_773_p2[3:0];

assign trunc_ln243_4_fu_1065_p3 = {{trunc_ln243_1_fu_1062_p1}, {2'd0}};

assign trunc_ln243_5_fu_1154_p1 = lshr_ln243_1_fu_1149_p2[31:0];

assign trunc_ln243_7_fu_895_p1 = Ofst_2_fu_868_p2[3:0];

assign trunc_ln243_9_fu_1209_p3 = {{trunc_ln243_7_reg_1681}, {2'd0}};

assign trunc_ln243_fu_684_p1 = h[5:0];

assign trunc_ln244_1_fu_1121_p1 = lshr_ln244_fu_1116_p2[31:0];

assign trunc_ln244_2_fu_1180_p1 = lshr_ln244_1_fu_1175_p2[31:0];

assign trunc_ln244_3_fu_1264_p1 = lshr_ln244_2_fu_1259_p2[31:0];

assign trunc_ln244_5_fu_1466_p1 = lshr_ln244_3_fu_1461_p2[31:0];

assign trunc_ln244_fu_688_p1 = logRand[5:0];

assign trunc_ln266_fu_1492_p1 = packOfst_3_reg_488[2:0];

assign trunc_ln2_fu_1125_p3 = {{trunc_ln243_3_reg_1648}, {2'd0}};

assign zext_ln232_fu_1297_p1 = shl_ln_fu_1290_p3;

assign zext_ln234_1_fu_1342_p1 = spinOfst_fu_1336_p2;

assign zext_ln234_2_fu_1374_p1 = spinOfst_2_fu_1368_p2;

assign zext_ln234_3_fu_1406_p1 = spinOfst_3_fu_1400_p2;

assign zext_ln234_fu_1310_p1 = spinOfst_4_fu_1307_p1;

assign zext_ln239_1_fu_1199_p1 = packOfst_reg_1642;

assign zext_ln239_2_fu_1204_p1 = packOfst_2_reg_1675;

assign zext_ln239_3_fu_1268_p1 = packOfst_7_reg_1696;

assign zext_ln239_fu_1193_p1 = packOfst_s_fu_1184_p4;

assign zext_ln243_1_fu_1086_p1 = shl_ln243_1_fu_1078_p3;

assign zext_ln243_2_fu_796_p1 = shl_ln243_2_fu_788_p3;

assign zext_ln243_3_fu_1145_p1 = shl_ln243_3_fu_1137_p3;

assign zext_ln243_4_fu_891_p1 = shl_ln243_4_fu_883_p3;

assign zext_ln243_5_fu_1229_p1 = shl_ln243_5_fu_1221_p3;

assign zext_ln243_6_fu_966_p1 = shl_ln243_6_fu_958_p3;

assign zext_ln243_7_fu_1433_p1 = shl_ln243_7_fu_1426_p3;

assign zext_ln243_fu_719_p1 = shl_ln1_fu_711_p3;

assign zext_ln244_1_fu_829_p1 = or_ln_fu_819_p4;

assign zext_ln244_2_fu_1171_p1 = shl_ln244_1_fu_1163_p3;

assign zext_ln244_3_fu_924_p1 = or_ln244_1_fu_914_p4;

assign zext_ln244_4_fu_1255_p1 = shl_ln244_2_fu_1247_p3;

assign zext_ln244_5_fu_1003_p1 = $unsigned(sext_ln244_4_fu_999_p1);

assign zext_ln244_6_fu_1457_p1 = shl_ln244_3_fu_1450_p3;

assign zext_ln244_fu_1112_p1 = shl_ln2_fu_1104_p3;

endmodule //QuantumMonteCarloU50
