# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../341lab6.srcs/sources_1/imports/Desktop/ALU.v" \
"../../../../341lab6.srcs/sources_1/imports/Desktop/Control.v" \
"../../../../341lab6.srcs/sources_1/imports/Desktop/DataMem.v" \
"../../../../341lab6.srcs/sources_1/imports/Desktop/Datapath.v" \
"../../../../341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v" \
"../../../../341lab6.srcs/sources_1/imports/Desktop/PC.v" \
"../../../../341lab6.srcs/sources_1/imports/Desktop/PCADD.v" \
"../../../../341lab6.srcs/sources_1/imports/Desktop/regfile32.v" \
"../../../../341lab6.srcs/sources_1/imports/Desktop/Datapath_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
