# OhMyCPU

A Simple MISP CPU with cache written in Verilog.

## Introduction

It's my project of *Computer Architecture* in SMIE.

这是我的*计算机组成原理*这门课程的 Project。

## Declaration

If you want to use my code you should give clear reference in your lab report.

如果你在你的项目中有任何引用我的代码，请您在实验报告中说明，以免不必要的麻烦。

## Detail

More information please visit [My Blog](https://t.32ph.com/five-stage-misp-cpu-verilog-design-with-hazard-handle/).

更多细节请移步访问[我的博客](https://t.32ph.com/five-stage-misp-cpu-verilog-design-with-hazard-handle/)。
