$comment
	File created using the following command:
		vcd file Lab9_2.msim.vcd -direction
$end
$date
	Fri May 03 23:49:28 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Lab9_2_vlg_vec_tst $end
$var reg 2 ! KEY [2:1] $end
$var reg 1 " SW [0:0] $end
$var wire 1 # LEDG [9] $end
$var wire 1 $ LEDG [8] $end
$var wire 1 % LEDG [7] $end
$var wire 1 & LEDG [6] $end
$var wire 1 ' LEDG [5] $end
$var wire 1 ( LEDG [4] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 LEDG[4]~output_o $end
$var wire 1 1 LEDG[5]~output_o $end
$var wire 1 2 LEDG[6]~output_o $end
$var wire 1 3 LEDG[7]~output_o $end
$var wire 1 4 LEDG[8]~output_o $end
$var wire 1 5 LEDG[9]~output_o $end
$var wire 1 6 KEY[2]~input_o $end
$var wire 1 7 SW[0]~input_o $end
$var wire 1 8 Mux0~0_combout $end
$var wire 1 9 Mux0~1_combout $end
$var wire 1 : KEY[1]~input_o $end
$var wire 1 ; Mux3~0_combout $end
$var wire 1 < Mux2~0_combout $end
$var wire 1 = Mux1~0_combout $end
$var wire 1 > Mux3~1_combout $end
$var wire 1 ? Mux3~2_combout $end
$var wire 1 @ op~0_combout $end
$var wire 1 A l_state [3] $end
$var wire 1 B l_state [2] $end
$var wire 1 C l_state [1] $end
$var wire 1 D l_state [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b1 "
0(
0'
0&
0%
0$
0#
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
06
17
18
19
0:
1;
0<
0=
0>
1?
0@
0D
0C
0B
0A
$end
#10000
b1 !
1:
0)
#20000
b11 !
16
1)
1D
1A
1>
0;
10
13
1(
1%
0?
1<
#40000
b1 !
06
0)
#60000
b11 !
16
1)
0D
1C
0>
00
11
0(
1'
1?
#80000
b1 !
06
0)
#100000
b11 !
16
1)
1D
0?
1=
0<
10
1(
#120000
b1 !
06
0)
#140000
b11 !
16
1)
0D
1B
0C
00
12
01
0(
1&
0'
1@
15
1#
#160000
b1 !
06
0)
#180000
b11 !
16
1)
#200000
b0 "
b1 !
07
06
0)
1;
09
1?
0=
#220000
b11 !
16
1)
1D
0B
0A
0;
10
02
03
1(
0&
0%
0@
0?
1<
05
0#
#240000
b1 !
06
0)
#260000
b11 !
16
1)
0D
1C
1?
00
11
0(
1'
#280000
b1 !
06
0)
#300000
b11 !
16
1)
1D
0?
1=
0<
10
1(
#320000
b1 !
06
0)
#340000
b11 !
16
1)
0D
1B
0C
00
12
01
0(
1&
0'
1@
15
1#
#360000
b1 !
06
0)
#380000
b11 !
16
1)
#400000
b1 "
b1 !
17
06
0)
1;
19
1?
0=
#420000
b11 !
16
1)
1D
0B
1A
1>
0;
10
02
13
1(
0&
1%
0@
0?
1<
05
0#
#440000
b1 !
06
0)
#460000
b11 !
16
1)
0D
1C
0>
00
11
0(
1'
1?
#480000
b0 "
b1 !
07
06
0)
1;
09
0<
#500000
b11 !
16
1)
1D
0C
0A
0;
10
01
03
1(
0'
0%
0?
1<
#520000
b1 !
06
0)
#540000
b0 !
b10 !
0:
16
1)
0D
1?
0<
00
0(
#560000
b11 !
b1 !
1:
06
0)
#580000
b11 !
16
1)
1D
0?
1<
10
1(
#600000
b1 "
b1 !
17
06
0)
1;
19
1?
0<
#620000
b11 !
16
1)
1A
1>
0;
13
1%
0?
1<
#640000
b1 !
06
0)
#660000
b11 !
16
1)
0D
1C
0>
00
11
0(
1'
1?
#680000
b1 !
06
0)
#700000
b11 !
16
1)
1D
0?
1=
0<
10
1(
#720000
b1 !
06
0)
#740000
b11 !
16
1)
0D
1B
0C
00
12
01
0(
1&
0'
1@
15
1#
#760000
b1 !
06
0)
#780000
b11 !
16
1)
#800000
b1 !
06
0)
#820000
b11 !
16
1)
#840000
b1 !
06
0)
#860000
b11 !
16
1)
#880000
b1 !
06
0)
#900000
b11 !
16
1)
#920000
b1 !
06
0)
#940000
b11 !
16
1)
#960000
b1 !
06
0)
#980000
b11 !
16
1)
#1000000
