LISTING FOR LOGIC DESCRIPTION FILE: V16.pld                          Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Nov 13 09:14:35 2023

  1:/*
  2: *   Philips PM8546 Logo Generator
  3: *   Open source recreation
  4: * 
  5: *   File        : V16.pld
  6: *   Author      : Matt Millman
  7: *   Description : Vertical counter PAL
  8: *
  9: *   This is free software: you can redistribute it and/or modify
 10: *   it under the terms of the GNU General Public License as published by
 11: *   the Free Software Foundation, either version 2 of the License, or
 12: *   (at your option) any later version.
 13: *   This software is distributed in the hope that it will be useful,
 14: *   but WITHOUT ANY WARRANTY; without even the implied warranty of
 15: *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 16: *   GNU General Public License for more details.
 17: *   You should have received a copy of the GNU General Public License
 18: *   along with this software.  If not, see <http://www.gnu.org/licenses/>.
 19: */
 20: 
 21:Name     V16 ;
 22:PartNo   00 ;
 23:Date     27/09/2023 ;
 24:Revision 01 ;
 25:Designer Matt Millman ;
 26:Company  - ;
 27:Assembly None ;
 28:Location  ;
 29:Device   g22v10 ;
 30:
 31:/* &=AND #=OR $=XOR */
 32:
 33:PIN 1 = GCLK;
 34:PIN 2 = RI;
 35:PIN 3 = SEL0_IN;
 36:PIN 4 = SEL1_IN;
 37:PIN 5 = START;
 38:PIN 6 = BANK_SEL;
 39:PIN 13 = ID_IN;
 40:PIN 14 = IDX_OUT;
 41:PIN 15 = BANK_OUT;
 42:PIN [16..21] = [V5..0];
 43:PIN 22 = SEL1_OUT;
 44:PIN 23 = SEL0_OUT;
 45:
 46:V0 = !RI;
 47:V1.d = START & !V1;
 48:V2.d = START & V2 $ V1;
 49:V3.d = START & V3 $ V2 & V1;
 50:V4.d = START & V4 $ V3 & V2 & V1;
 51:V5.d = START & V5 $ V4 & V3 & V2 & V1;
 52:
 53:[V5,V4,V3,V2,V1,V0].oe = 'b'111111;

LISTING FOR LOGIC DESCRIPTION FILE: V16.pld                          Page 2

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Nov 13 09:14:35 2023

 54:[V5,V4,V3,V2,V1].sp = 'b'00000;
 55:[V5,V4,V3,V2,V1].ar = 'b'00000;
 56:
 57:SEL0_OUT.d = SEL0_IN;
 58:SEL0_OUT.oe = 'b'1;
 59:SEL0_OUT.ar = 'b'0;
 60:SEL0_OUT.sp = 'b'0;
 61:
 62:SEL1_OUT.d = SEL1_IN;
 63:SEL1_OUT.oe = 'b'1;
 64:SEL1_OUT.ar = 'b'0;
 65:SEL1_OUT.sp = 'b'0;
 66:
 67:BANK_OUT.d = BANK_SEL;
 68:BANK_OUT.oe = 'b'1;
 69:BANK_OUT.ar = 'b'0;
 70:BANK_OUT.sp = 'b'0;
 71:
 72:// Not sure why this signal passes through here?

 73:IDX_OUT.oe = 'b'1;
 74:IDX_OUT = ID_IN;
 75:
 76:



Jedec Fuse Checksum       (b027)
Jedec Transmit Checksum   (20d0)
