// Seed: 2363521763
module module_0 (
    output logic id_0,
    input id_1,
    output logic id_2,
    output id_3,
    input id_4,
    input id_5,
    input logic id_6,
    output id_7,
    input id_8,
    output id_9,
    output logic id_10,
    input id_11,
    input id_12,
    input logic id_13,
    input logic id_14,
    input id_15,
    input id_16
);
  logic id_17;
  always @(posedge 1) if (id_11) id_7 <= 1'h0;
  type_24(
      id_12, 1
  );
endmodule
