# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab5.srcs/sources_1/imports/new/Lab_4B.vhd" \
"../../../../Lab5.srcs/sources_1/imports/new/displayDigits.vhd" \
"../../../../Lab5.srcs/sources_1/new/Lab5.vhd" \

# Do not sort compile order
nosort
