m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 16 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/sim
vsum_product
!s110 1692352070
!i10b 1
!s100 906U8936ZlRndX>P6X3n02
!s11b JH>g9FDoAC>aDZSMi9DYK1
I38<KDhI05gZX5D]l;HJ6X1
VDg1SIo80bB@j0V0VzS_@n1
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time2/sim
w1692351885
8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time2/sum_product.v
F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time2/sum_product.v
L0 4
OP;L;2019.2;69
r1
!s85 0
31
!s108 1692352070.000000
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time2/sum_product.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time2/sum_product.v|
!i113 1
o-work work
tCvgOpt 0
