# UART
A Universal Asynchronous Receiver/Transmitter written in Verilog
with the following features

- 115200 BAUD (configurable)
- 8 data bits
- 1 stop bit
- TxD and RxD only (2-wire)
- No parity and no flow control
- 256-byte transmit and receive buffers (configurable)

