
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.303982                       # Number of seconds simulated
sim_ticks                                303981522500                       # Number of ticks simulated
final_tick                               848923734500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 166556                       # Simulator instruction rate (inst/s)
host_op_rate                                   173589                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               25314912                       # Simulator tick rate (ticks/s)
host_mem_usage                                2236672                       # Number of bytes of host memory used
host_seconds                                 12008.00                       # Real time elapsed on the host
sim_insts                                  2000000002                       # Number of instructions simulated
sim_ops                                    2084458404                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 848923734500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst          832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       134720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             135552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         2105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst         2737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data       443185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                445922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst         2737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             2737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks             211                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                  211                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks             211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst         2737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data       443185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               446132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2118                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          1                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2118                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 135552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  135552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                   64                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  269502161000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2118                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    1                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    664.470588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   439.760396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   388.133457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           47     23.04%     23.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            7      3.43%     26.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            3      1.47%     27.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      3.92%     31.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      4.90%     36.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      1.47%     38.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      1.96%     40.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          119     58.33%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            3      1.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          204                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     36723000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                76435500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   10590000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17338.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36088.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.28                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1914                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  127183653.14                       # Average gap between requests
system.mem_ctrls.pageHitRate                    90.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   664020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   352935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 8118180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         41795520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             19146300                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              4474560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       165357570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        24082560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      72844475580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            73108467225                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.502997                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         225448597750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      9946250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      17728000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 303502543250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     62714500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      25933000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    362657500                       # Time in different power states
system.mem_ctrls_1.actEnergy                   792540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   421245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 7004340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         38722320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             16741470                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4352160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       161289480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        17448480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      72851582145                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            73098402210                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.469886                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         270927387250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      9670250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      16422000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 303534223000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     45441750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      22038500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    353727000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 848923734500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 848923734500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 848923734500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 848923734500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 848923734500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    848923734500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 848923734500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           6125987                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           443118717                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6127011                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             72.322168                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.283926                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.716074                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000277                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999723                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          654                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         917810613                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        917810613                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 848923734500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    312886561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       312886561                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    128837925                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      128837925                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data           34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            34                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1384                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1384                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1578                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1578                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    441724486                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        441724486                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    441724520                       # number of overall hits
system.cpu.dcache.overall_hits::total       441724520                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      4278520                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4278520                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      9835679                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      9835679                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data          438                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          438                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          194                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          194                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     14114199                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14114199                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     14114637                       # number of overall misses
system.cpu.dcache.overall_misses::total      14114637                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  45154658000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  45154658000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 104309774675                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 104309774675                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      2522000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2522000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 149464432675                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 149464432675                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 149464432675                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 149464432675                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    317165081                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    317165081                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    138673604                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    138673604                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data          472                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          472                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1578                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1578                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    455838685                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    455838685                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    455839157                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    455839157                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.013490                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013490                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.070927                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.070927                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.927966                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.927966                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.122940                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.122940                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.030963                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030963                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.030964                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030964                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 10553.803184                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10553.803184                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 10605.243896                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10605.243896                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 10589.650371                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10589.650371                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 10589.321757                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10589.321757                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       236314                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             27106                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.718144                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      6122240                       # number of writebacks
system.cpu.dcache.writebacks::total           6122240                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1464374                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1464374                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      6524253                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      6524253                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      7988627                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      7988627                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      7988627                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      7988627                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2814146                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2814146                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      3311426                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3311426                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data          221                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          221                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          194                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          194                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      6125572                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6125572                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      6125793                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6125793                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  34342022500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  34342022500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  41251386464                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  41251386464                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data      2658500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2658500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      2328000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      2328000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  75593408964                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  75593408964                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  75596067464                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  75596067464                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.008873                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008873                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.023879                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023879                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.468220                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.468220                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.122940                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.122940                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.013438                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013438                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.013438                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013438                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12203.354943                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12203.354943                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 12457.287726                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12457.287726                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 12029.411765                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12029.411765                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 12340.628592                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12340.628592                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 12340.617364                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12340.617364                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 848923734500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                20                       # number of replacements
system.cpu.icache.tags.tagsinuse                  473                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1209796607                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               493                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2453948.492901                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   460.856673                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst    12.143327                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.900111                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.023717                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.923828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          473                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         330159016                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        330159016                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 848923734500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    165079476                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       165079476                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    165079476                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        165079476                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    165079476                       # number of overall hits
system.cpu.icache.overall_hits::total       165079476                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           22                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            22                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           22                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             22                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           22                       # number of overall misses
system.cpu.icache.overall_misses::total            22                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      5008500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5008500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      5008500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5008500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      5008500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5008500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    165079498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    165079498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    165079498                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    165079498                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    165079498                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    165079498                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 227659.090909                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 227659.090909                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 227659.090909                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 227659.090909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 227659.090909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 227659.090909                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           51                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           20                       # number of writebacks
system.cpu.icache.writebacks::total                20                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           20                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           20                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           20                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      4666000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4666000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      4666000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4666000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      4666000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4666000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst       233300                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total       233300                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst       233300                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total       233300                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst       233300                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total       233300                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 848923734500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                        49                       # number of replacements
system.l2.tags.tagsinuse                 27416.707738                       # Cycle average of tags in use
system.l2.tags.total_refs                    28230758                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     28945                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    975.324167                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.290634                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        761.942797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      26048.493221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     7.233655                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   597.747433                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.023253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.794937                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.018242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.836692                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         28896                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28896                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.881836                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  98008920                       # Number of tag accesses
system.l2.tags.data_accesses                 98008920                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 848923734500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      6122240                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6122240                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           20                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               20                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data      3310745                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3310745                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst            7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      2813137                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2813137                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst             7                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       6123882                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6123889                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            7                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      6123882                       # number of overall hits
system.l2.overall_hits::total                 6123889                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data         2098                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2098                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst           13                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               13                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data            7                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               7                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2105                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2118                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2105                       # number of overall misses
system.l2.overall_misses::total                  2118                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data    165160500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     165160500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst      4561500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4561500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data      3570000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      3570000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      4561500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    168730500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        173292000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      4561500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    168730500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       173292000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      6122240                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6122240                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           20                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           20                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      3312843                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3312843                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst           20                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             20                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      2813144                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2813144                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           20                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      6125987                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6126007                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           20                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      6125987                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6126007                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.000633                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000633                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.650000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.650000                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.000002                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000002                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.650000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000344                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000346                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.650000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000344                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000346                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 78722.831268                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78722.831268                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 350884.615385                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 350884.615385                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data       510000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total       510000                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 350884.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 80157.007126                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81818.696884                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 350884.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 80157.007126                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81818.696884                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                    1                       # number of writebacks
system.l2.writebacks::total                         1                       # number of writebacks
system.l2.ReadExReq_mshr_misses::switch_cpus.data         2098                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2098                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data            7                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            7                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2118                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2118                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    144180500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    144180500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst      4431500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4431500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data      3500000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      3500000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      4431500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    147680500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    152112000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      4431500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    147680500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    152112000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.000633                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000633                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.650000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.650000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.000002                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.650000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000344                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000346                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.650000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000344                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000346                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 68722.831268                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68722.831268                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 340884.615385                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 340884.615385                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data       500000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total       500000                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 340884.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 70157.007126                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71818.696884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 340884.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 70157.007126                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71818.696884                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2154                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           36                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 848923734500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 20                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               35                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2098                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2098                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            20                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       135616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  135616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2118                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2118    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2118                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1079000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5782500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        34546681                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     33632545                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       501269                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     22337819                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        22310972                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.879814                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          277076                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            7                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            7                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted            4                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 848923734500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 848923734500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 848923734500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 848923734500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 848923734500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                607963045                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    165281879                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1010223970                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            34546681                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     22588048                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             442174237                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1011122                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         165079498                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        291898                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    607961728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.732314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.335999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        191521396     31.50%     31.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         71162909     11.71%     43.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         53814443      8.85%     52.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        291462980     47.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    607961728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.056824                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.661654                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        148774215                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      54072866                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         390480853                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      14139106                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         494676                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     22094590                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         10929                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1050181663                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       1680375                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         494676                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        158795252                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1321296                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        81032                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         394561623                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      52707838                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1048631932                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts        743051                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        153171                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           1321                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       40217328                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        6457339                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents          385                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1482648140                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5245300745                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1551225532                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      6472845                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1472293190                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10354906                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         1658                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1657                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          34426420                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    346861408                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    168010289                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     56883937                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      9523787                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1047921786                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4894                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1045994935                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       108331                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6164156                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     14853665                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          157                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    607961728                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.720495                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.935132                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     54503161      8.96%      8.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    199655963     32.84%     41.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    226352741     37.23%     79.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    116251380     19.12%     98.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     11113272      1.83%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        85007      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          201      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            3      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    607961728                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        21685031      9.94%      9.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         2841      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp        91792      0.04%      9.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            2      0.00%      9.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc           46      0.00%      9.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      155877944     71.49%     81.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      40395632     18.53%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     526508909     50.34%     50.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       771188      0.07%     50.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     50.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     50.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     50.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     50.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     50.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     50.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     50.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     50.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1100560      0.11%     50.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp      1106125      0.11%     50.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       389104      0.04%     50.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc      1317980      0.13%     50.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       193701      0.02%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc         1139      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    345351552     33.02%     83.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    167788924     16.04%     99.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1461902      0.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         3851      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1045994935                       # Type of FU issued
system.switch_cpus.iq.rate                   1.720491                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           218053288                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.208465                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2908916453                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1048644066                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1040104769                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      9196761                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      5451140                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4375319                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1259402503                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         4645720                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     29018126                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      1468323                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         4375                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       329506                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          162                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        96288                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         494676                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          409816                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        744192                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1047926687                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     346861408                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    168010289                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1655                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents              9                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        744166                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         4375                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       228528                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       288156                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       516684                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1044812115                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     346268947                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1182817                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     7                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            514038703                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         33435985                       # Number of branches executed
system.switch_cpus.iew.exec_stores          167769756                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.718545                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1044484576                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1044480088                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         677033831                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1139207205                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.717999                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.594303                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts      5371149                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         4737                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       490384                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    607059440                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.716080                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.137225                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    216379191     35.64%     35.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    137852655     22.71%     58.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    134126913     22.09%     80.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     41703913      6.87%     87.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      2024853      0.33%     87.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     19925694      3.28%     90.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     10369456      1.71%     92.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     16814460      2.77%     95.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     27862305      4.59%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    607059440                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1041762498                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              513073853                       # Number of memory references committed
system.switch_cpus.commit.loads             345393076                       # Number of loads committed
system.switch_cpus.commit.membars                3156                       # Number of memory barriers committed
system.switch_cpus.commit.branches           33085834                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts            3917572                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         918163563                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       194859                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    524199180     50.32%     50.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       770265      0.07%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       883647      0.08%     50.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     50.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       979440      0.09%     50.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       388832      0.04%     50.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     50.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc      1272813      0.12%     50.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       193641      0.02%     50.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc          827      0.00%     50.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    344218463     33.04%     83.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    167677578     16.10%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1174613      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite         3199      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1041762498                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      27862305                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1626330743                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2095169617                       # The number of ROB writes
system.switch_cpus.timesIdled                       6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    1317                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1041762498                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.607963                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.607963                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.644837                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.644837                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1519889904                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       632522569                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           5774039                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          3772645                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4173168377                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        837564763                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       554264196                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2452799                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     12252014                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6126001                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         1164                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             13                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           13                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 848923734500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2813164                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6122241                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           20                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3795                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3312843                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3312843                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            20                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2813144                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           60                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     18377961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18378021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    783886528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              783889088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              49                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6126056                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000191                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013824                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6124885     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1171      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6126056                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12248267000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             30000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9188980500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
