
---------- Begin Simulation Statistics ----------
final_tick                               493523416500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93250                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738824                       # Number of bytes of host memory used
host_op_rate                                    93560                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6578.25                       # Real time elapsed on the host
host_tick_rate                               75023568                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613422771                       # Number of instructions simulated
sim_ops                                     615461543                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.493523                       # Number of seconds simulated
sim_ticks                                493523416500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.638355                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77243103                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89155782                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8468523                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119644521                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11661317                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11762943                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          101626                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155266357                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1052594                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509392                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5578181                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138975820                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17342740                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532353                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       54812508                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561809423                       # Number of instructions committed
system.cpu0.commit.committedOps             562320092                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    895940607                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.627631                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.423184                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    631910177     70.53%     70.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    156551666     17.47%     88.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     35879940      4.00%     92.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34895055      3.89%     95.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11729299      1.31%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4389970      0.49%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       977905      0.11%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2263855      0.25%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17342740      1.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    895940607                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672252                       # Number of function calls committed.
system.cpu0.commit.int_insts                543451468                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174759866                       # Number of loads committed
system.cpu0.commit.membars                    1019952                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019958      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311060198     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175269250     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69815707     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562320092                       # Class of committed instruction
system.cpu0.commit.refs                     245084985                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561809423                       # Number of Instructions Simulated
system.cpu0.committedOps                    562320092                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.736541                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.736541                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            114618906                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2894987                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75614119                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             629409654                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               347976239                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                435874040                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5583312                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9538298                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2537823                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155266357                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102253090                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    558369104                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2914558                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          187                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     648676408                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          100                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               16947338                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.159149                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         339747208                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88904420                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.664897                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         906590320                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.716076                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.933967                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               452055230     49.86%     49.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               336471350     37.11%     86.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61090242      6.74%     93.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43479396      4.80%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10579809      1.17%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1749327      0.19%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  143821      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     467      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020678      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           906590320                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                       69014577                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5688691                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146428385                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.627410                       # Inst execution rate
system.cpu0.iew.exec_refs                   275716163                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  77688934                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               89603996                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            197634599                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512638                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2735787                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            78719003                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          617116799                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            198027229                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3861577                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            612104067                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                513035                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2620220                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5583312                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3697469                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        76239                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9518751                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        31003                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5600                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3524362                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22874733                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8393884                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5600                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       827242                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4861449                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                271727303                       # num instructions consuming a value
system.cpu0.iew.wb_count                    605523244                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837525                       # average fanout of values written-back
system.cpu0.iew.wb_producers                227578482                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.620664                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     605630847                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               744928048                       # number of integer regfile reads
system.cpu0.int_regfile_writes              387162522                       # number of integer regfile writes
system.cpu0.ipc                              0.575858                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.575858                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020980      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            332332064     53.95%     54.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213311      0.68%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018062      0.17%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           199802272     32.44%     87.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           77578903     12.59%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             615965644                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     783237                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001272                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 152543     19.48%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                527998     67.41%     86.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               102692     13.11%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             615727845                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2139361538                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    605523192                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        671918356                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 615584035                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                615965644                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532764                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       54796704                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            56801                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           411                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11799325                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    906590320                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.679431                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.869385                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          478277869     52.76%     52.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          286497525     31.60%     84.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          103994358     11.47%     95.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           31286046      3.45%     99.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5685621      0.63%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             409323      0.05%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             307972      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              68514      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              63092      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      906590320                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.631368                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7399040                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1393389                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           197634599                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           78719003                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1034                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                       975604897                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11441952                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               97277971                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357827824                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3633297                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               353909122                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5407459                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                12110                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            762860968                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             625711962                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          401514401                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                432139572                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8529959                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5583312                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17577659                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                43686573                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       762860924                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        102684                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3156                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7816729                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3138                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1495717571                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1244921024                       # The number of ROB writes
system.cpu0.timesIdled                       11205706                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1001                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.012285                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2930846                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3662995                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           387287                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4855721                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            137781                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         141096                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3315                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5482035                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8869                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509181                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           288050                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4420124                       # Number of branches committed
system.cpu1.commit.bw_lim_events               472165                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528243                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2423092                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19247010                       # Number of instructions committed
system.cpu1.commit.committedOps              19756408                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    115080931                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.171674                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.816557                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    106810742     92.81%     92.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4148104      3.60%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1392816      1.21%     97.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1267232      1.10%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       326069      0.28%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       115658      0.10%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       475925      0.41%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        72220      0.06%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       472165      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    115080931                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227574                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18555774                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320650                       # Number of loads committed
system.cpu1.commit.membars                    1018449                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018449      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11648010     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829831     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259980      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19756408                       # Class of committed instruction
system.cpu1.commit.refs                       7089823                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19247010                       # Number of Instructions Simulated
system.cpu1.committedOps                     19756408                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.044015                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.044015                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            101804435                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               104085                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2786052                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23243472                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3752694                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8634710                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                288445                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               261014                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1097559                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5482035                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3640718                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    111111523                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                71986                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23830097                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 775364                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.047125                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4078598                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3068627                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.204850                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         115577843                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.210599                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.634023                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               100424667     86.89%     86.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 9236337      7.99%     94.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3486326      3.02%     97.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1843425      1.59%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  405925      0.35%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  109765      0.09%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   71214      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     174      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           115577843                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         751378                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              307831                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4767245                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.184704                       # Inst execution rate
system.cpu1.iew.exec_refs                     7767753                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1856893                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               86759274                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5963564                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510013                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           309042                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1933832                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22173868                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5910860                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           271077                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21486473                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                347578                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1029261                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                288445                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2005970                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        19897                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          142844                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6595                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          385                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1109                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       642914                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       164659                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           385                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        92578                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        215253                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12307011                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21201257                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.840549                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10344651                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.182252                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21209369                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26770110                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14202926                       # number of integer regfile writes
system.cpu1.ipc                              0.165453                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.165453                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018649      4.68%      4.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12884925     59.22%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6490303     29.83%     93.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1363527      6.27%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21757550                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     601407                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027641                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 118058     19.63%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                424299     70.55%     90.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                59046      9.82%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21340292                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         159726736                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21201245                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24591544                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20645271                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21757550                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528597                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2417459                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            32414                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           354                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1075066                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    115577843                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.188250                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.638145                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          102102933     88.34%     88.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8880738      7.68%     96.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2598266      2.25%     98.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             934873      0.81%     99.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             724147      0.63%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             126862      0.11%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             153401      0.13%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              28627      0.02%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27996      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      115577843                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.187034                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3266200                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          344428                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5963564                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1933832                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    200                       # number of misc regfile reads
system.cpu1.numCycles                       116329221                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   870699836                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               92404076                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13167569                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3451563                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4319845                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                823682                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6397                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28661025                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              22874403                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15312432                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8827302                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5239127                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                288445                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9715369                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2144863                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28661013                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22806                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               788                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6855030                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           788                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   136787330                       # The number of ROB reads
system.cpu1.rob.rob_writes                   44856930                       # The number of ROB writes
system.cpu1.timesIdled                          12763                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            79.871408                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2268713                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2840457                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           255772                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4008433                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98925                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         102037                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3112                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4413514                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2611                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509181                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           170601                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647438                       # Number of branches committed
system.cpu2.commit.bw_lim_events               418110                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528237                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1768037                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16506148                       # Number of instructions committed
system.cpu2.commit.committedOps              17015531                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    112428381                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.151346                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.777363                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    105432490     93.78%     93.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3489462      3.10%     96.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1155327      1.03%     97.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1079678      0.96%     98.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       229768      0.20%     99.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        89581      0.08%     99.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       473231      0.42%     99.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        60734      0.05%     99.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       418110      0.37%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    112428381                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174100                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893894                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697336                       # Number of loads committed
system.cpu2.commit.membars                    1018432                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018432      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9797298     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206517     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993146      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17015531                       # Class of committed instruction
system.cpu2.commit.refs                       6199675                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16506148                       # Number of Instructions Simulated
system.cpu2.committedOps                     17015531                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.847196                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.847196                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            102327803                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                87805                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2160074                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19437955                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2894460                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6202810                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                170925                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               226549                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1172250                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4413514                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3104753                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    109209197                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                47137                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      19792525                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 512192                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.039050                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3302954                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2367638                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.175123                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         112768248                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.180041                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.593876                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               100170891     88.83%     88.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7650623      6.78%     95.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3001254      2.66%     98.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1349871      1.20%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  444130      0.39%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   85606      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   65677      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     184      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           112768248                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         252576                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              185746                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3926384                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.161841                       # Inst execution rate
system.cpu2.iew.exec_refs                     6654594                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1527497                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               88051380                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5125423                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            510048                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           178767                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1558833                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           18779580                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5127097                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           151709                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18291353                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                387654                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1042818                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                170925                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2054186                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        16753                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          103783                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         4198                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          170                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          561                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       428087                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        56494                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           170                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        48801                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        136945                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10777980                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18112532                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.847605                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9135471                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.160258                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18117645                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22572313                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12255650                       # number of integer regfile writes
system.cpu2.ipc                              0.146045                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.146045                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018646      5.52%      5.52% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10727700     58.17%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5672531     30.76%     94.45% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1024041      5.55%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18443062                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     581553                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031532                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 115953     19.94%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     19.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                412439     70.92%     90.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                53157      9.14%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18005953                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         150276783                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18112520                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         20543738                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  17250989                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18443062                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528591                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1764048                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            40886                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           354                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       745198                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    112768248                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.163548                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.601608                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          101319320     89.85%     89.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7720875      6.85%     96.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2004158      1.78%     98.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             735109      0.65%     99.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             688447      0.61%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             112290      0.10%     99.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             143004      0.13%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              25078      0.02%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              19967      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      112768248                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.163183                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3192832                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          357596                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5125423                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1558833                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    214                       # number of misc regfile reads
system.cpu2.numCycles                       113020824                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   874008085                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               93495231                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442592                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3394338                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3333209                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                842891                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 3529                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             23777321                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              19204808                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           13009193                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6603462                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4745995                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                170925                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9137546                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1566601                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        23777309                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         27875                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               849                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6907123                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           849                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   130792747                       # The number of ROB reads
system.cpu2.rob.rob_writes                   37907265                       # The number of ROB writes
system.cpu2.timesIdled                           4740                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            80.197095                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2206761                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             2751672                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           403538                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3847767                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            116027                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         204120                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           88093                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4332399                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1233                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509153                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           234263                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470438                       # Number of branches committed
system.cpu3.commit.bw_lim_events               361927                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528146                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2181278                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860190                       # Number of instructions committed
system.cpu3.commit.committedOps              16369512                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    105922824                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.154542                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.775312                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     99064880     93.53%     93.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3426060      3.23%     96.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1195875      1.13%     97.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1046212      0.99%     98.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       216496      0.20%     99.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        77133      0.07%     99.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       473686      0.45%     99.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        60555      0.06%     99.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       361927      0.34%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    105922824                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151222                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254514                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568642                       # Number of loads committed
system.cpu3.commit.membars                    1018358                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018358      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353487     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077795     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919734      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369512                       # Class of committed instruction
system.cpu3.commit.refs                       5997541                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860190                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369512                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.713882                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.713882                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             95651830                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               170195                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2110893                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              19733559                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3039511                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6245118                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                234569                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               314072                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1178271                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4332399                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3161229                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    102584530                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                44715                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      20245263                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 807688                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.040686                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3360905                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2322788                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.190126                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         106349299                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.195166                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.628301                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                93747292     88.15%     88.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7568517      7.12%     95.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2860721      2.69%     97.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1531163      1.44%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  446598      0.42%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   84642      0.08%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  110118      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     239      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           106349299                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         134152                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              246893                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3769762                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.166523                       # Inst execution rate
system.cpu3.iew.exec_refs                     6400778                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1442033                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               80634961                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4971994                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            510060                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           397888                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1460452                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18547194                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4958745                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           301784                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17731926                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                424671                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1100647                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                234569                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2139257                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        14327                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           93212                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2140                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          103                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          124                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       403352                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        31553                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           103                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        43224                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        203669                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10409193                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17585674                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.849531                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  8842931                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.165149                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17590489                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21756775                       # number of integer regfile reads
system.cpu3.int_regfile_writes               11962844                       # number of integer regfile writes
system.cpu3.ipc                              0.148945                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.148945                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018585      5.65%      5.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10578963     58.66%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  44      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5499481     30.50%     94.81% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936541      5.19%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18033710                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     567056                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031444                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 114377     20.17%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     20.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                405790     71.56%     91.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                46885      8.27%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17582165                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         143044386                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17585662                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         20724950                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  17018687                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18033710                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528507                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2177681                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            60639                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           361                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       997482                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    106349299                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.169571                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.610417                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           95170177     89.49%     89.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7471030      7.02%     96.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2039766      1.92%     98.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             711779      0.67%     99.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             676253      0.64%     99.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             102469      0.10%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             134127      0.13%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              23892      0.02%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              19806      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      106349299                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.169357                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3178715                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          357249                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4971994                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1460452                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    227                       # number of misc regfile reads
system.cpu3.numCycles                       106483451                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   880545852                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               86115661                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036621                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3312942                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3618218                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                893305                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1361                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             23944982                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19439531                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13425091                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6495256                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               5442734                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                234569                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9854703                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2388470                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        23944970                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         30892                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               897                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  7221768                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           897                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   124110309                       # The number of ROB reads
system.cpu3.rob.rob_writes                   37528701                       # The number of ROB writes
system.cpu3.timesIdled                           2269                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          1819581                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               230896                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2231051                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               5072                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                673098                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3224554                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6400597                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       313131                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        83898                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26054857                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2169891                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52240127                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2253789                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 493523416500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1803449                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1585114                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1590810                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              945                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            573                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1419288                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1419244                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1803449                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           414                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9623286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9623286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    307699648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               307699648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1416                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3224669                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3224669    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3224669                       # Request fanout histogram
system.membus.respLayer1.occupancy        16950137688                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         13499691218                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                259                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean      3358951950                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   20270900343.083225                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          127     97.69%     97.69% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.77%     98.46% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.77%     99.23% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.77%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 200075784500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    56859663000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 436663753500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 493523416500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3098727                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3098727                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3098727                       # number of overall hits
system.cpu2.icache.overall_hits::total        3098727                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6026                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6026                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6026                       # number of overall misses
system.cpu2.icache.overall_misses::total         6026                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    255376500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    255376500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    255376500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    255376500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3104753                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3104753                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3104753                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3104753                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001941                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001941                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001941                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001941                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 42379.107202                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 42379.107202                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 42379.107202                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 42379.107202                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          225                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    28.125000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5347                       # number of writebacks
system.cpu2.icache.writebacks::total             5347                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          647                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          647                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          647                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          647                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5379                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5379                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5379                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5379                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    227823500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    227823500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    227823500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    227823500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001733                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001733                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001733                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001733                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 42354.248001                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 42354.248001                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 42354.248001                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 42354.248001                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5347                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3098727                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3098727                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6026                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6026                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    255376500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    255376500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3104753                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3104753                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001941                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001941                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 42379.107202                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 42379.107202                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          647                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          647                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5379                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5379                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    227823500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    227823500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001733                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001733                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 42354.248001                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 42354.248001                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 493523416500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.977144                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3016957                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5347                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           564.233589                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        349330000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.977144                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999286                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999286                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          6214885                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         6214885                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 493523416500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4606094                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4606094                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4606094                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4606094                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1329225                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1329225                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1329225                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1329225                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 163999509749                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 163999509749                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 163999509749                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 163999509749                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5935319                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5935319                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5935319                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5935319                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.223952                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.223952                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.223952                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.223952                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 123379.796309                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 123379.796309                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 123379.796309                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 123379.796309                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1372511                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        88083                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            16862                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1201                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    81.396691                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    73.341382                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       531536                       # number of writebacks
system.cpu2.dcache.writebacks::total           531536                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1003048                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1003048                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1003048                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1003048                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       326177                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       326177                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       326177                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       326177                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  37411292363                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  37411292363                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  37411292363                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  37411292363                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054955                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054955                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054955                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054955                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 114696.291777                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 114696.291777                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 114696.291777                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 114696.291777                       # average overall mshr miss latency
system.cpu2.dcache.replacements                531536                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4148955                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4148955                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       793616                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       793616                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  80310699000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  80310699000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4942571                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4942571                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.160567                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.160567                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 101195.917169                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101195.917169                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       638042                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       638042                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155574                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155574                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  16676267500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  16676267500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031476                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031476                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 107191.866893                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 107191.866893                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       457139                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        457139                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       535609                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       535609                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  83688810749                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  83688810749                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992748                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992748                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.539522                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.539522                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 156249.821696                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 156249.821696                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       365006                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       365006                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170603                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170603                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  20735024863                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  20735024863                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171849                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171849                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 121539.626284                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 121539.626284                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          328                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          328                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          225                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          225                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4777000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4777000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.406872                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.406872                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 21231.111111                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 21231.111111                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          141                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          141                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           84                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           84                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       630000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       630000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.151899                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.151899                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data         7500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          191                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          191                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          162                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1020000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1020000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          353                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          353                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.458924                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.458924                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6296.296296                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6296.296296                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          158                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       882000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       882000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.447592                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.447592                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5582.278481                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5582.278481                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       348000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       348000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       328000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       328000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284917                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284917                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224264                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224264                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20913291500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20913291500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509181                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509181                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440441                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440441                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93253.003157                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93253.003157                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224264                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224264                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20689027500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20689027500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440441                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440441                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92253.003157                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92253.003157                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 493523416500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.155845                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5439934                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           550272                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.885900                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        349341500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.155845                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.911120                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.911120                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13441111                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13441111                       # Number of data accesses
system.cpu3.numPwrStateTransitions                241                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          121                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3635750938.016529                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   20994213061.004833                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          118     97.52%     97.52% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     98.35% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 200075873500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            121                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    53597553000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 439925863500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 493523416500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3158129                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3158129                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3158129                       # number of overall hits
system.cpu3.icache.overall_hits::total        3158129                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3100                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3100                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3100                       # number of overall misses
system.cpu3.icache.overall_misses::total         3100                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    143598000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    143598000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    143598000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    143598000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3161229                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3161229                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3161229                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3161229                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000981                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000981                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000981                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000981                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 46321.935484                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 46321.935484                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 46321.935484                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 46321.935484                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          325                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    32.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2833                       # number of writebacks
system.cpu3.icache.writebacks::total             2833                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          235                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          235                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          235                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          235                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2865                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2865                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2865                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2865                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    130207000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    130207000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    130207000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    130207000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000906                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000906                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000906                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000906                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 45447.469459                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 45447.469459                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 45447.469459                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 45447.469459                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2833                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3158129                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3158129                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3100                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3100                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    143598000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    143598000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3161229                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3161229                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000981                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000981                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 46321.935484                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 46321.935484                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          235                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          235                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2865                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2865                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    130207000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    130207000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000906                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000906                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 45447.469459                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 45447.469459                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 493523416500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.976844                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3103052                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2833                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1095.323685                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        355902000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.976844                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999276                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999276                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          6325323                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         6325323                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 493523416500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4455574                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4455574                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4455574                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4455574                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1264553                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1264553                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1264553                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1264553                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 169945168981                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 169945168981                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 169945168981                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 169945168981                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5720127                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5720127                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5720127                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5720127                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.221071                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.221071                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.221071                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.221071                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 134391.495636                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 134391.495636                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 134391.495636                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 134391.495636                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1319825                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        70659                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            14633                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            932                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    90.195107                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    75.814378                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496369                       # number of writebacks
system.cpu3.dcache.writebacks::total           496369                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       958779                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       958779                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       958779                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       958779                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305774                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305774                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305774                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305774                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  35870558975                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  35870558975                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  35870558975                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  35870558975                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053456                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053456                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053456                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053456                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 117310.690167                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 117310.690167                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 117310.690167                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 117310.690167                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496369                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4041870                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4041870                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       758919                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       758919                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  80232686500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  80232686500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4800789                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4800789                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.158082                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.158082                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 105719.696700                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105719.696700                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       608820                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       608820                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       150099                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       150099                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16599277500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16599277500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031265                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031265                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 110588.861352                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 110588.861352                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       413704                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        413704                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       505634                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       505634                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  89712482481                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  89712482481                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919338                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919338                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.549998                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.549998                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 177425.731816                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 177425.731816                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       349959                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       349959                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155675                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155675                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19271281475                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19271281475                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169334                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169334                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 123791.755099                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 123791.755099                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          346                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          346                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          187                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          187                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      3911000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3911000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.350844                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.350844                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 20914.438503                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 20914.438503                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          126                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           61                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           61                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       479500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       479500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.114447                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.114447                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  7860.655738                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7860.655738                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          200                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          177                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          177                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1175000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1175000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.469496                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.469496                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6638.418079                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6638.418079                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          173                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          173                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1021000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1021000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.458886                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.458886                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5901.734104                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5901.734104                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       289500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       289500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       270500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       270500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305620                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305620                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203533                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203533                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  18910287000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  18910287000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509153                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509153                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399748                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399748                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 92910.176728                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 92910.176728                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203533                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203533                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18706754000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18706754000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399748                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399748                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 91910.176728                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 91910.176728                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 493523416500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.032849                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5269492                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           509106                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.350481                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        355913500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.032849                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.876027                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.876027                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12969512                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12969512                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    520089227.272727                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   771759832.751238                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        85000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2309760500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   487802435000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5720981500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 493523416500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     87885093                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        87885093                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     87885093                       # number of overall hits
system.cpu0.icache.overall_hits::total       87885093                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14367996                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14367996                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14367996                       # number of overall misses
system.cpu0.icache.overall_misses::total     14367996                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 184781307994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 184781307994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 184781307994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 184781307994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102253089                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102253089                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102253089                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102253089                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.140514                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.140514                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.140514                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.140514                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12860.618001                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12860.618001                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12860.618001                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12860.618001                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2769                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               78                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    35.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12852068                       # number of writebacks
system.cpu0.icache.writebacks::total         12852068                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1515895                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1515895                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1515895                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1515895                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12852101                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12852101                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12852101                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12852101                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 159039563995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 159039563995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 159039563995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 159039563995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125689                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125689                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125689                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125689                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12374.596496                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12374.596496                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12374.596496                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12374.596496                       # average overall mshr miss latency
system.cpu0.icache.replacements              12852068                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     87885093                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       87885093                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14367996                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14367996                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 184781307994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 184781307994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102253089                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102253089                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.140514                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.140514                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12860.618001                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12860.618001                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1515895                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1515895                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12852101                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12852101                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 159039563995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 159039563995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125689                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125689                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12374.596496                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12374.596496                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 493523416500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999891                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          100735771                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12852068                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.838098                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999891                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        217358278                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       217358278                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 493523416500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    238607383                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       238607383                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    238607383                       # number of overall hits
system.cpu0.dcache.overall_hits::total      238607383                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15825984                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15825984                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15825984                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15825984                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 486498740078                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 486498740078                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 486498740078                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 486498740078                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    254433367                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    254433367                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    254433367                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    254433367                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.062201                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.062201                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.062201                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.062201                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30740.504987                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30740.504987                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30740.504987                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30740.504987                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4140559                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       173995                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            84196                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2014                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.177621                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    86.392751                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11633999                       # number of writebacks
system.cpu0.dcache.writebacks::total         11633999                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4362085                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4362085                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4362085                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4362085                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11463899                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11463899                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11463899                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11463899                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 218846872038                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 218846872038                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 218846872038                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 218846872038                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.045057                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045057                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.045057                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045057                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19090.090731                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19090.090731                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19090.090731                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19090.090731                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11633999                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    172534199                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      172534199                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12085444                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12085444                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 313895367500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 313895367500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184619643                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184619643                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.065461                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.065461                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25973.010797                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25973.010797                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2558275                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2558275                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9527169                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9527169                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 166315886500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 166315886500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051604                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051604                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17457.010209                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17457.010209                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66073184                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66073184                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3740540                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3740540                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 172603372578                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 172603372578                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69813724                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69813724                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.053579                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.053579                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46143.971881                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46143.971881                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1803810                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1803810                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1936730                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1936730                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  52530985538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  52530985538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027741                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027741                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27123.546152                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27123.546152                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1202                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1202                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          903                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          903                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8662000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8662000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.428979                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.428979                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9592.469546                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9592.469546                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          874                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          874                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1108500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1108500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013777                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013777                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 38224.137931                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38224.137931                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1724                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1724                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          274                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          274                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2206500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2206500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1998                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1998                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.137137                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.137137                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8052.919708                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8052.919708                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          270                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          270                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1941500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1941500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.135135                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.135135                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7190.740741                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7190.740741                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        56500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        56500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        51500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        51500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318240                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318240                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191152                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191152                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17285591000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17285591000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509392                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509392                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375255                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375255                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90428.512388                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90428.512388                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191152                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191152                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17094439000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17094439000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375255                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375255                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89428.512388                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89428.512388                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 493523416500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.875820                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250583924                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11654770                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.500546                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.875820                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996119                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996119                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        521548526                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       521548526                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 493523416500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12799540                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10912830                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9734                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               56045                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3560                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               47250                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1698                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               56233                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23886890                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12799540                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10912830                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9734                       # number of overall hits
system.l2.overall_hits::.cpu1.data              56045                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3560                       # number of overall hits
system.l2.overall_hits::.cpu2.data              47250                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1698                       # number of overall hits
system.l2.overall_hits::.cpu3.data              56233                       # number of overall hits
system.l2.overall_hits::total                23886890                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             52558                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            719739                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4875                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            488125                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1819                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            485001                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1167                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            440191                       # number of demand (read+write) misses
system.l2.demand_misses::total                2193475                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            52558                       # number of overall misses
system.l2.overall_misses::.cpu0.data           719739                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4875                       # number of overall misses
system.l2.overall_misses::.cpu1.data           488125                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1819                       # number of overall misses
system.l2.overall_misses::.cpu2.data           485001                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1167                       # number of overall misses
system.l2.overall_misses::.cpu3.data           440191                       # number of overall misses
system.l2.overall_misses::total               2193475                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4625424992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  81297705126                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    486792486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  57700028573                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    177937500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  56422193142                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    105840500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  52905453678                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     253721375997                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4625424992                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  81297705126                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    486792486                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  57700028573                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    177937500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  56422193142                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    105840500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  52905453678                       # number of overall miss cycles
system.l2.overall_miss_latency::total    253721375997                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12852098                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11632569                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14609                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          544170                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5379                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          532251                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2865                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496424                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26080365                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12852098                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11632569                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14609                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         544170                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5379                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         532251                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2865                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496424                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26080365                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.004089                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.061873                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.333698                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.897008                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.338167                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.911226                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.407330                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.886724                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.084104                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.004089                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.061873                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.333698                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.897008                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.338167                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.911226                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.407330                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.886724                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.084104                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88006.107386                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112954.425321                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99854.868923                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118207.484913                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 97821.605278                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 116334.178985                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90694.515853                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120187.495151                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115670.967755                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88006.107386                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112954.425321                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99854.868923                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118207.484913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 97821.605278                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 116334.178985                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90694.515853                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120187.495151                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115670.967755                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             182325                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      5971                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.535086                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    861136                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1585114                       # number of writebacks
system.l2.writebacks::total                   1585114                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            129                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          25167                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            384                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1803                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            332                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           1390                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            258                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           1366                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               30829                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           129                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         25167                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           384                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1803                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           332                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          1390                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           258                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          1366                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              30829                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        52429                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       694572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4491                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       486322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1487                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       483611                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       438825                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2162646                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        52429                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       694572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4491                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       486322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1487                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       483611                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       438825                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1081514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3244160                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4091617993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  72580053703                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    413753986                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  52688210096                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    139171000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  51476122161                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     77295501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  48409376694                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 229875601134                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4091617993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  72580053703                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    413753986                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  52688210096                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    139171000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  51476122161                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     77295501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  48409376694                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  97769369223                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 327644970357                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.004079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.059709                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.307413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.893695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.276445                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.908615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.317277                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.883972                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.082922                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.004079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.059709                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.307413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.893695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.276445                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.908615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.317277                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.883972                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.124391                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78041.122146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 104496.083492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92129.589401                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108340.173992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 93591.795562                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 106441.173094                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85033.554455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110315.904276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106293.679656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78041.122146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 104496.083492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92129.589401                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108340.173992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 93591.795562                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 106441.173094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85033.554455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110315.904276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90400.465665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100995.317850                       # average overall mshr miss latency
system.l2.replacements                        5387023                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3386396                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3386396                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3386396                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3386396                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22583839                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22583839                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22583839                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22583839                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1081514                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1081514                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  97769369223                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  97769369223                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90400.465665                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90400.465665                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              54                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  132                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            81                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 94                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1624000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1653500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           91                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              226                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.890110                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.068966                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.050000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.189189                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.415929                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20049.382716                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4214.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17590.425532                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            94                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1625000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        83000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        42000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       142000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1892000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.890110                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.068966                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.050000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.189189                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.415929                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20061.728395                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        21000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20285.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20127.659574                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                114                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               51                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            165                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.291667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.392857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.310345                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.277778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.309091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2681.818182                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   578.431373                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           51                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       430000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       229000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       178000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       200500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1037500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.291667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.392857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.310345                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.277778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.309091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20476.190476                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20818.181818                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19777.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20050                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20343.137255                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1693258                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            25382                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            24921                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            32661                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1776222                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         420364                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         348101                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         352260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         314243                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1434968                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  48017219837                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40258594866                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  40340665405                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  36890629415                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  165507109523                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2113622                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373483                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377181                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       346904                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3211190                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.198883                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.932040                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.933928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.905850                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.446865                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 114227.716543                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115652.051749                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 114519.574760                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 117395.230490                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115338.536834                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        13200                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          992                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          875                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          917                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            15984                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       407164                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       347109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       351385                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       313326                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1418984                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  42944131374                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  36698731383                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  36752113419                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  33680368424                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 150075344600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.192638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.929384                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.931608                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.903207                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.441887                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 105471.336793                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105726.821785                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 104592.152252                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 107493.053318                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105762.534743                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12799540                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9734                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3560                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1698                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12814532                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        52558                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4875                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1819                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1167                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            60419                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4625424992                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    486792486                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    177937500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    105840500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5395995478                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12852098                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14609                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5379                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2865                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12874951                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.004089                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.333698                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.338167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.407330                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004693                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88006.107386                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99854.868923                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 97821.605278                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90694.515853                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89309.579404                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          129                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          384                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          332                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          258                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1103                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        52429                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4491                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1487                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          909                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        59316                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4091617993                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    413753986                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    139171000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     77295501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4721838480                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.004079                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.307413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.276445                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.317277                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004607                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78041.122146                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92129.589401                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 93591.795562                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85033.554455                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79604.802751                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9219572                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        30663                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        22329                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        23572                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9296136                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       299375                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       140024                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       132741                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       125948                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          698088                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  33280485289                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17441433707                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16081527737                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16014824263                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  82818270996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9518947                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       170687                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       155070                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149520                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9994224                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.031450                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.820355                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.856007                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.842349                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.069849                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111166.547938                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124560.316139                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 121149.665416                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 127154.256225                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118635.861089                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        11967                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          811                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          515                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          449                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        13742                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       287408                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       139213                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       132226                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       125499                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       684346                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  29635922329                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15989478713                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  14724008742                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  14729008270                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  75078418054                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030193                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.815604                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.852686                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.839346                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068474                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 103114.465599                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114856.218263                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 111354.867742                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 117363.550865                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109708.273379                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          230                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               241                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          431                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           37                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           17                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             501                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5508994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       479998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       139999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       109000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6237991                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          661                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           43                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           742                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.652042                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.860465                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.894737                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.842105                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.675202                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12781.888631                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 12972.918919                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  8235.235294                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  6812.500000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12451.079840                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           79                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           87                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          352                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           34                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          414                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6977244                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       705493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       318246                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       281997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8282980                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.532526                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.790698                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.736842                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.736842                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.557951                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19821.715909                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20749.794118                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 22731.857143                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20142.642857                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20007.198068                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 493523416500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 493523416500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999795                       # Cycle average of tags in use
system.l2.tags.total_refs                    53080260                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5387351                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.852757                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.161465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.334711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.266344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.024529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.005182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.007080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.012344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.928107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.256466                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.408773                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.083355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.129162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015706                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015818                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.014502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.332132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 421801287                       # Number of tag accesses
system.l2.tags.data_accesses                421801287                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 493523416500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3355392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      44468608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        287424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31126592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         95168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      30952192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         58176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      28085824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     67822976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          206252352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3355392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       287424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        95168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        58176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3796160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101447296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101447296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          52428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         694822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         486353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         483628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         438841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1059734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3222693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1585114                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1585114                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6798851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         90104353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           582392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         63070142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           192834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         62716765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           117879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         56908797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    137426055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             417918067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6798851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       582392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       192834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       117879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7691955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      205557209                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            205557209                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      205557209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6798851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        90104353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          582392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        63070142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          192834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        62716765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          117879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        56908797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    137426055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            623475275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1576319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     52427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    676601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    481039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    477558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    433078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1058086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002798703750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97081                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97081                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6107066                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1485109                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3222693                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1585114                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3222693                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1585114                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  37017                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8795                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            145013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            145014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            165452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            447009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            187195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            216195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            204036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            187796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            215215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            220723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           237133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           168814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           175697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           164915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           152697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           152772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            111653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            130976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            113676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            133296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            143997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           123372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           103160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75672                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 144105515994                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15928380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            203836940994                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45235.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63985.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1908150                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  966749                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3222693                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1585114                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  696868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  700982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  495658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  294717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  158137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  128813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  120261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  112019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   97604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   83196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  72424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  84343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  47191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  30802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  24601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  18821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  11718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   5682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  68011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 100385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 105837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 107677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 108486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 105744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      8                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1887060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    161.501324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   103.528292                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.940581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1213698     64.32%     64.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       389896     20.66%     84.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        88423      4.69%     89.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        44033      2.33%     92.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29551      1.57%     93.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21731      1.15%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16070      0.85%     95.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11639      0.62%     96.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        72019      3.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1887060                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97081                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.814588                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    216.920586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97076     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97081                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97081                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.236916                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.218751                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.818871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            87816     90.46%     90.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              971      1.00%     91.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5193      5.35%     96.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1860      1.92%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              698      0.72%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              272      0.28%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              138      0.14%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               60      0.06%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               35      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               16      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               13      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97081                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              203883264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2369088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100882944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               206252352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101447296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       413.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       204.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    417.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    205.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  493523339000                       # Total gap between requests
system.mem_ctrls.avgGap                     102650.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3355328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     43302464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       287424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30786496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        95168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30563712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        58176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     27716992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     67717504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100882944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6798720.968086020090                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 87741457.755125597119                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 582391.818484260351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 62381023.819160565734                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 192833.808525071276                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 61929608.561947539449                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 117878.905144108809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 56161452.675467938185                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 137212342.385378986597                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 204413692.698611795902                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        52428                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       694822                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4491                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       486353                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1487                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       483628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          909                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       438841                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1059734                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1585114                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1922706805                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  43716384032                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    224256914                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32381136759                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     76504783                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  31296722333                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     39098016                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  30118875631                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  64061255721                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11834334476807                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36673.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     62917.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49934.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66579.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     51449.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     64712.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43012.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68632.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60450.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7465920.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7254182880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3855666870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10624077240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4382973000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     38957727120.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      91991622270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     112046363040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       269112612420                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.288437                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 290138739697                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16479580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 186905096803                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6219518340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3305725830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12121649400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3845292120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38957727120.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     141377774310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      70458024480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       276285711600                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.822903                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 181498749579                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16479580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 295545086921                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                255                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3398569476.562500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   20419603176.741295                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          125     97.66%     97.66% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     98.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        38000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 200075770500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58506523500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 435016893000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 493523416500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3624198                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3624198                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3624198                       # number of overall hits
system.cpu1.icache.overall_hits::total        3624198                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16520                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16520                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16520                       # number of overall misses
system.cpu1.icache.overall_misses::total        16520                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    696713000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    696713000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    696713000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    696713000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3640718                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3640718                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3640718                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3640718                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004538                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004538                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004538                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004538                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 42173.910412                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42173.910412                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 42173.910412                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42173.910412                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          182                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    20.222222                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14577                       # number of writebacks
system.cpu1.icache.writebacks::total            14577                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1911                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1911                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1911                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1911                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14609                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14609                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14609                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14609                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    620424500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    620424500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    620424500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    620424500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004013                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004013                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004013                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004013                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 42468.649463                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 42468.649463                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 42468.649463                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 42468.649463                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14577                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3624198                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3624198                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16520                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16520                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    696713000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    696713000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3640718                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3640718                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004538                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004538                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 42173.910412                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42173.910412                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1911                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1911                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14609                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14609                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    620424500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    620424500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004013                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004013                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 42468.649463                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 42468.649463                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 493523416500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.977470                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3600374                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14577                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           246.990053                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        341991000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.977470                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999296                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999296                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7296045                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7296045                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 493523416500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5482896                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5482896                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5482896                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5482896                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1444538                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1444538                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1444538                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1444538                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 182766551410                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 182766551410                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 182766551410                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 182766551410                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6927434                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6927434                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6927434                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6927434                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.208524                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.208524                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.208524                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.208524                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 126522.494673                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 126522.494673                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 126522.494673                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 126522.494673                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1503471                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       116857                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20038                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1413                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.030991                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.701345                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       544078                       # number of writebacks
system.cpu1.dcache.writebacks::total           544078                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1096296                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1096296                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1096296                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1096296                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       348242                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       348242                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       348242                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       348242                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  39863415127                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  39863415127                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  39863415127                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  39863415127                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050270                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050270                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050270                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050270                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 114470.440461                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 114470.440461                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 114470.440461                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 114470.440461                       # average overall mshr miss latency
system.cpu1.dcache.replacements                544078                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4800605                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4800605                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       867250                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       867250                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  91023424000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  91023424000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5667855                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5667855                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.153012                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.153012                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 104956.383972                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104956.383972                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       696067                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       696067                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       171183                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       171183                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18168508000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18168508000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030202                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030202                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 106135.001723                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106135.001723                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       682291                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        682291                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       577288                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       577288                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  91743127410                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  91743127410                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259579                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259579                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.458318                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.458318                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 158920.898079                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 158920.898079                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       400229                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       400229                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       177059                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       177059                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  21694907127                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  21694907127                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140570                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140570                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 122529.253678                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 122529.253678                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          280                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          280                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          259                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          259                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5928500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5928500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.480519                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.480519                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 22889.961390                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22889.961390                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          175                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          175                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           84                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           84                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       550500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       550500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.155844                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.155844                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6553.571429                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6553.571429                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          195                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          195                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          145                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1030000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1030000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          340                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          340                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.426471                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.426471                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7103.448276                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7103.448276                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          145                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       900000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       900000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.426471                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.426471                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6206.896552                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6206.896552                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       190000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       190000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       175000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       175000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292191                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292191                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216990                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216990                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19892281000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19892281000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509181                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509181                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426155                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426155                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 91673.722291                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 91673.722291                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216990                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216990                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19675291000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19675291000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426155                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426155                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 90673.722291                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 90673.722291                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 493523416500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.122969                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6339590                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           565045                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.219620                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        342002500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.122969                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.910093                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.910093                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15440063                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15440063                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 493523416500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22871569                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4971510                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22694372                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3801909                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1941759                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1076                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           687                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1763                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           59                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3281890                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3281890                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12874954                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9996617                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          742                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          742                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38556266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34922735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        43795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1653840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1614554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8563                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1502432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              78318290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1645066560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1489059712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1867904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69647104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       686464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68081536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       364672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63538496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3338312448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7403309                       # Total snoops (count)
system.tol2bus.snoopTraffic                 106129216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         33486547                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.086791                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.337867                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               30947250     92.42%     92.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2354191      7.03%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  38442      0.11%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 111394      0.33%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  35265      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           33486547                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52202478196                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         826200812                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8247076                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         764340557                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4436134                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17483450709                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19297942823                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         848471045                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22123000                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               536083115500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 442813                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745656                       # Number of bytes of host memory used
host_op_rate                                   444210                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1622.94                       # Real time elapsed on the host
host_tick_rate                               26223791                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718660548                       # Number of instructions simulated
sim_ops                                     720926994                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042560                       # Number of seconds simulated
sim_ticks                                 42559699000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.237131                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7522301                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7898496                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1324056                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13641180                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33792                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          54583                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           20791                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14634776                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12273                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4301                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1116089                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5982881                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1432912                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         140587                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       23457595                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27484213                       # Number of instructions committed
system.cpu0.commit.committedOps              27549475                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     67528373                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.407969                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.386355                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     57371821     84.96%     84.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5559575      8.23%     93.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1420668      2.10%     95.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       757534      1.12%     96.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       329315      0.49%     96.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       163409      0.24%     97.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       173612      0.26%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       319527      0.47%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1432912      2.12%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     67528373                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70280                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27109539                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6797102                       # Number of loads committed
system.cpu0.commit.membars                      98204                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        98888      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19578994     71.07%     71.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6762      0.02%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6800829     24.69%     96.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1058858      3.84%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27549475                       # Class of committed instruction
system.cpu0.commit.refs                       7860570                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27484213                       # Number of Instructions Simulated
system.cpu0.committedOps                     27549475                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.987115                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.987115                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             33569443                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               209851                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6533353                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              56420870                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7615765                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 28182386                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1118989                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               638243                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1023978                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   14634776                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3737715                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     63341550                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                81871                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          965                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      64197039                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 111                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                2653912                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.178259                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6840979                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7556093                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.781951                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          71510561                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.902749                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.050404                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                32810067     45.88%     45.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20564727     28.76%     74.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11915817     16.66%     91.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5498582      7.69%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  242070      0.34%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  291073      0.41%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  124667      0.17%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   16123      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   47435      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            71510561                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2794                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2042                       # number of floating regfile writes
system.cpu0.idleCycles                       10587950                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1246117                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9434737                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.543129                       # Inst execution rate
system.cpu0.iew.exec_refs                    12895566                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1150582                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11835165                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12623466                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             70610                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           571033                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1253266                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           50965665                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11744984                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1319929                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44590065                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 60988                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3384461                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1118989                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3512314                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        98636                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           17361                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          203                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          178                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5826364                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       189798                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           178                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       451018                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        795099                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 31353814                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42501268                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.815902                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25581643                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.517686                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42796249                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                57170753                       # number of integer regfile reads
system.cpu0.int_regfile_writes               32199720                       # number of integer regfile writes
system.cpu0.ipc                              0.334771                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.334771                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           101632      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             32355146     70.48%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7007      0.02%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1963      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1379      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12284478     26.76%     97.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1156437      2.52%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            633      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45909994                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3384                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6715                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3272                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3348                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     314851                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006858                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 177070     56.24%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    13      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     53      0.02%     56.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     56.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     56.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     56.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     56.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     56.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     56.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     56.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                120124     38.15%     94.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                17538      5.57%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               36      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46119829                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         163711192                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42497996                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         74378680                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  50758358                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45909994                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             207307                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       23416192                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            72507                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         66720                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     10065996                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     71510561                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.642003                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.146327                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           47044361     65.79%     65.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           13057333     18.26%     84.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5852414      8.18%     92.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2835434      3.97%     96.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1729925      2.42%     98.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             476310      0.67%     99.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             297564      0.42%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             182863      0.26%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              34357      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       71510561                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.559206                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           140910                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           11152                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12623466                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1253266                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6287                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        82098511                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3020897                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20209160                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20480205                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                296161                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8950910                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8448717                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               247719                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             70164467                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              54125343                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40607101                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27582232                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                453204                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1118989                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              9542570                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                20126900                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2843                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        70161624                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4106700                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             64172                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2394426                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         64179                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   117070772                       # The number of ROB reads
system.cpu0.rob.rob_writes                  106003694                       # The number of ROB writes
system.cpu0.timesIdled                         111316                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2744                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.935526                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7590015                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7671678                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1315730                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13594455                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12584                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16843                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4259                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14502465                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1974                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4009                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1118972                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5712588                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1299919                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         129053                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       24013858                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26045993                       # Number of instructions committed
system.cpu1.commit.committedOps              26107413                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     64232942                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.406449                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.369613                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     54340404     84.60%     84.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5534755      8.62%     93.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1390976      2.17%     95.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       706785      1.10%     96.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       321874      0.50%     96.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       158813      0.25%     97.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       166474      0.26%     97.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       312942      0.49%     97.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1299919      2.02%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     64232942                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20555                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25685500                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6508638                       # Number of loads committed
system.cpu1.commit.membars                      92336                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        92336      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18751467     71.82%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            217      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6512647     24.95%     97.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        750392      2.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26107413                       # Class of committed instruction
system.cpu1.commit.refs                       7263039                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26045993                       # Number of Instructions Simulated
system.cpu1.committedOps                     26107413                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.696667                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.696667                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             32385799                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               197959                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6578806                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55618359                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5634172                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28121612                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1120588                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               617228                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1012330                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14502465                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3586533                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     62359820                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                57922                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63426876                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2634692                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.206478                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4597325                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7602599                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.903036                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          68274501                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.933986                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.043679                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                29855287     43.73%     43.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20484417     30.00%     73.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11826785     17.32%     91.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5469862      8.01%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  204141      0.30%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  279789      0.41%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  108606      0.16%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   12234      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   33380      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            68274501                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1962868                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1255027                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9252719                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.618750                       # Inst execution rate
system.cpu1.iew.exec_refs                    12337168                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    848931                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               11836860                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12407331                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             60154                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           573309                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1011643                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           50081744                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11488237                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1318988                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43459367                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 61204                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3175484                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1120588                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3299259                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        84344                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            9495                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5898693                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       257242                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            64                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       458652                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        796375                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30610280                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41380935                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.817757                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 25031780                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.589158                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41704132                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                55657350                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31567669                       # number of integer regfile writes
system.cpu1.ipc                              0.370828                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.370828                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            93896      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31807729     71.03%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 255      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12021917     26.85%     98.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             854204      1.91%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44778355                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     263263                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005879                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 168227     63.90%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     63.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 94383     35.85%     99.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  653      0.25%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44947722                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         158170827                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41380935                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         74056137                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49897833                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44778355                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             183911                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23974331                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            76353                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         54858                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10477054                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     68274501                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.655858                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.144915                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           44315106     64.91%     64.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12678601     18.57%     83.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5894553      8.63%     92.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2809612      4.12%     96.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1694281      2.48%     98.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             421827      0.62%     99.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             261481      0.38%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             165653      0.24%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              33387      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       68274501                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.637529                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           135232                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            9240                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12407331                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1011643                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1560                       # number of misc regfile reads
system.cpu1.numCycles                        70237369                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    14788710                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               20051579                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19594538                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                289115                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6967368                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8371054                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               239185                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             69172967                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53289211                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           40122341                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27511433                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 46582                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1120588                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9044683                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20527803                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        69172967                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3578850                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             54985                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2303084                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         54957                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   113043998                       # The number of ROB reads
system.cpu1.rob.rob_writes                  104291191                       # The number of ROB writes
system.cpu1.timesIdled                          22873                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            97.602916                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7634870                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7822379                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1330956                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13556497                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12735                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          17440                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4705                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14456564                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1984                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3894                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1133315                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5684132                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1234556                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         115035                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24374861                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25923308                       # Number of instructions committed
system.cpu2.commit.committedOps              25977770                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     63477519                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.409244                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.358061                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     53384879     84.10%     84.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5723367      9.02%     93.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1442076      2.27%     95.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       711279      1.12%     96.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       332934      0.52%     97.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       170019      0.27%     97.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       170728      0.27%     97.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       307681      0.48%     98.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1234556      1.94%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     63477519                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20370                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25566775                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6475862                       # Number of loads committed
system.cpu2.commit.membars                      81973                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        81973      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18684301     71.92%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            221      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6479756     24.94%     97.19% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        731165      2.81%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25977770                       # Class of committed instruction
system.cpu2.commit.refs                       7210921                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25923308                       # Number of Instructions Simulated
system.cpu2.committedOps                     25977770                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.684443                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.684443                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             31227888                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               198846                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6641277                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              55890545                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5746802                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 28447285                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1134848                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               624005                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1010576                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14456564                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3665960                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     61552009                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                58350                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles          104                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      63710388                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2664978                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.207740                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4682788                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7647605                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.915515                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          67567399                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.947075                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.038518                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                28903353     42.78%     42.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20652431     30.57%     73.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11910364     17.63%     90.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5486872      8.12%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  207535      0.31%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  278815      0.41%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   89885      0.13%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   11090      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27054      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            67567399                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2022245                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1272282                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9246570                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.625870                       # Inst execution rate
system.cpu2.iew.exec_refs                    12339359                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    837887                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               11515723                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12414176                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             52643                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           572389                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1035154                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           50316916                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11501472                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1346207                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             43554055                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 62846                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2919770                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1134848                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              3042539                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        82537                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            9306                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5938314                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       300095                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            59                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       468636                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        803646                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 30419866                       # num instructions consuming a value
system.cpu2.iew.wb_count                     41459725                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.818114                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24886928                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.595774                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41800633                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                55759828                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31687506                       # number of integer regfile writes
system.cpu2.ipc                              0.372517                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.372517                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            83452      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31942478     71.14%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 284      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            12035271     26.80%     98.13% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             838423      1.87%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              44900262                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     249624                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005560                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 160050     64.12%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     64.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 88642     35.51%     99.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  932      0.37%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              45066434                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         157695968                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     41459725                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         74656118                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  50155208                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 44900262                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             161708                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24339146                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            78421                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         46673                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10703716                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     67567399                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.664526                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.142151                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           43466083     64.33%     64.33% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12694047     18.79%     83.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6014399      8.90%     92.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2859603      4.23%     96.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1705884      2.52%     98.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             403201      0.60%     99.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             242759      0.36%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             148871      0.22%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              32552      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       67567399                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.645215                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           130846                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            9059                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12414176                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1035154                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1479                       # number of misc regfile reads
system.cpu2.numCycles                        69589644                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    15436802                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               19428667                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19519368                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                282175                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7088041                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               8385018                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               245693                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             69561102                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53549220                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40363298                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27828160                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 59447                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1134848                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9060520                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20843930                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        69561102                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3027163                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             47512                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2269143                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         47505                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   112585272                       # The number of ROB reads
system.cpu2.rob.rob_writes                  104802125                       # The number of ROB writes
system.cpu2.timesIdled                          22956                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            98.762680                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7471696                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7565303                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1300950                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13327933                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12721                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17232                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4511                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14231261                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1807                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          4148                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1105437                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5645652                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1250450                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          99305                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24188229                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25784263                       # Number of instructions committed
system.cpu3.commit.committedOps              25830793                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     62252862                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.414933                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.371107                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     52298716     84.01%     84.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5615822      9.02%     93.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1400527      2.25%     95.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       727457      1.17%     96.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       328901      0.53%     96.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       167054      0.27%     97.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       170473      0.27%     97.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       293462      0.47%     97.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1250450      2.01%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     62252862                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20487                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25431099                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6406782                       # Number of loads committed
system.cpu3.commit.membars                      69894                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69894      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18621976     72.09%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            193      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6410930     24.82%     97.18% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        727446      2.82%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25830793                       # Class of committed instruction
system.cpu3.commit.refs                       7138376                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25784263                       # Number of Instructions Simulated
system.cpu3.committedOps                     25830793                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.646424                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.646424                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             30376614                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               196632                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6534463                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              55436299                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5667521                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 28156815                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1107120                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               621534                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               996910                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   14231261                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3593971                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     60410377                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                56476                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      63093468                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2605266                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.208559                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4591935                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7484417                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.924635                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          66304980                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.954954                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.036689                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                28040713     42.29%     42.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20419886     30.80%     73.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11779036     17.76%     90.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5465557      8.24%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  218830      0.33%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  279079      0.42%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   66568      0.10%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    9003      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26308      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            66304980                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1931125                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1241104                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9175912                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.634188                       # Inst execution rate
system.cpu3.iew.exec_refs                    12201396                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    817476                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               11649899                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12305997                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             46635                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           538104                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1002973                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           49984930                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11383920                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1327306                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             43274487                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 62753                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2660506                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1107120                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2782707                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        78304                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            9568                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5899215                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       271379                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            59                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       460418                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        780686                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 30295164                       # num instructions consuming a value
system.cpu3.iew.wb_count                     41214461                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.817347                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24761661                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.603998                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      41546531                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                55382676                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31532780                       # number of integer regfile writes
system.cpu3.ipc                              0.377868                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.377868                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            71524      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31799361     71.30%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 239      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.46% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11914409     26.71%     98.17% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             815906      1.83%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44601793                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     252756                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005667                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 163911     64.85%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 87877     34.77%     99.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  968      0.38%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44783025                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         155837772                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     41214461                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         74139122                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  49846899                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44601793                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             138031                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       24154137                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            76450                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         38726                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     10598509                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     66304980                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.672676                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.151134                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           42478466     64.07%     64.07% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12472712     18.81%     82.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5963304      8.99%     91.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2855842      4.31%     96.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1692362      2.55%     98.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             407134      0.61%     99.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             250385      0.38%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             150681      0.23%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              34094      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       66304980                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.653639                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           109175                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           10464                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12305997                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1002973                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1630                       # number of misc regfile reads
system.cpu3.numCycles                        68236105                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16789517                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               19345202                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19422696                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                284753                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6969651                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               8128072                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               253848                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             69004868                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              53160674                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           40151709                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27564406                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 85062                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1107120                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8823043                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20729013                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        69004868                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2495558                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             40672                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2208226                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         40674                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   111011021                       # The number of ROB reads
system.cpu3.rob.rob_writes                  104097154                       # The number of ROB writes
system.cpu3.timesIdled                          22446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued           518212                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               185989                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              956629                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              16908                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                179214                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2433922                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4611406                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       739097                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       233416                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2539140                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1911892                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5547017                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2145308                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  42559699000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2288697                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       375223                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1803525                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13761                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          20596                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109351                       # Transaction distribution
system.membus.trans_dist::ReadExResp           108824                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2288698                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           251                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7008926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7008926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    177455616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               177455616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            31013                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2432657                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2432657    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2432657                       # Request fanout histogram
system.membus.respLayer1.occupancy        12583937041                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             29.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6612690508                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1394                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          698                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    11124964.899713                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   14490180.141342                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          698    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    134946500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            698                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    34794473500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7765225500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  42559699000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3640876                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3640876                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3640876                       # number of overall hits
system.cpu2.icache.overall_hits::total        3640876                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        25084                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         25084                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        25084                       # number of overall misses
system.cpu2.icache.overall_misses::total        25084                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1646508499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1646508499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1646508499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1646508499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3665960                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3665960                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3665960                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3665960                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006842                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006842                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006842                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006842                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 65639.790265                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 65639.790265                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 65639.790265                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 65639.790265                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         4014                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    59.910448                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23466                       # number of writebacks
system.cpu2.icache.writebacks::total            23466                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1618                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1618                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1618                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1618                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23466                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23466                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23466                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23466                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1512273500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1512273500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1512273500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1512273500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006401                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006401                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006401                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006401                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 64445.303844                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64445.303844                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 64445.303844                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64445.303844                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23466                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3640876                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3640876                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        25084                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        25084                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1646508499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1646508499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3665960                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3665960                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006842                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006842                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 65639.790265                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 65639.790265                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1618                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1618                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23466                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23466                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1512273500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1512273500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006401                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006401                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 64445.303844                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64445.303844                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  42559699000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3751491                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23498                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           159.651502                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7355386                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7355386                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  42559699000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8635624                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8635624                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8635624                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8635624                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      3088698                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3088698                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      3088698                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3088698                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 232088733585                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 232088733585                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 232088733585                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 232088733585                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11724322                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11724322                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11724322                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11724322                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.263444                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.263444                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.263444                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.263444                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 75141.283992                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 75141.283992                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 75141.283992                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 75141.283992                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      4482920                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       367620                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            84963                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5253                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    52.763203                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    69.982867                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       618413                       # number of writebacks
system.cpu2.dcache.writebacks::total           618413                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2456734                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2456734                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2456734                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2456734                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       631964                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       631964                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       631964                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       631964                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  53590186897                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  53590186897                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  53590186897                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  53590186897                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.053902                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.053902                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.053902                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.053902                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 84799.429868                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84799.429868                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 84799.429868                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84799.429868                       # average overall mshr miss latency
system.cpu2.dcache.replacements                618409                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8080625                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8080625                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2940221                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2940221                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 221688557500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 221688557500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     11020846                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11020846                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.266787                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.266787                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 75398.603540                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 75398.603540                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2337826                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2337826                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       602395                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       602395                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  51044183000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  51044183000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.054660                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.054660                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 84735.402850                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84735.402850                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       554999                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        554999                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       148477                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       148477                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10400176085                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10400176085                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       703476                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       703476                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.211062                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.211062                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 70045.704621                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 70045.704621                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       118908                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       118908                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        29569                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        29569                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2546003897                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2546003897                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.042033                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.042033                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 86103.821468                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 86103.821468                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27139                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27139                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1616                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1616                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     41229500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     41229500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28755                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28755                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.056199                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.056199                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25513.304455                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25513.304455                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          474                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          474                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1142                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1142                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     15414500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     15414500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.039715                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.039715                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 13497.810858                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13497.810858                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21882                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21882                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5513                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5513                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     39184500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     39184500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27395                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27395                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.201241                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.201241                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7107.654635                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7107.654635                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5366                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5366                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     33961500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     33961500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.195875                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.195875                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6329.016027                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6329.016027                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1805500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1805500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1662500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1662500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1066                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1066                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2828                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2828                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     58655000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     58655000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3894                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3894                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.726246                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.726246                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 20740.806223                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 20740.806223                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2826                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2826                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     55827000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     55827000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.725732                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.725732                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 19754.777070                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 19754.777070                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42559699000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.838100                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9330859                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           632458                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.753326                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.838100                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.963691                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.963691                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24201163                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24201163                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1676                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          839                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    10062056.615018                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   17563130.553797                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          839    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    232953000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            839                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    34117633500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8442065500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  42559699000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3569251                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3569251                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3569251                       # number of overall hits
system.cpu3.icache.overall_hits::total        3569251                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24720                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24720                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24720                       # number of overall misses
system.cpu3.icache.overall_misses::total        24720                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1557554000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1557554000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1557554000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1557554000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3593971                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3593971                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3593971                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3593971                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006878                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006878                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006878                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006878                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 63007.847896                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 63007.847896                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 63007.847896                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 63007.847896                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3957                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    68.224138                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        23104                       # number of writebacks
system.cpu3.icache.writebacks::total            23104                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1616                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1616                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1616                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1616                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        23104                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        23104                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        23104                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        23104                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1435801000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1435801000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1435801000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1435801000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006429                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006429                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006429                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006429                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 62145.126385                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62145.126385                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 62145.126385                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62145.126385                       # average overall mshr miss latency
system.cpu3.icache.replacements                 23104                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3569251                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3569251                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24720                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24720                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1557554000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1557554000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3593971                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3593971                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006878                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006878                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 63007.847896                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 63007.847896                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1616                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1616                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        23104                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        23104                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1435801000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1435801000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006429                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006429                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 62145.126385                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62145.126385                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  42559699000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3650297                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23136                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           157.775631                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7211046                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7211046                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  42559699000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8550917                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8550917                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8550917                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8550917                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      3071977                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3071977                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      3071977                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3071977                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 231658129390                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 231658129390                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 231658129390                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 231658129390                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11622894                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11622894                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11622894                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11622894                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.264304                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.264304                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.264304                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.264304                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 75410.111921                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 75410.111921                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 75410.111921                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 75410.111921                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4181550                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       430255                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            79528                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5844                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    52.579595                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    73.623374                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       608086                       # number of writebacks
system.cpu3.dcache.writebacks::total           608086                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2451962                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2451962                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2451962                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2451962                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       620015                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       620015                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       620015                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       620015                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  52530849411                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  52530849411                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  52530849411                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  52530849411                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053344                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053344                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053344                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053344                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 84725.126668                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 84725.126668                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 84725.126668                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 84725.126668                       # average overall mshr miss latency
system.cpu3.dcache.replacements                608083                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7992426                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7992426                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2926655                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2926655                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 221126317500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 221126317500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10919081                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10919081                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.268031                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.268031                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 75555.990542                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 75555.990542                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2335758                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2335758                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       590897                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       590897                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  50006974000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  50006974000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.054116                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054116                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 84628.918407                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 84628.918407                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       558491                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        558491                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       145322                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       145322                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10531811890                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10531811890                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       703813                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       703813                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.206478                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.206478                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 72472.247079                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 72472.247079                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       116204                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       116204                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29118                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29118                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2523875411                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2523875411                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.041372                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.041372                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 86677.498832                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 86677.498832                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        23050                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        23050                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1708                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1708                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     45305500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     45305500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.068988                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.068988                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26525.468384                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26525.468384                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          507                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          507                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1201                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1201                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     15394000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     15394000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.048510                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.048510                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 12817.651957                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12817.651957                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        17957                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17957                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5234                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5234                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     32414500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     32414500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23191                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23191                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.225691                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.225691                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6193.064578                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6193.064578                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5085                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5085                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     27488500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     27488500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.219266                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.219266                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5405.801377                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5405.801377                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2353000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2353000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2194000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2194000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1077                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1077                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         3071                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         3071                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     58370500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     58370500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         4148                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         4148                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.740357                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.740357                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 19007.000977                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 19007.000977                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         3071                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         3071                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     55299500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     55299500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.740357                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.740357                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 18007.000977                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 18007.000977                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42559699000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.686145                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9225539                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           621322                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.848241                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.686145                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.958942                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.958942                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23971278                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23971278                       # Number of data accesses
system.cpu0.numPwrStateTransitions                628                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          314                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    4810845.541401                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   11172442.153645                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          314    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    103332500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            314                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    41049093500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1510605500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  42559699000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3620405                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3620405                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3620405                       # number of overall hits
system.cpu0.icache.overall_hits::total        3620405                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       117308                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        117308                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       117308                       # number of overall misses
system.cpu0.icache.overall_misses::total       117308                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8193918487                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8193918487                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8193918487                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8193918487                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3737713                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3737713                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3737713                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3737713                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031385                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031385                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031385                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031385                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 69849.613726                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69849.613726                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 69849.613726                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69849.613726                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        31210                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              484                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    64.483471                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109040                       # number of writebacks
system.cpu0.icache.writebacks::total           109040                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8267                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8267                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8267                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8267                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109041                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109041                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109041                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109041                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7615774487                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7615774487                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7615774487                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7615774487                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029173                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029173                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029173                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029173                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 69843.219404                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69843.219404                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 69843.219404                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69843.219404                       # average overall mshr miss latency
system.cpu0.icache.replacements                109040                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3620405                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3620405                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       117308                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       117308                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8193918487                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8193918487                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3737713                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3737713                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031385                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031385                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 69849.613726                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69849.613726                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8267                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8267                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109041                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109041                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7615774487                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7615774487                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029173                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029173                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 69843.219404                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69843.219404                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  42559699000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3730867                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109072                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            34.205543                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7584466                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7584466                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  42559699000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8825124                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8825124                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8825124                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8825124                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3382075                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3382075                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3382075                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3382075                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 249018058361                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 249018058361                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 249018058361                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 249018058361                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12207199                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12207199                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12207199                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12207199                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.277056                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.277056                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.277056                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.277056                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 73628.780663                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 73628.780663                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 73628.780663                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 73628.780663                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5369518                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       343227                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           105346                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4809                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.970307                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    71.371803                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       696220                       # number of writebacks
system.cpu0.dcache.writebacks::total           696220                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2673496                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2673496                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2673496                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2673496                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       708579                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       708579                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       708579                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       708579                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  59163687389                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  59163687389                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  59163687389                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  59163687389                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058046                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058046                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058046                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058046                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 83496.247262                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 83496.247262                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 83496.247262                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 83496.247262                       # average overall mshr miss latency
system.cpu0.dcache.replacements                696220                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8110090                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8110090                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3072595                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3072595                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 229715969000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 229715969000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11182685                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11182685                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.274764                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.274764                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74762.853223                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74762.853223                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2423511                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2423511                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       649084                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       649084                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  54692457000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  54692457000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058044                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058044                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 84260.984711                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84260.984711                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       715034                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        715034                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       309480                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       309480                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  19302089361                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  19302089361                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1024514                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1024514                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.302075                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.302075                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 62369.424069                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 62369.424069                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       249985                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       249985                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59495                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59495                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4471230389                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4471230389                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.058071                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.058071                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 75153.044609                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 75153.044609                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        32953                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        32953                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2743                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2743                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     70411500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     70411500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.076843                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.076843                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25669.522421                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25669.522421                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2018                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2018                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          725                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          725                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      7218000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7218000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.020310                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.020310                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9955.862069                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9955.862069                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27433                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27433                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         7072                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         7072                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     59095500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     59095500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34505                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34505                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.204956                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.204956                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8356.264140                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8356.264140                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6879                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6879                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     52269500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     52269500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.199362                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.199362                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7598.415467                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7598.415467                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       830000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       830000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       777000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       777000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2050                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2050                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2251                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2251                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     53306999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     53306999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4301                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4301                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.523367                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.523367                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 23681.474456                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 23681.474456                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2250                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2250                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     51055999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     51055999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.523134                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.523134                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 22691.555111                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 22691.555111                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42559699000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.747671                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9607302                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           707507                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.579091                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.747671                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992115                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992115                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25270877                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25270877                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  42559699000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               22679                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              136310                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8636                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              116063                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8278                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              118591                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8901                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              118355                       # number of demand (read+write) hits
system.l2.demand_hits::total                   537813                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              22679                       # number of overall hits
system.l2.overall_hits::.cpu0.data             136310                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8636                       # number of overall hits
system.l2.overall_hits::.cpu1.data             116063                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8278                       # number of overall hits
system.l2.overall_hits::.cpu2.data             118591                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8901                       # number of overall hits
system.l2.overall_hits::.cpu3.data             118355                       # number of overall hits
system.l2.overall_hits::total                  537813                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             86361                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            557332                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14624                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            509899                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             15188                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            501024                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             14203                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            490589                       # number of demand (read+write) misses
system.l2.demand_misses::total                2189220                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            86361                       # number of overall misses
system.l2.overall_misses::.cpu0.data           557332                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14624                       # number of overall misses
system.l2.overall_misses::.cpu1.data           509899                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            15188                       # number of overall misses
system.l2.overall_misses::.cpu2.data           501024                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            14203                       # number of overall misses
system.l2.overall_misses::.cpu3.data           490589                       # number of overall misses
system.l2.overall_misses::total               2189220                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7186082962                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  56144624553                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1317068454                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  52077091058                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1367833970                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  50932574579                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1284509470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  49898702138                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     220208487184                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7186082962                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  56144624553                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1317068454                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  52077091058                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1367833970                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  50932574579                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1284509470                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  49898702138                       # number of overall miss cycles
system.l2.overall_miss_latency::total    220208487184                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109040                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          693642                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23260                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          625962                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23466                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          619615                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           23104                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          608944                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2727033                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109040                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         693642                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23260                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         625962                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23466                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         619615                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          23104                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         608944                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2727033                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.792012                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.803487                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.628719                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.814585                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.647234                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.808605                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.614742                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.805639                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.802785                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.792012                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.803487                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.628719                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.814585                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.647234                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.808605                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.614742                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.805639                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.802785                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83209.816491                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100738.203715                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90062.120760                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102132.169426                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90060.177114                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 101656.955713                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90439.306485                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 101711.824232                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100587.646369                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83209.816491                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100738.203715                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90062.120760                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102132.169426                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90060.177114                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 101656.955713                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90439.306485                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 101711.824232                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100587.646369                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             126316                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      5431                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      23.258332                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    207609                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              375223                       # number of writebacks
system.l2.writebacks::total                    375223                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1079                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           9946                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           5903                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           7753                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           5841                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           7983                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5849                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           7574                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               51928                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1079                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          9946                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          5903                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          7753                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          5841                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          7983                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5849                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          7574                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              51928                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        85282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       547386                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       502146                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         9347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       493041                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         8354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       483015                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2137292                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        85282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       547386                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       502146                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         9347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       493041                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         8354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       483015                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       300950                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2438242                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6254631467                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  50080626605                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    739765966                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  46553356598                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    792062481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  45486043636                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    713957980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  44573967685                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 195194412418                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6254631467                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  50080626605                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    739765966                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  46553356598                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    792062481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  45486043636                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    713957980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  44573967685                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  23390978477                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 218585390895                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.782117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.789148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.374936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.802199                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.398321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.795722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.361582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.793201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.783743                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.782117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.789148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.374936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.802199                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.398321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.795722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.361582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.793201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.894101                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73340.581447                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91490.514198                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84825.818828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92708.806996                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84739.754039                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 92256.107780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85463.009337                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 92282.781456                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91327.910467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73340.581447                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91490.514198                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84825.818828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92708.806996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84739.754039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 92256.107780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85463.009337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 92282.781456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77723.802881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89648.767799                       # average overall mshr miss latency
system.l2.replacements                        4268076                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       447799                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           447799                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       447799                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       447799                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1828731                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1828731                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1828731                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1828731                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       300950                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         300950                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  23390978477                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  23390978477                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77723.802881                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77723.802881                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             182                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             382                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             381                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             369                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1314                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           666                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           341                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           356                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           252                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1615                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     10064500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       886500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       659500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       671500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     12282000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          848                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          723                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          737                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          621                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2929                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.785377                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.471646                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.483039                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.405797                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.551383                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15111.861862                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2599.706745                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1852.528090                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2664.682540                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7604.953560                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          666                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          339                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          356                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          249                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1610                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     13345498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      6880997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      7159497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      5101497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     32487489                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.785377                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.468880                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.483039                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.400966                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.549676                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20038.285285                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20297.926254                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20110.946629                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20487.939759                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20178.564596                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           672                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           474                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           513                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           293                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1952                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          861                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          513                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          453                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          336                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2163                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     14925000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      9532499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      8083499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      4506499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     37047497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1533                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          987                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          966                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          629                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4115                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.561644                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.519757                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.468944                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.534181                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.525638                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 17334.494774                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 18581.869396                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 17844.368653                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 13412.199405                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 17127.830328                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          860                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          513                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          452                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          336                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2161                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     17340999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     10249499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      9064997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      6709499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     43364994                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.560992                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.519757                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.467909                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.534181                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.525152                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20163.952326                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19979.530214                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20055.303097                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19968.747024                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20067.095789                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            11573                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3678                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             4099                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             4477                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 23827                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          43612                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          23450                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          22864                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          22745                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              112671                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4218642427                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2537421431                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2455556425                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2432012949                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11643633232                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55185                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        26963                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            136498                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.790287                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.864421                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.847977                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.835537                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.825441                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96731.230556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108205.604733                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 107398.374082                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 106925.168125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103341.882401                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         3159                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          194                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          205                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          292                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             3850                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        40453                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        23256                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        22659                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        22453                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         108821                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3624321436                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2290014932                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2213050430                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2184008961                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10311395759                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.733043                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.857269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.840374                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.824811                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.797235                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89593.390750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98469.854317                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 97667.612428                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 97270.251681                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94755.568861                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         22679                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8636                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8278                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8901                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              48494                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        86361                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14624                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        15188                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        14203                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           130376                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7186082962                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1317068454                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1367833970                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1284509470                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11155494856                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109040                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23260                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23466                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        23104                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         178870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.792012                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.628719                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.647234                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.614742                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.728887                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83209.816491                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90062.120760                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90060.177114                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90439.306485                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85564.021415                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1079                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         5903                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         5841                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5849                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         18672                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        85282                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8721                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         9347                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         8354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       111704                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6254631467                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    739765966                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    792062481                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    713957980                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8500417894                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.782117                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.374936                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.398321                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.361582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.624498                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73340.581447                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84825.818828                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84739.754039                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85463.009337                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76097.703699                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       124737                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       112385                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       114492                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       113878                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            465492                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       513720                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       486449                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       478160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       467844                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1946173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  51925982126                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  49539669627                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  48477018154                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  47466689189                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 197409359096                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       638457                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       598834                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       592652                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       581722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2411665                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.804627                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.812327                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.806814                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.804240                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.806983                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101078.373678                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101839.390413                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 101382.420432                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 101458.369005                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101434.640752                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         6787                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         7559                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         7778                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         7282                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        29406                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       506933                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       478890                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       470382                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       460562                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1916767                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  46456305169                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  44263341666                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  43272993206                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  42389958724                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 176382598765                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.793997                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.799704                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.793690                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.791722                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.794790                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91641.903701                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92429.037286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 91995.427559                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 92039.635758                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92020.886610                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          276                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               305                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          199                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           57                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           43                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             321                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4386999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       407998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data        52999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       319998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5167994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          475                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           67                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           29                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           55                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           626                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.418947                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.850746                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.758621                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.781818                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.512780                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 22045.221106                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  7157.859649                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  2409.045455                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  7441.813953                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 16099.669782                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           64                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           73                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          135                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           53                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           39                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          248                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2682489                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1086487                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       420999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       777499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4967474                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.284211                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.791045                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.724138                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.709091                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.396166                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19870.288889                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20499.754717                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20047.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19935.871795                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20030.137097                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  42559699000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  42559699000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999538                       # Cycle average of tags in use
system.l2.tags.total_refs                     5217271                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4268515                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.222268                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.854965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.892287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.083704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.314983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.537886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.337189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.332870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.253850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.203110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     4.188694                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.435234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.060817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.126308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004922                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.102154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.005269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.098951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.003966                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.096924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.065448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999993                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44358715                       # Number of tag accesses
system.l2.tags.data_accesses                 44358715                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  42559699000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5458048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      35033792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        558144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      32139840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        598208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31557568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        534656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      30914880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     16646208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          153441344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5458048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       558144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       598208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       534656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7149056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24014272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24014272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          85282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         547403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         502185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           9347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         493087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           8354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         483045                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       260097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2397521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       375223                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             375223                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        128244516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        823168228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13114378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        755170754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         14055739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        741489455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         12562495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        726388596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    391126074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3605320235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    128244516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13114378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     14055739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     12562495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        167977128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      564249103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            564249103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      564249103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       128244516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       823168228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13114378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       755170754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        14055739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       741489455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        12562495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       726388596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    391126074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4169569338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    368564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     85283.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    539939.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    498721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      9347.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    489665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      8354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    479880.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    254752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000183866750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22789                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22789                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4165763                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             347555                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2397522                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     375223                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2397522                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   375223                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  22860                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6659                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             86813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            100910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            101599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            102134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            158868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            147889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            142774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            125770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            131884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            107294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           132225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            96174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           101258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           181489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           317634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           339947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26503                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  77167961523                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11873310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            121692874023                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32496.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51246.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1783299                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  334599                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2397522                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               375223                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  318072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  411006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  404651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  342498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  265439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  193205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  135659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   92820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   62716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   43344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  32563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  28111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  15831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  10406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   7396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   5155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       625324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    280.761717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.722731                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   324.710927                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       256070     40.95%     40.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       171437     27.42%     68.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        47806      7.64%     76.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        27191      4.35%     80.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18173      2.91%     83.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12958      2.07%     85.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9562      1.53%     86.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7772      1.24%     88.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        74355     11.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       625324                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22789                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     104.199131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     70.230741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    105.152714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          10716     47.02%     47.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         5325     23.37%     70.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         3317     14.56%     84.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         1797      7.89%     92.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          875      3.84%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          371      1.63%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          135      0.59%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           79      0.35%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           40      0.18%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           32      0.14%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           30      0.13%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           19      0.08%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           18      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           12      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            3      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22789                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.172715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.156297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.800709                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21322     93.56%     93.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              282      1.24%     94.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              608      2.67%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              283      1.24%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              141      0.62%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               64      0.28%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               39      0.17%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               14      0.06%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.05%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22789                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              151978368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1463040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23587840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               153441408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24014272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3570.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       554.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3605.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    564.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    27.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42559730000                       # Total gap between requests
system.mem_ctrls.avgGap                      15349.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5458112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     34556096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       558144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31918144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       598208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     31338560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       534656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     30712320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     16304128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23587840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 128246019.785055339336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 811944088.232390880585                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13114378.464001825079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 749961694.982852220535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 14055738.505105499178                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 736343553.557556867599                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 12562494.861629543826                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 721629163.777685523033                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 383088423.628184020519                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 554229483.624872446060                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        85283                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       547403                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8721                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       502185                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         9347                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       493087                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         8354                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       483045                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       260097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       375223                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2727626739                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  27390850646                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    375482679                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  25711034165                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    401668136                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  25023820776                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    365126929                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  24528282369                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  15168981584                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1067054733332                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31983.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50037.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43055.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51198.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42972.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50749.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43706.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     50778.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58320.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2843788.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2736569220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1454524830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10052441700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          954356940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3359622240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19197826290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        176333760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        37931674980                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        891.258065                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    298268759                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1421160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40840270241                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1728244140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            918579750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6902644980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          969526260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3359622240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18694412550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        600261120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        33173291040                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        779.453140                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1403127528                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1421160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39735411472                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1554                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          778                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9564785.989717                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12303571.686519                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          778    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     74270500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            778                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    35118295500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7441403500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  42559699000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3561697                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3561697                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3561697                       # number of overall hits
system.cpu1.icache.overall_hits::total        3561697                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24836                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24836                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24836                       # number of overall misses
system.cpu1.icache.overall_misses::total        24836                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1582491000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1582491000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1582491000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1582491000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3586533                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3586533                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3586533                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3586533                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006925                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006925                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006925                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006925                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 63717.627637                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63717.627637                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 63717.627637                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63717.627637                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         4153                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    84.755102                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23260                       # number of writebacks
system.cpu1.icache.writebacks::total            23260                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1576                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1576                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1576                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1576                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23260                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23260                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23260                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23260                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1465624000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1465624000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1465624000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1465624000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006485                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006485                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006485                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006485                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 63010.490112                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63010.490112                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 63010.490112                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63010.490112                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23260                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3561697                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3561697                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24836                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24836                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1582491000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1582491000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3586533                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3586533                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006925                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006925                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 63717.627637                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63717.627637                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1576                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1576                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23260                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23260                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1465624000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1465624000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006485                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006485                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 63010.490112                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63010.490112                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  42559699000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3623390                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23292                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           155.563713                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7196326                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7196326                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  42559699000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8579293                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8579293                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8579293                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8579293                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3141802                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3141802                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3141802                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3141802                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 237758572243                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 237758572243                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 237758572243                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 237758572243                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11721095                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11721095                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11721095                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11721095                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.268047                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.268047                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.268047                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.268047                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75675.861255                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75675.861255                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75675.861255                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75675.861255                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4653975                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       311755                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            87608                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4415                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.122717                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.612684                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       625013                       # number of writebacks
system.cpu1.dcache.writebacks::total           625013                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2502972                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2502972                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2502972                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2502972                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       638830                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       638830                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       638830                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       638830                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54710635895                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54710635895                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54710635895                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54710635895                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054503                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054503                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054503                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054503                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85641.932744                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85641.932744                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85641.932744                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85641.932744                       # average overall mshr miss latency
system.cpu1.dcache.replacements                625007                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8025115                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8025115                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2976736                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2976736                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 225666911000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 225666911000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     11001851                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11001851                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.270567                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.270567                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75810.186392                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75810.186392                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2367688                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2367688                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       609048                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       609048                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  52087457000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  52087457000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055359                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055359                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85522.745334                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85522.745334                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       554178                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        554178                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       165066                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       165066                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  12091661243                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  12091661243                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       719244                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       719244                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.229499                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.229499                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 73253.494015                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73253.494015                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       135284                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       135284                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        29782                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        29782                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2623178895                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2623178895                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.041407                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.041407                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 88079.339702                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88079.339702                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30616                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30616                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1624                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1624                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     41027000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     41027000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.050372                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.050372                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25262.931034                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25262.931034                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          463                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          463                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1161                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1161                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     15824500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15824500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.036011                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.036011                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 13630.060293                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13630.060293                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        24930                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24930                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5888                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5888                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     41999500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     41999500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30818                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30818                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.191057                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.191057                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7133.067255                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7133.067255                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5732                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5732                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     36426500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     36426500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.185995                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.185995                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6354.937195                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6354.937195                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2215000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2215000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2056000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2056000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1044                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1044                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2965                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2965                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     63055500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     63055500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4009                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4009                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.739586                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.739586                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 21266.610455                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 21266.610455                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2963                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2963                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     60087000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     60087000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.739087                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.739087                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 20279.109011                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 20279.109011                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42559699000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.961926                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9287548                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           639407                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.525252                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.961926                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.967560                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.967560                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24215701                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24215701                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  42559699000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2633858                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            9                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       823022                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2278789                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3892853                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           480119                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14982                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22548                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          37530                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          514                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          514                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           144455                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          144455                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        178870                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2454997                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          626                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          626                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       327120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2111213                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1901546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        70398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1881149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        69312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1847774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8278292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13957120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     88951360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2977280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80062208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3003648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79233536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2957312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77889856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              349032320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4830493                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27330240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7566955                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.455534                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.731278                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4874087     64.41%     64.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2216453     29.29%     93.70% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 251713      3.33%     97.03% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 171678      2.27%     99.30% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  53024      0.70%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7566955                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5502316031                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         957755752                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          38165089                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         940498912                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          37626489                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1070374159                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164173280                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         968316859                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          37887942                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            13507                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
