
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120410                       # Number of seconds simulated
sim_ticks                                120409671025                       # Number of ticks simulated
final_tick                               1178268492338                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  82623                       # Simulator instruction rate (inst/s)
host_op_rate                                   107063                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3093521                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912984                       # Number of bytes of host memory used
host_seconds                                 38923.18                       # Real time elapsed on the host
sim_insts                                  3215941860                       # Number of instructions simulated
sim_ops                                    4167222645                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2201856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       520192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1609984                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4337152                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1143424                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1143424                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17202                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4064                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12578                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 33884                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8933                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8933                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10630                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18286372                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17009                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4320185                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14883                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13370886                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                36019964                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10630                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17009                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14883                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              42522                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9496114                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9496114                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9496114                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10630                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18286372                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4320185                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14883                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13370886                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               45516078                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144549426                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23175745                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19086087                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933471                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9402131                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8673047                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438483                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87771                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104513130                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128039899                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23175745                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11111530                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27192245                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6262975                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5556113                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12107682                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573198                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141558995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.101830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.543728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114366750     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783912      1.97%     82.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2362872      1.67%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380432      1.68%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2270390      1.60%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125917      0.80%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779098      0.55%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979669      1.40%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13509955      9.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141558995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160331                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.885786                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103340586                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6973876                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26843756                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109723                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4291045                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730522                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6463                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154444248                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51149                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4291045                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103857055                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4324731                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1484241                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26427357                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1174558                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152987833                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2806                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402413                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       622893                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        23615                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214039451                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713096130                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713096130                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45780226                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33830                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17808                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3806631                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15187802                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7902110                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       308613                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1693158                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149128703                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33825                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139201201                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108019                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25162875                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57106417                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1781                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141558995                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.983344                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.582155                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84175698     59.46%     59.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23730445     16.76%     76.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11949660      8.44%     84.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7814489      5.52%     90.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6906860      4.88%     95.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2701789      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3065150      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118548      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        96356      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141558995                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976653     74.82%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156517     11.99%     86.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172248     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114966283     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012212      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14362079     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844605      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139201201                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.963001                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305418                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009378                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421374834                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174326075                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135084852                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140506619                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       200116                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2975673                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1245                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          685                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160440                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          600                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4291045                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3630032                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       255340                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149162528                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1163288                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15187802                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7902110                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17803                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        203603                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13104                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          685                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1151128                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084600                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235728                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136825306                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14112085                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375895                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21954985                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19293831                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842900                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.946564                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135090903                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135084852                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81519504                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221159099                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.934524                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368601                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26749553                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958477                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137267950                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.891846                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.708986                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88162335     64.23%     64.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22513794     16.40%     80.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10809399      7.87%     88.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4813501      3.51%     92.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764614      2.74%     94.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1540177      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1564327      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094906      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3004897      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137267950                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3004897                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283434522                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302634241                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56956                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2990431                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.445494                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.445494                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.691805                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.691805                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618304210                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186402239                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145813379                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144549426                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24315456                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19919701                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2060071                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9957241                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9611000                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2487354                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94790                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    107912829                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130515869                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24315456                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12098354                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28271060                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6157581                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3766547                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12623835                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1609383                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    144030188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.108493                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.533277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       115759128     80.37%     80.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2282880      1.59%     81.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3875613      2.69%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2254993      1.57%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1764408      1.23%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1549674      1.08%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          951993      0.66%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2392631      1.66%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13198868      9.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    144030188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168216                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.902915                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107228054                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4974723                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27674775                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        73157                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4079473                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3986782                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157275027                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4079473                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       107770209                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         614360                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3433435                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27188237                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       944469                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156209546                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         95980                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       545047                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    220582798                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    726724106                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    726724106                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176712518                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43870243                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35158                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17604                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2743859                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14483582                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7421120                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        71821                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1680068                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         151092506                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35158                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141894684                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        89396                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22403466                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     49590170                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    144030188                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.985173                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.546716                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     86126054     59.80%     59.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22232369     15.44%     75.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11963951      8.31%     83.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8891232      6.17%     89.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8663224      6.01%     95.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3205113      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2438985      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       325734      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       183526      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    144030188                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         126339     28.04%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        168224     37.34%     65.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       155996     34.62%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119766651     84.41%     84.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1920503      1.35%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17554      0.01%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12794510      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7395466      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141894684                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.981634                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             450559                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003175                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    428359507                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    173531371                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138867377                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142345243                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       289902                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3001051                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       119377                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4079473                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         410808                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        55027                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    151127664                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       784436                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14483582                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7421120                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17604                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         44549                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1186007                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1093583                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2279590                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139682072                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12474252                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2212608                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19869514                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19770413                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7395262                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.966327                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138867437                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138867377                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82097384                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        227399287                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.960691                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361027                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102745454                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126648221                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24479706                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35108                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2077396                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    139950715                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.904949                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.713779                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88731664     63.40%     63.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24681963     17.64%     81.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9652896      6.90%     87.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5082409      3.63%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4322936      3.09%     94.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2082756      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       972633      0.69%     96.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1515747      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2907711      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    139950715                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102745454                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126648221                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18784271                       # Number of memory references committed
system.switch_cpus1.commit.loads             11482531                       # Number of loads committed
system.switch_cpus1.commit.membars              17554                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18375324                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114015962                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2619431                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2907711                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           288170931                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          306337024                       # The number of ROB writes
system.switch_cpus1.timesIdled                  24105                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 519238                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102745454                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126648221                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102745454                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.406869                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.406869                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.710798                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.710798                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       628160372                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193899477                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146880631                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35108                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               144549426                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21275510                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18644303                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1657316                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10554977                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10274557                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1481255                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        51924                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    112211276                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             118274927                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21275510                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11755812                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24063068                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5420620                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1939599                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12789613                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1046018                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    141967545                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.947431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.316386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       117904477     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1209426      0.85%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2218207      1.56%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1858800      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3408603      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3686091      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          803670      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          630783      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10247488      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    141967545                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.147185                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.818232                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       111335532                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      2997818                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23862054                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        23482                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3748658                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2284990                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4950                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     133466945                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1321                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3748658                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       111781473                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1450226                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       752439                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23428123                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       806625                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     132535301                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         83745                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       487977                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    176000755                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    601360982                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    601360982                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    142015064                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        33985679                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        18918                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         9466                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2555144                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     22077763                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4284909                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        78114                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       953301                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         131001407                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        18916                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        123079591                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        98952                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21712399                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     46618328                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    141967545                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.866956                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.477966                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     90738221     63.91%     63.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20862172     14.70%     78.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10475244      7.38%     85.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6875159      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7163266      5.05%     95.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3701664      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1661693      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       411096      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        79030      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    141967545                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         307596     59.94%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        128600     25.06%     85.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        76954     15.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     97142325     78.93%     78.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1030564      0.84%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         9452      0.01%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     20643715     16.77%     96.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4253535      3.46%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     123079591                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.851471                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             513150                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004169                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    388738829                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    152733026                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    120296872                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     123592741                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       229497                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3993088                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          304                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       133881                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3748658                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         981076                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        49394                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    131020323                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        45538                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     22077763                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4284909                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         9466                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         32554                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          178                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          304                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       802458                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       983953                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1786411                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    121758146                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     20324238                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1321445                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            24577572                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18756154                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4253334                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.842329                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             120405454                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            120296872                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         69482147                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        164929641                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.832220                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.421284                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95419614                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    108385806                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22635434                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        18900                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1661845                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    138218887                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.784161                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.660255                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     97964384     70.88%     70.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     15621398     11.30%     82.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11291065      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2525003      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2873554      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1020137      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4257976      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       858448      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1806922      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    138218887                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95419614                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     108385806                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              22235700                       # Number of memory references committed
system.switch_cpus2.commit.loads             18084672                       # Number of loads committed
system.switch_cpus2.commit.membars               9450                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16973248                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         94613037                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1464632                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1806922                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           267433205                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          265791221                       # The number of ROB writes
system.switch_cpus2.timesIdled                  38528                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2581881                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95419614                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            108385806                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95419614                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.514882                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.514882                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.660118                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.660118                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       563331248                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      158017982                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      140028558                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         18900                       # number of misc regfile writes
system.l20.replacements                         17212                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          679206                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27452                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.741585                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.793981                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.940635                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5858.080368                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4364.185016                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001347                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000385                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.572078                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.426190                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        80457                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  80457                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18596                       # number of Writeback hits
system.l20.Writeback_hits::total                18596                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        80457                       # number of demand (read+write) hits
system.l20.demand_hits::total                   80457                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        80457                       # number of overall hits
system.l20.overall_hits::total                  80457                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        17202                       # number of ReadReq misses
system.l20.ReadReq_misses::total                17212                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        17202                       # number of demand (read+write) misses
system.l20.demand_misses::total                 17212                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        17202                       # number of overall misses
system.l20.overall_misses::total                17212                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2391062                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4890346285                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4892737347                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2391062                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4890346285                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4892737347                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2391062                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4890346285                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4892737347                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97659                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97669                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18596                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18596                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97659                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97669                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97659                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97669                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.176144                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176228                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.176144                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176228                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.176144                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176228                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 239106.200000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 284289.401523                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 284263.150535                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 239106.200000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 284289.401523                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 284263.150535                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 239106.200000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 284289.401523                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 284263.150535                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4255                       # number of writebacks
system.l20.writebacks::total                     4255                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        17202                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           17212                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        17202                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            17212                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        17202                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           17212                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1771266                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3825197361                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3826968627                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1771266                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3825197361                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3826968627                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1771266                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3825197361                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3826968627                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176144                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176228                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.176144                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176228                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.176144                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176228                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 177126.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 222369.338507                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 222343.052928                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 177126.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 222369.338507                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 222343.052928                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 177126.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 222369.338507                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 222343.052928                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4080                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          318441                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14320                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.237500                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          478.958516                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.722780                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1894.847649                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             2.756161                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7848.714894                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046773                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001438                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.185044                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000269                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.766476                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        29746                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  29746                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9739                       # number of Writeback hits
system.l21.Writeback_hits::total                 9739                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        29746                       # number of demand (read+write) hits
system.l21.demand_hits::total                   29746                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        29746                       # number of overall hits
system.l21.overall_hits::total                  29746                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4064                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4080                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4064                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4080                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4064                       # number of overall misses
system.l21.overall_misses::total                 4080                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3906011                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1150752868                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1154658879                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3906011                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1150752868                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1154658879                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3906011                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1150752868                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1154658879                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33810                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33826                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9739                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9739                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33810                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33826                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33810                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33826                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.120201                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.120617                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.120201                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.120617                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.120201                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.120617                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 244125.687500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 283157.693898                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 283004.627206                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 244125.687500                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 283157.693898                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 283004.627206                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 244125.687500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 283157.693898                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 283004.627206                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2650                       # number of writebacks
system.l21.writebacks::total                     2650                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4064                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4080                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4064                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4080                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4064                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4080                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2914571                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    899059575                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    901974146                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2914571                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    899059575                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    901974146                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2914571                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    899059575                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    901974146                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.120201                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.120617                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.120201                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.120617                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.120201                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.120617                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 182160.687500                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 221225.289124                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 221072.094608                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 182160.687500                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 221225.289124                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 221072.094608                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 182160.687500                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 221225.289124                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 221072.094608                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         12592                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          199605                       # Total number of references to valid blocks.
system.l22.sampled_refs                         24880                       # Sample count of references to valid blocks.
system.l22.avg_refs                          8.022709                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          415.948709                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.429723                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5570.148396                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6293.473172                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033850                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000686                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.453300                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.512164                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        34582                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  34582                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9757                       # number of Writeback hits
system.l22.Writeback_hits::total                 9757                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        34582                       # number of demand (read+write) hits
system.l22.demand_hits::total                   34582                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        34582                       # number of overall hits
system.l22.overall_hits::total                  34582                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        12578                       # number of ReadReq misses
system.l22.ReadReq_misses::total                12592                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        12578                       # number of demand (read+write) misses
system.l22.demand_misses::total                 12592                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        12578                       # number of overall misses
system.l22.overall_misses::total                12592                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3777598                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3516632408                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3520410006                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3777598                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3516632408                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3520410006                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3777598                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3516632408                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3520410006                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        47160                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              47174                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9757                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9757                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        47160                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               47174                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        47160                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              47174                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.266709                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.266927                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.266709                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.266927                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.266709                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.266927                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 269828.428571                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 279585.976149                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 279575.127541                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 269828.428571                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 279585.976149                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 279575.127541                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 269828.428571                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 279585.976149                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 279575.127541                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2028                       # number of writebacks
system.l22.writebacks::total                     2028                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        12578                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           12592                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        12578                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            12592                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        12578                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           12592                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2910234                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2737622971                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2740533205                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2910234                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2737622971                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2740533205                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2910234                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2737622971                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2740533205                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.266709                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.266927                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.266709                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.266927                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.266709                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.266927                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 207873.857143                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 217651.691127                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 217640.819965                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 207873.857143                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 217651.691127                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 217640.819965                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 207873.857143                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 217651.691127                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 217640.819965                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.941497                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012115333                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840209.696364                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.941497                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015932                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881317                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12107672                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12107672                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12107672                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12107672                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12107672                       # number of overall hits
system.cpu0.icache.overall_hits::total       12107672                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2579062                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2579062                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2579062                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2579062                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2579062                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2579062                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12107682                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12107682                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12107682                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12107682                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12107682                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12107682                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 257906.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 257906.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 257906.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 257906.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 257906.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 257906.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2474062                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2474062                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2474062                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2474062                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2474062                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2474062                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 247406.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 247406.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 247406.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 247406.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 247406.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 247406.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97659                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191225498                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97915                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1952.974498                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.520112                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.479888                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916094                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083906                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10960875                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10960875                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17354                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17354                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18670300                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18670300                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18670300                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18670300                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       406446                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       406446                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       406546                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        406546                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       406546                       # number of overall misses
system.cpu0.dcache.overall_misses::total       406546                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45000378687                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45000378687                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     15802865                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     15802865                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  45016181552                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  45016181552                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  45016181552                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  45016181552                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11367321                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11367321                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17354                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17354                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19076846                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19076846                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19076846                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19076846                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035756                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035756                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021311                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021311                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021311                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021311                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110716.746350                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110716.746350                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 158028.650000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 158028.650000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110728.383878                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110728.383878                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110728.383878                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110728.383878                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18596                       # number of writebacks
system.cpu0.dcache.writebacks::total            18596                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       308787                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       308787                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       308887                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       308887                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       308887                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       308887                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97659                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97659                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97659                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97659                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97659                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97659                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10371171078                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10371171078                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10371171078                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10371171078                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10371171078                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10371171078                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008591                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008591                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005119                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005119                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005119                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005119                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106197.801309                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106197.801309                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 106197.801309                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106197.801309                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 106197.801309                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106197.801309                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.021889                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018974383                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2205572.257576                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.021889                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024074                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738817                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12623818                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12623818                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12623818                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12623818                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12623818                       # number of overall hits
system.cpu1.icache.overall_hits::total       12623818                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4307636                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4307636                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4307636                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4307636                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4307636                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4307636                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12623835                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12623835                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12623835                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12623835                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12623835                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12623835                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 253390.352941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 253390.352941                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 253390.352941                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 253390.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 253390.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 253390.352941                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4038811                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4038811                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4038811                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4038811                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4038811                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4038811                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 252425.687500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 252425.687500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 252425.687500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 252425.687500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 252425.687500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 252425.687500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33810                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163744839                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34066                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4806.694035                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.034161                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.965839                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902477                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097523                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9302374                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9302374                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7266632                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7266632                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17577                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17577                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17554                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17554                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16569006                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16569006                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16569006                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16569006                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        86500                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        86500                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        86500                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         86500                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        86500                       # number of overall misses
system.cpu1.dcache.overall_misses::total        86500                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8591363364                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8591363364                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8591363364                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8591363364                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8591363364                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8591363364                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9388874                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9388874                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7266632                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7266632                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17554                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17554                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16655506                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16655506                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16655506                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16655506                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009213                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009213                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005193                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005193                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005193                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005193                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 99322.119815                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99322.119815                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 99322.119815                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99322.119815                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 99322.119815                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99322.119815                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9739                       # number of writebacks
system.cpu1.dcache.writebacks::total             9739                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        52690                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        52690                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        52690                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        52690                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        52690                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        52690                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33810                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33810                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33810                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33810                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33810                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33810                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3125254665                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3125254665                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3125254665                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3125254665                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3125254665                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3125254665                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002030                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002030                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92435.807897                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92435.807897                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92435.807897                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92435.807897                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92435.807897                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92435.807897                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.949805                       # Cycle average of tags in use
system.cpu2.icache.total_refs               924255587                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1708420.678373                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.949805                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022355                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866907                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12789597                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12789597                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12789597                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12789597                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12789597                       # number of overall hits
system.cpu2.icache.overall_hits::total       12789597                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4495717                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4495717                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4495717                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4495717                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4495717                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4495717                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12789613                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12789613                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12789613                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12789613                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12789613                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12789613                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 280982.312500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 280982.312500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 280982.312500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 280982.312500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 280982.312500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 280982.312500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3893798                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3893798                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3893798                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3893798                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3893798                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3893798                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 278128.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 278128.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 278128.428571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 278128.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 278128.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 278128.428571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 47160                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               227512030                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 47416                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4798.212207                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   212.985537                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    43.014463                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.831975                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.168025                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     18391798                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       18391798                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4132112                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4132112                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9466                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9466                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         9450                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9450                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     22523910                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        22523910                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     22523910                       # number of overall hits
system.cpu2.dcache.overall_hits::total       22523910                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       175002                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       175002                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       175002                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        175002                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       175002                       # number of overall misses
system.cpu2.dcache.overall_misses::total       175002                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  26517195798                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  26517195798                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  26517195798                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  26517195798                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  26517195798                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  26517195798                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18566800                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18566800                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4132112                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4132112                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         9450                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9450                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     22698912                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22698912                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     22698912                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22698912                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009426                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009426                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007710                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007710                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007710                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007710                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 151525.101416                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 151525.101416                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 151525.101416                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 151525.101416                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 151525.101416                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 151525.101416                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9757                       # number of writebacks
system.cpu2.dcache.writebacks::total             9757                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       127842                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       127842                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       127842                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       127842                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       127842                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       127842                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        47160                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        47160                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        47160                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        47160                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        47160                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        47160                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5873399644                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5873399644                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5873399644                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5873399644                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5873399644                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5873399644                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002078                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002078                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002078                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002078                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 124541.977184                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 124541.977184                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 124541.977184                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 124541.977184                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 124541.977184                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 124541.977184                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
