// Seed: 2971068081
module module_0 (
    inout wand id_0,
    input uwire void id_1,
    input tri0 id_2
);
  assign #1 id_0 = -1;
  logic id_4;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input tri1 id_0
    , id_14,
    output wire id_1,
    output supply1 id_2,
    input supply0 id_3,
    input tri id_4,
    input wand id_5,
    input wire id_6,
    output supply0 id_7,
    output wand id_8,
    input tri1 id_9,
    inout wire id_10,
    input supply0 id_11,
    input wand id_12
);
  wire id_15;
  module_0 modCall_1 (
      id_10,
      id_11,
      id_4
  );
endmodule
