Source Block: hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_10.v@218:235@HdlStmFor
    .locked_export (rx_data_locked_s[6]),
    .data_s_export (rx_data_s[27:24]),
    .delay_locked_export (rx_delay_locked_s[6]));

  generate
  for (i = 0; i < 6; i = i + 1) begin: g_tx_data
  axi_ad9361_serdes_out i_tx_data (
    .data_out_export (tx_data_out_p[i]),
    .clk_export (alt_lvds_clk),
    .loaden_export (alt_lvds_loaden),
    .div_clk_export (clk),
    .data_s_export (tx_data_s[((i*4)+3):(i*4)]));
  end
  endgenerate

  axi_ad9361_serdes_out i_tx_frame (
    .data_out_export (tx_frame_out_p),
    .clk_export (alt_lvds_clk),

Diff Content:
- 226     .clk_export (alt_lvds_clk),
- 227     .loaden_export (alt_lvds_loaden),
+ 227     .clk_export (lvds_clk),
+ 227     .loaden_export (lvds_loaden),

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_10.v@194:214

  // instantiations

  genvar i;
  generate
  for (i = 0; i < 6; i = i + 1) begin: g_rx_data
  axi_ad9361_serdes_in i_rx_data (
    .data_in_export (rx_data_in_p[i]),
    .clk_export (alt_lvds_clk),
    .loaden_export (alt_lvds_loaden),
    .div_clk_export (clk),
    .hs_phase_export (alt_lvds_phase),
    .locked_export (rx_data_locked_s[i]),
    .data_s_export (rx_data_s[((i*4)+3):(i*4)]),
    .delay_locked_export (rx_delay_locked_s[i]));
  end
  endgenerate

  axi_ad9361_serdes_in i_rx_frame (
    .data_in_export (rx_frame_in_p),
    .clk_export (alt_lvds_clk),

