// Seed: 1490110408
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  initial begin : LABEL_0
    id_2 = id_4 - id_4;
  end
  wire id_5;
  assign module_1.id_4 = 0;
endmodule
module module_0 (
    output wand module_1,
    input supply1 id_1,
    output tri0 id_2,
    input uwire id_3,
    input supply0 id_4,
    input uwire id_5,
    input wire id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
  wire id_9 = id_1;
  assign id_9 = id_3;
endmodule
