--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2426 paths analyzed, 376 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.624ns.
--------------------------------------------------------------------------------
Slack:                  15.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_10 (FF)
  Destination:          game_FSM/M_user_input_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.584ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.332 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_10 to game_FSM/M_user_input_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.CQ      Tcko                  0.476   btn_cond_1/M_ctr_q[11]
                                                       btn_cond_1/M_ctr_q_10
    SLICE_X8Y36.C2       net (fanout=2)        0.930   btn_cond_1/M_ctr_q[10]
    SLICE_X8Y36.C        Tilo                  0.255   M_ctr_q_0_0
                                                       btn_cond_1/out3
    SLICE_X11Y36.B3      net (fanout=5)        0.592   out2_0
    SLICE_X11Y36.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       edge_dt_btn_1/out1_1
    SLICE_X7Y33.B1       net (fanout=7)        1.699   out1_1
    SLICE_X7Y33.CLK      Tas                   0.373   game_FSM/M_user_input_q[9]
                                                       game_FSM/M_user_input_q_9_dpot
                                                       game_FSM/M_user_input_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.584ns (1.363ns logic, 3.221ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  15.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_19 (FF)
  Destination:          game_FSM/M_user_input_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.530ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.332 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_19 to game_FSM/M_user_input_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.DQ      Tcko                  0.476   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_19
    SLICE_X11Y36.D1      net (fanout=2)        0.908   btn_cond_1/M_ctr_q[19]
    SLICE_X11Y36.D       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       btn_cond_1/out2
    SLICE_X11Y36.B2      net (fanout=5)        0.556   out1_0
    SLICE_X11Y36.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       edge_dt_btn_1/out1_1
    SLICE_X7Y33.B1       net (fanout=7)        1.699   out1_1
    SLICE_X7Y33.CLK      Tas                   0.373   game_FSM/M_user_input_q[9]
                                                       game_FSM/M_user_input_q_9_dpot
                                                       game_FSM/M_user_input_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.530ns (1.367ns logic, 3.163ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  15.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_6 (FF)
  Destination:          game_FSM/M_user_input_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.506ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.332 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_6 to game_FSM/M_user_input_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.CQ      Tcko                  0.476   btn_cond_1/M_ctr_q[7]
                                                       btn_cond_1/M_ctr_q_6
    SLICE_X11Y36.C2      net (fanout=2)        0.724   btn_cond_1/M_ctr_q[6]
    SLICE_X11Y36.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       btn_cond_1/out1
    SLICE_X11Y36.B1      net (fanout=5)        0.716   out_0
    SLICE_X11Y36.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       edge_dt_btn_1/out1_1
    SLICE_X7Y33.B1       net (fanout=7)        1.699   out1_1
    SLICE_X7Y33.CLK      Tas                   0.373   game_FSM/M_user_input_q[9]
                                                       game_FSM/M_user_input_q_9_dpot
                                                       game_FSM/M_user_input_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.506ns (1.367ns logic, 3.139ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  15.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_7 (FF)
  Destination:          game_FSM/M_user_input_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.496ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.332 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_7 to game_FSM/M_user_input_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.DQ      Tcko                  0.476   btn_cond_1/M_ctr_q[7]
                                                       btn_cond_1/M_ctr_q_7
    SLICE_X11Y36.C1      net (fanout=2)        0.714   btn_cond_1/M_ctr_q[7]
    SLICE_X11Y36.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       btn_cond_1/out1
    SLICE_X11Y36.B1      net (fanout=5)        0.716   out_0
    SLICE_X11Y36.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       edge_dt_btn_1/out1_1
    SLICE_X7Y33.B1       net (fanout=7)        1.699   out1_1
    SLICE_X7Y33.CLK      Tas                   0.373   game_FSM/M_user_input_q[9]
                                                       game_FSM/M_user_input_q_9_dpot
                                                       game_FSM/M_user_input_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (1.367ns logic, 3.129ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  15.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_12 (FF)
  Destination:          game_FSM/M_user_input_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.440ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.332 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_12 to game_FSM/M_user_input_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.AQ      Tcko                  0.476   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_12
    SLICE_X8Y36.C1       net (fanout=2)        0.786   btn_cond_1/M_ctr_q[12]
    SLICE_X8Y36.C        Tilo                  0.255   M_ctr_q_0_0
                                                       btn_cond_1/out3
    SLICE_X11Y36.B3      net (fanout=5)        0.592   out2_0
    SLICE_X11Y36.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       edge_dt_btn_1/out1_1
    SLICE_X7Y33.B1       net (fanout=7)        1.699   out1_1
    SLICE_X7Y33.CLK      Tas                   0.373   game_FSM/M_user_input_q[9]
                                                       game_FSM/M_user_input_q_9_dpot
                                                       game_FSM/M_user_input_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.440ns (1.363ns logic, 3.077ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  15.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_15 (FF)
  Destination:          game_FSM/M_user_input_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.344ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.332 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_15 to game_FSM/M_user_input_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.DQ      Tcko                  0.476   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_15
    SLICE_X11Y36.D2      net (fanout=2)        0.722   btn_cond_1/M_ctr_q[15]
    SLICE_X11Y36.D       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       btn_cond_1/out2
    SLICE_X11Y36.B2      net (fanout=5)        0.556   out1_0
    SLICE_X11Y36.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       edge_dt_btn_1/out1_1
    SLICE_X7Y33.B1       net (fanout=7)        1.699   out1_1
    SLICE_X7Y33.CLK      Tas                   0.373   game_FSM/M_user_input_q[9]
                                                       game_FSM/M_user_input_q_9_dpot
                                                       game_FSM/M_user_input_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.344ns (1.367ns logic, 2.977ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  15.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_4 (FF)
  Destination:          game_FSM/M_user_input_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.334ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.332 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_4 to game_FSM/M_user_input_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.476   btn_cond_1/M_ctr_q[7]
                                                       btn_cond_1/M_ctr_q_4
    SLICE_X11Y36.C3      net (fanout=2)        0.552   btn_cond_1/M_ctr_q[4]
    SLICE_X11Y36.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       btn_cond_1/out1
    SLICE_X11Y36.B1      net (fanout=5)        0.716   out_0
    SLICE_X11Y36.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       edge_dt_btn_1/out1_1
    SLICE_X7Y33.B1       net (fanout=7)        1.699   out1_1
    SLICE_X7Y33.CLK      Tas                   0.373   game_FSM/M_user_input_q[9]
                                                       game_FSM/M_user_input_q_9_dpot
                                                       game_FSM/M_user_input_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.334ns (1.367ns logic, 2.967ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  15.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_19 (FF)
  Destination:          game_FSM/M_user_input_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.302ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.325 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_19 to game_FSM/M_user_input_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.DQ       Tcko                  0.525   btn_cond_2/M_ctr_q[19]
                                                       btn_cond_2/M_ctr_q_19
    SLICE_X9Y39.D1       net (fanout=2)        0.942   btn_cond_2/M_ctr_q[19]
    SLICE_X9Y39.D        Tilo                  0.259   M_last_q
                                                       btn_cond_2/out2
    SLICE_X9Y37.B3       net (fanout=5)        0.603   out1
    SLICE_X9Y37.B        Tilo                  0.259   M_game_FSM_led_out_2[1]
                                                       game_FSM/_n0249_inv11_cepot
    SLICE_X11Y33.B4      net (fanout=15)       1.341   game_FSM/_n0249_inv11_cepot
    SLICE_X11Y33.CLK     Tas                   0.373   game_FSM/M_user_input_q[7]
                                                       game_FSM/M_user_input_q_7_rstpot
                                                       game_FSM/M_user_input_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.302ns (1.416ns logic, 2.886ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  15.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_5 (FF)
  Destination:          game_FSM/M_user_input_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.296ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.332 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_5 to game_FSM/M_user_input_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.BQ      Tcko                  0.476   btn_cond_1/M_ctr_q[7]
                                                       btn_cond_1/M_ctr_q_5
    SLICE_X11Y36.C4      net (fanout=2)        0.514   btn_cond_1/M_ctr_q[5]
    SLICE_X11Y36.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       btn_cond_1/out1
    SLICE_X11Y36.B1      net (fanout=5)        0.716   out_0
    SLICE_X11Y36.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       edge_dt_btn_1/out1_1
    SLICE_X7Y33.B1       net (fanout=7)        1.699   out1_1
    SLICE_X7Y33.CLK      Tas                   0.373   game_FSM/M_user_input_q[9]
                                                       game_FSM/M_user_input_q_9_dpot
                                                       game_FSM/M_user_input_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.296ns (1.367ns logic, 2.929ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  15.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_9 (FF)
  Destination:          game_FSM/M_user_input_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.246ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.332 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_9 to game_FSM/M_user_input_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.BQ      Tcko                  0.476   btn_cond_1/M_ctr_q[11]
                                                       btn_cond_1/M_ctr_q_9
    SLICE_X8Y36.C3       net (fanout=2)        0.592   btn_cond_1/M_ctr_q[9]
    SLICE_X8Y36.C        Tilo                  0.255   M_ctr_q_0_0
                                                       btn_cond_1/out3
    SLICE_X11Y36.B3      net (fanout=5)        0.592   out2_0
    SLICE_X11Y36.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       edge_dt_btn_1/out1_1
    SLICE_X7Y33.B1       net (fanout=7)        1.699   out1_1
    SLICE_X7Y33.CLK      Tas                   0.373   game_FSM/M_user_input_q[9]
                                                       game_FSM/M_user_input_q_9_dpot
                                                       game_FSM/M_user_input_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.246ns (1.363ns logic, 2.883ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  15.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_2 (FF)
  Destination:          game_FSM/M_user_input_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.235ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.325 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_2 to game_FSM/M_user_input_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y37.CQ       Tcko                  0.525   btn_cond_2/M_ctr_q[3]
                                                       btn_cond_2/M_ctr_q_2
    SLICE_X9Y38.D1       net (fanout=2)        1.133   btn_cond_2/M_ctr_q[2]
    SLICE_X9Y38.D        Tilo                  0.259   M_ctr_q_0
                                                       btn_cond_2/out1
    SLICE_X9Y37.B6       net (fanout=5)        0.345   out
    SLICE_X9Y37.B        Tilo                  0.259   M_game_FSM_led_out_2[1]
                                                       game_FSM/_n0249_inv11_cepot
    SLICE_X11Y33.B4      net (fanout=15)       1.341   game_FSM/_n0249_inv11_cepot
    SLICE_X11Y33.CLK     Tas                   0.373   game_FSM/M_user_input_q[7]
                                                       game_FSM/M_user_input_q_7_rstpot
                                                       game_FSM/M_user_input_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.235ns (1.416ns logic, 2.819ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  15.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_16 (FF)
  Destination:          game_FSM/M_user_input_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.238ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.332 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_16 to game_FSM/M_user_input_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.AQ      Tcko                  0.476   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_16
    SLICE_X11Y36.D3      net (fanout=2)        0.616   btn_cond_1/M_ctr_q[16]
    SLICE_X11Y36.D       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       btn_cond_1/out2
    SLICE_X11Y36.B2      net (fanout=5)        0.556   out1_0
    SLICE_X11Y36.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       edge_dt_btn_1/out1_1
    SLICE_X7Y33.B1       net (fanout=7)        1.699   out1_1
    SLICE_X7Y33.CLK      Tas                   0.373   game_FSM/M_user_input_q[9]
                                                       game_FSM/M_user_input_q_9_dpot
                                                       game_FSM/M_user_input_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.238ns (1.367ns logic, 2.871ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  15.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_19 (FF)
  Destination:          game_FSM/M_user_input_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.229ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.325 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_19 to game_FSM/M_user_input_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.DQ       Tcko                  0.525   btn_cond_2/M_ctr_q[19]
                                                       btn_cond_2/M_ctr_q_19
    SLICE_X9Y39.D1       net (fanout=2)        0.942   btn_cond_2/M_ctr_q[19]
    SLICE_X9Y39.D        Tilo                  0.259   M_last_q
                                                       btn_cond_2/out2
    SLICE_X9Y37.B3       net (fanout=5)        0.603   out1
    SLICE_X9Y37.B        Tilo                  0.259   M_game_FSM_led_out_2[1]
                                                       game_FSM/_n0249_inv11_cepot
    SLICE_X10Y33.B4      net (fanout=15)       1.292   game_FSM/_n0249_inv11_cepot
    SLICE_X10Y33.CLK     Tas                   0.349   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_15_rstpot
                                                       game_FSM/M_user_input_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.229ns (1.392ns logic, 2.837ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  15.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_13 (FF)
  Destination:          game_FSM/M_user_input_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.230ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.332 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_13 to game_FSM/M_user_input_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_13
    SLICE_X8Y36.C4       net (fanout=2)        0.576   btn_cond_1/M_ctr_q[13]
    SLICE_X8Y36.C        Tilo                  0.255   M_ctr_q_0_0
                                                       btn_cond_1/out3
    SLICE_X11Y36.B3      net (fanout=5)        0.592   out2_0
    SLICE_X11Y36.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       edge_dt_btn_1/out1_1
    SLICE_X7Y33.B1       net (fanout=7)        1.699   out1_1
    SLICE_X7Y33.CLK      Tas                   0.373   game_FSM/M_user_input_q[9]
                                                       game_FSM/M_user_input_q_9_dpot
                                                       game_FSM/M_user_input_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.230ns (1.363ns logic, 2.867ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  15.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_19 (FF)
  Destination:          game_FSM/M_user_input_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.215ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.325 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_19 to game_FSM/M_user_input_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.DQ       Tcko                  0.525   btn_cond_2/M_ctr_q[19]
                                                       btn_cond_2/M_ctr_q_19
    SLICE_X9Y39.D1       net (fanout=2)        0.942   btn_cond_2/M_ctr_q[19]
    SLICE_X9Y39.D        Tilo                  0.259   M_last_q
                                                       btn_cond_2/out2
    SLICE_X9Y37.B3       net (fanout=5)        0.603   out1
    SLICE_X9Y37.B        Tilo                  0.259   M_game_FSM_led_out_2[1]
                                                       game_FSM/_n0249_inv11_cepot
    SLICE_X11Y33.A1      net (fanout=15)       1.254   game_FSM/_n0249_inv11_cepot
    SLICE_X11Y33.CLK     Tas                   0.373   game_FSM/M_user_input_q[7]
                                                       game_FSM/M_user_input_q_6_rstpot
                                                       game_FSM/M_user_input_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.215ns (1.416ns logic, 2.799ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  15.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_2 (FF)
  Destination:          game_FSM/M_user_input_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.208ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.332 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_2 to game_FSM/M_user_input_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.CQ      Tcko                  0.476   btn_cond_1/M_ctr_q[3]
                                                       btn_cond_1/M_ctr_q_2
    SLICE_X11Y36.C5      net (fanout=2)        0.426   btn_cond_1/M_ctr_q[2]
    SLICE_X11Y36.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       btn_cond_1/out1
    SLICE_X11Y36.B1      net (fanout=5)        0.716   out_0
    SLICE_X11Y36.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       edge_dt_btn_1/out1_1
    SLICE_X7Y33.B1       net (fanout=7)        1.699   out1_1
    SLICE_X7Y33.CLK      Tas                   0.373   game_FSM/M_user_input_q[9]
                                                       game_FSM/M_user_input_q_9_dpot
                                                       game_FSM/M_user_input_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.208ns (1.367ns logic, 2.841ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  15.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          game_FSM/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.077ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.713 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to game_FSM/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y36.SR       net (fanout=12)       3.121   M_reset_cond_out
    SLICE_X9Y36.CLK      Tsrck                 0.438   game_FSM/M_state_q_FSM_FFd3
                                                       game_FSM/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.077ns (0.956ns logic, 3.121ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  15.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_2 (FF)
  Destination:          game_FSM/M_user_input_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.162ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.325 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_2 to game_FSM/M_user_input_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y37.CQ       Tcko                  0.525   btn_cond_2/M_ctr_q[3]
                                                       btn_cond_2/M_ctr_q_2
    SLICE_X9Y38.D1       net (fanout=2)        1.133   btn_cond_2/M_ctr_q[2]
    SLICE_X9Y38.D        Tilo                  0.259   M_ctr_q_0
                                                       btn_cond_2/out1
    SLICE_X9Y37.B6       net (fanout=5)        0.345   out
    SLICE_X9Y37.B        Tilo                  0.259   M_game_FSM_led_out_2[1]
                                                       game_FSM/_n0249_inv11_cepot
    SLICE_X10Y33.B4      net (fanout=15)       1.292   game_FSM/_n0249_inv11_cepot
    SLICE_X10Y33.CLK     Tas                   0.349   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_15_rstpot
                                                       game_FSM/M_user_input_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.162ns (1.392ns logic, 2.770ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  15.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_3 (FF)
  Destination:          game_FSM/M_user_input_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.150ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.332 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_3 to game_FSM/M_user_input_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.DQ      Tcko                  0.476   btn_cond_1/M_ctr_q[3]
                                                       btn_cond_1/M_ctr_q_3
    SLICE_X11Y36.C6      net (fanout=2)        0.368   btn_cond_1/M_ctr_q[3]
    SLICE_X11Y36.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       btn_cond_1/out1
    SLICE_X11Y36.B1      net (fanout=5)        0.716   out_0
    SLICE_X11Y36.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       edge_dt_btn_1/out1_1
    SLICE_X7Y33.B1       net (fanout=7)        1.699   out1_1
    SLICE_X7Y33.CLK      Tas                   0.373   game_FSM/M_user_input_q[9]
                                                       game_FSM/M_user_input_q_9_dpot
                                                       game_FSM/M_user_input_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.150ns (1.367ns logic, 2.783ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  15.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_2 (FF)
  Destination:          game_FSM/M_user_input_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.148ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.325 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_2 to game_FSM/M_user_input_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y37.CQ       Tcko                  0.525   btn_cond_2/M_ctr_q[3]
                                                       btn_cond_2/M_ctr_q_2
    SLICE_X9Y38.D1       net (fanout=2)        1.133   btn_cond_2/M_ctr_q[2]
    SLICE_X9Y38.D        Tilo                  0.259   M_ctr_q_0
                                                       btn_cond_2/out1
    SLICE_X9Y37.B6       net (fanout=5)        0.345   out
    SLICE_X9Y37.B        Tilo                  0.259   M_game_FSM_led_out_2[1]
                                                       game_FSM/_n0249_inv11_cepot
    SLICE_X11Y33.A1      net (fanout=15)       1.254   game_FSM/_n0249_inv11_cepot
    SLICE_X11Y33.CLK     Tas                   0.373   game_FSM/M_user_input_q[7]
                                                       game_FSM/M_user_input_q_6_rstpot
                                                       game_FSM/M_user_input_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.148ns (1.416ns logic, 2.732ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  15.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_19 (FF)
  Destination:          game_FSM/M_user_input_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.148ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.325 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_19 to game_FSM/M_user_input_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.DQ       Tcko                  0.525   btn_cond_2/M_ctr_q[19]
                                                       btn_cond_2/M_ctr_q_19
    SLICE_X9Y39.D1       net (fanout=2)        0.942   btn_cond_2/M_ctr_q[19]
    SLICE_X9Y39.D        Tilo                  0.259   M_last_q
                                                       btn_cond_2/out2
    SLICE_X9Y37.B3       net (fanout=5)        0.603   out1
    SLICE_X9Y37.B        Tilo                  0.259   M_game_FSM_led_out_2[1]
                                                       game_FSM/_n0249_inv11_cepot
    SLICE_X10Y33.A2      net (fanout=15)       1.211   game_FSM/_n0249_inv11_cepot
    SLICE_X10Y33.CLK     Tas                   0.349   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_14_rstpot
                                                       game_FSM/M_user_input_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.148ns (1.392ns logic, 2.756ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  15.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          game_FSM/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.049ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.713 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to game_FSM/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y36.SR       net (fanout=12)       3.121   M_reset_cond_out
    SLICE_X9Y36.CLK      Tsrck                 0.410   game_FSM/M_state_q_FSM_FFd3
                                                       game_FSM/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.049ns (0.928ns logic, 3.121ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  15.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_10 (FF)
  Destination:          game_FSM/M_user_input_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.141ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.331 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_10 to game_FSM/M_user_input_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.CQ      Tcko                  0.476   btn_cond_1/M_ctr_q[11]
                                                       btn_cond_1/M_ctr_q_10
    SLICE_X8Y36.C2       net (fanout=2)        0.930   btn_cond_1/M_ctr_q[10]
    SLICE_X8Y36.C        Tilo                  0.255   M_ctr_q_0_0
                                                       btn_cond_1/out3
    SLICE_X11Y36.B3      net (fanout=5)        0.592   out2_0
    SLICE_X11Y36.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       edge_dt_btn_1/out1_1
    SLICE_X6Y34.B1       net (fanout=7)        1.280   out1_1
    SLICE_X6Y34.CLK      Tas                   0.349   game_FSM/M_user_input_q[13]
                                                       game_FSM/M_user_input_q_13_dpot
                                                       game_FSM/M_user_input_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.141ns (1.339ns logic, 2.802ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  15.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_10 (FF)
  Destination:          game_FSM/M_user_input_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.140ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.325 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_10 to game_FSM/M_user_input_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.CQ       Tcko                  0.525   btn_cond_2/M_ctr_q[11]
                                                       btn_cond_2/M_ctr_q_10
    SLICE_X9Y39.A1       net (fanout=2)        0.755   btn_cond_2/M_ctr_q[10]
    SLICE_X9Y39.A        Tilo                  0.259   M_last_q
                                                       btn_cond_2/out3
    SLICE_X9Y37.B5       net (fanout=5)        0.628   out2
    SLICE_X9Y37.B        Tilo                  0.259   M_game_FSM_led_out_2[1]
                                                       game_FSM/_n0249_inv11_cepot
    SLICE_X11Y33.B4      net (fanout=15)       1.341   game_FSM/_n0249_inv11_cepot
    SLICE_X11Y33.CLK     Tas                   0.373   game_FSM/M_user_input_q[7]
                                                       game_FSM/M_user_input_q_7_rstpot
                                                       game_FSM/M_user_input_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.140ns (1.416ns logic, 2.724ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  15.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_8 (FF)
  Destination:          game_FSM/M_user_input_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.136ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.325 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_8 to game_FSM/M_user_input_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.AQ       Tcko                  0.525   btn_cond_2/M_ctr_q[11]
                                                       btn_cond_2/M_ctr_q_8
    SLICE_X9Y39.A2       net (fanout=2)        0.751   btn_cond_2/M_ctr_q[8]
    SLICE_X9Y39.A        Tilo                  0.259   M_last_q
                                                       btn_cond_2/out3
    SLICE_X9Y37.B5       net (fanout=5)        0.628   out2
    SLICE_X9Y37.B        Tilo                  0.259   M_game_FSM_led_out_2[1]
                                                       game_FSM/_n0249_inv11_cepot
    SLICE_X11Y33.B4      net (fanout=15)       1.341   game_FSM/_n0249_inv11_cepot
    SLICE_X11Y33.CLK     Tas                   0.373   game_FSM/M_user_input_q[7]
                                                       game_FSM/M_user_input_q_7_rstpot
                                                       game_FSM/M_user_input_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.136ns (1.416ns logic, 2.720ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  15.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_17 (FF)
  Destination:          game_FSM/M_user_input_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.137ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.332 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_17 to game_FSM/M_user_input_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.BQ      Tcko                  0.476   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_17
    SLICE_X11Y36.D4      net (fanout=2)        0.515   btn_cond_1/M_ctr_q[17]
    SLICE_X11Y36.D       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       btn_cond_1/out2
    SLICE_X11Y36.B2      net (fanout=5)        0.556   out1_0
    SLICE_X11Y36.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       edge_dt_btn_1/out1_1
    SLICE_X7Y33.B1       net (fanout=7)        1.699   out1_1
    SLICE_X7Y33.CLK      Tas                   0.373   game_FSM/M_user_input_q[9]
                                                       game_FSM/M_user_input_q_9_dpot
                                                       game_FSM/M_user_input_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (1.367ns logic, 2.770ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  15.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_15 (FF)
  Destination:          game_FSM/M_user_input_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.116ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.325 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_15 to game_FSM/M_user_input_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.DQ       Tcko                  0.525   btn_cond_2/M_ctr_q[15]
                                                       btn_cond_2/M_ctr_q_15
    SLICE_X9Y39.D2       net (fanout=2)        0.756   btn_cond_2/M_ctr_q[15]
    SLICE_X9Y39.D        Tilo                  0.259   M_last_q
                                                       btn_cond_2/out2
    SLICE_X9Y37.B3       net (fanout=5)        0.603   out1
    SLICE_X9Y37.B        Tilo                  0.259   M_game_FSM_led_out_2[1]
                                                       game_FSM/_n0249_inv11_cepot
    SLICE_X11Y33.B4      net (fanout=15)       1.341   game_FSM/_n0249_inv11_cepot
    SLICE_X11Y33.CLK     Tas                   0.373   game_FSM/M_user_input_q[7]
                                                       game_FSM/M_user_input_q_7_rstpot
                                                       game_FSM/M_user_input_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.116ns (1.416ns logic, 2.700ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  15.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_19 (FF)
  Destination:          game_FSM/M_user_input_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.118ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_19 to game_FSM/M_user_input_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.DQ      Tcko                  0.476   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_19
    SLICE_X11Y36.D1      net (fanout=2)        0.908   btn_cond_1/M_ctr_q[19]
    SLICE_X11Y36.D       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       btn_cond_1/out2
    SLICE_X9Y36.B3       net (fanout=5)        0.770   out1_0
    SLICE_X9Y36.B        Tilo                  0.259   game_FSM/M_state_q_FSM_FFd3
                                                       edge_dt_btn_1/out1
    SLICE_X6Y34.A1       net (fanout=15)       1.097   M_edge_dt_btn_1_out
    SLICE_X6Y34.CLK      Tas                   0.349   game_FSM/M_user_input_q[13]
                                                       game_FSM/M_user_input_q_12_dpot
                                                       game_FSM/M_user_input_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.118ns (1.343ns logic, 2.775ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  15.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_19 (FF)
  Destination:          game_FSM/M_user_input_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.117ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.332 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_19 to game_FSM/M_user_input_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.DQ      Tcko                  0.476   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_19
    SLICE_X11Y36.D1      net (fanout=2)        0.908   btn_cond_1/M_ctr_q[19]
    SLICE_X11Y36.D       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd4
                                                       btn_cond_1/out2
    SLICE_X9Y36.B3       net (fanout=5)        0.770   out1_0
    SLICE_X9Y36.B        Tilo                  0.259   game_FSM/M_state_q_FSM_FFd3
                                                       edge_dt_btn_1/out1
    SLICE_X7Y33.A1       net (fanout=15)       1.072   M_edge_dt_btn_1_out
    SLICE_X7Y33.CLK      Tas                   0.373   game_FSM/M_user_input_q[9]
                                                       game_FSM/M_user_input_q_8_dpot
                                                       game_FSM/M_user_input_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.117ns (1.367ns logic, 2.750ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  15.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_2 (FF)
  Destination:          game_FSM/M_user_input_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.081ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.325 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_2 to game_FSM/M_user_input_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y37.CQ       Tcko                  0.525   btn_cond_2/M_ctr_q[3]
                                                       btn_cond_2/M_ctr_q_2
    SLICE_X9Y38.D1       net (fanout=2)        1.133   btn_cond_2/M_ctr_q[2]
    SLICE_X9Y38.D        Tilo                  0.259   M_ctr_q_0
                                                       btn_cond_2/out1
    SLICE_X9Y37.B6       net (fanout=5)        0.345   out
    SLICE_X9Y37.B        Tilo                  0.259   M_game_FSM_led_out_2[1]
                                                       game_FSM/_n0249_inv11_cepot
    SLICE_X10Y33.A2      net (fanout=15)       1.211   game_FSM/_n0249_inv11_cepot
    SLICE_X10Y33.CLK     Tas                   0.349   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_14_rstpot
                                                       game_FSM/M_user_input_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.081ns (1.392ns logic, 2.689ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond_1/M_sync_out/CLK
  Logical resource: btn_cond_2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond_1/M_sync_out/CLK
  Logical resource: btn_cond_1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[3]/CLK
  Logical resource: btn_cond_2/M_ctr_q_1/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[3]/CLK
  Logical resource: btn_cond_2/M_ctr_q_2/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[3]/CLK
  Logical resource: btn_cond_2/M_ctr_q_3/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[7]/CLK
  Logical resource: btn_cond_2/M_ctr_q_4/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[7]/CLK
  Logical resource: btn_cond_2/M_ctr_q_5/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[7]/CLK
  Logical resource: btn_cond_2/M_ctr_q_6/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[7]/CLK
  Logical resource: btn_cond_2/M_ctr_q_7/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[11]/CLK
  Logical resource: btn_cond_2/M_ctr_q_8/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[11]/CLK
  Logical resource: btn_cond_2/M_ctr_q_9/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[11]/CLK
  Logical resource: btn_cond_2/M_ctr_q_10/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[11]/CLK
  Logical resource: btn_cond_2/M_ctr_q_11/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[15]/CLK
  Logical resource: btn_cond_2/M_ctr_q_12/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[15]/CLK
  Logical resource: btn_cond_2/M_ctr_q_13/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[15]/CLK
  Logical resource: btn_cond_2/M_ctr_q_14/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[15]/CLK
  Logical resource: btn_cond_2/M_ctr_q_15/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[19]/CLK
  Logical resource: btn_cond_2/M_ctr_q_16/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[19]/CLK
  Logical resource: btn_cond_2/M_ctr_q_17/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[19]/CLK
  Logical resource: btn_cond_2/M_ctr_q_18/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[19]/CLK
  Logical resource: btn_cond_2/M_ctr_q_19/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_sync_out/CLK
  Logical resource: btn_cond_2/sync/M_pipe_q_1/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_sync_out/CLK
  Logical resource: btn_cond_1/sync/M_pipe_q_1/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game_FSM/M_user_input_q[5]/CLK
  Logical resource: game_FSM/M_user_input_q_4/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game_FSM/M_user_input_q[5]/CLK
  Logical resource: game_FSM/M_user_input_q_5/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game_FSM/M_user_input_q[1]/CLK
  Logical resource: game_FSM/M_user_input_q_0/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game_FSM/M_user_input_q[1]/CLK
  Logical resource: game_FSM/M_user_input_q_1/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_0_0/CLK
  Logical resource: btn_cond_1/M_ctr_q_0/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[3]/CLK
  Logical resource: btn_cond_1/M_ctr_q_1/CK
  Location pin: SLICE_X10Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.624|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2426 paths, 0 nets, and 400 connections

Design statistics:
   Minimum period:   4.624ns{1}   (Maximum frequency: 216.263MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 25 21:24:48 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4550 MB



