`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec  7 2020 23:49:30 KST (Dec  7 2020 14:49:30 UTC)

module st_weight_addr_gen_Add_16Ux6U_16U_4_7(in2, in1, out1);
  input [15:0] in2;
  input [5:0] in1;
  output [15:0] out1;
  wire [15:0] in2;
  wire [5:0] in1;
  wire [15:0] out1;
  wire add_23_2_n_0, add_23_2_n_2, add_23_2_n_4, add_23_2_n_6,
       add_23_2_n_8, add_23_2_n_11, add_23_2_n_12, add_23_2_n_14;
  wire add_23_2_n_16, add_23_2_n_18, add_23_2_n_20, add_23_2_n_22,
       add_23_2_n_24, add_23_2_n_26, add_23_2_n_28;
  XNOR2X1 add_23_2_g434(.A (in2[15]), .B (add_23_2_n_28), .Y
       (out1[15]));
  XNOR2X1 add_23_2_g435(.A (in2[14]), .B (add_23_2_n_26), .Y
       (out1[14]));
  NAND2BX1 add_23_2_g436(.AN (add_23_2_n_26), .B (in2[14]), .Y
       (add_23_2_n_28));
  XNOR2X1 add_23_2_g437(.A (in2[13]), .B (add_23_2_n_24), .Y
       (out1[13]));
  NAND2BX1 add_23_2_g438(.AN (add_23_2_n_24), .B (in2[13]), .Y
       (add_23_2_n_26));
  XNOR2X1 add_23_2_g439(.A (in2[12]), .B (add_23_2_n_22), .Y
       (out1[12]));
  NAND2BX1 add_23_2_g440(.AN (add_23_2_n_22), .B (in2[12]), .Y
       (add_23_2_n_24));
  XNOR2X1 add_23_2_g441(.A (in2[11]), .B (add_23_2_n_20), .Y
       (out1[11]));
  NAND2BX1 add_23_2_g442(.AN (add_23_2_n_20), .B (in2[11]), .Y
       (add_23_2_n_22));
  XNOR2X1 add_23_2_g443(.A (in2[10]), .B (add_23_2_n_18), .Y
       (out1[10]));
  NAND2BX1 add_23_2_g444(.AN (add_23_2_n_18), .B (in2[10]), .Y
       (add_23_2_n_20));
  XNOR2X1 add_23_2_g445(.A (in2[9]), .B (add_23_2_n_16), .Y (out1[9]));
  NAND2BX1 add_23_2_g446(.AN (add_23_2_n_16), .B (in2[9]), .Y
       (add_23_2_n_18));
  XNOR2X1 add_23_2_g447(.A (in2[8]), .B (add_23_2_n_14), .Y (out1[8]));
  NAND2BX1 add_23_2_g448(.AN (add_23_2_n_14), .B (in2[8]), .Y
       (add_23_2_n_16));
  XNOR2X1 add_23_2_g449(.A (in2[7]), .B (add_23_2_n_12), .Y (out1[7]));
  NAND2BX1 add_23_2_g450(.AN (add_23_2_n_12), .B (in2[7]), .Y
       (add_23_2_n_14));
  XOR2XL add_23_2_g451(.A (in2[6]), .B (add_23_2_n_11), .Y (out1[6]));
  NAND2X1 add_23_2_g452(.A (in2[6]), .B (add_23_2_n_11), .Y
       (add_23_2_n_12));
  ADDFX1 add_23_2_g453(.A (add_23_2_n_8), .B (in1[5]), .CI (in2[5]),
       .CO (add_23_2_n_11), .S (out1[5]));
  ADDFX1 add_23_2_g454(.A (add_23_2_n_6), .B (in1[4]), .CI (in2[4]),
       .CO (add_23_2_n_8), .S (out1[4]));
  ADDFX1 add_23_2_g455(.A (add_23_2_n_4), .B (in1[3]), .CI (in2[3]),
       .CO (add_23_2_n_6), .S (out1[3]));
  ADDFX1 add_23_2_g456(.A (add_23_2_n_2), .B (in1[2]), .CI (in2[2]),
       .CO (add_23_2_n_4), .S (out1[2]));
  ADDFX1 add_23_2_g457(.A (add_23_2_n_0), .B (in1[1]), .CI (in2[1]),
       .CO (add_23_2_n_2), .S (out1[1]));
  ADDHX1 add_23_2_g458(.A (in2[0]), .B (in1[0]), .CO (add_23_2_n_0), .S
       (out1[0]));
endmodule


