#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bcc5c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1bcc750 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1bc4c70 .functor NOT 1, L_0x1bfea60, C4<0>, C4<0>, C4<0>;
L_0x1bfe7c0 .functor XOR 1, L_0x1bfe660, L_0x1bfe720, C4<0>, C4<0>;
L_0x1bfe950 .functor XOR 1, L_0x1bfe7c0, L_0x1bfe880, C4<0>, C4<0>;
v0x1bfb560_0 .net *"_ivl_10", 0 0, L_0x1bfe880;  1 drivers
v0x1bfb660_0 .net *"_ivl_12", 0 0, L_0x1bfe950;  1 drivers
v0x1bfb740_0 .net *"_ivl_2", 0 0, L_0x1bfd880;  1 drivers
v0x1bfb800_0 .net *"_ivl_4", 0 0, L_0x1bfe660;  1 drivers
v0x1bfb8e0_0 .net *"_ivl_6", 0 0, L_0x1bfe720;  1 drivers
v0x1bfba10_0 .net *"_ivl_8", 0 0, L_0x1bfe7c0;  1 drivers
v0x1bfbaf0_0 .net "a", 0 0, v0x1bf8e10_0;  1 drivers
v0x1bfbb90_0 .net "b", 0 0, v0x1bf8eb0_0;  1 drivers
v0x1bfbc30_0 .net "c", 0 0, v0x1bf8f50_0;  1 drivers
v0x1bfbcd0_0 .var "clk", 0 0;
v0x1bfbd70_0 .net "d", 0 0, v0x1bf9090_0;  1 drivers
v0x1bfbe10_0 .net "q_dut", 0 0, L_0x1bfe410;  1 drivers
v0x1bfbeb0_0 .net "q_ref", 0 0, L_0x1bc4ce0;  1 drivers
v0x1bfbf50_0 .var/2u "stats1", 159 0;
v0x1bfbff0_0 .var/2u "strobe", 0 0;
v0x1bfc090_0 .net "tb_match", 0 0, L_0x1bfea60;  1 drivers
v0x1bfc150_0 .net "tb_mismatch", 0 0, L_0x1bc4c70;  1 drivers
v0x1bfc320_0 .net "wavedrom_enable", 0 0, v0x1bf9180_0;  1 drivers
v0x1bfc3c0_0 .net "wavedrom_title", 511 0, v0x1bf9220_0;  1 drivers
L_0x1bfd880 .concat [ 1 0 0 0], L_0x1bc4ce0;
L_0x1bfe660 .concat [ 1 0 0 0], L_0x1bc4ce0;
L_0x1bfe720 .concat [ 1 0 0 0], L_0x1bfe410;
L_0x1bfe880 .concat [ 1 0 0 0], L_0x1bc4ce0;
L_0x1bfea60 .cmp/eeq 1, L_0x1bfd880, L_0x1bfe950;
S_0x1bcc8e0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1bcc750;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1bb8ea0 .functor OR 1, v0x1bf8e10_0, v0x1bf8eb0_0, C4<0>, C4<0>;
L_0x1bcd040 .functor OR 1, v0x1bf8f50_0, v0x1bf9090_0, C4<0>, C4<0>;
L_0x1bc4ce0 .functor AND 1, L_0x1bb8ea0, L_0x1bcd040, C4<1>, C4<1>;
v0x1bc4ee0_0 .net *"_ivl_0", 0 0, L_0x1bb8ea0;  1 drivers
v0x1bc4f80_0 .net *"_ivl_2", 0 0, L_0x1bcd040;  1 drivers
v0x1bb8ff0_0 .net "a", 0 0, v0x1bf8e10_0;  alias, 1 drivers
v0x1bb9090_0 .net "b", 0 0, v0x1bf8eb0_0;  alias, 1 drivers
v0x1bf8290_0 .net "c", 0 0, v0x1bf8f50_0;  alias, 1 drivers
v0x1bf83a0_0 .net "d", 0 0, v0x1bf9090_0;  alias, 1 drivers
v0x1bf8460_0 .net "q", 0 0, L_0x1bc4ce0;  alias, 1 drivers
S_0x1bf85c0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1bcc750;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1bf8e10_0 .var "a", 0 0;
v0x1bf8eb0_0 .var "b", 0 0;
v0x1bf8f50_0 .var "c", 0 0;
v0x1bf8ff0_0 .net "clk", 0 0, v0x1bfbcd0_0;  1 drivers
v0x1bf9090_0 .var "d", 0 0;
v0x1bf9180_0 .var "wavedrom_enable", 0 0;
v0x1bf9220_0 .var "wavedrom_title", 511 0;
E_0x1bc74d0/0 .event negedge, v0x1bf8ff0_0;
E_0x1bc74d0/1 .event posedge, v0x1bf8ff0_0;
E_0x1bc74d0 .event/or E_0x1bc74d0/0, E_0x1bc74d0/1;
E_0x1bc7720 .event posedge, v0x1bf8ff0_0;
E_0x1bb19f0 .event negedge, v0x1bf8ff0_0;
S_0x1bf8910 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1bf85c0;
 .timescale -12 -12;
v0x1bf8b10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1bf8c10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1bf85c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1bf9380 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1bcc750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1bfc6f0 .functor NOT 1, v0x1bf8eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1bfc780 .functor AND 1, v0x1bf8e10_0, L_0x1bfc6f0, C4<1>, C4<1>;
L_0x1bfc810 .functor NOT 1, v0x1bf8f50_0, C4<0>, C4<0>, C4<0>;
L_0x1bfc880 .functor AND 1, L_0x1bfc780, L_0x1bfc810, C4<1>, C4<1>;
L_0x1bfc970 .functor AND 1, L_0x1bfc880, v0x1bf9090_0, C4<1>, C4<1>;
L_0x1bfca30 .functor NOT 1, v0x1bf8e10_0, C4<0>, C4<0>, C4<0>;
L_0x1bfcae0 .functor AND 1, L_0x1bfca30, v0x1bf8eb0_0, C4<1>, C4<1>;
L_0x1bfcba0 .functor NOT 1, v0x1bf8f50_0, C4<0>, C4<0>, C4<0>;
L_0x1bfcc60 .functor AND 1, L_0x1bfcae0, L_0x1bfcba0, C4<1>, C4<1>;
L_0x1bfcd70 .functor AND 1, L_0x1bfcc60, v0x1bf9090_0, C4<1>, C4<1>;
L_0x1bfce90 .functor OR 1, L_0x1bfc970, L_0x1bfcd70, C4<0>, C4<0>;
L_0x1bfcf50 .functor NOT 1, v0x1bf8e10_0, C4<0>, C4<0>, C4<0>;
L_0x1bfd030 .functor AND 1, L_0x1bfcf50, v0x1bf8eb0_0, C4<1>, C4<1>;
L_0x1bfd0f0 .functor AND 1, L_0x1bfd030, v0x1bf8f50_0, C4<1>, C4<1>;
L_0x1bfcfc0 .functor OR 1, L_0x1bfce90, L_0x1bfd0f0, C4<0>, C4<0>;
L_0x1bfd2d0 .functor NOT 1, v0x1bf8eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1bfd4e0 .functor AND 1, v0x1bf8e10_0, L_0x1bfd2d0, C4<1>, C4<1>;
L_0x1bfd6b0 .functor AND 1, L_0x1bfd4e0, v0x1bf8f50_0, C4<1>, C4<1>;
L_0x1bfd920 .functor NOT 1, v0x1bf9090_0, C4<0>, C4<0>, C4<0>;
L_0x1bfd990 .functor AND 1, L_0x1bfd6b0, L_0x1bfd920, C4<1>, C4<1>;
L_0x1bfdb50 .functor OR 1, L_0x1bfcfc0, L_0x1bfd990, C4<0>, C4<0>;
L_0x1bfdc60 .functor AND 1, v0x1bf8e10_0, v0x1bf8eb0_0, C4<1>, C4<1>;
L_0x1bfdd90 .functor AND 1, L_0x1bfdc60, v0x1bf9090_0, C4<1>, C4<1>;
L_0x1bfdf60 .functor OR 1, L_0x1bfdb50, L_0x1bfdd90, C4<0>, C4<0>;
L_0x1bfe140 .functor AND 1, v0x1bf8e10_0, v0x1bf8eb0_0, C4<1>, C4<1>;
L_0x1bfe1b0 .functor NOT 1, v0x1bf8f50_0, C4<0>, C4<0>, C4<0>;
L_0x1bfe300 .functor AND 1, L_0x1bfe140, L_0x1bfe1b0, C4<1>, C4<1>;
L_0x1bfe410 .functor OR 1, L_0x1bfdf60, L_0x1bfe300, C4<0>, C4<0>;
v0x1bf9670_0 .net *"_ivl_0", 0 0, L_0x1bfc6f0;  1 drivers
v0x1bf9750_0 .net *"_ivl_10", 0 0, L_0x1bfca30;  1 drivers
v0x1bf9830_0 .net *"_ivl_12", 0 0, L_0x1bfcae0;  1 drivers
v0x1bf9920_0 .net *"_ivl_14", 0 0, L_0x1bfcba0;  1 drivers
v0x1bf9a00_0 .net *"_ivl_16", 0 0, L_0x1bfcc60;  1 drivers
v0x1bf9b30_0 .net *"_ivl_18", 0 0, L_0x1bfcd70;  1 drivers
v0x1bf9c10_0 .net *"_ivl_2", 0 0, L_0x1bfc780;  1 drivers
v0x1bf9cf0_0 .net *"_ivl_20", 0 0, L_0x1bfce90;  1 drivers
v0x1bf9dd0_0 .net *"_ivl_22", 0 0, L_0x1bfcf50;  1 drivers
v0x1bf9eb0_0 .net *"_ivl_24", 0 0, L_0x1bfd030;  1 drivers
v0x1bf9f90_0 .net *"_ivl_26", 0 0, L_0x1bfd0f0;  1 drivers
v0x1bfa070_0 .net *"_ivl_28", 0 0, L_0x1bfcfc0;  1 drivers
v0x1bfa150_0 .net *"_ivl_30", 0 0, L_0x1bfd2d0;  1 drivers
v0x1bfa230_0 .net *"_ivl_32", 0 0, L_0x1bfd4e0;  1 drivers
v0x1bfa310_0 .net *"_ivl_34", 0 0, L_0x1bfd6b0;  1 drivers
v0x1bfa3f0_0 .net *"_ivl_36", 0 0, L_0x1bfd920;  1 drivers
v0x1bfa4d0_0 .net *"_ivl_38", 0 0, L_0x1bfd990;  1 drivers
v0x1bfa5b0_0 .net *"_ivl_4", 0 0, L_0x1bfc810;  1 drivers
v0x1bfa690_0 .net *"_ivl_40", 0 0, L_0x1bfdb50;  1 drivers
v0x1bfa770_0 .net *"_ivl_42", 0 0, L_0x1bfdc60;  1 drivers
v0x1bfa850_0 .net *"_ivl_44", 0 0, L_0x1bfdd90;  1 drivers
v0x1bfa930_0 .net *"_ivl_46", 0 0, L_0x1bfdf60;  1 drivers
v0x1bfaa10_0 .net *"_ivl_48", 0 0, L_0x1bfe140;  1 drivers
v0x1bfaaf0_0 .net *"_ivl_50", 0 0, L_0x1bfe1b0;  1 drivers
v0x1bfabd0_0 .net *"_ivl_52", 0 0, L_0x1bfe300;  1 drivers
v0x1bfacb0_0 .net *"_ivl_6", 0 0, L_0x1bfc880;  1 drivers
v0x1bfad90_0 .net *"_ivl_8", 0 0, L_0x1bfc970;  1 drivers
v0x1bfae70_0 .net "a", 0 0, v0x1bf8e10_0;  alias, 1 drivers
v0x1bfaf10_0 .net "b", 0 0, v0x1bf8eb0_0;  alias, 1 drivers
v0x1bfb000_0 .net "c", 0 0, v0x1bf8f50_0;  alias, 1 drivers
v0x1bfb0f0_0 .net "d", 0 0, v0x1bf9090_0;  alias, 1 drivers
v0x1bfb1e0_0 .net "q", 0 0, L_0x1bfe410;  alias, 1 drivers
S_0x1bfb340 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1bcc750;
 .timescale -12 -12;
E_0x1bc7270 .event anyedge, v0x1bfbff0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bfbff0_0;
    %nor/r;
    %assign/vec4 v0x1bfbff0_0, 0;
    %wait E_0x1bc7270;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bf85c0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf9090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf8f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf8eb0_0, 0;
    %assign/vec4 v0x1bf8e10_0, 0;
    %wait E_0x1bb19f0;
    %wait E_0x1bc7720;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf9090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf8f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf8eb0_0, 0;
    %assign/vec4 v0x1bf8e10_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bc74d0;
    %load/vec4 v0x1bf8e10_0;
    %load/vec4 v0x1bf8eb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1bf8f50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1bf9090_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf9090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf8f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf8eb0_0, 0;
    %assign/vec4 v0x1bf8e10_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1bf8c10;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bc74d0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf9090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf8f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf8eb0_0, 0;
    %assign/vec4 v0x1bf8e10_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1bcc750;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfbcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfbff0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1bcc750;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bfbcd0_0;
    %inv;
    %store/vec4 v0x1bfbcd0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1bcc750;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bf8ff0_0, v0x1bfc150_0, v0x1bfbaf0_0, v0x1bfbb90_0, v0x1bfbc30_0, v0x1bfbd70_0, v0x1bfbeb0_0, v0x1bfbe10_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1bcc750;
T_7 ;
    %load/vec4 v0x1bfbf50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1bfbf50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bfbf50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1bfbf50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bfbf50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bfbf50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bfbf50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1bcc750;
T_8 ;
    %wait E_0x1bc74d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bfbf50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfbf50_0, 4, 32;
    %load/vec4 v0x1bfc090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1bfbf50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfbf50_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bfbf50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfbf50_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1bfbeb0_0;
    %load/vec4 v0x1bfbeb0_0;
    %load/vec4 v0x1bfbe10_0;
    %xor;
    %load/vec4 v0x1bfbeb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1bfbf50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfbf50_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1bfbf50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfbf50_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/circuit3/iter5/response4/top_module.sv";
