

================================================================
== Vitis HLS Report for 'server_512_s'
================================================================
* Date:           Sat Mar 18 14:42:53 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        scatter_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.507 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.50>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %usePort, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.16ns)   --->   "%usePort_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %usePort"   --->   Operation 5 'read' 'usePort_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %regBasePort, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.16ns)   --->   "%regBasePort_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %regBasePort"   --->   Operation 7 'read' 'regBasePort_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %runExperiment, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.16ns)   --->   "%runExperiment_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %runExperiment" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:384]   --->   Operation 9 'read' 'runExperiment_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %s_axis_rx_metadata, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m_axis_read_package, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i88 %s_axis_notifications, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %s_axis_listen_port_status, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %m_axis_listen_port, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln384 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:384]   --->   Operation 19 'specpipeline' 'specpipeline_ln384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specreset_ln396 = specreset void @_ssdm_op_SpecReset, i2 %listenState, i64 1, void @empty_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:396]   --->   Operation 20 'specreset' 'specreset_ln396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%listenState_load = load i2 %listenState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:403]   --->   Operation 21 'load' 'listenState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%currentPort_V_load = load i16 %currentPort_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 22 'load' 'currentPort_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%openedPort_V_load = load i16 %openedPort_V"   --->   Operation 23 'load' 'openedPort_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.65ns)   --->   "%switch_ln403 = switch i2 %listenState_load, void %._crit_edge2.i, i2 0, void, i2 1, void, i2 2, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:403]   --->   Operation 24 'switch' 'switch_ln403' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i8P128A, i8 %s_axis_listen_port_status, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 25 'nbreadreq' 'tmp_i' <Predicate = (listenState_load == 2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 26 [1/1] (0.41ns)   --->   "%br_ln422 = br i1 %tmp_i, void %._crit_edge2.i, void %_ifconv" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:422]   --->   Operation 26 'br' 'br_ln422' <Predicate = (listenState_load == 2)> <Delay = 0.41>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%s_axis_listen_port_status_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %s_axis_listen_port_status" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 27 'read' 's_axis_listen_port_status_read' <Predicate = (listenState_load == 2 & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = trunc i8 %s_axis_listen_port_status_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 28 'trunc' 'tmp' <Predicate = (listenState_load == 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%add_ln885 = add i16 %currentPort_V_load, i16 1"   --->   Operation 29 'add' 'add_ln885' <Predicate = (listenState_load == 2 & tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln885_1 = add i16 %openedPort_V_load, i16 1"   --->   Operation 30 'add' 'add_ln885_1' <Predicate = (listenState_load == 2 & tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.67ns)   --->   "%icmp_ln1064 = icmp_eq  i16 %add_ln885_1, i16 %usePort_read"   --->   Operation 31 'icmp' 'icmp_ln1064' <Predicate = (listenState_load == 2 & tmp_i)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.24ns)   --->   "%select_ln435 = select i1 %icmp_ln1064, i16 0, i16 %add_ln885" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:435]   --->   Operation 32 'select' 'select_ln435' <Predicate = (listenState_load == 2 & tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.24ns)   --->   "%select_ln435_1 = select i1 %icmp_ln1064, i16 0, i16 %add_ln885_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:435]   --->   Operation 33 'select' 'select_ln435_1' <Predicate = (listenState_load == 2 & tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln144)   --->   "%and_ln144 = and i1 %tmp, i1 %icmp_ln1064" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 34 'and' 'and_ln144' <Predicate = (listenState_load == 2 & tmp_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln144 = xor i1 %and_ln144, i1 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 35 'xor' 'xor_ln144' <Predicate = (listenState_load == 2 & tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln427 = zext i1 %xor_ln144" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:427]   --->   Operation 36 'zext' 'zext_ln427' <Predicate = (listenState_load == 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.41ns)   --->   "%store_ln427 = store i2 %zext_ln427, i2 %listenState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:427]   --->   Operation 37 'store' 'store_ln427' <Predicate = (listenState_load == 2 & tmp_i)> <Delay = 0.41>
ST_1 : Operation 38 [1/1] (0.41ns)   --->   "%br_ln444 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:444]   --->   Operation 38 'br' 'br_ln444' <Predicate = (listenState_load == 2 & tmp_i)> <Delay = 0.41>
ST_1 : Operation 39 [1/1] (0.41ns)   --->   "%store_ln418 = store i2 2, i2 %listenState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:418]   --->   Operation 39 'store' 'store_ln418' <Predicate = (listenState_load == 1)> <Delay = 0.41>
ST_1 : Operation 40 [1/1] (0.41ns)   --->   "%br_ln420 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:420]   --->   Operation 40 'br' 'br_ln420' <Predicate = (listenState_load == 1)> <Delay = 0.41>
ST_1 : Operation 41 [1/1] (0.41ns)   --->   "%br_ln408 = br i1 %runExperiment_read, void %._crit_edge2.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:408]   --->   Operation 41 'br' 'br_ln408' <Predicate = (listenState_load == 0)> <Delay = 0.41>
ST_1 : Operation 42 [1/1] (0.41ns)   --->   "%store_ln411 = store i2 1, i2 %listenState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:411]   --->   Operation 42 'store' 'store_ln411' <Predicate = (listenState_load == 0 & runExperiment_read)> <Delay = 0.41>
ST_1 : Operation 43 [1/1] (0.41ns)   --->   "%br_ln412 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:412]   --->   Operation 43 'br' 'br_ln412' <Predicate = (listenState_load == 0 & runExperiment_read)> <Delay = 0.41>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%currentPort_V_flag_4_i = phi i1 0, void %entry, i1 0, void, i1 1, void, i1 1, void, i1 %tmp, void %_ifconv, i1 0, void"   --->   Operation 44 'phi' 'currentPort_V_flag_4_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%currentPort_V_new_4_i = phi i16 0, void %entry, i16 0, void, i16 %regBasePort_read, void, i16 0, void, i16 %select_ln435, void %_ifconv, i16 0, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:435]   --->   Operation 45 'phi' 'currentPort_V_new_4_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%openedPort_V_new_3_i = phi i16 0, void %entry, i16 0, void, i16 0, void, i16 0, void, i16 %select_ln435_1, void %_ifconv, i16 0, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:435]   --->   Operation 46 'phi' 'openedPort_V_new_3_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_7_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i88P128A, i88 %s_axis_notifications, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 47 'nbreadreq' 'tmp_7_i' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %currentPort_V_flag_4_i, void %._crit_edge2.new.i, void %mergeST1.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 48 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln407 = store i16 %openedPort_V_new_3_i, i16 %openedPort_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:407]   --->   Operation 49 'store' 'store_ln407' <Predicate = (currentPort_V_flag_4_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln406 = store i16 %currentPort_V_new_4_i, i16 %currentPort_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:406]   --->   Operation 50 'store' 'store_ln406' <Predicate = (currentPort_V_flag_4_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge2.new.i"   --->   Operation 51 'br' 'br_ln0' <Predicate = (currentPort_V_flag_4_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln448 = br i1 %tmp_7_i, void %._crit_edge5.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:448]   --->   Operation 52 'br' 'br_ln448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%s_axis_notifications_read = read i88 @_ssdm_op_Read.axis.volatile.i88P128A, i88 %s_axis_notifications" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 53 'read' 's_axis_notifications_read' <Predicate = (tmp_7_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_length_V = partselect i16 @_ssdm_op_PartSelect.i16.i88.i32.i32, i88 %s_axis_notifications_read, i32 16, i32 31" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 54 'partselect' 'tmp_length_V' <Predicate = (tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.67ns)   --->   "%icmp_ln1068 = icmp_eq  i16 %tmp_length_V, i16 0"   --->   Operation 55 'icmp' 'icmp_ln1068' <Predicate = (tmp_7_i)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln452 = br i1 %icmp_ln1068, void, void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:452]   --->   Operation 56 'br' 'br_ln452' <Predicate = (tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i88 %s_axis_notifications_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 57 'trunc' 'trunc_ln173' <Predicate = (tmp_7_i & !icmp_ln1068)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln456 = br void %._crit_edge5.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:456]   --->   Operation 58 'br' 'br_ln456' <Predicate = (tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%serverFsmState_load = load i1 %serverFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:458]   --->   Operation 59 'load' 'serverFsmState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln458 = br i1 %serverFsmState_load, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:458]   --->   Operation 60 'br' 'br_ln458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_9_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i16P128A, i16 %s_axis_rx_metadata, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 61 'nbreadreq' 'tmp_9_i' <Predicate = (!serverFsmState_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln461 = br i1 %tmp_9_i, void %._crit_edge8.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:461]   --->   Operation 62 'br' 'br_ln461' <Predicate = (!serverFsmState_load)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rxDataBuffer, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 63 'nbreadreq' 'tmp_1_i' <Predicate = (!serverFsmState_load & tmp_9_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 512> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln461 = br i1 %tmp_1_i, void %._crit_edge8.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:461]   --->   Operation 64 'br' 'br_ln461' <Predicate = (!serverFsmState_load & tmp_9_i)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_0 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %s_axis_rx_metadata" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 65 'read' 'p_0' <Predicate = (!serverFsmState_load & tmp_9_i & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 66 [1/1] (1.16ns)   --->   "%rxDataBuffer_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rxDataBuffer" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 66 'read' 'rxDataBuffer_read_1' <Predicate = (!serverFsmState_load & tmp_9_i & tmp_1_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 512> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rxDataBuffer_read_1, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 67 'bitselect' 'tmp_last_V' <Predicate = (!serverFsmState_load & tmp_9_i & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln465 = br i1 %tmp_last_V, void, void %._crit_edge10.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:465]   --->   Operation 68 'br' 'br_ln465' <Predicate = (!serverFsmState_load & tmp_9_i & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln467 = store i1 1, i1 %serverFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:467]   --->   Operation 69 'store' 'store_ln467' <Predicate = (!serverFsmState_load & tmp_9_i & tmp_1_i & !tmp_last_V)> <Delay = 0.38>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln468 = br void %._crit_edge10.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:468]   --->   Operation 70 'br' 'br_ln468' <Predicate = (!serverFsmState_load & tmp_9_i & tmp_1_i & !tmp_last_V)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln469 = br void %._crit_edge8.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:469]   --->   Operation 71 'br' 'br_ln469' <Predicate = (!serverFsmState_load & tmp_9_i & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln470 = br void %server<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:470]   --->   Operation 72 'br' 'br_ln470' <Predicate = (!serverFsmState_load)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_i_23 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rxDataBuffer, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 73 'nbreadreq' 'tmp_i_23' <Predicate = (serverFsmState_load)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 512> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln472 = br i1 %tmp_i_23, void %._crit_edge11.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:472]   --->   Operation 74 'br' 'br_ln472' <Predicate = (serverFsmState_load)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.16ns)   --->   "%rxDataBuffer_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rxDataBuffer" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 75 'read' 'rxDataBuffer_read' <Predicate = (serverFsmState_load & tmp_i_23)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 512> <FIFO>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rxDataBuffer_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 76 'bitselect' 'tmp_last_V_1' <Predicate = (serverFsmState_load & tmp_i_23)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln475 = br i1 %tmp_last_V_1, void %._crit_edge12.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:475]   --->   Operation 77 'br' 'br_ln475' <Predicate = (serverFsmState_load & tmp_i_23)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.38ns)   --->   "%store_ln477 = store i1 0, i1 %serverFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:477]   --->   Operation 78 'store' 'store_ln477' <Predicate = (serverFsmState_load & tmp_i_23 & tmp_last_V_1)> <Delay = 0.38>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln478 = br void %._crit_edge12.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:478]   --->   Operation 79 'br' 'br_ln478' <Predicate = (serverFsmState_load & tmp_i_23 & tmp_last_V_1)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln479 = br void %._crit_edge11.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:479]   --->   Operation 80 'br' 'br_ln479' <Predicate = (serverFsmState_load & tmp_i_23)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln480 = br void %server<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:480]   --->   Operation 81 'br' 'br_ln480' <Predicate = (serverFsmState_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %m_axis_listen_port, i16 %currentPort_V_load" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 82 'write' 'write_ln173' <Predicate = (listenState_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 83 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %m_axis_read_package, i32 %trunc_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 83 'write' 'write_ln173' <Predicate = (tmp_7_i & !icmp_ln1068)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 84 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %m_axis_listen_port, i16 %currentPort_V_load" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 84 'write' 'write_ln173' <Predicate = (listenState_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 85 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %m_axis_read_package, i32 %trunc_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 85 'write' 'write_ln173' <Predicate = (tmp_7_i & !icmp_ln1068)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln455 = br void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:455]   --->   Operation 86 'br' 'br_ln455' <Predicate = (tmp_7_i & !icmp_ln1068)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_axis_listen_port]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_listen_port_status]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_notifications]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_read_package]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_rx_metadata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ runExperiment]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ usePort]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ regBasePort]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ listenState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ currentPort_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ openedPort_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ serverFsmState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rxDataBuffer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0              (specinterface) [ 0000]
usePort_read                   (read         ) [ 0000]
specinterface_ln0              (specinterface) [ 0000]
regBasePort_read               (read         ) [ 0000]
specinterface_ln0              (specinterface) [ 0000]
runExperiment_read             (read         ) [ 0100]
specinterface_ln0              (specinterface) [ 0000]
specinterface_ln0              (specinterface) [ 0000]
specinterface_ln0              (specinterface) [ 0000]
specinterface_ln0              (specinterface) [ 0000]
specinterface_ln0              (specinterface) [ 0000]
specinterface_ln0              (specinterface) [ 0000]
specinterface_ln0              (specinterface) [ 0000]
specinterface_ln0              (specinterface) [ 0000]
specinterface_ln0              (specinterface) [ 0000]
specpipeline_ln384             (specpipeline ) [ 0000]
specreset_ln396                (specreset    ) [ 0000]
listenState_load               (load         ) [ 0111]
currentPort_V_load             (load         ) [ 0111]
openedPort_V_load              (load         ) [ 0000]
switch_ln403                   (switch       ) [ 0000]
tmp_i                          (nbreadreq    ) [ 0100]
br_ln422                       (br           ) [ 0000]
s_axis_listen_port_status_read (read         ) [ 0000]
tmp                            (trunc        ) [ 0000]
add_ln885                      (add          ) [ 0000]
add_ln885_1                    (add          ) [ 0000]
icmp_ln1064                    (icmp         ) [ 0000]
select_ln435                   (select       ) [ 0000]
select_ln435_1                 (select       ) [ 0000]
and_ln144                      (and          ) [ 0000]
xor_ln144                      (xor          ) [ 0000]
zext_ln427                     (zext         ) [ 0000]
store_ln427                    (store        ) [ 0000]
br_ln444                       (br           ) [ 0000]
store_ln418                    (store        ) [ 0000]
br_ln420                       (br           ) [ 0000]
br_ln408                       (br           ) [ 0000]
store_ln411                    (store        ) [ 0000]
br_ln412                       (br           ) [ 0000]
currentPort_V_flag_4_i         (phi          ) [ 0100]
currentPort_V_new_4_i          (phi          ) [ 0000]
openedPort_V_new_3_i           (phi          ) [ 0000]
tmp_7_i                        (nbreadreq    ) [ 0111]
br_ln144                       (br           ) [ 0000]
store_ln407                    (store        ) [ 0000]
store_ln406                    (store        ) [ 0000]
br_ln0                         (br           ) [ 0000]
br_ln448                       (br           ) [ 0000]
s_axis_notifications_read      (read         ) [ 0000]
tmp_length_V                   (partselect   ) [ 0000]
icmp_ln1068                    (icmp         ) [ 0111]
br_ln452                       (br           ) [ 0000]
trunc_ln173                    (trunc        ) [ 0111]
br_ln456                       (br           ) [ 0000]
serverFsmState_load            (load         ) [ 0100]
br_ln458                       (br           ) [ 0000]
tmp_9_i                        (nbreadreq    ) [ 0100]
br_ln461                       (br           ) [ 0000]
tmp_1_i                        (nbreadreq    ) [ 0100]
br_ln461                       (br           ) [ 0000]
p_0                            (read         ) [ 0000]
rxDataBuffer_read_1            (read         ) [ 0000]
tmp_last_V                     (bitselect    ) [ 0100]
br_ln465                       (br           ) [ 0000]
store_ln467                    (store        ) [ 0000]
br_ln468                       (br           ) [ 0000]
br_ln469                       (br           ) [ 0000]
br_ln470                       (br           ) [ 0000]
tmp_i_23                       (nbreadreq    ) [ 0100]
br_ln472                       (br           ) [ 0000]
rxDataBuffer_read              (read         ) [ 0000]
tmp_last_V_1                   (bitselect    ) [ 0100]
br_ln475                       (br           ) [ 0000]
store_ln477                    (store        ) [ 0000]
br_ln478                       (br           ) [ 0000]
br_ln479                       (br           ) [ 0000]
br_ln480                       (br           ) [ 0000]
write_ln173                    (write        ) [ 0000]
write_ln173                    (write        ) [ 0000]
br_ln455                       (br           ) [ 0000]
ret_ln0                        (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_axis_listen_port">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_listen_port"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_listen_port_status">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_listen_port_status"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_notifications">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_notifications"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_read_package">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_read_package"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_rx_metadata">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_rx_metadata"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="runExperiment">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runExperiment"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="usePort">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="usePort"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="regBasePort">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regBasePort"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="listenState">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="listenState"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="currentPort_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentPort_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="openedPort_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="openedPort_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="serverFsmState">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="serverFsmState"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="rxDataBuffer">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxDataBuffer"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i88P128A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i88P128A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i88.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="usePort_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="usePort_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="regBasePort_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regBasePort_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="runExperiment_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="runExperiment_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_i_nbreadreq_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="s_axis_listen_port_status_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_listen_port_status_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_7_i_nbreadreq_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="88" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_7_i/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="s_axis_notifications_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="88" slack="0"/>
<pin id="146" dir="0" index="1" bw="88" slack="0"/>
<pin id="147" dir="1" index="2" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_notifications_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_9_i_nbreadreq_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_9_i/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_nbreadreq_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1024" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1_i/1 tmp_i_23/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_0_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1024" slack="0"/>
<pin id="174" dir="0" index="1" bw="1024" slack="0"/>
<pin id="175" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxDataBuffer_read_1/1 rxDataBuffer_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="0" index="2" bw="16" slack="1"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_write_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="32" slack="1"/>
<pin id="189" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="currentPort_V_flag_4_i_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="194" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="currentPort_V_flag_4_i (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="currentPort_V_flag_4_i_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="4" bw="1" slack="0"/>
<pin id="201" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="6" bw="1" slack="0"/>
<pin id="203" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="8" bw="1" slack="0"/>
<pin id="205" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="10" bw="1" slack="0"/>
<pin id="207" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="12" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="currentPort_V_flag_4_i/1 "/>
</bind>
</comp>

<comp id="214" class="1005" name="currentPort_V_new_4_i_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="216" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="currentPort_V_new_4_i (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="currentPort_V_new_4_i_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="4" bw="16" slack="0"/>
<pin id="223" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="6" bw="1" slack="0"/>
<pin id="225" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="8" bw="16" slack="0"/>
<pin id="227" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="10" bw="1" slack="0"/>
<pin id="229" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="12" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="currentPort_V_new_4_i/1 "/>
</bind>
</comp>

<comp id="236" class="1005" name="openedPort_V_new_3_i_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="238" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="openedPort_V_new_3_i (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="openedPort_V_new_3_i_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="4" bw="1" slack="0"/>
<pin id="245" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="6" bw="1" slack="0"/>
<pin id="247" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="8" bw="16" slack="0"/>
<pin id="249" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="10" bw="1" slack="0"/>
<pin id="251" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="12" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="openedPort_V_new_3_i/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1024" slack="0"/>
<pin id="261" dir="0" index="2" bw="11" slack="0"/>
<pin id="262" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/1 tmp_last_V_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="listenState_load_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="listenState_load/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="currentPort_V_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="currentPort_V_load/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="openedPort_V_load_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="openedPort_V_load/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln885_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln885_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885_1/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln1064_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="0"/>
<pin id="297" dir="0" index="1" bw="16" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="select_ln435_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="16" slack="0"/>
<pin id="305" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln435/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln435_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="16" slack="0"/>
<pin id="314" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln435_1/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="and_ln144_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln144/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="xor_ln144_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln144/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln427_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln427/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln427_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="2" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln427/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln418_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="2" slack="0"/>
<pin id="343" dir="0" index="1" bw="2" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln418/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln411_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="2" slack="0"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln411/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln407_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="0"/>
<pin id="355" dir="0" index="1" bw="16" slack="0"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln407/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln406_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="0" index="1" bw="16" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln406/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_length_V_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="0" index="1" bw="88" slack="0"/>
<pin id="368" dir="0" index="2" bw="6" slack="0"/>
<pin id="369" dir="0" index="3" bw="6" slack="0"/>
<pin id="370" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_length_V/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln1068_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1068/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="trunc_ln173_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="88" slack="0"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln173/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="serverFsmState_load_load_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="serverFsmState_load/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln467_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln467/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="store_ln477_store_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln477/1 "/>
</bind>
</comp>

<comp id="404" class="1005" name="listenState_load_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="1"/>
<pin id="406" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="listenState_load "/>
</bind>
</comp>

<comp id="408" class="1005" name="currentPort_V_load_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="1"/>
<pin id="410" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="currentPort_V_load "/>
</bind>
</comp>

<comp id="416" class="1005" name="tmp_7_i_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7_i "/>
</bind>
</comp>

<comp id="420" class="1005" name="icmp_ln1068_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1068 "/>
</bind>
</comp>

<comp id="424" class="1005" name="trunc_ln173_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln173 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="108"><net_src comp="40" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="40" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="42" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="66" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="50" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="134"><net_src comp="68" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="80" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="50" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="82" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="88" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="8" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="50" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="163"><net_src comp="90" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="50" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="92" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="94" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="100" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="102" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="209"><net_src comp="76" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="210"><net_src comp="76" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="211"><net_src comp="74" pin="0"/><net_sink comp="195" pin=4"/></net>

<net id="212"><net_src comp="74" pin="0"/><net_sink comp="195" pin=6"/></net>

<net id="213"><net_src comp="76" pin="0"/><net_sink comp="195" pin=10"/></net>

<net id="231"><net_src comp="78" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="232"><net_src comp="78" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="233"><net_src comp="110" pin="2"/><net_sink comp="217" pin=4"/></net>

<net id="234"><net_src comp="72" pin="0"/><net_sink comp="217" pin=6"/></net>

<net id="235"><net_src comp="78" pin="0"/><net_sink comp="217" pin=10"/></net>

<net id="253"><net_src comp="78" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="254"><net_src comp="78" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="255"><net_src comp="72" pin="0"/><net_sink comp="239" pin=4"/></net>

<net id="256"><net_src comp="72" pin="0"/><net_sink comp="239" pin=6"/></net>

<net id="257"><net_src comp="78" pin="0"/><net_sink comp="239" pin=10"/></net>

<net id="263"><net_src comp="96" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="172" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="98" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="16" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="18" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="20" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="130" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="195" pin=8"/></net>

<net id="287"><net_src comp="270" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="70" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="274" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="70" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="104" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="72" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="283" pin="2"/><net_sink comp="301" pin=2"/></net>

<net id="309"><net_src comp="301" pin="3"/><net_sink comp="217" pin=8"/></net>

<net id="315"><net_src comp="295" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="72" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="289" pin="2"/><net_sink comp="310" pin=2"/></net>

<net id="318"><net_src comp="310" pin="3"/><net_sink comp="239" pin=8"/></net>

<net id="323"><net_src comp="278" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="295" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="74" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="16" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="64" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="16" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="62" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="16" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="239" pin="12"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="20" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="217" pin="12"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="18" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="371"><net_src comp="84" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="144" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="36" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="86" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="379"><net_src comp="365" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="72" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="144" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="22" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="74" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="22" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="76" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="22" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="407"><net_src comp="266" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="270" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="419"><net_src comp="136" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="375" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="381" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="185" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_listen_port | {3 }
	Port: m_axis_read_package | {3 }
	Port: listenState | {1 }
	Port: currentPort_V | {1 }
	Port: openedPort_V | {1 }
	Port: serverFsmState | {1 }
 - Input state : 
	Port: server<512> : s_axis_listen_port_status | {1 }
	Port: server<512> : s_axis_notifications | {1 }
	Port: server<512> : s_axis_rx_metadata | {1 }
	Port: server<512> : runExperiment | {1 }
	Port: server<512> : usePort | {1 }
	Port: server<512> : regBasePort | {1 }
	Port: server<512> : listenState | {1 }
	Port: server<512> : currentPort_V | {1 }
	Port: server<512> : openedPort_V | {1 }
	Port: server<512> : serverFsmState | {1 }
	Port: server<512> : rxDataBuffer | {1 }
  - Chain level:
	State 1
		switch_ln403 : 1
		add_ln885 : 1
		add_ln885_1 : 1
		icmp_ln1064 : 2
		select_ln435 : 3
		select_ln435_1 : 3
		and_ln144 : 3
		xor_ln144 : 3
		zext_ln427 : 3
		store_ln427 : 4
		currentPort_V_flag_4_i : 1
		currentPort_V_new_4_i : 4
		openedPort_V_new_3_i : 4
		br_ln144 : 2
		store_ln407 : 5
		store_ln406 : 5
		icmp_ln1068 : 1
		br_ln452 : 2
		br_ln458 : 1
		br_ln465 : 1
		br_ln475 : 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|
| Operation|               Functional Unit              |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|
|    add   |              add_ln885_fu_283              |    0    |    23   |
|          |             add_ln885_1_fu_289             |    0    |    23   |
|----------|--------------------------------------------|---------|---------|
|  select  |             select_ln435_fu_301            |    0    |    16   |
|          |            select_ln435_1_fu_310           |    0    |    16   |
|----------|--------------------------------------------|---------|---------|
|   icmp   |             icmp_ln1064_fu_295             |    0    |    13   |
|          |             icmp_ln1068_fu_375             |    0    |    13   |
|----------|--------------------------------------------|---------|---------|
|    and   |              and_ln144_fu_319              |    0    |    2    |
|----------|--------------------------------------------|---------|---------|
|    xor   |              xor_ln144_fu_325              |    0    |    2    |
|----------|--------------------------------------------|---------|---------|
|          |          usePort_read_read_fu_104          |    0    |    0    |
|          |        regBasePort_read_read_fu_110        |    0    |    0    |
|          |       runExperiment_read_read_fu_116       |    0    |    0    |
|   read   | s_axis_listen_port_status_read_read_fu_130 |    0    |    0    |
|          |    s_axis_notifications_read_read_fu_144   |    0    |    0    |
|          |               p_0_read_fu_166              |    0    |    0    |
|          |               grp_read_fu_172              |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |           tmp_i_nbreadreq_fu_122           |    0    |    0    |
| nbreadreq|          tmp_7_i_nbreadreq_fu_136          |    0    |    0    |
|          |          tmp_9_i_nbreadreq_fu_150          |    0    |    0    |
|          |            grp_nbreadreq_fu_158            |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   write  |              grp_write_fu_178              |    0    |    0    |
|          |              grp_write_fu_185              |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
| bitselect|                 grp_fu_258                 |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   trunc  |                 tmp_fu_278                 |    0    |    0    |
|          |             trunc_ln173_fu_381             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   zext   |              zext_ln427_fu_331             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|partselect|             tmp_length_V_fu_365            |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   Total  |                                            |    0    |   108   |
|----------|--------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|currentPort_V_flag_4_i_reg_192|    1   |
|  currentPort_V_load_reg_408  |   16   |
| currentPort_V_new_4_i_reg_214|   16   |
|      icmp_ln1068_reg_420     |    1   |
|   listenState_load_reg_404   |    2   |
| openedPort_V_new_3_i_reg_236 |   16   |
|        tmp_7_i_reg_416       |    1   |
|      trunc_ln173_reg_424     |   32   |
+------------------------------+--------+
|             Total            |   85   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   108  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   85   |    -   |
+-----------+--------+--------+
|   Total   |   85   |   108  |
+-----------+--------+--------+
