// Seed: 1374624224
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  ;
  integer [-1 : 1  ==  1] module_0 = id_3;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input wor id_2,
    input wand id_3,
    input wand id_4,
    input supply0 id_5,
    output tri1 id_6
);
  wire id_8;
  wor  id_9 = id_2 == id_1;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9
  );
endmodule
