// Seed: 603399933
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1
);
  assign id_2 = "" ? 1'b0 : 1'b0 ? id_0 : 1;
endmodule
