module testbench;

reg clk, rstM;


top booth(clk,rstM,fullq2,fullq1,emptyq2,emptyq1);

initial begin
clk = 0;
rstM = 0;
#5
rstM = 1;

end

always #5 clk = !clk;


endmodule