#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14feaf990 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14feaf410 .scope module, "tb_residual_block" "tb_residual_block" 3 15;
 .timescale -9 -12;
P_0x150010c00 .param/l "CLK" 0 3 17, +C4<00000000000000000000000000001010>;
P_0x150010c40 .param/l "FEATURES" 0 3 20, +C4<00000000000000000000000000000100>;
P_0x150010c80 .param/l "N" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x150010cc0 .param/l "OP_HALT" 1 3 75, C4<11111111>;
P_0x150010d00 .param/l "OP_SYNC" 1 3 74, C4<00000100>;
P_0x150010d40 .param/l "OP_TENSOR" 1 3 72, C4<00000001>;
P_0x150010d80 .param/l "OP_VECTOR" 1 3 73, C4<00000010>;
P_0x150010dc0 .param/l "SRAM_B" 1 3 87, C4<00000000000000110000>;
P_0x150010e00 .param/l "SRAM_FX" 1 3 89, C4<00000000000001000000>;
P_0x150010e40 .param/l "SRAM_W" 1 3 86, C4<00000000000000010000>;
P_0x150010e80 .param/l "SRAM_WIDTH" 0 3 18, +C4<00000000000000000000000100000000>;
P_0x150010ec0 .param/l "SRAM_X" 1 3 85, C4<00000000000000000000>;
P_0x150010f00 .param/l "SRAM_Y" 1 3 90, C4<00000000000001010000>;
P_0x150010f40 .param/l "SRAM_Z" 1 3 88, C4<00000000000000100000>;
P_0x150010f80 .param/l "SYNC_MXU" 1 3 80, C4<00000001>;
P_0x150010fc0 .param/l "SYNC_VPU" 1 3 81, C4<00000010>;
P_0x150011000 .param/l "VOP_ADD" 1 3 76, C4<00000001>;
P_0x150011040 .param/l "VOP_LOAD" 1 3 78, C4<00110000>;
P_0x150011080 .param/l "VOP_RELU" 1 3 77, C4<00010000>;
P_0x1500110c0 .param/l "VOP_STORE" 1 3 79, C4<00110001>;
L_0x14009aba8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111101111111111111110>, C4<0>, C4<0>, C4<0>;
v0x6000009b4d80_0 .net "W_row0", 255 0, L_0x14009aba8;  1 drivers
L_0x14009abf0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010111111110000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009b4e10_0 .net "W_row1", 255 0, L_0x14009abf0;  1 drivers
L_0x14009ac38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111110000000011111111>, C4<0>, C4<0>, C4<0>;
v0x6000009b4ea0_0 .net "W_row2", 255 0, L_0x14009ac38;  1 drivers
L_0x14009ac80 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000101111111011111111>, C4<0>, C4<0>, C4<0>;
v0x6000009b4f30_0 .net "W_row3", 255 0, L_0x14009ac80;  1 drivers
L_0x14009b190 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x6000009b4fc0_0 .net "X32_row0", 255 0, L_0x14009b190;  1 drivers
L_0x14009b1d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
v0x6000009b5050_0 .net "X32_row1", 255 0, L_0x14009b1d8;  1 drivers
L_0x14009b220 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111100000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009b50e0_0 .net "X32_row2", 255 0, L_0x14009b220;  1 drivers
L_0x14009b268 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000001111111111111111111111111111110100000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x6000009b5170_0 .net "X32_row3", 255 0, L_0x14009b268;  1 drivers
L_0x14009aa88 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111110100000010>, C4<0>, C4<0>, C4<0>;
v0x6000009b5200_0 .net "X_row0", 255 0, L_0x14009aa88;  1 drivers
L_0x14009aad0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011111111111111110>, C4<0>, C4<0>, C4<0>;
v0x6000009b5290_0 .net "X_row1", 255 0, L_0x14009aad0;  1 drivers
L_0x14009ab18 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111100000000>, C4<0>, C4<0>, C4<0>;
v0x6000009b5320_0 .net "X_row2", 255 0, L_0x14009ab18;  1 drivers
L_0x14009ab60 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000001111110100000011>, C4<0>, C4<0>, C4<0>;
v0x6000009b53b0_0 .net "X_row3", 255 0, L_0x14009ab60;  1 drivers
L_0x14009ad10 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x6000009b5440 .array "Y_expected", 15 0;
v0x6000009b5440_0 .net/s v0x6000009b5440 0, 31 0, L_0x14009ad10; 1 drivers
L_0x14009ad58 .functor BUFT 1, C4<11111111111111111111111111111101>, C4<0>, C4<0>, C4<0>;
v0x6000009b5440_1 .net/s v0x6000009b5440 1, 31 0, L_0x14009ad58; 1 drivers
L_0x14009ada0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x6000009b5440_2 .net/s v0x6000009b5440 2, 31 0, L_0x14009ada0; 1 drivers
L_0x14009ade8 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x6000009b5440_3 .net/s v0x6000009b5440 3, 31 0, L_0x14009ade8; 1 drivers
L_0x14009ae30 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x6000009b5440_4 .net/s v0x6000009b5440 4, 31 0, L_0x14009ae30; 1 drivers
L_0x14009ae78 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x6000009b5440_5 .net/s v0x6000009b5440 5, 31 0, L_0x14009ae78; 1 drivers
L_0x14009aec0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x6000009b5440_6 .net/s v0x6000009b5440 6, 31 0, L_0x14009aec0; 1 drivers
L_0x14009af08 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x6000009b5440_7 .net/s v0x6000009b5440 7, 31 0, L_0x14009af08; 1 drivers
L_0x14009af50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009b5440_8 .net/s v0x6000009b5440 8, 31 0, L_0x14009af50; 1 drivers
L_0x14009af98 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x6000009b5440_9 .net/s v0x6000009b5440 9, 31 0, L_0x14009af98; 1 drivers
L_0x14009afe0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x6000009b5440_10 .net/s v0x6000009b5440 10, 31 0, L_0x14009afe0; 1 drivers
L_0x14009b028 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x6000009b5440_11 .net/s v0x6000009b5440 11, 31 0, L_0x14009b028; 1 drivers
L_0x14009b070 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x6000009b5440_12 .net/s v0x6000009b5440 12, 31 0, L_0x14009b070; 1 drivers
L_0x14009b0b8 .functor BUFT 1, C4<11111111111111111111111111111101>, C4<0>, C4<0>, C4<0>;
v0x6000009b5440_13 .net/s v0x6000009b5440 13, 31 0, L_0x14009b0b8; 1 drivers
L_0x14009b100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009b5440_14 .net/s v0x6000009b5440 14, 31 0, L_0x14009b100; 1 drivers
L_0x14009b148 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x6000009b5440_15 .net/s v0x6000009b5440 15, 31 0, L_0x14009b148; 1 drivers
v0x6000009b54d0_0 .var/s "actual", 31 0;
v0x6000009b5560_0 .net "axi_araddr", 39 0, L_0x6000010e6370;  1 drivers
v0x6000009b55f0_0 .net "axi_arlen", 7 0, L_0x6000010e63e0;  1 drivers
v0x6000009b5680_0 .var "axi_arready", 0 0;
v0x6000009b5710_0 .net "axi_arvalid", 0 0, L_0x6000010e64c0;  1 drivers
v0x6000009b57a0_0 .net "axi_awaddr", 39 0, L_0x6000010e60d0;  1 drivers
v0x6000009b5830_0 .net "axi_awlen", 7 0, L_0x6000010e6140;  1 drivers
v0x6000009b58c0_0 .var "axi_awready", 0 0;
v0x6000009b5950_0 .net "axi_awvalid", 0 0, L_0x6000010e61b0;  1 drivers
L_0x14009a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000009b59e0_0 .net "axi_bready", 0 0, L_0x14009a968;  1 drivers
v0x6000009b5a70_0 .var "axi_bresp", 1 0;
v0x6000009b5b00_0 .var "axi_bvalid", 0 0;
v0x6000009b5b90_0 .var "axi_rdata", 255 0;
v0x6000009b5c20_0 .var "axi_rlast", 0 0;
v0x6000009b5cb0_0 .net "axi_rready", 0 0, L_0x6000010e6530;  1 drivers
v0x6000009b5d40_0 .var "axi_rvalid", 0 0;
v0x6000009b5dd0_0 .net "axi_wdata", 255 0, L_0x6000010e6220;  1 drivers
v0x6000009b5e60_0 .net "axi_wlast", 0 0, L_0x6000010e6290;  1 drivers
v0x6000009b5ef0_0 .var "axi_wready", 0 0;
v0x6000009b5f80_0 .net "axi_wvalid", 0 0, L_0x6000010e6300;  1 drivers
L_0x14009acc8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110011111111111111111111111111111101011111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x6000009b6010_0 .net "bias_word", 255 0, L_0x14009acc8;  1 drivers
v0x6000009b60a0_0 .var "clk", 0 0;
v0x6000009b6130_0 .var/i "errors", 31 0;
v0x6000009b61c0_0 .var/s "expected", 31 0;
v0x6000009b6250_0 .var "global_sync_in", 0 0;
v0x6000009b62e0_0 .var/i "i", 31 0;
v0x6000009b6370_0 .var/i "j", 31 0;
v0x6000009b6400_0 .var "noc_rx_addr", 19 0;
v0x6000009b6490_0 .var "noc_rx_data", 255 0;
v0x6000009b6520_0 .var "noc_rx_is_instr", 0 0;
v0x6000009b65b0_0 .net "noc_rx_ready", 0 0, L_0x600000af2e40;  1 drivers
v0x6000009b6640_0 .var "noc_rx_valid", 0 0;
L_0x14009a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009b66d0_0 .net "noc_tx_addr", 19 0, L_0x14009a9f8;  1 drivers
L_0x14009a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009b6760_0 .net "noc_tx_data", 255 0, L_0x14009a9b0;  1 drivers
v0x6000009b67f0_0 .var "noc_tx_ready", 0 0;
L_0x14009aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000009b6880_0 .net "noc_tx_valid", 0 0, L_0x14009aa40;  1 drivers
v0x6000009b6910_0 .var "rst_n", 0 0;
v0x6000009b69a0_0 .var "sync_grant", 0 0;
v0x6000009b6a30_0 .net "sync_request", 0 0, L_0x6000010ea290;  1 drivers
v0x6000009b6ac0_0 .net "tpc_busy", 0 0, L_0x6000010ea450;  1 drivers
v0x6000009b6b50_0 .net "tpc_done", 0 0, L_0x6000010ea300;  1 drivers
v0x6000009b6be0_0 .net "tpc_error", 0 0, L_0x6000010ea220;  1 drivers
v0x6000009b6c70_0 .var "tpc_start", 0 0;
v0x6000009b6d00_0 .var "tpc_start_pc", 19 0;
E_0x600002ea1100 .event negedge, v0x6000009de250_0;
S_0x14feaee90 .scope module, "dut" "tensor_processing_cluster" 3 55, 4 15 0, S_0x14feaf410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x150026c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x150026c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x150026c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x150026cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x150026d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x150026d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x150026d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x150026dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x150026e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x150026e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x150026e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x150026ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x150026f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x150026f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x150026f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x150026fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x150027000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x6000010eb1e0 .functor BUFZ 1, v0x6000009ba490_0, C4<0>, C4<0>, C4<0>;
L_0x6000010e59d0 .functor OR 1, L_0x600000af7ca0, L_0x600000af7e80, C4<0>, C4<0>;
L_0x6000010e5a40 .functor AND 1, L_0x6000010e5960, L_0x6000010e59d0, C4<1>, C4<1>;
L_0x6000010e5ab0 .functor BUFZ 1, v0x6000009bb4e0_0, C4<0>, C4<0>, C4<0>;
L_0x6000010e5b20 .functor BUFZ 1, v0x6000009bafd0_0, C4<0>, C4<0>, C4<0>;
L_0x6000010e66f0 .functor AND 1, v0x6000009b6640_0, L_0x600000af2e40, C4<1>, C4<1>;
L_0x6000010e6760 .functor AND 1, L_0x6000010e66f0, L_0x600000af2ee0, C4<1>, C4<1>;
v0x6000009b8480_0 .net *"_ivl_24", 19 0, L_0x600000af75c0;  1 drivers
L_0x14009a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000009b8510_0 .net *"_ivl_27", 3 0, L_0x14009a530;  1 drivers
v0x6000009b85a0_0 .net *"_ivl_28", 19 0, L_0x600000af7660;  1 drivers
L_0x14009a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009b8630_0 .net *"_ivl_31", 14 0, L_0x14009a578;  1 drivers
L_0x14009a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000009b86c0_0 .net/2u *"_ivl_34", 2 0, L_0x14009a5c0;  1 drivers
v0x6000009b8750_0 .net *"_ivl_38", 19 0, L_0x600000af7840;  1 drivers
L_0x14009a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000009b87e0_0 .net *"_ivl_41", 3 0, L_0x14009a608;  1 drivers
v0x6000009b8870_0 .net *"_ivl_42", 19 0, L_0x600000af78e0;  1 drivers
L_0x14009a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000009b8900_0 .net *"_ivl_45", 3 0, L_0x14009a650;  1 drivers
L_0x14009a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000009b8990_0 .net/2u *"_ivl_48", 2 0, L_0x14009a698;  1 drivers
v0x6000009b8a20_0 .net *"_ivl_52", 19 0, L_0x600000af7ac0;  1 drivers
L_0x14009a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000009b8ab0_0 .net *"_ivl_55", 3 0, L_0x14009a6e0;  1 drivers
v0x6000009b8b40_0 .net *"_ivl_56", 19 0, L_0x600000af7b60;  1 drivers
L_0x14009a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000009b8bd0_0 .net *"_ivl_59", 3 0, L_0x14009a728;  1 drivers
L_0x14009a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000009b8c60_0 .net *"_ivl_63", 127 0, L_0x14009a770;  1 drivers
v0x6000009b8cf0_0 .net *"_ivl_65", 127 0, L_0x600000af7d40;  1 drivers
L_0x14009a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000009b8d80_0 .net/2u *"_ivl_68", 2 0, L_0x14009a7b8;  1 drivers
v0x6000009b8e10_0 .net *"_ivl_70", 0 0, L_0x600000af7ca0;  1 drivers
L_0x14009a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000009b8ea0_0 .net/2u *"_ivl_72", 2 0, L_0x14009a800;  1 drivers
v0x6000009b8f30_0 .net *"_ivl_74", 0 0, L_0x600000af7e80;  1 drivers
v0x6000009b8fc0_0 .net *"_ivl_77", 0 0, L_0x6000010e59d0;  1 drivers
v0x6000009b9050_0 .net *"_ivl_87", 0 0, L_0x6000010e66f0;  1 drivers
v0x6000009b90e0_0 .net *"_ivl_89", 0 0, L_0x600000af2ee0;  1 drivers
v0x6000009b9170_0 .var "act_data_d", 31 0;
v0x6000009b9200_0 .var "act_valid_d", 0 0;
v0x6000009b9290_0 .var "act_valid_d2", 0 0;
v0x6000009b9320_0 .net "axi_araddr", 39 0, L_0x6000010e6370;  alias, 1 drivers
v0x6000009b93b0_0 .net "axi_arlen", 7 0, L_0x6000010e63e0;  alias, 1 drivers
v0x6000009b9440_0 .net "axi_arready", 0 0, v0x6000009b5680_0;  1 drivers
v0x6000009b94d0_0 .net "axi_arvalid", 0 0, L_0x6000010e64c0;  alias, 1 drivers
v0x6000009b9560_0 .net "axi_awaddr", 39 0, L_0x6000010e60d0;  alias, 1 drivers
v0x6000009b95f0_0 .net "axi_awlen", 7 0, L_0x6000010e6140;  alias, 1 drivers
v0x6000009b9680_0 .net "axi_awready", 0 0, v0x6000009b58c0_0;  1 drivers
v0x6000009b9710_0 .net "axi_awvalid", 0 0, L_0x6000010e61b0;  alias, 1 drivers
v0x6000009b97a0_0 .net "axi_bready", 0 0, L_0x14009a968;  alias, 1 drivers
v0x6000009b9830_0 .net "axi_bresp", 1 0, v0x6000009b5a70_0;  1 drivers
v0x6000009b98c0_0 .net "axi_bvalid", 0 0, v0x6000009b5b00_0;  1 drivers
v0x6000009b9950_0 .net "axi_rdata", 255 0, v0x6000009b5b90_0;  1 drivers
v0x6000009b99e0_0 .net "axi_rlast", 0 0, v0x6000009b5c20_0;  1 drivers
v0x6000009b9a70_0 .net "axi_rready", 0 0, L_0x6000010e6530;  alias, 1 drivers
v0x6000009b9b00_0 .net "axi_rvalid", 0 0, v0x6000009b5d40_0;  1 drivers
v0x6000009b9b90_0 .net "axi_wdata", 255 0, L_0x6000010e6220;  alias, 1 drivers
v0x6000009b9c20_0 .net "axi_wlast", 0 0, L_0x6000010e6290;  alias, 1 drivers
v0x6000009b9cb0_0 .net "axi_wready", 0 0, v0x6000009b5ef0_0;  1 drivers
v0x6000009b9d40_0 .net "axi_wvalid", 0 0, L_0x6000010e6300;  alias, 1 drivers
v0x6000009b9dd0_0 .net "clk", 0 0, v0x6000009b60a0_0;  1 drivers
v0x6000009b9e60_0 .net "dma_lcp_done", 0 0, L_0x6000010e5ea0;  1 drivers
v0x6000009b9ef0_0 .net "dma_lcp_ready", 0 0, L_0x600000af1f40;  1 drivers
v0x6000009b9f80_0 .net "dma_sram_addr", 19 0, v0x6000009defd0_0;  1 drivers
v0x6000009ba010_0 .net "dma_sram_rdata", 255 0, L_0x6000010e6680;  1 drivers
v0x6000009ba0a0_0 .net "dma_sram_re", 0 0, L_0x6000010e6060;  1 drivers
v0x6000009ba130_0 .net "dma_sram_ready", 0 0, L_0x600000af2da0;  1 drivers
v0x6000009ba1c0_0 .net "dma_sram_wdata", 255 0, L_0x6000010e5f80;  1 drivers
v0x6000009ba250_0 .net "dma_sram_we", 0 0, L_0x6000010e5ff0;  1 drivers
v0x6000009ba2e0_0 .net "global_sync_in", 0 0, v0x6000009b6250_0;  1 drivers
v0x6000009ba370 .array "instr_mem", 4095 0, 127 0;
v0x6000009ba400_0 .var "instr_rdata_reg", 127 0;
v0x6000009ba490_0 .var "instr_valid_reg", 0 0;
v0x6000009ba520_0 .net "lcp_dma_cmd", 127 0, v0x6000009d8a20_0;  1 drivers
v0x6000009ba5b0_0 .net "lcp_dma_valid", 0 0, L_0x6000010ea530;  1 drivers
v0x6000009ba640_0 .net "lcp_imem_addr", 19 0, L_0x6000010eafb0;  1 drivers
v0x6000009ba6d0_0 .net "lcp_imem_data", 127 0, v0x6000009ba400_0;  1 drivers
v0x6000009ba760_0 .net "lcp_imem_re", 0 0, L_0x6000010eb020;  1 drivers
v0x6000009ba7f0_0 .net "lcp_imem_valid", 0 0, L_0x6000010eb1e0;  1 drivers
v0x6000009ba880_0 .net "lcp_mxu_cmd", 127 0, v0x6000009d9710_0;  1 drivers
v0x6000009ba910_0 .net "lcp_mxu_valid", 0 0, L_0x6000010ea7d0;  1 drivers
v0x6000009ba9a0_0 .net "lcp_vpu_cmd", 127 0, v0x6000009da2e0_0;  1 drivers
v0x6000009baa30_0 .net "lcp_vpu_valid", 0 0, L_0x6000010ea610;  1 drivers
v0x6000009baac0_0 .net "mxu_a_addr", 19 0, L_0x600000af7980;  1 drivers
v0x6000009bab50_0 .net "mxu_a_rdata", 255 0, L_0x6000010e65a0;  1 drivers
v0x6000009babe0_0 .net "mxu_a_re", 0 0, L_0x600000af7a20;  1 drivers
v0x6000009bac70_0 .net "mxu_a_ready", 0 0, L_0x600000af2c60;  1 drivers
v0x6000009bad00_0 .net "mxu_cfg_k", 15 0, L_0x600000af9900;  1 drivers
v0x6000009bad90_0 .net "mxu_cfg_m", 15 0, L_0x600000af97c0;  1 drivers
v0x6000009bae20_0 .net "mxu_cfg_n", 15 0, L_0x600000af9860;  1 drivers
v0x6000009baeb0_0 .var "mxu_col_cnt", 4 0;
v0x6000009baf40_0 .var "mxu_cycle_cnt", 15 0;
v0x6000009bafd0_0 .var "mxu_done_reg", 0 0;
v0x6000009bb060_0 .net "mxu_dst_addr", 15 0, L_0x600000af95e0;  1 drivers
v0x6000009bb0f0_0 .net "mxu_lcp_done", 0 0, L_0x6000010e5b20;  1 drivers
v0x6000009bb180_0 .net "mxu_lcp_ready", 0 0, L_0x6000010e5ab0;  1 drivers
v0x6000009bb210_0 .net "mxu_o_addr", 19 0, L_0x600000af7c00;  1 drivers
v0x6000009bb2a0_0 .net "mxu_o_ready", 0 0, L_0x600000af2d00;  1 drivers
v0x6000009bb330_0 .net "mxu_o_wdata", 255 0, L_0x600000af7de0;  1 drivers
v0x6000009bb3c0_0 .net "mxu_o_we", 0 0, L_0x6000010e5a40;  1 drivers
v0x6000009bb450_0 .var "mxu_out_cnt", 15 0;
v0x6000009bb4e0_0 .var "mxu_ready_reg", 0 0;
v0x6000009bb570_0 .net "mxu_src0_addr", 15 0, L_0x600000af9680;  1 drivers
v0x6000009bb600_0 .net "mxu_src1_addr", 15 0, L_0x600000af9720;  1 drivers
v0x6000009bb690_0 .var "mxu_start_array", 0 0;
v0x6000009bb720_0 .var "mxu_start_array_d", 0 0;
v0x6000009bb7b0_0 .var "mxu_state", 2 0;
v0x6000009bb840_0 .net "mxu_subop", 7 0, L_0x600000af9540;  1 drivers
v0x6000009bb8d0_0 .net "mxu_w_addr", 19 0, L_0x600000af7700;  1 drivers
v0x6000009bb960_0 .net "mxu_w_rdata", 255 0, v0x6000009bd9e0_0;  1 drivers
v0x6000009bb9f0_0 .net "mxu_w_re", 0 0, L_0x600000af77a0;  1 drivers
v0x6000009bba80_0 .net "mxu_w_ready", 0 0, L_0x600000af2b20;  1 drivers
v0x6000009bbb10_0 .net "noc_data_write", 0 0, L_0x6000010e6760;  1 drivers
v0x6000009bbba0_0 .net "noc_rx_addr", 19 0, v0x6000009b6400_0;  1 drivers
v0x6000009bbc30_0 .net "noc_rx_data", 255 0, v0x6000009b6490_0;  1 drivers
v0x6000009bbcc0_0 .net "noc_rx_is_instr", 0 0, v0x6000009b6520_0;  1 drivers
v0x6000009bbd50_0 .net "noc_rx_ready", 0 0, L_0x600000af2e40;  alias, 1 drivers
v0x6000009bbde0_0 .net "noc_rx_valid", 0 0, v0x6000009b6640_0;  1 drivers
v0x6000009bbe70_0 .net "noc_tx_addr", 19 0, L_0x14009a9f8;  alias, 1 drivers
v0x6000009bbf00_0 .net "noc_tx_data", 255 0, L_0x14009a9b0;  alias, 1 drivers
v0x6000009b4000_0 .net "noc_tx_ready", 0 0, v0x6000009b67f0_0;  1 drivers
v0x6000009b4090_0 .net "noc_tx_valid", 0 0, L_0x14009aa40;  alias, 1 drivers
v0x6000009b4120_0 .net "rst_n", 0 0, v0x6000009b6910_0;  1 drivers
v0x6000009b41b0_0 .net "sync_grant", 0 0, v0x6000009b69a0_0;  1 drivers
v0x6000009b4240_0 .net "sync_request", 0 0, L_0x6000010ea290;  alias, 1 drivers
v0x6000009b42d0_0 .net "systolic_busy", 0 0, L_0x6000010e5880;  1 drivers
v0x6000009b4360_0 .net "systolic_done", 0 0, L_0x600000af70c0;  1 drivers
v0x6000009b43f0_0 .net "systolic_result", 127 0, L_0x600000af6c60;  1 drivers
v0x6000009b4480_0 .net "systolic_result_valid", 0 0, L_0x6000010e5960;  1 drivers
v0x6000009b4510_0 .net "tpc_busy", 0 0, L_0x6000010ea450;  alias, 1 drivers
v0x6000009b45a0_0 .net "tpc_done", 0 0, L_0x6000010ea300;  alias, 1 drivers
v0x6000009b4630_0 .net "tpc_error", 0 0, L_0x6000010ea220;  alias, 1 drivers
v0x6000009b46c0_0 .net "tpc_start", 0 0, v0x6000009b6c70_0;  1 drivers
v0x6000009b4750_0 .net "tpc_start_pc", 19 0, v0x6000009b6d00_0;  1 drivers
v0x6000009b47e0_0 .net "vpu_lcp_done", 0 0, L_0x6000010e5c70;  1 drivers
v0x6000009b4870_0 .net "vpu_lcp_ready", 0 0, L_0x600000af1a40;  1 drivers
v0x6000009b4900_0 .net "vpu_sram_addr", 19 0, v0x6000009bf7b0_0;  1 drivers
v0x6000009b4990_0 .net "vpu_sram_rdata", 255 0, L_0x6000010e6610;  1 drivers
v0x6000009b4a20_0 .net "vpu_sram_re", 0 0, L_0x6000010e5e30;  1 drivers
v0x6000009b4ab0_0 .net "vpu_sram_ready", 0 0, L_0x600000af2bc0;  1 drivers
v0x6000009b4b40_0 .net "vpu_sram_wdata", 255 0, L_0x6000010e5d50;  1 drivers
v0x6000009b4bd0_0 .net "vpu_sram_we", 0 0, L_0x6000010e5dc0;  1 drivers
v0x6000009b4c60_0 .var "weight_load_col_d", 1 0;
v0x6000009b4cf0_0 .var "weight_load_en_d", 0 0;
L_0x600000af9540 .part v0x6000009d9710_0, 112, 8;
L_0x600000af95e0 .part v0x6000009d9710_0, 96, 16;
L_0x600000af9680 .part v0x6000009d9710_0, 80, 16;
L_0x600000af9720 .part v0x6000009d9710_0, 64, 16;
L_0x600000af97c0 .part v0x6000009d9710_0, 48, 16;
L_0x600000af9860 .part v0x6000009d9710_0, 32, 16;
L_0x600000af9900 .part v0x6000009d9710_0, 16, 16;
L_0x600000af7520 .part v0x6000009bd9e0_0, 0, 32;
L_0x600000af75c0 .concat [ 16 4 0 0], L_0x600000af9720, L_0x14009a530;
L_0x600000af7660 .concat [ 5 15 0 0], v0x6000009baeb0_0, L_0x14009a578;
L_0x600000af7700 .arith/sum 20, L_0x600000af75c0, L_0x600000af7660;
L_0x600000af77a0 .cmp/eq 3, v0x6000009bb7b0_0, L_0x14009a5c0;
L_0x600000af7840 .concat [ 16 4 0 0], L_0x600000af9680, L_0x14009a608;
L_0x600000af78e0 .concat [ 16 4 0 0], v0x6000009baf40_0, L_0x14009a650;
L_0x600000af7980 .arith/sum 20, L_0x600000af7840, L_0x600000af78e0;
L_0x600000af7a20 .cmp/eq 3, v0x6000009bb7b0_0, L_0x14009a698;
L_0x600000af7ac0 .concat [ 16 4 0 0], L_0x600000af95e0, L_0x14009a6e0;
L_0x600000af7b60 .concat [ 16 4 0 0], v0x6000009bb450_0, L_0x14009a728;
L_0x600000af7c00 .arith/sum 20, L_0x600000af7ac0, L_0x600000af7b60;
L_0x600000af7d40 .part L_0x600000af6c60, 0, 128;
L_0x600000af7de0 .concat [ 128 128 0 0], L_0x600000af7d40, L_0x14009a770;
L_0x600000af7ca0 .cmp/eq 3, v0x6000009bb7b0_0, L_0x14009a7b8;
L_0x600000af7e80 .cmp/eq 3, v0x6000009bb7b0_0, L_0x14009a800;
L_0x600000af2e40 .reduce/nor L_0x6000010ea450;
L_0x600000af2ee0 .reduce/nor v0x6000009b6520_0;
S_0x14feae910 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x14feaee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x150027800 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x150027840 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x150027880 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x1500278c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x150027900 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x150027940 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x150027980 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x1500279c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x150027a00 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x150027a40 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x150027a80 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x150027ac0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x150027b00 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x150027b40 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x150027b80 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x150027bc0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x150027c00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x150027c40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x150027c80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x150027cc0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x150027d00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x6000010e5ea0 .functor BUFZ 1, v0x6000009de6d0_0, C4<0>, C4<0>, C4<0>;
L_0x6000010e5f80 .functor BUFZ 256, v0x6000009df330_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000010e5ff0 .functor BUFZ 1, v0x6000009df450_0, C4<0>, C4<0>, C4<0>;
L_0x6000010e6060 .functor BUFZ 1, v0x6000009df180_0, C4<0>, C4<0>, C4<0>;
L_0x6000010e60d0 .functor BUFZ 40, v0x6000009dd560_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000010e6140 .functor BUFZ 8, v0x6000009dd680_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000010e61b0 .functor BUFZ 1, v0x6000009dd830_0, C4<0>, C4<0>, C4<0>;
L_0x6000010e6220 .functor BUFZ 256, v0x6000009dddd0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000010e6290 .functor BUFZ 1, v0x6000009ddef0_0, C4<0>, C4<0>, C4<0>;
L_0x6000010e6300 .functor BUFZ 1, v0x6000009de0a0_0, C4<0>, C4<0>, C4<0>;
L_0x6000010e6370 .functor BUFZ 40, v0x6000009dd170_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000010e63e0 .functor BUFZ 8, v0x6000009dd290_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000010e64c0 .functor BUFZ 1, v0x6000009dd440_0, C4<0>, C4<0>, C4<0>;
L_0x6000010e6530 .functor BUFZ 1, v0x6000009ddc20_0, C4<0>, C4<0>, C4<0>;
L_0x14009a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000009dd050_0 .net/2u *"_ivl_14", 3 0, L_0x14009a920;  1 drivers
v0x6000009dd0e0_0 .net "axi_araddr", 39 0, L_0x6000010e6370;  alias, 1 drivers
v0x6000009dd170_0 .var "axi_araddr_reg", 39 0;
v0x6000009dd200_0 .net "axi_arlen", 7 0, L_0x6000010e63e0;  alias, 1 drivers
v0x6000009dd290_0 .var "axi_arlen_reg", 7 0;
v0x6000009dd320_0 .net "axi_arready", 0 0, v0x6000009b5680_0;  alias, 1 drivers
v0x6000009dd3b0_0 .net "axi_arvalid", 0 0, L_0x6000010e64c0;  alias, 1 drivers
v0x6000009dd440_0 .var "axi_arvalid_reg", 0 0;
v0x6000009dd4d0_0 .net "axi_awaddr", 39 0, L_0x6000010e60d0;  alias, 1 drivers
v0x6000009dd560_0 .var "axi_awaddr_reg", 39 0;
v0x6000009dd5f0_0 .net "axi_awlen", 7 0, L_0x6000010e6140;  alias, 1 drivers
v0x6000009dd680_0 .var "axi_awlen_reg", 7 0;
v0x6000009dd710_0 .net "axi_awready", 0 0, v0x6000009b58c0_0;  alias, 1 drivers
v0x6000009dd7a0_0 .net "axi_awvalid", 0 0, L_0x6000010e61b0;  alias, 1 drivers
v0x6000009dd830_0 .var "axi_awvalid_reg", 0 0;
v0x6000009dd8c0_0 .net "axi_bready", 0 0, L_0x14009a968;  alias, 1 drivers
v0x6000009dd950_0 .net "axi_bresp", 1 0, v0x6000009b5a70_0;  alias, 1 drivers
v0x6000009dd9e0_0 .net "axi_bvalid", 0 0, v0x6000009b5b00_0;  alias, 1 drivers
v0x6000009dda70_0 .net "axi_rdata", 255 0, v0x6000009b5b90_0;  alias, 1 drivers
v0x6000009ddb00_0 .net "axi_rlast", 0 0, v0x6000009b5c20_0;  alias, 1 drivers
v0x6000009ddb90_0 .net "axi_rready", 0 0, L_0x6000010e6530;  alias, 1 drivers
v0x6000009ddc20_0 .var "axi_rready_reg", 0 0;
v0x6000009ddcb0_0 .net "axi_rvalid", 0 0, v0x6000009b5d40_0;  alias, 1 drivers
v0x6000009ddd40_0 .net "axi_wdata", 255 0, L_0x6000010e6220;  alias, 1 drivers
v0x6000009dddd0_0 .var "axi_wdata_reg", 255 0;
v0x6000009dde60_0 .net "axi_wlast", 0 0, L_0x6000010e6290;  alias, 1 drivers
v0x6000009ddef0_0 .var "axi_wlast_reg", 0 0;
v0x6000009ddf80_0 .net "axi_wready", 0 0, v0x6000009b5ef0_0;  alias, 1 drivers
v0x6000009de010_0 .net "axi_wvalid", 0 0, L_0x6000010e6300;  alias, 1 drivers
v0x6000009de0a0_0 .var "axi_wvalid_reg", 0 0;
v0x6000009de130_0 .net "cfg_cols", 11 0, L_0x600000af1d60;  1 drivers
v0x6000009de1c0_0 .net "cfg_rows", 11 0, L_0x600000af1cc0;  1 drivers
v0x6000009de250_0 .net "clk", 0 0, v0x6000009b60a0_0;  alias, 1 drivers
v0x6000009de2e0_0 .net "cmd", 127 0, v0x6000009d8a20_0;  alias, 1 drivers
v0x6000009de370_0 .net "cmd_done", 0 0, L_0x6000010e5ea0;  alias, 1 drivers
v0x6000009de400_0 .net "cmd_ready", 0 0, L_0x600000af1f40;  alias, 1 drivers
v0x6000009de490_0 .net "cmd_valid", 0 0, L_0x6000010ea530;  alias, 1 drivers
v0x6000009de520_0 .var "col_count", 11 0;
v0x6000009de5b0_0 .var "cols_cfg", 11 0;
v0x6000009de640_0 .var "data_buf", 255 0;
v0x6000009de6d0_0 .var "done_reg", 0 0;
v0x6000009de760_0 .net "ext_addr", 39 0, L_0x600000af1b80;  1 drivers
v0x6000009de7f0_0 .var "ext_base", 39 0;
v0x6000009de880_0 .var "ext_ptr", 39 0;
v0x6000009de910_0 .net "ext_stride", 11 0, L_0x600000af1e00;  1 drivers
v0x6000009de9a0_0 .var "ext_stride_cfg", 11 0;
v0x6000009dea30_0 .net "int_addr", 19 0, L_0x600000af1c20;  1 drivers
v0x6000009deac0_0 .var "int_base", 19 0;
v0x6000009deb50_0 .var "int_ptr", 19 0;
v0x6000009debe0_0 .net "int_stride", 11 0, L_0x600000af1ea0;  1 drivers
v0x6000009dec70_0 .var "int_stride_cfg", 11 0;
v0x6000009ded00_0 .var "op_type", 7 0;
v0x6000009ded90_0 .var "row_count", 11 0;
v0x6000009dee20_0 .var "rows_cfg", 11 0;
v0x6000009deeb0_0 .net "rst_n", 0 0, v0x6000009b6910_0;  alias, 1 drivers
v0x6000009def40_0 .net "sram_addr", 19 0, v0x6000009defd0_0;  alias, 1 drivers
v0x6000009defd0_0 .var "sram_addr_reg", 19 0;
v0x6000009df060_0 .net "sram_rdata", 255 0, L_0x6000010e6680;  alias, 1 drivers
v0x6000009df0f0_0 .net "sram_re", 0 0, L_0x6000010e6060;  alias, 1 drivers
v0x6000009df180_0 .var "sram_re_reg", 0 0;
v0x6000009df210_0 .net "sram_ready", 0 0, L_0x600000af2da0;  alias, 1 drivers
v0x6000009df2a0_0 .net "sram_wdata", 255 0, L_0x6000010e5f80;  alias, 1 drivers
v0x6000009df330_0 .var "sram_wdata_reg", 255 0;
v0x6000009df3c0_0 .net "sram_we", 0 0, L_0x6000010e5ff0;  alias, 1 drivers
v0x6000009df450_0 .var "sram_we_reg", 0 0;
v0x6000009df4e0_0 .var "state", 3 0;
v0x6000009df570_0 .net "subop", 7 0, L_0x600000af1ae0;  1 drivers
E_0x600002ea1ac0/0 .event negedge, v0x6000009deeb0_0;
E_0x600002ea1ac0/1 .event posedge, v0x6000009de250_0;
E_0x600002ea1ac0 .event/or E_0x600002ea1ac0/0, E_0x600002ea1ac0/1;
L_0x600000af1ae0 .part v0x6000009d8a20_0, 112, 8;
L_0x600000af1b80 .part v0x6000009d8a20_0, 72, 40;
L_0x600000af1c20 .part v0x6000009d8a20_0, 52, 20;
L_0x600000af1cc0 .part v0x6000009d8a20_0, 40, 12;
L_0x600000af1d60 .part v0x6000009d8a20_0, 28, 12;
L_0x600000af1e00 .part v0x6000009d8a20_0, 16, 12;
L_0x600000af1ea0 .part v0x6000009d8a20_0, 4, 12;
L_0x600000af1f40 .cmp/eq 4, v0x6000009df4e0_0, L_0x14009a920;
S_0x14feae390 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x14feaee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x15000f400 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x15000f440 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x15000f480 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x15000f4c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x15000f500 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x15000f540 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x15000f580 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x15000f5c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x15000f600 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x15000f640 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x15000f680 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x15000f6c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x15000f700 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x15000f740 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x15000f780 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x15000f7c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x15000f800 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x15000f840 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x15000f880 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x15000f8c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x15000f900 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x15000f940 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x15000f980 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x15000f9c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x15000fa00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x15000fa40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x15000fa80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x6000010eb2c0 .functor AND 1, L_0x600000af8b40, L_0x600000af8c80, C4<1>, C4<1>;
L_0x6000010eaf40 .functor AND 1, L_0x6000010eb2c0, L_0x600000af8820, C4<1>, C4<1>;
L_0x6000010eafb0 .functor BUFZ 20, v0x6000009d9050_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x6000010eb020 .functor BUFZ 1, v0x6000009d9200_0, C4<0>, C4<0>, C4<0>;
L_0x6000010ea7d0 .functor BUFZ 1, v0x6000009d9950_0, C4<0>, C4<0>, C4<0>;
L_0x6000010ea610 .functor BUFZ 1, v0x6000009da520_0, C4<0>, C4<0>, C4<0>;
L_0x6000010ea530 .functor BUFZ 1, v0x6000009d8c60_0, C4<0>, C4<0>, C4<0>;
L_0x6000010ea3e0 .functor AND 1, L_0x600000af92c0, L_0x600000af9360, C4<1>, C4<1>;
L_0x6000010ea450 .functor AND 1, L_0x6000010ea3e0, L_0x600000af9400, C4<1>, C4<1>;
L_0x6000010ea300 .functor BUFZ 1, v0x6000009d8d80_0, C4<0>, C4<0>, C4<0>;
L_0x6000010ea220 .functor BUFZ 1, v0x6000009d8ea0_0, C4<0>, C4<0>, C4<0>;
L_0x6000010ea290 .functor BUFZ 1, v0x6000009da130_0, C4<0>, C4<0>, C4<0>;
L_0x140098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009df690_0 .net *"_ivl_11", 23 0, L_0x140098010;  1 drivers
L_0x140098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009df720_0 .net/2u *"_ivl_12", 31 0, L_0x140098058;  1 drivers
v0x6000009df7b0_0 .net *"_ivl_14", 0 0, L_0x600000af8b40;  1 drivers
v0x6000009df840_0 .net *"_ivl_16", 31 0, L_0x600000af8be0;  1 drivers
L_0x1400980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009df8d0_0 .net *"_ivl_19", 23 0, L_0x1400980a0;  1 drivers
L_0x1400980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009df960_0 .net/2u *"_ivl_20", 31 0, L_0x1400980e8;  1 drivers
v0x6000009df9f0_0 .net *"_ivl_22", 0 0, L_0x600000af8c80;  1 drivers
v0x6000009dfa80_0 .net *"_ivl_25", 0 0, L_0x6000010eb2c0;  1 drivers
v0x6000009dfb10_0 .net *"_ivl_26", 31 0, L_0x600000af8d20;  1 drivers
L_0x140098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009dfba0_0 .net *"_ivl_29", 23 0, L_0x140098130;  1 drivers
L_0x140098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009dfc30_0 .net/2u *"_ivl_30", 31 0, L_0x140098178;  1 drivers
v0x6000009dfcc0_0 .net *"_ivl_32", 0 0, L_0x600000af8820;  1 drivers
v0x6000009dfd50_0 .net *"_ivl_36", 31 0, L_0x600000af8640;  1 drivers
L_0x1400981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009dfde0_0 .net *"_ivl_39", 23 0, L_0x1400981c0;  1 drivers
L_0x140098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009dfe70_0 .net/2u *"_ivl_40", 31 0, L_0x140098208;  1 drivers
v0x6000009dff00_0 .net *"_ivl_44", 31 0, L_0x600000af8500;  1 drivers
L_0x140098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009e58c0_0 .net *"_ivl_47", 23 0, L_0x140098250;  1 drivers
L_0x140098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009e5830_0 .net/2u *"_ivl_48", 31 0, L_0x140098298;  1 drivers
v0x6000009d8000_0 .net *"_ivl_52", 31 0, L_0x600000af9180;  1 drivers
L_0x1400982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009d8090_0 .net *"_ivl_55", 23 0, L_0x1400982e0;  1 drivers
L_0x140098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009d8120_0 .net/2u *"_ivl_56", 31 0, L_0x140098328;  1 drivers
L_0x140098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000009d81b0_0 .net/2u *"_ivl_76", 3 0, L_0x140098370;  1 drivers
v0x6000009d8240_0 .net *"_ivl_78", 0 0, L_0x600000af92c0;  1 drivers
v0x6000009d82d0_0 .net *"_ivl_8", 31 0, L_0x600000af8aa0;  1 drivers
L_0x1400983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000009d8360_0 .net/2u *"_ivl_80", 3 0, L_0x1400983b8;  1 drivers
v0x6000009d83f0_0 .net *"_ivl_82", 0 0, L_0x600000af9360;  1 drivers
v0x6000009d8480_0 .net *"_ivl_85", 0 0, L_0x6000010ea3e0;  1 drivers
L_0x140098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x6000009d8510_0 .net/2u *"_ivl_86", 3 0, L_0x140098400;  1 drivers
v0x6000009d85a0_0 .net *"_ivl_88", 0 0, L_0x600000af9400;  1 drivers
v0x6000009d8630_0 .net "all_done", 0 0, L_0x6000010eaf40;  1 drivers
v0x6000009d86c0_0 .net "busy", 0 0, L_0x6000010ea450;  alias, 1 drivers
v0x6000009d8750_0 .net "clk", 0 0, v0x6000009b60a0_0;  alias, 1 drivers
v0x6000009d87e0_0 .var "decoded_opcode", 7 0;
v0x6000009d8870_0 .var "decoded_subop", 7 0;
v0x6000009d8900_0 .net "dma_clear", 0 0, L_0x600000af9220;  1 drivers
v0x6000009d8990_0 .net "dma_cmd", 127 0, v0x6000009d8a20_0;  alias, 1 drivers
v0x6000009d8a20_0 .var "dma_cmd_reg", 127 0;
v0x6000009d8ab0_0 .net "dma_done", 0 0, L_0x6000010e5ea0;  alias, 1 drivers
v0x6000009d8b40_0 .net "dma_ready", 0 0, L_0x600000af1f40;  alias, 1 drivers
v0x6000009d8bd0_0 .net "dma_valid", 0 0, L_0x6000010ea530;  alias, 1 drivers
v0x6000009d8c60_0 .var "dma_valid_reg", 0 0;
v0x6000009d8cf0_0 .net "done", 0 0, L_0x6000010ea300;  alias, 1 drivers
v0x6000009d8d80_0 .var "done_reg", 0 0;
v0x6000009d8e10_0 .net "error", 0 0, L_0x6000010ea220;  alias, 1 drivers
v0x6000009d8ea0_0 .var "error_reg", 0 0;
v0x6000009d8f30_0 .net "global_sync_in", 0 0, v0x6000009b6250_0;  alias, 1 drivers
v0x6000009d8fc0_0 .net "imem_addr", 19 0, L_0x6000010eafb0;  alias, 1 drivers
v0x6000009d9050_0 .var "imem_addr_reg", 19 0;
v0x6000009d90e0_0 .net "imem_data", 127 0, v0x6000009ba400_0;  alias, 1 drivers
v0x6000009d9170_0 .net "imem_re", 0 0, L_0x6000010eb020;  alias, 1 drivers
v0x6000009d9200_0 .var "imem_re_reg", 0 0;
v0x6000009d9290_0 .net "imem_valid", 0 0, L_0x6000010eb1e0;  alias, 1 drivers
v0x6000009d9320_0 .var "instr_reg", 127 0;
v0x6000009d93b0_0 .net "loop_count", 15 0, L_0x600000af8960;  1 drivers
v0x6000009d9440 .array "loop_counter", 3 0, 15 0;
v0x6000009d94d0_0 .var "loop_sp", 1 0;
v0x6000009d9560 .array "loop_start_addr", 3 0, 19 0;
v0x6000009d95f0_0 .net "mxu_clear", 0 0, L_0x600000af85a0;  1 drivers
v0x6000009d9680_0 .net "mxu_cmd", 127 0, v0x6000009d9710_0;  alias, 1 drivers
v0x6000009d9710_0 .var "mxu_cmd_reg", 127 0;
v0x6000009d97a0_0 .net "mxu_done", 0 0, L_0x6000010e5b20;  alias, 1 drivers
v0x6000009d9830_0 .net "mxu_ready", 0 0, L_0x6000010e5ab0;  alias, 1 drivers
v0x6000009d98c0_0 .net "mxu_valid", 0 0, L_0x6000010ea7d0;  alias, 1 drivers
v0x6000009d9950_0 .var "mxu_valid_reg", 0 0;
v0x6000009d99e0_0 .net "opcode", 7 0, L_0x600000af8f00;  1 drivers
v0x6000009d9a70_0 .var "pc", 19 0;
v0x6000009d9b00_0 .var "pending_dma", 7 0;
v0x6000009d9b90_0 .var "pending_mxu", 7 0;
v0x6000009d9c20_0 .var "pending_vpu", 7 0;
v0x6000009d9cb0_0 .net "rst_n", 0 0, v0x6000009b6910_0;  alias, 1 drivers
v0x6000009d9d40_0 .net "start", 0 0, v0x6000009b6c70_0;  alias, 1 drivers
v0x6000009d9dd0_0 .net "start_pc", 19 0, v0x6000009b6d00_0;  alias, 1 drivers
v0x6000009d9e60_0 .var "state", 3 0;
v0x6000009d9ef0_0 .net "subop", 7 0, L_0x600000af9040;  1 drivers
v0x6000009d9f80_0 .net "sync_grant", 0 0, v0x6000009b69a0_0;  alias, 1 drivers
v0x6000009da010_0 .net "sync_mask", 7 0, L_0x600000af8a00;  1 drivers
v0x6000009da0a0_0 .net "sync_request", 0 0, L_0x6000010ea290;  alias, 1 drivers
v0x6000009da130_0 .var "sync_request_reg", 0 0;
v0x6000009da1c0_0 .net "vpu_clear", 0 0, L_0x600000af90e0;  1 drivers
v0x6000009da250_0 .net "vpu_cmd", 127 0, v0x6000009da2e0_0;  alias, 1 drivers
v0x6000009da2e0_0 .var "vpu_cmd_reg", 127 0;
v0x6000009da370_0 .net "vpu_done", 0 0, L_0x6000010e5c70;  alias, 1 drivers
v0x6000009da400_0 .net "vpu_ready", 0 0, L_0x600000af1a40;  alias, 1 drivers
v0x6000009da490_0 .net "vpu_valid", 0 0, L_0x6000010ea610;  alias, 1 drivers
v0x6000009da520_0 .var "vpu_valid_reg", 0 0;
L_0x600000af8f00 .part v0x6000009ba400_0, 120, 8;
L_0x600000af9040 .part v0x6000009ba400_0, 112, 8;
L_0x600000af8960 .part v0x6000009ba400_0, 32, 16;
L_0x600000af8a00 .part v0x6000009ba400_0, 104, 8;
L_0x600000af8aa0 .concat [ 8 24 0 0], v0x6000009d9b90_0, L_0x140098010;
L_0x600000af8b40 .cmp/eq 32, L_0x600000af8aa0, L_0x140098058;
L_0x600000af8be0 .concat [ 8 24 0 0], v0x6000009d9c20_0, L_0x1400980a0;
L_0x600000af8c80 .cmp/eq 32, L_0x600000af8be0, L_0x1400980e8;
L_0x600000af8d20 .concat [ 8 24 0 0], v0x6000009d9b00_0, L_0x140098130;
L_0x600000af8820 .cmp/eq 32, L_0x600000af8d20, L_0x140098178;
L_0x600000af8640 .concat [ 8 24 0 0], v0x6000009d9b90_0, L_0x1400981c0;
L_0x600000af85a0 .cmp/eq 32, L_0x600000af8640, L_0x140098208;
L_0x600000af8500 .concat [ 8 24 0 0], v0x6000009d9c20_0, L_0x140098250;
L_0x600000af90e0 .cmp/eq 32, L_0x600000af8500, L_0x140098298;
L_0x600000af9180 .concat [ 8 24 0 0], v0x6000009d9b00_0, L_0x1400982e0;
L_0x600000af9220 .cmp/eq 32, L_0x600000af9180, L_0x140098328;
L_0x600000af92c0 .cmp/ne 4, v0x6000009d9e60_0, L_0x140098370;
L_0x600000af9360 .cmp/ne 4, v0x6000009d9e60_0, L_0x1400983b8;
L_0x600000af9400 .cmp/ne 4, v0x6000009d9e60_0, L_0x140098400;
S_0x14feac920 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x14feae390;
 .timescale 0 0;
v0x6000009df600_0 .var/i "i", 31 0;
S_0x14feb0470 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x14feaee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x14fe6ea60 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x14fe6eaa0 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x14fe6eae0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x14fe6eb20 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x14fe6eb60 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x14fe6eba0 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x14fe6ebe0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x14fe6ec20 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x6000010e5650 .functor OR 1, L_0x600000af6d00, L_0x600000af6da0, C4<0>, C4<0>;
L_0x6000010e56c0 .functor AND 1, L_0x600000af6e40, v0x6000009bb720_0, C4<1>, C4<1>;
L_0x6000010e5730 .functor AND 1, L_0x6000010e56c0, L_0x600000af6ee0, C4<1>, C4<1>;
L_0x6000010e57a0 .functor OR 1, L_0x6000010e5650, L_0x6000010e5730, C4<0>, C4<0>;
L_0x6000010e5810 .functor BUFZ 1, L_0x6000010e57a0, C4<0>, C4<0>, C4<0>;
L_0x6000010e5880 .functor AND 1, L_0x600000af6f80, L_0x600000af7020, C4<1>, C4<1>;
L_0x6000010e58f0 .functor AND 1, L_0x600000af7200, L_0x600000af72a0, C4<1>, C4<1>;
L_0x6000010e5960 .functor AND 1, L_0x6000010e58f0, L_0x600000af7480, C4<1>, C4<1>;
v0x6000009c0e10_0 .net *"_ivl_101", 0 0, L_0x600000af7480;  1 drivers
L_0x14009a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000009c0ea0_0 .net/2u *"_ivl_37", 2 0, L_0x14009a188;  1 drivers
v0x6000009c0f30_0 .net *"_ivl_39", 0 0, L_0x600000af6d00;  1 drivers
L_0x14009a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000009c0fc0_0 .net/2u *"_ivl_41", 2 0, L_0x14009a1d0;  1 drivers
v0x6000009c1050_0 .net *"_ivl_43", 0 0, L_0x600000af6da0;  1 drivers
v0x6000009c10e0_0 .net *"_ivl_46", 0 0, L_0x6000010e5650;  1 drivers
L_0x14009a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009c1170_0 .net/2u *"_ivl_47", 2 0, L_0x14009a218;  1 drivers
v0x6000009c1200_0 .net *"_ivl_49", 0 0, L_0x600000af6e40;  1 drivers
v0x6000009c1290_0 .net *"_ivl_52", 0 0, L_0x6000010e56c0;  1 drivers
v0x6000009c1320_0 .net *"_ivl_54", 0 0, L_0x600000af6ee0;  1 drivers
v0x6000009c13b0_0 .net *"_ivl_56", 0 0, L_0x6000010e5730;  1 drivers
L_0x14009a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009c1440_0 .net/2u *"_ivl_61", 2 0, L_0x14009a260;  1 drivers
v0x6000009c14d0_0 .net *"_ivl_63", 0 0, L_0x600000af6f80;  1 drivers
L_0x14009a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000009c1560_0 .net/2u *"_ivl_65", 2 0, L_0x14009a2a8;  1 drivers
v0x6000009c15f0_0 .net *"_ivl_67", 0 0, L_0x600000af7020;  1 drivers
L_0x14009a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000009c1680_0 .net/2u *"_ivl_71", 2 0, L_0x14009a2f0;  1 drivers
L_0x14009a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000009c1710_0 .net/2u *"_ivl_75", 2 0, L_0x14009a338;  1 drivers
L_0x14009a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000009c17a0_0 .net/2u *"_ivl_81", 2 0, L_0x14009a3c8;  1 drivers
v0x6000009c1830_0 .net *"_ivl_83", 0 0, L_0x600000af7200;  1 drivers
v0x6000009c18c0_0 .net *"_ivl_85", 0 0, L_0x600000af72a0;  1 drivers
v0x6000009c1950_0 .net *"_ivl_88", 0 0, L_0x6000010e58f0;  1 drivers
v0x6000009c19e0_0 .net *"_ivl_89", 31 0, L_0x600000af7340;  1 drivers
L_0x14009a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009c1a70_0 .net *"_ivl_92", 15 0, L_0x14009a410;  1 drivers
L_0x14009b2b0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000009c1b00_0 .net *"_ivl_93", 31 0, L_0x14009b2b0;  1 drivers
L_0x14009a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000009c1b90_0 .net/2u *"_ivl_97", 31 0, L_0x14009a458;  1 drivers
v0x6000009c1c20_0 .net *"_ivl_99", 31 0, L_0x600000af73e0;  1 drivers
v0x6000009c1cb0_0 .net "act_data", 31 0, v0x6000009b9170_0;  1 drivers
v0x6000009c1d40 .array "act_h", 19 0;
v0x6000009c1d40_0 .net v0x6000009c1d40 0, 7 0, L_0x6000010ea0d0; 1 drivers
v0x6000009c1d40_1 .net v0x6000009c1d40 1, 7 0, v0x6000009db690_0; 1 drivers
v0x6000009c1d40_2 .net v0x6000009c1d40 2, 7 0, v0x6000009d4c60_0; 1 drivers
v0x6000009c1d40_3 .net v0x6000009c1d40 3, 7 0, v0x6000009d61c0_0; 1 drivers
v0x6000009c1d40_4 .net v0x6000009c1d40 4, 7 0, v0x6000009d7720_0; 1 drivers
v0x6000009c1d40_5 .net v0x6000009c1d40 5, 7 0, L_0x6000010e9f80; 1 drivers
v0x6000009c1d40_6 .net v0x6000009c1d40 6, 7 0, v0x6000009d0cf0_0; 1 drivers
v0x6000009c1d40_7 .net v0x6000009c1d40 7, 7 0, v0x6000009d2250_0; 1 drivers
v0x6000009c1d40_8 .net v0x6000009c1d40 8, 7 0, v0x6000009d37b0_0; 1 drivers
v0x6000009c1d40_9 .net v0x6000009c1d40 9, 7 0, v0x6000009ccd80_0; 1 drivers
v0x6000009c1d40_10 .net v0x6000009c1d40 10, 7 0, L_0x6000010e9ff0; 1 drivers
v0x6000009c1d40_11 .net v0x6000009c1d40 11, 7 0, v0x6000009ce2e0_0; 1 drivers
v0x6000009c1d40_12 .net v0x6000009c1d40 12, 7 0, v0x6000009cf840_0; 1 drivers
v0x6000009c1d40_13 .net v0x6000009c1d40 13, 7 0, v0x6000009c8e10_0; 1 drivers
v0x6000009c1d40_14 .net v0x6000009c1d40 14, 7 0, v0x6000009ca370_0; 1 drivers
v0x6000009c1d40_15 .net v0x6000009c1d40 15, 7 0, L_0x6000010e9ea0; 1 drivers
v0x6000009c1d40_16 .net v0x6000009c1d40 16, 7 0, v0x6000009cb8d0_0; 1 drivers
v0x6000009c1d40_17 .net v0x6000009c1d40 17, 7 0, v0x6000009c4ea0_0; 1 drivers
v0x6000009c1d40_18 .net v0x6000009c1d40 18, 7 0, v0x6000009c6400_0; 1 drivers
v0x6000009c1d40_19 .net v0x6000009c1d40 19, 7 0, v0x6000009c7960_0; 1 drivers
v0x6000009c1dd0_0 .net "act_ready", 0 0, L_0x600000af7160;  1 drivers
v0x6000009c1e60_0 .net "act_valid", 0 0, v0x6000009b9290_0;  1 drivers
v0x6000009c1ef0_0 .net "busy", 0 0, L_0x6000010e5880;  alias, 1 drivers
v0x6000009c1f80_0 .net "cfg_k_tiles", 15 0, L_0x600000af9900;  alias, 1 drivers
L_0x14009a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000009c2010_0 .net "clear_acc", 0 0, L_0x14009a4a0;  1 drivers
v0x6000009c20a0_0 .net "clk", 0 0, v0x6000009b60a0_0;  alias, 1 drivers
v0x6000009c2130_0 .var "cycle_count", 15 0;
v0x6000009c21c0_0 .var "cycle_count_next", 15 0;
v0x6000009da5b0_5 .array/port v0x6000009da5b0, 5;
v0x6000009c2250 .array "deskew_output", 3 0;
v0x6000009c2250_0 .net v0x6000009c2250 0, 31 0, v0x6000009da5b0_5; 1 drivers
v0x6000009da6d0_3 .array/port v0x6000009da6d0, 3;
v0x6000009c2250_1 .net v0x6000009c2250 1, 31 0, v0x6000009da6d0_3; 1 drivers
v0x6000009da7f0_1 .array/port v0x6000009da7f0, 1;
v0x6000009c2250_2 .net v0x6000009c2250 2, 31 0, v0x6000009da7f0_1; 1 drivers
v0x6000009c2250_3 .net v0x6000009c2250 3, 31 0, L_0x6000010e5420; 1 drivers
v0x6000009c22e0_0 .net "done", 0 0, L_0x600000af70c0;  alias, 1 drivers
L_0x14009a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000009c2370_0 .net "drain_delay", 15 0, L_0x14009a380;  1 drivers
v0x6000009c2400_0 .net "pe_enable", 0 0, L_0x6000010e57a0;  1 drivers
v0x6000009c2490 .array "psum_bottom", 3 0;
v0x6000009c2490_0 .net v0x6000009c2490 0, 31 0, L_0x6000010e5110; 1 drivers
v0x6000009c2490_1 .net v0x6000009c2490 1, 31 0, L_0x6000010e51f0; 1 drivers
v0x6000009c2490_2 .net v0x6000009c2490 2, 31 0, L_0x6000010e52d0; 1 drivers
v0x6000009c2490_3 .net v0x6000009c2490 3, 31 0, L_0x6000010e53b0; 1 drivers
L_0x140098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009c2520 .array "psum_v", 19 0;
v0x6000009c2520_0 .net v0x6000009c2520 0, 31 0, L_0x140098568; 1 drivers
L_0x1400985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009c2520_1 .net v0x6000009c2520 1, 31 0, L_0x1400985b0; 1 drivers
L_0x1400985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009c2520_2 .net v0x6000009c2520 2, 31 0, L_0x1400985f8; 1 drivers
L_0x140098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009c2520_3 .net v0x6000009c2520 3, 31 0, L_0x140098640; 1 drivers
v0x6000009c2520_4 .net v0x6000009c2520 4, 31 0, v0x6000009dbba0_0; 1 drivers
v0x6000009c2520_5 .net v0x6000009c2520 5, 31 0, v0x6000009d5170_0; 1 drivers
v0x6000009c2520_6 .net v0x6000009c2520 6, 31 0, v0x6000009d66d0_0; 1 drivers
v0x6000009c2520_7 .net v0x6000009c2520 7, 31 0, v0x6000009d7c30_0; 1 drivers
v0x6000009c2520_8 .net v0x6000009c2520 8, 31 0, v0x6000009d1200_0; 1 drivers
v0x6000009c2520_9 .net v0x6000009c2520 9, 31 0, v0x6000009d2760_0; 1 drivers
v0x6000009c2520_10 .net v0x6000009c2520 10, 31 0, v0x6000009d3cc0_0; 1 drivers
v0x6000009c2520_11 .net v0x6000009c2520 11, 31 0, v0x6000009cd290_0; 1 drivers
v0x6000009c2520_12 .net v0x6000009c2520 12, 31 0, v0x6000009ce7f0_0; 1 drivers
v0x6000009c2520_13 .net v0x6000009c2520 13, 31 0, v0x6000009cfd50_0; 1 drivers
v0x6000009c2520_14 .net v0x6000009c2520 14, 31 0, v0x6000009c9320_0; 1 drivers
v0x6000009c2520_15 .net v0x6000009c2520 15, 31 0, v0x6000009ca880_0; 1 drivers
v0x6000009c2520_16 .net v0x6000009c2520 16, 31 0, v0x6000009cbde0_0; 1 drivers
v0x6000009c2520_17 .net v0x6000009c2520 17, 31 0, v0x6000009c53b0_0; 1 drivers
v0x6000009c2520_18 .net v0x6000009c2520 18, 31 0, v0x6000009c6910_0; 1 drivers
v0x6000009c2520_19 .net v0x6000009c2520 19, 31 0, v0x6000009c7e70_0; 1 drivers
v0x6000009c25b0_0 .net "result_data", 127 0, L_0x600000af6c60;  alias, 1 drivers
L_0x14009a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000009c2640_0 .net "result_ready", 0 0, L_0x14009a4e8;  1 drivers
v0x6000009c26d0_0 .net "result_valid", 0 0, L_0x6000010e5960;  alias, 1 drivers
v0x6000009c2760_0 .net "rst_n", 0 0, v0x6000009b6910_0;  alias, 1 drivers
v0x6000009c27f0_0 .net "skew_enable", 0 0, L_0x6000010e5810;  1 drivers
v0x6000009c2880 .array "skew_input", 3 0;
v0x6000009c2880_0 .net v0x6000009c2880 0, 7 0, L_0x600000af9a40; 1 drivers
v0x6000009c2880_1 .net v0x6000009c2880 1, 7 0, L_0x600000af9b80; 1 drivers
v0x6000009c2880_2 .net v0x6000009c2880 2, 7 0, L_0x600000af9cc0; 1 drivers
v0x6000009c2880_3 .net v0x6000009c2880 3, 7 0, L_0x600000af9e00; 1 drivers
v0x6000009c2910 .array "skew_output", 3 0;
v0x6000009c2910_0 .net v0x6000009c2910 0, 7 0, v0x6000009da910_0; 1 drivers
v0x6000009c2910_1 .net v0x6000009c2910 1, 7 0, v0x6000009dabe0_0; 1 drivers
v0x6000009c2910_2 .net v0x6000009c2910 2, 7 0, v0x6000009daeb0_0; 1 drivers
v0x6000009c2910_3 .net v0x6000009c2910 3, 7 0, v0x6000009db180_0; 1 drivers
v0x6000009c29a0_0 .net "start", 0 0, v0x6000009bb720_0;  1 drivers
v0x6000009c2a30_0 .var "state", 2 0;
v0x6000009c2ac0_0 .var "state_next", 2 0;
v0x6000009c2b50_0 .net "weight_load_col", 1 0, v0x6000009b4c60_0;  1 drivers
v0x6000009c2be0_0 .net "weight_load_data", 31 0, L_0x600000af7520;  1 drivers
v0x6000009c2c70_0 .net "weight_load_en", 0 0, v0x6000009b4cf0_0;  1 drivers
E_0x600002ea23c0/0 .event anyedge, v0x6000009c2a30_0, v0x6000009c2130_0, v0x6000009c29a0_0, v0x6000009c2c70_0;
E_0x600002ea23c0/1 .event anyedge, v0x6000009c1f80_0, v0x6000009c2370_0;
E_0x600002ea23c0 .event/or E_0x600002ea23c0/0, E_0x600002ea23c0/1;
L_0x600000af99a0 .part v0x6000009b9170_0, 0, 8;
L_0x140098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000af9a40 .functor MUXZ 8, L_0x140098448, L_0x600000af99a0, v0x6000009b9290_0, C4<>;
L_0x600000af9ae0 .part v0x6000009b9170_0, 8, 8;
L_0x140098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000af9b80 .functor MUXZ 8, L_0x140098490, L_0x600000af9ae0, v0x6000009b9290_0, C4<>;
L_0x600000af9c20 .part v0x6000009b9170_0, 16, 8;
L_0x1400984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000af9cc0 .functor MUXZ 8, L_0x1400984d8, L_0x600000af9c20, v0x6000009b9290_0, C4<>;
L_0x600000af9d60 .part v0x6000009b9170_0, 24, 8;
L_0x140098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000af9e00 .functor MUXZ 8, L_0x140098520, L_0x600000af9d60, v0x6000009b9290_0, C4<>;
L_0x600000af9fe0 .part L_0x600000af7520, 0, 8;
L_0x600000afa800 .part L_0x600000af7520, 0, 8;
L_0x600000afb020 .part L_0x600000af7520, 0, 8;
L_0x600000afb840 .part L_0x600000af7520, 0, 8;
L_0x600000affa20 .part L_0x600000af7520, 8, 8;
L_0x600000aff3e0 .part L_0x600000af7520, 8, 8;
L_0x600000afec60 .part L_0x600000af7520, 8, 8;
L_0x600000afdd60 .part L_0x600000af7520, 8, 8;
L_0x600000afd680 .part L_0x600000af7520, 16, 8;
L_0x600000afcd20 .part L_0x600000af7520, 16, 8;
L_0x600000afe300 .part L_0x600000af7520, 16, 8;
L_0x600000af4500 .part L_0x600000af7520, 16, 8;
L_0x600000af4d20 .part L_0x600000af7520, 24, 8;
L_0x600000af5540 .part L_0x600000af7520, 24, 8;
L_0x600000af5d60 .part L_0x600000af7520, 24, 8;
L_0x600000af6580 .part L_0x600000af7520, 24, 8;
L_0x600000af6c60 .concat8 [ 32 32 32 32], L_0x6000010e5490, L_0x6000010e5500, L_0x6000010e5570, L_0x6000010e55e0;
L_0x600000af6d00 .cmp/eq 3, v0x6000009c2a30_0, L_0x14009a188;
L_0x600000af6da0 .cmp/eq 3, v0x6000009c2a30_0, L_0x14009a1d0;
L_0x600000af6e40 .cmp/eq 3, v0x6000009c2a30_0, L_0x14009a218;
L_0x600000af6ee0 .reduce/nor v0x6000009b4cf0_0;
L_0x600000af6f80 .cmp/ne 3, v0x6000009c2a30_0, L_0x14009a260;
L_0x600000af7020 .cmp/ne 3, v0x6000009c2a30_0, L_0x14009a2a8;
L_0x600000af70c0 .cmp/eq 3, v0x6000009c2a30_0, L_0x14009a2f0;
L_0x600000af7160 .cmp/eq 3, v0x6000009c2a30_0, L_0x14009a338;
L_0x600000af7200 .cmp/eq 3, v0x6000009c2a30_0, L_0x14009a3c8;
L_0x600000af72a0 .cmp/ge 16, v0x6000009c2130_0, L_0x14009a380;
L_0x600000af7340 .concat [ 16 16 0 0], v0x6000009c2130_0, L_0x14009a410;
L_0x600000af73e0 .arith/sum 32, L_0x14009b2b0, L_0x14009a458;
L_0x600000af7480 .cmp/gt 32, L_0x600000af73e0, L_0x600000af7340;
S_0x14feb0810 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x14feb0470;
 .timescale 0 0;
P_0x6000015e2700 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x6000015e2740 .param/l "col" 1 7 248, +C4<00>;
L_0x6000010e5110 .functor BUFZ 32, v0x6000009cbde0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14fe9dab0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14feb0810;
 .timescale 0 0;
v0x6000009da5b0 .array "delay_stages", 5 0, 31 0;
v0x6000009da640_0 .var/i "i", 31 0;
S_0x14fe988c0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x14feb0470;
 .timescale 0 0;
P_0x6000015e2680 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x6000015e26c0 .param/l "col" 1 7 248, +C4<01>;
L_0x6000010e51f0 .functor BUFZ 32, v0x6000009c53b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14fe6e620 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14fe988c0;
 .timescale 0 0;
v0x6000009da6d0 .array "delay_stages", 3 0, 31 0;
v0x6000009da760_0 .var/i "i", 31 0;
S_0x14fe6e1e0 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x14feb0470;
 .timescale 0 0;
P_0x6000015e2780 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x6000015e27c0 .param/l "col" 1 7 248, +C4<010>;
L_0x6000010e52d0 .functor BUFZ 32, v0x6000009c6910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14fe94070 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14fe6e1e0;
 .timescale 0 0;
v0x6000009da7f0 .array "delay_stages", 1 0, 31 0;
v0x6000009da880_0 .var/i "i", 31 0;
S_0x14fe91a20 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x14feb0470;
 .timescale 0 0;
P_0x6000015e2800 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x6000015e2840 .param/l "col" 1 7 248, +C4<011>;
L_0x6000010e53b0 .functor BUFZ 32, v0x6000009c7e70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14fe8f3d0 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x14fe91a20;
 .timescale 0 0;
L_0x6000010e5420 .functor BUFZ 32, L_0x6000010e53b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14fe8cd80 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x14feb0470;
 .timescale 0 0;
P_0x600002ea2640 .param/l "row" 1 7 142, +C4<00>;
v0x6000009da9a0_0 .net *"_ivl_1", 7 0, L_0x600000af99a0;  1 drivers
v0x6000009daa30_0 .net/2u *"_ivl_2", 7 0, L_0x140098448;  1 drivers
S_0x14fe8a730 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x14fe8cd80;
 .timescale 0 0;
v0x6000009da910_0 .var "out_reg", 7 0;
S_0x14fe880e0 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x14feb0470;
 .timescale 0 0;
P_0x600002ea26c0 .param/l "row" 1 7 142, +C4<01>;
v0x6000009dac70_0 .net *"_ivl_1", 7 0, L_0x600000af9ae0;  1 drivers
v0x6000009dad00_0 .net/2u *"_ivl_2", 7 0, L_0x140098490;  1 drivers
S_0x14fe85a90 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14fe880e0;
 .timescale 0 0;
v0x6000009daac0 .array "delay_stages", 0 0, 7 0;
v0x6000009dab50_0 .var/i "i", 31 0;
v0x6000009dabe0_0 .var "out_reg", 7 0;
S_0x14fe83440 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x14feb0470;
 .timescale 0 0;
P_0x600002ea2740 .param/l "row" 1 7 142, +C4<010>;
v0x6000009daf40_0 .net *"_ivl_1", 7 0, L_0x600000af9c20;  1 drivers
v0x6000009dafd0_0 .net/2u *"_ivl_2", 7 0, L_0x1400984d8;  1 drivers
S_0x14fe80df0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14fe83440;
 .timescale 0 0;
v0x6000009dad90 .array "delay_stages", 1 0, 7 0;
v0x6000009dae20_0 .var/i "i", 31 0;
v0x6000009daeb0_0 .var "out_reg", 7 0;
S_0x14fe7e7a0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x14feb0470;
 .timescale 0 0;
P_0x600002ea27c0 .param/l "row" 1 7 142, +C4<011>;
v0x6000009db210_0 .net *"_ivl_1", 7 0, L_0x600000af9d60;  1 drivers
v0x6000009db2a0_0 .net/2u *"_ivl_2", 7 0, L_0x140098520;  1 drivers
S_0x14fe7c150 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14fe7e7a0;
 .timescale 0 0;
v0x6000009db060 .array "delay_stages", 2 0, 7 0;
v0x6000009db0f0_0 .var/i "i", 31 0;
v0x6000009db180_0 .var "out_reg", 7 0;
S_0x14fe79b00 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x14feb0470;
 .timescale 0 0;
P_0x600002ea2600 .param/l "row" 1 7 213, +C4<00>;
S_0x14fe774b0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14fe79b00;
 .timescale 0 0;
P_0x600002ea2880 .param/l "col" 1 7 214, +C4<00>;
L_0x6000010e9f10 .functor AND 1, v0x6000009b4cf0_0, L_0x600000af9f40, C4<1>, C4<1>;
L_0x6000010e9dc0 .functor AND 1, L_0x600000afa120, v0x6000009bb720_0, C4<1>, C4<1>;
L_0x6000010e9e30 .functor OR 1, L_0x600000afa080, L_0x6000010e9dc0, C4<0>, C4<0>;
L_0x6000010e9ce0 .functor AND 1, L_0x14009a4a0, L_0x6000010e9e30, C4<1>, C4<1>;
L_0x6000010e9d50 .functor AND 1, L_0x6000010e9ce0, L_0x600000afa260, C4<1>, C4<1>;
v0x6000009dbe70_0 .net *"_ivl_0", 2 0, L_0x600000af9ea0;  1 drivers
L_0x140098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000009dbf00_0 .net/2u *"_ivl_11", 2 0, L_0x140098718;  1 drivers
v0x6000009d4000_0 .net *"_ivl_13", 0 0, L_0x600000afa080;  1 drivers
L_0x140098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009d4090_0 .net/2u *"_ivl_15", 2 0, L_0x140098760;  1 drivers
v0x6000009d4120_0 .net *"_ivl_17", 0 0, L_0x600000afa120;  1 drivers
v0x6000009d41b0_0 .net *"_ivl_20", 0 0, L_0x6000010e9dc0;  1 drivers
v0x6000009d4240_0 .net *"_ivl_22", 0 0, L_0x6000010e9e30;  1 drivers
v0x6000009d42d0_0 .net *"_ivl_24", 0 0, L_0x6000010e9ce0;  1 drivers
v0x6000009d4360_0 .net *"_ivl_25", 31 0, L_0x600000afa1c0;  1 drivers
L_0x1400987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009d43f0_0 .net *"_ivl_28", 15 0, L_0x1400987a8;  1 drivers
L_0x1400987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009d4480_0 .net/2u *"_ivl_29", 31 0, L_0x1400987f0;  1 drivers
L_0x140098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000009d4510_0 .net *"_ivl_3", 0 0, L_0x140098688;  1 drivers
v0x6000009d45a0_0 .net *"_ivl_31", 0 0, L_0x600000afa260;  1 drivers
L_0x1400986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009d4630_0 .net/2u *"_ivl_4", 2 0, L_0x1400986d0;  1 drivers
v0x6000009d46c0_0 .net *"_ivl_6", 0 0, L_0x600000af9f40;  1 drivers
v0x6000009d4750_0 .net "do_clear", 0 0, L_0x6000010e9d50;  1 drivers
v0x6000009d47e0_0 .net "load_weight", 0 0, L_0x6000010e9f10;  1 drivers
v0x6000009d4870_0 .net "weight_in", 7 0, L_0x600000af9fe0;  1 drivers
L_0x600000af9ea0 .concat [ 2 1 0 0], v0x6000009b4c60_0, L_0x140098688;
L_0x600000af9f40 .cmp/eq 3, L_0x600000af9ea0, L_0x1400986d0;
L_0x600000afa080 .cmp/eq 3, v0x6000009c2a30_0, L_0x140098718;
L_0x600000afa120 .cmp/eq 3, v0x6000009c2a30_0, L_0x140098760;
L_0x600000afa1c0 .concat [ 16 16 0 0], v0x6000009c2130_0, L_0x1400987a8;
L_0x600000afa260 .cmp/eq 32, L_0x600000afa1c0, L_0x1400987f0;
S_0x14fe74e60 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe774b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000015e2a00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000015e2a40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000009db330_0 .net *"_ivl_11", 0 0, L_0x600000afa4e0;  1 drivers
v0x6000009db3c0_0 .net *"_ivl_12", 15 0, L_0x600000afa580;  1 drivers
v0x6000009db450_0 .net/s *"_ivl_4", 15 0, L_0x600000afa300;  1 drivers
v0x6000009db4e0_0 .net/s *"_ivl_6", 15 0, L_0x600000afa3a0;  1 drivers
v0x6000009db570_0 .net/s "a_signed", 7 0, v0x6000009db720_0;  1 drivers
v0x6000009db600_0 .net "act_in", 7 0, L_0x6000010ea0d0;  alias, 1 drivers
v0x6000009db690_0 .var "act_out", 7 0;
v0x6000009db720_0 .var "act_reg", 7 0;
v0x6000009db7b0_0 .net "clear_acc", 0 0, L_0x6000010e9d50;  alias, 1 drivers
v0x6000009db840_0 .net "clk", 0 0, v0x6000009b60a0_0;  alias, 1 drivers
v0x6000009db8d0_0 .net "enable", 0 0, L_0x6000010e57a0;  alias, 1 drivers
v0x6000009db960_0 .net "load_weight", 0 0, L_0x6000010e9f10;  alias, 1 drivers
v0x6000009db9f0_0 .net/s "product", 15 0, L_0x600000afa440;  1 drivers
v0x6000009dba80_0 .net/s "product_ext", 31 0, L_0x600000afa620;  1 drivers
v0x6000009dbb10_0 .net "psum_in", 31 0, L_0x140098568;  alias, 1 drivers
v0x6000009dbba0_0 .var "psum_out", 31 0;
v0x6000009dbc30_0 .net "rst_n", 0 0, v0x6000009b6910_0;  alias, 1 drivers
v0x6000009dbcc0_0 .net/s "w_signed", 7 0, v0x6000009dbde0_0;  1 drivers
v0x6000009dbd50_0 .net "weight_in", 7 0, L_0x600000af9fe0;  alias, 1 drivers
v0x6000009dbde0_0 .var "weight_reg", 7 0;
L_0x600000afa300 .extend/s 16, v0x6000009db720_0;
L_0x600000afa3a0 .extend/s 16, v0x6000009dbde0_0;
L_0x600000afa440 .arith/mult 16, L_0x600000afa300, L_0x600000afa3a0;
L_0x600000afa4e0 .part L_0x600000afa440, 15, 1;
LS_0x600000afa580_0_0 .concat [ 1 1 1 1], L_0x600000afa4e0, L_0x600000afa4e0, L_0x600000afa4e0, L_0x600000afa4e0;
LS_0x600000afa580_0_4 .concat [ 1 1 1 1], L_0x600000afa4e0, L_0x600000afa4e0, L_0x600000afa4e0, L_0x600000afa4e0;
LS_0x600000afa580_0_8 .concat [ 1 1 1 1], L_0x600000afa4e0, L_0x600000afa4e0, L_0x600000afa4e0, L_0x600000afa4e0;
LS_0x600000afa580_0_12 .concat [ 1 1 1 1], L_0x600000afa4e0, L_0x600000afa4e0, L_0x600000afa4e0, L_0x600000afa4e0;
L_0x600000afa580 .concat [ 4 4 4 4], LS_0x600000afa580_0_0, LS_0x600000afa580_0_4, LS_0x600000afa580_0_8, LS_0x600000afa580_0_12;
L_0x600000afa620 .concat [ 16 16 0 0], L_0x600000afa440, L_0x600000afa580;
S_0x14fe72810 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14fe79b00;
 .timescale 0 0;
P_0x600002ea2a00 .param/l "col" 1 7 214, +C4<01>;
L_0x6000010e9b20 .functor AND 1, v0x6000009b4cf0_0, L_0x600000afa760, C4<1>, C4<1>;
L_0x6000010e9b90 .functor AND 1, L_0x600000afa940, v0x6000009bb720_0, C4<1>, C4<1>;
L_0x6000010e9a40 .functor OR 1, L_0x600000afa8a0, L_0x6000010e9b90, C4<0>, C4<0>;
L_0x6000010e9ab0 .functor AND 1, L_0x14009a4a0, L_0x6000010e9a40, C4<1>, C4<1>;
L_0x6000010e9960 .functor AND 1, L_0x6000010e9ab0, L_0x600000afaa80, C4<1>, C4<1>;
v0x6000009d5440_0 .net *"_ivl_0", 2 0, L_0x600000afa6c0;  1 drivers
L_0x1400988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000009d54d0_0 .net/2u *"_ivl_11", 2 0, L_0x1400988c8;  1 drivers
v0x6000009d5560_0 .net *"_ivl_13", 0 0, L_0x600000afa8a0;  1 drivers
L_0x140098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009d55f0_0 .net/2u *"_ivl_15", 2 0, L_0x140098910;  1 drivers
v0x6000009d5680_0 .net *"_ivl_17", 0 0, L_0x600000afa940;  1 drivers
v0x6000009d5710_0 .net *"_ivl_20", 0 0, L_0x6000010e9b90;  1 drivers
v0x6000009d57a0_0 .net *"_ivl_22", 0 0, L_0x6000010e9a40;  1 drivers
v0x6000009d5830_0 .net *"_ivl_24", 0 0, L_0x6000010e9ab0;  1 drivers
v0x6000009d58c0_0 .net *"_ivl_25", 31 0, L_0x600000afa9e0;  1 drivers
L_0x140098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009d5950_0 .net *"_ivl_28", 15 0, L_0x140098958;  1 drivers
L_0x1400989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009d59e0_0 .net/2u *"_ivl_29", 31 0, L_0x1400989a0;  1 drivers
L_0x140098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000009d5a70_0 .net *"_ivl_3", 0 0, L_0x140098838;  1 drivers
v0x6000009d5b00_0 .net *"_ivl_31", 0 0, L_0x600000afaa80;  1 drivers
L_0x140098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000009d5b90_0 .net/2u *"_ivl_4", 2 0, L_0x140098880;  1 drivers
v0x6000009d5c20_0 .net *"_ivl_6", 0 0, L_0x600000afa760;  1 drivers
v0x6000009d5cb0_0 .net "do_clear", 0 0, L_0x6000010e9960;  1 drivers
v0x6000009d5d40_0 .net "load_weight", 0 0, L_0x6000010e9b20;  1 drivers
v0x6000009d5dd0_0 .net "weight_in", 7 0, L_0x600000afa800;  1 drivers
L_0x600000afa6c0 .concat [ 2 1 0 0], v0x6000009b4c60_0, L_0x140098838;
L_0x600000afa760 .cmp/eq 3, L_0x600000afa6c0, L_0x140098880;
L_0x600000afa8a0 .cmp/eq 3, v0x6000009c2a30_0, L_0x1400988c8;
L_0x600000afa940 .cmp/eq 3, v0x6000009c2a30_0, L_0x140098910;
L_0x600000afa9e0 .concat [ 16 16 0 0], v0x6000009c2130_0, L_0x140098958;
L_0x600000afaa80 .cmp/eq 32, L_0x600000afa9e0, L_0x1400989a0;
S_0x14fe701c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe72810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000015e2a80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000015e2ac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000009d4900_0 .net *"_ivl_11", 0 0, L_0x600000afad00;  1 drivers
v0x6000009d4990_0 .net *"_ivl_12", 15 0, L_0x600000afada0;  1 drivers
v0x6000009d4a20_0 .net/s *"_ivl_4", 15 0, L_0x600000afab20;  1 drivers
v0x6000009d4ab0_0 .net/s *"_ivl_6", 15 0, L_0x600000afabc0;  1 drivers
v0x6000009d4b40_0 .net/s "a_signed", 7 0, v0x6000009d4cf0_0;  1 drivers
v0x6000009d4bd0_0 .net "act_in", 7 0, v0x6000009db690_0;  alias, 1 drivers
v0x6000009d4c60_0 .var "act_out", 7 0;
v0x6000009d4cf0_0 .var "act_reg", 7 0;
v0x6000009d4d80_0 .net "clear_acc", 0 0, L_0x6000010e9960;  alias, 1 drivers
v0x6000009d4e10_0 .net "clk", 0 0, v0x6000009b60a0_0;  alias, 1 drivers
v0x6000009d4ea0_0 .net "enable", 0 0, L_0x6000010e57a0;  alias, 1 drivers
v0x6000009d4f30_0 .net "load_weight", 0 0, L_0x6000010e9b20;  alias, 1 drivers
v0x6000009d4fc0_0 .net/s "product", 15 0, L_0x600000afac60;  1 drivers
v0x6000009d5050_0 .net/s "product_ext", 31 0, L_0x600000afae40;  1 drivers
v0x6000009d50e0_0 .net "psum_in", 31 0, L_0x1400985b0;  alias, 1 drivers
v0x6000009d5170_0 .var "psum_out", 31 0;
v0x6000009d5200_0 .net "rst_n", 0 0, v0x6000009b6910_0;  alias, 1 drivers
v0x6000009d5290_0 .net/s "w_signed", 7 0, v0x6000009d53b0_0;  1 drivers
v0x6000009d5320_0 .net "weight_in", 7 0, L_0x600000afa800;  alias, 1 drivers
v0x6000009d53b0_0 .var "weight_reg", 7 0;
L_0x600000afab20 .extend/s 16, v0x6000009d4cf0_0;
L_0x600000afabc0 .extend/s 16, v0x6000009d53b0_0;
L_0x600000afac60 .arith/mult 16, L_0x600000afab20, L_0x600000afabc0;
L_0x600000afad00 .part L_0x600000afac60, 15, 1;
LS_0x600000afada0_0_0 .concat [ 1 1 1 1], L_0x600000afad00, L_0x600000afad00, L_0x600000afad00, L_0x600000afad00;
LS_0x600000afada0_0_4 .concat [ 1 1 1 1], L_0x600000afad00, L_0x600000afad00, L_0x600000afad00, L_0x600000afad00;
LS_0x600000afada0_0_8 .concat [ 1 1 1 1], L_0x600000afad00, L_0x600000afad00, L_0x600000afad00, L_0x600000afad00;
LS_0x600000afada0_0_12 .concat [ 1 1 1 1], L_0x600000afad00, L_0x600000afad00, L_0x600000afad00, L_0x600000afad00;
L_0x600000afada0 .concat [ 4 4 4 4], LS_0x600000afada0_0_0, LS_0x600000afada0_0_4, LS_0x600000afada0_0_8, LS_0x600000afada0_0_12;
L_0x600000afae40 .concat [ 16 16 0 0], L_0x600000afac60, L_0x600000afada0;
S_0x14fe20760 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14fe79b00;
 .timescale 0 0;
P_0x600002ea2b00 .param/l "col" 1 7 214, +C4<010>;
L_0x6000010eaa00 .functor AND 1, v0x6000009b4cf0_0, L_0x600000afaf80, C4<1>, C4<1>;
L_0x6000010ea990 .functor AND 1, L_0x600000afb160, v0x6000009bb720_0, C4<1>, C4<1>;
L_0x6000010ea920 .functor OR 1, L_0x600000afb0c0, L_0x6000010ea990, C4<0>, C4<0>;
L_0x6000010e93b0 .functor AND 1, L_0x14009a4a0, L_0x6000010ea920, C4<1>, C4<1>;
L_0x6000010e8e00 .functor AND 1, L_0x6000010e93b0, L_0x600000afb2a0, C4<1>, C4<1>;
v0x6000009d69a0_0 .net *"_ivl_0", 3 0, L_0x600000afaee0;  1 drivers
L_0x140098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000009d6a30_0 .net/2u *"_ivl_11", 2 0, L_0x140098a78;  1 drivers
v0x6000009d6ac0_0 .net *"_ivl_13", 0 0, L_0x600000afb0c0;  1 drivers
L_0x140098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009d6b50_0 .net/2u *"_ivl_15", 2 0, L_0x140098ac0;  1 drivers
v0x6000009d6be0_0 .net *"_ivl_17", 0 0, L_0x600000afb160;  1 drivers
v0x6000009d6c70_0 .net *"_ivl_20", 0 0, L_0x6000010ea990;  1 drivers
v0x6000009d6d00_0 .net *"_ivl_22", 0 0, L_0x6000010ea920;  1 drivers
v0x6000009d6d90_0 .net *"_ivl_24", 0 0, L_0x6000010e93b0;  1 drivers
v0x6000009d6e20_0 .net *"_ivl_25", 31 0, L_0x600000afb200;  1 drivers
L_0x140098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009d6eb0_0 .net *"_ivl_28", 15 0, L_0x140098b08;  1 drivers
L_0x140098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009d6f40_0 .net/2u *"_ivl_29", 31 0, L_0x140098b50;  1 drivers
L_0x1400989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000009d6fd0_0 .net *"_ivl_3", 1 0, L_0x1400989e8;  1 drivers
v0x6000009d7060_0 .net *"_ivl_31", 0 0, L_0x600000afb2a0;  1 drivers
L_0x140098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000009d70f0_0 .net/2u *"_ivl_4", 3 0, L_0x140098a30;  1 drivers
v0x6000009d7180_0 .net *"_ivl_6", 0 0, L_0x600000afaf80;  1 drivers
v0x6000009d7210_0 .net "do_clear", 0 0, L_0x6000010e8e00;  1 drivers
v0x6000009d72a0_0 .net "load_weight", 0 0, L_0x6000010eaa00;  1 drivers
v0x6000009d7330_0 .net "weight_in", 7 0, L_0x600000afb020;  1 drivers
L_0x600000afaee0 .concat [ 2 2 0 0], v0x6000009b4c60_0, L_0x1400989e8;
L_0x600000afaf80 .cmp/eq 4, L_0x600000afaee0, L_0x140098a30;
L_0x600000afb0c0 .cmp/eq 3, v0x6000009c2a30_0, L_0x140098a78;
L_0x600000afb160 .cmp/eq 3, v0x6000009c2a30_0, L_0x140098ac0;
L_0x600000afb200 .concat [ 16 16 0 0], v0x6000009c2130_0, L_0x140098b08;
L_0x600000afb2a0 .cmp/eq 32, L_0x600000afb200, L_0x140098b50;
S_0x14fe208d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe20760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000015e2b00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000015e2b40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000009d5e60_0 .net *"_ivl_11", 0 0, L_0x600000afb520;  1 drivers
v0x6000009d5ef0_0 .net *"_ivl_12", 15 0, L_0x600000afb5c0;  1 drivers
v0x6000009d5f80_0 .net/s *"_ivl_4", 15 0, L_0x600000afb340;  1 drivers
v0x6000009d6010_0 .net/s *"_ivl_6", 15 0, L_0x600000afb3e0;  1 drivers
v0x6000009d60a0_0 .net/s "a_signed", 7 0, v0x6000009d6250_0;  1 drivers
v0x6000009d6130_0 .net "act_in", 7 0, v0x6000009d4c60_0;  alias, 1 drivers
v0x6000009d61c0_0 .var "act_out", 7 0;
v0x6000009d6250_0 .var "act_reg", 7 0;
v0x6000009d62e0_0 .net "clear_acc", 0 0, L_0x6000010e8e00;  alias, 1 drivers
v0x6000009d6370_0 .net "clk", 0 0, v0x6000009b60a0_0;  alias, 1 drivers
v0x6000009d6400_0 .net "enable", 0 0, L_0x6000010e57a0;  alias, 1 drivers
v0x6000009d6490_0 .net "load_weight", 0 0, L_0x6000010eaa00;  alias, 1 drivers
v0x6000009d6520_0 .net/s "product", 15 0, L_0x600000afb480;  1 drivers
v0x6000009d65b0_0 .net/s "product_ext", 31 0, L_0x600000afb660;  1 drivers
v0x6000009d6640_0 .net "psum_in", 31 0, L_0x1400985f8;  alias, 1 drivers
v0x6000009d66d0_0 .var "psum_out", 31 0;
v0x6000009d6760_0 .net "rst_n", 0 0, v0x6000009b6910_0;  alias, 1 drivers
v0x6000009d67f0_0 .net/s "w_signed", 7 0, v0x6000009d6910_0;  1 drivers
v0x6000009d6880_0 .net "weight_in", 7 0, L_0x600000afb020;  alias, 1 drivers
v0x6000009d6910_0 .var "weight_reg", 7 0;
L_0x600000afb340 .extend/s 16, v0x6000009d6250_0;
L_0x600000afb3e0 .extend/s 16, v0x6000009d6910_0;
L_0x600000afb480 .arith/mult 16, L_0x600000afb340, L_0x600000afb3e0;
L_0x600000afb520 .part L_0x600000afb480, 15, 1;
LS_0x600000afb5c0_0_0 .concat [ 1 1 1 1], L_0x600000afb520, L_0x600000afb520, L_0x600000afb520, L_0x600000afb520;
LS_0x600000afb5c0_0_4 .concat [ 1 1 1 1], L_0x600000afb520, L_0x600000afb520, L_0x600000afb520, L_0x600000afb520;
LS_0x600000afb5c0_0_8 .concat [ 1 1 1 1], L_0x600000afb520, L_0x600000afb520, L_0x600000afb520, L_0x600000afb520;
LS_0x600000afb5c0_0_12 .concat [ 1 1 1 1], L_0x600000afb520, L_0x600000afb520, L_0x600000afb520, L_0x600000afb520;
L_0x600000afb5c0 .concat [ 4 4 4 4], LS_0x600000afb5c0_0_0, LS_0x600000afb5c0_0_4, LS_0x600000afb5c0_0_8, LS_0x600000afb5c0_0_12;
L_0x600000afb660 .concat [ 16 16 0 0], L_0x600000afb480, L_0x600000afb5c0;
S_0x14fe0baa0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14fe79b00;
 .timescale 0 0;
P_0x600002ea29c0 .param/l "col" 1 7 214, +C4<011>;
L_0x6000010e80e0 .functor AND 1, v0x6000009b4cf0_0, L_0x600000afb7a0, C4<1>, C4<1>;
L_0x6000010e8f50 .functor AND 1, L_0x600000afb980, v0x6000009bb720_0, C4<1>, C4<1>;
L_0x6000010e8ee0 .functor OR 1, L_0x600000afb8e0, L_0x6000010e8f50, C4<0>, C4<0>;
L_0x6000010e8e70 .functor AND 1, L_0x14009a4a0, L_0x6000010e8ee0, C4<1>, C4<1>;
L_0x6000010e92d0 .functor AND 1, L_0x6000010e8e70, L_0x600000afbac0, C4<1>, C4<1>;
v0x6000009d7f00_0 .net *"_ivl_0", 3 0, L_0x600000afb700;  1 drivers
L_0x140098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000009d0000_0 .net/2u *"_ivl_11", 2 0, L_0x140098c28;  1 drivers
v0x6000009d0090_0 .net *"_ivl_13", 0 0, L_0x600000afb8e0;  1 drivers
L_0x140098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009d0120_0 .net/2u *"_ivl_15", 2 0, L_0x140098c70;  1 drivers
v0x6000009d01b0_0 .net *"_ivl_17", 0 0, L_0x600000afb980;  1 drivers
v0x6000009d0240_0 .net *"_ivl_20", 0 0, L_0x6000010e8f50;  1 drivers
v0x6000009d02d0_0 .net *"_ivl_22", 0 0, L_0x6000010e8ee0;  1 drivers
v0x6000009d0360_0 .net *"_ivl_24", 0 0, L_0x6000010e8e70;  1 drivers
v0x6000009d03f0_0 .net *"_ivl_25", 31 0, L_0x600000afba20;  1 drivers
L_0x140098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009d0480_0 .net *"_ivl_28", 15 0, L_0x140098cb8;  1 drivers
L_0x140098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009d0510_0 .net/2u *"_ivl_29", 31 0, L_0x140098d00;  1 drivers
L_0x140098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000009d05a0_0 .net *"_ivl_3", 1 0, L_0x140098b98;  1 drivers
v0x6000009d0630_0 .net *"_ivl_31", 0 0, L_0x600000afbac0;  1 drivers
L_0x140098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000009d06c0_0 .net/2u *"_ivl_4", 3 0, L_0x140098be0;  1 drivers
v0x6000009d0750_0 .net *"_ivl_6", 0 0, L_0x600000afb7a0;  1 drivers
v0x6000009d07e0_0 .net "do_clear", 0 0, L_0x6000010e92d0;  1 drivers
v0x6000009d0870_0 .net "load_weight", 0 0, L_0x6000010e80e0;  1 drivers
v0x6000009d0900_0 .net "weight_in", 7 0, L_0x600000afb840;  1 drivers
L_0x600000afb700 .concat [ 2 2 0 0], v0x6000009b4c60_0, L_0x140098b98;
L_0x600000afb7a0 .cmp/eq 4, L_0x600000afb700, L_0x140098be0;
L_0x600000afb8e0 .cmp/eq 3, v0x6000009c2a30_0, L_0x140098c28;
L_0x600000afb980 .cmp/eq 3, v0x6000009c2a30_0, L_0x140098c70;
L_0x600000afba20 .concat [ 16 16 0 0], v0x6000009c2130_0, L_0x140098cb8;
L_0x600000afbac0 .cmp/eq 32, L_0x600000afba20, L_0x140098d00;
S_0x14fe0bc10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe0baa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000015e2c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000015e2cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000009d73c0_0 .net *"_ivl_11", 0 0, L_0x600000afbd40;  1 drivers
v0x6000009d7450_0 .net *"_ivl_12", 15 0, L_0x600000afbde0;  1 drivers
v0x6000009d74e0_0 .net/s *"_ivl_4", 15 0, L_0x600000afbb60;  1 drivers
v0x6000009d7570_0 .net/s *"_ivl_6", 15 0, L_0x600000afbc00;  1 drivers
v0x6000009d7600_0 .net/s "a_signed", 7 0, v0x6000009d77b0_0;  1 drivers
v0x6000009d7690_0 .net "act_in", 7 0, v0x6000009d61c0_0;  alias, 1 drivers
v0x6000009d7720_0 .var "act_out", 7 0;
v0x6000009d77b0_0 .var "act_reg", 7 0;
v0x6000009d7840_0 .net "clear_acc", 0 0, L_0x6000010e92d0;  alias, 1 drivers
v0x6000009d78d0_0 .net "clk", 0 0, v0x6000009b60a0_0;  alias, 1 drivers
v0x6000009d7960_0 .net "enable", 0 0, L_0x6000010e57a0;  alias, 1 drivers
v0x6000009d79f0_0 .net "load_weight", 0 0, L_0x6000010e80e0;  alias, 1 drivers
v0x6000009d7a80_0 .net/s "product", 15 0, L_0x600000afbca0;  1 drivers
v0x6000009d7b10_0 .net/s "product_ext", 31 0, L_0x600000afbe80;  1 drivers
v0x6000009d7ba0_0 .net "psum_in", 31 0, L_0x140098640;  alias, 1 drivers
v0x6000009d7c30_0 .var "psum_out", 31 0;
v0x6000009d7cc0_0 .net "rst_n", 0 0, v0x6000009b6910_0;  alias, 1 drivers
v0x6000009d7d50_0 .net/s "w_signed", 7 0, v0x6000009d7e70_0;  1 drivers
v0x6000009d7de0_0 .net "weight_in", 7 0, L_0x600000afb840;  alias, 1 drivers
v0x6000009d7e70_0 .var "weight_reg", 7 0;
L_0x600000afbb60 .extend/s 16, v0x6000009d77b0_0;
L_0x600000afbc00 .extend/s 16, v0x6000009d7e70_0;
L_0x600000afbca0 .arith/mult 16, L_0x600000afbb60, L_0x600000afbc00;
L_0x600000afbd40 .part L_0x600000afbca0, 15, 1;
LS_0x600000afbde0_0_0 .concat [ 1 1 1 1], L_0x600000afbd40, L_0x600000afbd40, L_0x600000afbd40, L_0x600000afbd40;
LS_0x600000afbde0_0_4 .concat [ 1 1 1 1], L_0x600000afbd40, L_0x600000afbd40, L_0x600000afbd40, L_0x600000afbd40;
LS_0x600000afbde0_0_8 .concat [ 1 1 1 1], L_0x600000afbd40, L_0x600000afbd40, L_0x600000afbd40, L_0x600000afbd40;
LS_0x600000afbde0_0_12 .concat [ 1 1 1 1], L_0x600000afbd40, L_0x600000afbd40, L_0x600000afbd40, L_0x600000afbd40;
L_0x600000afbde0 .concat [ 4 4 4 4], LS_0x600000afbde0_0_0, LS_0x600000afbde0_0_4, LS_0x600000afbde0_0_8, LS_0x600000afbde0_0_12;
L_0x600000afbe80 .concat [ 16 16 0 0], L_0x600000afbca0, L_0x600000afbde0;
S_0x14fe19c40 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x14feb0470;
 .timescale 0 0;
P_0x600002ea2cc0 .param/l "row" 1 7 213, +C4<01>;
S_0x14fe19db0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14fe19c40;
 .timescale 0 0;
P_0x600002ea2d40 .param/l "col" 1 7 214, +C4<00>;
L_0x6000010eb410 .functor AND 1, v0x6000009b4cf0_0, L_0x600000affb60, C4<1>, C4<1>;
L_0x6000010eb4f0 .functor AND 1, L_0x600000affe80, v0x6000009bb720_0, C4<1>, C4<1>;
L_0x6000010eb560 .functor OR 1, L_0x600000aff7a0, L_0x6000010eb4f0, C4<0>, C4<0>;
L_0x6000010eb5d0 .functor AND 1, L_0x14009a4a0, L_0x6000010eb560, C4<1>, C4<1>;
L_0x6000010eb640 .functor AND 1, L_0x6000010eb5d0, L_0x600000affd40, C4<1>, C4<1>;
v0x6000009d14d0_0 .net *"_ivl_0", 2 0, L_0x600000afbf20;  1 drivers
L_0x140098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000009d1560_0 .net/2u *"_ivl_11", 2 0, L_0x140098dd8;  1 drivers
v0x6000009d15f0_0 .net *"_ivl_13", 0 0, L_0x600000aff7a0;  1 drivers
L_0x140098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009d1680_0 .net/2u *"_ivl_15", 2 0, L_0x140098e20;  1 drivers
v0x6000009d1710_0 .net *"_ivl_17", 0 0, L_0x600000affe80;  1 drivers
v0x6000009d17a0_0 .net *"_ivl_20", 0 0, L_0x6000010eb4f0;  1 drivers
v0x6000009d1830_0 .net *"_ivl_22", 0 0, L_0x6000010eb560;  1 drivers
v0x6000009d18c0_0 .net *"_ivl_24", 0 0, L_0x6000010eb5d0;  1 drivers
v0x6000009d1950_0 .net *"_ivl_25", 31 0, L_0x600000aff660;  1 drivers
L_0x140098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009d19e0_0 .net *"_ivl_28", 15 0, L_0x140098e68;  1 drivers
L_0x140098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009d1a70_0 .net/2u *"_ivl_29", 31 0, L_0x140098eb0;  1 drivers
L_0x140098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000009d1b00_0 .net *"_ivl_3", 0 0, L_0x140098d48;  1 drivers
v0x6000009d1b90_0 .net *"_ivl_31", 0 0, L_0x600000affd40;  1 drivers
L_0x140098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009d1c20_0 .net/2u *"_ivl_4", 2 0, L_0x140098d90;  1 drivers
v0x6000009d1cb0_0 .net *"_ivl_6", 0 0, L_0x600000affb60;  1 drivers
v0x6000009d1d40_0 .net "do_clear", 0 0, L_0x6000010eb640;  1 drivers
v0x6000009d1dd0_0 .net "load_weight", 0 0, L_0x6000010eb410;  1 drivers
v0x6000009d1e60_0 .net "weight_in", 7 0, L_0x600000affa20;  1 drivers
L_0x600000afbf20 .concat [ 2 1 0 0], v0x6000009b4c60_0, L_0x140098d48;
L_0x600000affb60 .cmp/eq 3, L_0x600000afbf20, L_0x140098d90;
L_0x600000aff7a0 .cmp/eq 3, v0x6000009c2a30_0, L_0x140098dd8;
L_0x600000affe80 .cmp/eq 3, v0x6000009c2a30_0, L_0x140098e20;
L_0x600000aff660 .concat [ 16 16 0 0], v0x6000009c2130_0, L_0x140098e68;
L_0x600000affd40 .cmp/eq 32, L_0x600000aff660, L_0x140098eb0;
S_0x14fe1c0a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe19db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000015e2d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000015e2d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000009d0990_0 .net *"_ivl_11", 0 0, L_0x600000affac0;  1 drivers
v0x6000009d0a20_0 .net *"_ivl_12", 15 0, L_0x600000aff2a0;  1 drivers
v0x6000009d0ab0_0 .net/s *"_ivl_4", 15 0, L_0x600000aff520;  1 drivers
v0x6000009d0b40_0 .net/s *"_ivl_6", 15 0, L_0x600000affc00;  1 drivers
v0x6000009d0bd0_0 .net/s "a_signed", 7 0, v0x6000009d0d80_0;  1 drivers
v0x6000009d0c60_0 .net "act_in", 7 0, L_0x6000010e9f80;  alias, 1 drivers
v0x6000009d0cf0_0 .var "act_out", 7 0;
v0x6000009d0d80_0 .var "act_reg", 7 0;
v0x6000009d0e10_0 .net "clear_acc", 0 0, L_0x6000010eb640;  alias, 1 drivers
v0x6000009d0ea0_0 .net "clk", 0 0, v0x6000009b60a0_0;  alias, 1 drivers
v0x6000009d0f30_0 .net "enable", 0 0, L_0x6000010e57a0;  alias, 1 drivers
v0x6000009d0fc0_0 .net "load_weight", 0 0, L_0x6000010eb410;  alias, 1 drivers
v0x6000009d1050_0 .net/s "product", 15 0, L_0x600000aff200;  1 drivers
v0x6000009d10e0_0 .net/s "product_ext", 31 0, L_0x600000aff980;  1 drivers
v0x6000009d1170_0 .net "psum_in", 31 0, v0x6000009dbba0_0;  alias, 1 drivers
v0x6000009d1200_0 .var "psum_out", 31 0;
v0x6000009d1290_0 .net "rst_n", 0 0, v0x6000009b6910_0;  alias, 1 drivers
v0x6000009d1320_0 .net/s "w_signed", 7 0, v0x6000009d1440_0;  1 drivers
v0x6000009d13b0_0 .net "weight_in", 7 0, L_0x600000affa20;  alias, 1 drivers
v0x6000009d1440_0 .var "weight_reg", 7 0;
L_0x600000aff520 .extend/s 16, v0x6000009d0d80_0;
L_0x600000affc00 .extend/s 16, v0x6000009d1440_0;
L_0x600000aff200 .arith/mult 16, L_0x600000aff520, L_0x600000affc00;
L_0x600000affac0 .part L_0x600000aff200, 15, 1;
LS_0x600000aff2a0_0_0 .concat [ 1 1 1 1], L_0x600000affac0, L_0x600000affac0, L_0x600000affac0, L_0x600000affac0;
LS_0x600000aff2a0_0_4 .concat [ 1 1 1 1], L_0x600000affac0, L_0x600000affac0, L_0x600000affac0, L_0x600000affac0;
LS_0x600000aff2a0_0_8 .concat [ 1 1 1 1], L_0x600000affac0, L_0x600000affac0, L_0x600000affac0, L_0x600000affac0;
LS_0x600000aff2a0_0_12 .concat [ 1 1 1 1], L_0x600000affac0, L_0x600000affac0, L_0x600000affac0, L_0x600000affac0;
L_0x600000aff2a0 .concat [ 4 4 4 4], LS_0x600000aff2a0_0_0, LS_0x600000aff2a0_0_4, LS_0x600000aff2a0_0_8, LS_0x600000aff2a0_0_12;
L_0x600000aff980 .concat [ 16 16 0 0], L_0x600000aff200, L_0x600000aff2a0;
S_0x14fe1c210 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14fe19c40;
 .timescale 0 0;
P_0x600002ea2980 .param/l "col" 1 7 214, +C4<01>;
L_0x6000010eb790 .functor AND 1, v0x6000009b4cf0_0, L_0x600000aff840, C4<1>, C4<1>;
L_0x6000010eb800 .functor AND 1, L_0x600000aff480, v0x6000009bb720_0, C4<1>, C4<1>;
L_0x6000010eb870 .functor OR 1, L_0x600000aff700, L_0x6000010eb800, C4<0>, C4<0>;
L_0x6000010eb8e0 .functor AND 1, L_0x14009a4a0, L_0x6000010eb870, C4<1>, C4<1>;
L_0x6000010eb950 .functor AND 1, L_0x6000010eb8e0, L_0x600000aff0c0, C4<1>, C4<1>;
v0x6000009d2a30_0 .net *"_ivl_0", 2 0, L_0x600000aff340;  1 drivers
L_0x140098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000009d2ac0_0 .net/2u *"_ivl_11", 2 0, L_0x140098f88;  1 drivers
v0x6000009d2b50_0 .net *"_ivl_13", 0 0, L_0x600000aff700;  1 drivers
L_0x140098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009d2be0_0 .net/2u *"_ivl_15", 2 0, L_0x140098fd0;  1 drivers
v0x6000009d2c70_0 .net *"_ivl_17", 0 0, L_0x600000aff480;  1 drivers
v0x6000009d2d00_0 .net *"_ivl_20", 0 0, L_0x6000010eb800;  1 drivers
v0x6000009d2d90_0 .net *"_ivl_22", 0 0, L_0x6000010eb870;  1 drivers
v0x6000009d2e20_0 .net *"_ivl_24", 0 0, L_0x6000010eb8e0;  1 drivers
v0x6000009d2eb0_0 .net *"_ivl_25", 31 0, L_0x600000aff5c0;  1 drivers
L_0x140099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009d2f40_0 .net *"_ivl_28", 15 0, L_0x140099018;  1 drivers
L_0x140099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009d2fd0_0 .net/2u *"_ivl_29", 31 0, L_0x140099060;  1 drivers
L_0x140098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000009d3060_0 .net *"_ivl_3", 0 0, L_0x140098ef8;  1 drivers
v0x6000009d30f0_0 .net *"_ivl_31", 0 0, L_0x600000aff0c0;  1 drivers
L_0x140098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000009d3180_0 .net/2u *"_ivl_4", 2 0, L_0x140098f40;  1 drivers
v0x6000009d3210_0 .net *"_ivl_6", 0 0, L_0x600000aff840;  1 drivers
v0x6000009d32a0_0 .net "do_clear", 0 0, L_0x6000010eb950;  1 drivers
v0x6000009d3330_0 .net "load_weight", 0 0, L_0x6000010eb790;  1 drivers
v0x6000009d33c0_0 .net "weight_in", 7 0, L_0x600000aff3e0;  1 drivers
L_0x600000aff340 .concat [ 2 1 0 0], v0x6000009b4c60_0, L_0x140098ef8;
L_0x600000aff840 .cmp/eq 3, L_0x600000aff340, L_0x140098f40;
L_0x600000aff700 .cmp/eq 3, v0x6000009c2a30_0, L_0x140098f88;
L_0x600000aff480 .cmp/eq 3, v0x6000009c2a30_0, L_0x140098fd0;
L_0x600000aff5c0 .concat [ 16 16 0 0], v0x6000009c2130_0, L_0x140099018;
L_0x600000aff0c0 .cmp/eq 32, L_0x600000aff5c0, L_0x140099060;
S_0x14fe0ff40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe1c210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000015e2d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000015e2dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000009d1ef0_0 .net *"_ivl_11", 0 0, L_0x600000afee40;  1 drivers
v0x6000009d1f80_0 .net *"_ivl_12", 15 0, L_0x600000afeee0;  1 drivers
v0x6000009d2010_0 .net/s *"_ivl_4", 15 0, L_0x600000aff160;  1 drivers
v0x6000009d20a0_0 .net/s *"_ivl_6", 15 0, L_0x600000afef80;  1 drivers
v0x6000009d2130_0 .net/s "a_signed", 7 0, v0x6000009d22e0_0;  1 drivers
v0x6000009d21c0_0 .net "act_in", 7 0, v0x6000009d0cf0_0;  alias, 1 drivers
v0x6000009d2250_0 .var "act_out", 7 0;
v0x6000009d22e0_0 .var "act_reg", 7 0;
v0x6000009d2370_0 .net "clear_acc", 0 0, L_0x6000010eb950;  alias, 1 drivers
v0x6000009d2400_0 .net "clk", 0 0, v0x6000009b60a0_0;  alias, 1 drivers
v0x6000009d2490_0 .net "enable", 0 0, L_0x6000010e57a0;  alias, 1 drivers
v0x6000009d2520_0 .net "load_weight", 0 0, L_0x6000010eb790;  alias, 1 drivers
v0x6000009d25b0_0 .net/s "product", 15 0, L_0x600000aff020;  1 drivers
v0x6000009d2640_0 .net/s "product_ext", 31 0, L_0x600000afed00;  1 drivers
v0x6000009d26d0_0 .net "psum_in", 31 0, v0x6000009d5170_0;  alias, 1 drivers
v0x6000009d2760_0 .var "psum_out", 31 0;
v0x6000009d27f0_0 .net "rst_n", 0 0, v0x6000009b6910_0;  alias, 1 drivers
v0x6000009d2880_0 .net/s "w_signed", 7 0, v0x6000009d29a0_0;  1 drivers
v0x6000009d2910_0 .net "weight_in", 7 0, L_0x600000aff3e0;  alias, 1 drivers
v0x6000009d29a0_0 .var "weight_reg", 7 0;
L_0x600000aff160 .extend/s 16, v0x6000009d22e0_0;
L_0x600000afef80 .extend/s 16, v0x6000009d29a0_0;
L_0x600000aff020 .arith/mult 16, L_0x600000aff160, L_0x600000afef80;
L_0x600000afee40 .part L_0x600000aff020, 15, 1;
LS_0x600000afeee0_0_0 .concat [ 1 1 1 1], L_0x600000afee40, L_0x600000afee40, L_0x600000afee40, L_0x600000afee40;
LS_0x600000afeee0_0_4 .concat [ 1 1 1 1], L_0x600000afee40, L_0x600000afee40, L_0x600000afee40, L_0x600000afee40;
LS_0x600000afeee0_0_8 .concat [ 1 1 1 1], L_0x600000afee40, L_0x600000afee40, L_0x600000afee40, L_0x600000afee40;
LS_0x600000afeee0_0_12 .concat [ 1 1 1 1], L_0x600000afee40, L_0x600000afee40, L_0x600000afee40, L_0x600000afee40;
L_0x600000afeee0 .concat [ 4 4 4 4], LS_0x600000afeee0_0_0, LS_0x600000afeee0_0_4, LS_0x600000afeee0_0_8, LS_0x600000afeee0_0_12;
L_0x600000afed00 .concat [ 16 16 0 0], L_0x600000aff020, L_0x600000afeee0;
S_0x14fe100b0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14fe19c40;
 .timescale 0 0;
P_0x600002ea2f00 .param/l "col" 1 7 214, +C4<010>;
L_0x6000010ebaa0 .functor AND 1, v0x6000009b4cf0_0, L_0x600000afebc0, C4<1>, C4<1>;
L_0x6000010eb480 .functor AND 1, L_0x600000afeb20, v0x6000009bb720_0, C4<1>, C4<1>;
L_0x6000010ebb10 .functor OR 1, L_0x600000afea80, L_0x6000010eb480, C4<0>, C4<0>;
L_0x6000010ebb80 .functor AND 1, L_0x14009a4a0, L_0x6000010ebb10, C4<1>, C4<1>;
L_0x6000010ebbf0 .functor AND 1, L_0x6000010ebb80, L_0x600000afe9e0, C4<1>, C4<1>;
v0x6000009cc000_0 .net *"_ivl_0", 3 0, L_0x600000afeda0;  1 drivers
L_0x140099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000009cc090_0 .net/2u *"_ivl_11", 2 0, L_0x140099138;  1 drivers
v0x6000009cc120_0 .net *"_ivl_13", 0 0, L_0x600000afea80;  1 drivers
L_0x140099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009cc1b0_0 .net/2u *"_ivl_15", 2 0, L_0x140099180;  1 drivers
v0x6000009cc240_0 .net *"_ivl_17", 0 0, L_0x600000afeb20;  1 drivers
v0x6000009cc2d0_0 .net *"_ivl_20", 0 0, L_0x6000010eb480;  1 drivers
v0x6000009cc360_0 .net *"_ivl_22", 0 0, L_0x6000010ebb10;  1 drivers
v0x6000009cc3f0_0 .net *"_ivl_24", 0 0, L_0x6000010ebb80;  1 drivers
v0x6000009cc480_0 .net *"_ivl_25", 31 0, L_0x600000afe940;  1 drivers
L_0x1400991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009cc510_0 .net *"_ivl_28", 15 0, L_0x1400991c8;  1 drivers
L_0x140099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009cc5a0_0 .net/2u *"_ivl_29", 31 0, L_0x140099210;  1 drivers
L_0x1400990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000009cc630_0 .net *"_ivl_3", 1 0, L_0x1400990a8;  1 drivers
v0x6000009cc6c0_0 .net *"_ivl_31", 0 0, L_0x600000afe9e0;  1 drivers
L_0x1400990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000009cc750_0 .net/2u *"_ivl_4", 3 0, L_0x1400990f0;  1 drivers
v0x6000009cc7e0_0 .net *"_ivl_6", 0 0, L_0x600000afebc0;  1 drivers
v0x6000009cc870_0 .net "do_clear", 0 0, L_0x6000010ebbf0;  1 drivers
v0x6000009cc900_0 .net "load_weight", 0 0, L_0x6000010ebaa0;  1 drivers
v0x6000009cc990_0 .net "weight_in", 7 0, L_0x600000afec60;  1 drivers
L_0x600000afeda0 .concat [ 2 2 0 0], v0x6000009b4c60_0, L_0x1400990a8;
L_0x600000afebc0 .cmp/eq 4, L_0x600000afeda0, L_0x1400990f0;
L_0x600000afea80 .cmp/eq 3, v0x6000009c2a30_0, L_0x140099138;
L_0x600000afeb20 .cmp/eq 3, v0x6000009c2a30_0, L_0x140099180;
L_0x600000afe940 .concat [ 16 16 0 0], v0x6000009c2130_0, L_0x1400991c8;
L_0x600000afe9e0 .cmp/eq 32, L_0x600000afe940, L_0x140099210;
S_0x14fe04b10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe100b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000015e2e80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000015e2ec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000009d3450_0 .net *"_ivl_11", 0 0, L_0x600000afe1c0;  1 drivers
v0x6000009d34e0_0 .net *"_ivl_12", 15 0, L_0x600000afdfe0;  1 drivers
v0x6000009d3570_0 .net/s *"_ivl_4", 15 0, L_0x600000afe620;  1 drivers
v0x6000009d3600_0 .net/s *"_ivl_6", 15 0, L_0x600000afe6c0;  1 drivers
v0x6000009d3690_0 .net/s "a_signed", 7 0, v0x6000009d3840_0;  1 drivers
v0x6000009d3720_0 .net "act_in", 7 0, v0x6000009d2250_0;  alias, 1 drivers
v0x6000009d37b0_0 .var "act_out", 7 0;
v0x6000009d3840_0 .var "act_reg", 7 0;
v0x6000009d38d0_0 .net "clear_acc", 0 0, L_0x6000010ebbf0;  alias, 1 drivers
v0x6000009d3960_0 .net "clk", 0 0, v0x6000009b60a0_0;  alias, 1 drivers
v0x6000009d39f0_0 .net "enable", 0 0, L_0x6000010e57a0;  alias, 1 drivers
v0x6000009d3a80_0 .net "load_weight", 0 0, L_0x6000010ebaa0;  alias, 1 drivers
v0x6000009d3b10_0 .net/s "product", 15 0, L_0x600000afe120;  1 drivers
v0x6000009d3ba0_0 .net/s "product_ext", 31 0, L_0x600000afe080;  1 drivers
v0x6000009d3c30_0 .net "psum_in", 31 0, v0x6000009d66d0_0;  alias, 1 drivers
v0x6000009d3cc0_0 .var "psum_out", 31 0;
v0x6000009d3d50_0 .net "rst_n", 0 0, v0x6000009b6910_0;  alias, 1 drivers
v0x6000009d3de0_0 .net/s "w_signed", 7 0, v0x6000009d3f00_0;  1 drivers
v0x6000009d3e70_0 .net "weight_in", 7 0, L_0x600000afec60;  alias, 1 drivers
v0x6000009d3f00_0 .var "weight_reg", 7 0;
L_0x600000afe620 .extend/s 16, v0x6000009d3840_0;
L_0x600000afe6c0 .extend/s 16, v0x6000009d3f00_0;
L_0x600000afe120 .arith/mult 16, L_0x600000afe620, L_0x600000afe6c0;
L_0x600000afe1c0 .part L_0x600000afe120, 15, 1;
LS_0x600000afdfe0_0_0 .concat [ 1 1 1 1], L_0x600000afe1c0, L_0x600000afe1c0, L_0x600000afe1c0, L_0x600000afe1c0;
LS_0x600000afdfe0_0_4 .concat [ 1 1 1 1], L_0x600000afe1c0, L_0x600000afe1c0, L_0x600000afe1c0, L_0x600000afe1c0;
LS_0x600000afdfe0_0_8 .concat [ 1 1 1 1], L_0x600000afe1c0, L_0x600000afe1c0, L_0x600000afe1c0, L_0x600000afe1c0;
LS_0x600000afdfe0_0_12 .concat [ 1 1 1 1], L_0x600000afe1c0, L_0x600000afe1c0, L_0x600000afe1c0, L_0x600000afe1c0;
L_0x600000afdfe0 .concat [ 4 4 4 4], LS_0x600000afdfe0_0_0, LS_0x600000afdfe0_0_4, LS_0x600000afdfe0_0_8, LS_0x600000afdfe0_0_12;
L_0x600000afe080 .concat [ 16 16 0 0], L_0x600000afe120, L_0x600000afdfe0;
S_0x14fe04c80 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14fe19c40;
 .timescale 0 0;
P_0x600002ea3000 .param/l "col" 1 7 214, +C4<011>;
L_0x6000010ebd40 .functor AND 1, v0x6000009b4cf0_0, L_0x600000afdf40, C4<1>, C4<1>;
L_0x6000010ebdb0 .functor AND 1, L_0x600000afdc20, v0x6000009bb720_0, C4<1>, C4<1>;
L_0x6000010ebe20 .functor OR 1, L_0x600000afde00, L_0x6000010ebdb0, C4<0>, C4<0>;
L_0x6000010ebe90 .functor AND 1, L_0x14009a4a0, L_0x6000010ebe20, C4<1>, C4<1>;
L_0x6000010ebf00 .functor AND 1, L_0x6000010ebe90, L_0x600000afdae0, C4<1>, C4<1>;
v0x6000009cd560_0 .net *"_ivl_0", 3 0, L_0x600000afdea0;  1 drivers
L_0x1400992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000009cd5f0_0 .net/2u *"_ivl_11", 2 0, L_0x1400992e8;  1 drivers
v0x6000009cd680_0 .net *"_ivl_13", 0 0, L_0x600000afde00;  1 drivers
L_0x140099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009cd710_0 .net/2u *"_ivl_15", 2 0, L_0x140099330;  1 drivers
v0x6000009cd7a0_0 .net *"_ivl_17", 0 0, L_0x600000afdc20;  1 drivers
v0x6000009cd830_0 .net *"_ivl_20", 0 0, L_0x6000010ebdb0;  1 drivers
v0x6000009cd8c0_0 .net *"_ivl_22", 0 0, L_0x6000010ebe20;  1 drivers
v0x6000009cd950_0 .net *"_ivl_24", 0 0, L_0x6000010ebe90;  1 drivers
v0x6000009cd9e0_0 .net *"_ivl_25", 31 0, L_0x600000afdcc0;  1 drivers
L_0x140099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009cda70_0 .net *"_ivl_28", 15 0, L_0x140099378;  1 drivers
L_0x1400993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009cdb00_0 .net/2u *"_ivl_29", 31 0, L_0x1400993c0;  1 drivers
L_0x140099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000009cdb90_0 .net *"_ivl_3", 1 0, L_0x140099258;  1 drivers
v0x6000009cdc20_0 .net *"_ivl_31", 0 0, L_0x600000afdae0;  1 drivers
L_0x1400992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000009cdcb0_0 .net/2u *"_ivl_4", 3 0, L_0x1400992a0;  1 drivers
v0x6000009cdd40_0 .net *"_ivl_6", 0 0, L_0x600000afdf40;  1 drivers
v0x6000009cddd0_0 .net "do_clear", 0 0, L_0x6000010ebf00;  1 drivers
v0x6000009cde60_0 .net "load_weight", 0 0, L_0x6000010ebd40;  1 drivers
v0x6000009cdef0_0 .net "weight_in", 7 0, L_0x600000afdd60;  1 drivers
L_0x600000afdea0 .concat [ 2 2 0 0], v0x6000009b4c60_0, L_0x140099258;
L_0x600000afdf40 .cmp/eq 4, L_0x600000afdea0, L_0x1400992a0;
L_0x600000afde00 .cmp/eq 3, v0x6000009c2a30_0, L_0x1400992e8;
L_0x600000afdc20 .cmp/eq 3, v0x6000009c2a30_0, L_0x140099330;
L_0x600000afdcc0 .concat [ 16 16 0 0], v0x6000009c2130_0, L_0x140099378;
L_0x600000afdae0 .cmp/eq 32, L_0x600000afdcc0, L_0x1400993c0;
S_0x14fe16100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe04c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000015e2b80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000015e2bc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000009cca20_0 .net *"_ivl_11", 0 0, L_0x600000afd860;  1 drivers
v0x6000009ccab0_0 .net *"_ivl_12", 15 0, L_0x600000afd900;  1 drivers
v0x6000009ccb40_0 .net/s *"_ivl_4", 15 0, L_0x600000afdb80;  1 drivers
v0x6000009ccbd0_0 .net/s *"_ivl_6", 15 0, L_0x600000afd9a0;  1 drivers
v0x6000009ccc60_0 .net/s "a_signed", 7 0, v0x6000009cce10_0;  1 drivers
v0x6000009cccf0_0 .net "act_in", 7 0, v0x6000009d37b0_0;  alias, 1 drivers
v0x6000009ccd80_0 .var "act_out", 7 0;
v0x6000009cce10_0 .var "act_reg", 7 0;
v0x6000009ccea0_0 .net "clear_acc", 0 0, L_0x6000010ebf00;  alias, 1 drivers
v0x6000009ccf30_0 .net "clk", 0 0, v0x6000009b60a0_0;  alias, 1 drivers
v0x6000009ccfc0_0 .net "enable", 0 0, L_0x6000010e57a0;  alias, 1 drivers
v0x6000009cd050_0 .net "load_weight", 0 0, L_0x6000010ebd40;  alias, 1 drivers
v0x6000009cd0e0_0 .net/s "product", 15 0, L_0x600000afda40;  1 drivers
v0x6000009cd170_0 .net/s "product_ext", 31 0, L_0x600000afd720;  1 drivers
v0x6000009cd200_0 .net "psum_in", 31 0, v0x6000009d7c30_0;  alias, 1 drivers
v0x6000009cd290_0 .var "psum_out", 31 0;
v0x6000009cd320_0 .net "rst_n", 0 0, v0x6000009b6910_0;  alias, 1 drivers
v0x6000009cd3b0_0 .net/s "w_signed", 7 0, v0x6000009cd4d0_0;  1 drivers
v0x6000009cd440_0 .net "weight_in", 7 0, L_0x600000afdd60;  alias, 1 drivers
v0x6000009cd4d0_0 .var "weight_reg", 7 0;
L_0x600000afdb80 .extend/s 16, v0x6000009cce10_0;
L_0x600000afd9a0 .extend/s 16, v0x6000009cd4d0_0;
L_0x600000afda40 .arith/mult 16, L_0x600000afdb80, L_0x600000afd9a0;
L_0x600000afd860 .part L_0x600000afda40, 15, 1;
LS_0x600000afd900_0_0 .concat [ 1 1 1 1], L_0x600000afd860, L_0x600000afd860, L_0x600000afd860, L_0x600000afd860;
LS_0x600000afd900_0_4 .concat [ 1 1 1 1], L_0x600000afd860, L_0x600000afd860, L_0x600000afd860, L_0x600000afd860;
LS_0x600000afd900_0_8 .concat [ 1 1 1 1], L_0x600000afd860, L_0x600000afd860, L_0x600000afd860, L_0x600000afd860;
LS_0x600000afd900_0_12 .concat [ 1 1 1 1], L_0x600000afd860, L_0x600000afd860, L_0x600000afd860, L_0x600000afd860;
L_0x600000afd900 .concat [ 4 4 4 4], LS_0x600000afd900_0_0, LS_0x600000afd900_0_4, LS_0x600000afd900_0_8, LS_0x600000afd900_0_12;
L_0x600000afd720 .concat [ 16 16 0 0], L_0x600000afda40, L_0x600000afd900;
S_0x14fe16270 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x14feb0470;
 .timescale 0 0;
P_0x600002ea3100 .param/l "row" 1 7 213, +C4<010>;
S_0x14fe9ab30 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14fe16270;
 .timescale 0 0;
P_0x600002ea3180 .param/l "col" 1 7 214, +C4<00>;
L_0x6000010ef800 .functor AND 1, v0x6000009b4cf0_0, L_0x600000afd5e0, C4<1>, C4<1>;
L_0x6000010ef3a0 .functor AND 1, L_0x600000afd540, v0x6000009bb720_0, C4<1>, C4<1>;
L_0x6000010eef40 .functor OR 1, L_0x600000afd4a0, L_0x6000010ef3a0, C4<0>, C4<0>;
L_0x6000010eeae0 .functor AND 1, L_0x14009a4a0, L_0x6000010eef40, C4<1>, C4<1>;
L_0x6000010ee680 .functor AND 1, L_0x6000010eeae0, L_0x600000afd400, C4<1>, C4<1>;
v0x6000009ceac0_0 .net *"_ivl_0", 2 0, L_0x600000afd7c0;  1 drivers
L_0x140099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000009ceb50_0 .net/2u *"_ivl_11", 2 0, L_0x140099498;  1 drivers
v0x6000009cebe0_0 .net *"_ivl_13", 0 0, L_0x600000afd4a0;  1 drivers
L_0x1400994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009cec70_0 .net/2u *"_ivl_15", 2 0, L_0x1400994e0;  1 drivers
v0x6000009ced00_0 .net *"_ivl_17", 0 0, L_0x600000afd540;  1 drivers
v0x6000009ced90_0 .net *"_ivl_20", 0 0, L_0x6000010ef3a0;  1 drivers
v0x6000009cee20_0 .net *"_ivl_22", 0 0, L_0x6000010eef40;  1 drivers
v0x6000009ceeb0_0 .net *"_ivl_24", 0 0, L_0x6000010eeae0;  1 drivers
v0x6000009cef40_0 .net *"_ivl_25", 31 0, L_0x600000afd360;  1 drivers
L_0x140099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009cefd0_0 .net *"_ivl_28", 15 0, L_0x140099528;  1 drivers
L_0x140099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009cf060_0 .net/2u *"_ivl_29", 31 0, L_0x140099570;  1 drivers
L_0x140099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000009cf0f0_0 .net *"_ivl_3", 0 0, L_0x140099408;  1 drivers
v0x6000009cf180_0 .net *"_ivl_31", 0 0, L_0x600000afd400;  1 drivers
L_0x140099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009cf210_0 .net/2u *"_ivl_4", 2 0, L_0x140099450;  1 drivers
v0x6000009cf2a0_0 .net *"_ivl_6", 0 0, L_0x600000afd5e0;  1 drivers
v0x6000009cf330_0 .net "do_clear", 0 0, L_0x6000010ee680;  1 drivers
v0x6000009cf3c0_0 .net "load_weight", 0 0, L_0x6000010ef800;  1 drivers
v0x6000009cf450_0 .net "weight_in", 7 0, L_0x600000afd680;  1 drivers
L_0x600000afd7c0 .concat [ 2 1 0 0], v0x6000009b4c60_0, L_0x140099408;
L_0x600000afd5e0 .cmp/eq 3, L_0x600000afd7c0, L_0x140099450;
L_0x600000afd4a0 .cmp/eq 3, v0x6000009c2a30_0, L_0x140099498;
L_0x600000afd540 .cmp/eq 3, v0x6000009c2a30_0, L_0x1400994e0;
L_0x600000afd360 .concat [ 16 16 0 0], v0x6000009c2130_0, L_0x140099528;
L_0x600000afd400 .cmp/eq 32, L_0x600000afd360, L_0x140099570;
S_0x14fe9aca0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe9ab30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000015e2f00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000015e2f40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000009cdf80_0 .net *"_ivl_11", 0 0, L_0x600000afd180;  1 drivers
v0x6000009ce010_0 .net *"_ivl_12", 15 0, L_0x600000afcfa0;  1 drivers
v0x6000009ce0a0_0 .net/s *"_ivl_4", 15 0, L_0x600000afd220;  1 drivers
v0x6000009ce130_0 .net/s *"_ivl_6", 15 0, L_0x600000afd2c0;  1 drivers
v0x6000009ce1c0_0 .net/s "a_signed", 7 0, v0x6000009ce370_0;  1 drivers
v0x6000009ce250_0 .net "act_in", 7 0, L_0x6000010e9ff0;  alias, 1 drivers
v0x6000009ce2e0_0 .var "act_out", 7 0;
v0x6000009ce370_0 .var "act_reg", 7 0;
v0x6000009ce400_0 .net "clear_acc", 0 0, L_0x6000010ee680;  alias, 1 drivers
v0x6000009ce490_0 .net "clk", 0 0, v0x6000009b60a0_0;  alias, 1 drivers
v0x6000009ce520_0 .net "enable", 0 0, L_0x6000010e57a0;  alias, 1 drivers
v0x6000009ce5b0_0 .net "load_weight", 0 0, L_0x6000010ef800;  alias, 1 drivers
v0x6000009ce640_0 .net/s "product", 15 0, L_0x600000afd0e0;  1 drivers
v0x6000009ce6d0_0 .net/s "product_ext", 31 0, L_0x600000afd040;  1 drivers
v0x6000009ce760_0 .net "psum_in", 31 0, v0x6000009d1200_0;  alias, 1 drivers
v0x6000009ce7f0_0 .var "psum_out", 31 0;
v0x6000009ce880_0 .net "rst_n", 0 0, v0x6000009b6910_0;  alias, 1 drivers
v0x6000009ce910_0 .net/s "w_signed", 7 0, v0x6000009cea30_0;  1 drivers
v0x6000009ce9a0_0 .net "weight_in", 7 0, L_0x600000afd680;  alias, 1 drivers
v0x6000009cea30_0 .var "weight_reg", 7 0;
L_0x600000afd220 .extend/s 16, v0x6000009ce370_0;
L_0x600000afd2c0 .extend/s 16, v0x6000009cea30_0;
L_0x600000afd0e0 .arith/mult 16, L_0x600000afd220, L_0x600000afd2c0;
L_0x600000afd180 .part L_0x600000afd0e0, 15, 1;
LS_0x600000afcfa0_0_0 .concat [ 1 1 1 1], L_0x600000afd180, L_0x600000afd180, L_0x600000afd180, L_0x600000afd180;
LS_0x600000afcfa0_0_4 .concat [ 1 1 1 1], L_0x600000afd180, L_0x600000afd180, L_0x600000afd180, L_0x600000afd180;
LS_0x600000afcfa0_0_8 .concat [ 1 1 1 1], L_0x600000afd180, L_0x600000afd180, L_0x600000afd180, L_0x600000afd180;
LS_0x600000afcfa0_0_12 .concat [ 1 1 1 1], L_0x600000afd180, L_0x600000afd180, L_0x600000afd180, L_0x600000afd180;
L_0x600000afcfa0 .concat [ 4 4 4 4], LS_0x600000afcfa0_0_0, LS_0x600000afcfa0_0_4, LS_0x600000afcfa0_0_8, LS_0x600000afcfa0_0_12;
L_0x600000afd040 .concat [ 16 16 0 0], L_0x600000afd0e0, L_0x600000afcfa0;
S_0x14fe95170 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14fe16270;
 .timescale 0 0;
P_0x600002ea3280 .param/l "col" 1 7 214, +C4<01>;
L_0x6000010ed960 .functor AND 1, v0x6000009b4cf0_0, L_0x600000afcf00, C4<1>, C4<1>;
L_0x6000010ed500 .functor AND 1, L_0x600000afcbe0, v0x6000009bb720_0, C4<1>, C4<1>;
L_0x6000010ed0a0 .functor OR 1, L_0x600000afcdc0, L_0x6000010ed500, C4<0>, C4<0>;
L_0x6000010ecc40 .functor AND 1, L_0x14009a4a0, L_0x6000010ed0a0, C4<1>, C4<1>;
L_0x6000010ec7e0 .functor AND 1, L_0x6000010ecc40, L_0x600000afcaa0, C4<1>, C4<1>;
v0x6000009c8090_0 .net *"_ivl_0", 2 0, L_0x600000afce60;  1 drivers
L_0x140099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000009c8120_0 .net/2u *"_ivl_11", 2 0, L_0x140099648;  1 drivers
v0x6000009c81b0_0 .net *"_ivl_13", 0 0, L_0x600000afcdc0;  1 drivers
L_0x140099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009c8240_0 .net/2u *"_ivl_15", 2 0, L_0x140099690;  1 drivers
v0x6000009c82d0_0 .net *"_ivl_17", 0 0, L_0x600000afcbe0;  1 drivers
v0x6000009c8360_0 .net *"_ivl_20", 0 0, L_0x6000010ed500;  1 drivers
v0x6000009c83f0_0 .net *"_ivl_22", 0 0, L_0x6000010ed0a0;  1 drivers
v0x6000009c8480_0 .net *"_ivl_24", 0 0, L_0x6000010ecc40;  1 drivers
v0x6000009c8510_0 .net *"_ivl_25", 31 0, L_0x600000afcc80;  1 drivers
L_0x1400996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009c85a0_0 .net *"_ivl_28", 15 0, L_0x1400996d8;  1 drivers
L_0x140099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009c8630_0 .net/2u *"_ivl_29", 31 0, L_0x140099720;  1 drivers
L_0x1400995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000009c86c0_0 .net *"_ivl_3", 0 0, L_0x1400995b8;  1 drivers
v0x6000009c8750_0 .net *"_ivl_31", 0 0, L_0x600000afcaa0;  1 drivers
L_0x140099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000009c87e0_0 .net/2u *"_ivl_4", 2 0, L_0x140099600;  1 drivers
v0x6000009c8870_0 .net *"_ivl_6", 0 0, L_0x600000afcf00;  1 drivers
v0x6000009c8900_0 .net "do_clear", 0 0, L_0x6000010ec7e0;  1 drivers
v0x6000009c8990_0 .net "load_weight", 0 0, L_0x6000010ed960;  1 drivers
v0x6000009c8a20_0 .net "weight_in", 7 0, L_0x600000afcd20;  1 drivers
L_0x600000afce60 .concat [ 2 1 0 0], v0x6000009b4c60_0, L_0x1400995b8;
L_0x600000afcf00 .cmp/eq 3, L_0x600000afce60, L_0x140099600;
L_0x600000afcdc0 .cmp/eq 3, v0x6000009c2a30_0, L_0x140099648;
L_0x600000afcbe0 .cmp/eq 3, v0x6000009c2a30_0, L_0x140099690;
L_0x600000afcc80 .concat [ 16 16 0 0], v0x6000009c2130_0, L_0x1400996d8;
L_0x600000afcaa0 .cmp/eq 32, L_0x600000afcc80, L_0x140099720;
S_0x14fe952e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe95170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000015e2c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000015e2c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000009cf4e0_0 .net *"_ivl_11", 0 0, L_0x600000afe4e0;  1 drivers
v0x6000009cf570_0 .net *"_ivl_12", 15 0, L_0x600000afe580;  1 drivers
v0x6000009cf600_0 .net/s *"_ivl_4", 15 0, L_0x600000afcb40;  1 drivers
v0x6000009cf690_0 .net/s *"_ivl_6", 15 0, L_0x600000afc960;  1 drivers
v0x6000009cf720_0 .net/s "a_signed", 7 0, v0x6000009cf8d0_0;  1 drivers
v0x6000009cf7b0_0 .net "act_in", 7 0, v0x6000009ce2e0_0;  alias, 1 drivers
v0x6000009cf840_0 .var "act_out", 7 0;
v0x6000009cf8d0_0 .var "act_reg", 7 0;
v0x6000009cf960_0 .net "clear_acc", 0 0, L_0x6000010ec7e0;  alias, 1 drivers
v0x6000009cf9f0_0 .net "clk", 0 0, v0x6000009b60a0_0;  alias, 1 drivers
v0x6000009cfa80_0 .net "enable", 0 0, L_0x6000010e57a0;  alias, 1 drivers
v0x6000009cfb10_0 .net "load_weight", 0 0, L_0x6000010ed960;  alias, 1 drivers
v0x6000009cfba0_0 .net/s "product", 15 0, L_0x600000afca00;  1 drivers
v0x6000009cfc30_0 .net/s "product_ext", 31 0, L_0x600000afe3a0;  1 drivers
v0x6000009cfcc0_0 .net "psum_in", 31 0, v0x6000009d2760_0;  alias, 1 drivers
v0x6000009cfd50_0 .var "psum_out", 31 0;
v0x6000009cfde0_0 .net "rst_n", 0 0, v0x6000009b6910_0;  alias, 1 drivers
v0x6000009cfe70_0 .net/s "w_signed", 7 0, v0x6000009c8000_0;  1 drivers
v0x6000009cff00_0 .net "weight_in", 7 0, L_0x600000afcd20;  alias, 1 drivers
v0x6000009c8000_0 .var "weight_reg", 7 0;
L_0x600000afcb40 .extend/s 16, v0x6000009cf8d0_0;
L_0x600000afc960 .extend/s 16, v0x6000009c8000_0;
L_0x600000afca00 .arith/mult 16, L_0x600000afcb40, L_0x600000afc960;
L_0x600000afe4e0 .part L_0x600000afca00, 15, 1;
LS_0x600000afe580_0_0 .concat [ 1 1 1 1], L_0x600000afe4e0, L_0x600000afe4e0, L_0x600000afe4e0, L_0x600000afe4e0;
LS_0x600000afe580_0_4 .concat [ 1 1 1 1], L_0x600000afe4e0, L_0x600000afe4e0, L_0x600000afe4e0, L_0x600000afe4e0;
LS_0x600000afe580_0_8 .concat [ 1 1 1 1], L_0x600000afe4e0, L_0x600000afe4e0, L_0x600000afe4e0, L_0x600000afe4e0;
LS_0x600000afe580_0_12 .concat [ 1 1 1 1], L_0x600000afe4e0, L_0x600000afe4e0, L_0x600000afe4e0, L_0x600000afe4e0;
L_0x600000afe580 .concat [ 4 4 4 4], LS_0x600000afe580_0_0, LS_0x600000afe580_0_4, LS_0x600000afe580_0_8, LS_0x600000afe580_0_12;
L_0x600000afe3a0 .concat [ 16 16 0 0], L_0x600000afca00, L_0x600000afe580;
S_0x14fe92b20 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14fe16270;
 .timescale 0 0;
P_0x600002ea3380 .param/l "col" 1 7 214, +C4<010>;
L_0x6000010ec690 .functor AND 1, v0x6000009b4cf0_0, L_0x600000afe260, C4<1>, C4<1>;
L_0x6000010ec5b0 .functor AND 1, L_0x600000afc820, v0x6000009bb720_0, C4<1>, C4<1>;
L_0x6000010ec620 .functor OR 1, L_0x600000afc6e0, L_0x6000010ec5b0, C4<0>, C4<0>;
L_0x6000010e4000 .functor AND 1, L_0x14009a4a0, L_0x6000010ec620, C4<1>, C4<1>;
L_0x6000010e4070 .functor AND 1, L_0x6000010e4000, L_0x600000aff8e0, C4<1>, C4<1>;
v0x6000009c95f0_0 .net *"_ivl_0", 3 0, L_0x600000afe440;  1 drivers
L_0x1400997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000009c9680_0 .net/2u *"_ivl_11", 2 0, L_0x1400997f8;  1 drivers
v0x6000009c9710_0 .net *"_ivl_13", 0 0, L_0x600000afc6e0;  1 drivers
L_0x140099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009c97a0_0 .net/2u *"_ivl_15", 2 0, L_0x140099840;  1 drivers
v0x6000009c9830_0 .net *"_ivl_17", 0 0, L_0x600000afc820;  1 drivers
v0x6000009c98c0_0 .net *"_ivl_20", 0 0, L_0x6000010ec5b0;  1 drivers
v0x6000009c9950_0 .net *"_ivl_22", 0 0, L_0x6000010ec620;  1 drivers
v0x6000009c99e0_0 .net *"_ivl_24", 0 0, L_0x6000010e4000;  1 drivers
v0x6000009c9a70_0 .net *"_ivl_25", 31 0, L_0x600000afc8c0;  1 drivers
L_0x140099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009c9b00_0 .net *"_ivl_28", 15 0, L_0x140099888;  1 drivers
L_0x1400998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009c9b90_0 .net/2u *"_ivl_29", 31 0, L_0x1400998d0;  1 drivers
L_0x140099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000009c9c20_0 .net *"_ivl_3", 1 0, L_0x140099768;  1 drivers
v0x6000009c9cb0_0 .net *"_ivl_31", 0 0, L_0x600000aff8e0;  1 drivers
L_0x1400997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000009c9d40_0 .net/2u *"_ivl_4", 3 0, L_0x1400997b0;  1 drivers
v0x6000009c9dd0_0 .net *"_ivl_6", 0 0, L_0x600000afe260;  1 drivers
v0x6000009c9e60_0 .net "do_clear", 0 0, L_0x6000010e4070;  1 drivers
v0x6000009c9ef0_0 .net "load_weight", 0 0, L_0x6000010ec690;  1 drivers
v0x6000009c9f80_0 .net "weight_in", 7 0, L_0x600000afe300;  1 drivers
L_0x600000afe440 .concat [ 2 2 0 0], v0x6000009b4c60_0, L_0x140099768;
L_0x600000afe260 .cmp/eq 4, L_0x600000afe440, L_0x1400997b0;
L_0x600000afc6e0 .cmp/eq 3, v0x6000009c2a30_0, L_0x1400997f8;
L_0x600000afc820 .cmp/eq 3, v0x6000009c2a30_0, L_0x140099840;
L_0x600000afc8c0 .concat [ 16 16 0 0], v0x6000009c2130_0, L_0x140099888;
L_0x600000aff8e0 .cmp/eq 32, L_0x600000afc8c0, L_0x1400998d0;
S_0x14fe92c90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe92b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000015e2e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000015e2e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000009c8ab0_0 .net *"_ivl_11", 0 0, L_0x600000af41e0;  1 drivers
v0x6000009c8b40_0 .net *"_ivl_12", 15 0, L_0x600000af4280;  1 drivers
v0x6000009c8bd0_0 .net/s *"_ivl_4", 15 0, L_0x600000af4000;  1 drivers
v0x6000009c8c60_0 .net/s *"_ivl_6", 15 0, L_0x600000af40a0;  1 drivers
v0x6000009c8cf0_0 .net/s "a_signed", 7 0, v0x6000009c8ea0_0;  1 drivers
v0x6000009c8d80_0 .net "act_in", 7 0, v0x6000009cf840_0;  alias, 1 drivers
v0x6000009c8e10_0 .var "act_out", 7 0;
v0x6000009c8ea0_0 .var "act_reg", 7 0;
v0x6000009c8f30_0 .net "clear_acc", 0 0, L_0x6000010e4070;  alias, 1 drivers
v0x6000009c8fc0_0 .net "clk", 0 0, v0x6000009b60a0_0;  alias, 1 drivers
v0x6000009c9050_0 .net "enable", 0 0, L_0x6000010e57a0;  alias, 1 drivers
v0x6000009c90e0_0 .net "load_weight", 0 0, L_0x6000010ec690;  alias, 1 drivers
v0x6000009c9170_0 .net/s "product", 15 0, L_0x600000af4140;  1 drivers
v0x6000009c9200_0 .net/s "product_ext", 31 0, L_0x600000af4320;  1 drivers
v0x6000009c9290_0 .net "psum_in", 31 0, v0x6000009d3cc0_0;  alias, 1 drivers
v0x6000009c9320_0 .var "psum_out", 31 0;
v0x6000009c93b0_0 .net "rst_n", 0 0, v0x6000009b6910_0;  alias, 1 drivers
v0x6000009c9440_0 .net/s "w_signed", 7 0, v0x6000009c9560_0;  1 drivers
v0x6000009c94d0_0 .net "weight_in", 7 0, L_0x600000afe300;  alias, 1 drivers
v0x6000009c9560_0 .var "weight_reg", 7 0;
L_0x600000af4000 .extend/s 16, v0x6000009c8ea0_0;
L_0x600000af40a0 .extend/s 16, v0x6000009c9560_0;
L_0x600000af4140 .arith/mult 16, L_0x600000af4000, L_0x600000af40a0;
L_0x600000af41e0 .part L_0x600000af4140, 15, 1;
LS_0x600000af4280_0_0 .concat [ 1 1 1 1], L_0x600000af41e0, L_0x600000af41e0, L_0x600000af41e0, L_0x600000af41e0;
LS_0x600000af4280_0_4 .concat [ 1 1 1 1], L_0x600000af41e0, L_0x600000af41e0, L_0x600000af41e0, L_0x600000af41e0;
LS_0x600000af4280_0_8 .concat [ 1 1 1 1], L_0x600000af41e0, L_0x600000af41e0, L_0x600000af41e0, L_0x600000af41e0;
LS_0x600000af4280_0_12 .concat [ 1 1 1 1], L_0x600000af41e0, L_0x600000af41e0, L_0x600000af41e0, L_0x600000af41e0;
L_0x600000af4280 .concat [ 4 4 4 4], LS_0x600000af4280_0_0, LS_0x600000af4280_0_4, LS_0x600000af4280_0_8, LS_0x600000af4280_0_12;
L_0x600000af4320 .concat [ 16 16 0 0], L_0x600000af4140, L_0x600000af4280;
S_0x14fe904d0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14fe16270;
 .timescale 0 0;
P_0x600002ea3480 .param/l "col" 1 7 214, +C4<011>;
L_0x6000010e41c0 .functor AND 1, v0x6000009b4cf0_0, L_0x600000af4460, C4<1>, C4<1>;
L_0x6000010e4230 .functor AND 1, L_0x600000af4640, v0x6000009bb720_0, C4<1>, C4<1>;
L_0x6000010e42a0 .functor OR 1, L_0x600000af45a0, L_0x6000010e4230, C4<0>, C4<0>;
L_0x6000010e4310 .functor AND 1, L_0x14009a4a0, L_0x6000010e42a0, C4<1>, C4<1>;
L_0x6000010e4380 .functor AND 1, L_0x6000010e4310, L_0x600000af4780, C4<1>, C4<1>;
v0x6000009cab50_0 .net *"_ivl_0", 3 0, L_0x600000af43c0;  1 drivers
L_0x1400999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000009cabe0_0 .net/2u *"_ivl_11", 2 0, L_0x1400999a8;  1 drivers
v0x6000009cac70_0 .net *"_ivl_13", 0 0, L_0x600000af45a0;  1 drivers
L_0x1400999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009cad00_0 .net/2u *"_ivl_15", 2 0, L_0x1400999f0;  1 drivers
v0x6000009cad90_0 .net *"_ivl_17", 0 0, L_0x600000af4640;  1 drivers
v0x6000009cae20_0 .net *"_ivl_20", 0 0, L_0x6000010e4230;  1 drivers
v0x6000009caeb0_0 .net *"_ivl_22", 0 0, L_0x6000010e42a0;  1 drivers
v0x6000009caf40_0 .net *"_ivl_24", 0 0, L_0x6000010e4310;  1 drivers
v0x6000009cafd0_0 .net *"_ivl_25", 31 0, L_0x600000af46e0;  1 drivers
L_0x140099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009cb060_0 .net *"_ivl_28", 15 0, L_0x140099a38;  1 drivers
L_0x140099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009cb0f0_0 .net/2u *"_ivl_29", 31 0, L_0x140099a80;  1 drivers
L_0x140099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000009cb180_0 .net *"_ivl_3", 1 0, L_0x140099918;  1 drivers
v0x6000009cb210_0 .net *"_ivl_31", 0 0, L_0x600000af4780;  1 drivers
L_0x140099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000009cb2a0_0 .net/2u *"_ivl_4", 3 0, L_0x140099960;  1 drivers
v0x6000009cb330_0 .net *"_ivl_6", 0 0, L_0x600000af4460;  1 drivers
v0x6000009cb3c0_0 .net "do_clear", 0 0, L_0x6000010e4380;  1 drivers
v0x6000009cb450_0 .net "load_weight", 0 0, L_0x6000010e41c0;  1 drivers
v0x6000009cb4e0_0 .net "weight_in", 7 0, L_0x600000af4500;  1 drivers
L_0x600000af43c0 .concat [ 2 2 0 0], v0x6000009b4c60_0, L_0x140099918;
L_0x600000af4460 .cmp/eq 4, L_0x600000af43c0, L_0x140099960;
L_0x600000af45a0 .cmp/eq 3, v0x6000009c2a30_0, L_0x1400999a8;
L_0x600000af4640 .cmp/eq 3, v0x6000009c2a30_0, L_0x1400999f0;
L_0x600000af46e0 .concat [ 16 16 0 0], v0x6000009c2130_0, L_0x140099a38;
L_0x600000af4780 .cmp/eq 32, L_0x600000af46e0, L_0x140099a80;
S_0x14fe90640 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe904d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000015e2f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000015e2fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000009ca010_0 .net *"_ivl_11", 0 0, L_0x600000af4a00;  1 drivers
v0x6000009ca0a0_0 .net *"_ivl_12", 15 0, L_0x600000af4aa0;  1 drivers
v0x6000009ca130_0 .net/s *"_ivl_4", 15 0, L_0x600000af4820;  1 drivers
v0x6000009ca1c0_0 .net/s *"_ivl_6", 15 0, L_0x600000af48c0;  1 drivers
v0x6000009ca250_0 .net/s "a_signed", 7 0, v0x6000009ca400_0;  1 drivers
v0x6000009ca2e0_0 .net "act_in", 7 0, v0x6000009c8e10_0;  alias, 1 drivers
v0x6000009ca370_0 .var "act_out", 7 0;
v0x6000009ca400_0 .var "act_reg", 7 0;
v0x6000009ca490_0 .net "clear_acc", 0 0, L_0x6000010e4380;  alias, 1 drivers
v0x6000009ca520_0 .net "clk", 0 0, v0x6000009b60a0_0;  alias, 1 drivers
v0x6000009ca5b0_0 .net "enable", 0 0, L_0x6000010e57a0;  alias, 1 drivers
v0x6000009ca640_0 .net "load_weight", 0 0, L_0x6000010e41c0;  alias, 1 drivers
v0x6000009ca6d0_0 .net/s "product", 15 0, L_0x600000af4960;  1 drivers
v0x6000009ca760_0 .net/s "product_ext", 31 0, L_0x600000af4b40;  1 drivers
v0x6000009ca7f0_0 .net "psum_in", 31 0, v0x6000009cd290_0;  alias, 1 drivers
v0x6000009ca880_0 .var "psum_out", 31 0;
v0x6000009ca910_0 .net "rst_n", 0 0, v0x6000009b6910_0;  alias, 1 drivers
v0x6000009ca9a0_0 .net/s "w_signed", 7 0, v0x6000009caac0_0;  1 drivers
v0x6000009caa30_0 .net "weight_in", 7 0, L_0x600000af4500;  alias, 1 drivers
v0x6000009caac0_0 .var "weight_reg", 7 0;
L_0x600000af4820 .extend/s 16, v0x6000009ca400_0;
L_0x600000af48c0 .extend/s 16, v0x6000009caac0_0;
L_0x600000af4960 .arith/mult 16, L_0x600000af4820, L_0x600000af48c0;
L_0x600000af4a00 .part L_0x600000af4960, 15, 1;
LS_0x600000af4aa0_0_0 .concat [ 1 1 1 1], L_0x600000af4a00, L_0x600000af4a00, L_0x600000af4a00, L_0x600000af4a00;
LS_0x600000af4aa0_0_4 .concat [ 1 1 1 1], L_0x600000af4a00, L_0x600000af4a00, L_0x600000af4a00, L_0x600000af4a00;
LS_0x600000af4aa0_0_8 .concat [ 1 1 1 1], L_0x600000af4a00, L_0x600000af4a00, L_0x600000af4a00, L_0x600000af4a00;
LS_0x600000af4aa0_0_12 .concat [ 1 1 1 1], L_0x600000af4a00, L_0x600000af4a00, L_0x600000af4a00, L_0x600000af4a00;
L_0x600000af4aa0 .concat [ 4 4 4 4], LS_0x600000af4aa0_0_0, LS_0x600000af4aa0_0_4, LS_0x600000af4aa0_0_8, LS_0x600000af4aa0_0_12;
L_0x600000af4b40 .concat [ 16 16 0 0], L_0x600000af4960, L_0x600000af4aa0;
S_0x14fe8de80 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x14feb0470;
 .timescale 0 0;
P_0x600002ea3580 .param/l "row" 1 7 213, +C4<011>;
S_0x14fe8dff0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14fe8de80;
 .timescale 0 0;
P_0x600002ea3600 .param/l "col" 1 7 214, +C4<00>;
L_0x6000010e44d0 .functor AND 1, v0x6000009b4cf0_0, L_0x600000af4c80, C4<1>, C4<1>;
L_0x6000010e4540 .functor AND 1, L_0x600000af4e60, v0x6000009bb720_0, C4<1>, C4<1>;
L_0x6000010e45b0 .functor OR 1, L_0x600000af4dc0, L_0x6000010e4540, C4<0>, C4<0>;
L_0x6000010e4620 .functor AND 1, L_0x14009a4a0, L_0x6000010e45b0, C4<1>, C4<1>;
L_0x6000010e4690 .functor AND 1, L_0x6000010e4620, L_0x600000af4fa0, C4<1>, C4<1>;
v0x6000009c4120_0 .net *"_ivl_0", 2 0, L_0x600000af4be0;  1 drivers
L_0x140099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000009c41b0_0 .net/2u *"_ivl_11", 2 0, L_0x140099b58;  1 drivers
v0x6000009c4240_0 .net *"_ivl_13", 0 0, L_0x600000af4dc0;  1 drivers
L_0x140099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009c42d0_0 .net/2u *"_ivl_15", 2 0, L_0x140099ba0;  1 drivers
v0x6000009c4360_0 .net *"_ivl_17", 0 0, L_0x600000af4e60;  1 drivers
v0x6000009c43f0_0 .net *"_ivl_20", 0 0, L_0x6000010e4540;  1 drivers
v0x6000009c4480_0 .net *"_ivl_22", 0 0, L_0x6000010e45b0;  1 drivers
v0x6000009c4510_0 .net *"_ivl_24", 0 0, L_0x6000010e4620;  1 drivers
v0x6000009c45a0_0 .net *"_ivl_25", 31 0, L_0x600000af4f00;  1 drivers
L_0x140099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009c4630_0 .net *"_ivl_28", 15 0, L_0x140099be8;  1 drivers
L_0x140099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009c46c0_0 .net/2u *"_ivl_29", 31 0, L_0x140099c30;  1 drivers
L_0x140099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000009c4750_0 .net *"_ivl_3", 0 0, L_0x140099ac8;  1 drivers
v0x6000009c47e0_0 .net *"_ivl_31", 0 0, L_0x600000af4fa0;  1 drivers
L_0x140099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009c4870_0 .net/2u *"_ivl_4", 2 0, L_0x140099b10;  1 drivers
v0x6000009c4900_0 .net *"_ivl_6", 0 0, L_0x600000af4c80;  1 drivers
v0x6000009c4990_0 .net "do_clear", 0 0, L_0x6000010e4690;  1 drivers
v0x6000009c4a20_0 .net "load_weight", 0 0, L_0x6000010e44d0;  1 drivers
v0x6000009c4ab0_0 .net "weight_in", 7 0, L_0x600000af4d20;  1 drivers
L_0x600000af4be0 .concat [ 2 1 0 0], v0x6000009b4c60_0, L_0x140099ac8;
L_0x600000af4c80 .cmp/eq 3, L_0x600000af4be0, L_0x140099b10;
L_0x600000af4dc0 .cmp/eq 3, v0x6000009c2a30_0, L_0x140099b58;
L_0x600000af4e60 .cmp/eq 3, v0x6000009c2a30_0, L_0x140099ba0;
L_0x600000af4f00 .concat [ 16 16 0 0], v0x6000009c2130_0, L_0x140099be8;
L_0x600000af4fa0 .cmp/eq 32, L_0x600000af4f00, L_0x140099c30;
S_0x14fe8b830 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe8dff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000015e3000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000015e3040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000009cb570_0 .net *"_ivl_11", 0 0, L_0x600000af5220;  1 drivers
v0x6000009cb600_0 .net *"_ivl_12", 15 0, L_0x600000af52c0;  1 drivers
v0x6000009cb690_0 .net/s *"_ivl_4", 15 0, L_0x600000af5040;  1 drivers
v0x6000009cb720_0 .net/s *"_ivl_6", 15 0, L_0x600000af50e0;  1 drivers
v0x6000009cb7b0_0 .net/s "a_signed", 7 0, v0x6000009cb960_0;  1 drivers
v0x6000009cb840_0 .net "act_in", 7 0, L_0x6000010e9ea0;  alias, 1 drivers
v0x6000009cb8d0_0 .var "act_out", 7 0;
v0x6000009cb960_0 .var "act_reg", 7 0;
v0x6000009cb9f0_0 .net "clear_acc", 0 0, L_0x6000010e4690;  alias, 1 drivers
v0x6000009cba80_0 .net "clk", 0 0, v0x6000009b60a0_0;  alias, 1 drivers
v0x6000009cbb10_0 .net "enable", 0 0, L_0x6000010e57a0;  alias, 1 drivers
v0x6000009cbba0_0 .net "load_weight", 0 0, L_0x6000010e44d0;  alias, 1 drivers
v0x6000009cbc30_0 .net/s "product", 15 0, L_0x600000af5180;  1 drivers
v0x6000009cbcc0_0 .net/s "product_ext", 31 0, L_0x600000af5360;  1 drivers
v0x6000009cbd50_0 .net "psum_in", 31 0, v0x6000009ce7f0_0;  alias, 1 drivers
v0x6000009cbde0_0 .var "psum_out", 31 0;
v0x6000009cbe70_0 .net "rst_n", 0 0, v0x6000009b6910_0;  alias, 1 drivers
v0x6000009cbf00_0 .net/s "w_signed", 7 0, v0x6000009c4090_0;  1 drivers
v0x6000009c4000_0 .net "weight_in", 7 0, L_0x600000af4d20;  alias, 1 drivers
v0x6000009c4090_0 .var "weight_reg", 7 0;
L_0x600000af5040 .extend/s 16, v0x6000009cb960_0;
L_0x600000af50e0 .extend/s 16, v0x6000009c4090_0;
L_0x600000af5180 .arith/mult 16, L_0x600000af5040, L_0x600000af50e0;
L_0x600000af5220 .part L_0x600000af5180, 15, 1;
LS_0x600000af52c0_0_0 .concat [ 1 1 1 1], L_0x600000af5220, L_0x600000af5220, L_0x600000af5220, L_0x600000af5220;
LS_0x600000af52c0_0_4 .concat [ 1 1 1 1], L_0x600000af5220, L_0x600000af5220, L_0x600000af5220, L_0x600000af5220;
LS_0x600000af52c0_0_8 .concat [ 1 1 1 1], L_0x600000af5220, L_0x600000af5220, L_0x600000af5220, L_0x600000af5220;
LS_0x600000af52c0_0_12 .concat [ 1 1 1 1], L_0x600000af5220, L_0x600000af5220, L_0x600000af5220, L_0x600000af5220;
L_0x600000af52c0 .concat [ 4 4 4 4], LS_0x600000af52c0_0_0, LS_0x600000af52c0_0_4, LS_0x600000af52c0_0_8, LS_0x600000af52c0_0_12;
L_0x600000af5360 .concat [ 16 16 0 0], L_0x600000af5180, L_0x600000af52c0;
S_0x14fe8b9a0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14fe8de80;
 .timescale 0 0;
P_0x600002ea3700 .param/l "col" 1 7 214, +C4<01>;
L_0x6000010e47e0 .functor AND 1, v0x6000009b4cf0_0, L_0x600000af54a0, C4<1>, C4<1>;
L_0x6000010e4850 .functor AND 1, L_0x600000af5680, v0x6000009bb720_0, C4<1>, C4<1>;
L_0x6000010e48c0 .functor OR 1, L_0x600000af55e0, L_0x6000010e4850, C4<0>, C4<0>;
L_0x6000010e4930 .functor AND 1, L_0x14009a4a0, L_0x6000010e48c0, C4<1>, C4<1>;
L_0x6000010e49a0 .functor AND 1, L_0x6000010e4930, L_0x600000af57c0, C4<1>, C4<1>;
v0x6000009c5680_0 .net *"_ivl_0", 2 0, L_0x600000af5400;  1 drivers
L_0x140099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000009c5710_0 .net/2u *"_ivl_11", 2 0, L_0x140099d08;  1 drivers
v0x6000009c57a0_0 .net *"_ivl_13", 0 0, L_0x600000af55e0;  1 drivers
L_0x140099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009c5830_0 .net/2u *"_ivl_15", 2 0, L_0x140099d50;  1 drivers
v0x6000009c58c0_0 .net *"_ivl_17", 0 0, L_0x600000af5680;  1 drivers
v0x6000009c5950_0 .net *"_ivl_20", 0 0, L_0x6000010e4850;  1 drivers
v0x6000009c59e0_0 .net *"_ivl_22", 0 0, L_0x6000010e48c0;  1 drivers
v0x6000009c5a70_0 .net *"_ivl_24", 0 0, L_0x6000010e4930;  1 drivers
v0x6000009c5b00_0 .net *"_ivl_25", 31 0, L_0x600000af5720;  1 drivers
L_0x140099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009c5b90_0 .net *"_ivl_28", 15 0, L_0x140099d98;  1 drivers
L_0x140099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009c5c20_0 .net/2u *"_ivl_29", 31 0, L_0x140099de0;  1 drivers
L_0x140099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000009c5cb0_0 .net *"_ivl_3", 0 0, L_0x140099c78;  1 drivers
v0x6000009c5d40_0 .net *"_ivl_31", 0 0, L_0x600000af57c0;  1 drivers
L_0x140099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000009c5dd0_0 .net/2u *"_ivl_4", 2 0, L_0x140099cc0;  1 drivers
v0x6000009c5e60_0 .net *"_ivl_6", 0 0, L_0x600000af54a0;  1 drivers
v0x6000009c5ef0_0 .net "do_clear", 0 0, L_0x6000010e49a0;  1 drivers
v0x6000009c5f80_0 .net "load_weight", 0 0, L_0x6000010e47e0;  1 drivers
v0x6000009c6010_0 .net "weight_in", 7 0, L_0x600000af5540;  1 drivers
L_0x600000af5400 .concat [ 2 1 0 0], v0x6000009b4c60_0, L_0x140099c78;
L_0x600000af54a0 .cmp/eq 3, L_0x600000af5400, L_0x140099cc0;
L_0x600000af55e0 .cmp/eq 3, v0x6000009c2a30_0, L_0x140099d08;
L_0x600000af5680 .cmp/eq 3, v0x6000009c2a30_0, L_0x140099d50;
L_0x600000af5720 .concat [ 16 16 0 0], v0x6000009c2130_0, L_0x140099d98;
L_0x600000af57c0 .cmp/eq 32, L_0x600000af5720, L_0x140099de0;
S_0x14fe891e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe8b9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000015e3080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000015e30c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000009c4b40_0 .net *"_ivl_11", 0 0, L_0x600000af5a40;  1 drivers
v0x6000009c4bd0_0 .net *"_ivl_12", 15 0, L_0x600000af5ae0;  1 drivers
v0x6000009c4c60_0 .net/s *"_ivl_4", 15 0, L_0x600000af5860;  1 drivers
v0x6000009c4cf0_0 .net/s *"_ivl_6", 15 0, L_0x600000af5900;  1 drivers
v0x6000009c4d80_0 .net/s "a_signed", 7 0, v0x6000009c4f30_0;  1 drivers
v0x6000009c4e10_0 .net "act_in", 7 0, v0x6000009cb8d0_0;  alias, 1 drivers
v0x6000009c4ea0_0 .var "act_out", 7 0;
v0x6000009c4f30_0 .var "act_reg", 7 0;
v0x6000009c4fc0_0 .net "clear_acc", 0 0, L_0x6000010e49a0;  alias, 1 drivers
v0x6000009c5050_0 .net "clk", 0 0, v0x6000009b60a0_0;  alias, 1 drivers
v0x6000009c50e0_0 .net "enable", 0 0, L_0x6000010e57a0;  alias, 1 drivers
v0x6000009c5170_0 .net "load_weight", 0 0, L_0x6000010e47e0;  alias, 1 drivers
v0x6000009c5200_0 .net/s "product", 15 0, L_0x600000af59a0;  1 drivers
v0x6000009c5290_0 .net/s "product_ext", 31 0, L_0x600000af5b80;  1 drivers
v0x6000009c5320_0 .net "psum_in", 31 0, v0x6000009cfd50_0;  alias, 1 drivers
v0x6000009c53b0_0 .var "psum_out", 31 0;
v0x6000009c5440_0 .net "rst_n", 0 0, v0x6000009b6910_0;  alias, 1 drivers
v0x6000009c54d0_0 .net/s "w_signed", 7 0, v0x6000009c55f0_0;  1 drivers
v0x6000009c5560_0 .net "weight_in", 7 0, L_0x600000af5540;  alias, 1 drivers
v0x6000009c55f0_0 .var "weight_reg", 7 0;
L_0x600000af5860 .extend/s 16, v0x6000009c4f30_0;
L_0x600000af5900 .extend/s 16, v0x6000009c55f0_0;
L_0x600000af59a0 .arith/mult 16, L_0x600000af5860, L_0x600000af5900;
L_0x600000af5a40 .part L_0x600000af59a0, 15, 1;
LS_0x600000af5ae0_0_0 .concat [ 1 1 1 1], L_0x600000af5a40, L_0x600000af5a40, L_0x600000af5a40, L_0x600000af5a40;
LS_0x600000af5ae0_0_4 .concat [ 1 1 1 1], L_0x600000af5a40, L_0x600000af5a40, L_0x600000af5a40, L_0x600000af5a40;
LS_0x600000af5ae0_0_8 .concat [ 1 1 1 1], L_0x600000af5a40, L_0x600000af5a40, L_0x600000af5a40, L_0x600000af5a40;
LS_0x600000af5ae0_0_12 .concat [ 1 1 1 1], L_0x600000af5a40, L_0x600000af5a40, L_0x600000af5a40, L_0x600000af5a40;
L_0x600000af5ae0 .concat [ 4 4 4 4], LS_0x600000af5ae0_0_0, LS_0x600000af5ae0_0_4, LS_0x600000af5ae0_0_8, LS_0x600000af5ae0_0_12;
L_0x600000af5b80 .concat [ 16 16 0 0], L_0x600000af59a0, L_0x600000af5ae0;
S_0x14fe89350 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14fe8de80;
 .timescale 0 0;
P_0x600002ea3800 .param/l "col" 1 7 214, +C4<010>;
L_0x6000010e4af0 .functor AND 1, v0x6000009b4cf0_0, L_0x600000af5cc0, C4<1>, C4<1>;
L_0x6000010e4b60 .functor AND 1, L_0x600000af5ea0, v0x6000009bb720_0, C4<1>, C4<1>;
L_0x6000010e4bd0 .functor OR 1, L_0x600000af5e00, L_0x6000010e4b60, C4<0>, C4<0>;
L_0x6000010e4c40 .functor AND 1, L_0x14009a4a0, L_0x6000010e4bd0, C4<1>, C4<1>;
L_0x6000010e4cb0 .functor AND 1, L_0x6000010e4c40, L_0x600000af5fe0, C4<1>, C4<1>;
v0x6000009c6be0_0 .net *"_ivl_0", 3 0, L_0x600000af5c20;  1 drivers
L_0x140099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000009c6c70_0 .net/2u *"_ivl_11", 2 0, L_0x140099eb8;  1 drivers
v0x6000009c6d00_0 .net *"_ivl_13", 0 0, L_0x600000af5e00;  1 drivers
L_0x140099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009c6d90_0 .net/2u *"_ivl_15", 2 0, L_0x140099f00;  1 drivers
v0x6000009c6e20_0 .net *"_ivl_17", 0 0, L_0x600000af5ea0;  1 drivers
v0x6000009c6eb0_0 .net *"_ivl_20", 0 0, L_0x6000010e4b60;  1 drivers
v0x6000009c6f40_0 .net *"_ivl_22", 0 0, L_0x6000010e4bd0;  1 drivers
v0x6000009c6fd0_0 .net *"_ivl_24", 0 0, L_0x6000010e4c40;  1 drivers
v0x6000009c7060_0 .net *"_ivl_25", 31 0, L_0x600000af5f40;  1 drivers
L_0x140099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009c70f0_0 .net *"_ivl_28", 15 0, L_0x140099f48;  1 drivers
L_0x140099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009c7180_0 .net/2u *"_ivl_29", 31 0, L_0x140099f90;  1 drivers
L_0x140099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000009c7210_0 .net *"_ivl_3", 1 0, L_0x140099e28;  1 drivers
v0x6000009c72a0_0 .net *"_ivl_31", 0 0, L_0x600000af5fe0;  1 drivers
L_0x140099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000009c7330_0 .net/2u *"_ivl_4", 3 0, L_0x140099e70;  1 drivers
v0x6000009c73c0_0 .net *"_ivl_6", 0 0, L_0x600000af5cc0;  1 drivers
v0x6000009c7450_0 .net "do_clear", 0 0, L_0x6000010e4cb0;  1 drivers
v0x6000009c74e0_0 .net "load_weight", 0 0, L_0x6000010e4af0;  1 drivers
v0x6000009c7570_0 .net "weight_in", 7 0, L_0x600000af5d60;  1 drivers
L_0x600000af5c20 .concat [ 2 2 0 0], v0x6000009b4c60_0, L_0x140099e28;
L_0x600000af5cc0 .cmp/eq 4, L_0x600000af5c20, L_0x140099e70;
L_0x600000af5e00 .cmp/eq 3, v0x6000009c2a30_0, L_0x140099eb8;
L_0x600000af5ea0 .cmp/eq 3, v0x6000009c2a30_0, L_0x140099f00;
L_0x600000af5f40 .concat [ 16 16 0 0], v0x6000009c2130_0, L_0x140099f48;
L_0x600000af5fe0 .cmp/eq 32, L_0x600000af5f40, L_0x140099f90;
S_0x14fe86b90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe89350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000015e3100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000015e3140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000009c60a0_0 .net *"_ivl_11", 0 0, L_0x600000af6260;  1 drivers
v0x6000009c6130_0 .net *"_ivl_12", 15 0, L_0x600000af6300;  1 drivers
v0x6000009c61c0_0 .net/s *"_ivl_4", 15 0, L_0x600000af6080;  1 drivers
v0x6000009c6250_0 .net/s *"_ivl_6", 15 0, L_0x600000af6120;  1 drivers
v0x6000009c62e0_0 .net/s "a_signed", 7 0, v0x6000009c6490_0;  1 drivers
v0x6000009c6370_0 .net "act_in", 7 0, v0x6000009c4ea0_0;  alias, 1 drivers
v0x6000009c6400_0 .var "act_out", 7 0;
v0x6000009c6490_0 .var "act_reg", 7 0;
v0x6000009c6520_0 .net "clear_acc", 0 0, L_0x6000010e4cb0;  alias, 1 drivers
v0x6000009c65b0_0 .net "clk", 0 0, v0x6000009b60a0_0;  alias, 1 drivers
v0x6000009c6640_0 .net "enable", 0 0, L_0x6000010e57a0;  alias, 1 drivers
v0x6000009c66d0_0 .net "load_weight", 0 0, L_0x6000010e4af0;  alias, 1 drivers
v0x6000009c6760_0 .net/s "product", 15 0, L_0x600000af61c0;  1 drivers
v0x6000009c67f0_0 .net/s "product_ext", 31 0, L_0x600000af63a0;  1 drivers
v0x6000009c6880_0 .net "psum_in", 31 0, v0x6000009c9320_0;  alias, 1 drivers
v0x6000009c6910_0 .var "psum_out", 31 0;
v0x6000009c69a0_0 .net "rst_n", 0 0, v0x6000009b6910_0;  alias, 1 drivers
v0x6000009c6a30_0 .net/s "w_signed", 7 0, v0x6000009c6b50_0;  1 drivers
v0x6000009c6ac0_0 .net "weight_in", 7 0, L_0x600000af5d60;  alias, 1 drivers
v0x6000009c6b50_0 .var "weight_reg", 7 0;
L_0x600000af6080 .extend/s 16, v0x6000009c6490_0;
L_0x600000af6120 .extend/s 16, v0x6000009c6b50_0;
L_0x600000af61c0 .arith/mult 16, L_0x600000af6080, L_0x600000af6120;
L_0x600000af6260 .part L_0x600000af61c0, 15, 1;
LS_0x600000af6300_0_0 .concat [ 1 1 1 1], L_0x600000af6260, L_0x600000af6260, L_0x600000af6260, L_0x600000af6260;
LS_0x600000af6300_0_4 .concat [ 1 1 1 1], L_0x600000af6260, L_0x600000af6260, L_0x600000af6260, L_0x600000af6260;
LS_0x600000af6300_0_8 .concat [ 1 1 1 1], L_0x600000af6260, L_0x600000af6260, L_0x600000af6260, L_0x600000af6260;
LS_0x600000af6300_0_12 .concat [ 1 1 1 1], L_0x600000af6260, L_0x600000af6260, L_0x600000af6260, L_0x600000af6260;
L_0x600000af6300 .concat [ 4 4 4 4], LS_0x600000af6300_0_0, LS_0x600000af6300_0_4, LS_0x600000af6300_0_8, LS_0x600000af6300_0_12;
L_0x600000af63a0 .concat [ 16 16 0 0], L_0x600000af61c0, L_0x600000af6300;
S_0x14fe86d00 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14fe8de80;
 .timescale 0 0;
P_0x600002ea3900 .param/l "col" 1 7 214, +C4<011>;
L_0x6000010e4e00 .functor AND 1, v0x6000009b4cf0_0, L_0x600000af64e0, C4<1>, C4<1>;
L_0x6000010e4e70 .functor AND 1, L_0x600000af66c0, v0x6000009bb720_0, C4<1>, C4<1>;
L_0x6000010e4ee0 .functor OR 1, L_0x600000af6620, L_0x6000010e4e70, C4<0>, C4<0>;
L_0x6000010e4f50 .functor AND 1, L_0x14009a4a0, L_0x6000010e4ee0, C4<1>, C4<1>;
L_0x6000010e4fc0 .functor AND 1, L_0x6000010e4f50, L_0x600000af6800, C4<1>, C4<1>;
v0x6000009c01b0_0 .net *"_ivl_0", 3 0, L_0x600000af6440;  1 drivers
L_0x14009a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000009c0240_0 .net/2u *"_ivl_11", 2 0, L_0x14009a068;  1 drivers
v0x6000009c02d0_0 .net *"_ivl_13", 0 0, L_0x600000af6620;  1 drivers
L_0x14009a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009c0360_0 .net/2u *"_ivl_15", 2 0, L_0x14009a0b0;  1 drivers
v0x6000009c03f0_0 .net *"_ivl_17", 0 0, L_0x600000af66c0;  1 drivers
v0x6000009c0480_0 .net *"_ivl_20", 0 0, L_0x6000010e4e70;  1 drivers
v0x6000009c0510_0 .net *"_ivl_22", 0 0, L_0x6000010e4ee0;  1 drivers
v0x6000009c05a0_0 .net *"_ivl_24", 0 0, L_0x6000010e4f50;  1 drivers
v0x6000009c0630_0 .net *"_ivl_25", 31 0, L_0x600000af6760;  1 drivers
L_0x14009a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009c06c0_0 .net *"_ivl_28", 15 0, L_0x14009a0f8;  1 drivers
L_0x14009a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009c0750_0 .net/2u *"_ivl_29", 31 0, L_0x14009a140;  1 drivers
L_0x140099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000009c07e0_0 .net *"_ivl_3", 1 0, L_0x140099fd8;  1 drivers
v0x6000009c0870_0 .net *"_ivl_31", 0 0, L_0x600000af6800;  1 drivers
L_0x14009a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000009c0900_0 .net/2u *"_ivl_4", 3 0, L_0x14009a020;  1 drivers
v0x6000009c0990_0 .net *"_ivl_6", 0 0, L_0x600000af64e0;  1 drivers
v0x6000009c0a20_0 .net "do_clear", 0 0, L_0x6000010e4fc0;  1 drivers
v0x6000009c0ab0_0 .net "load_weight", 0 0, L_0x6000010e4e00;  1 drivers
v0x6000009c0b40_0 .net "weight_in", 7 0, L_0x600000af6580;  1 drivers
L_0x600000af6440 .concat [ 2 2 0 0], v0x6000009b4c60_0, L_0x140099fd8;
L_0x600000af64e0 .cmp/eq 4, L_0x600000af6440, L_0x14009a020;
L_0x600000af6620 .cmp/eq 3, v0x6000009c2a30_0, L_0x14009a068;
L_0x600000af66c0 .cmp/eq 3, v0x6000009c2a30_0, L_0x14009a0b0;
L_0x600000af6760 .concat [ 16 16 0 0], v0x6000009c2130_0, L_0x14009a0f8;
L_0x600000af6800 .cmp/eq 32, L_0x600000af6760, L_0x14009a140;
S_0x14fe7f8a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14fe86d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000015e3180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000015e31c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000009c7600_0 .net *"_ivl_11", 0 0, L_0x600000af6a80;  1 drivers
v0x6000009c7690_0 .net *"_ivl_12", 15 0, L_0x600000af6b20;  1 drivers
v0x6000009c7720_0 .net/s *"_ivl_4", 15 0, L_0x600000af68a0;  1 drivers
v0x6000009c77b0_0 .net/s *"_ivl_6", 15 0, L_0x600000af6940;  1 drivers
v0x6000009c7840_0 .net/s "a_signed", 7 0, v0x6000009c79f0_0;  1 drivers
v0x6000009c78d0_0 .net "act_in", 7 0, v0x6000009c6400_0;  alias, 1 drivers
v0x6000009c7960_0 .var "act_out", 7 0;
v0x6000009c79f0_0 .var "act_reg", 7 0;
v0x6000009c7a80_0 .net "clear_acc", 0 0, L_0x6000010e4fc0;  alias, 1 drivers
v0x6000009c7b10_0 .net "clk", 0 0, v0x6000009b60a0_0;  alias, 1 drivers
v0x6000009c7ba0_0 .net "enable", 0 0, L_0x6000010e57a0;  alias, 1 drivers
v0x6000009c7c30_0 .net "load_weight", 0 0, L_0x6000010e4e00;  alias, 1 drivers
v0x6000009c7cc0_0 .net/s "product", 15 0, L_0x600000af69e0;  1 drivers
v0x6000009c7d50_0 .net/s "product_ext", 31 0, L_0x600000af6bc0;  1 drivers
v0x6000009c7de0_0 .net "psum_in", 31 0, v0x6000009ca880_0;  alias, 1 drivers
v0x6000009c7e70_0 .var "psum_out", 31 0;
v0x6000009c7f00_0 .net "rst_n", 0 0, v0x6000009b6910_0;  alias, 1 drivers
v0x6000009c0000_0 .net/s "w_signed", 7 0, v0x6000009c0120_0;  1 drivers
v0x6000009c0090_0 .net "weight_in", 7 0, L_0x600000af6580;  alias, 1 drivers
v0x6000009c0120_0 .var "weight_reg", 7 0;
L_0x600000af68a0 .extend/s 16, v0x6000009c79f0_0;
L_0x600000af6940 .extend/s 16, v0x6000009c0120_0;
L_0x600000af69e0 .arith/mult 16, L_0x600000af68a0, L_0x600000af6940;
L_0x600000af6a80 .part L_0x600000af69e0, 15, 1;
LS_0x600000af6b20_0_0 .concat [ 1 1 1 1], L_0x600000af6a80, L_0x600000af6a80, L_0x600000af6a80, L_0x600000af6a80;
LS_0x600000af6b20_0_4 .concat [ 1 1 1 1], L_0x600000af6a80, L_0x600000af6a80, L_0x600000af6a80, L_0x600000af6a80;
LS_0x600000af6b20_0_8 .concat [ 1 1 1 1], L_0x600000af6a80, L_0x600000af6a80, L_0x600000af6a80, L_0x600000af6a80;
LS_0x600000af6b20_0_12 .concat [ 1 1 1 1], L_0x600000af6a80, L_0x600000af6a80, L_0x600000af6a80, L_0x600000af6a80;
L_0x600000af6b20 .concat [ 4 4 4 4], LS_0x600000af6b20_0_0, LS_0x600000af6b20_0_4, LS_0x600000af6b20_0_8, LS_0x600000af6b20_0_12;
L_0x600000af6bc0 .concat [ 16 16 0 0], L_0x600000af69e0, L_0x600000af6b20;
S_0x14fe7fa10 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x14feb0470;
 .timescale 0 0;
P_0x600002ea3a00 .param/l "row" 1 7 198, +C4<00>;
L_0x6000010ea0d0 .functor BUFZ 8, v0x6000009da910_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14fe7d250 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x14feb0470;
 .timescale 0 0;
P_0x600002ea3a80 .param/l "row" 1 7 198, +C4<01>;
L_0x6000010e9f80 .functor BUFZ 8, v0x6000009dabe0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14fe7d3c0 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x14feb0470;
 .timescale 0 0;
P_0x600002ea3b00 .param/l "row" 1 7 198, +C4<010>;
L_0x6000010e9ff0 .functor BUFZ 8, v0x6000009daeb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14fe7ac00 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x14feb0470;
 .timescale 0 0;
P_0x600002ea3b80 .param/l "row" 1 7 198, +C4<011>;
L_0x6000010e9ea0 .functor BUFZ 8, v0x6000009db180_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14fe7ad70 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x14feb0470;
 .timescale 0 0;
P_0x600002ea3c00 .param/l "col" 1 7 279, +C4<00>;
L_0x6000010e5490 .functor BUFZ 32, v0x6000009da5b0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000009c0bd0_0 .net *"_ivl_2", 31 0, L_0x6000010e5490;  1 drivers
S_0x14fe785b0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x14feb0470;
 .timescale 0 0;
P_0x600002ea3c80 .param/l "col" 1 7 279, +C4<01>;
L_0x6000010e5500 .functor BUFZ 32, v0x6000009da6d0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000009c0c60_0 .net *"_ivl_2", 31 0, L_0x6000010e5500;  1 drivers
S_0x14fe78720 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x14feb0470;
 .timescale 0 0;
P_0x600002ea3d00 .param/l "col" 1 7 279, +C4<010>;
L_0x6000010e5570 .functor BUFZ 32, v0x6000009da7f0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000009c0cf0_0 .net *"_ivl_2", 31 0, L_0x6000010e5570;  1 drivers
S_0x14fe75f60 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x14feb0470;
 .timescale 0 0;
P_0x600002ea3d80 .param/l "col" 1 7 279, +C4<011>;
L_0x6000010e55e0 .functor BUFZ 32, L_0x6000010e5420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000009c0d80_0 .net *"_ivl_2", 31 0, L_0x6000010e55e0;  1 drivers
S_0x14fe760d0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x14feb0470;
 .timescale 0 0;
P_0x600002ea3e00 .param/l "col" 1 7 206, +C4<00>;
S_0x14fe73910 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x14feb0470;
 .timescale 0 0;
P_0x600002ea3e80 .param/l "col" 1 7 206, +C4<01>;
S_0x14fe73a80 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x14feb0470;
 .timescale 0 0;
P_0x600002ea3f00 .param/l "col" 1 7 206, +C4<010>;
S_0x14fe712c0 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x14feb0470;
 .timescale 0 0;
P_0x600002ea3f80 .param/l "col" 1 7 206, +C4<011>;
S_0x14fe71430 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x14feaee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x14feaad30 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x14feaad70 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x14feaadb0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x14feaadf0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x14feaae30 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x14feaae70 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x6000010e65a0 .functor BUFZ 256, v0x6000009bd4d0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000010e6610 .functor BUFZ 256, v0x6000009be010_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000010e6680 .functor BUFZ 256, v0x6000009bce10_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000009bc3f0_0 .var/i "b", 31 0;
v0x6000009bc480 .array "bank_addr", 3 0, 7 0;
v0x6000009bc510_0 .net "bank_dma", 1 0, L_0x600000af2760;  1 drivers
v0x6000009bc5a0_0 .var "bank_dma_d", 1 0;
v0x6000009bc630_0 .net "bank_mxu_a", 1 0, L_0x600000af2580;  1 drivers
v0x6000009bc6c0_0 .var "bank_mxu_a_d", 1 0;
v0x6000009bc750_0 .net "bank_mxu_o", 1 0, L_0x600000af2620;  1 drivers
v0x6000009bc7e0_0 .net "bank_mxu_w", 1 0, L_0x600000af24e0;  1 drivers
v0x6000009bc870_0 .var "bank_mxu_w_d", 1 0;
v0x6000009bc900 .array "bank_rdata", 3 0;
v0x6000009bc900_0 .net v0x6000009bc900 0, 255 0, v0x6000009c2fd0_0; 1 drivers
v0x6000009bc900_1 .net v0x6000009bc900 1, 255 0, v0x6000009c34e0_0; 1 drivers
v0x6000009bc900_2 .net v0x6000009bc900 2, 255 0, v0x6000009c39f0_0; 1 drivers
v0x6000009bc900_3 .net v0x6000009bc900 3, 255 0, v0x6000009c3f00_0; 1 drivers
v0x6000009bc990_0 .var "bank_re", 3 0;
v0x6000009bca20_0 .net "bank_vpu", 1 0, L_0x600000af26c0;  1 drivers
v0x6000009bcab0_0 .var "bank_vpu_d", 1 0;
v0x6000009bcb40 .array "bank_wdata", 3 0, 255 0;
v0x6000009bcbd0_0 .var "bank_we", 3 0;
v0x6000009bcc60_0 .net "clk", 0 0, v0x6000009b60a0_0;  alias, 1 drivers
v0x6000009bccf0_0 .net "dma_addr", 19 0, v0x6000009defd0_0;  alias, 1 drivers
v0x6000009bcd80_0 .net "dma_rdata", 255 0, L_0x6000010e6680;  alias, 1 drivers
v0x6000009bce10_0 .var "dma_rdata_reg", 255 0;
v0x6000009bcea0_0 .net "dma_re", 0 0, L_0x6000010e6060;  alias, 1 drivers
v0x6000009bcf30_0 .net "dma_ready", 0 0, L_0x600000af2da0;  alias, 1 drivers
v0x6000009bcfc0_0 .net "dma_wdata", 255 0, L_0x6000010e5f80;  alias, 1 drivers
v0x6000009bd050_0 .net "dma_we", 0 0, L_0x6000010e5ff0;  alias, 1 drivers
v0x6000009bd0e0_0 .var "grant_dma", 3 0;
v0x6000009bd170_0 .var "grant_mxu_a", 3 0;
v0x6000009bd200_0 .var "grant_mxu_o", 3 0;
v0x6000009bd290_0 .var "grant_mxu_w", 3 0;
v0x6000009bd320_0 .var "grant_vpu", 3 0;
v0x6000009bd3b0_0 .net "mxu_a_addr", 19 0, L_0x600000af7980;  alias, 1 drivers
v0x6000009bd440_0 .net "mxu_a_rdata", 255 0, L_0x6000010e65a0;  alias, 1 drivers
v0x6000009bd4d0_0 .var "mxu_a_rdata_reg", 255 0;
v0x6000009bd560_0 .net "mxu_a_re", 0 0, L_0x600000af7a20;  alias, 1 drivers
v0x6000009bd5f0_0 .net "mxu_a_ready", 0 0, L_0x600000af2c60;  alias, 1 drivers
v0x6000009bd680_0 .net "mxu_o_addr", 19 0, L_0x600000af7c00;  alias, 1 drivers
v0x6000009bd710_0 .net "mxu_o_ready", 0 0, L_0x600000af2d00;  alias, 1 drivers
v0x6000009bd7a0_0 .net "mxu_o_wdata", 255 0, L_0x600000af7de0;  alias, 1 drivers
v0x6000009bd830_0 .net "mxu_o_we", 0 0, L_0x6000010e5a40;  alias, 1 drivers
v0x6000009bd8c0_0 .net "mxu_w_addr", 19 0, L_0x600000af7700;  alias, 1 drivers
v0x6000009bd950_0 .net "mxu_w_rdata", 255 0, v0x6000009bd9e0_0;  alias, 1 drivers
v0x6000009bd9e0_0 .var "mxu_w_rdata_reg", 255 0;
v0x6000009bda70_0 .net "mxu_w_re", 0 0, L_0x600000af77a0;  alias, 1 drivers
v0x6000009bdb00_0 .net "mxu_w_ready", 0 0, L_0x600000af2b20;  alias, 1 drivers
v0x6000009bdb90_0 .var "req_dma", 3 0;
v0x6000009bdc20_0 .var "req_mxu_a", 3 0;
v0x6000009bdcb0_0 .var "req_mxu_o", 3 0;
v0x6000009bdd40_0 .var "req_mxu_w", 3 0;
v0x6000009bddd0_0 .var "req_vpu", 3 0;
v0x6000009bde60_0 .net "rst_n", 0 0, v0x6000009b6910_0;  alias, 1 drivers
v0x6000009bdef0_0 .net "vpu_addr", 19 0, v0x6000009bf7b0_0;  alias, 1 drivers
v0x6000009bdf80_0 .net "vpu_rdata", 255 0, L_0x6000010e6610;  alias, 1 drivers
v0x6000009be010_0 .var "vpu_rdata_reg", 255 0;
v0x6000009be0a0_0 .net "vpu_re", 0 0, L_0x6000010e5e30;  alias, 1 drivers
v0x6000009be130_0 .net "vpu_ready", 0 0, L_0x600000af2bc0;  alias, 1 drivers
v0x6000009be1c0_0 .net "vpu_wdata", 255 0, L_0x6000010e5d50;  alias, 1 drivers
v0x6000009be250_0 .net "vpu_we", 0 0, L_0x6000010e5dc0;  alias, 1 drivers
v0x6000009be2e0_0 .net "word_dma", 7 0, L_0x600000af2a80;  1 drivers
v0x6000009be370_0 .net "word_mxu_a", 7 0, L_0x600000af28a0;  1 drivers
v0x6000009be400_0 .net "word_mxu_o", 7 0, L_0x600000af2940;  1 drivers
v0x6000009be490_0 .net "word_mxu_w", 7 0, L_0x600000af2800;  1 drivers
v0x6000009be520_0 .net "word_vpu", 7 0, L_0x600000af29e0;  1 drivers
E_0x600002e9c740/0 .event anyedge, v0x6000009bc870_0, v0x6000009c2fd0_0, v0x6000009c34e0_0, v0x6000009c39f0_0;
E_0x600002e9c740/1 .event anyedge, v0x6000009c3f00_0, v0x6000009bc6c0_0, v0x6000009bcab0_0, v0x6000009bc5a0_0;
E_0x600002e9c740 .event/or E_0x600002e9c740/0, E_0x600002e9c740/1;
E_0x600002e9c7c0/0 .event anyedge, v0x6000009bdd40_0, v0x6000009bdc20_0, v0x6000009bdcb0_0, v0x6000009bddd0_0;
E_0x600002e9c7c0/1 .event anyedge, v0x6000009bdb90_0, v0x6000009bd290_0, v0x6000009be490_0, v0x6000009bd170_0;
E_0x600002e9c7c0/2 .event anyedge, v0x6000009be370_0, v0x6000009bd200_0, v0x6000009be400_0, v0x6000009bd7a0_0;
E_0x600002e9c7c0/3 .event anyedge, v0x6000009bd320_0, v0x6000009be520_0, v0x6000009be1c0_0, v0x6000009be250_0;
E_0x600002e9c7c0/4 .event anyedge, v0x6000009be0a0_0, v0x6000009bd0e0_0, v0x6000009be2e0_0, v0x6000009df2a0_0;
E_0x600002e9c7c0/5 .event anyedge, v0x6000009df3c0_0, v0x6000009df0f0_0;
E_0x600002e9c7c0 .event/or E_0x600002e9c7c0/0, E_0x600002e9c7c0/1, E_0x600002e9c7c0/2, E_0x600002e9c7c0/3, E_0x600002e9c7c0/4, E_0x600002e9c7c0/5;
E_0x600002e9c800/0 .event anyedge, v0x6000009bda70_0, v0x6000009bc7e0_0, v0x6000009bd560_0, v0x6000009bc630_0;
E_0x600002e9c800/1 .event anyedge, v0x6000009bd830_0, v0x6000009bc750_0, v0x6000009be250_0, v0x6000009be0a0_0;
E_0x600002e9c800/2 .event anyedge, v0x6000009bca20_0, v0x6000009df3c0_0, v0x6000009df0f0_0, v0x6000009bc510_0;
E_0x600002e9c800 .event/or E_0x600002e9c800/0, E_0x600002e9c800/1, E_0x600002e9c800/2;
L_0x600000af1fe0 .part v0x6000009bcbd0_0, 0, 1;
L_0x600000af2080 .part v0x6000009bc990_0, 0, 1;
L_0x600000af2120 .part v0x6000009bcbd0_0, 1, 1;
L_0x600000af21c0 .part v0x6000009bc990_0, 1, 1;
L_0x600000af2260 .part v0x6000009bcbd0_0, 2, 1;
L_0x600000af2300 .part v0x6000009bc990_0, 2, 1;
L_0x600000af23a0 .part v0x6000009bcbd0_0, 3, 1;
L_0x600000af2440 .part v0x6000009bc990_0, 3, 1;
L_0x600000af24e0 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_bank, 2, L_0x600000af7700 (v0x6000009bc1b0_0) S_0x14feabca0;
L_0x600000af2580 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_bank, 2, L_0x600000af7980 (v0x6000009bc1b0_0) S_0x14feabca0;
L_0x600000af2620 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_bank, 2, L_0x600000af7c00 (v0x6000009bc1b0_0) S_0x14feabca0;
L_0x600000af26c0 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_bank, 2, v0x6000009bf7b0_0 (v0x6000009bc1b0_0) S_0x14feabca0;
L_0x600000af2760 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_bank, 2, v0x6000009defd0_0 (v0x6000009bc1b0_0) S_0x14feabca0;
L_0x600000af2800 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_word, 8, L_0x600000af7700 (v0x6000009bc2d0_0) S_0x14feabe10;
L_0x600000af28a0 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_word, 8, L_0x600000af7980 (v0x6000009bc2d0_0) S_0x14feabe10;
L_0x600000af2940 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_word, 8, L_0x600000af7c00 (v0x6000009bc2d0_0) S_0x14feabe10;
L_0x600000af29e0 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_word, 8, v0x6000009bf7b0_0 (v0x6000009bc2d0_0) S_0x14feabe10;
L_0x600000af2a80 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_word, 8, v0x6000009defd0_0 (v0x6000009bc2d0_0) S_0x14feabe10;
L_0x600000af2b20 .part/v v0x6000009bd290_0, L_0x600000af24e0, 1;
L_0x600000af2c60 .part/v v0x6000009bd170_0, L_0x600000af2580, 1;
L_0x600000af2d00 .part/v v0x6000009bd200_0, L_0x600000af2620, 1;
L_0x600000af2bc0 .part/v v0x6000009bd320_0, L_0x600000af26c0, 1;
L_0x600000af2da0 .part/v v0x6000009bd0e0_0, L_0x600000af2760, 1;
S_0x14feab120 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x14fe71430;
 .timescale 0 0;
P_0x600002e9c840 .param/l "i" 1 9 184, +C4<00>;
S_0x14feab290 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14feab120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000015e2900 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000015e2940 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000009bc480_0 .array/port v0x6000009bc480, 0;
v0x6000009c2d90_0 .net "addr", 7 0, v0x6000009bc480_0;  1 drivers
v0x6000009c2e20_0 .net "clk", 0 0, v0x6000009b60a0_0;  alias, 1 drivers
v0x6000009c2eb0_0 .var/i "i", 31 0;
v0x6000009c2f40 .array "mem", 255 0, 255 0;
v0x6000009c2fd0_0 .var "rdata", 255 0;
v0x6000009c3060_0 .net "re", 0 0, L_0x600000af2080;  1 drivers
v0x6000009bcb40_0 .array/port v0x6000009bcb40, 0;
v0x6000009c30f0_0 .net "wdata", 255 0, v0x6000009bcb40_0;  1 drivers
v0x6000009c3180_0 .net "we", 0 0, L_0x600000af1fe0;  1 drivers
E_0x600002e9c940 .event posedge, v0x6000009de250_0;
S_0x14feab400 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x14fe71430;
 .timescale 0 0;
P_0x600002e9c9c0 .param/l "i" 1 9 184, +C4<01>;
S_0x14feab570 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14feab400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000015e3200 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000015e3240 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000009bc480_1 .array/port v0x6000009bc480, 1;
v0x6000009c32a0_0 .net "addr", 7 0, v0x6000009bc480_1;  1 drivers
v0x6000009c3330_0 .net "clk", 0 0, v0x6000009b60a0_0;  alias, 1 drivers
v0x6000009c33c0_0 .var/i "i", 31 0;
v0x6000009c3450 .array "mem", 255 0, 255 0;
v0x6000009c34e0_0 .var "rdata", 255 0;
v0x6000009c3570_0 .net "re", 0 0, L_0x600000af21c0;  1 drivers
v0x6000009bcb40_1 .array/port v0x6000009bcb40, 1;
v0x6000009c3600_0 .net "wdata", 255 0, v0x6000009bcb40_1;  1 drivers
v0x6000009c3690_0 .net "we", 0 0, L_0x600000af2120;  1 drivers
S_0x14feab6e0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x14fe71430;
 .timescale 0 0;
P_0x600002e9cb00 .param/l "i" 1 9 184, +C4<010>;
S_0x14feab850 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14feab6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000015e3280 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000015e32c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000009bc480_2 .array/port v0x6000009bc480, 2;
v0x6000009c37b0_0 .net "addr", 7 0, v0x6000009bc480_2;  1 drivers
v0x6000009c3840_0 .net "clk", 0 0, v0x6000009b60a0_0;  alias, 1 drivers
v0x6000009c38d0_0 .var/i "i", 31 0;
v0x6000009c3960 .array "mem", 255 0, 255 0;
v0x6000009c39f0_0 .var "rdata", 255 0;
v0x6000009c3a80_0 .net "re", 0 0, L_0x600000af2300;  1 drivers
v0x6000009bcb40_2 .array/port v0x6000009bcb40, 2;
v0x6000009c3b10_0 .net "wdata", 255 0, v0x6000009bcb40_2;  1 drivers
v0x6000009c3ba0_0 .net "we", 0 0, L_0x600000af2260;  1 drivers
S_0x14feab9c0 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x14fe71430;
 .timescale 0 0;
P_0x600002e9cc40 .param/l "i" 1 9 184, +C4<011>;
S_0x14feabb30 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14feab9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000015e3300 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000015e3340 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000009bc480_3 .array/port v0x6000009bc480, 3;
v0x6000009c3cc0_0 .net "addr", 7 0, v0x6000009bc480_3;  1 drivers
v0x6000009c3d50_0 .net "clk", 0 0, v0x6000009b60a0_0;  alias, 1 drivers
v0x6000009c3de0_0 .var/i "i", 31 0;
v0x6000009c3e70 .array "mem", 255 0, 255 0;
v0x6000009c3f00_0 .var "rdata", 255 0;
v0x6000009bc000_0 .net "re", 0 0, L_0x600000af2440;  1 drivers
v0x6000009bcb40_3 .array/port v0x6000009bcb40, 3;
v0x6000009bc090_0 .net "wdata", 255 0, v0x6000009bcb40_3;  1 drivers
v0x6000009bc120_0 .net "we", 0 0, L_0x600000af23a0;  1 drivers
S_0x14feabca0 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x14fe71430;
 .timescale 0 0;
v0x6000009bc1b0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x14feabca0
TD_tb_residual_block.dut.sram_inst.get_bank ;
    %load/vec4 v0x6000009bc1b0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000009bc1b0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x14feabe10 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x14fe71430;
 .timescale 0 0;
v0x6000009bc2d0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x14feabe10
TD_tb_residual_block.dut.sram_inst.get_word ;
    %load/vec4 v0x6000009bc2d0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x14feac180 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x14feaee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x15000fc00 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x15000fc40 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x15000fc80 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x15000fcc0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x15000fd00 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x15000fd40 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x15000fd80 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x15000fdc0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x15000fe00 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x15000fe40 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x15000fe80 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x15000fec0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x15000ff00 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x15000ff40 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x15000ff80 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x15000ffc0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x150010000 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x150010040 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x150010080 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x1500100c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x150010100 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x150010140 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x150010180 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x1500101c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x150010200 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x150010240 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x150010280 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x1500102c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x150010300 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x6000010e5b90 .functor BUFZ 256, L_0x600000af17c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000010e5c00 .functor BUFZ 256, L_0x600000af1900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000010e5c70 .functor BUFZ 1, v0x6000009bef40_0, C4<0>, C4<0>, C4<0>;
L_0x6000010e5d50 .functor BUFZ 256, v0x6000009bfb10_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000010e5dc0 .functor BUFZ 1, v0x6000009bfc30_0, C4<0>, C4<0>, C4<0>;
L_0x6000010e5e30 .functor BUFZ 1, v0x6000009bf960_0, C4<0>, C4<0>, C4<0>;
v0x6000009be5b0_0 .net *"_ivl_48", 255 0, L_0x600000af17c0;  1 drivers
v0x6000009be640_0 .net *"_ivl_50", 6 0, L_0x600000af1860;  1 drivers
L_0x14009a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000009be6d0_0 .net *"_ivl_53", 1 0, L_0x14009a848;  1 drivers
v0x6000009be760_0 .net *"_ivl_56", 255 0, L_0x600000af1900;  1 drivers
v0x6000009be7f0_0 .net *"_ivl_58", 6 0, L_0x600000af19a0;  1 drivers
L_0x14009a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000009be880_0 .net *"_ivl_61", 1 0, L_0x14009a890;  1 drivers
L_0x14009a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009be910_0 .net/2u *"_ivl_64", 2 0, L_0x14009a8d8;  1 drivers
v0x6000009be9a0_0 .var "addr_reg", 19 0;
v0x6000009bea30_0 .var "alu_result", 255 0;
v0x6000009beac0_0 .net "clk", 0 0, v0x6000009b60a0_0;  alias, 1 drivers
v0x6000009beb50_0 .net "cmd", 127 0, v0x6000009da2e0_0;  alias, 1 drivers
v0x6000009bebe0_0 .net "cmd_done", 0 0, L_0x6000010e5c70;  alias, 1 drivers
v0x6000009bec70_0 .net "cmd_ready", 0 0, L_0x600000af1a40;  alias, 1 drivers
v0x6000009bed00_0 .var "cmd_reg", 127 0;
v0x6000009bed90_0 .net "cmd_valid", 0 0, L_0x6000010ea610;  alias, 1 drivers
v0x6000009bee20_0 .net "count", 15 0, L_0x600000af1720;  1 drivers
v0x6000009beeb0_0 .var "count_reg", 15 0;
v0x6000009bef40_0 .var "done_reg", 0 0;
v0x6000009befd0_0 .var "elem_count", 15 0;
v0x6000009bf060_0 .net "imm", 15 0, L_0x600000af15e0;  1 drivers
v0x6000009bf0f0_0 .var "imm_reg", 15 0;
v0x6000009bf180_0 .var/i "lane", 31 0;
v0x6000009bf210 .array "lane_a", 15 0;
v0x6000009bf210_0 .net v0x6000009bf210 0, 15 0, L_0x600000af7f20; 1 drivers
v0x6000009bf210_1 .net v0x6000009bf210 1, 15 0, L_0x600000af0000; 1 drivers
v0x6000009bf210_2 .net v0x6000009bf210 2, 15 0, L_0x600000af0140; 1 drivers
v0x6000009bf210_3 .net v0x6000009bf210 3, 15 0, L_0x600000af0280; 1 drivers
v0x6000009bf210_4 .net v0x6000009bf210 4, 15 0, L_0x600000af03c0; 1 drivers
v0x6000009bf210_5 .net v0x6000009bf210 5, 15 0, L_0x600000af0500; 1 drivers
v0x6000009bf210_6 .net v0x6000009bf210 6, 15 0, L_0x600000af0640; 1 drivers
v0x6000009bf210_7 .net v0x6000009bf210 7, 15 0, L_0x600000af0780; 1 drivers
v0x6000009bf210_8 .net v0x6000009bf210 8, 15 0, L_0x600000af08c0; 1 drivers
v0x6000009bf210_9 .net v0x6000009bf210 9, 15 0, L_0x600000af0a00; 1 drivers
v0x6000009bf210_10 .net v0x6000009bf210 10, 15 0, L_0x600000af0be0; 1 drivers
v0x6000009bf210_11 .net v0x6000009bf210 11, 15 0, L_0x600000af0c80; 1 drivers
v0x6000009bf210_12 .net v0x6000009bf210 12, 15 0, L_0x600000af0dc0; 1 drivers
v0x6000009bf210_13 .net v0x6000009bf210 13, 15 0, L_0x600000af0f00; 1 drivers
v0x6000009bf210_14 .net v0x6000009bf210 14, 15 0, L_0x600000af1040; 1 drivers
v0x6000009bf210_15 .net v0x6000009bf210 15, 15 0, L_0x600000af1180; 1 drivers
v0x6000009bf2a0 .array "lane_b", 15 0;
v0x6000009bf2a0_0 .net v0x6000009bf2a0 0, 15 0, L_0x600000afc640; 1 drivers
v0x6000009bf2a0_1 .net v0x6000009bf2a0 1, 15 0, L_0x600000af00a0; 1 drivers
v0x6000009bf2a0_2 .net v0x6000009bf2a0 2, 15 0, L_0x600000af01e0; 1 drivers
v0x6000009bf2a0_3 .net v0x6000009bf2a0 3, 15 0, L_0x600000af0320; 1 drivers
v0x6000009bf2a0_4 .net v0x6000009bf2a0 4, 15 0, L_0x600000af0460; 1 drivers
v0x6000009bf2a0_5 .net v0x6000009bf2a0 5, 15 0, L_0x600000af05a0; 1 drivers
v0x6000009bf2a0_6 .net v0x6000009bf2a0 6, 15 0, L_0x600000af06e0; 1 drivers
v0x6000009bf2a0_7 .net v0x6000009bf2a0 7, 15 0, L_0x600000af0820; 1 drivers
v0x6000009bf2a0_8 .net v0x6000009bf2a0 8, 15 0, L_0x600000af0960; 1 drivers
v0x6000009bf2a0_9 .net v0x6000009bf2a0 9, 15 0, L_0x600000af0b40; 1 drivers
v0x6000009bf2a0_10 .net v0x6000009bf2a0 10, 15 0, L_0x600000af0aa0; 1 drivers
v0x6000009bf2a0_11 .net v0x6000009bf2a0 11, 15 0, L_0x600000af0d20; 1 drivers
v0x6000009bf2a0_12 .net v0x6000009bf2a0 12, 15 0, L_0x600000af0e60; 1 drivers
v0x6000009bf2a0_13 .net v0x6000009bf2a0 13, 15 0, L_0x600000af0fa0; 1 drivers
v0x6000009bf2a0_14 .net v0x6000009bf2a0 14, 15 0, L_0x600000af10e0; 1 drivers
v0x6000009bf2a0_15 .net v0x6000009bf2a0 15, 15 0, L_0x600000af1220; 1 drivers
v0x6000009bf330 .array "lane_result", 15 0, 15 0;
v0x6000009bf3c0_0 .net "mem_addr", 19 0, L_0x600000af1680;  1 drivers
v0x6000009bf450_0 .var "mem_addr_reg", 19 0;
v0x6000009bf4e0_0 .net "opcode", 7 0, L_0x600000af12c0;  1 drivers
v0x6000009bf570_0 .var "reduce_result", 15 0;
v0x6000009bf600 .array "reduce_tree", 79 0, 15 0;
v0x6000009bf690_0 .net "rst_n", 0 0, v0x6000009b6910_0;  alias, 1 drivers
v0x6000009bf720_0 .net "sram_addr", 19 0, v0x6000009bf7b0_0;  alias, 1 drivers
v0x6000009bf7b0_0 .var "sram_addr_reg", 19 0;
v0x6000009bf840_0 .net "sram_rdata", 255 0, L_0x6000010e6610;  alias, 1 drivers
v0x6000009bf8d0_0 .net "sram_re", 0 0, L_0x6000010e5e30;  alias, 1 drivers
v0x6000009bf960_0 .var "sram_re_reg", 0 0;
v0x6000009bf9f0_0 .net "sram_ready", 0 0, L_0x600000af2bc0;  alias, 1 drivers
v0x6000009bfa80_0 .net "sram_wdata", 255 0, L_0x6000010e5d50;  alias, 1 drivers
v0x6000009bfb10_0 .var "sram_wdata_reg", 255 0;
v0x6000009bfba0_0 .net "sram_we", 0 0, L_0x6000010e5dc0;  alias, 1 drivers
v0x6000009bfc30_0 .var "sram_we_reg", 0 0;
v0x6000009bfcc0_0 .var/i "stage", 31 0;
v0x6000009bfd50_0 .var "state", 2 0;
v0x6000009bfde0_0 .net "subop", 7 0, L_0x600000af1360;  1 drivers
v0x6000009bfe70_0 .var "subop_reg", 7 0;
v0x6000009bff00_0 .net "vd", 4 0, L_0x600000af1400;  1 drivers
v0x6000009b8000_0 .var "vd_reg", 4 0;
v0x6000009b8090 .array "vrf", 31 0, 255 0;
v0x6000009b8120_0 .net "vs1", 4 0, L_0x600000af14a0;  1 drivers
v0x6000009b81b0_0 .net "vs1_data", 255 0, L_0x6000010e5b90;  1 drivers
v0x6000009b8240_0 .var "vs1_reg", 4 0;
v0x6000009b82d0_0 .net "vs2", 4 0, L_0x600000af1540;  1 drivers
v0x6000009b8360_0 .net "vs2_data", 255 0, L_0x6000010e5c00;  1 drivers
v0x6000009b83f0_0 .var "vs2_reg", 4 0;
E_0x600002e9d540/0 .event anyedge, v0x6000009bf210_0, v0x6000009bf210_1, v0x6000009bf210_2, v0x6000009bf210_3;
E_0x600002e9d540/1 .event anyedge, v0x6000009bf210_4, v0x6000009bf210_5, v0x6000009bf210_6, v0x6000009bf210_7;
E_0x600002e9d540/2 .event anyedge, v0x6000009bf210_8, v0x6000009bf210_9, v0x6000009bf210_10, v0x6000009bf210_11;
E_0x600002e9d540/3 .event anyedge, v0x6000009bf210_12, v0x6000009bf210_13, v0x6000009bf210_14, v0x6000009bf210_15;
v0x6000009bf600_0 .array/port v0x6000009bf600, 0;
v0x6000009bf600_1 .array/port v0x6000009bf600, 1;
v0x6000009bf600_2 .array/port v0x6000009bf600, 2;
E_0x600002e9d540/4 .event anyedge, v0x6000009bfe70_0, v0x6000009bf600_0, v0x6000009bf600_1, v0x6000009bf600_2;
v0x6000009bf600_3 .array/port v0x6000009bf600, 3;
v0x6000009bf600_4 .array/port v0x6000009bf600, 4;
v0x6000009bf600_5 .array/port v0x6000009bf600, 5;
v0x6000009bf600_6 .array/port v0x6000009bf600, 6;
E_0x600002e9d540/5 .event anyedge, v0x6000009bf600_3, v0x6000009bf600_4, v0x6000009bf600_5, v0x6000009bf600_6;
v0x6000009bf600_7 .array/port v0x6000009bf600, 7;
v0x6000009bf600_8 .array/port v0x6000009bf600, 8;
v0x6000009bf600_9 .array/port v0x6000009bf600, 9;
v0x6000009bf600_10 .array/port v0x6000009bf600, 10;
E_0x600002e9d540/6 .event anyedge, v0x6000009bf600_7, v0x6000009bf600_8, v0x6000009bf600_9, v0x6000009bf600_10;
v0x6000009bf600_11 .array/port v0x6000009bf600, 11;
v0x6000009bf600_12 .array/port v0x6000009bf600, 12;
v0x6000009bf600_13 .array/port v0x6000009bf600, 13;
v0x6000009bf600_14 .array/port v0x6000009bf600, 14;
E_0x600002e9d540/7 .event anyedge, v0x6000009bf600_11, v0x6000009bf600_12, v0x6000009bf600_13, v0x6000009bf600_14;
v0x6000009bf600_15 .array/port v0x6000009bf600, 15;
v0x6000009bf600_16 .array/port v0x6000009bf600, 16;
v0x6000009bf600_17 .array/port v0x6000009bf600, 17;
v0x6000009bf600_18 .array/port v0x6000009bf600, 18;
E_0x600002e9d540/8 .event anyedge, v0x6000009bf600_15, v0x6000009bf600_16, v0x6000009bf600_17, v0x6000009bf600_18;
v0x6000009bf600_19 .array/port v0x6000009bf600, 19;
v0x6000009bf600_20 .array/port v0x6000009bf600, 20;
v0x6000009bf600_21 .array/port v0x6000009bf600, 21;
v0x6000009bf600_22 .array/port v0x6000009bf600, 22;
E_0x600002e9d540/9 .event anyedge, v0x6000009bf600_19, v0x6000009bf600_20, v0x6000009bf600_21, v0x6000009bf600_22;
v0x6000009bf600_23 .array/port v0x6000009bf600, 23;
v0x6000009bf600_24 .array/port v0x6000009bf600, 24;
v0x6000009bf600_25 .array/port v0x6000009bf600, 25;
v0x6000009bf600_26 .array/port v0x6000009bf600, 26;
E_0x600002e9d540/10 .event anyedge, v0x6000009bf600_23, v0x6000009bf600_24, v0x6000009bf600_25, v0x6000009bf600_26;
v0x6000009bf600_27 .array/port v0x6000009bf600, 27;
v0x6000009bf600_28 .array/port v0x6000009bf600, 28;
v0x6000009bf600_29 .array/port v0x6000009bf600, 29;
v0x6000009bf600_30 .array/port v0x6000009bf600, 30;
E_0x600002e9d540/11 .event anyedge, v0x6000009bf600_27, v0x6000009bf600_28, v0x6000009bf600_29, v0x6000009bf600_30;
v0x6000009bf600_31 .array/port v0x6000009bf600, 31;
v0x6000009bf600_32 .array/port v0x6000009bf600, 32;
v0x6000009bf600_33 .array/port v0x6000009bf600, 33;
v0x6000009bf600_34 .array/port v0x6000009bf600, 34;
E_0x600002e9d540/12 .event anyedge, v0x6000009bf600_31, v0x6000009bf600_32, v0x6000009bf600_33, v0x6000009bf600_34;
v0x6000009bf600_35 .array/port v0x6000009bf600, 35;
v0x6000009bf600_36 .array/port v0x6000009bf600, 36;
v0x6000009bf600_37 .array/port v0x6000009bf600, 37;
v0x6000009bf600_38 .array/port v0x6000009bf600, 38;
E_0x600002e9d540/13 .event anyedge, v0x6000009bf600_35, v0x6000009bf600_36, v0x6000009bf600_37, v0x6000009bf600_38;
v0x6000009bf600_39 .array/port v0x6000009bf600, 39;
v0x6000009bf600_40 .array/port v0x6000009bf600, 40;
v0x6000009bf600_41 .array/port v0x6000009bf600, 41;
v0x6000009bf600_42 .array/port v0x6000009bf600, 42;
E_0x600002e9d540/14 .event anyedge, v0x6000009bf600_39, v0x6000009bf600_40, v0x6000009bf600_41, v0x6000009bf600_42;
v0x6000009bf600_43 .array/port v0x6000009bf600, 43;
v0x6000009bf600_44 .array/port v0x6000009bf600, 44;
v0x6000009bf600_45 .array/port v0x6000009bf600, 45;
v0x6000009bf600_46 .array/port v0x6000009bf600, 46;
E_0x600002e9d540/15 .event anyedge, v0x6000009bf600_43, v0x6000009bf600_44, v0x6000009bf600_45, v0x6000009bf600_46;
v0x6000009bf600_47 .array/port v0x6000009bf600, 47;
v0x6000009bf600_48 .array/port v0x6000009bf600, 48;
v0x6000009bf600_49 .array/port v0x6000009bf600, 49;
v0x6000009bf600_50 .array/port v0x6000009bf600, 50;
E_0x600002e9d540/16 .event anyedge, v0x6000009bf600_47, v0x6000009bf600_48, v0x6000009bf600_49, v0x6000009bf600_50;
v0x6000009bf600_51 .array/port v0x6000009bf600, 51;
v0x6000009bf600_52 .array/port v0x6000009bf600, 52;
v0x6000009bf600_53 .array/port v0x6000009bf600, 53;
v0x6000009bf600_54 .array/port v0x6000009bf600, 54;
E_0x600002e9d540/17 .event anyedge, v0x6000009bf600_51, v0x6000009bf600_52, v0x6000009bf600_53, v0x6000009bf600_54;
v0x6000009bf600_55 .array/port v0x6000009bf600, 55;
v0x6000009bf600_56 .array/port v0x6000009bf600, 56;
v0x6000009bf600_57 .array/port v0x6000009bf600, 57;
v0x6000009bf600_58 .array/port v0x6000009bf600, 58;
E_0x600002e9d540/18 .event anyedge, v0x6000009bf600_55, v0x6000009bf600_56, v0x6000009bf600_57, v0x6000009bf600_58;
v0x6000009bf600_59 .array/port v0x6000009bf600, 59;
v0x6000009bf600_60 .array/port v0x6000009bf600, 60;
v0x6000009bf600_61 .array/port v0x6000009bf600, 61;
v0x6000009bf600_62 .array/port v0x6000009bf600, 62;
E_0x600002e9d540/19 .event anyedge, v0x6000009bf600_59, v0x6000009bf600_60, v0x6000009bf600_61, v0x6000009bf600_62;
v0x6000009bf600_63 .array/port v0x6000009bf600, 63;
v0x6000009bf600_64 .array/port v0x6000009bf600, 64;
v0x6000009bf600_65 .array/port v0x6000009bf600, 65;
v0x6000009bf600_66 .array/port v0x6000009bf600, 66;
E_0x600002e9d540/20 .event anyedge, v0x6000009bf600_63, v0x6000009bf600_64, v0x6000009bf600_65, v0x6000009bf600_66;
v0x6000009bf600_67 .array/port v0x6000009bf600, 67;
v0x6000009bf600_68 .array/port v0x6000009bf600, 68;
v0x6000009bf600_69 .array/port v0x6000009bf600, 69;
v0x6000009bf600_70 .array/port v0x6000009bf600, 70;
E_0x600002e9d540/21 .event anyedge, v0x6000009bf600_67, v0x6000009bf600_68, v0x6000009bf600_69, v0x6000009bf600_70;
v0x6000009bf600_71 .array/port v0x6000009bf600, 71;
v0x6000009bf600_72 .array/port v0x6000009bf600, 72;
v0x6000009bf600_73 .array/port v0x6000009bf600, 73;
v0x6000009bf600_74 .array/port v0x6000009bf600, 74;
E_0x600002e9d540/22 .event anyedge, v0x6000009bf600_71, v0x6000009bf600_72, v0x6000009bf600_73, v0x6000009bf600_74;
v0x6000009bf600_75 .array/port v0x6000009bf600, 75;
v0x6000009bf600_76 .array/port v0x6000009bf600, 76;
v0x6000009bf600_77 .array/port v0x6000009bf600, 77;
v0x6000009bf600_78 .array/port v0x6000009bf600, 78;
E_0x600002e9d540/23 .event anyedge, v0x6000009bf600_75, v0x6000009bf600_76, v0x6000009bf600_77, v0x6000009bf600_78;
v0x6000009bf600_79 .array/port v0x6000009bf600, 79;
E_0x600002e9d540/24 .event anyedge, v0x6000009bf600_79;
E_0x600002e9d540 .event/or E_0x600002e9d540/0, E_0x600002e9d540/1, E_0x600002e9d540/2, E_0x600002e9d540/3, E_0x600002e9d540/4, E_0x600002e9d540/5, E_0x600002e9d540/6, E_0x600002e9d540/7, E_0x600002e9d540/8, E_0x600002e9d540/9, E_0x600002e9d540/10, E_0x600002e9d540/11, E_0x600002e9d540/12, E_0x600002e9d540/13, E_0x600002e9d540/14, E_0x600002e9d540/15, E_0x600002e9d540/16, E_0x600002e9d540/17, E_0x600002e9d540/18, E_0x600002e9d540/19, E_0x600002e9d540/20, E_0x600002e9d540/21, E_0x600002e9d540/22, E_0x600002e9d540/23, E_0x600002e9d540/24;
L_0x600000af7f20 .part L_0x6000010e5b90, 0, 16;
L_0x600000afc640 .part L_0x6000010e5c00, 0, 16;
L_0x600000af0000 .part L_0x6000010e5b90, 16, 16;
L_0x600000af00a0 .part L_0x6000010e5c00, 16, 16;
L_0x600000af0140 .part L_0x6000010e5b90, 32, 16;
L_0x600000af01e0 .part L_0x6000010e5c00, 32, 16;
L_0x600000af0280 .part L_0x6000010e5b90, 48, 16;
L_0x600000af0320 .part L_0x6000010e5c00, 48, 16;
L_0x600000af03c0 .part L_0x6000010e5b90, 64, 16;
L_0x600000af0460 .part L_0x6000010e5c00, 64, 16;
L_0x600000af0500 .part L_0x6000010e5b90, 80, 16;
L_0x600000af05a0 .part L_0x6000010e5c00, 80, 16;
L_0x600000af0640 .part L_0x6000010e5b90, 96, 16;
L_0x600000af06e0 .part L_0x6000010e5c00, 96, 16;
L_0x600000af0780 .part L_0x6000010e5b90, 112, 16;
L_0x600000af0820 .part L_0x6000010e5c00, 112, 16;
L_0x600000af08c0 .part L_0x6000010e5b90, 128, 16;
L_0x600000af0960 .part L_0x6000010e5c00, 128, 16;
L_0x600000af0a00 .part L_0x6000010e5b90, 144, 16;
L_0x600000af0b40 .part L_0x6000010e5c00, 144, 16;
L_0x600000af0be0 .part L_0x6000010e5b90, 160, 16;
L_0x600000af0aa0 .part L_0x6000010e5c00, 160, 16;
L_0x600000af0c80 .part L_0x6000010e5b90, 176, 16;
L_0x600000af0d20 .part L_0x6000010e5c00, 176, 16;
L_0x600000af0dc0 .part L_0x6000010e5b90, 192, 16;
L_0x600000af0e60 .part L_0x6000010e5c00, 192, 16;
L_0x600000af0f00 .part L_0x6000010e5b90, 208, 16;
L_0x600000af0fa0 .part L_0x6000010e5c00, 208, 16;
L_0x600000af1040 .part L_0x6000010e5b90, 224, 16;
L_0x600000af10e0 .part L_0x6000010e5c00, 224, 16;
L_0x600000af1180 .part L_0x6000010e5b90, 240, 16;
L_0x600000af1220 .part L_0x6000010e5c00, 240, 16;
L_0x600000af12c0 .part v0x6000009da2e0_0, 120, 8;
L_0x600000af1360 .part v0x6000009da2e0_0, 112, 8;
L_0x600000af1400 .part v0x6000009da2e0_0, 107, 5;
L_0x600000af14a0 .part v0x6000009da2e0_0, 102, 5;
L_0x600000af1540 .part v0x6000009da2e0_0, 97, 5;
L_0x600000af15e0 .part v0x6000009da2e0_0, 32, 16;
L_0x600000af1680 .part v0x6000009da2e0_0, 76, 20;
L_0x600000af1720 .part v0x6000009da2e0_0, 48, 16;
L_0x600000af17c0 .array/port v0x6000009b8090, L_0x600000af1860;
L_0x600000af1860 .concat [ 5 2 0 0], v0x6000009b8240_0, L_0x14009a848;
L_0x600000af1900 .array/port v0x6000009b8090, L_0x600000af19a0;
L_0x600000af19a0 .concat [ 5 2 0 0], v0x6000009b83f0_0, L_0x14009a890;
L_0x600000af1a40 .cmp/eq 3, v0x6000009bfd50_0, L_0x14009a8d8;
S_0x14fea9d60 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x14feac180;
 .timescale 0 0;
P_0x600002e9d580 .param/l "i" 1 10 137, +C4<00>;
v0x6000009bf330_0 .array/port v0x6000009bf330, 0;
v0x6000009bf330_1 .array/port v0x6000009bf330, 1;
v0x6000009bf330_2 .array/port v0x6000009bf330, 2;
v0x6000009bf330_3 .array/port v0x6000009bf330, 3;
E_0x600002e9d600/0 .event anyedge, v0x6000009bf330_0, v0x6000009bf330_1, v0x6000009bf330_2, v0x6000009bf330_3;
v0x6000009bf330_4 .array/port v0x6000009bf330, 4;
v0x6000009bf330_5 .array/port v0x6000009bf330, 5;
v0x6000009bf330_6 .array/port v0x6000009bf330, 6;
v0x6000009bf330_7 .array/port v0x6000009bf330, 7;
E_0x600002e9d600/1 .event anyedge, v0x6000009bf330_4, v0x6000009bf330_5, v0x6000009bf330_6, v0x6000009bf330_7;
v0x6000009bf330_8 .array/port v0x6000009bf330, 8;
v0x6000009bf330_9 .array/port v0x6000009bf330, 9;
v0x6000009bf330_10 .array/port v0x6000009bf330, 10;
v0x6000009bf330_11 .array/port v0x6000009bf330, 11;
E_0x600002e9d600/2 .event anyedge, v0x6000009bf330_8, v0x6000009bf330_9, v0x6000009bf330_10, v0x6000009bf330_11;
v0x6000009bf330_12 .array/port v0x6000009bf330, 12;
v0x6000009bf330_13 .array/port v0x6000009bf330, 13;
v0x6000009bf330_14 .array/port v0x6000009bf330, 14;
v0x6000009bf330_15 .array/port v0x6000009bf330, 15;
E_0x600002e9d600/3 .event anyedge, v0x6000009bf330_12, v0x6000009bf330_13, v0x6000009bf330_14, v0x6000009bf330_15;
E_0x600002e9d600 .event/or E_0x600002e9d600/0, E_0x600002e9d600/1, E_0x600002e9d600/2, E_0x600002e9d600/3;
E_0x600002e9d640/0 .event anyedge, v0x6000009bfe70_0, v0x6000009bf210_0, v0x6000009bf210_1, v0x6000009bf210_2;
E_0x600002e9d640/1 .event anyedge, v0x6000009bf210_3, v0x6000009bf210_4, v0x6000009bf210_5, v0x6000009bf210_6;
E_0x600002e9d640/2 .event anyedge, v0x6000009bf210_7, v0x6000009bf210_8, v0x6000009bf210_9, v0x6000009bf210_10;
E_0x600002e9d640/3 .event anyedge, v0x6000009bf210_11, v0x6000009bf210_12, v0x6000009bf210_13, v0x6000009bf210_14;
E_0x600002e9d640/4 .event anyedge, v0x6000009bf210_15, v0x6000009bf2a0_0, v0x6000009bf2a0_1, v0x6000009bf2a0_2;
E_0x600002e9d640/5 .event anyedge, v0x6000009bf2a0_3, v0x6000009bf2a0_4, v0x6000009bf2a0_5, v0x6000009bf2a0_6;
E_0x600002e9d640/6 .event anyedge, v0x6000009bf2a0_7, v0x6000009bf2a0_8, v0x6000009bf2a0_9, v0x6000009bf2a0_10;
E_0x600002e9d640/7 .event anyedge, v0x6000009bf2a0_11, v0x6000009bf2a0_12, v0x6000009bf2a0_13, v0x6000009bf2a0_14;
E_0x600002e9d640/8 .event anyedge, v0x6000009bf2a0_15, v0x6000009bf0f0_0;
E_0x600002e9d640 .event/or E_0x600002e9d640/0, E_0x600002e9d640/1, E_0x600002e9d640/2, E_0x600002e9d640/3, E_0x600002e9d640/4, E_0x600002e9d640/5, E_0x600002e9d640/6, E_0x600002e9d640/7, E_0x600002e9d640/8;
S_0x14fea9ed0 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x14feac180;
 .timescale 0 0;
P_0x600002e9d680 .param/l "i" 1 10 137, +C4<01>;
S_0x14fe9d240 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x14feac180;
 .timescale 0 0;
P_0x600002e9d700 .param/l "i" 1 10 137, +C4<010>;
S_0x14fe9d3b0 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x14feac180;
 .timescale 0 0;
P_0x600002e9d780 .param/l "i" 1 10 137, +C4<011>;
S_0x14fe9d520 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x14feac180;
 .timescale 0 0;
P_0x600002e9d840 .param/l "i" 1 10 137, +C4<0100>;
S_0x14fe9d690 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x14feac180;
 .timescale 0 0;
P_0x600002e9d8c0 .param/l "i" 1 10 137, +C4<0101>;
S_0x14fe6c7a0 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x14feac180;
 .timescale 0 0;
P_0x600002e9d940 .param/l "i" 1 10 137, +C4<0110>;
S_0x14fe6c910 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x14feac180;
 .timescale 0 0;
P_0x600002e9d9c0 .param/l "i" 1 10 137, +C4<0111>;
S_0x14fe6ca80 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x14feac180;
 .timescale 0 0;
P_0x600002e9d800 .param/l "i" 1 10 137, +C4<01000>;
S_0x14fe6cbf0 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x14feac180;
 .timescale 0 0;
P_0x600002e9da80 .param/l "i" 1 10 137, +C4<01001>;
S_0x14fe6d850 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x14feac180;
 .timescale 0 0;
P_0x600002e9db00 .param/l "i" 1 10 137, +C4<01010>;
S_0x14fe6d9c0 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x14feac180;
 .timescale 0 0;
P_0x600002e9db80 .param/l "i" 1 10 137, +C4<01011>;
S_0x14fe6db30 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x14feac180;
 .timescale 0 0;
P_0x600002e9dc00 .param/l "i" 1 10 137, +C4<01100>;
S_0x14fe6dca0 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x14feac180;
 .timescale 0 0;
P_0x600002e9dc80 .param/l "i" 1 10 137, +C4<01101>;
S_0x14fea3cb0 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x14feac180;
 .timescale 0 0;
P_0x600002e9dd00 .param/l "i" 1 10 137, +C4<01110>;
S_0x14fea3e20 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x14feac180;
 .timescale 0 0;
P_0x600002e9dd80 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x14feae390;
T_2 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009d9cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009d9b90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009d9c20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009d9b00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000009d97a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000009d9b90_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x6000009d9b90_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000009d9b90_0, 0;
T_2.2 ;
    %load/vec4 v0x6000009da370_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000009d9c20_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x6000009d9c20_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000009d9c20_0, 0;
T_2.5 ;
    %load/vec4 v0x6000009d8ab0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000009d9b00_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x6000009d9b00_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000009d9b00_0, 0;
T_2.8 ;
    %load/vec4 v0x6000009d9950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x6000009d9830_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x6000009d9b90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000009d9b90_0, 0;
T_2.11 ;
    %load/vec4 v0x6000009da520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x6000009da400_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x6000009d9c20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000009d9c20_0, 0;
T_2.14 ;
    %load/vec4 v0x6000009d8c60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x6000009d8b40_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x6000009d9b00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000009d9b00_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14feae390;
T_3 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009d9cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000009d9a70_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000009d9320_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000009d94d0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000009d9050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009d9200_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000009d9710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009d9950_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000009da2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009da520_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000009d8a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009d8c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009d8d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009d8ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009da130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009d87e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009d8870_0, 0;
    %fork t_1, S_0x14feac920;
    %jmp t_0;
    .scope S_0x14feac920;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000009df600_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x6000009df600_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x6000009df600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009d9560, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x6000009df600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009d9440, 0, 4;
    %load/vec4 v0x6000009df600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009df600_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x14feae390;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000009d9950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x6000009d9830_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009d9950_0, 0;
T_3.4 ;
    %load/vec4 v0x6000009da520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x6000009da400_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009da520_0, 0;
T_3.7 ;
    %load/vec4 v0x6000009d8c60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x6000009d8b40_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009d8c60_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009d8d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009d9200_0, 0;
    %load/vec4 v0x6000009d9e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x6000009d9d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x6000009d9dd0_0;
    %assign/vec4 v0x6000009d9a70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000009d94d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009d8ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x6000009d9a70_0;
    %assign/vec4 v0x6000009d9050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000009d9200_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x6000009d9290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x6000009d90e0_0;
    %assign/vec4 v0x6000009d9320_0, 0;
    %load/vec4 v0x6000009d90e0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x6000009d87e0_0, 0;
    %load/vec4 v0x6000009d90e0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x6000009d8870_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x6000009d87e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000009d8ea0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x6000009d9a70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000009d9a70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x6000009d94d0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x6000009d9a70_0;
    %addi 1, 0, 20;
    %load/vec4 v0x6000009d94d0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009d9560, 0, 4;
    %load/vec4 v0x6000009d9320_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x6000009d94d0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009d9440, 0, 4;
    %load/vec4 v0x6000009d94d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000009d94d0_0, 0;
    %load/vec4 v0x6000009d9a70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000009d9a70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000009d8ea0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x6000009d94d0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x6000009d94d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000009d9440, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x6000009d94d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000009d9440, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x6000009d94d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009d9440, 0, 4;
    %load/vec4 v0x6000009d94d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000009d9560, 4;
    %assign/vec4 v0x6000009d9a70_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x6000009d94d0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x6000009d94d0_0, 0;
    %load/vec4 v0x6000009d9a70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000009d9a70_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000009d8ea0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000009da130_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x6000009d8630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000009d8d80_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x6000009d8630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x6000009d87e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x6000009d9a70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000009d9a70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x6000009d9320_0;
    %assign/vec4 v0x6000009d9710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000009d9950_0, 0;
    %load/vec4 v0x6000009d9830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x6000009d9a70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000009d9a70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x6000009d9320_0;
    %assign/vec4 v0x6000009da2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000009da520_0, 0;
    %load/vec4 v0x6000009da400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x6000009d9a70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000009d9a70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x6000009d9320_0;
    %assign/vec4 v0x6000009d8a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000009d8c60_0, 0;
    %load/vec4 v0x6000009d8b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x6000009d9a70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000009d9a70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x6000009d8870_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x6000009d9a70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000009d9a70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x6000009d95f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x6000009d9a70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000009d9a70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x6000009da1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x6000009d9a70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000009d9a70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x6000009d8900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x6000009d9a70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000009d9a70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x6000009d8630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x6000009d9a70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000009d9a70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x6000009d9f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009da130_0, 0;
    %load/vec4 v0x6000009d9a70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000009d9a70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x6000009d9d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x6000009d9dd0_0;
    %assign/vec4 v0x6000009d9a70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000009d94d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009d8d80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x6000009d9d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009d8ea0_0, 0;
    %load/vec4 v0x6000009d9dd0_0;
    %assign/vec4 v0x6000009d9a70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000009d94d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000009d9e60_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14fe8a730;
T_4 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009c2760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009da910_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000009c27f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009c2880, 4;
    %assign/vec4 v0x6000009da910_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14fe85a90;
T_5 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009c2760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000009dab50_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x6000009dab50_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000009dab50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009daac0, 0, 4;
    %load/vec4 v0x6000009dab50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009dab50_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009dabe0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000009c27f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009c2880, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009daac0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000009dab50_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x6000009dab50_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x6000009dab50_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000009daac0, 4;
    %ix/getv/s 3, v0x6000009dab50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009daac0, 0, 4;
    %load/vec4 v0x6000009dab50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009dab50_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009daac0, 4;
    %assign/vec4 v0x6000009dabe0_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14fe80df0;
T_6 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009c2760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000009dae20_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x6000009dae20_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000009dae20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009dad90, 0, 4;
    %load/vec4 v0x6000009dae20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009dae20_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009daeb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000009c27f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009c2880, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009dad90, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000009dae20_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x6000009dae20_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x6000009dae20_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000009dad90, 4;
    %ix/getv/s 3, v0x6000009dae20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009dad90, 0, 4;
    %load/vec4 v0x6000009dae20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009dae20_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009dad90, 4;
    %assign/vec4 v0x6000009daeb0_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14fe7c150;
T_7 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009c2760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000009db0f0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x6000009db0f0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000009db0f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009db060, 0, 4;
    %load/vec4 v0x6000009db0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009db0f0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009db180_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000009c27f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009c2880, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009db060, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000009db0f0_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x6000009db0f0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x6000009db0f0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000009db060, 4;
    %ix/getv/s 3, v0x6000009db0f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009db060, 0, 4;
    %load/vec4 v0x6000009db0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009db0f0_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009db060, 4;
    %assign/vec4 v0x6000009db180_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14fe74e60;
T_8 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009dbc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009dbde0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009db720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009db690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000009dbba0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000009db960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x6000009dbd50_0;
    %assign/vec4 v0x6000009dbde0_0, 0;
T_8.2 ;
    %load/vec4 v0x6000009db8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x6000009db600_0;
    %assign/vec4 v0x6000009db720_0, 0;
    %load/vec4 v0x6000009db720_0;
    %assign/vec4 v0x6000009db690_0, 0;
    %load/vec4 v0x6000009db7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x6000009dba80_0;
    %assign/vec4 v0x6000009dbba0_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x6000009dbb10_0;
    %load/vec4 v0x6000009dba80_0;
    %add;
    %assign/vec4 v0x6000009dbba0_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14fe701c0;
T_9 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009d5200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009d53b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009d4cf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009d4c60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000009d5170_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6000009d4f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x6000009d5320_0;
    %assign/vec4 v0x6000009d53b0_0, 0;
T_9.2 ;
    %load/vec4 v0x6000009d4ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x6000009d4bd0_0;
    %assign/vec4 v0x6000009d4cf0_0, 0;
    %load/vec4 v0x6000009d4cf0_0;
    %assign/vec4 v0x6000009d4c60_0, 0;
    %load/vec4 v0x6000009d4d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x6000009d5050_0;
    %assign/vec4 v0x6000009d5170_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x6000009d50e0_0;
    %load/vec4 v0x6000009d5050_0;
    %add;
    %assign/vec4 v0x6000009d5170_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14fe208d0;
T_10 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009d6760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009d6910_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009d6250_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009d61c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000009d66d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000009d6490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000009d6880_0;
    %assign/vec4 v0x6000009d6910_0, 0;
T_10.2 ;
    %load/vec4 v0x6000009d6400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x6000009d6130_0;
    %assign/vec4 v0x6000009d6250_0, 0;
    %load/vec4 v0x6000009d6250_0;
    %assign/vec4 v0x6000009d61c0_0, 0;
    %load/vec4 v0x6000009d62e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x6000009d65b0_0;
    %assign/vec4 v0x6000009d66d0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000009d6640_0;
    %load/vec4 v0x6000009d65b0_0;
    %add;
    %assign/vec4 v0x6000009d66d0_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x14fe0bc10;
T_11 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009d7cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009d7e70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009d77b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009d7720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000009d7c30_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000009d79f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x6000009d7de0_0;
    %assign/vec4 v0x6000009d7e70_0, 0;
T_11.2 ;
    %load/vec4 v0x6000009d7960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000009d7690_0;
    %assign/vec4 v0x6000009d77b0_0, 0;
    %load/vec4 v0x6000009d77b0_0;
    %assign/vec4 v0x6000009d7720_0, 0;
    %load/vec4 v0x6000009d7840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x6000009d7b10_0;
    %assign/vec4 v0x6000009d7c30_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x6000009d7ba0_0;
    %load/vec4 v0x6000009d7b10_0;
    %add;
    %assign/vec4 v0x6000009d7c30_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x14fe1c0a0;
T_12 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009d1290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009d1440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009d0d80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009d0cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000009d1200_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6000009d0fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000009d13b0_0;
    %assign/vec4 v0x6000009d1440_0, 0;
T_12.2 ;
    %load/vec4 v0x6000009d0f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x6000009d0c60_0;
    %assign/vec4 v0x6000009d0d80_0, 0;
    %load/vec4 v0x6000009d0d80_0;
    %assign/vec4 v0x6000009d0cf0_0, 0;
    %load/vec4 v0x6000009d0e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x6000009d10e0_0;
    %assign/vec4 v0x6000009d1200_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x6000009d1170_0;
    %load/vec4 v0x6000009d10e0_0;
    %add;
    %assign/vec4 v0x6000009d1200_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x14fe0ff40;
T_13 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009d27f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009d29a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009d22e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009d2250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000009d2760_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000009d2520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x6000009d2910_0;
    %assign/vec4 v0x6000009d29a0_0, 0;
T_13.2 ;
    %load/vec4 v0x6000009d2490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x6000009d21c0_0;
    %assign/vec4 v0x6000009d22e0_0, 0;
    %load/vec4 v0x6000009d22e0_0;
    %assign/vec4 v0x6000009d2250_0, 0;
    %load/vec4 v0x6000009d2370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x6000009d2640_0;
    %assign/vec4 v0x6000009d2760_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x6000009d26d0_0;
    %load/vec4 v0x6000009d2640_0;
    %add;
    %assign/vec4 v0x6000009d2760_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x14fe04b10;
T_14 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009d3d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009d3f00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009d3840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009d37b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000009d3cc0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000009d3a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x6000009d3e70_0;
    %assign/vec4 v0x6000009d3f00_0, 0;
T_14.2 ;
    %load/vec4 v0x6000009d39f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x6000009d3720_0;
    %assign/vec4 v0x6000009d3840_0, 0;
    %load/vec4 v0x6000009d3840_0;
    %assign/vec4 v0x6000009d37b0_0, 0;
    %load/vec4 v0x6000009d38d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x6000009d3ba0_0;
    %assign/vec4 v0x6000009d3cc0_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x6000009d3c30_0;
    %load/vec4 v0x6000009d3ba0_0;
    %add;
    %assign/vec4 v0x6000009d3cc0_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x14fe16100;
T_15 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009cd320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009cd4d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009cce10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009ccd80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000009cd290_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x6000009cd050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x6000009cd440_0;
    %assign/vec4 v0x6000009cd4d0_0, 0;
T_15.2 ;
    %load/vec4 v0x6000009ccfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x6000009cccf0_0;
    %assign/vec4 v0x6000009cce10_0, 0;
    %load/vec4 v0x6000009cce10_0;
    %assign/vec4 v0x6000009ccd80_0, 0;
    %load/vec4 v0x6000009ccea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x6000009cd170_0;
    %assign/vec4 v0x6000009cd290_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x6000009cd200_0;
    %load/vec4 v0x6000009cd170_0;
    %add;
    %assign/vec4 v0x6000009cd290_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x14fe9aca0;
T_16 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009ce880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009cea30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009ce370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009ce2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000009ce7f0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x6000009ce5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x6000009ce9a0_0;
    %assign/vec4 v0x6000009cea30_0, 0;
T_16.2 ;
    %load/vec4 v0x6000009ce520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x6000009ce250_0;
    %assign/vec4 v0x6000009ce370_0, 0;
    %load/vec4 v0x6000009ce370_0;
    %assign/vec4 v0x6000009ce2e0_0, 0;
    %load/vec4 v0x6000009ce400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x6000009ce6d0_0;
    %assign/vec4 v0x6000009ce7f0_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x6000009ce760_0;
    %load/vec4 v0x6000009ce6d0_0;
    %add;
    %assign/vec4 v0x6000009ce7f0_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x14fe952e0;
T_17 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009cfde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009c8000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009cf8d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009cf840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000009cfd50_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6000009cfb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x6000009cff00_0;
    %assign/vec4 v0x6000009c8000_0, 0;
T_17.2 ;
    %load/vec4 v0x6000009cfa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x6000009cf7b0_0;
    %assign/vec4 v0x6000009cf8d0_0, 0;
    %load/vec4 v0x6000009cf8d0_0;
    %assign/vec4 v0x6000009cf840_0, 0;
    %load/vec4 v0x6000009cf960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x6000009cfc30_0;
    %assign/vec4 v0x6000009cfd50_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x6000009cfcc0_0;
    %load/vec4 v0x6000009cfc30_0;
    %add;
    %assign/vec4 v0x6000009cfd50_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x14fe92c90;
T_18 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009c93b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009c9560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009c8ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009c8e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000009c9320_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000009c90e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000009c94d0_0;
    %assign/vec4 v0x6000009c9560_0, 0;
T_18.2 ;
    %load/vec4 v0x6000009c9050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x6000009c8d80_0;
    %assign/vec4 v0x6000009c8ea0_0, 0;
    %load/vec4 v0x6000009c8ea0_0;
    %assign/vec4 v0x6000009c8e10_0, 0;
    %load/vec4 v0x6000009c8f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x6000009c9200_0;
    %assign/vec4 v0x6000009c9320_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x6000009c9290_0;
    %load/vec4 v0x6000009c9200_0;
    %add;
    %assign/vec4 v0x6000009c9320_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x14fe90640;
T_19 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009ca910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009caac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009ca400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009ca370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000009ca880_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000009ca640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x6000009caa30_0;
    %assign/vec4 v0x6000009caac0_0, 0;
T_19.2 ;
    %load/vec4 v0x6000009ca5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x6000009ca2e0_0;
    %assign/vec4 v0x6000009ca400_0, 0;
    %load/vec4 v0x6000009ca400_0;
    %assign/vec4 v0x6000009ca370_0, 0;
    %load/vec4 v0x6000009ca490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x6000009ca760_0;
    %assign/vec4 v0x6000009ca880_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x6000009ca7f0_0;
    %load/vec4 v0x6000009ca760_0;
    %add;
    %assign/vec4 v0x6000009ca880_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x14fe8b830;
T_20 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009cbe70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009c4090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009cb960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009cb8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000009cbde0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x6000009cbba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x6000009c4000_0;
    %assign/vec4 v0x6000009c4090_0, 0;
T_20.2 ;
    %load/vec4 v0x6000009cbb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000009cb840_0;
    %assign/vec4 v0x6000009cb960_0, 0;
    %load/vec4 v0x6000009cb960_0;
    %assign/vec4 v0x6000009cb8d0_0, 0;
    %load/vec4 v0x6000009cb9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x6000009cbcc0_0;
    %assign/vec4 v0x6000009cbde0_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x6000009cbd50_0;
    %load/vec4 v0x6000009cbcc0_0;
    %add;
    %assign/vec4 v0x6000009cbde0_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x14fe891e0;
T_21 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009c5440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009c55f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009c4f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009c4ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000009c53b0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x6000009c5170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x6000009c5560_0;
    %assign/vec4 v0x6000009c55f0_0, 0;
T_21.2 ;
    %load/vec4 v0x6000009c50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x6000009c4e10_0;
    %assign/vec4 v0x6000009c4f30_0, 0;
    %load/vec4 v0x6000009c4f30_0;
    %assign/vec4 v0x6000009c4ea0_0, 0;
    %load/vec4 v0x6000009c4fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x6000009c5290_0;
    %assign/vec4 v0x6000009c53b0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x6000009c5320_0;
    %load/vec4 v0x6000009c5290_0;
    %add;
    %assign/vec4 v0x6000009c53b0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x14fe86b90;
T_22 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009c69a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009c6b50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009c6490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009c6400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000009c6910_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000009c66d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x6000009c6ac0_0;
    %assign/vec4 v0x6000009c6b50_0, 0;
T_22.2 ;
    %load/vec4 v0x6000009c6640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000009c6370_0;
    %assign/vec4 v0x6000009c6490_0, 0;
    %load/vec4 v0x6000009c6490_0;
    %assign/vec4 v0x6000009c6400_0, 0;
    %load/vec4 v0x6000009c6520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x6000009c67f0_0;
    %assign/vec4 v0x6000009c6910_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000009c6880_0;
    %load/vec4 v0x6000009c67f0_0;
    %add;
    %assign/vec4 v0x6000009c6910_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x14fe7f8a0;
T_23 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009c7f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009c0120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009c79f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009c7960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000009c7e70_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x6000009c7c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x6000009c0090_0;
    %assign/vec4 v0x6000009c0120_0, 0;
T_23.2 ;
    %load/vec4 v0x6000009c7ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x6000009c78d0_0;
    %assign/vec4 v0x6000009c79f0_0, 0;
    %load/vec4 v0x6000009c79f0_0;
    %assign/vec4 v0x6000009c7960_0, 0;
    %load/vec4 v0x6000009c7a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x6000009c7d50_0;
    %assign/vec4 v0x6000009c7e70_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x6000009c7de0_0;
    %load/vec4 v0x6000009c7d50_0;
    %add;
    %assign/vec4 v0x6000009c7e70_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x14fe9dab0;
T_24 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009c2760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000009da640_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000009da640_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000009da640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009da5b0, 0, 4;
    %load/vec4 v0x6000009da640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009da640_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x6000009c2400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009c2490, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009da5b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000009da640_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x6000009da640_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x6000009da640_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000009da5b0, 4;
    %ix/getv/s 3, v0x6000009da640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009da5b0, 0, 4;
    %load/vec4 v0x6000009da640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009da640_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x14fe6e620;
T_25 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009c2760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000009da760_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x6000009da760_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000009da760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009da6d0, 0, 4;
    %load/vec4 v0x6000009da760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009da760_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x6000009c2400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009c2490, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009da6d0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000009da760_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x6000009da760_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x6000009da760_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000009da6d0, 4;
    %ix/getv/s 3, v0x6000009da760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009da6d0, 0, 4;
    %load/vec4 v0x6000009da760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009da760_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x14fe94070;
T_26 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009c2760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000009da880_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x6000009da880_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000009da880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009da7f0, 0, 4;
    %load/vec4 v0x6000009da880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009da880_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x6000009c2400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009c2490, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009da7f0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000009da880_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x6000009da880_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x6000009da880_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000009da7f0, 4;
    %ix/getv/s 3, v0x6000009da880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009da7f0, 0, 4;
    %load/vec4 v0x6000009da880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009da880_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x14feb0470;
T_27 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009c2760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000009c2a30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000009c2130_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x6000009c2ac0_0;
    %assign/vec4 v0x6000009c2a30_0, 0;
    %load/vec4 v0x6000009c21c0_0;
    %assign/vec4 v0x6000009c2130_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x14feb0470;
T_28 ;
    %wait E_0x600002ea23c0;
    %load/vec4 v0x6000009c2a30_0;
    %store/vec4 v0x6000009c2ac0_0, 0, 3;
    %load/vec4 v0x6000009c2130_0;
    %store/vec4 v0x6000009c21c0_0, 0, 16;
    %load/vec4 v0x6000009c2a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x6000009c29a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x6000009c2c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x6000009c2ac0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000009c21c0_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x6000009c2c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000009c2ac0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000009c21c0_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x6000009c2130_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000009c21c0_0, 0, 16;
    %load/vec4 v0x6000009c1f80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000009c2130_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000009c2ac0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000009c21c0_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x6000009c2130_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000009c21c0_0, 0, 16;
    %load/vec4 v0x6000009c2370_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x6000009c2130_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000009c2ac0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000009c21c0_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000009c2ac0_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x14fea9d60;
T_29 ;
    %wait E_0x600002e9d640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %load/vec4 v0x6000009bfe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x6000009bf0f0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x14fea9d60;
T_30 ;
    %wait E_0x600002e9d600;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf330, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000009bea30_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x14fea9ed0;
T_31 ;
    %wait E_0x600002e9d640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %load/vec4 v0x6000009bfe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x6000009bf0f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x14fea9ed0;
T_32 ;
    %wait E_0x600002e9d600;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf330, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000009bea30_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x14fe9d240;
T_33 ;
    %wait E_0x600002e9d640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %load/vec4 v0x6000009bfe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x6000009bf0f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x14fe9d240;
T_34 ;
    %wait E_0x600002e9d600;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf330, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000009bea30_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x14fe9d3b0;
T_35 ;
    %wait E_0x600002e9d640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %load/vec4 v0x6000009bfe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x6000009bf0f0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x14fe9d3b0;
T_36 ;
    %wait E_0x600002e9d600;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf330, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000009bea30_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x14fe9d520;
T_37 ;
    %wait E_0x600002e9d640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %load/vec4 v0x6000009bfe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x6000009bf0f0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x14fe9d520;
T_38 ;
    %wait E_0x600002e9d600;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf330, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000009bea30_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x14fe9d690;
T_39 ;
    %wait E_0x600002e9d640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %load/vec4 v0x6000009bfe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x6000009bf0f0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x14fe9d690;
T_40 ;
    %wait E_0x600002e9d600;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf330, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000009bea30_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x14fe6c7a0;
T_41 ;
    %wait E_0x600002e9d640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %load/vec4 v0x6000009bfe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x6000009bf0f0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x14fe6c7a0;
T_42 ;
    %wait E_0x600002e9d600;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf330, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000009bea30_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x14fe6c910;
T_43 ;
    %wait E_0x600002e9d640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %load/vec4 v0x6000009bfe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x6000009bf0f0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x14fe6c910;
T_44 ;
    %wait E_0x600002e9d600;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf330, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000009bea30_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x14fe6ca80;
T_45 ;
    %wait E_0x600002e9d640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %load/vec4 v0x6000009bfe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x6000009bf0f0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x14fe6ca80;
T_46 ;
    %wait E_0x600002e9d600;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf330, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000009bea30_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x14fe6cbf0;
T_47 ;
    %wait E_0x600002e9d640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %load/vec4 v0x6000009bfe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x6000009bf0f0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x14fe6cbf0;
T_48 ;
    %wait E_0x600002e9d600;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf330, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000009bea30_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x14fe6d850;
T_49 ;
    %wait E_0x600002e9d640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %load/vec4 v0x6000009bfe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x6000009bf0f0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x14fe6d850;
T_50 ;
    %wait E_0x600002e9d600;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf330, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000009bea30_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x14fe6d9c0;
T_51 ;
    %wait E_0x600002e9d640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %load/vec4 v0x6000009bfe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x6000009bf0f0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x14fe6d9c0;
T_52 ;
    %wait E_0x600002e9d600;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf330, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000009bea30_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x14fe6db30;
T_53 ;
    %wait E_0x600002e9d640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %load/vec4 v0x6000009bfe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x6000009bf0f0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x14fe6db30;
T_54 ;
    %wait E_0x600002e9d600;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf330, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000009bea30_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x14fe6dca0;
T_55 ;
    %wait E_0x600002e9d640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %load/vec4 v0x6000009bfe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x6000009bf0f0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x14fe6dca0;
T_56 ;
    %wait E_0x600002e9d600;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf330, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000009bea30_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x14fea3cb0;
T_57 ;
    %wait E_0x600002e9d640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %load/vec4 v0x6000009bfe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x6000009bf0f0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x14fea3cb0;
T_58 ;
    %wait E_0x600002e9d600;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf330, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000009bea30_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x14fea3e20;
T_59 ;
    %wait E_0x600002e9d640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %load/vec4 v0x6000009bfe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf2a0, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x6000009bf0f0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009bf330, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x14fea3e20;
T_60 ;
    %wait E_0x600002e9d600;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf330, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000009bea30_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x14feac180;
T_61 ;
    %wait E_0x600002e9d540;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000009bf180_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x6000009bf180_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x6000009bf180_0;
    %load/vec4a v0x6000009bf210, 4;
    %ix/getv/s 4, v0x6000009bf180_0;
    %store/vec4a v0x6000009bf600, 4, 0;
    %load/vec4 v0x6000009bf180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009bf180_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000009bfcc0_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x6000009bfcc0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000009bf180_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x6000009bf180_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x6000009bfcc0_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x6000009bfe70_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x6000009bfcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000009bf180_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000009bf600, 4;
    %load/vec4 v0x6000009bfcc0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000009bf180_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000009bf600, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x6000009bfcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000009bf180_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000009bf600, 4;
    %load/vec4 v0x6000009bfcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000009bf180_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000009bf600, 4;
    %add;
    %load/vec4 v0x6000009bfcc0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000009bf180_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000009bf600, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x6000009bfcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000009bf180_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000009bf600, 4;
    %load/vec4 v0x6000009bfcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000009bf180_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000009bf600, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x6000009bfcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000009bf180_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000009bf600, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x6000009bfcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000009bf180_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000009bf600, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x6000009bfcc0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000009bf180_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000009bf600, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x6000009bfcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000009bf180_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000009bf600, 4;
    %load/vec4 v0x6000009bfcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000009bf180_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000009bf600, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x6000009bfcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000009bf180_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000009bf600, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x6000009bfcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000009bf180_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000009bf600, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x6000009bfcc0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000009bf180_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000009bf600, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000009bf180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009bf180_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x6000009bfcc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009bfcc0_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009bf600, 4;
    %store/vec4 v0x6000009bf570_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x14feac180;
T_62 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009bf690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000009bfd50_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000009bed00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000009befd0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000009be9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009bfc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009bf960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009bef40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009bfe70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000009b8000_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000009b8240_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000009b83f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000009bf0f0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000009bf450_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000009beeb0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009bfc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009bf960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009bef40_0, 0;
    %load/vec4 v0x6000009bfd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000009bfd50_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x6000009bed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x6000009beb50_0;
    %assign/vec4 v0x6000009bed00_0, 0;
    %load/vec4 v0x6000009bfde0_0;
    %assign/vec4 v0x6000009bfe70_0, 0;
    %load/vec4 v0x6000009bff00_0;
    %assign/vec4 v0x6000009b8000_0, 0;
    %load/vec4 v0x6000009b8120_0;
    %assign/vec4 v0x6000009b8240_0, 0;
    %load/vec4 v0x6000009b82d0_0;
    %assign/vec4 v0x6000009b83f0_0, 0;
    %load/vec4 v0x6000009bf060_0;
    %assign/vec4 v0x6000009bf0f0_0, 0;
    %load/vec4 v0x6000009bf3c0_0;
    %assign/vec4 v0x6000009bf450_0, 0;
    %load/vec4 v0x6000009bee20_0;
    %assign/vec4 v0x6000009beeb0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000009bfd50_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x6000009beeb0_0;
    %assign/vec4 v0x6000009befd0_0, 0;
    %load/vec4 v0x6000009bf450_0;
    %assign/vec4 v0x6000009be9a0_0, 0;
    %load/vec4 v0x6000009bfe70_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000009bfd50_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000009bf960_0, 0;
    %load/vec4 v0x6000009bf450_0;
    %assign/vec4 v0x6000009bf7b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000009bfd50_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000009bfc30_0, 0;
    %load/vec4 v0x6000009bf450_0;
    %assign/vec4 v0x6000009bf7b0_0, 0;
    %load/vec4 v0x6000009b81b0_0;
    %assign/vec4 v0x6000009bfb10_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000009bfd50_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000009bfd50_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000009bfd50_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000009bfd50_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x6000009bea30_0;
    %load/vec4 v0x6000009b8000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009b8090, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000009bfd50_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x6000009bf9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x6000009bfe70_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x6000009bfd50_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000009bfd50_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x6000009bf840_0;
    %load/vec4 v0x6000009b8000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009b8090, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000009bfd50_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000009bf570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000009b8000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009b8090, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000009bfd50_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000009bef40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000009bfd50_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x14feae910;
T_63 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009deeb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000009df4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009ded00_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000009ded90_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000009de520_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000009dee20_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000009de5b0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000009de9a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000009dec70_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000009de7f0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000009de880_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000009deac0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000009deb50_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000009de640_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000009defd0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000009df330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009df450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009df180_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000009dd560_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000009dd170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009dd680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009dd290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009dd830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009dd440_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000009dddd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009ddef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009de0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009ddc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009de6d0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009df450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009df180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009de6d0_0, 0;
    %load/vec4 v0x6000009df4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000009df4e0_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x6000009de490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x6000009df570_0;
    %assign/vec4 v0x6000009ded00_0, 0;
    %load/vec4 v0x6000009de760_0;
    %assign/vec4 v0x6000009de7f0_0, 0;
    %load/vec4 v0x6000009dea30_0;
    %assign/vec4 v0x6000009deac0_0, 0;
    %load/vec4 v0x6000009de1c0_0;
    %assign/vec4 v0x6000009dee20_0, 0;
    %load/vec4 v0x6000009de130_0;
    %assign/vec4 v0x6000009de5b0_0, 0;
    %load/vec4 v0x6000009de910_0;
    %assign/vec4 v0x6000009de9a0_0, 0;
    %load/vec4 v0x6000009debe0_0;
    %assign/vec4 v0x6000009dec70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000009df4e0_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x6000009de7f0_0;
    %assign/vec4 v0x6000009de880_0, 0;
    %load/vec4 v0x6000009deac0_0;
    %assign/vec4 v0x6000009deb50_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000009ded90_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000009de520_0, 0;
    %load/vec4 v0x6000009ded00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000009df4e0_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000009df4e0_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000009df4e0_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x6000009de880_0;
    %assign/vec4 v0x6000009dd170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009dd290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000009dd440_0, 0;
    %load/vec4 v0x6000009dd320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x6000009dd440_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009dd440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000009ddc20_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000009df4e0_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x6000009ddcb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x6000009ddc20_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x6000009dda70_0;
    %assign/vec4 v0x6000009de640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009ddc20_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000009df4e0_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x6000009deb50_0;
    %assign/vec4 v0x6000009defd0_0, 0;
    %load/vec4 v0x6000009de640_0;
    %assign/vec4 v0x6000009df330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000009df450_0, 0;
    %load/vec4 v0x6000009df210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000009df4e0_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x6000009deb50_0;
    %assign/vec4 v0x6000009defd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000009df180_0, 0;
    %load/vec4 v0x6000009df210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000009df4e0_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x6000009df4e0_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x6000009df060_0;
    %assign/vec4 v0x6000009de640_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000009df4e0_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x6000009de880_0;
    %assign/vec4 v0x6000009dd560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009dd680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000009dd830_0, 0;
    %load/vec4 v0x6000009dd710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x6000009dd830_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009dd830_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000009df4e0_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x6000009de640_0;
    %assign/vec4 v0x6000009dddd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000009ddef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000009de0a0_0, 0;
    %load/vec4 v0x6000009ddf80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000009de0a0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009de0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009ddef0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000009df4e0_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x6000009dd9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000009df4e0_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x6000009de520_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000009de520_0, 0;
    %load/vec4 v0x6000009de880_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000009de880_0, 0;
    %load/vec4 v0x6000009deb50_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x6000009deb50_0, 0;
    %load/vec4 v0x6000009de5b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000009de520_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x6000009df4e0_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x6000009ded00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000009df4e0_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000009df4e0_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000009df4e0_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x6000009ded90_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000009ded90_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000009de520_0, 0;
    %load/vec4 v0x6000009dee20_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000009ded90_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000009df4e0_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x6000009de7f0_0;
    %load/vec4 v0x6000009ded90_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000009de9a0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000009de880_0, 0;
    %load/vec4 v0x6000009deac0_0;
    %load/vec4 v0x6000009ded90_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x6000009dec70_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x6000009deb50_0, 0;
    %load/vec4 v0x6000009ded00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000009df4e0_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000009df4e0_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000009df4e0_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000009de6d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000009df4e0_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x14feab290;
T_64 ;
    %wait E_0x600002e9c940;
    %load/vec4 v0x6000009c3180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x6000009c30f0_0;
    %load/vec4 v0x6000009c2d90_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009c2f40, 0, 4;
T_64.0 ;
    %load/vec4 v0x6000009c3060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x6000009c2d90_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000009c2f40, 4;
    %assign/vec4 v0x6000009c2fd0_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x14feab290;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000009c2eb0_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x6000009c2eb0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000009c2eb0_0;
    %store/vec4a v0x6000009c2f40, 4, 0;
    %load/vec4 v0x6000009c2eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009c2eb0_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x14feab570;
T_66 ;
    %wait E_0x600002e9c940;
    %load/vec4 v0x6000009c3690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x6000009c3600_0;
    %load/vec4 v0x6000009c32a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009c3450, 0, 4;
T_66.0 ;
    %load/vec4 v0x6000009c3570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x6000009c32a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000009c3450, 4;
    %assign/vec4 v0x6000009c34e0_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x14feab570;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000009c33c0_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x6000009c33c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000009c33c0_0;
    %store/vec4a v0x6000009c3450, 4, 0;
    %load/vec4 v0x6000009c33c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009c33c0_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x14feab850;
T_68 ;
    %wait E_0x600002e9c940;
    %load/vec4 v0x6000009c3ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x6000009c3b10_0;
    %load/vec4 v0x6000009c37b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009c3960, 0, 4;
T_68.0 ;
    %load/vec4 v0x6000009c3a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x6000009c37b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000009c3960, 4;
    %assign/vec4 v0x6000009c39f0_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x14feab850;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000009c38d0_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x6000009c38d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000009c38d0_0;
    %store/vec4a v0x6000009c3960, 4, 0;
    %load/vec4 v0x6000009c38d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009c38d0_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x14feabb30;
T_70 ;
    %wait E_0x600002e9c940;
    %load/vec4 v0x6000009bc120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x6000009bc090_0;
    %load/vec4 v0x6000009c3cc0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009c3e70, 0, 4;
T_70.0 ;
    %load/vec4 v0x6000009bc000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x6000009c3cc0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000009c3e70, 4;
    %assign/vec4 v0x6000009c3f00_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x14feabb30;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000009c3de0_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x6000009c3de0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000009c3de0_0;
    %store/vec4a v0x6000009c3e70, 4, 0;
    %load/vec4 v0x6000009c3de0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009c3de0_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x14fe71430;
T_72 ;
    %wait E_0x600002e9c800;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000009bc3f0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x6000009bc3f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x6000009bda70_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x6000009bc7e0_0;
    %pad/u 32;
    %load/vec4 v0x6000009bc3f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4 v0x6000009bdd40_0, 4, 1;
    %load/vec4 v0x6000009bd560_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x6000009bc630_0;
    %pad/u 32;
    %load/vec4 v0x6000009bc3f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4 v0x6000009bdc20_0, 4, 1;
    %load/vec4 v0x6000009bd830_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x6000009bc750_0;
    %pad/u 32;
    %load/vec4 v0x6000009bc3f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4 v0x6000009bdcb0_0, 4, 1;
    %load/vec4 v0x6000009be250_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x6000009be0a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x6000009bca20_0;
    %pad/u 32;
    %load/vec4 v0x6000009bc3f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4 v0x6000009bddd0_0, 4, 1;
    %load/vec4 v0x6000009bd050_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x6000009bcea0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x6000009bc510_0;
    %pad/u 32;
    %load/vec4 v0x6000009bc3f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4 v0x6000009bdb90_0, 4, 1;
    %load/vec4 v0x6000009bc3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009bc3f0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x14fe71430;
T_73 ;
    %wait E_0x600002e9c7c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000009bc3f0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x6000009bc3f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x6000009bdd40_0;
    %load/vec4 v0x6000009bc3f0_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4 v0x6000009bd290_0, 4, 1;
    %load/vec4 v0x6000009bdc20_0;
    %load/vec4 v0x6000009bc3f0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x6000009bdd40_0;
    %load/vec4 v0x6000009bc3f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4 v0x6000009bd170_0, 4, 1;
    %load/vec4 v0x6000009bdcb0_0;
    %load/vec4 v0x6000009bc3f0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x6000009bdd40_0;
    %load/vec4 v0x6000009bc3f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x6000009bdc20_0;
    %load/vec4 v0x6000009bc3f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4 v0x6000009bd200_0, 4, 1;
    %load/vec4 v0x6000009bddd0_0;
    %load/vec4 v0x6000009bc3f0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x6000009bdd40_0;
    %load/vec4 v0x6000009bc3f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x6000009bdc20_0;
    %load/vec4 v0x6000009bc3f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x6000009bdcb0_0;
    %load/vec4 v0x6000009bc3f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4 v0x6000009bd320_0, 4, 1;
    %load/vec4 v0x6000009bdb90_0;
    %load/vec4 v0x6000009bc3f0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x6000009bdd40_0;
    %load/vec4 v0x6000009bc3f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x6000009bdc20_0;
    %load/vec4 v0x6000009bc3f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x6000009bdcb0_0;
    %load/vec4 v0x6000009bc3f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x6000009bddd0_0;
    %load/vec4 v0x6000009bc3f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4 v0x6000009bd0e0_0, 4, 1;
    %load/vec4 v0x6000009bd290_0;
    %load/vec4 v0x6000009bc3f0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x6000009be490_0;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4a v0x6000009bc480, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4a v0x6000009bcb40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4 v0x6000009bcbd0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4 v0x6000009bc990_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x6000009bd170_0;
    %load/vec4 v0x6000009bc3f0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x6000009be370_0;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4a v0x6000009bc480, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4a v0x6000009bcb40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4 v0x6000009bcbd0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4 v0x6000009bc990_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x6000009bd200_0;
    %load/vec4 v0x6000009bc3f0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x6000009be400_0;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4a v0x6000009bc480, 4, 0;
    %load/vec4 v0x6000009bd7a0_0;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4a v0x6000009bcb40, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4 v0x6000009bcbd0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4 v0x6000009bc990_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x6000009bd320_0;
    %load/vec4 v0x6000009bc3f0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x6000009be520_0;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4a v0x6000009bc480, 4, 0;
    %load/vec4 v0x6000009be1c0_0;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4a v0x6000009bcb40, 4, 0;
    %load/vec4 v0x6000009be250_0;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4 v0x6000009bcbd0_0, 4, 1;
    %load/vec4 v0x6000009be0a0_0;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4 v0x6000009bc990_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x6000009bd0e0_0;
    %load/vec4 v0x6000009bc3f0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x6000009be2e0_0;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4a v0x6000009bc480, 4, 0;
    %load/vec4 v0x6000009bcfc0_0;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4a v0x6000009bcb40, 4, 0;
    %load/vec4 v0x6000009bd050_0;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4 v0x6000009bcbd0_0, 4, 1;
    %load/vec4 v0x6000009bcea0_0;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4 v0x6000009bc990_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4a v0x6000009bc480, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4a v0x6000009bcb40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4 v0x6000009bcbd0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000009bc3f0_0;
    %store/vec4 v0x6000009bc990_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x6000009bc3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009bc3f0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x14fe71430;
T_74 ;
    %wait E_0x600002e9c940;
    %load/vec4 v0x6000009bc7e0_0;
    %assign/vec4 v0x6000009bc870_0, 0;
    %load/vec4 v0x6000009bc630_0;
    %assign/vec4 v0x6000009bc6c0_0, 0;
    %load/vec4 v0x6000009bca20_0;
    %assign/vec4 v0x6000009bcab0_0, 0;
    %load/vec4 v0x6000009bc510_0;
    %assign/vec4 v0x6000009bc5a0_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x14fe71430;
T_75 ;
    %wait E_0x600002e9c740;
    %load/vec4 v0x6000009bc870_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000009bc900, 4;
    %store/vec4 v0x6000009bd9e0_0, 0, 256;
    %load/vec4 v0x6000009bc6c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000009bc900, 4;
    %store/vec4 v0x6000009bd4d0_0, 0, 256;
    %load/vec4 v0x6000009bcab0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000009bc900, 4;
    %store/vec4 v0x6000009be010_0, 0, 256;
    %load/vec4 v0x6000009bc5a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000009bc900, 4;
    %store/vec4 v0x6000009bce10_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x14feaee90;
T_76 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009b4120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000009ba400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009ba490_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x6000009ba760_0;
    %assign/vec4 v0x6000009ba490_0, 0;
    %load/vec4 v0x6000009ba760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x6000009ba640_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000009ba370, 4;
    %assign/vec4 v0x6000009ba400_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x14feaee90;
T_77 ;
    %wait E_0x600002e9c940;
    %load/vec4 v0x6000009bbde0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x6000009bbd50_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x6000009bbcc0_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x6000009bbc30_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x6000009bbba0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009ba370, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x14feaee90;
T_78 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009b4120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009b4cf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000009b4c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009b9200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009b9290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009bb720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000009b9170_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x6000009bb7b0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000009b4cf0_0, 0;
    %load/vec4 v0x6000009baeb0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000009b4c60_0, 0;
    %load/vec4 v0x6000009bb7b0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000009b9200_0, 0;
    %load/vec4 v0x6000009b9200_0;
    %assign/vec4 v0x6000009b9290_0, 0;
    %load/vec4 v0x6000009bb690_0;
    %assign/vec4 v0x6000009bb720_0, 0;
    %load/vec4 v0x6000009bab50_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000009b9170_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x14feaee90;
T_79 ;
    %wait E_0x600002ea1ac0;
    %load/vec4 v0x6000009b4120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000009bb7b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000009baf40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000009bb450_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000009baeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009bb690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000009bb4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009bafd0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009bb690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009bafd0_0, 0;
    %load/vec4 v0x6000009b4480_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x6000009bb2a0_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x6000009bb7b0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x6000009bb7b0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x6000009bb450_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000009bb450_0, 0;
T_79.2 ;
    %load/vec4 v0x6000009bb7b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000009bb4e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000009bb450_0, 0;
    %load/vec4 v0x6000009ba910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009bb4e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000009baeb0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000009bb7b0_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x6000009bba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x6000009baeb0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000009baeb0_0, 0;
    %load/vec4 v0x6000009baeb0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000009bb690_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000009baf40_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000009bb7b0_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x6000009bac70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x6000009baf40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000009baf40_0, 0;
T_79.19 ;
    %load/vec4 v0x6000009b4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000009bb7b0_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x6000009bb450_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000009bb7b0_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000009bafd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000009bb7b0_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x14feaf410;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000009b60a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000009b6910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000009b6c70_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000009b6d00_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000009b6250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000009b69a0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000009b6490_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000009b6400_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000009b6640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000009b6520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000009b67f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000009b58c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000009b5680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000009b5ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000009b5b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000009b5d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000009b5c20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000009b5a70_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000009b5b90_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x14feaf410;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x6000009b60a0_0;
    %inv;
    %store/vec4 v0x6000009b60a0_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x14feaf410;
T_82 ;
    %vpi_call/w 3 135 "$display", "\000" {0 0 0};
    %vpi_call/w 3 136 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 137 "$display", "\342\225\221        Residual Block Test: Y = ReLU(X\303\227W + b) + X            \342\225\221" {0 0 0};
    %vpi_call/w 3 138 "$display", "\342\225\221        Golden Model: python/models/model_residual.py         \342\225\221" {0 0 0};
    %vpi_call/w 3 139 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 140 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000009b6130_0, 0, 32;
    %vpi_call/w 3 147 "$display", "[SETUP] Initializing SRAM..." {0 0 0};
    %load/vec4 v0x6000009b5200_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009c2f40, 4, 0;
    %load/vec4 v0x6000009b5290_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009c3450, 4, 0;
    %load/vec4 v0x6000009b5320_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009c3960, 4, 0;
    %load/vec4 v0x6000009b53b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009c3e70, 4, 0;
    %load/vec4 v0x6000009b4d80_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009c2f40, 4, 0;
    %load/vec4 v0x6000009b4e10_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009c3450, 4, 0;
    %load/vec4 v0x6000009b4ea0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009c3960, 4, 0;
    %load/vec4 v0x6000009b4f30_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009c3e70, 4, 0;
    %load/vec4 v0x6000009b6010_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009c2f40, 4, 0;
    %load/vec4 v0x6000009b4fc0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009c2f40, 4, 0;
    %load/vec4 v0x6000009b5050_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009c3450, 4, 0;
    %load/vec4 v0x6000009b50e0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009c3960, 4, 0;
    %load/vec4 v0x6000009b5170_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000009c3e70, 4, 0;
    %vpi_call/w 3 170 "$display", "  X: 4\303\2274 input matrix" {0 0 0};
    %vpi_call/w 3 171 "$display", "  W: 4\303\2274 weight matrix" {0 0 0};
    %vpi_call/w 3 172 "$display", "  b: 4-element bias vector" {0 0 0};
    %vpi_call/w 3 177 "$display", "\000" {0 0 0};
    %vpi_call/w 3 178 "$display", "[SETUP] Loading program..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000009b62e0_0, 0, 32;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/getv/s 4, v0x6000009b62e0_0;
    %store/vec4a v0x6000009ba370, 4, 0;
    %load/vec4 v0x6000009b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009b62e0_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000009b62e0_0;
    %store/vec4a v0x6000009ba370, 4, 0;
    %load/vec4 v0x6000009b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009b62e0_0, 0, 32;
    %pushi/vec4 2348810240, 0, 38;
    %concati/vec4 2147483649, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x6000009b62e0_0;
    %store/vec4a v0x6000009ba370, 4, 0;
    %load/vec4 v0x6000009b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009b62e0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000009b62e0_0;
    %store/vec4a v0x6000009ba370, 4, 0;
    %load/vec4 v0x6000009b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009b62e0_0, 0, 32;
    %pushi/vec4 2348941312, 0, 38;
    %concati/vec4 3221225473, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x6000009b62e0_0;
    %store/vec4a v0x6000009ba370, 4, 0;
    %load/vec4 v0x6000009b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009b62e0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000009b62e0_0;
    %store/vec4a v0x6000009ba370, 4, 0;
    %load/vec4 v0x6000009b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009b62e0_0, 0, 32;
    %pushi/vec4 2151678080, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000009b62e0_0;
    %store/vec4a v0x6000009ba370, 4, 0;
    %load/vec4 v0x6000009b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009b62e0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000009b62e0_0;
    %store/vec4a v0x6000009ba370, 4, 0;
    %load/vec4 v0x6000009b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009b62e0_0, 0, 32;
    %pushi/vec4 2214592512, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000009b62e0_0;
    %store/vec4a v0x6000009ba370, 4, 0;
    %load/vec4 v0x6000009b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009b62e0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000009b62e0_0;
    %store/vec4a v0x6000009ba370, 4, 0;
    %load/vec4 v0x6000009b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009b62e0_0, 0, 32;
    %pushi/vec4 2349072384, 0, 38;
    %concati/vec4 3221225472, 0, 39;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000009b62e0_0;
    %store/vec4a v0x6000009ba370, 4, 0;
    %load/vec4 v0x6000009b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009b62e0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000009b62e0_0;
    %store/vec4a v0x6000009ba370, 4, 0;
    %load/vec4 v0x6000009b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009b62e0_0, 0, 32;
    %pushi/vec4 2151678208, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000009b62e0_0;
    %store/vec4a v0x6000009ba370, 4, 0;
    %load/vec4 v0x6000009b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009b62e0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000009b62e0_0;
    %store/vec4a v0x6000009ba370, 4, 0;
    %load/vec4 v0x6000009b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009b62e0_0, 0, 32;
    %pushi/vec4 2353004544, 0, 38;
    %concati/vec4 2684354560, 0, 39;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000009b62e0_0;
    %store/vec4a v0x6000009ba370, 4, 0;
    %load/vec4 v0x6000009b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009b62e0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000009b62e0_0;
    %store/vec4a v0x6000009ba370, 4, 0;
    %load/vec4 v0x6000009b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009b62e0_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x6000009b62e0_0;
    %store/vec4a v0x6000009ba370, 4, 0;
    %load/vec4 v0x6000009b62e0_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 219 "$display", "  Program: %0d instructions", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 220 "$display", "  Flow: GEMM \342\206\222 ADD bias \342\206\222 ReLU \342\206\222 ADD skip \342\206\222 Store" {0 0 0};
    %vpi_call/w 3 225 "$display", "\000" {0 0 0};
    %vpi_call/w 3 226 "$display", "[EXEC] Running residual block..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000009b6910_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000009b6910_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600002ea1100;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000009b6c70_0, 0, 1;
    %wait E_0x600002e9c940;
    %wait E_0x600002e9c940;
    %wait E_0x600002ea1100;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000009b6c70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000009b62e0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x6000009b62e0_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600002e9c940;
    %load/vec4 v0x6000009b6b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %vpi_call/w 3 240 "$display", "  Completed in %0d cycles", v0x6000009b62e0_0 {0 0 0};
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x6000009b62e0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x6000009b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009b62e0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %load/vec4 v0x6000009b62e0_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz  T_82.4, 5;
    %vpi_call/w 3 246 "$display", "  TIMEOUT!" {0 0 0};
    %load/vec4 v0x6000009b6130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009b6130_0, 0, 32;
T_82.4 ;
    %delay 50000, 0;
    %vpi_call/w 3 255 "$display", "\000" {0 0 0};
    %vpi_call/w 3 256 "$display", "[VERIFY] Checking output Y[0] (row 0)..." {0 0 0};
    %vpi_call/w 3 259 "$display", "  Y[0] raw: %h", &APV<v0x6000009c2f40, 20, 0, 128> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000009b6370_0, 0, 32;
T_82.6 ;
    %load/vec4 v0x6000009b6370_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_82.7, 5;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009c2f40, 4;
    %load/vec4 v0x6000009b6370_0;
    %muli 32, 0, 32;
    %part/s 32;
    %store/vec4 v0x6000009b54d0_0, 0, 32;
    %ix/getv/s 4, v0x6000009b6370_0;
    %load/vec4a v0x6000009b5440, 4;
    %store/vec4 v0x6000009b61c0_0, 0, 32;
    %load/vec4 v0x6000009b54d0_0;
    %load/vec4 v0x6000009b61c0_0;
    %cmp/e;
    %jmp/0xz  T_82.8, 4;
    %vpi_call/w 3 266 "$display", "    PASS: Y[0,%0d] = %0d", v0x6000009b6370_0, v0x6000009b54d0_0 {0 0 0};
    %jmp T_82.9;
T_82.8 ;
    %vpi_call/w 3 268 "$display", "    FAIL: Y[0,%0d] = %0d, expected %0d", v0x6000009b6370_0, v0x6000009b54d0_0, v0x6000009b61c0_0 {0 0 0};
    %load/vec4 v0x6000009b6130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009b6130_0, 0, 32;
T_82.9 ;
    %load/vec4 v0x6000009b6370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009b6370_0, 0, 32;
    %jmp T_82.6;
T_82.7 ;
    %vpi_call/w 3 274 "$display", "\000" {0 0 0};
    %vpi_call/w 3 275 "$display", "  Intermediate values (row 0):" {0 0 0};
    %vpi_call/w 3 276 "$display", "    Z (GEMM): %h", &APV<v0x6000009c2f40, 8, 0, 128> {0 0 0};
    %vpi_call/w 3 277 "$display", "    v0 (final): %h", &APV<v0x6000009b8090, 0, 0, 128> {0 0 0};
    %vpi_call/w 3 278 "$display", "    v1 (bias): %h", &APV<v0x6000009b8090, 1, 0, 128> {0 0 0};
    %vpi_call/w 3 279 "$display", "    v2 (X skip): %h", &APV<v0x6000009b8090, 2, 0, 128> {0 0 0};
    %vpi_call/w 3 284 "$display", "\000" {0 0 0};
    %vpi_call/w 3 285 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 286 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 287 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x6000009b6130_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.10, 4;
    %vpi_call/w 3 289 "$display", "\342\225\221   PASSED: Residual block Y = ReLU(X\303\227W+b) + X                \342\225\221" {0 0 0};
    %vpi_call/w 3 290 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 291 "$display", ">>> RESIDUAL BLOCK TEST PASSED! <<<" {0 0 0};
    %jmp T_82.11;
T_82.10 ;
    %vpi_call/w 3 293 "$display", "\342\225\221   FAILED: %0d errors                                         \342\225\221", v0x6000009b6130_0 {0 0 0};
    %vpi_call/w 3 294 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 295 "$display", ">>> RESIDUAL BLOCK TEST FAILED <<<" {0 0 0};
T_82.11 ;
    %delay 100000, 0;
    %vpi_call/w 3 299 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x14feaf410;
T_83 ;
    %delay 200000000, 0;
    %vpi_call/w 3 304 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 305 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_residual_block.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
