<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/Duncan/git/ForthCPU/busController/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/busController/source/busController.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busController.v(7,10-7,29) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/busController/source/../../constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busController.v(7,10-7,29) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/busController/source/busController.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/constants.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTests.v(2,10-2,29) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/busController/test/../../constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTests.v(2,10-2,29) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTests.v(3,10-3,29) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/busController/test/../../testSetup.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTests.v(3,10-3,29) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTests.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v(5,10-5,29) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/busController/source/../../constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v(5,10-5,29) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/busController/test/busSequencerTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/test/busSequencerTests.v(2,10-2,29) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/busController/test/../../constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/test/busSequencerTests.v(2,10-2,29) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/busController/test/busSequencerTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/test/busSequencerTests.v(3,10-3,29) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/busController/test/../../testSetup.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/test/busSequencerTests.v(3,10-3,29) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/busController/test/busSequencerTests.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/testSetup.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTests.v(5,8-5,26) (VERI-1018) compiling module 'busControllerTests'
ERROR - C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTests.v(68,2-68,27) (VERI-1010) cannot find port 'INSTRUCTION' on this module
INFO - C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v(21,8-21,31) (VERI-1310) 'instructionPhaseDecoder' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTests.v(58,2-58,11) (VERI-1010) cannot find port 'DIN' on this module
INFO - C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v(21,8-21,31) (VERI-1310) 'instructionPhaseDecoder' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTests.v(56,2-56,27) (VERI-1010) cannot find port 'DEBUG_STOPX' on this module
INFO - C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v(21,8-21,31) (VERI-1310) 'instructionPhaseDecoder' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTests.v(85,2-85,25) (VERI-1010) cannot find port 'PC_OFFSETX' on this module
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busController.v(9,8-9,21) (VERI-1310) 'busController' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTests.v(84,2-84,21) (VERI-1010) cannot find port 'PC_BASEX' on this module
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busController.v(9,8-9,21) (VERI-1310) 'busController' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTests.v(79,2-79,29) (VERI-1010) cannot find port 'DEBUG_ACTIVE' on this module
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busController.v(9,8-9,21) (VERI-1310) 'busController' is declared here
INFO - C:/Users/Duncan/git/ForthCPU/busController/test/busSequencerTests.v(6,8-6,25) (VERI-1018) compiling module 'busSequencerTests'
ERROR - C:/Users/Duncan/git/ForthCPU/busController/test/busSequencerTests.v(62,2-62,27) (VERI-1010) cannot find port 'INSTRUCTION' on this module
INFO - C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v(21,8-21,31) (VERI-1310) 'instructionPhaseDecoder' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/busController/test/busSequencerTests.v(52,2-52,11) (VERI-1010) cannot find port 'DIN' on this module
INFO - C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v(21,8-21,31) (VERI-1310) 'instructionPhaseDecoder' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/busController/test/busSequencerTests.v(50,2-50,27) (VERI-1010) cannot find port 'DEBUG_STOPX' on this module
INFO - C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v(21,8-21,31) (VERI-1310) 'instructionPhaseDecoder' is declared here
Done: design load finished with (9) errors, and (0) warnings

</PRE></BODY></HTML>