{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695341666461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695341666462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 21 21:14:26 2023 " "Processing started: Thu Sep 21 21:14:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695341666462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695341666462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_02 -c lab_02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_02 -c lab_02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695341666462 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695341666561 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695341666561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchXY.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switchXY.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switchXY-switchXY_arch " "Found design unit 1: switchXY-switchXY_arch" {  } { { "switchXY.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02/switchXY.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695341671860 ""} { "Info" "ISGN_ENTITY_NAME" "1 switchXY " "Found entity 1: switchXY" {  } { { "switchXY.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02/switchXY.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695341671860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695341671860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_edge_det.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf_edge_det.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rf_edge_det-rf_edge_det_arch " "Found design unit 1: rf_edge_det-rf_edge_det_arch" {  } { { "rf_edge_det.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02/rf_edge_det.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695341671860 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf_edge_det " "Found entity 1: rf_edge_det" {  } { { "rf_edge_det.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02/rf_edge_det.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695341671860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695341671860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumInc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumInc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumInc-sumInc_arch " "Found design unit 1: sumInc-sumInc_arch" {  } { { "sumInc.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02/sumInc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695341671860 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumInc " "Found entity 1: sumInc" {  } { { "sumInc.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02/sumInc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695341671860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695341671860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumIncDecMux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumIncDecMux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumIncDecMux-sumIncDecMux_arch " "Found design unit 1: sumIncDecMux-sumIncDecMux_arch" {  } { { "sumIncDecMux.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02/sumIncDecMux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695341671861 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumIncDecMux " "Found entity 1: sumIncDecMux" {  } { { "sumIncDecMux.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02/sumIncDecMux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695341671861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695341671861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneDigCount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oneDigCount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneDigCount-oneDigCount_arch " "Found design unit 1: oneDigCount-oneDigCount_arch" {  } { { "oneDigCount.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02/oneDigCount.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695341671861 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneDigCount " "Found entity 1: oneDigCount" {  } { { "oneDigCount.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02/oneDigCount.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695341671861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695341671861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoDigCount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoDigCount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twoDigCount-twoDigCount_arch " "Found design unit 1: twoDigCount-twoDigCount_arch" {  } { { "twoDigCount.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02/twoDigCount.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695341671861 ""} { "Info" "ISGN_ENTITY_NAME" "1 twoDigCount " "Found entity 1: twoDigCount" {  } { { "twoDigCount.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02/twoDigCount.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695341671861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695341671861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twotwoDigCountDec.vhd 0 0 " "Found 0 design units, including 0 entities, in source file twotwoDigCountDec.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695341671861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumIncvar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumIncvar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumIncvar-sumIncvar_arch " "Found design unit 1: sumIncvar-sumIncvar_arch" {  } { { "sumIncvar.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02/sumIncvar.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695341671861 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumIncvar " "Found entity 1: sumIncvar" {  } { { "sumIncvar.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02/sumIncvar.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695341671861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695341671861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumDecvar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumDecvar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumDecvar-sumDecvar_arch " "Found design unit 1: sumDecvar-sumDecvar_arch" {  } { { "sumDecvar.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02/sumDecvar.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695341671862 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumDecvar " "Found entity 1: sumDecvar" {  } { { "sumDecvar.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02/sumDecvar.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695341671862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695341671862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumIncDecMuxVar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumIncDecMuxVar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumIncDecMuxVar-sumIncDecMuxVar_arch " "Found design unit 1: sumIncDecMuxVar-sumIncDecMuxVar_arch" {  } { { "sumIncDecMuxVar.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02/sumIncDecMuxVar.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695341671862 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumIncDecMuxVar " "Found entity 1: sumIncDecMuxVar" {  } { { "sumIncDecMuxVar.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02/sumIncDecMuxVar.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695341671862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695341671862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneDigCountVar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oneDigCountVar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneDigCountVar-oneDigCountVar_arch " "Found design unit 1: oneDigCountVar-oneDigCountVar_arch" {  } { { "oneDigCountVar.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02/oneDigCountVar.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695341671862 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneDigCountVar " "Found entity 1: oneDigCountVar" {  } { { "oneDigCountVar.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02/oneDigCountVar.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695341671862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695341671862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_02.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab_02.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab_02 " "Found entity 1: lab_02" {  } { { "lab_02.bdf" "" { Schematic "/home/ehg2004/intelFPGA_lite/projects/lab_02/lab_02.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695341671862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695341671862 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_02 " "Elaborating entity \"lab_02\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695341671884 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695341672137 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695341672336 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695341672336 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695341672347 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695341672347 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695341672347 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695341672347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1097 " "Peak virtual memory: 1097 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695341672349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 21 21:14:32 2023 " "Processing ended: Thu Sep 21 21:14:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695341672349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695341672349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695341672349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695341672349 ""}
