Info (10281): Verilog HDL Declaration information at hdmi_720p.v(17): object "activePixel" differs only in case from object "ACTIVEPIXEL" in the same scope File: /home/acardina/Desktop/myfiles/My Documents/Visual Studio 2015/Embedded Systems/embedded-system-design/lab-6/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v Line: 17
Warning (10268): Verilog HDL information at fetchStage.v(110): always construct contains both blocking and non-blocking assignments File: /home/acardina/Desktop/myfiles/My Documents/Visual Studio 2015/Embedded Systems/embedded-system-design/lab-6/virtual_prototype/modules/or1420/verilog/fetchStage.v Line: 110
Warning (10268): Verilog HDL information at sdram.v(145): always construct contains both blocking and non-blocking assignments File: /home/acardina/Desktop/myfiles/My Documents/Visual Studio 2015/Embedded Systems/embedded-system-design/lab-6/virtual_prototype/modules/sdram/verilog/sdram.v Line: 145
Warning (10268): Verilog HDL information at ramDmaCi.v(108): always construct contains both blocking and non-blocking assignments File: /home/acardina/Desktop/myfiles/My Documents/Visual Studio 2015/Embedded Systems/embedded-system-design/lab-6/virtual_prototype/modules/DMA/ramDmaCi.v Line: 108
