============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:44:00 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         298  9403.694 545854.363 555258.057 
  TOP                        298  9403.694 525713.649 535117.342 
    stoch2bin                109  4293.534 214551.494 218845.028 
      inc_add_23_27_1         21   996.447  13527.794  14524.241 
    genblk1[2].genblk1.sng    63  1706.152  94854.269  96560.421 
      ctr                     38  1501.257  81402.115  82903.371 
    genblk1[0].genblk1.sng    62  1686.398 103541.534 105227.932 
      ctr                     37  1481.503  90426.934  91908.437 
    genblk1[1].genblk1.sng    62  1686.398 105826.097 107512.495 
      ctr                     37  1481.503  92414.620  93896.123 

