{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481238278169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481238278169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 17:04:37 2016 " "Processing started: Thu Dec 08 17:04:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481238278169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481238278169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Stack2 -c Stack2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Stack2 -c Stack2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481238278169 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1481238278829 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1481238278829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stack2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Stack2 " "Found entity 1: Stack2" {  } { { "Stack2.bdf" "" { Schematic "U:/College Courses/CPRE281/StackAbstract2/Stack2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481238287130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481238287130 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Stack2 " "Elaborating entity \"Stack2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481238287410 ""}
{ "Warning" "WSGN_SEARCH_FILE" "finalproject.bdf 1 1 " "Using design file finalproject.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "finalproject.bdf" "" { Schematic "U:/College Courses/CPRE281/StackAbstract2/finalproject.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481238287560 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1481238287560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject FinalProject:inst " "Elaborating entity \"FinalProject\" for hierarchy \"FinalProject:inst\"" {  } { { "Stack2.bdf" "inst" { Schematic "U:/College Courses/CPRE281/StackAbstract2/Stack2.bdf" { { 8 536 752 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481238287560 ""}
{ "Warning" "WSGN_SEARCH_FILE" "7mux.bdf 1 1 " "Using design file 7mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 7mux " "Found entity 1: 7mux" {  } { { "7mux.bdf" "" { Schematic "U:/College Courses/CPRE281/StackAbstract2/7mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481238287700 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1481238287700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7mux FinalProject:inst\|7mux:inst5 " "Elaborating entity \"7mux\" for hierarchy \"FinalProject:inst\|7mux:inst5\"" {  } { { "finalproject.bdf" "inst5" { Schematic "U:/College Courses/CPRE281/StackAbstract2/finalproject.bdf" { { 560 1184 1408 848 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481238287700 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2mux.bdf 1 1 " "Using design file 2mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2Mux " "Found entity 1: 2Mux" {  } { { "2mux.bdf" "" { Schematic "U:/College Courses/CPRE281/StackAbstract2/2mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481238287800 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1481238287800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2Mux FinalProject:inst\|7mux:inst5\|2Mux:inst7 " "Elaborating entity \"2Mux\" for hierarchy \"FinalProject:inst\|7mux:inst5\|2Mux:inst7\"" {  } { { "7mux.bdf" "inst7" { Schematic "U:/College Courses/CPRE281/StackAbstract2/7mux.bdf" { { -216 392 520 -120 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481238287800 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/College Courses/CPRE281/StackAbstract2/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481238287920 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1481238287920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder FinalProject:inst\|seven_seg_decoder:inst7 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"FinalProject:inst\|seven_seg_decoder:inst7\"" {  } { { "finalproject.bdf" "inst7" { Schematic "U:/College Courses/CPRE281/StackAbstract2/finalproject.bdf" { { 608 384 504 784 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481238287920 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4bitregister.bdf 1 1 " "Using design file 4bitregister.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4BitRegister " "Found entity 1: 4BitRegister" {  } { { "4bitregister.bdf" "" { Schematic "U:/College Courses/CPRE281/StackAbstract2/4bitregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481238288040 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1481238288040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4BitRegister FinalProject:inst\|4BitRegister:inst " "Elaborating entity \"4BitRegister\" for hierarchy \"FinalProject:inst\|4BitRegister:inst\"" {  } { { "finalproject.bdf" "inst" { Schematic "U:/College Courses/CPRE281/StackAbstract2/finalproject.bdf" { { 608 0 272 736 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481238288040 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4b_fa.bdf 1 1 " "Using design file 4b_fa.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4B_FA " "Found entity 1: 4B_FA" {  } { { "4b_fa.bdf" "" { Schematic "U:/College Courses/CPRE281/StackAbstract2/4b_fa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481238288180 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1481238288180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4B_FA FinalProject:inst\|4B_FA:inst2 " "Elaborating entity \"4B_FA\" for hierarchy \"FinalProject:inst\|4B_FA:inst2\"" {  } { { "finalproject.bdf" "inst2" { Schematic "U:/College Courses/CPRE281/StackAbstract2/finalproject.bdf" { { 240 352 448 432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481238288180 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fa.bdf 1 1 " "Using design file fa.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "fa.bdf" "" { Schematic "U:/College Courses/CPRE281/StackAbstract2/fa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481238288300 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1481238288300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA FinalProject:inst\|4B_FA:inst2\|FA:inst " "Elaborating entity \"FA\" for hierarchy \"FinalProject:inst\|4B_FA:inst2\|FA:inst\"" {  } { { "4b_fa.bdf" "inst" { Schematic "U:/College Courses/CPRE281/StackAbstract2/4b_fa.bdf" { { 136 200 320 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481238288300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 FinalProject:inst\|4B_FA:inst2\|FA:inst\|XOR3:inst " "Elaborating entity \"XOR3\" for hierarchy \"FinalProject:inst\|4B_FA:inst2\|FA:inst\|XOR3:inst\"" {  } { { "fa.bdf" "inst" { Schematic "U:/College Courses/CPRE281/StackAbstract2/fa.bdf" { { 152 528 632 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481238288370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FinalProject:inst\|4B_FA:inst2\|FA:inst\|XOR3:inst " "Elaborated megafunction instantiation \"FinalProject:inst\|4B_FA:inst2\|FA:inst\|XOR3:inst\"" {  } { { "fa.bdf" "" { Schematic "U:/College Courses/CPRE281/StackAbstract2/fa.bdf" { { 152 528 632 232 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481238288410 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registers_2_3.bdf 1 1 " "Using design file registers_2_3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Registers_2_3 " "Found entity 1: Registers_2_3" {  } { { "registers_2_3.bdf" "" { Schematic "U:/College Courses/CPRE281/StackAbstract2/registers_2_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481238288480 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1481238288480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers_2_3 Registers_2_3:inst1 " "Elaborating entity \"Registers_2_3\" for hierarchy \"Registers_2_3:inst1\"" {  } { { "Stack2.bdf" "inst1" { Schematic "U:/College Courses/CPRE281/StackAbstract2/Stack2.bdf" { { 312 536 728 600 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481238288480 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1481238289430 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1481238290260 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481238290260 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1481238290570 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1481238290570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1481238290570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1481238290570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "865 " "Peak virtual memory: 865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481238290660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 17:04:50 2016 " "Processing ended: Thu Dec 08 17:04:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481238290660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481238290660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481238290660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481238290660 ""}
