

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Sun Mar 27 21:07:37 2022

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        dct_prj
* Solution:       solution4
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.35|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  477|  477|  477|  477|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |                      |           |  Latency  |  Interval | Pipeline|
        |       Instance       |   Module  | min | max | min | max |   Type  |
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |grp_dct_2d_fu_169     |dct_2d     |  342|  342|  342|  342|   none  |
        |grp_read_data_fu_198  |read_data  |   66|   66|   66|   66|   none  |
        +----------------------+-----------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row_WR_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        0|      117|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        2|      8|      652|     1376|    -|
|Memory           |        1|      -|      256|       16|    -|
|Multiplexer      |        -|      -|        -|      440|    -|
|Register         |        -|      -|       36|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        3|      8|      944|     1949|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+-----+------+
    |       Instance       |   Module  | BRAM_18K| DSP48E|  FF |  LUT |
    +----------------------+-----------+---------+-------+-----+------+
    |grp_dct_2d_fu_169     |dct_2d     |        2|      8|  624|  1202|
    |grp_read_data_fu_198  |read_data  |        0|      0|   28|   174|
    +----------------------+-----------+---------+-------+-----+------+
    |Total                 |           |        2|      8|  652|  1376|
    +----------------------+-----------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |       Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+
    |buf_2d_in_0_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_1_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_2_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_3_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_4_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_5_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_6_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_7_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_out_U   |dct_2d_row_outbuf   |        1|   0|   0|    64|   16|     1|         1024|
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+
    |Total          |                    |        1| 256|  16|   128|  144|     9|         2048|
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |c_fu_309_p2                    |     +    |      0|  0|  12|           1|           4|
    |indvar_flatten_next_fu_226_p2  |     +    |      0|  0|  15|           7|           1|
    |r_fu_232_p2                    |     +    |      0|  0|  12|           1|           4|
    |tmp_4_i_fu_303_p2              |     +    |      0|  0|  15|           6|           6|
    |tmp_s_fu_292_p2                |     +    |      0|  0|  15|           8|           8|
    |exitcond_flatten_fu_220_p2     |   icmp   |      0|  0|  11|           7|           8|
    |exitcond_i3_fu_238_p2          |   icmp   |      0|  0|  11|           4|           5|
    |c_i_mid2_fu_244_p3             |  select  |      0|  0|   4|           1|           1|
    |tmp_i_mid2_v_fu_252_p3         |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                  |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   9|           2|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 117|          39|          44|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_r_i_phi_fu_151_p4  |   9|          2|    4|          8|
    |buf_2d_in_0_address0          |  15|          3|    3|          9|
    |buf_2d_in_0_ce0               |  15|          3|    1|          3|
    |buf_2d_in_0_we0               |   9|          2|    1|          2|
    |buf_2d_in_1_address0          |  15|          3|    3|          9|
    |buf_2d_in_1_ce0               |  15|          3|    1|          3|
    |buf_2d_in_1_we0               |   9|          2|    1|          2|
    |buf_2d_in_2_address0          |  15|          3|    3|          9|
    |buf_2d_in_2_ce0               |  15|          3|    1|          3|
    |buf_2d_in_2_we0               |   9|          2|    1|          2|
    |buf_2d_in_3_address0          |  15|          3|    3|          9|
    |buf_2d_in_3_ce0               |  15|          3|    1|          3|
    |buf_2d_in_3_we0               |   9|          2|    1|          2|
    |buf_2d_in_4_address0          |  15|          3|    3|          9|
    |buf_2d_in_4_ce0               |  15|          3|    1|          3|
    |buf_2d_in_4_we0               |   9|          2|    1|          2|
    |buf_2d_in_5_address0          |  15|          3|    3|          9|
    |buf_2d_in_5_ce0               |  15|          3|    1|          3|
    |buf_2d_in_5_we0               |   9|          2|    1|          2|
    |buf_2d_in_6_address0          |  15|          3|    3|          9|
    |buf_2d_in_6_ce0               |  15|          3|    1|          3|
    |buf_2d_in_6_we0               |   9|          2|    1|          2|
    |buf_2d_in_7_address0          |  15|          3|    3|          9|
    |buf_2d_in_7_ce0               |  15|          3|    1|          3|
    |buf_2d_in_7_we0               |   9|          2|    1|          2|
    |buf_2d_out_address0           |  15|          3|    6|         18|
    |buf_2d_out_ce0                |  15|          3|    1|          3|
    |buf_2d_out_we0                |   9|          2|    1|          2|
    |c_i_reg_158                   |   9|          2|    4|          8|
    |indvar_flatten_reg_136        |   9|          2|    7|         14|
    |r_i_reg_147                   |   9|          2|    4|          8|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 440|         90|   69|        183|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+---+----+-----+-----------+
    |                 Name                 | FF| LUT| Bits| Const Bits|
    +--------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                             |  6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0               |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |  1|   0|    1|          0|
    |ap_reg_grp_dct_2d_fu_169_ap_start     |  1|   0|    1|          0|
    |ap_reg_grp_read_data_fu_198_ap_start  |  1|   0|    1|          0|
    |c_i_reg_158                           |  4|   0|    4|          0|
    |exitcond_flatten_reg_319              |  1|   0|    1|          0|
    |indvar_flatten_reg_136                |  7|   0|    7|          0|
    |r_i_reg_147                           |  4|   0|    4|          0|
    |tmp_4_i_reg_338                       |  6|   0|    6|          0|
    |tmp_i_mid2_v_reg_328                  |  4|   0|    4|          0|
    +--------------------------------------+---+----+-----+-----------+
    |Total                                 | 36|   0|   36|          0|
    +--------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

