# zynq_cnn_accelerator
Hardware-accelerated CNN inference on Xilinx Zynq SoC using custom AXI-Stream IP and AXI DMA. Implements a 3Ã—3 convolution accelerator in FPGA fabric with ARM Cortex-A9 software control, enabling high-throughput edge image processing.

---
## Block Diagram
<img width="502" height="995" alt="CNN_ip_block diagram drawio (1)" src="https://github.com/user-attachments/assets/7c83d674-8d53-43ea-9a41-92dcb126eaf6" />
