Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Nov 30 23:23:40 2021
| Host         : DESKTOP-6IT4G6N running 64-bit major release  (build 9200)
| Command      : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
| Design       : system_top
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 49530 |     0 |       2016 |    240384 | 20.60 |
|   LUT as Logic             | 42238 |     0 |       2016 |    240384 | 17.57 |
|   LUT as Memory            |  7292 |     0 |       2016 |    110784 |  6.58 |
|     LUT as Distributed RAM |  5528 |     0 |            |           |       |
|     LUT as Shift Register  |  1764 |     0 |            |           |       |
| CLB Registers              | 71132 |     1 |          0 |    484800 | 14.67 |
|   Register as Flip Flop    | 71127 |     1 |          0 |    484800 | 14.67 |
|   Register as Latch        |     0 |     0 |          0 |    484800 |  0.00 |
|   Register as AND/OR       |     5 |     0 |          0 |    484800 | <0.01 |
| CARRY8                     |  1086 |     0 |        252 |     30048 |  3.61 |
| F7 Muxes                   |  1054 |     0 |       1008 |    120192 |  0.88 |
| F8 Muxes                   |   168 |     0 |        504 |     60096 |  0.28 |
| F9 Muxes                   |     0 |     0 |        252 |     30048 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 5     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 278   |          Yes |           - |          Set |
| 4678  |          Yes |           - |        Reset |
| 1991  |          Yes |         Set |            - |
| 64182 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        | 11227 |     0 |        252 |     30048 | 37.36 |
|   CLBL                                     |  5465 |     0 |            |           |       |
|   CLBM                                     |  5762 |     0 |            |           |       |
| LUT as Logic                               | 42238 |     0 |       2016 |    240384 | 17.57 |
|   using O5 output only                     |  1246 |       |            |           |       |
|   using O6 output only                     | 30190 |       |            |           |       |
|   using O5 and O6                          | 10802 |       |            |           |       |
| LUT as Memory                              |  7292 |     0 |       2016 |    110784 |  6.58 |
|   LUT as Distributed RAM                   |  5528 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   412 |       |            |           |       |
|     using O5 and O6                        |  5116 |       |            |           |       |
|   LUT as Shift Register                    |  1764 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |  1345 |       |            |           |       |
|     using O5 and O6                        |   419 |       |            |           |       |
| CLB Registers                              | 71132 |     0 |          0 |    484800 | 14.67 |
|   Register driven from within the CLB      | 33892 |       |            |           |       |
|   Register driven from outside the CLB     | 37240 |       |            |           |       |
|     LUT in front of the register is unused | 28208 |       |            |           |       |
|     LUT in front of the register is used   |  9032 |       |            |           |       |
| Unique Control Sets                        |  2918 |       |        504 |     60096 |  4.86 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   80 |     0 |          0 |       600 | 13.33 |
|   RAMB36/FIFO*    |   79 |     0 |          0 |       600 | 13.17 |
|     RAMB36E2 only |   79 |       |            |           |       |
|   RAMB18          |    2 |     0 |          0 |      1200 |  0.17 |
|     RAMB18E2 only |    2 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   35 |     0 |          0 |      1920 |  1.82 |
|   DSP48E2 only |   35 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |  202 |   202 |          0 |       520 | 38.85 |
| HPIOB            |  174 |   174 |          0 |       416 | 41.83 |
|   INPUT          |   27 |       |            |           |       |
|   OUTPUT         |   55 |       |            |           |       |
|   BIDIR          |   92 |       |            |           |       |
| HRIO             |   28 |    28 |          0 |       104 | 26.92 |
|   INPUT          |    6 |       |            |           |       |
|   OUTPUT         |    6 |       |            |           |       |
|   BIDIR          |   16 |       |            |           |       |
| HPIOBDIFFINBUF   |   17 |    17 |          0 |       192 |  8.85 |
|   DIFFINBUF      |   17 |    17 |            |           |       |
| HPIOBDIFFOUTBUF  |    8 |     8 |          0 |       192 |  4.17 |
|   OBUFDS         |    8 |     8 |            |           |       |
| HRIODIFFINBUF    |    2 |     2 |          0 |        48 |  4.17 |
|   DIFFINBUF      |    2 |     2 |            |           |       |
| HRIODIFFOUTBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |   23 |     0 |          0 |        80 | 28.75 |
| BITSLICE_RX_TX   |  138 |   136 |          0 |      3120 |  4.42 |
|   RXTX_BITSLICE  |  105 |   105 |            |           |       |
|   IDELAY         |   10 |     9 |            |           |       |
|   ODELAY         |    1 |       |            |           |       |
|   ISERDES        |    9 |     9 |            |           |       |
|   OSERDES        |   11 |    11 |            |           |       |
| BITSLICE_TX      |   22 |     0 |          0 |        80 | 27.50 |
| RIU_OR           |   11 |     0 |          0 |        40 | 27.50 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   20 |     0 |          0 |       480 |  4.17 |
|   BUFGCE             |   15 |     0 |          0 |       240 |  6.25 |
|   BUFGCE_DIV         |    3 |     0 |          0 |        40 |  7.50 |
|   BUFG_GT            |    0 |     0 |          0 |       120 |  0.00 |
|   BUFGCTRL*          |    1 |     0 |          0 |        80 |  1.25 |
| PLLE3_ADV            |    3 |     0 |          0 |        20 | 15.00 |
| MMCME3_ADV           |    2 |     1 |          0 |        10 | 20.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |          0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |          0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |          0 |        10 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |          0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |          0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |          0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    2 |     0 |          0 |         4 | 50.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------------+-------+---------------------+
|     Ref Name     |  Used | Functional Category |
+------------------+-------+---------------------+
| FDRE             | 64182 |            Register |
| LUT6             | 14699 |                 CLB |
| LUT3             | 14467 |                 CLB |
| RAMD32           |  8750 |                 CLB |
| LUT5             |  8127 |                 CLB |
| LUT4             |  7286 |                 CLB |
| LUT2             |  7062 |                 CLB |
| FDCE             |  4678 |            Register |
| FDSE             |  1991 |            Register |
| RAMS32           |  1502 |                 CLB |
| LUT1             |  1399 |                 CLB |
| SRL16E           |  1366 |                 CLB |
| CARRY8           |  1086 |                 CLB |
| MUXF7            |  1054 |                 CLB |
| SRLC32E          |   810 |                 CLB |
| RAMD64E          |   392 |                 CLB |
| FDPE             |   278 |            Register |
| MUXF8            |   168 |                 CLB |
| IBUFCTRL         |   123 |              Others |
| RXTX_BITSLICE    |   105 |                 I/O |
| INBUF            |   103 |                 I/O |
| RAMB36E2         |    79 |            BLOCKRAM |
| OBUFT_DCIEN      |    72 |                 I/O |
| OBUF             |    45 |                 I/O |
| OBUFT            |    36 |                 I/O |
| DSP48E2          |    35 |          Arithmetic |
| TX_BITSLICE_TRI  |    22 |                 I/O |
| BITSLICE_CONTROL |    22 |                 I/O |
| DIFFINBUF        |    19 |                 I/O |
| BUFGCE           |    15 |               Clock |
| RIU_OR           |    11 |                 I/O |
| OSERDESE3        |    11 |                 I/O |
| INV              |    10 |                 CLB |
| IDELAYE3         |    10 |                 I/O |
| ISERDESE3        |     9 |                 I/O |
| OBUFDS           |     8 |                 I/O |
| HPIO_VREF        |     8 |                 I/O |
| SRLC16E          |     7 |                 CLB |
| AND2B1L          |     5 |              Others |
| PLLE3_ADV        |     3 |               Clock |
| BUFGCE_DIV       |     3 |               Clock |
| RAMB18E2         |     2 |            BLOCKRAM |
| MMCME3_ADV       |     2 |               Clock |
| BSCANE2          |     2 |       Configuration |
| ODELAYE3         |     1 |                 I/O |
| IDELAYCTRL       |     1 |                 I/O |
| BUFGCTRL         |     1 |               Clock |
+------------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| system_util_ad9361_tdd_sync_0     |    1 |
| system_util_ad9361_divclk_sel_0   |    1 |
| system_util_ad9361_divclk_reset_0 |    1 |
| system_util_ad9361_divclk_0       |    1 |
| system_util_ad9361_dac_upack_0    |    1 |
| system_util_ad9361_adc_pack_0     |    1 |
| system_util_ad9361_adc_fifo_0     |    1 |
| system_sys_rstgen_0               |    1 |
| system_sys_mb_debug_0             |    1 |
| system_sys_mb_0                   |    1 |
| system_sys_lmb_bram_0             |    1 |
| system_sys_ilmb_cntlr_0           |    1 |
| system_sys_ilmb_0                 |    1 |
| system_sys_dlmb_cntlr_0           |    1 |
| system_sys_dlmb_0                 |    1 |
| system_rom_sys_0_0                |    1 |
| system_axi_uart_0                 |    1 |
| system_axi_timer_0                |    1 |
| system_axi_sysid_0_0              |    1 |
| system_axi_spi_0                  |    1 |
| system_axi_mem_interconnect_0     |    1 |
| system_axi_intc_0                 |    1 |
| system_axi_iic_main_0             |    1 |
| system_axi_gpio_0                 |    1 |
| system_axi_ethernet_dma_0         |    1 |
| system_axi_ethernet_0             |    1 |
| system_axi_ddr_cntrl_rstgen_0     |    1 |
| system_axi_ddr_cntrl_0_phy        |    1 |
| system_axi_ddr_cntrl_0            |    1 |
| system_axi_cpu_interconnect_0     |    1 |
| system_axi_ad9361_dac_fifo_0      |    1 |
| system_axi_ad9361_dac_dma_0       |    1 |
| system_axi_ad9361_adc_dma_0       |    1 |
| system_axi_ad9361_0               |    1 |
| dbg_hub                           |    1 |
| bd_55cd_util_vector_logic_0_0     |    1 |
| bd_55cd_pcs_pma_0                 |    1 |
| bd_55cd_mac_0                     |    1 |
| bd_55cd_eth_buf_0                 |    1 |
| bd_55cd_c_shift_ram_0_0           |    1 |
| bd_55cd_c_counter_binary_0_0      |    1 |
+-----------------------------------+------+


