--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Software\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
2L -n 3 -fastpaths -xml TOP_FSM.twx TOP_FSM.ncd -o TOP_FSM.twr TOP_FSM.pcf

Design file:              TOP_FSM.ncd
Physical constraint file: TOP_FSM.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1607771 paths analyzed, 1421 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.810ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_6/GPIOf0_0 (SLICE_X49Y21.B5), 2072 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Bi_5 (FF)
  Destination:          XLXI_6/GPIOf0_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.809ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.542 - 0.603)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Bi_5 to XLXI_6/GPIOf0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y4.BQ       Tcko                  0.223   Bi<6>
                                                       XLXI_2/Bi_5
    SLICE_X45Y16.C4      net (fanout=69)       1.001   Bi<5>
    SLICE_X45Y16.C       Tilo                  0.043   XLXI_33/R6/Q<31>
                                                       XLXI_33/MUX_REGB/XLXI_10/XLXI_6/XLXI_8
    SLICE_X44Y20.C6      net (fanout=4)        0.304   XLXI_33/MUX_REGB/XLXI_10/XLXI_6/D3
    SLICE_X44Y20.C       Tilo                  0.043   XLXI_33/MUX_REGB/XLXI_10/XLXI_6/XLXN_391
                                                       XLXI_33/MUX_REGB/XLXI_10/XLXI_6/XLXI_129
    SLICE_X45Y18.B5      net (fanout=1)        0.328   XLXI_33/MUX_REGB/XLXI_10/XLXI_6/XLXN_391
    SLICE_X45Y18.B       Tilo                  0.043   XLXI_33/MUX_REGB/XLXI_10/o3<1>
                                                       XLXI_33/MUX_REGB/XLXI_10/XLXI_6/XLXI_130
    SLICE_X46Y21.B5      net (fanout=1)        0.421   XLXI_33/MUX_REGB/XLXI_10/o3<1>
    SLICE_X46Y21.B       Tilo                  0.043   XLXN_261<29>
                                                       XLXI_33/MUX_REGB/XLXI_10/XLXI_25
    SLICE_X46Y21.A4      net (fanout=4)        0.259   XLXN_261<29>
    SLICE_X46Y21.A       Tilo                  0.043   XLXN_261<29>
                                                       XLXI_14/Mxor_Bo_29_xo<0>1
    SLICE_X47Y22.D5      net (fanout=2)        0.320   XLXI_14/Bo<29>
    SLICE_X47Y22.D       Tilo                  0.043   XLXI_14/ADD_32/XLXI_16/XLXN_18
                                                       XLXI_14/ADD_32/XLXI_16/A2/XLXI_2
    SLICE_X47Y25.A6      net (fanout=6)        0.376   XLXI_14/ADD_32/XLXI_16/XLXN_18
    SLICE_X47Y25.A       Tilo                  0.043   XLXI_14/ADD_32/XLXN_60
                                                       XLXI_14/ADD_32/XLXI_16/XLXI_5/XLXI_11
    SLICE_X47Y25.B5      net (fanout=1)        0.149   XLXI_14/ADD_32/XLXI_16/XLXI_5/XLXN_50
    SLICE_X47Y25.B       Tilo                  0.043   XLXI_14/ADD_32/XLXN_60
                                                       XLXI_14/ADD_32/XLXI_16/XLXI_5/XLXI_14
    SLICE_X51Y23.D3      net (fanout=1)        0.623   XLXI_14/ADD_32/XLXN_60
    SLICE_X51Y23.D       Tilo                  0.043   XLXI_14/ADD_32/XLXN_67
                                                       XLXI_14/ADD_32/XLXI_25/XLXI_14
    SLICE_X49Y21.B5      net (fanout=1)        0.412   XLXI_14/ADD_32/XLXN_67
    SLICE_X49Y21.CLK     Tas                   0.006   XLXI_6/GPIOf0<0>
                                                       XLXI_14/ADD_32/XLXI_15
                                                       XLXI_6/GPIOf0_0
    -------------------------------------------------  ---------------------------
    Total                                      4.809ns (0.616ns logic, 4.193ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Bi_4 (FF)
  Destination:          XLXI_6/GPIOf0_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.750ns (Levels of Logic = 11)
  Clock Path Skew:      -0.061ns (0.542 - 0.603)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Bi_4 to XLXI_6/GPIOf0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y4.AQ       Tcko                  0.223   Bi<6>
                                                       XLXI_2/Bi_4
    SLICE_X43Y10.A6      net (fanout=70)       0.756   Bi<4>
    SLICE_X43Y10.A       Tilo                  0.043   XLXI_33/MUX_REGB/XLXI_3/XLXI_3/XLXN_151
                                                       XLXI_33/MUX_REGB/XLXI_3/XLXI_1/XLXI_7
    SLICE_X41Y11.B6      net (fanout=4)        0.461   XLXI_33/MUX_REGB/XLXI_3/XLXI_1/D2
    SLICE_X41Y11.B       Tilo                  0.043   XLXI_33/R4/Q<19>
                                                       XLXI_33/MUX_REGB/XLXI_3/XLXI_1/XLXI_128
    SLICE_X40Y11.A6      net (fanout=1)        0.298   XLXI_33/MUX_REGB/XLXI_3/XLXI_1/XLXN_396
    SLICE_X40Y11.A       Tilo                  0.043   XLXI_33/R7/Q<19>
                                                       XLXI_33/MUX_REGB/XLXI_3/XLXI_1/XLXI_130
    SLICE_X40Y13.D6      net (fanout=1)        0.294   XLXI_33/MUX_REGB/XLXI_3/o0<1>
    SLICE_X40Y13.D       Tilo                  0.043   XLXN_261<17>
                                                       XLXI_33/MUX_REGB/XLXI_3/XLXI_13
    SLICE_X40Y13.C5      net (fanout=4)        0.178   XLXN_261<17>
    SLICE_X40Y13.C       Tilo                  0.043   XLXN_261<17>
                                                       XLXI_14/Mxor_Bo_17_xo<0>1
    SLICE_X45Y17.B5      net (fanout=2)        0.377   XLXI_14/Bo<17>
    SLICE_X45Y17.B       Tilo                  0.043   XLXI_33/MUX_REGB/XLXI_10/XLXI_6/XLXN_396
                                                       XLXI_14/ADD_32/XLXI_19/A2/XLXI_2
    SLICE_X44Y18.A2      net (fanout=6)        0.449   XLXI_14/ADD_32/XLXI_19/XLXN_18
    SLICE_X44Y18.A       Tilo                  0.043   XLXI_33/R7/Q<31>
                                                       XLXI_14/ADD_32/XLXI_19/XLXI_5/XLXI_11
    SLICE_X44Y18.B5      net (fanout=1)        0.161   XLXI_14/ADD_32/XLXI_19/XLXI_5/XLXN_50
    SLICE_X44Y18.B       Tilo                  0.043   XLXI_33/R7/Q<31>
                                                       XLXI_14/ADD_32/XLXI_19/XLXI_5/XLXI_14
    SLICE_X51Y23.C6      net (fanout=4)        0.469   XLXI_14/ADD_32/XLXN_54
    SLICE_X51Y23.C       Tilo                  0.043   XLXI_14/ADD_32/XLXN_67
                                                       XLXI_14/ADD_32/XLXI_25/XLXI_11
    SLICE_X51Y23.D4      net (fanout=1)        0.236   XLXI_14/ADD_32/XLXI_25/XLXN_50
    SLICE_X51Y23.D       Tilo                  0.043   XLXI_14/ADD_32/XLXN_67
                                                       XLXI_14/ADD_32/XLXI_25/XLXI_14
    SLICE_X49Y21.B5      net (fanout=1)        0.412   XLXI_14/ADD_32/XLXN_67
    SLICE_X49Y21.CLK     Tas                   0.006   XLXI_6/GPIOf0<0>
                                                       XLXI_14/ADD_32/XLXI_15
                                                       XLXI_6/GPIOf0_0
    -------------------------------------------------  ---------------------------
    Total                                      4.750ns (0.659ns logic, 4.091ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Bi_0 (FF)
  Destination:          XLXI_6/GPIOf0_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.718ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.542 - 0.603)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Bi_0 to XLXI_6/GPIOf0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y3.AQ       Tcko                  0.223   Bi<2>
                                                       XLXI_2/Bi_0
    SLICE_X41Y13.A6      net (fanout=70)       0.678   Bi<0>
    SLICE_X41Y13.A       Tilo                  0.043   XLXI_33/MUX_REGA/XLXI_10/XLXI_5/XLXN_151
                                                       XLXI_33/MUX_REGA/XLXI_10/XLXI_6/XLXI_8
    SLICE_X42Y18.B5      net (fanout=4)        0.577   XLXI_33/MUX_REGA/XLXI_10/XLXI_6/D3
    SLICE_X42Y18.B       Tilo                  0.043   XLXI_33/R4/Q<31>
                                                       XLXI_33/MUX_REGA/XLXI_10/XLXI_6/XLXI_33
    SLICE_X42Y19.B5      net (fanout=1)        0.442   XLXI_33/MUX_REGA/XLXI_10/XLXI_6/XLXN_152
    SLICE_X42Y19.B       Tilo                  0.043   XLXI_33/MUX_REGA/XLXI_10/o3<0>
                                                       XLXI_33/MUX_REGA/XLXI_10/XLXI_6/XLXI_34
    SLICE_X42Y19.A4      net (fanout=1)        0.244   XLXI_33/MUX_REGA/XLXI_10/o3<0>
    SLICE_X42Y19.A       Tilo                  0.043   XLXI_33/MUX_REGA/XLXI_10/o3<0>
                                                       XLXI_33/MUX_REGA/XLXI_10/XLXI_22
    SLICE_X45Y25.A5      net (fanout=3)        0.420   XLXN_260<28>
    SLICE_X45Y25.A       Tilo                  0.043   XLXI_14/ADD_32/XLXI_16/XLXN_20
                                                       XLXI_32/Mmux_o211
    SLICE_X45Y25.B5      net (fanout=3)        0.163   XLXN_257<28>
    SLICE_X45Y25.B       Tilo                  0.043   XLXI_14/ADD_32/XLXI_16/XLXN_20
                                                       XLXI_14/ADD_32/XLXI_16/A3/XLXI_2
    SLICE_X49Y23.A5      net (fanout=5)        0.479   XLXI_14/ADD_32/XLXI_16/XLXN_20
    SLICE_X49Y23.A       Tilo                  0.043   XLXI_6/GPIOf0<4>
                                                       XLXI_14/ADD_32/XLXI_16/XLXI_5/XLXI_10
    SLICE_X51Y23.C3      net (fanout=3)        0.451   XLXI_14/ADD_32/XLXN_59
    SLICE_X51Y23.C       Tilo                  0.043   XLXI_14/ADD_32/XLXN_67
                                                       XLXI_14/ADD_32/XLXI_25/XLXI_11
    SLICE_X51Y23.D4      net (fanout=1)        0.236   XLXI_14/ADD_32/XLXI_25/XLXN_50
    SLICE_X51Y23.D       Tilo                  0.043   XLXI_14/ADD_32/XLXN_67
                                                       XLXI_14/ADD_32/XLXI_25/XLXI_14
    SLICE_X49Y21.B5      net (fanout=1)        0.412   XLXI_14/ADD_32/XLXN_67
    SLICE_X49Y21.CLK     Tas                   0.006   XLXI_6/GPIOf0<0>
                                                       XLXI_14/ADD_32/XLXI_15
                                                       XLXI_6/GPIOf0_0
    -------------------------------------------------  ---------------------------
    Total                                      4.718ns (0.616ns logic, 4.102ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/GPIOf0_0 (SLICE_X49Y21.B6), 2665 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Bi_1 (FF)
  Destination:          XLXI_6/GPIOf0_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.802ns (Levels of Logic = 11)
  Clock Path Skew:      -0.061ns (0.542 - 0.603)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Bi_1 to XLXI_6/GPIOf0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y3.BQ       Tcko                  0.223   Bi<2>
                                                       XLXI_2/Bi_1
    SLICE_X54Y1.A5       net (fanout=69)       0.695   Bi<1>
    SLICE_X54Y1.A        Tilo                  0.043   XLXI_33/R0/Q<3>
                                                       XLXI_33/MUX_REGA/XLXI_1/XLXI_1/XLXI_7
    SLICE_X54Y1.B5       net (fanout=4)        0.174   XLXI_33/MUX_REGA/XLXI_1/XLXI_1/D2
    SLICE_X54Y1.B        Tilo                  0.043   XLXI_33/R0/Q<3>
                                                       XLXI_33/MUX_REGA/XLXI_1/XLXI_1/XLXI_158
    SLICE_X54Y0.B4       net (fanout=1)        0.336   XLXI_33/MUX_REGA/XLXI_1/XLXI_1/XLXN_456
    SLICE_X54Y0.B        Tilo                  0.043   XLXI_33/MUX_REGA/XLXI_1/XLXI_1/D1
                                                       XLXI_33/MUX_REGA/XLXI_1/XLXI_1/XLXI_160
    SLICE_X55Y1.A6       net (fanout=1)        0.193   XLXI_33/MUX_REGA/XLXI_1/o0<3>
    SLICE_X55Y1.A        Tilo                  0.043   XLXI_33/R2/Q<3>
                                                       XLXI_33/MUX_REGA/XLXI_1/XLXI_19
    SLICE_X57Y3.C6       net (fanout=3)        0.418   XLXN_260<3>
    SLICE_X57Y3.C        Tilo                  0.043   XLXI_14/ADD_32/XLXI_23/XLXN_14
                                                       XLXI_32/Mmux_o261
    SLICE_X57Y3.D4       net (fanout=3)        0.249   XLXN_257<3>
    SLICE_X57Y3.D        Tilo                  0.043   XLXI_14/ADD_32/XLXI_23/XLXN_14
                                                       XLXI_14/ADD_32/XLXI_23/A0/XLXI_2
    SLICE_X56Y3.D2       net (fanout=4)        0.685   XLXI_14/ADD_32/XLXI_23/XLXN_14
    SLICE_X56Y3.D        Tilo                  0.043   XLXI_14/ADD_32/XLXN_35
                                                       XLXI_14/ADD_32/XLXI_23/XLXI_5/XLXI_14
    SLICE_X49Y7.A6       net (fanout=4)        0.432   XLXI_14/ADD_32/XLXN_35
    SLICE_X49Y7.A        Tilo                  0.043   XLXI_14/ADD_32/XLXN_49
                                                       XLXI_14/ADD_32/XLXI_26/XLXI_11
    SLICE_X49Y7.B5       net (fanout=1)        0.149   XLXI_14/ADD_32/XLXI_26/XLXN_50
    SLICE_X49Y7.B        Tilo                  0.043   XLXI_14/ADD_32/XLXN_49
                                                       XLXI_14/ADD_32/XLXI_26/XLXI_14
    SLICE_X48Y21.B6      net (fanout=1)        0.582   XLXI_14/ADD_32/XLXN_49
    SLICE_X48Y21.B       Tilo                  0.043   XLXI_14/ADD_32/XLXN_65
                                                       XLXI_14/ADD_32/XLXI_13
    SLICE_X49Y21.B6      net (fanout=8)        0.230   XLXI_14/ADD_32/XLXN_65
    SLICE_X49Y21.CLK     Tas                   0.006   XLXI_6/GPIOf0<0>
                                                       XLXI_14/ADD_32/XLXI_15
                                                       XLXI_6/GPIOf0_0
    -------------------------------------------------  ---------------------------
    Total                                      4.802ns (0.659ns logic, 4.143ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Bi_0 (FF)
  Destination:          XLXI_6/GPIOf0_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.800ns (Levels of Logic = 11)
  Clock Path Skew:      -0.061ns (0.542 - 0.603)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Bi_0 to XLXI_6/GPIOf0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y3.AQ       Tcko                  0.223   Bi<2>
                                                       XLXI_2/Bi_0
    SLICE_X52Y1.C5       net (fanout=70)       0.675   Bi<0>
    SLICE_X52Y1.C        Tilo                  0.043   XLXI_33/MUX_REGA/XLXI_1/XLXI_1/XLXN_451
                                                       XLXI_33/MUX_REGA/XLXI_1/XLXI_1/XLXI_8
    SLICE_X52Y1.D4       net (fanout=4)        0.256   XLXI_33/MUX_REGA/XLXI_1/XLXI_1/D3
    SLICE_X52Y1.D        Tilo                  0.043   XLXI_33/MUX_REGA/XLXI_1/XLXI_1/XLXN_451
                                                       XLXI_33/MUX_REGA/XLXI_1/XLXI_1/XLXI_159
    SLICE_X54Y0.B6       net (fanout=1)        0.272   XLXI_33/MUX_REGA/XLXI_1/XLXI_1/XLXN_451
    SLICE_X54Y0.B        Tilo                  0.043   XLXI_33/MUX_REGA/XLXI_1/XLXI_1/D1
                                                       XLXI_33/MUX_REGA/XLXI_1/XLXI_1/XLXI_160
    SLICE_X55Y1.A6       net (fanout=1)        0.193   XLXI_33/MUX_REGA/XLXI_1/o0<3>
    SLICE_X55Y1.A        Tilo                  0.043   XLXI_33/R2/Q<3>
                                                       XLXI_33/MUX_REGA/XLXI_1/XLXI_19
    SLICE_X57Y3.C6       net (fanout=3)        0.418   XLXN_260<3>
    SLICE_X57Y3.C        Tilo                  0.043   XLXI_14/ADD_32/XLXI_23/XLXN_14
                                                       XLXI_32/Mmux_o261
    SLICE_X57Y3.D4       net (fanout=3)        0.249   XLXN_257<3>
    SLICE_X57Y3.D        Tilo                  0.043   XLXI_14/ADD_32/XLXI_23/XLXN_14
                                                       XLXI_14/ADD_32/XLXI_23/A0/XLXI_2
    SLICE_X56Y3.D2       net (fanout=4)        0.685   XLXI_14/ADD_32/XLXI_23/XLXN_14
    SLICE_X56Y3.D        Tilo                  0.043   XLXI_14/ADD_32/XLXN_35
                                                       XLXI_14/ADD_32/XLXI_23/XLXI_5/XLXI_14
    SLICE_X49Y7.A6       net (fanout=4)        0.432   XLXI_14/ADD_32/XLXN_35
    SLICE_X49Y7.A        Tilo                  0.043   XLXI_14/ADD_32/XLXN_49
                                                       XLXI_14/ADD_32/XLXI_26/XLXI_11
    SLICE_X49Y7.B5       net (fanout=1)        0.149   XLXI_14/ADD_32/XLXI_26/XLXN_50
    SLICE_X49Y7.B        Tilo                  0.043   XLXI_14/ADD_32/XLXN_49
                                                       XLXI_14/ADD_32/XLXI_26/XLXI_14
    SLICE_X48Y21.B6      net (fanout=1)        0.582   XLXI_14/ADD_32/XLXN_49
    SLICE_X48Y21.B       Tilo                  0.043   XLXI_14/ADD_32/XLXN_65
                                                       XLXI_14/ADD_32/XLXI_13
    SLICE_X49Y21.B6      net (fanout=8)        0.230   XLXI_14/ADD_32/XLXN_65
    SLICE_X49Y21.CLK     Tas                   0.006   XLXI_6/GPIOf0<0>
                                                       XLXI_14/ADD_32/XLXI_15
                                                       XLXI_6/GPIOf0_0
    -------------------------------------------------  ---------------------------
    Total                                      4.800ns (0.659ns logic, 4.141ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Bi_4 (FF)
  Destination:          XLXI_6/GPIOf0_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.749ns (Levels of Logic = 11)
  Clock Path Skew:      -0.061ns (0.542 - 0.603)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Bi_4 to XLXI_6/GPIOf0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y4.AQ       Tcko                  0.223   Bi<6>
                                                       XLXI_2/Bi_4
    SLICE_X43Y2.A5       net (fanout=70)       0.528   Bi<4>
    SLICE_X43Y2.A        Tilo                  0.043   XLXI_5/disp_data<7>
                                                       XLXI_33/MUX_REGB/XLXI_1/XLXI_6/XLXI_7
    SLICE_X42Y2.C6       net (fanout=4)        0.326   XLXI_33/MUX_REGB/XLXI_1/XLXI_6/D2
    SLICE_X42Y2.C        Tilo                  0.043   XLXI_33/R6/Q<7>
                                                       XLXI_33/MUX_REGB/XLXI_1/XLXI_6/XLXI_158
    SLICE_X43Y2.D5       net (fanout=1)        0.316   XLXI_33/MUX_REGB/XLXI_1/XLXI_6/XLXN_456
    SLICE_X43Y2.D        Tilo                  0.043   XLXI_5/disp_data<7>
                                                       XLXI_33/MUX_REGB/XLXI_1/XLXI_6/XLXI_160
    SLICE_X44Y3.B5       net (fanout=1)        0.400   XLXI_33/MUX_REGB/XLXI_1/o3<3>
    SLICE_X44Y3.B        Tilo                  0.043   XLXI_33/MUX_REGA/XLXI_1/XLXI_5/D1
                                                       XLXI_33/MUX_REGB/XLXI_1/XLXI_33
    SLICE_X44Y3.A4       net (fanout=4)        0.259   XLXN_261<7>
    SLICE_X44Y3.A        Tilo                  0.043   XLXI_33/MUX_REGA/XLXI_1/XLXI_5/D1
                                                       XLXI_14/Mxor_Bo_7_xo<0>1
    SLICE_X45Y3.D6       net (fanout=2)        0.218   XLXI_14/Bo<7>
    SLICE_X45Y3.D        Tilo                  0.043   XLXI_14/ADD_32/XLXI_22/XLXN_14
                                                       XLXI_14/ADD_32/XLXI_22/A0/XLXI_2
    SLICE_X46Y4.A3       net (fanout=4)        0.372   XLXI_14/ADD_32/XLXI_22/XLXN_14
    SLICE_X46Y4.A        Tilo                  0.043   XLXI_33/MUX_REGB/XLXI_2/XLXI_6/XLXN_456
                                                       XLXI_14/ADD_32/XLXI_22/XLXI_5/XLXI_10
    SLICE_X49Y7.A3       net (fanout=5)        0.710   XLXI_14/ADD_32/XLXN_36
    SLICE_X49Y7.A        Tilo                  0.043   XLXI_14/ADD_32/XLXN_49
                                                       XLXI_14/ADD_32/XLXI_26/XLXI_11
    SLICE_X49Y7.B5       net (fanout=1)        0.149   XLXI_14/ADD_32/XLXI_26/XLXN_50
    SLICE_X49Y7.B        Tilo                  0.043   XLXI_14/ADD_32/XLXN_49
                                                       XLXI_14/ADD_32/XLXI_26/XLXI_14
    SLICE_X48Y21.B6      net (fanout=1)        0.582   XLXI_14/ADD_32/XLXN_49
    SLICE_X48Y21.B       Tilo                  0.043   XLXI_14/ADD_32/XLXN_65
                                                       XLXI_14/ADD_32/XLXI_13
    SLICE_X49Y21.B6      net (fanout=8)        0.230   XLXI_14/ADD_32/XLXN_65
    SLICE_X49Y21.CLK     Tas                   0.006   XLXI_6/GPIOf0<0>
                                                       XLXI_14/ADD_32/XLXI_15
                                                       XLXI_6/GPIOf0_0
    -------------------------------------------------  ---------------------------
    Total                                      4.749ns (0.659ns logic, 4.090ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/GPIOf0_0 (SLICE_X49Y21.B2), 148 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Bi_4 (FF)
  Destination:          XLXI_6/GPIOf0_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.243ns (Levels of Logic = 8)
  Clock Path Skew:      -0.061ns (0.542 - 0.603)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Bi_4 to XLXI_6/GPIOf0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y4.AQ       Tcko                  0.223   Bi<6>
                                                       XLXI_2/Bi_4
    SLICE_X43Y10.A6      net (fanout=70)       0.756   Bi<4>
    SLICE_X43Y10.A       Tilo                  0.043   XLXI_33/MUX_REGB/XLXI_3/XLXI_3/XLXN_151
                                                       XLXI_33/MUX_REGB/XLXI_3/XLXI_1/XLXI_7
    SLICE_X37Y9.D6       net (fanout=4)        0.375   XLXI_33/MUX_REGB/XLXI_3/XLXI_1/D2
    SLICE_X37Y9.D        Tilo                  0.043   XLXI_33/MUX_REGB/XLXI_3/XLXI_1/XLXN_446
                                                       XLXI_33/MUX_REGB/XLXI_3/XLXI_1/XLXI_153
    SLICE_X41Y14.A6      net (fanout=1)        0.402   XLXI_33/MUX_REGB/XLXI_3/XLXI_1/XLXN_446
    SLICE_X41Y14.A       Tilo                  0.043   XLXI_33/MUX_REGA/XLXI_10/XLXI_5/XLXN_451
                                                       XLXI_33/MUX_REGB/XLXI_3/XLXI_1/XLXI_155
    SLICE_X43Y15.D6      net (fanout=1)        0.277   XLXI_33/MUX_REGB/XLXI_3/o0<2>
    SLICE_X43Y15.D       Tilo                  0.043   XLXN_261<18>
                                                       XLXI_33/MUX_REGB/XLXI_3/XLXI_16
    SLICE_X43Y15.C5      net (fanout=4)        0.163   XLXN_261<18>
    SLICE_X43Y15.C       Tilo                  0.043   XLXN_261<18>
                                                       XLXI_14/Mxor_Bo_18_xo<0>1
    SLICE_X45Y20.B6      net (fanout=2)        0.331   XLXI_14/Bo<18>
    SLICE_X45Y20.B       Tilo                  0.043   XLXI_14/ADD_32/XLXI_19/XLXN_16
                                                       XLXI_14/ADD_32/XLXI_19/A1/XLXI_2
    SLICE_X44Y18.C1      net (fanout=6)        0.659   XLXI_14/ADD_32/XLXI_19/XLXN_16
    SLICE_X44Y18.C       Tilo                  0.043   XLXI_33/R7/Q<31>
                                                       XLXI_14/ADD_32/XLXI_19/XLXI_5/XLXI_10
    SLICE_X49Y21.B2      net (fanout=4)        0.750   XLXI_14/ADD_32/XLXN_53
    SLICE_X49Y21.CLK     Tas                   0.006   XLXI_6/GPIOf0<0>
                                                       XLXI_14/ADD_32/XLXI_15
                                                       XLXI_6/GPIOf0_0
    -------------------------------------------------  ---------------------------
    Total                                      4.243ns (0.530ns logic, 3.713ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Bi_0 (FF)
  Destination:          XLXI_6/GPIOf0_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.217ns (Levels of Logic = 8)
  Clock Path Skew:      -0.061ns (0.542 - 0.603)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Bi_0 to XLXI_6/GPIOf0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y3.AQ       Tcko                  0.223   Bi<2>
                                                       XLXI_2/Bi_0
    SLICE_X36Y8.A6       net (fanout=70)       0.715   Bi<0>
    SLICE_X36Y8.A        Tilo                  0.043   XLXI_33/MUX_REGA/XLXI_3/XLXI_1/XLXN_451
                                                       XLXI_33/MUX_REGA/XLXI_3/XLXI_1/XLXI_8
    SLICE_X37Y10.B6      net (fanout=4)        0.297   XLXI_33/MUX_REGA/XLXI_3/XLXI_1/D3
    SLICE_X37Y10.B       Tilo                  0.043   XLXI_33/MUX_REGA/XLXI_3/XLXI_3/XLXN_451
                                                       XLXI_33/MUX_REGA/XLXI_3/XLXI_1/XLXI_154
    SLICE_X36Y10.A2      net (fanout=1)        0.348   XLXI_33/MUX_REGA/XLXI_3/XLXI_1/XLXN_441
    SLICE_X36Y10.A       Tilo                  0.043   XLXI_33/MUX_REGA/XLXI_3/o0<2>
                                                       XLXI_33/MUX_REGA/XLXI_3/XLXI_1/XLXI_155
    SLICE_X38Y11.A5      net (fanout=1)        0.256   XLXI_33/MUX_REGA/XLXI_3/o0<2>
    SLICE_X38Y11.A       Tilo                  0.043   XLXI_33/R3/Q<19>
                                                       XLXI_33/MUX_REGA/XLXI_3/XLXI_16
    SLICE_X45Y20.A5      net (fanout=3)        0.499   XLXN_260<18>
    SLICE_X45Y20.A       Tilo                  0.043   XLXI_14/ADD_32/XLXI_19/XLXN_16
                                                       XLXI_32/Mmux_o101
    SLICE_X45Y20.B5      net (fanout=3)        0.163   XLXN_257<18>
    SLICE_X45Y20.B       Tilo                  0.043   XLXI_14/ADD_32/XLXI_19/XLXN_16
                                                       XLXI_14/ADD_32/XLXI_19/A1/XLXI_2
    SLICE_X44Y18.C1      net (fanout=6)        0.659   XLXI_14/ADD_32/XLXI_19/XLXN_16
    SLICE_X44Y18.C       Tilo                  0.043   XLXI_33/R7/Q<31>
                                                       XLXI_14/ADD_32/XLXI_19/XLXI_5/XLXI_10
    SLICE_X49Y21.B2      net (fanout=4)        0.750   XLXI_14/ADD_32/XLXN_53
    SLICE_X49Y21.CLK     Tas                   0.006   XLXI_6/GPIOf0<0>
                                                       XLXI_14/ADD_32/XLXI_15
                                                       XLXI_6/GPIOf0_0
    -------------------------------------------------  ---------------------------
    Total                                      4.217ns (0.530ns logic, 3.687ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Bi_1 (FF)
  Destination:          XLXI_6/GPIOf0_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.190ns (Levels of Logic = 8)
  Clock Path Skew:      -0.061ns (0.542 - 0.603)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Bi_1 to XLXI_6/GPIOf0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y3.BQ       Tcko                  0.223   Bi<2>
                                                       XLXI_2/Bi_1
    SLICE_X39Y8.C5       net (fanout=69)       0.664   Bi<1>
    SLICE_X39Y8.C        Tilo                  0.043   XLXI_33/MUX_REGA/XLXI_3/XLXI_1/XLXN_456
                                                       XLXI_33/MUX_REGA/XLXI_3/XLXI_1/XLXI_7
    SLICE_X35Y10.B6      net (fanout=4)        0.393   XLXI_33/MUX_REGA/XLXI_3/XLXI_1/D2
    SLICE_X35Y10.B       Tilo                  0.043   XLXI_33/MUX_REGA/XLXI_3/XLXI_1/XLXN_446
                                                       XLXI_33/MUX_REGA/XLXI_3/XLXI_1/XLXI_153
    SLICE_X36Y10.A6      net (fanout=1)        0.276   XLXI_33/MUX_REGA/XLXI_3/XLXI_1/XLXN_446
    SLICE_X36Y10.A       Tilo                  0.043   XLXI_33/MUX_REGA/XLXI_3/o0<2>
                                                       XLXI_33/MUX_REGA/XLXI_3/XLXI_1/XLXI_155
    SLICE_X38Y11.A5      net (fanout=1)        0.256   XLXI_33/MUX_REGA/XLXI_3/o0<2>
    SLICE_X38Y11.A       Tilo                  0.043   XLXI_33/R3/Q<19>
                                                       XLXI_33/MUX_REGA/XLXI_3/XLXI_16
    SLICE_X45Y20.A5      net (fanout=3)        0.499   XLXN_260<18>
    SLICE_X45Y20.A       Tilo                  0.043   XLXI_14/ADD_32/XLXI_19/XLXN_16
                                                       XLXI_32/Mmux_o101
    SLICE_X45Y20.B5      net (fanout=3)        0.163   XLXN_257<18>
    SLICE_X45Y20.B       Tilo                  0.043   XLXI_14/ADD_32/XLXI_19/XLXN_16
                                                       XLXI_14/ADD_32/XLXI_19/A1/XLXI_2
    SLICE_X44Y18.C1      net (fanout=6)        0.659   XLXI_14/ADD_32/XLXI_19/XLXN_16
    SLICE_X44Y18.C       Tilo                  0.043   XLXI_33/R7/Q<31>
                                                       XLXI_14/ADD_32/XLXI_19/XLXI_5/XLXI_10
    SLICE_X49Y21.B2      net (fanout=4)        0.750   XLXI_14/ADD_32/XLXN_53
    SLICE_X49Y21.CLK     Tas                   0.006   XLXI_6/GPIOf0<0>
                                                       XLXI_14/ADD_32/XLXI_15
                                                       XLXI_6/GPIOf0_0
    -------------------------------------------------  ---------------------------
    Total                                      4.190ns (0.530ns logic, 3.660ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_4/XLXI_2/buffer_3 (SLICE_X46Y38.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/XLXI_2/buffer_4 (FF)
  Destination:          XLXI_4/XLXI_2/buffer_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_4/XLXI_2/buffer_4 to XLXI_4/XLXI_2/buffer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y38.CQ      Tcko                  0.100   XLXI_4/XLXI_2/buffer<4>
                                                       XLXI_4/XLXI_2/buffer_4
    SLICE_X46Y38.A6      net (fanout=2)        0.065   XLXI_4/XLXI_2/buffer<4>
    SLICE_X46Y38.CLK     Tah         (-Th)     0.059   XLXI_4/XLXI_2/buffer<6>
                                                       XLXI_4/XLXI_2/buffer_3_rstpot
                                                       XLXI_4/XLXI_2/buffer_3
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (0.041ns logic, 0.065ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/Bi_7 (SLICE_X64Y8.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/Bi_3 (FF)
  Destination:          XLXI_2/Bi_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.139ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_2/Bi_3 to XLXI_2/Bi_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y8.AQ       Tcko                  0.100   Bi<3>
                                                       XLXI_2/Bi_3
    SLICE_X64Y8.A5       net (fanout=3)        0.098   Bi<3>
    SLICE_X64Y8.CLK      Tah         (-Th)     0.059   Bi<7>
                                                       XLXI_2/Mmux_Bi[31]_Bi[31]_mux_49_OUT30
                                                       XLXI_2/Bi_7
    -------------------------------------------------  ---------------------------
    Total                                      0.139ns (0.041ns logic, 0.098ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/XLXI_2/state_FSM_FFd1 (SLICE_X20Y46.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/XLXI_2/shift_count_5 (FF)
  Destination:          XLXI_4/XLXI_2/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.186ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.359 - 0.328)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_4/XLXI_2/shift_count_5 to XLXI_4/XLXI_2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y46.CQ      Tcko                  0.118   XLXI_4/XLXI_2/shift_count<5>
                                                       XLXI_4/XLXI_2/shift_count_5
    SLICE_X20Y46.B6      net (fanout=4)        0.127   XLXI_4/XLXI_2/shift_count<5>
    SLICE_X20Y46.CLK     Tah         (-Th)     0.059   XLXI_4/XLXI_2/state_FSM_FFd2
                                                       XLXI_4/XLXI_2/state_FSM_FFd1-In11
                                                       XLXI_4/XLXI_2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.186ns (0.059ns logic, 0.127ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: XLXI_3/clkdiv<3>/SR
  Logical resource: XLXI_3/clkdiv_0/SR
  Location pin: SLICE_X35Y41.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: XLXI_3/clkdiv<3>/SR
  Logical resource: XLXI_3/clkdiv_1/SR
  Location pin: SLICE_X35Y41.SR
  Clock network: rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    8.807|    1.248|    4.905|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1607771 paths, 0 nets, and 5730 connections

Design statistics:
   Minimum period:   9.810ns{1}   (Maximum frequency: 101.937MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 14 15:14:14 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 772 MB



