var group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a =
[
    [ "ALT_PINMUX_FPGA_I2C1_USEFPGA_s", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a__s", [
      [ "sel", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html#a8da7fecd101e8c679916407f5d6c862e", null ],
      [ "Reserved", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html#aee26504d4815dc744a1cad7aff79da8d", null ]
    ] ],
    [ "ALT_PINMUX_FPGA_I2C1_USEFPGA_SEL_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html#gadbfa509b6be477832da56d1e2873c876", null ],
    [ "ALT_PINMUX_FPGA_I2C1_USEFPGA_SEL_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html#gae3ef4fde4ca01cd14f262492b6c35a97", null ],
    [ "ALT_PINMUX_FPGA_I2C1_USEFPGA_SEL_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html#ga67a769fd1ba295613d60a4d8ff40d26d", null ],
    [ "ALT_PINMUX_FPGA_I2C1_USEFPGA_SEL_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html#gae017e94e4211ff3e2480fd6a0ab6ddfc", null ],
    [ "ALT_PINMUX_FPGA_I2C1_USEFPGA_SEL_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html#gaa415961021f0a9913c2c5f5a4c09e4d2", null ],
    [ "ALT_PINMUX_FPGA_I2C1_USEFPGA_SEL_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html#ga099df7ffea48a6a51a161e6d6ff76ccb", null ],
    [ "ALT_PINMUX_FPGA_I2C1_USEFPGA_SEL_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html#ga21be02eb4eb634ef4d7c0f9ef37312d4", null ],
    [ "ALT_PINMUX_FPGA_I2C1_USEFPGA_SEL_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html#ga2de4eec8abe73ee45397523d46f89fe0", null ],
    [ "ALT_PINMUX_FPGA_I2C1_USEFPGA_RSVD_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html#gac70899af4940dd37e7eb818ea8d47335", null ],
    [ "ALT_PINMUX_FPGA_I2C1_USEFPGA_RSVD_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html#gac6544b48f83c9122fc2d6181cdc2bbac", null ],
    [ "ALT_PINMUX_FPGA_I2C1_USEFPGA_RSVD_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html#gaa496b54345fb73d7c02e3c3b76709a98", null ],
    [ "ALT_PINMUX_FPGA_I2C1_USEFPGA_RSVD_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html#ga5b243b1a9edd00630056d4dce8331445", null ],
    [ "ALT_PINMUX_FPGA_I2C1_USEFPGA_RSVD_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html#ga06d51ac7caa8540f80b5fe484e114c23", null ],
    [ "ALT_PINMUX_FPGA_I2C1_USEFPGA_RSVD_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html#gadb6f49b709b8cb8b080abf062ac5c54c", null ],
    [ "ALT_PINMUX_FPGA_I2C1_USEFPGA_RSVD_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html#ga43c3ad16c17894d7c27dbef30125e056", null ],
    [ "ALT_PINMUX_FPGA_I2C1_USEFPGA_RSVD_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html#gacb13c957bbb14472f317211ba0bd2069", null ],
    [ "ALT_PINMUX_FPGA_I2C1_USEFPGA_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html#ga2f8c0cd75403fcdb19f8c067624b4eb8", null ],
    [ "ALT_PINMUX_FPGA_I2C1_USEFPGA_OFST", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html#gafac520bd1a157c426c01290affb52bde", null ],
    [ "ALT_PINMUX_FPGA_I2C1_USEFPGA_t", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html#ga34d62bd8a454ff811277e2143f8c86ab", null ]
];