[04/11 09:42:39      0s] 
[04/11 09:42:39      0s] Cadence Innovus(TM) Implementation System.
[04/11 09:42:39      0s] Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/11 09:42:39      0s] 
[04/11 09:42:39      0s] Version:	v16.13-s045_1, built Mon Oct 3 04:28:58 PDT 2016
[04/11 09:42:39      0s] Options:	
[04/11 09:42:39      0s] Date:		Fri Apr 11 09:42:39 2025
[04/11 09:42:39      0s] Host:		krok.fransg.eit.lth.se (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*6cpus*Intel(R) Core(TM) i5-8500 CPU @ 3.00GHz 9216KB)
[04/11 09:42:39      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[04/11 09:42:39      0s] 
[04/11 09:42:39      0s] License:
[04/11 09:42:39      0s] 		invs	Innovus Implementation System	16.1	checkout succeeded
[04/11 09:42:39      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/11 09:42:46      5s] @(#)CDS: Innovus v16.13-s045_1 (64bit) 10/03/2016 04:28 (Linux 2.6.18-194.el5)
[04/11 09:42:46      5s] @(#)CDS: NanoRoute 16.13-s045_1 NR160923-1039/16_13-UB (database version 2.30, 351.6.1) {superthreading v1.30}
[04/11 09:42:46      5s] @(#)CDS: AAE 16.13-s013 (64bit) 10/03/2016 (Linux 2.6.18-194.el5)
[04/11 09:42:46      5s] @(#)CDS: CTE 16.13-s013_1 () Sep 28 2016 05:49:12 ( )
[04/11 09:42:46      5s] @(#)CDS: SYNTECH 16.13-s008_1 () Sep 15 2016 11:59:01 ( )
[04/11 09:42:46      5s] @(#)CDS: CPE v16.13-s039
[04/11 09:42:46      5s] @(#)CDS: IQRC/TQRC 15.2.5-s542 (64bit) Thu Aug 25 18:41:43 PDT 2016 (Linux 2.6.18-194.el5)
[04/11 09:42:46      5s] @(#)CDS: OA 22.50-p051 Thu Aug  4 00:05:16 2016
[04/11 09:42:46      5s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[04/11 09:42:46      5s] @(#)CDS: RCDB 11.8
[04/11 09:42:46      5s] --- Running on krok.fransg.eit.lth.se (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*6cpus*Intel(R) Core(TM) i5-8500 CPU @ 3.00GHz 9216KB) ---
[04/11 09:42:46      5s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_13049_krok.fransg.eit.lth.se_lu1622pe-s_G7QZL2.

[04/11 09:42:47      6s] 
[04/11 09:42:47      6s] **INFO:  MMMC transition support version v31-84 
[04/11 09:42:47      6s] 
[04/11 09:42:47      6s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/11 09:42:47      6s] <CMD> suppressMessage ENCEXT-2799
[04/11 09:42:47      6s] <CMD> getDrawView
[04/11 09:42:47      6s] <CMD> loadWorkspace -name Physical
[04/11 09:42:47      6s] <CMD> win
[04/11 09:43:08     10s] <CMD> set init_pwr_net VDD
[04/11 09:43:08     10s] <CMD> set init_gnd_net GND
[04/11 09:43:08     10s] <CMD> set init_lef_file {/usr/local-eit/cad2/cmpstm/stm065v536/EncounterTechnoKit_cmos065_7m4x0y2z_AP@5.3.1/TECH/cmos065_7m4x0y2z_AP_Worst.lef /usr/local-eit/cad2/cmpstm/stm065v536/CORE65LPLVT_5.1/CADENCE/LEF/CORE65LPLVT_soc.lef /usr/local-eit/cad2/cmpstm/stm065v536/CLOCK65LPLVT_3.1/CADENCE/LEF/CLOCK65LPLVT_soc.lef /usr/local-eit/cad2/cmpstm/stm065v536/PRHS65_7.0.a/CADENCE/LEF/PRHS65_soc.lef /usr/local-eit/cad2/cmpstm/oldmems/mem2010/SPHDL100909-40446@1.0/CADENCE/LEF/SPHDL100909_soc.lef /usr/local-eit/cad2/cmpstm/dicp18/lu_pads_65nm/PADS_Jun2013.lef /usr/local-eit/cad2/cmpstm/stm065v536/IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z_7.2/CADENCE/LEF/IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z_soc.lef /usr/local-eit/cad2/cmpstm/stm065v536/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_7.0/CADENCE/LEF/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_soc.lef}
[04/11 09:43:08     10s] <CMD> set init_verilog ../synthesis/outputs/top_top.v
[04/11 09:43:08     10s] <CMD> set init_mmmc_file v1.view
[04/11 09:43:08     10s] <CMD> set init_io_file dummy_design_for_pnr/soc_w_LU_pads/Medfilt_w_LU_pads.io
[04/11 09:43:08     10s] <CMD> init_design
[04/11 09:43:08     10s] #- Begin Load MMMC data ... (date=04/11 09:43:08, mem=489.7M)
[04/11 09:43:08     10s] #- End Load MMMC data ... (date=04/11 09:43:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=489.7M, current mem=489.7M)
[04/11 09:43:08     10s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[04/11 09:43:08     10s] 
[04/11 09:43:08     10s] Loading LEF file /usr/local-eit/cad2/cmpstm/stm065v536/EncounterTechnoKit_cmos065_7m4x0y2z_AP@5.3.1/TECH/cmos065_7m4x0y2z_AP_Worst.lef ...
[04/11 09:43:08     10s] 
[04/11 09:43:08     10s] Loading LEF file /usr/local-eit/cad2/cmpstm/stm065v536/CORE65LPLVT_5.1/CADENCE/LEF/CORE65LPLVT_soc.lef ...
[04/11 09:43:08     10s] Set DBUPerIGU to M2 pitch 200.
[04/11 09:43:08     10s] 
[04/11 09:43:08     10s] Loading LEF file /usr/local-eit/cad2/cmpstm/stm065v536/CLOCK65LPLVT_3.1/CADENCE/LEF/CLOCK65LPLVT_soc.lef ...
[04/11 09:43:08     10s] 
[04/11 09:43:08     10s] Loading LEF file /usr/local-eit/cad2/cmpstm/stm065v536/PRHS65_7.0.a/CADENCE/LEF/PRHS65_soc.lef ...
[04/11 09:43:08     10s] 
[04/11 09:43:08     10s] Loading LEF file /usr/local-eit/cad2/cmpstm/oldmems/mem2010/SPHDL100909-40446@1.0/CADENCE/LEF/SPHDL100909_soc.lef ...
[04/11 09:43:08     10s] 
[04/11 09:43:08     10s] Loading LEF file /usr/local-eit/cad2/cmpstm/dicp18/lu_pads_65nm/PADS_Jun2013.lef ...
[04/11 09:43:08     10s] 
[04/11 09:43:08     10s] Loading LEF file /usr/local-eit/cad2/cmpstm/stm065v536/IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z_7.2/CADENCE/LEF/IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z_soc.lef ...
[04/11 09:43:08     10s] 
[04/11 09:43:08     10s] Loading LEF file /usr/local-eit/cad2/cmpstm/stm065v536/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_7.0/CADENCE/LEF/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_soc.lef ...
[04/11 09:43:08     10s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'BD8SCARUDQP_1V8_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-200' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'BD8SCARUDQP_1V8_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-200' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'BD4SCARUDQP_1V8_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-200' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'BD4SCARUDQP_1V8_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-200' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'BD2SCARUDQP_1V8_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-200' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'BD2SCARUDQP_1V8_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-200' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-200):	Pin 'ANAIO' in macro 'ANA_1V8_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-200' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-200):	Pin 'ANAIOPAD' in macro 'ANA_1V8_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-200' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-200):	Pin 'ANAZI' in macro 'ANA_1V8_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-200' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-200):	Pin 'ANAIO' in macro 'ANA_1V8_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-200' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-200):	Pin 'ANAIOPAD' in macro 'ANA_1V8_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-200' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-200):	Pin 'ANAZI' in macro 'ANA_1V8_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-200' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-200):	Pin 'DUMMY' in macro 'VDD_ST_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-200' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-200):	Pin 'DUMMY' in macro 'VDD_ST_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-200' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-200):	Pin 'DUMMY' in macro 'VDDE_ST_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-200' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-200):	Pin 'DUMMY' in macro 'VDDE_ST_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-200' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-200):	Pin 'DUMMY' in macro 'RTCORNERCELL_ST_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-200' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-200):	Pin 'DUMMY' in macro 'RTCORNERCELL_ST_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-200' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-200):	Pin 'DUMMY' in macro 'RBCORNERCELL_ST_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-200' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-200):	Pin 'DUMMY' in macro 'RBCORNERCELL_ST_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-200' for more detail.
[04/11 09:43:08     10s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[04/11 09:43:08     10s] To increase the message display limit, refer to the product command reference manual.
[04/11 09:43:08     10s] **WARN: (IMPLF-201):	Pin 'DUMMYCONNECT' in macro 'IOFILLERCELL_DUMMYPAD_ST_SF_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-201' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-201):	Pin 'DUMMYPAD' in macro 'IOFILLERCELL_DUMMYPAD_ST_SF_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-201' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-201):	Pin 'DUMMYCONNECTIN1' in macro 'IOFILLERCELL_DUMMYPAD_ST_SF_2ROWS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-201' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-201):	Pin 'DUMMYCONNECTOUT1' in macro 'IOFILLERCELL_DUMMYPAD_ST_SF_2ROWS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-201' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-201):	Pin 'DUMMYPADIN1' in macro 'IOFILLERCELL_DUMMYPAD_ST_SF_2ROWS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-201' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-201):	Pin 'DUMMYPADOUT1' in macro 'IOFILLERCELL_DUMMYPAD_ST_SF_2ROWS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-201' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-201):	Pin 'COREIO' in macro 'CPAD_S_74x50u_IN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-201' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-201):	Pin 'PADIO' in macro 'CPAD_S_74x50u_OUT' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-201' for more detail.
[04/11 09:43:08     10s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'CLOCKTREE' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/11 09:43:08     10s] Type 'man IMPLF-201' for more detail.
[04/11 09:43:08     10s] 
[04/11 09:43:08     10s] viaInitial starts at Fri Apr 11 09:43:08 2025
viaInitial ends at Fri Apr 11 09:43:08 2025
Loading view definition file from v1.view
[04/11 09:43:08     10s] Reading SS timing library '/usr/local-eit/cad2/cmpstm/stm065v536/CLOCK65LPLVT_3.1/libs/CLOCK65LPLVT_wc_1.10V_125C_10y.lib' ...
[04/11 09:43:08     10s] Read 110 cells in library 'CLOCK65LPLVT' 
[04/11 09:43:08     10s] Reading SS timing library '/usr/local-eit/cad2/cmpstm/stm065v536/CORE65LPLVT_5.1/libs/CORE65LPLVT_wc_1.10V_125C_10y.lib' ...
[04/11 09:43:10     12s] Read 866 cells in library 'CORE65LPLVT' 
[04/11 09:43:10     12s] Reading SS timing library '/usr/local-eit/cad2/cmpstm/stm065v536/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_7.0/libs/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_wc_1.10V_1.65V_125C_10y.lib' ...
[04/11 09:43:10     12s] Read 8 cells in library 'IO65LPHVT_SF_1V8_50A_7M4X0Y2Z' 
[04/11 09:43:10     12s] Reading SS timing library '/usr/local-eit/cad2/cmpstm/stm065v536/IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z_7.2/libs/IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z_wc_1.10V_125C_10y.lib' ...
[04/11 09:43:10     12s] Read 33 cells in library 'IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z' 
[04/11 09:43:10     12s] Reading SS timing library '/usr/local-eit/cad2/cmpstm/oldmems/mem2010/SPHDL100909-40446@1.0/libs/SPHDL100909_wc_1.10V_125C_10y.lib' ...
[04/11 09:43:10     12s] Read 2 cells in library 'SPHDL100909' 
[04/11 09:43:10     12s] Reading SS timing library '/usr/local-eit/cad2/cmpstm/dicp18/lu_pads_65nm/Pads_Oct2012.lib' ...
[04/11 09:43:10     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'PADIO' of cell 'CPAD_S_74x50u_IN' is not defined in the library. (File /usr/local-eit/cad2/cmpstm/dicp18/lu_pads_65nm/Pads_Oct2012.lib)
[04/11 09:43:10     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'COREIO' of cell 'CPAD_S_74x50u_IN' is not defined in the library. (File /usr/local-eit/cad2/cmpstm/dicp18/lu_pads_65nm/Pads_Oct2012.lib)
[04/11 09:43:10     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PADIO' of cell 'CPAD_S_74x50u_OUT' is not defined in the library. (File /usr/local-eit/cad2/cmpstm/dicp18/lu_pads_65nm/Pads_Oct2012.lib)
[04/11 09:43:10     12s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'COREIO' of cell 'CPAD_S_74x50u_OUT' is not defined in the library. (File /usr/local-eit/cad2/cmpstm/dicp18/lu_pads_65nm/Pads_Oct2012.lib)
[04/11 09:43:10     12s] Read 2 cells in library 'PAD' 
[04/11 09:43:10     12s] Reading FF timing library '/usr/local-eit/cad2/cmpstm/stm065v536/CORE65LPLVT_5.1/libs/CORE65LPLVT_bc_1.30V_m40C.lib' ...
[04/11 09:43:12     14s] Read 866 cells in library 'CORE65LPLVT' 
[04/11 09:43:12     14s] Reading FF timing library '/usr/local-eit/cad2/cmpstm/stm065v536/CLOCK65LPLVT_3.1/libs/CLOCK65LPLVT_bc_1.30V_m40C.lib' ...
[04/11 09:43:12     15s] Read 110 cells in library 'CLOCK65LPLVT' 
[04/11 09:43:12     15s] Reading FF timing library '/usr/local-eit/cad2/cmpstm/oldmems/mem2010/SPHDL100909-40446@1.0/libs/SPHDL100909_bc_1.30V_m40C.lib' ...
[04/11 09:43:12     15s] Read 2 cells in library 'SPHDL100909' 
[04/11 09:43:12     15s] Reading FF timing library '/usr/local-eit/cad2/cmpstm/stm065v536/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_7.0/libs/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_bc_1.30V_1.95V_m40C.lib' ...
[04/11 09:43:12     15s] Read 8 cells in library 'IO65LPHVT_SF_1V8_50A_7M4X0Y2Z' 
[04/11 09:43:12     15s] Reading FF timing library '/usr/local-eit/cad2/cmpstm/stm065v536/IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z_7.2/libs/IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z_bc_1.30V_m40C.lib' ...
[04/11 09:43:12     15s] Read 33 cells in library 'IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z' 
[04/11 09:43:12     15s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.25min, fe_real=0.55min, fe_mem=609.8M) ***
[04/11 09:43:12     15s] #- Begin Load netlist data ... (date=04/11 09:43:12, mem=609.8M)
[04/11 09:43:12     15s] *** Begin netlist parsing (mem=609.8M) ***
[04/11 09:43:12     15s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC6X9' is defined in LEF but not in the timing library.
[04/11 09:43:12     15s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC6X9' is defined in LEF but not in the timing library.
[04/11 09:43:12     15s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC6X7' is defined in LEF but not in the timing library.
[04/11 09:43:12     15s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC6X7' is defined in LEF but not in the timing library.
[04/11 09:43:12     15s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC6X4' is defined in LEF but not in the timing library.
[04/11 09:43:12     15s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC6X4' is defined in LEF but not in the timing library.
[04/11 09:43:12     15s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC4X9' is defined in LEF but not in the timing library.
[04/11 09:43:12     15s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC4X9' is defined in LEF but not in the timing library.
[04/11 09:43:12     15s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC4X7' is defined in LEF but not in the timing library.
[04/11 09:43:12     15s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC4X7' is defined in LEF but not in the timing library.
[04/11 09:43:12     15s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC4X4' is defined in LEF but not in the timing library.
[04/11 09:43:12     15s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC4X4' is defined in LEF but not in the timing library.
[04/11 09:43:12     15s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC2X9' is defined in LEF but not in the timing library.
[04/11 09:43:12     15s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC2X9' is defined in LEF but not in the timing library.
[04/11 09:43:12     15s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC2X7' is defined in LEF but not in the timing library.
[04/11 09:43:12     15s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC2X7' is defined in LEF but not in the timing library.
[04/11 09:43:12     15s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC2X4' is defined in LEF but not in the timing library.
[04/11 09:43:12     15s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC2X4' is defined in LEF but not in the timing library.
[04/11 09:43:12     15s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_CNXOR2X38' is defined in LEF but not in the timing library.
[04/11 09:43:12     15s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_CNXOR2X38' is defined in LEF but not in the timing library.
[04/11 09:43:12     15s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[04/11 09:43:12     15s] To increase the message display limit, refer to the product command reference manual.
[04/11 09:43:12     15s] Created 1021 new cells from 11 timing libraries.
[04/11 09:43:12     15s] Reading netlist ...
[04/11 09:43:12     15s] Backslashed names will retain backslash and a trailing blank character.
[04/11 09:43:12     15s] Reading verilog netlist '../synthesis/outputs/top_top.v'
[04/11 09:43:13     15s] **WARN: (IMPVL-346):	Module 'apb_gpio' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[04/11 09:43:13     15s] Type 'man IMPVL-346' for more detail.
[04/11 09:43:13     15s] Undeclared bus PADDR in module apb_gpio ... created as [11:0].
[04/11 09:43:13     15s] Undeclared bus PWDATA in module apb_gpio ... created as [31:0].
[04/11 09:43:13     15s] Undeclared bus PRDATA in module apb_gpio ... created as [31:0].
[04/11 09:43:13     15s] Undeclared bus gpio_out in module apb_gpio ... created as [31:0].
[04/11 09:43:13     15s] 
[04/11 09:43:13     15s] *** Memory Usage v#1 (Current mem = 609.805M, initial mem = 164.750M) ***
[04/11 09:43:13     15s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=609.8M) ***
[04/11 09:43:13     15s] #- End Load netlist data ... (date=04/11 09:43:13, total cpu=0:00:00.3, real=0:00:01.0, peak res=609.8M, current mem=609.8M)
[04/11 09:43:13     15s] Top level cell is top_top.
[04/11 09:43:13     15s] **WARN: (IMPTS-282):	Cell 'IOFILLERCELL_DUMMYPAD_ST_SF_LIN' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/11 09:43:13     15s] Type 'man IMPTS-282' for more detail.
[04/11 09:43:13     15s] **WARN: (IMPTS-282):	Cell 'IOFILLERCELL_DUMMYPAD_ST_SF_LIN' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/11 09:43:13     15s] Type 'man IMPTS-282' for more detail.
[04/11 09:43:13     15s] Hooked 2040 DB cells to tlib cells.
[04/11 09:43:13     15s] **WARN: (IMPDB-2504):	Cell 'apb_gpio' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'gpio_out[8]' of cell 'apb_gpio' as output for net 'gpio_out[8]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[31]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[31]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[30]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[30]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[29]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[29]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[28]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[28]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[27]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[27]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[26]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[26]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[25]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[25]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[24]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[24]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[23]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[23]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[22]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[22]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[21]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[21]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[20]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[20]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[19]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[19]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[18]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[18]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[17]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[17]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[16]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[16]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[15]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[15]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[14]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[14]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[13]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[13]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[12]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[12]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[11]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[11]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[10]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[10]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[9]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[9]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[8]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[8]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[7]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[7]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[6]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[6]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[5]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[5]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[4]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[4]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[3]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[3]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[2]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[2]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[1]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[1]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PRDATA[0]' of cell 'apb_gpio' as output for net 's_gpio_bus_prdata[0]' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'PREADY' of cell 'apb_gpio' as output for net 's_gpio_bus_pready' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] Cell 'apb_gpio' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'interrupt' of cell 'apb_gpio' as output for net 's_gpio_event' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
[04/11 09:43:13     15s] 1 empty module found.
[04/11 09:43:13     15s] Starting recursive module instantiation check.
[04/11 09:43:13     15s] No recursion found.
[04/11 09:43:13     15s] Term dir updated for 0 vinsts of 1 cells.
[04/11 09:43:13     15s] Building hierarchical netlist for Cell top_top ...
[04/11 09:43:13     15s] *** Netlist is unique.
[04/11 09:43:13     15s] ** info: there are 2452 modules.
[04/11 09:43:13     15s] ** info: there are 33728 stdCell insts.
[04/11 09:43:13     15s] ** info: there are 28 Pad insts.
[04/11 09:43:13     15s] ** info: there are 32 macros.
[04/11 09:43:13     15s] 
[04/11 09:43:13     15s] *** Memory Usage v#1 (Current mem = 723.137M, initial mem = 164.750M) ***
[04/11 09:43:13     15s] Reading IO assignment file "dummy_design_for_pnr/soc_w_LU_pads/Medfilt_w_LU_pads.io" ...
[04/11 09:43:13     15s] **Warn: ignored IO file "dummy_design_for_pnr/soc_w_LU_pads/Medfilt_w_LU_pads.io" line 28: Pad: spi_clk_pad  W CPAD_S_74x50u_IN
  Reason: duplicate specification.
[04/11 09:43:13     15s] **Warn: ignored IO file "dummy_design_for_pnr/soc_w_LU_pads/Medfilt_w_LU_pads.io" line 29: Pad: spi_cs_pad  W CPAD_S_74x50u_IN
  Reason: duplicate specification.
[04/11 09:43:13     15s] **WARN: (IMPFP-780):	IO instance 'spi_mode_o0_pad' isn't defined in IO file, io placement might be incorrect.
[04/11 09:43:13     15s] **WARN: (IMPFP-780):	IO instance 'spi_mode_o1_pad' isn't defined in IO file, io placement might be incorrect.
[04/11 09:43:13     15s] **WARN: (IMPFP-780):	IO instance 'spi_sdo0_o_pad' isn't defined in IO file, io placement might be incorrect.
[04/11 09:43:13     15s] **WARN: (IMPFP-780):	IO instance 'spi_sdo1_o_pad' isn't defined in IO file, io placement might be incorrect.
[04/11 09:43:13     15s] **WARN: (IMPFP-780):	IO instance 'spi_sdo2_o_pad' isn't defined in IO file, io placement might be incorrect.
[04/11 09:43:13     15s] **WARN: (IMPFP-780):	IO instance 'spi_sdo3_o_pad' isn't defined in IO file, io placement might be incorrect.
[04/11 09:43:13     15s] **WARN: (IMPFP-780):	IO instance 'uart_dtr_pad' isn't defined in IO file, io placement might be incorrect.
[04/11 09:43:13     15s] **WARN: (IMPFP-780):	IO instance 'uart_rts_pad' isn't defined in IO file, io placement might be incorrect.
[04/11 09:43:13     15s] **WARN: (IMPFP-780):	IO instance 'uart_tx_pad' isn't defined in IO file, io placement might be incorrect.
[04/11 09:43:13     15s] Adjusting Core to Left to: 0.1000. Core to Bottom to: 0.1000.
[04/11 09:43:13     15s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/11 09:43:13     15s] Type 'man IMPFP-3961' for more detail.
[04/11 09:43:13     15s] **WARN: (IMPFP-3961):	The techSite 'IOPADSITE_SF_TF_2ROWS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/11 09:43:13     15s] Type 'man IMPFP-3961' for more detail.
[04/11 09:43:13     15s] **WARN: (IMPFP-3961):	The techSite 'IOPADSITE_SF_2ROWS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/11 09:43:13     15s] Type 'man IMPFP-3961' for more detail.
[04/11 09:43:13     15s] **WARN: (IMPFP-3961):	The techSite 'IOPADSITE_TF_2ROWS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/11 09:43:13     15s] Type 'man IMPFP-3961' for more detail.
[04/11 09:43:13     15s] **WARN: (IMPFP-3961):	The techSite 'IOPADSITE_SF_LIN' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/11 09:43:13     15s] Type 'man IMPFP-3961' for more detail.
[04/11 09:43:13     15s] **WARN: (IMPFP-3961):	The techSite 'IOPADSITE_TF_LIN' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/11 09:43:13     15s] Type 'man IMPFP-3961' for more detail.
[04/11 09:43:13     15s] **WARN: (IMPFP-3961):	The techSite 'COREHD_QG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/11 09:43:13     15s] Type 'man IMPFP-3961' for more detail.
[04/11 09:43:13     15s] **WARN: (IMPFP-3961):	The techSite 'COREHD_QV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/11 09:43:13     15s] Type 'man IMPFP-3961' for more detail.
[04/11 09:43:13     15s] **WARN: (IMPFP-3961):	The techSite 'COREHV_QG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/11 09:43:13     15s] Type 'man IMPFP-3961' for more detail.
[04/11 09:43:13     15s] **WARN: (IMPFP-3961):	The techSite 'COREHV_QV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/11 09:43:13     15s] Type 'man IMPFP-3961' for more detail.
[04/11 09:43:13     15s] **WARN: (IMPFP-3961):	The techSite 'CORE_QG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/11 09:43:13     15s] Type 'man IMPFP-3961' for more detail.
[04/11 09:43:13     15s] **WARN: (IMPFP-3961):	The techSite 'CORE_QV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/11 09:43:13     15s] Type 'man IMPFP-3961' for more detail.
[04/11 09:43:13     15s] **WARN: (IMPFP-3961):	The techSite 'COREHD_TG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/11 09:43:13     15s] Type 'man IMPFP-3961' for more detail.
[04/11 09:43:13     15s] **WARN: (IMPFP-3961):	The techSite 'COREHD_TV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/11 09:43:13     15s] Type 'man IMPFP-3961' for more detail.
[04/11 09:43:13     15s] **WARN: (IMPFP-3961):	The techSite 'COREHV_TG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/11 09:43:13     15s] Type 'man IMPFP-3961' for more detail.
[04/11 09:43:13     15s] **WARN: (IMPFP-3961):	The techSite 'COREHV_TV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/11 09:43:13     15s] Type 'man IMPFP-3961' for more detail.
[04/11 09:43:13     15s] **WARN: (IMPFP-3961):	The techSite 'CORE_TG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/11 09:43:13     15s] Type 'man IMPFP-3961' for more detail.
[04/11 09:43:13     15s] **WARN: (IMPFP-3961):	The techSite 'CORE_TV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/11 09:43:13     15s] Type 'man IMPFP-3961' for more detail.
[04/11 09:43:13     15s] **WARN: (IMPFP-3961):	The techSite 'COREHD_DG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/11 09:43:13     15s] Type 'man IMPFP-3961' for more detail.
[04/11 09:43:13     15s] **WARN: (IMPFP-3961):	The techSite 'COREHD_DV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/11 09:43:13     15s] Type 'man IMPFP-3961' for more detail.
[04/11 09:43:13     15s] **WARN: (EMS-27):	Message (IMPFP-3961) has exceeded the current message display limit of 20.
[04/11 09:43:13     15s] To increase the message display limit, refer to the product command reference manual.
[04/11 09:43:13     15s] Set Default Net Delay as 1000 ps.
[04/11 09:43:13     15s] Set Default Net Load as 0.5 pF. 
[04/11 09:43:13     15s] Set Default Input Pin Transition as 0.1 ps.
[04/11 09:43:13     16s] Extraction setup Started 
[04/11 09:43:13     16s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[04/11 09:43:13     16s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[04/11 09:43:13     16s] Type 'man IMPEXT-6202' for more detail.
[04/11 09:43:13     16s] Reading Capacitance Table File /usr/local-eit/cad2/cmpstm/stm065v536/EncounterTechnoKit_cmos065_7m4x0y2z_AP@5.3.1/TECH/cmos065_7m4x0y2z_AP_Worst.captable ...
[04/11 09:43:13     16s] Cap table was created using Encounter 08.10-s338_1.
[04/11 09:43:13     16s] Process name: cmos065_7m4x0y2z_GL_RCMAX.
[04/11 09:43:13     16s] Allocated an empty WireEdgeEnlargement table in SS [6].
[04/11 09:43:13     16s] Allocated an empty WireEdgeEnlargement table in SS [7].
[04/11 09:43:13     16s] Allocated an empty WireEdgeEnlargement table in SS [8].
[04/11 09:43:13     16s] Reading Capacitance Table File /usr/local-eit/cad2/cmpstm/stm065v536/EncounterTechnoKit_cmos065_7m4x0y2z_AP@5.3.1/TECH/cmos065_7m4x0y2z_AP_Best.captable ...
[04/11 09:43:13     16s] Cap table was created using Encounter 08.10-s338_1.
[04/11 09:43:13     16s] Process name: cmos065_7m4x0y2z_GL_RCMIN.
[04/11 09:43:13     16s] Allocated an empty WireEdgeEnlargement table in FF [6].
[04/11 09:43:13     16s] Allocated an empty WireEdgeEnlargement table in FF [7].
[04/11 09:43:13     16s] Allocated an empty WireEdgeEnlargement table in FF [8].
[04/11 09:43:13     16s] Importing multi-corner RC tables ... 
[04/11 09:43:13     16s] Summary of Active RC-Corners : 
[04/11 09:43:13     16s]  
[04/11 09:43:13     16s]  Analysis View: SS
[04/11 09:43:13     16s]     RC-Corner Name        : SS
[04/11 09:43:13     16s]     RC-Corner Index       : 0
[04/11 09:43:13     16s]     RC-Corner Temperature : 125 Celsius
[04/11 09:43:13     16s]     RC-Corner Cap Table   : '/usr/local-eit/cad2/cmpstm/stm065v536/EncounterTechnoKit_cmos065_7m4x0y2z_AP@5.3.1/TECH/cmos065_7m4x0y2z_AP_Worst.captable'
[04/11 09:43:13     16s]     RC-Corner PreRoute Res Factor         : 1
[04/11 09:43:13     16s]     RC-Corner PreRoute Cap Factor         : 1
[04/11 09:43:13     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/11 09:43:13     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/11 09:43:13     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/11 09:43:13     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/11 09:43:13     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/11 09:43:13     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/11 09:43:13     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/11 09:43:13     16s]     RC-Corner Technology file: '/usr/local-eit/cad2/cmpstm/stm065v536/SignOffTechnoKit_cmos065lp_7m4x0y2z@5.3.4/etc/QrcTechLibs/RCMAX/qrcTechFile'
[04/11 09:43:13     16s]  
[04/11 09:43:13     16s]  Analysis View: FF
[04/11 09:43:13     16s]     RC-Corner Name        : FF
[04/11 09:43:13     16s]     RC-Corner Index       : 1
[04/11 09:43:13     16s]     RC-Corner Temperature : -40 Celsius
[04/11 09:43:13     16s]     RC-Corner Cap Table   : '/usr/local-eit/cad2/cmpstm/stm065v536/EncounterTechnoKit_cmos065_7m4x0y2z_AP@5.3.1/TECH/cmos065_7m4x0y2z_AP_Best.captable'
[04/11 09:43:13     16s]     RC-Corner PreRoute Res Factor         : 1
[04/11 09:43:13     16s]     RC-Corner PreRoute Cap Factor         : 1
[04/11 09:43:13     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/11 09:43:13     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/11 09:43:13     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/11 09:43:13     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/11 09:43:13     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/11 09:43:13     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/11 09:43:13     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/11 09:43:13     16s]     RC-Corner Technology file: '/usr/local-eit/cad2/cmpstm/stm065v536/SignOffTechnoKit_cmos065lp_7m4x0y2z@5.3.4/etc/QrcTechLibs/RCMIN/RCMIN.tech'
[04/11 09:43:13     16s] Technology file '/usr/local-eit/cad2/cmpstm/stm065v536/SignOffTechnoKit_cmos065lp_7m4x0y2z@5.3.4/etc/QrcTechLibs/RCMAX/qrcTechFile' associated with first view 'SS' will be used as the primary corner for the multi-corner extraction.
[04/11 09:43:13     16s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:43:13     16s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:43:13     16s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:43:13     16s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:43:13     16s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:43:13     16s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:43:13     16s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:43:13     16s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:43:13     16s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:43:13     16s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:43:13     16s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:43:13     16s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:43:13     16s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:43:13     16s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:43:13     16s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:43:13     16s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:43:13     16s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:43:13     16s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:43:13     16s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:43:13     16s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:43:13     16s] **WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
[04/11 09:43:13     16s] To increase the message display limit, refer to the product command reference manual.
[04/11 09:43:13     16s] *Info: initialize multi-corner CTS.
[04/11 09:43:13     16s] Reading timing constraints file '../synthesis/outputs/top_top.sdc' ...
[04/11 09:43:13     16s] Current (total cpu=0:00:16.3, real=0:00:34.0, peak res=470.7M, current mem=851.3M)
[04/11 09:43:13     16s] **WARN: (TCLCMD-1142):	Virtual clock 'in_clk' is being created with no source objects. (File ../synthesis/outputs/top_top.sdc, Line 15).
[04/11 09:43:13     16s] 
[04/11 09:43:13     16s] **WARN: (TCLCMD-1142):	Virtual clock 'clk_spi' is being created with no source objects. (File ../synthesis/outputs/top_top.sdc, Line 17).
[04/11 09:43:13     16s] 
[04/11 09:43:13     16s] **WARN: (TCLCMD-1142):	Virtual clock 'clk_jtag' is being created with no source objects. (File ../synthesis/outputs/top_top.sdc, Line 19).
[04/11 09:43:13     16s] 
[04/11 09:43:13     16s] **WARN: (TCLNL-304):	Pin 'in_clk' is a data pin, 'clock' command ignored. (File ../synthesis/outputs/top_top.sdc, Line 189).
[04/11 09:43:13     16s] 
[04/11 09:43:13     16s] **WARN: (TCLNL-304):	Pin 'in_clk' is a data pin, 'clock' command ignored. (File ../synthesis/outputs/top_top.sdc, Line 189).
[04/11 09:43:13     16s] 
[04/11 09:43:13     16s] **WARN: (TCLNL-304):	Pin 'in_clk' is a data pin, 'clock' command ignored. (File ../synthesis/outputs/top_top.sdc, Line 190).
[04/11 09:43:13     16s] 
[04/11 09:43:13     16s] **WARN: (TCLNL-304):	Pin 'in_clk' is a data pin, 'clock' command ignored. (File ../synthesis/outputs/top_top.sdc, Line 190).
[04/11 09:43:13     16s] 
[04/11 09:43:13     16s] INFO (CTE): Reading of timing constraints file ../synthesis/outputs/top_top.sdc completed, with 7 WARNING
[04/11 09:43:13     16s] WARNING (CTE-25): Line: 9, 10 of File ../synthesis/outputs/top_top.sdc : Skipped unsupported command: set_units
[04/11 09:43:13     16s] 
[04/11 09:43:13     16s] 
[04/11 09:43:13     16s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=487.7M, current mem=867.0M)
[04/11 09:43:13     16s] Current (total cpu=0:00:16.3, real=0:00:34.0, peak res=487.7M, current mem=867.0M)
[04/11 09:43:13     16s] Summary for sequential cells idenfication: 
[04/11 09:43:13     16s] Identified SBFF number: 210
[04/11 09:43:13     16s] Identified MBFF number: 0
[04/11 09:43:13     16s] Not identified SBFF number: 0
[04/11 09:43:13     16s] Not identified MBFF number: 0
[04/11 09:43:13     16s] Number of sequential cells which are not FFs: 45
[04/11 09:43:13     16s] 
[04/11 09:43:13     16s] Total number of combinational cells: 711
[04/11 09:43:13     16s] Total number of sequential cells: 255
[04/11 09:43:13     16s] Total number of tristate cells: 10
[04/11 09:43:13     16s] Total number of level shifter cells: 0
[04/11 09:43:13     16s] Total number of power gating cells: 0
[04/11 09:43:13     16s] Total number of isolation cells: 0
[04/11 09:43:13     16s] Total number of power switch cells: 0
[04/11 09:43:13     16s] Total number of pulse generator cells: 0
[04/11 09:43:13     16s] Total number of always on buffers: 0
[04/11 09:43:13     16s] Total number of retention cells: 0
[04/11 09:43:13     16s] List of usable buffers: HS65_LL_CNBFX10 HS65_LL_CNBFX103 HS65_LL_CNBFX124 HS65_LL_CNBFX14 HS65_LL_CNBFX21 HS65_LL_CNBFX17 HS65_LL_CNBFX27 HS65_LL_CNBFX24 HS65_LL_CNBFX34 HS65_LL_CNBFX31 HS65_LL_CNBFX38 HS65_LL_CNBFX41 HS65_LL_CNBFX48 HS65_LL_CNBFX45 HS65_LL_CNBFX55 HS65_LL_CNBFX52 HS65_LL_CNBFX62 HS65_LL_CNBFX58 HS65_LL_CNBFX82 HS65_LL_DLYIC2X4 HS65_LL_DLYIC2X9 HS65_LL_DLYIC2X7 HS65_LL_BFX13 HS65_LL_BFX106 HS65_LL_BFX142 HS65_LL_BFX2 HS65_LL_BFX18 HS65_LL_BFX213 HS65_LL_BFX27 HS65_LL_BFX22 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX4 HS65_LL_BFX35 HS65_LL_BFX44 HS65_LL_BFX40 HS65_LL_BFX53 HS65_LL_BFX49 HS65_LL_BFX62 HS65_LL_BFX9 HS65_LL_BFX7 HS65_LL_BFX71
[04/11 09:43:13     16s] Total number of usable buffers: 42
[04/11 09:43:13     16s] List of unusable buffers:
[04/11 09:43:13     16s] Total number of unusable buffers: 0
[04/11 09:43:13     16s] List of usable inverters: HS65_LL_CNIVX10 HS65_LL_CNIVX103 HS65_LL_CNIVX124 HS65_LL_CNIVX14 HS65_LL_CNIVX21 HS65_LL_CNIVX17 HS65_LL_CNIVX24 HS65_LL_CNIVX3 HS65_LL_CNIVX27 HS65_LL_CNIVX34 HS65_LL_CNIVX31 HS65_LL_CNIVX41 HS65_LL_CNIVX38 HS65_LL_CNIVX48 HS65_LL_CNIVX45 HS65_LL_CNIVX55 HS65_LL_CNIVX52 HS65_LL_CNIVX58 HS65_LL_CNIVX7 HS65_LL_CNIVX62 HS65_LL_CNIVX82 HS65_LL_IVX13 HS65_LL_IVX106 HS65_LL_IVX142 HS65_LL_IVX2 HS65_LL_IVX18 HS65_LL_IVX213 HS65_LL_IVX27 HS65_LL_IVX22 HS65_LL_IVX284 HS65_LL_IVX31 HS65_LL_IVX4 HS65_LL_IVX35 HS65_LL_IVX44 HS65_LL_IVX40 HS65_LL_IVX53 HS65_LL_IVX49 HS65_LL_IVX62 HS65_LL_IVX9 HS65_LL_IVX7 HS65_LL_IVX71
[04/11 09:43:13     16s] Total number of usable inverters: 41
[04/11 09:43:13     16s] List of unusable inverters:
[04/11 09:43:13     16s] Total number of unusable inverters: 0
[04/11 09:43:13     16s] List of identified usable delay cells: HS65_LL_DLYIC4X4 HS65_LL_DLYIC4X9 HS65_LL_DLYIC4X7 HS65_LL_DLYIC6X4 HS65_LL_DLYIC6X7 HS65_LL_DLYIC6X9
[04/11 09:43:13     16s] Total number of identified usable delay cells: 6
[04/11 09:43:13     16s] List of identified unusable delay cells: HS65_LL_CNBFX38_0 HS65_LL_CNBFX38_1 HS65_LL_CNBFX38_10 HS65_LL_CNBFX38_11 HS65_LL_CNBFX38_12 HS65_LL_CNBFX38_13 HS65_LL_CNBFX38_14 HS65_LL_CNBFX38_15 HS65_LL_CNBFX38_16 HS65_LL_CNBFX38_17 HS65_LL_CNBFX38_18 HS65_LL_CNBFX38_19 HS65_LL_CNBFX38_2 HS65_LL_CNBFX38_20 HS65_LL_CNBFX38_21 HS65_LL_CNBFX38_22 HS65_LL_CNBFX38_23 HS65_LL_CNBFX38_3 HS65_LL_CNBFX38_4 HS65_LL_CNBFX38_5 HS65_LL_CNBFX38_6 HS65_LL_CNBFX38_7 HS65_LL_CNBFX38_8 HS65_LL_CNBFX38_9
[04/11 09:43:13     16s] Total number of identified unusable delay cells: 24
[04/11 09:43:14     16s] 
[04/11 09:43:14     16s] *** Summary of all messages that are not suppressed in this session:
[04/11 09:43:14     16s] Severity  ID               Count  Summary                                  
[04/11 09:43:14     16s] WARNING   IMPLF-200           81  Pin '%s' in macro '%s' has no ANTENNAGAT...
[04/11 09:43:14     16s] WARNING   IMPLF-201            9  Pin '%s' in macro '%s' has no ANTENNADIF...
[04/11 09:43:14     16s] WARNING   IMPFP-780            9  IO instance '%s' isn't defined in IO fil...
[04/11 09:43:14     16s] WARNING   IMPFP-3961          26  The techSite '%s' has no related standar...
[04/11 09:43:14     16s] WARNING   IMPTS-282            2  Cell '%s' is not a level shifter cell bu...
[04/11 09:43:14     16s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[04/11 09:43:14     16s] WARNING   IMPEXT-6140       4418  The RC table is not interpolated for wir...
[04/11 09:43:14     16s] WARNING   IMPVL-346            1  Module '%s' is instantiated in the netli...
[04/11 09:43:14     16s] WARNING   IMPVL-159         2534  Pin '%s' of cell '%s' is defined in LEF ...
[04/11 09:43:14     16s] WARNING   IMPDB-2504           1  Cell '%s' is instantiated in the Verilog...
[04/11 09:43:14     16s] *** Message Summary: 7082 warning(s), 0 error(s)
[04/11 09:43:14     16s] 
[04/11 09:43:25     18s] <CMD> setIoFlowFlag 0
[04/11 09:43:25     18s] <CMD> floorPlan -site CORE -s 2000.0 2000.0 20.0 20.0 20.0 20.0
[04/11 09:43:25     18s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0 405.976 1924.588 509.176 2094.788
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1 302.776 1924.588 405.976 2094.788
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2 199.36 1924.727 302.56 2094.927
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3 96.1 1924.727 199.3 2094.927
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0 818.776 1924.588 921.976 2094.788
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1 715.576 1924.588 818.776 2094.788
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2 612.376 1924.588 715.576 2094.788
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3 509.176 1924.588 612.376 2094.788
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0 1231.576 1924.588 1334.776 2094.788
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1 1128.376 1924.588 1231.576 2094.788
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2 1025.176 1924.588 1128.376 2094.788
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3 921.976 1924.588 1025.176 2094.788
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0 1644.376 1924.588 1747.576 2094.788
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1 1541.176 1924.588 1644.376 2094.788
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2 1437.976 1924.588 1541.176 2094.788
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3 1334.776 1924.588 1437.976 2094.788
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0 406.245 96.762 509.445 266.962
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1 303.045 96.762 406.245 266.962
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2 199.845 96.762 303.045 266.962
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3 96.645 96.762 199.845 266.962
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0 819.045 96.762 922.245 266.962
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1 715.845 96.762 819.045 266.962
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2 612.645 96.762 715.845 266.962
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3 509.445 96.762 612.645 266.962
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0 1231.845 96.762 1335.045 266.962
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1 1128.645 96.762 1231.845 266.962
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2 1025.445 96.762 1128.645 266.962
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3 922.245 96.762 1025.445 266.962
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0 1644.645 96.762 1747.845 266.962
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1 1541.445 96.762 1644.645 266.962
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2 1438.245 96.762 1541.445 266.962
[04/11 09:43:25     18s] <CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3 1335.045 96.762 1438.245 266.962
[04/11 09:43:25     18s] <CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0 1644.645 96.76 R180
[04/11 09:43:25     18s] <CMD> deselectAll
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1
[04/11 09:43:25     18s] <CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1 1541.445 96.76 R180
[04/11 09:43:25     18s] <CMD> deselectAll
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2
[04/11 09:43:25     18s] <CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2 1438.245 96.76 R180
[04/11 09:43:25     18s] <CMD> deselectAll
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3
[04/11 09:43:25     18s] <CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3 1335.045 96.76 R180
[04/11 09:43:25     18s] <CMD> deselectAll
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0
[04/11 09:43:25     18s] <CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0 1231.845 96.76 R180
[04/11 09:43:25     18s] <CMD> deselectAll
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1
[04/11 09:43:25     18s] <CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1 1128.645 96.76 R180
[04/11 09:43:25     18s] <CMD> deselectAll
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2
[04/11 09:43:25     18s] <CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2 1025.445 96.76 R180
[04/11 09:43:25     18s] <CMD> deselectAll
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3
[04/11 09:43:25     18s] <CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3 922.245 96.76 R180
[04/11 09:43:25     18s] <CMD> deselectAll
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0
[04/11 09:43:25     18s] <CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0 819.045 96.76 R180
[04/11 09:43:25     18s] <CMD> deselectAll
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1
[04/11 09:43:25     18s] <CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1 715.845 96.76 R180
[04/11 09:43:25     18s] <CMD> deselectAll
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2
[04/11 09:43:25     18s] <CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2 612.645 96.76 R180
[04/11 09:43:25     18s] <CMD> deselectAll
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3
[04/11 09:43:25     18s] <CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3 509.445 96.76 R180
[04/11 09:43:25     18s] <CMD> deselectAll
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0
[04/11 09:43:25     18s] <CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0 406.245 96.76 R180
[04/11 09:43:25     18s] <CMD> deselectAll
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1
[04/11 09:43:25     18s] <CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1 303.045 96.76 R180
[04/11 09:43:25     18s] <CMD> deselectAll
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2
[04/11 09:43:25     18s] <CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2 199.845 96.76 R180
[04/11 09:43:25     18s] <CMD> deselectAll
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3
[04/11 09:43:25     18s] <CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3 96.645 96.76 R180
[04/11 09:43:25     18s] <CMD> addHaloToBlock {10 10 10 10} -allBlock
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1
[04/11 09:43:25     18s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0
[04/11 09:43:25     18s] <CMD> cutRow -selected
[04/11 09:43:33     20s] <CMD> fit
[04/11 09:43:34     21s] <CMD> deselectAll
[04/11 09:43:34     21s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0
[04/11 09:43:35     21s] <CMD> deselectAll
[04/11 09:43:35     21s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1
[04/11 09:43:36     21s] <CMD> deselectAll
[04/11 09:43:36     21s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2
[04/11 09:43:36     21s] <CMD> deselectAll
[04/11 09:43:36     21s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3
[04/11 09:43:46     23s] <CMD> clearGlobalNets
[04/11 09:43:46     23s] <CMD> globalNetConnect VDD -type tiehi -inst *
[04/11 09:43:46     23s] <CMD> globalNetConnect VDD -type pgpin -pin vdd -inst *
[04/11 09:43:46     23s] <CMD> globalNetConnect VDD -type pgpin -pin VDDC -inst *
[04/11 09:43:46     23s] <CMD> globalNetConnect GND -type pgpin -pin gnd -inst *
[04/11 09:43:46     23s] <CMD> globalNetConnect GND -type pgpin -pin GNDC -inst *
[04/11 09:43:46     23s] <CMD> globalNetConnect GND -type tielo -inst *
[04/11 09:43:46     23s] <CMD> addRing -type core_rings -nets {VDD GND} -layer {bottom M3 top M3 left M4 right M4} -width 2 -spacing 2 -offset 2 -stacked_via_bottom_layer M1 -stacked_via_top_layer AP -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -follow core -jog_distance 0.4 -threshold 0.4
[04/11 09:43:46     23s] #- Begin addRing (date=04/11 09:43:46, mem=1190.1M)
[04/11 09:43:46     23s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[04/11 09:43:46     23s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[04/11 09:43:46     23s] 
[04/11 09:43:46     23s] The power planner has cut rows, and such rows will be considered to be placement objects.
[04/11 09:43:46     23s] Ring generation is complete; vias are now being generated.
[04/11 09:43:46     23s] addRing created 8 wires.
[04/11 09:43:46     23s] ViaGen created 8 vias and deleted 0 via to avoid violation.
[04/11 09:43:46     23s] +--------+----------------+----------------+
[04/11 09:43:46     23s] |  Layer |     Created    |     Deleted    |
[04/11 09:43:46     23s] +--------+----------------+----------------+
[04/11 09:43:46     23s] |   M3   |        4       |       NA       |
[04/11 09:43:46     23s] |  VIA3  |        8       |        0       |
[04/11 09:43:46     23s] |   M4   |        4       |       NA       |
[04/11 09:43:46     23s] +--------+----------------+----------------+
[04/11 09:43:46     23s] #- End addRing (date=04/11 09:43:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1190.1M, current mem=1190.1M)
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0
[04/11 09:43:46     23s] <CMD> addRing -type block_rings -nets {VDD GND} -layer {bottom M3 top M3 left M4 right M4} -width 2 -spacing 2 -offset 2 -stacked_via_bottom_layer M1 -stacked_via_top_layer AP -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -around selected -follow core -jog_distance 0.4 -threshold 0.4 -skip_side {left top}
[04/11 09:43:46     23s] #- Begin addRing (date=04/11 09:43:46, mem=1190.1M)
[04/11 09:43:46     23s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[04/11 09:43:46     23s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[04/11 09:43:46     23s] 
[04/11 09:43:46     23s] The power planner has cut rows, and such rows will be considered to be placement objects.
[04/11 09:43:46     23s] Ring generation is complete; vias are now being generated.
[04/11 09:43:46     23s] addRing created 16 wires.
[04/11 09:43:46     23s] ViaGen created 16 vias and deleted 0 via to avoid violation.
[04/11 09:43:46     23s] +--------+----------------+----------------+
[04/11 09:43:46     23s] |  Layer |     Created    |     Deleted    |
[04/11 09:43:46     23s] +--------+----------------+----------------+
[04/11 09:43:46     23s] |   M3   |        4       |       NA       |
[04/11 09:43:46     23s] |  VIA3  |       16       |        0       |
[04/11 09:43:46     23s] |   M4   |       12       |       NA       |
[04/11 09:43:46     23s] +--------+----------------+----------------+
[04/11 09:43:46     23s] #- End addRing (date=04/11 09:43:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1190.1M, current mem=1190.1M)
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1
[04/11 09:43:46     23s] <CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0
[04/11 09:43:46     23s] <CMD> addRing -type block_rings -nets {VDD GND} -layer {bottom M3 top M3 left M4 right M4} -width 2 -spacing 2 -offset 2 -stacked_via_bottom_layer M1 -stacked_via_top_layer AP -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -around selected -follow core -jog_distance 0.4 -threshold 0.4 -skip_side {left bottom}
[04/11 09:43:46     23s] #- Begin addRing (date=04/11 09:43:46, mem=1190.1M)
[04/11 09:43:46     23s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[04/11 09:43:46     23s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[04/11 09:43:46     23s] 
[04/11 09:43:46     23s] The power planner has cut rows, and such rows will be considered to be placement objects.
[04/11 09:43:46     23s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (202.30, 2096.38) (202.30, 2098.93) because same wire already exists.
[04/11 09:43:46     23s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (305.56, 2096.24) (305.56, 2098.93) because same wire already exists.
[04/11 09:43:46     23s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (206.30, 2096.38) (206.30, 2102.93) because same wire already exists.
[04/11 09:43:46     23s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (309.56, 2096.24) (309.56, 2102.93) because same wire already exists.
[04/11 09:43:46     23s] Ring generation is complete; vias are now being generated.
[04/11 09:43:46     23s] addRing created 8 wires.
[04/11 09:43:46     23s] ViaGen created 4 vias and deleted 0 via to avoid violation.
[04/11 09:43:46     23s] +--------+----------------+----------------+
[04/11 09:43:46     23s] |  Layer |     Created    |     Deleted    |
[04/11 09:43:46     23s] +--------+----------------+----------------+
[04/11 09:43:46     23s] |   M3   |        2       |       NA       |
[04/11 09:43:46     23s] |  VIA3  |        4       |        0       |
[04/11 09:43:46     23s] |   M4   |        6       |       NA       |
[04/11 09:43:46     23s] +--------+----------------+----------------+
[04/11 09:43:46     23s] #- End addRing (date=04/11 09:43:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1190.1M, current mem=1190.1M)
[04/11 09:43:46     23s] <CMD> addStripe -layer M4 -width 2 -spacing 2 -nets {VDD GND} -direction vertical -stacked_via_bottom_layer M1 -stacked_via_top_layer AP -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -set_to_set_distance 100 -merge_stripes_value 2.5 -area {}
[04/11 09:43:46     23s] #- Begin addStripe (date=04/11 09:43:46, mem=1190.1M)
[04/11 09:43:46     23s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[04/11 09:43:46     23s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[04/11 09:43:46     23s] 
[04/11 09:43:46     23s] Starting stripe generation ...
[04/11 09:43:46     23s] Non-Default setAddStripeOption Settings :
[04/11 09:43:46     23s]   NONE
[04/11 09:43:46     23s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 96.500 91.500 96.500 2096.925 with width 2.000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[04/11 09:43:46     23s] Stripe generation is complete; vias are now being generated.
[04/11 09:43:46     23s] addStripe created 55 wires.
[04/11 09:43:46     23s] ViaGen created 95 vias and deleted 0 via to avoid violation.
[04/11 09:43:46     23s] +--------+----------------+----------------+
[04/11 09:43:46     23s] |  Layer |     Created    |     Deleted    |
[04/11 09:43:46     23s] +--------+----------------+----------------+
[04/11 09:43:46     23s] |  VIA3  |       95       |        0       |
[04/11 09:43:46     23s] |   M4   |       55       |       NA       |
[04/11 09:43:46     23s] +--------+----------------+----------------+
[04/11 09:43:46     23s] #- End addStripe (date=04/11 09:43:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=1190.1M, current mem=1190.1M)
[04/11 09:43:46     23s] <CMD> addStripe -layer M3 -width 2 -spacing 2 -nets {VDD GND} -direction horizontal -stacked_via_bottom_layer M1 -stacked_via_top_layer AP -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -set_to_set_distance 100 -merge_stripes_value 2.5 -area {}
[04/11 09:43:46     23s] #- Begin addStripe (date=04/11 09:43:46, mem=1190.1M)
[04/11 09:43:46     23s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[04/11 09:43:46     23s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[04/11 09:43:46     23s] 
[04/11 09:43:46     23s] Starting stripe generation ...
[04/11 09:43:46     23s] Non-Default setAddStripeOption Settings :
[04/11 09:43:46     23s]   NONE
[04/11 09:43:46     23s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 91.500 96.500 2097.500 96.500 with width 2.000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[04/11 09:43:46     23s] Stripe generation is complete; vias are now being generated.
[04/11 09:43:46     23s] addStripe created 41 wires.
[04/11 09:43:46     23s] ViaGen created 758 vias and deleted 0 via to avoid violation.
[04/11 09:43:46     23s] +--------+----------------+----------------+
[04/11 09:43:46     23s] |  Layer |     Created    |     Deleted    |
[04/11 09:43:46     23s] +--------+----------------+----------------+
[04/11 09:43:46     23s] |   M3   |       41       |       NA       |
[04/11 09:43:46     23s] |  VIA3  |       758      |        0       |
[04/11 09:43:46     23s] +--------+----------------+----------------+
[04/11 09:43:46     23s] #- End addStripe (date=04/11 09:43:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1190.1M, current mem=1190.1M)
[04/11 09:43:46     23s] <CMD> addWellTap -cell HS65_LS_FILLERSNPWPFP4 -cellInterval 25 -prefix WELLTAP
[04/11 09:43:46     23s] #spOpts: VtWidth 
[04/11 09:43:46     24s] **WARN: (IMPSP-362):	Site 'CORE' has one std.Cell height, so ignoring its X-symmetry.
[04/11 09:43:46     24s] Type 'man IMPSP-362' for more detail.
[04/11 09:43:46     24s] Core basic site is CORE
[04/11 09:43:46     24s] Estimated cell power/ground rail width = 0.325 um
[04/11 09:43:46     24s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/11 09:43:47     24s] For 53049 new insts, *** Applied 4 GNC rules (cpu = 0:00:00.0)
[04/11 09:43:47     24s] Inserted 53049 well-taps <HS65_LS_FILLERSNPWPFP4> cells (prefix WELLTAP).
[04/11 09:43:47     24s] <CMD> setPlaceMode -prerouteAsObs {1 2 3 4 5 6 7 8}
[04/11 09:43:47     24s] <CMD> setPlaceMode -fp false
[04/11 09:43:47     24s] <CMD> placeDesign
[04/11 09:43:47     24s] *scInfo: scPctBadScanCell = 42.49%
[04/11 09:43:47     24s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[04/11 09:43:47     24s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[04/11 09:43:47     24s] *** Starting placeDesign default flow ***
[04/11 09:43:47     24s] *** Start deleteBufferTree ***
[04/11 09:43:48     25s] Info: Detect buffers to remove automatically.
[04/11 09:43:48     25s] Analyzing netlist ...
[04/11 09:43:48     26s] Updating netlist
[04/11 09:43:49     26s] 
[04/11 09:43:49     26s] *summary: 1619 instances (buffers/inverters) removed
[04/11 09:43:49     26s] *** Finish deleteBufferTree (0:00:02.2) ***
[04/11 09:43:49     26s] **INFO: Enable pre-place timing setting for timing analysis
[04/11 09:43:49     26s] Set Using Default Delay Limit as 101.
[04/11 09:43:49     26s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/11 09:43:49     26s] Set Default Net Delay as 0 ps.
[04/11 09:43:49     26s] Set Default Net Load as 0 pF. 
[04/11 09:43:49     26s] **INFO: Analyzing IO path groups for slack adjustment
[04/11 09:43:50     27s] Effort level <high> specified for reg2reg_tmp.13049 path_group
[04/11 09:43:50     27s] #################################################################################
[04/11 09:43:50     27s] # Design Stage: PreRoute
[04/11 09:43:50     27s] # Design Name: top_top
[04/11 09:43:50     27s] # Design Mode: 90nm
[04/11 09:43:50     27s] # Analysis Mode: MMMC Non-OCV 
[04/11 09:43:50     27s] # Parasitics Mode: No SPEF/RCDB
[04/11 09:43:50     27s] # Signoff Settings: SI Off 
[04/11 09:43:50     27s] #################################################################################
[04/11 09:43:50     27s] Calculate delays in BcWc mode...
[04/11 09:43:50     27s] Topological Sorting (CPU = 0:00:00.1, MEM = 1610.0M, InitMEM = 1605.0M)
[04/11 09:43:55     33s] Total number of fetched objects 33914
[04/11 09:43:56     33s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[04/11 09:43:56     33s] End delay calculation. (MEM=1670.52 CPU=0:00:05.1 REAL=0:00:06.0)
[04/11 09:43:56     33s] *** CDM Built up (cpu=0:00:05.5  real=0:00:06.0  mem= 1670.5M) ***
[04/11 09:43:56     34s] **INFO: Disable pre-place timing setting for timing analysis
[04/11 09:43:57     34s] Set Using Default Delay Limit as 1000.
[04/11 09:43:57     34s] Set Default Net Delay as 1000 ps.
[04/11 09:43:57     34s] Set Default Net Load as 0.5 pF. 
[04/11 09:43:57     34s] **INFO: Pre-place timing setting for timing analysis already disabled
[04/11 09:43:57     34s] Deleted 0 physical inst  (cell - / prefix -).
[04/11 09:43:57     34s] Did not delete 53049 physical insts as they were marked preplaced.
[04/11 09:43:57     34s] Some Marcos are marked as preplaced.
[04/11 09:43:57     34s] Extracting standard cell pins and blockage ...... 
[04/11 09:43:57     34s] Pin and blockage extraction finished
[04/11 09:43:57     34s] Extracting macro/IO cell pins and blockage ...... 
[04/11 09:43:57     34s] Pin and blockage extraction finished
[04/11 09:43:57     34s] *** Starting "NanoPlace(TM) placement v#4 (mem=1655.8M)" ...
[04/11 09:43:57     34s] Summary for sequential cells idenfication: 
[04/11 09:43:57     34s] Identified SBFF number: 210
[04/11 09:43:57     34s] Identified MBFF number: 0
[04/11 09:43:57     34s] Not identified SBFF number: 0
[04/11 09:43:57     34s] Not identified MBFF number: 0
[04/11 09:43:57     34s] Number of sequential cells which are not FFs: 45
[04/11 09:43:57     34s] 
[04/11 09:43:59     36s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:01.7 mem=1655.8M) ***
[04/11 09:44:00     37s] *** Build Virtual Sizing Timing Model
[04/11 09:44:00     37s] (cpu=0:00:02.7 mem=1655.8M) ***
[04/11 09:44:00     37s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/11 09:44:00     37s] Scan chains were not defined.
[04/11 09:44:00     37s] #std cell=85226 (53049 fixed + 32177 movable) #block=32 (0 floating + 32 preplaced)
[04/11 09:44:00     37s] #ioInst=43 #net=33811 #term=152284 #term/net=4.50, #fixedIo=43, #floatIo=0, #fixedPin=28, #floatPin=0
[04/11 09:44:00     37s] stdCell: 85226 single + 0 double + 0 multi
[04/11 09:44:00     37s] Total standard cell length = 114.6948 (mm), area = 0.2982 (mm^2)
[04/11 09:44:00     37s] Core basic site is CORE
[04/11 09:44:00     37s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/11 09:44:00     37s] Apply auto density screen in pre-place stage.
[04/11 09:44:00     38s] Auto density screen increases utilization from 0.067 to 0.072
[04/11 09:44:00     38s] Auto density screen runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 1655.8M
[04/11 09:44:00     38s] Average module density = 0.072.
[04/11 09:44:00     38s] Density for the design = 0.072.
[04/11 09:44:00     38s]        = stdcell_area 361278 sites (187865 um^2) / alloc_area 5025650 sites (2613338 um^2).
[04/11 09:44:00     38s] Pin Density = 0.01980.
[04/11 09:44:00     38s]             = total # of pins 152284 / total area 7690000.
[04/11 09:44:01     38s] Initial padding reaches pin density 0.481 for top
[04/11 09:44:01     38s] Initial padding increases density from 0.072 to 0.095 for top
[04/11 09:44:01     38s] === lastAutoLevel = 11 
[04/11 09:44:06     43s] Clock gating cells determined by native netlist tracing.
[04/11 09:44:06     43s] Effort level <high> specified for reg2reg path_group
[04/11 09:44:09     45s] Iteration  1: Total net bbox = 7.293e+05 (3.57e+05 3.72e+05)
[04/11 09:44:09     45s]               Est.  stn bbox = 8.364e+05 (4.17e+05 4.19e+05)
[04/11 09:44:09     45s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1760.8M
[04/11 09:44:09     45s] Iteration  2: Total net bbox = 7.293e+05 (3.57e+05 3.72e+05)
[04/11 09:44:09     45s]               Est.  stn bbox = 8.364e+05 (4.17e+05 4.19e+05)
[04/11 09:44:09     45s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1760.8M
[04/11 09:44:09     46s] exp_mt_sequential is set from setPlaceMode option to 1
[04/11 09:44:09     46s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/11 09:44:09     46s] place_exp_mt_interval set to default 32
[04/11 09:44:09     46s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/11 09:44:11     47s] Iteration  3: Total net bbox = 7.156e+05 (3.21e+05 3.95e+05)
[04/11 09:44:11     47s]               Est.  stn bbox = 8.931e+05 (3.97e+05 4.96e+05)
[04/11 09:44:11     47s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1787.2M
[04/11 09:44:11     47s] Total number of setup views is 1.
[04/11 09:44:11     47s] Total number of active setup views is 1.
[04/11 09:44:13     49s] Iteration  4: Total net bbox = 6.753e+05 (3.00e+05 3.75e+05)
[04/11 09:44:13     49s]               Est.  stn bbox = 8.393e+05 (3.69e+05 4.71e+05)
[04/11 09:44:13     49s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1787.2M
[04/11 09:44:15     51s] Iteration  5: Total net bbox = 6.466e+05 (3.02e+05 3.45e+05)
[04/11 09:44:15     51s]               Est.  stn bbox = 8.010e+05 (3.67e+05 4.34e+05)
[04/11 09:44:15     51s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1787.2M
[04/11 09:44:21     57s] Iteration  6: Total net bbox = 9.356e+05 (4.95e+05 4.41e+05)
[04/11 09:44:21     57s]               Est.  stn bbox = 1.154e+06 (6.01e+05 5.53e+05)
[04/11 09:44:21     57s]               cpu = 0:00:05.5 real = 0:00:06.0 mem = 1835.2M
[04/11 09:44:21     57s] Iteration  7: Total net bbox = 9.633e+05 (5.18e+05 4.45e+05)
[04/11 09:44:21     57s]               Est.  stn bbox = 1.186e+06 (6.27e+05 5.59e+05)
[04/11 09:44:21     57s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1819.2M
[04/11 09:44:27     63s] nrCritNet: 0.00% ( 0 / 33811 ) cutoffSlk: 214748364.7ps stdDelay: 16.9ps
[04/11 09:44:32     69s] nrCritNet: 0.00% ( 0 / 33811 ) cutoffSlk: 214748364.7ps stdDelay: 16.9ps
[04/11 09:44:32     69s] Iteration  8: Total net bbox = 9.633e+05 (5.18e+05 4.45e+05)
[04/11 09:44:32     69s]               Est.  stn bbox = 1.186e+06 (6.27e+05 5.59e+05)
[04/11 09:44:32     69s]               cpu = 0:00:11.7 real = 0:00:11.0 mem = 1755.2M
[04/11 09:44:38     75s] Iteration  9: Total net bbox = 1.089e+06 (5.82e+05 5.07e+05)
[04/11 09:44:38     75s]               Est.  stn bbox = 1.363e+06 (7.04e+05 6.59e+05)
[04/11 09:44:38     75s]               cpu = 0:00:06.0 real = 0:00:06.0 mem = 1819.2M
[04/11 09:44:44     81s] nrCritNet: 0.00% ( 0 / 33811 ) cutoffSlk: 214748364.7ps stdDelay: 16.9ps
[04/11 09:44:50     86s] nrCritNet: 0.00% ( 0 / 33811 ) cutoffSlk: 214748364.7ps stdDelay: 16.9ps
[04/11 09:44:50     87s] Iteration 10: Total net bbox = 1.089e+06 (5.82e+05 5.07e+05)
[04/11 09:44:50     87s]               Est.  stn bbox = 1.363e+06 (7.04e+05 6.59e+05)
[04/11 09:44:50     87s]               cpu = 0:00:11.8 real = 0:00:12.0 mem = 1819.2M
[04/11 09:44:58     95s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/11 09:44:58     95s] enableMT= 3
[04/11 09:44:58     95s] useHNameCompare= 3 (lazy mode)
[04/11 09:44:58     95s] doMTMainInit= 1
[04/11 09:44:58     95s] doMTFlushLazyWireDelete= 1
[04/11 09:44:58     95s] useFastLRoute= 0
[04/11 09:44:58     95s] useFastCRoute= 1
[04/11 09:44:58     95s] doMTNetInitAdjWires= 1
[04/11 09:44:58     95s] wireMPoolNoThreadCheck= 1
[04/11 09:44:58     95s] allMPoolNoThreadCheck= 1
[04/11 09:44:58     95s] doNotUseMPoolInCRoute= 1
[04/11 09:44:58     95s] doMTSprFixZeroViaCodes= 1
[04/11 09:44:58     95s] doMTDtrRoute1CleanupA= 1
[04/11 09:44:58     95s] doMTDtrRoute1CleanupB= 1
[04/11 09:44:58     95s] doMTWireLenCalc= 0
[04/11 09:44:58     95s] doSkipQALenRecalc= 1
[04/11 09:44:58     95s] doMTMainCleanup= 1
[04/11 09:44:58     95s] doMTMoveCellTermsToMSLayer= 1
[04/11 09:44:58     95s] doMTConvertWiresToNewViaCode= 1
[04/11 09:44:58     95s] doMTRemoveAntenna= 1
[04/11 09:44:58     95s] doMTCheckConnectivity= 1
[04/11 09:44:58     95s] enableRuntimeLog= 0
[04/11 09:44:58     95s] Congestion driven padding in post-place stage.
[04/11 09:44:59     95s] Congestion driven padding increases utilization from 0.099 to 0.099
[04/11 09:44:59     95s] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:01.0 mem = 1819.2M
[04/11 09:45:00     96s] Iteration 11: Total net bbox = 1.234e+06 (6.66e+05 5.68e+05)
[04/11 09:45:00     96s]               Est.  stn bbox = 1.561e+06 (8.19e+05 7.41e+05)
[04/11 09:45:00     96s]               cpu = 0:00:09.6 real = 0:00:10.0 mem = 1819.2M
[04/11 09:45:06    102s] nrCritNet: 0.00% ( 0 / 33811 ) cutoffSlk: 214748364.7ps stdDelay: 16.9ps
[04/11 09:45:12    108s] nrCritNet: 0.00% ( 0 / 33811 ) cutoffSlk: 214748364.7ps stdDelay: 16.9ps
[04/11 09:45:12    108s] Iteration 12: Total net bbox = 1.234e+06 (6.66e+05 5.68e+05)
[04/11 09:45:12    108s]               Est.  stn bbox = 1.561e+06 (8.19e+05 7.41e+05)
[04/11 09:45:12    108s]               cpu = 0:00:11.9 real = 0:00:12.0 mem = 1819.2M
[04/11 09:45:19    116s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/11 09:45:19    116s] Congestion driven padding in post-place stage.
[04/11 09:45:20    116s] Congestion driven padding increases utilization from 0.099 to 0.099
[04/11 09:45:20    116s] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:01.0 mem = 1819.2M
[04/11 09:45:21    117s] Iteration 13: Total net bbox = 1.282e+06 (6.91e+05 5.91e+05)
[04/11 09:45:21    117s]               Est.  stn bbox = 1.632e+06 (8.54e+05 7.78e+05)
[04/11 09:45:21    117s]               cpu = 0:00:09.0 real = 0:00:09.0 mem = 1821.7M
[04/11 09:45:21    117s] Iteration 14: Total net bbox = 1.282e+06 (6.91e+05 5.91e+05)
[04/11 09:45:21    117s]               Est.  stn bbox = 1.632e+06 (8.54e+05 7.78e+05)
[04/11 09:45:21    117s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1821.7M
[04/11 09:45:26    122s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/11 09:45:26    123s] Congestion driven padding in post-place stage.
[04/11 09:45:26    123s] Congestion driven padding increases utilization from 0.099 to 0.099
[04/11 09:45:26    123s] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 1831.2M
[04/11 09:45:28    124s] Iteration 15: Total net bbox = 1.321e+06 (7.15e+05 6.06e+05)
[04/11 09:45:28    124s]               Est.  stn bbox = 1.681e+06 (8.84e+05 7.97e+05)
[04/11 09:45:28    124s]               cpu = 0:00:06.9 real = 0:00:07.0 mem = 1836.6M
[04/11 09:45:33    130s] nrCritNet: 0.00% ( 0 / 33811 ) cutoffSlk: 214748364.7ps stdDelay: 16.9ps
[04/11 09:45:39    136s] nrCritNet: 0.00% ( 0 / 33811 ) cutoffSlk: 214748364.7ps stdDelay: 16.9ps
[04/11 09:45:39    136s] Iteration 16: Total net bbox = 1.321e+06 (7.15e+05 6.06e+05)
[04/11 09:45:39    136s]               Est.  stn bbox = 1.681e+06 (8.84e+05 7.97e+05)
[04/11 09:45:39    136s]               cpu = 0:00:11.8 real = 0:00:11.0 mem = 1836.6M
[04/11 09:45:43    139s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/11 09:45:43    140s] Congestion driven padding in post-place stage.
[04/11 09:45:44    140s] Congestion driven padding increases utilization from 0.099 to 0.099
[04/11 09:45:44    140s] Congestion driven padding runtime: cpu = 0:00:00.6 real = 0:00:01.0 mem = 1908.6M
[04/11 09:45:45    141s] Iteration 17: Total net bbox = 1.324e+06 (7.16e+05 6.08e+05)
[04/11 09:45:45    141s]               Est.  stn bbox = 1.680e+06 (8.83e+05 7.97e+05)
[04/11 09:45:45    141s]               cpu = 0:00:05.5 real = 0:00:06.0 mem = 1908.6M
[04/11 09:45:45    141s] Iteration 18: Total net bbox = 1.324e+06 (7.16e+05 6.08e+05)
[04/11 09:45:45    141s]               Est.  stn bbox = 1.680e+06 (8.83e+05 7.97e+05)
[04/11 09:45:45    141s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1908.6M
[04/11 09:45:52    148s] Iteration 19: Total net bbox = 1.339e+06 (7.22e+05 6.17e+05)
[04/11 09:45:52    148s]               Est.  stn bbox = 1.693e+06 (8.88e+05 8.05e+05)
[04/11 09:45:52    148s]               cpu = 0:00:06.9 real = 0:00:07.0 mem = 1946.1M
[04/11 09:45:52    148s] Iteration 20: Total net bbox = 1.339e+06 (7.22e+05 6.17e+05)
[04/11 09:45:52    148s]               Est.  stn bbox = 1.693e+06 (8.88e+05 8.05e+05)
[04/11 09:45:52    148s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1946.1M
[04/11 09:45:52    148s] *** cost = 1.339e+06 (7.22e+05 6.17e+05) (cpu for global=0:01:45) real=0:01:46***
[04/11 09:45:52    148s] Info: 0 clock gating cells identified, 0 (on average) moved
[04/11 09:45:53    149s] Core Placement runtime cpu: 0:00:52.9 real: 0:00:54.0
[04/11 09:45:53    149s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/11 09:45:53    149s] Type 'man IMPSP-9025' for more detail.
[04/11 09:45:53    149s] #spOpts: mergeVia=F 
[04/11 09:45:53    149s] Core basic site is CORE
[04/11 09:45:53    149s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/11 09:45:53    149s] # Found 16 fixed insts to be non-legal.
[04/11 09:45:53    149s] *** Starting refinePlace (0:02:30 mem=1751.1M) ***
[04/11 09:45:53    149s] Total net bbox length = 1.339e+06 (7.221e+05 6.172e+05) (ext = 2.629e+04)
[04/11 09:45:53    149s] Starting refinePlace ...
[04/11 09:45:53    149s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 09:45:53    149s] default core: bins with density >  0.75 =    0 % ( 0 / 5929 )
[04/11 09:45:53    149s] Density distribution unevenness ratio = 86.984%
[04/11 09:45:53    150s]   Spread Effort: high, pre-route mode, useDDP on.
[04/11 09:45:53    150s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1751.1MB) @(0:02:30 - 0:02:30).
[04/11 09:45:53    150s] Move report: preRPlace moves 32177 insts, mean move: 0.76 um, max move: 5.74 um
[04/11 09:45:53    150s] 	Max move on inst (top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][2]): (943.30, 1107.44) --> (940.70, 1104.30)
[04/11 09:45:53    150s] 	Length: 24 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_SDFPRQX9
[04/11 09:45:53    150s] 	Violation at original loc: Placement Blockage Violation
[04/11 09:45:53    150s] wireLenOptFixPriorityInst 0 inst fixed
[04/11 09:45:53    150s] Placement tweakage begins.
[04/11 09:45:54    150s] wire length = 1.630e+06
[04/11 09:45:57    154s] wire length = 1.605e+06
[04/11 09:45:57    154s] Placement tweakage ends.
[04/11 09:45:57    154s] Move report: tweak moves 7619 insts, mean move: 4.53 um, max move: 49.40 um
[04/11 09:45:57    154s] 	Max move on inst (top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_g68629): (885.30, 347.70) --> (877.50, 389.30)
[04/11 09:45:57    154s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.7, real=0:00:04.0, mem=1751.1MB) @(0:02:30 - 0:02:34).
[04/11 09:45:57    154s] Move report: legalization moves 1 insts, mean move: 1.40 um, max move: 1.40 um
[04/11 09:45:57    154s] 	Max move on inst (top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_g68071): (898.90, 371.10) --> (897.50, 371.10)
[04/11 09:45:57    154s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1751.1MB) @(0:02:34 - 0:02:34).
[04/11 09:45:57    154s] Move report: Detail placement moves 32177 insts, mean move: 1.71 um, max move: 49.55 um
[04/11 09:45:57    154s] 	Max move on inst (top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_g68629): (885.36, 347.60) --> (877.50, 389.30)
[04/11 09:45:57    154s] 	Runtime: CPU: 0:00:04.4 REAL: 0:00:04.0 MEM: 1751.1MB
[04/11 09:45:57    154s] Statistics of distance of Instance movement in refine placement:
[04/11 09:45:57    154s]   maximum (X+Y) =        49.55 um
[04/11 09:45:57    154s]   inst (top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_g68629) with max move: (885.357, 347.603) -> (877.5, 389.3)
[04/11 09:45:57    154s]   mean    (X+Y) =         1.71 um
[04/11 09:45:57    154s] Total instances flipped for WireLenOpt: 3352
[04/11 09:45:57    154s] Summary Report:
[04/11 09:45:57    154s] Instances move: 32177 (out of 32177 movable)
[04/11 09:45:57    154s] Instances flipped: 0
[04/11 09:45:57    154s] Mean displacement: 1.71 um
[04/11 09:45:57    154s] Max displacement: 49.55 um (Instance: top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_g68629) (885.357, 347.603) -> (877.5, 389.3)
[04/11 09:45:57    154s] 	Length: 4 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_NAND2X4
[04/11 09:45:57    154s] Total instances moved : 32177
[04/11 09:45:57    154s] Total net bbox length = 1.321e+06 (7.032e+05 6.182e+05) (ext = 2.626e+04)
[04/11 09:45:57    154s] Runtime: CPU: 0:00:04.5 REAL: 0:00:04.0 MEM: 1751.1MB
[04/11 09:45:57    154s] [CPU] RefinePlace/total (cpu=0:00:04.5, real=0:00:04.0, mem=1751.1MB) @(0:02:30 - 0:02:34).
[04/11 09:45:57    154s] *** Finished refinePlace (0:02:34 mem=1751.1M) ***
[04/11 09:45:57    154s] *** End of Placement (cpu=0:02:00, real=0:02:00, mem=1751.1M) ***
[04/11 09:45:57    154s] #spOpts: mergeVia=F 
[04/11 09:45:57    154s] Core basic site is CORE
[04/11 09:45:57    154s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/11 09:45:58    154s] default core: bins with density >  0.75 = 15.1 % ( 898 / 5929 )
[04/11 09:45:58    154s] Density distribution unevenness ratio = 63.196%
[04/11 09:45:58    154s] *** Free Virtual Timing Model ...(mem=1751.1M)
[04/11 09:45:58    154s] Starting congestion repair ...
[04/11 09:45:58    154s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[04/11 09:45:58    154s] (I)       Reading DB...
[04/11 09:45:58    154s] (I)       congestionReportName   : 
[04/11 09:45:58    154s] (I)       layerRangeFor2DCongestion : 
[04/11 09:45:58    154s] (I)       buildTerm2TermWires    : 1
[04/11 09:45:58    154s] (I)       doTrackAssignment      : 1
[04/11 09:45:58    154s] (I)       dumpBookshelfFiles     : 0
[04/11 09:45:58    154s] (I)       numThreads             : 0
[04/11 09:45:58    154s] [NR-eGR] honorMsvRouteConstraint: false
[04/11 09:45:58    154s] (I)       honorPin               : false
[04/11 09:45:58    154s] (I)       honorPinGuide          : true
[04/11 09:45:58    154s] (I)       honorPartition         : false
[04/11 09:45:58    154s] (I)       allowPartitionCrossover: false
[04/11 09:45:58    154s] (I)       honorSingleEntry       : true
[04/11 09:45:58    154s] (I)       honorSingleEntryStrong : true
[04/11 09:45:58    154s] (I)       handleViaSpacingRule   : false
[04/11 09:45:58    154s] (I)       handleEolSpacingRule   : false
[04/11 09:45:58    154s] (I)       PDConstraint           : none
[04/11 09:45:58    154s] (I)       expBetterNDRHandling   : false
[04/11 09:45:58    154s] [NR-eGR] honorClockSpecNDR      : 0
[04/11 09:45:58    154s] (I)       routingEffortLevel     : 3
[04/11 09:45:58    154s] (I)       effortLevel            : standard
[04/11 09:45:58    154s] [NR-eGR] minRouteLayer          : 2
[04/11 09:45:58    154s] [NR-eGR] maxRouteLayer          : 127
[04/11 09:45:58    154s] (I)       relaxedTopLayerCeiling : 127
[04/11 09:45:58    154s] (I)       relaxedBottomLayerFloor: 2
[04/11 09:45:58    154s] (I)       numRowsPerGCell        : 1
[04/11 09:45:58    154s] (I)       speedUpLargeDesign     : 0
[04/11 09:45:58    154s] (I)       speedUpBlkViolationClean: 1
[04/11 09:45:58    154s] (I)       multiThreadingTA       : 1
[04/11 09:45:58    154s] (I)       blockedPinEscape       : 1
[04/11 09:45:58    154s] (I)       blkAwareLayerSwitching : 1
[04/11 09:45:58    154s] (I)       betterClockWireModeling: 1
[04/11 09:45:58    154s] (I)       optimizationMode       : false
[04/11 09:45:58    154s] (I)       routeSecondPG          : false
[04/11 09:45:58    154s] (I)       scenicRatioForLayerRelax: 0.00
[04/11 09:45:58    154s] (I)       detourLimitForLayerRelax: 0.00
[04/11 09:45:58    154s] (I)       punchThroughDistance   : 500.00
[04/11 09:45:58    154s] (I)       scenicBound            : 1.15
[04/11 09:45:58    154s] (I)       maxScenicToAvoidBlk    : 100.00
[04/11 09:45:58    154s] (I)       source-to-sink ratio   : 0.00
[04/11 09:45:58    154s] (I)       targetCongestionRatioH : 1.00
[04/11 09:45:58    154s] (I)       targetCongestionRatioV : 1.00
[04/11 09:45:58    154s] (I)       layerCongestionRatio   : 0.70
[04/11 09:45:58    154s] (I)       m1CongestionRatio      : 0.10
[04/11 09:45:58    154s] (I)       m2m3CongestionRatio    : 0.70
[04/11 09:45:58    154s] (I)       localRouteEffort       : 1.00
[04/11 09:45:58    154s] (I)       numSitesBlockedByOneVia: 8.00
[04/11 09:45:58    154s] (I)       supplyScaleFactorH     : 1.00
[04/11 09:45:58    154s] (I)       supplyScaleFactorV     : 1.00
[04/11 09:45:58    154s] (I)       highlight3DOverflowFactor: 0.00
[04/11 09:45:58    154s] (I)       doubleCutViaModelingRatio: 0.00
[04/11 09:45:58    154s] (I)       blockTrack             : 
[04/11 09:45:58    154s] (I)       routeVias              : 
[04/11 09:45:58    154s] (I)       readTROption           : true
[04/11 09:45:58    154s] (I)       extraSpacingFactor     : 1.00
[04/11 09:45:58    154s] [NR-eGR] numTracksPerClockWire  : 0
[04/11 09:45:58    154s] (I)       routeSelectedNetsOnly  : false
[04/11 09:45:58    154s] (I)       clkNetUseMaxDemand     : false
[04/11 09:45:58    154s] (I)       extraDemandForClocks   : 0
[04/11 09:45:58    154s] (I)       before initializing RouteDB syMemory usage = 1751.1 MB
[04/11 09:45:58    154s] (I)       starting read tracks
[04/11 09:45:58    154s] (I)       build grid graph
[04/11 09:45:58    154s] (I)       build grid graph start
[04/11 09:45:58    154s] [NR-eGR] Layer1 has no routable track
[04/11 09:45:58    154s] [NR-eGR] Layer2 has single uniform track structure
[04/11 09:45:58    154s] [NR-eGR] Layer3 has single uniform track structure
[04/11 09:45:58    154s] [NR-eGR] Layer4 has single uniform track structure
[04/11 09:45:58    154s] [NR-eGR] Layer5 has single uniform track structure
[04/11 09:45:58    154s] [NR-eGR] Layer6 has single uniform track structure
[04/11 09:45:58    154s] [NR-eGR] Layer7 has single uniform track structure
[04/11 09:45:58    154s] [NR-eGR] Layer8 has single uniform track structure
[04/11 09:45:58    154s] (I)       build grid graph end
[04/11 09:45:58    154s] (I)       numViaLayers=7
[04/11 09:45:58    154s] (I)       Reading via CDS_via1_HV for layer: 0 
[04/11 09:45:58    154s] (I)       Reading via CDS_via2 for layer: 1 
[04/11 09:45:58    154s] (I)       Reading via CDS_via3 for layer: 2 
[04/11 09:45:58    154s] (I)       Reading via CDS_via4 for layer: 3 
[04/11 09:45:58    154s] (I)       Reading via CDS_via5 for layer: 4 
[04/11 09:45:58    154s] (I)       Reading via CDS_via6 for layer: 5 
[04/11 09:45:58    154s] (I)       Reading via CDS_CB for layer: 6 
[04/11 09:45:58    154s] (I)       end build via table
[04/11 09:45:58    154s] [NR-eGR] numRoutingBlks=0 numInstBlks=6235 numPGBlocks=1890 numBumpBlks=0 numBoundaryFakeBlks=0
[04/11 09:45:58    154s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/11 09:45:58    154s] (I)       readDataFromPlaceDB
[04/11 09:45:58    154s] (I)       Read net information..
[04/11 09:45:58    154s] [NR-eGR] Read numTotalNets=33811  numIgnoredNets=15
[04/11 09:45:58    154s] (I)       Read testcase time = 0.000 seconds
[04/11 09:45:58    154s] 
[04/11 09:45:58    154s] (I)       build grid graph start
[04/11 09:45:58    154s] (I)       build grid graph end
[04/11 09:45:58    154s] (I)       Model blockage into capacity
[04/11 09:45:58    154s] (I)       Read numBlocks=8847  numPreroutedWires=0  numCapScreens=0
[04/11 09:45:58    155s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/11 09:45:58    155s] (I)       blocked area on Layer2 : 1013517826500  (21.11%)
[04/11 09:45:58    155s] (I)       blocked area on Layer3 : 1010717405900  (21.05%)
[04/11 09:45:58    155s] (I)       blocked area on Layer4 : 1637010439900  (34.10%)
[04/11 09:45:58    155s] (I)       blocked area on Layer5 : 161636910000  (3.37%)
[04/11 09:45:58    155s] (I)       blocked area on Layer6 : 165449080000  (3.45%)
[04/11 09:45:58    155s] (I)       blocked area on Layer7 : 359774048650  (7.49%)
[04/11 09:45:58    155s] (I)       blocked area on Layer8 : 305248220000  (6.36%)
[04/11 09:45:58    155s] (I)       Modeling time = 0.260 seconds
[04/11 09:45:58    155s] 
[04/11 09:45:58    155s] (I)       totalPins=152228  totalGlobalPin=148318 (97.43%)
[04/11 09:45:58    155s] (I)       Number of ignored nets = 15
[04/11 09:45:58    155s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/11 09:45:58    155s] (I)       Number of clock nets = 0.  Ignored: No
[04/11 09:45:58    155s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/11 09:45:58    155s] (I)       Number of special nets = 0.  Ignored: Yes
[04/11 09:45:58    155s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/11 09:45:58    155s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/11 09:45:58    155s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/11 09:45:58    155s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/11 09:45:58    155s] (I)       Number of two pin nets which has pins at the same location = 15.  Ignored: Yes
[04/11 09:45:58    155s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1751.1 MB
[04/11 09:45:58    155s] (I)       Layer1  viaCost=300.00
[04/11 09:45:58    155s] (I)       Layer2  viaCost=100.00
[04/11 09:45:58    155s] (I)       Layer3  viaCost=100.00
[04/11 09:45:58    155s] (I)       Layer4  viaCost=100.00
[04/11 09:45:58    155s] (I)       Layer5  viaCost=200.00
[04/11 09:45:58    155s] (I)       Layer6  viaCost=100.00
[04/11 09:45:58    155s] (I)       Layer7  viaCost=500.00
[04/11 09:45:58    155s] (I)       ---------------------Grid Graph Info--------------------
[04/11 09:45:58    155s] (I)       routing area        :  (0, 0) - (2191000, 2191000)
[04/11 09:45:58    155s] (I)       core area           :  (95500, 95500) - (2095500, 2095500)
[04/11 09:45:58    155s] (I)       Site Width          :   200  (dbu)
[04/11 09:45:58    155s] (I)       Row Height          :  2600  (dbu)
[04/11 09:45:58    155s] (I)       GCell Width         :  2600  (dbu)
[04/11 09:45:58    155s] (I)       GCell Height        :  2600  (dbu)
[04/11 09:45:58    155s] (I)       grid                :   842   842     8
[04/11 09:45:58    155s] (I)       vertical capacity   :     0  2600     0  2600     0  2600     0  2600
[04/11 09:45:58    155s] (I)       horizontal capacity :     0     0  2600     0  2600     0  2600     0
[04/11 09:45:58    155s] (I)       Default wire width  :   100   100   100   100   100   400   400  3000
[04/11 09:45:58    155s] (I)       Default wire space  :    90   100   100   100   100   400   400  2000
[04/11 09:45:58    155s] (I)       Default pitch size  :   190   200   200   200   200   800   800  5000
[04/11 09:45:58    155s] (I)       First Track Coord   :     0   100   100   100   100  1100  1100  5500
[04/11 09:45:58    155s] (I)       Num tracks per GCell:  0.00 13.00 13.00 13.00 13.00  3.25  3.25  0.52
[04/11 09:45:58    155s] (I)       Total num of tracks :     0 10955 10955 10955 10955  2738  2738   437
[04/11 09:45:58    155s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/11 09:45:58    155s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/11 09:45:58    155s] (I)       --------------------------------------------------------
[04/11 09:45:58    155s] 
[04/11 09:45:58    155s] [NR-eGR] ============ Routing rule table ============
[04/11 09:45:58    155s] [NR-eGR] Rule id 0. Nets 33783 
[04/11 09:45:58    155s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/11 09:45:58    155s] [NR-eGR] Pitch:  L1=190  L2=200  L3=200  L4=200  L5=200  L6=800  L7=800  L8=5000
[04/11 09:45:58    155s] [NR-eGR] ========================================
[04/11 09:45:58    155s] [NR-eGR] 
[04/11 09:45:58    155s] (I)       After initializing earlyGlobalRoute syMemory usage = 1779.5 MB
[04/11 09:45:58    155s] (I)       Loading and dumping file time : 0.47 seconds
[04/11 09:45:58    155s] (I)       ============= Initialization =============
[04/11 09:45:58    155s] (I)       total 2D Cap : 36215911 = (18475920 H, 17739991 V)
[04/11 09:45:58    155s] [NR-eGR] Layer group 1: route 33783 net(s) in layer range [2, 8]
[04/11 09:45:58    155s] (I)       ============  Phase 1a Route ============
[04/11 09:45:58    155s] (I)       Phase 1a runs 0.08 seconds
[04/11 09:45:58    155s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[04/11 09:45:58    155s] (I)       Usage: 598275 = (317977 H, 280298 V) = (1.72% H, 1.58% V) = (8.267e+05um H, 7.288e+05um V)
[04/11 09:45:58    155s] (I)       
[04/11 09:45:58    155s] (I)       ============  Phase 1b Route ============
[04/11 09:45:58    155s] (I)       Phase 1b runs 0.03 seconds
[04/11 09:45:58    155s] (I)       Usage: 598398 = (317977 H, 280421 V) = (1.72% H, 1.58% V) = (8.267e+05um H, 7.291e+05um V)
[04/11 09:45:58    155s] (I)       
[04/11 09:45:58    155s] (I)       earlyGlobalRoute overflow of layer group 1: 0.69% H + 0.00% V. EstWL: 1.555835e+06um
[04/11 09:45:58    155s] (I)       ============  Phase 1c Route ============
[04/11 09:45:58    155s] (I)       Level2 Grid: 169 x 169
[04/11 09:45:59    155s] (I)       Phase 1c runs 0.05 seconds
[04/11 09:45:59    155s] (I)       Usage: 600157 = (319416 H, 280741 V) = (1.73% H, 1.58% V) = (8.305e+05um H, 7.299e+05um V)
[04/11 09:45:59    155s] (I)       
[04/11 09:45:59    155s] (I)       ============  Phase 1d Route ============
[04/11 09:45:59    155s] (I)       Phase 1d runs 0.05 seconds
[04/11 09:45:59    155s] (I)       Usage: 600157 = (319416 H, 280741 V) = (1.73% H, 1.58% V) = (8.305e+05um H, 7.299e+05um V)
[04/11 09:45:59    155s] (I)       
[04/11 09:45:59    155s] (I)       ============  Phase 1e Route ============
[04/11 09:45:59    155s] (I)       Phase 1e runs 0.01 seconds
[04/11 09:45:59    155s] (I)       Usage: 600157 = (319416 H, 280741 V) = (1.73% H, 1.58% V) = (8.305e+05um H, 7.299e+05um V)
[04/11 09:45:59    155s] (I)       
[04/11 09:45:59    155s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.00% V. EstWL: 1.560408e+06um
[04/11 09:45:59    155s] [NR-eGR] 
[04/11 09:45:59    155s] (I)       ============  Phase 1l Route ============
[04/11 09:45:59    155s] (I)       Phase 1l runs 0.12 seconds
[04/11 09:45:59    155s] (I)       Total Global Routing Runtime: 0.51 seconds
[04/11 09:45:59    155s] (I)       total 2D Cap : 36220757 = (18477547 H, 17743210 V)
[04/11 09:45:59    155s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.00% V
[04/11 09:45:59    155s] [NR-eGR] Overflow after earlyGlobalRoute 0.06% H + 0.00% V
[04/11 09:45:59    155s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/11 09:45:59    155s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[04/11 09:45:59    155s] 
[04/11 09:45:59    155s] ** np local hotspot detection info verbose **
[04/11 09:45:59    155s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[04/11 09:45:59    155s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[04/11 09:45:59    155s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[04/11 09:45:59    155s] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[04/11 09:45:59    155s] 
[04/11 09:45:59    155s] describeCongestion: hCong = 0.00 vCong = 0.00
[04/11 09:45:59    155s] Skipped repairing congestion.
[04/11 09:45:59    155s] (I)       ============= track Assignment ============
[04/11 09:45:59    155s] (I)       extract Global 3D Wires
[04/11 09:45:59    155s] (I)       Extract Global WL : time=0.01
[04/11 09:45:59    155s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/11 09:45:59    155s] (I)       Initialization real time=0.00 seconds
[04/11 09:45:59    156s] (I)       Kernel real time=0.43 seconds
[04/11 09:45:59    156s] (I)       End Greedy Track Assignment
[04/11 09:45:59    156s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 151241
[04/11 09:45:59    156s] [NR-eGR] Layer2(M2)(V) length: 5.680048e+05um, number of vias: 241593
[04/11 09:45:59    156s] [NR-eGR] Layer3(M3)(H) length: 6.192277e+05um, number of vias: 10314
[04/11 09:45:59    156s] [NR-eGR] Layer4(M4)(V) length: 1.718742e+05um, number of vias: 4001
[04/11 09:45:59    156s] [NR-eGR] Layer5(M5)(H) length: 1.880657e+05um, number of vias: 902
[04/11 09:45:59    156s] [NR-eGR] Layer6(M6)(V) length: 3.248073e+04um, number of vias: 203
[04/11 09:45:59    156s] [NR-eGR] Layer7(M7)(H) length: 3.389835e+04um, number of vias: 2
[04/11 09:45:59    156s] [NR-eGR] Layer8(AP)(V) length: 8.000000e-01um, number of vias: 0
[04/11 09:45:59    156s] [NR-eGR] Total length: 1.613552e+06um, number of vias: 408256
[04/11 09:45:59    156s] End of congRepair (cpu=0:00:01.7, real=0:00:01.0)
[04/11 09:45:59    156s] *** Finishing placeDesign default flow ***
[04/11 09:45:59    156s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[04/11 09:45:59    156s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[04/11 09:46:00    156s] **placeDesign ... cpu = 0: 2:12, real = 0: 2:13, mem = 1553.3M **
[04/11 09:46:00    156s] Command spTest is not supported.
[04/11 09:46:00    156s] 
[04/11 09:46:00    156s] *** Summary of all messages that are not suppressed in this session:
[04/11 09:46:00    156s] Severity  ID               Count  Summary                                  
[04/11 09:46:00    156s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[04/11 09:46:00    156s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/11 09:46:00    156s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[04/11 09:46:00    156s] *** Message Summary: 2 warning(s), 2 error(s)
[04/11 09:46:00    156s] 
[04/11 09:46:09    158s] <CMD> deselectAll
[04/11 09:46:21    161s] <CMD> set_interactive_constraint_modes {Clock_constraint}
[04/11 09:46:21    161s] <CMD> create_ccopt_clock_tree_spec -file ./ccopt.spec
[04/11 09:46:21    161s] Creating clock tree spec for modes (timing configs): Clock_constraint
[04/11 09:46:21    161s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[04/11 09:46:21    161s] Reset timing graph...
[04/11 09:46:21    161s] Reset timing graph done.
[04/11 09:46:22    162s] Analyzing clock structure...
[04/11 09:46:22    162s] Analyzing clock structure done.
[04/11 09:46:23    163s] Reset timing graph...
[04/11 09:46:23    163s] Reset timing graph done.
[04/11 09:46:23    163s] Wrote: ./ccopt.spec
[04/11 09:46:23    163s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[04/11 09:46:23    163s] <CMD> check_ccopt_clock_tree_convergence
[04/11 09:46:23    163s] Checking clock tree convergence...
[04/11 09:46:23    163s] Checking clock tree convergence done.
[04/11 09:46:23    163s] <CMD> get_ccopt_property auto_design_state_for_ilms
[04/11 09:46:23    163s] <CMD> set_ccopt_property inverter_cells {
  HS65_LL_CNIVX10 HS65_LL_CNIVX103 HS65_LL_CNIVX124
  HS65_LL_CNIVX14 HS65_LL_CNIVX17 HS65_LL_CNIVX21 HS65_LL_CNIVX24
  HS65_LL_CNIVX27 HS65_LL_CNIVX3 HS65_LL_CNIVX31 HS65_LL_CNIVX34
  HS65_LL_CNIVX38 HS65_LL_CNIVX41 HS65_LL_CNIVX45 HS65_LL_CNIVX48
  HS65_LL_CNIVX52 HS65_LL_CNIVX55 HS65_LL_CNIVX58 HS65_LL_CNIVX62
  HS65_LL_CNIVX7 HS65_LL_CNIVX82
}
[04/11 09:46:23    163s] <CMD> set_ccopt_property buffer_cells {
  HS65_LL_CNBFX10 HS65_LL_CNBFX103 HS65_LL_CNBFX124 HS65_LL_CNBFX14
  HS65_LL_CNBFX17 HS65_LL_CNBFX21 HS65_LL_CNBFX24 HS65_LL_CNBFX27
  HS65_LL_CNBFX31 HS65_LL_CNBFX34 HS65_LL_CNBFX38
  HS65_LL_CNBFX38_0 HS65_LL_CNBFX38_1 HS65_LL_CNBFX38_2 HS65_LL_CNBFX38_3
  HS65_LL_CNBFX38_4 HS65_LL_CNBFX38_5 HS65_LL_CNBFX38_6 HS65_LL_CNBFX38_7
  HS65_LL_CNBFX38_8 HS65_LL_CNBFX38_9 HS65_LL_CNBFX38_10 HS65_LL_CNBFX38_11
  HS65_LL_CNBFX38_12 HS65_LL_CNBFX38_13 HS65_LL_CNBFX38_14 HS65_LL_CNBFX38_15
  HS65_LL_CNBFX38_16 HS65_LL_CNBFX38_17 HS65_LL_CNBFX38_18 HS65_LL_CNBFX38_19
  HS65_LL_CNBFX38_20 HS65_LL_CNBFX38_21 HS65_LL_CNBFX38_22 HS65_LL_CNBFX38_23
  HS65_LL_CNBFX41 HS65_LL_CNBFX45 HS65_LL_CNBFX48 HS65_LL_CNBFX52
  HS65_LL_CNBFX55 HS65_LL_CNBFX58 HS65_LL_CNBFX62 HS65_LL_CNBFX82
}
[04/11 09:46:23    163s] <CMD> setOptMode -holdFixingCells { HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9  }
[04/11 09:46:23    163s] **INFO: Hold fixing will be done using " HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9  " only.
[04/11 09:46:23    163s] <CMD> getOptMode -holdFixingCells
[04/11 09:46:23    163s] -holdFixingCells { HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9  }
[04/11 09:46:23    163s]                                            # string, default="", user setting
[04/11 09:46:23    163s] <CMD> create_clock -name in_clk -period 40.0 [get_ports in_clk]
[04/11 09:46:23    163s] <CMD> create_ccopt_clock_tree -name in_clk -source in_clk -no_skew_group
[04/11 09:46:23    163s] Extracting original clock gating for in_clk...
[04/11 09:46:23    163s]   clock_tree in_clk contains 7096 sinks and 30 clock gates.
[04/11 09:46:23    163s]     Found 1 implicit ignore or stop or exclude pin - run report_ccopt_clock_trees -list_special_pins for more details.
[04/11 09:46:23    163s]   Extraction for in_clk complete.
[04/11 09:46:23    163s] Extracting original clock gating for in_clk done.
[04/11 09:46:23    163s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner SS -late -clock_tree in_clk 0.200
[04/11 09:46:23    163s] <CMD> set_ccopt_property source_latency -delay_corner SS -late -rise -clock_tree in_clk 0.500
[04/11 09:46:23    163s] <CMD> set_ccopt_property source_latency -delay_corner SS -late -fall -clock_tree in_clk 0.500
[04/11 09:46:23    163s] <CMD> set_ccopt_property source_latency -delay_corner FF -late -rise -clock_tree in_clk 0.500
[04/11 09:46:23    163s] <CMD> set_ccopt_property source_latency -delay_corner FF -late -fall -clock_tree in_clk 0.500
[04/11 09:46:23    163s] <CMD> set_ccopt_property clock_period -pin in_clk 40
[04/11 09:46:23    163s] <CMD> create_ccopt_skew_group -name in_clk/Clock_constraint -sources in_clk -auto_sinks
[04/11 09:46:23    163s] <CMD> set_ccopt_property include_source_latency -skew_group in_clk/Clock_constraint true
[04/11 09:46:23    163s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group in_clk/Clock_constraint in_clk
[04/11 09:46:23    163s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group in_clk/Clock_constraint Clock_constraint
[04/11 09:46:23    163s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group in_clk/Clock_constraint {SS FF}
[04/11 09:46:23    163s] <CMD> create_clock -name in_spi_clk_i -period 100.0 [get_ports in_spi_clk_i]
[04/11 09:46:23    163s] <CMD> create_ccopt_clock_tree -name in_spi_clk_i -source in_spi_clk_i -no_skew_group
[04/11 09:46:23    163s] Extracting original clock gating for in_spi_clk_i...
[04/11 09:46:23    163s]   clock_tree in_spi_clk_i contains 497 sinks and 0 clock gates.
[04/11 09:46:23    163s]   Extraction for in_spi_clk_i complete.
[04/11 09:46:23    163s] Extracting original clock gating for in_spi_clk_i done.
[04/11 09:46:23    163s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner SS -late -clock_tree in_spi_clk_i 0.200
[04/11 09:46:23    163s] <CMD> set_ccopt_property source_latency -delay_corner SS -late -rise -clock_tree in_spi_clk_i 0.500
[04/11 09:46:23    163s] <CMD> set_ccopt_property source_latency -delay_corner SS -late -fall -clock_tree in_spi_clk_i 0.500
[04/11 09:46:23    163s] <CMD> set_ccopt_property source_latency -delay_corner FF -late -rise -clock_tree in_spi_clk_i 0.500
[04/11 09:46:23    163s] <CMD> set_ccopt_property source_latency -delay_corner FF -late -fall -clock_tree in_spi_clk_i 0.500
[04/11 09:46:23    163s] <CMD> set_ccopt_property clock_period -pin in_spi_clk_i 100
[04/11 09:46:23    163s] <CMD> create_ccopt_skew_group -name in_spi_clk_i/Clock_constraint -sources in_spi_clk_i -auto_sinks
[04/11 09:46:23    163s] <CMD> set_ccopt_property include_source_latency -skew_group in_spi_clk_i/Clock_constraint true
[04/11 09:46:23    163s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group in_spi_clk_i/Clock_constraint in_spi_clk_i
[04/11 09:46:23    163s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group in_spi_clk_i/Clock_constraint Clock_constraint
[04/11 09:46:23    163s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group in_spi_clk_i/Clock_constraint {SS FF}
[04/11 09:46:23    163s] <CMD> create_clock -name in_tck_i -period 100.0 [get_ports in_tck_i]
[04/11 09:46:23    163s] <CMD> create_ccopt_clock_tree -name in_tck_i -source in_tck_i -no_skew_group
[04/11 09:46:23    163s] Extracting original clock gating for in_tck_i...
[04/11 09:46:23    163s]   clock_tree in_tck_i contains 411 sinks and 0 clock gates.
[04/11 09:46:23    163s]   Extraction for in_tck_i complete.
[04/11 09:46:23    163s] Extracting original clock gating for in_tck_i done.
[04/11 09:46:23    163s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner SS -late -clock_tree in_tck_i 0.200
[04/11 09:46:23    163s] <CMD> set_ccopt_property source_latency -delay_corner SS -late -rise -clock_tree in_tck_i 0.500
[04/11 09:46:23    163s] <CMD> set_ccopt_property source_latency -delay_corner SS -late -fall -clock_tree in_tck_i 0.500
[04/11 09:46:23    163s] <CMD> set_ccopt_property source_latency -delay_corner FF -late -rise -clock_tree in_tck_i 0.500
[04/11 09:46:23    163s] <CMD> set_ccopt_property source_latency -delay_corner FF -late -fall -clock_tree in_tck_i 0.500
[04/11 09:46:23    163s] <CMD> set_ccopt_property clock_period -pin in_tck_i 100
[04/11 09:46:23    163s] <CMD> create_ccopt_skew_group -name in_tck_i/Clock_constraint -sources in_tck_i -auto_sinks
[04/11 09:46:23    163s] <CMD> set_ccopt_property include_source_latency -skew_group in_tck_i/Clock_constraint true
[04/11 09:46:23    163s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group in_tck_i/Clock_constraint in_tck_i
[04/11 09:46:23    163s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group in_tck_i/Clock_constraint Clock_constraint
[04/11 09:46:23    163s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group in_tck_i/Clock_constraint {SS FF}
[04/11 09:46:23    163s] <CMD> check_ccopt_clock_tree_convergence
[04/11 09:46:23    163s] Checking clock tree convergence...
[04/11 09:46:23    163s] Checking clock tree convergence done.
[04/11 09:46:23    163s] <CMD> set_ccopt_property max_fanout 20
[04/11 09:46:23    163s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[04/11 09:46:23    163s] <CMD> ccopt_design
[04/11 09:46:23    163s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[04/11 09:46:23    163s] Preferred extra space for top nets is 0
[04/11 09:46:23    163s] Preferred extra space for trunk nets is 1
[04/11 09:46:23    163s] Preferred extra space for leaf nets is 1
[04/11 09:46:23    163s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[04/11 09:46:23    163s] Set place::cacheFPlanSiteMark to 1
[04/11 09:46:23    163s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[04/11 09:46:23    163s] Using CCOpt effort standard.
[04/11 09:46:23    163s] Core basic site is CORE
[04/11 09:46:23    163s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/11 09:46:23    163s] Begin checking placement ... (start mem=1589.9M, init mem=1589.9M)
[04/11 09:46:23    163s] *info: Placed = 85258          (Fixed = 53081)
[04/11 09:46:23    163s] *info: Unplaced = 0           
[04/11 09:46:23    163s] Placement Density:6.48%(187865/2897165)
[04/11 09:46:23    163s] Placement Density (including fixed std cells):9.92%(298206/3007507)
[04/11 09:46:23    163s] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1589.9M)
[04/11 09:46:23    163s] Validating CTS configuration...
[04/11 09:46:23    163s]   Non-default CCOpt properties:
[04/11 09:46:23    163s]   buffer_cells is set for at least one key
[04/11 09:46:23    163s]   inverter_cells is set for at least one key
[04/11 09:46:23    163s]   max_fanout: 20 (default: 100)
[04/11 09:46:23    163s]   preferred_extra_space is set for at least one key
[04/11 09:46:23    163s]   route_type is set for at least one key
[04/11 09:46:23    163s]   source_latency is set for at least one key
[04/11 09:46:23    163s]   target_max_trans_sdc is set for at least one key
[04/11 09:46:23    163s] setPlaceMode -place_design_floorplan_mode false -place_detail_preroute_as_obs {1 2 3 4 5 6 7 8}
[04/11 09:46:24    163s] Core basic site is CORE
[04/11 09:46:24    163s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/11 09:46:24    163s]   Route type trimming info:
[04/11 09:46:24    163s]     No route type modifications were made.
[04/11 09:46:24    163s] **WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
[04/11 09:46:24    163s] **WARN: (IMPCCOPT-2311):	There is a mis-match between drive-strength and cell-area based ordering for cell type 'buffer'. This can result in unexpected clock area gains in some designs. Check the cell selection and consider setting property 'buffer_cells'. See 'report_ccopt_clock_tree_cells -prebalance' for more info.
[04/11 09:46:24    163s] **WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'inverter' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'inverter_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
[04/11 09:46:24    163s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree in_tck_i. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[04/11 09:46:24    164s] Updating RC grid for preRoute extraction ...
[04/11 09:46:24    164s] Initializing multi-corner capacitance tables ... 
[04/11 09:46:24    164s] Initializing multi-corner resistance tables ...
[04/11 09:46:24    164s] Creating RPSQ from WeeR and WRes ...
[04/11 09:46:24    164s] Creating RPSQ from WeeR and WRes ...
[04/11 09:46:24    164s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:24    164s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:24    164s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:24    164s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:24    164s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:24    164s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:24    164s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:24    164s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:24    164s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:24    164s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:24    164s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:24    164s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:24    164s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:24    164s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:24    164s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:24    164s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:24    164s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:24    164s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:24    164s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:24    164s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:24    164s] **WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
[04/11 09:46:24    164s] To increase the message display limit, refer to the product command reference manual.
[04/11 09:46:24    164s]   Rebuilding timing graph...
[04/11 09:46:25    165s]   Rebuilding timing graph done.
[04/11 09:46:27    166s]   Info: CCOpt is analyzing the delay of a net driven by HS65_LL_CNBFX124/Z using a timing arc from cell HS65_LL_CNBFX124
[04/11 09:46:27    166s]   Info: CCOpt is analyzing the delay of a net driven by HS65_LL_CNIVX124/Z using a timing arc from cell HS65_LL_CNIVX124
[04/11 09:46:27    166s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of in_tck_i, which drives the root of clock_tree in_tck_i. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[04/11 09:46:27    166s] **WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
[04/11 09:46:27    166s] **WARN: (IMPCCOPT-2311):	There is a mis-match between drive-strength and cell-area based ordering for cell type 'buffer'. This can result in unexpected clock area gains in some designs. Check the cell selection and consider setting property 'buffer_cells'. See 'report_ccopt_clock_tree_cells -prebalance' for more info.
[04/11 09:46:27    166s] **WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'inverter' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'inverter_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
[04/11 09:46:27    166s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree in_spi_clk_i. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[04/11 09:46:27    166s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of in_spi_clk_i, which drives the root of clock_tree in_spi_clk_i. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[04/11 09:46:27    166s] **WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
[04/11 09:46:27    166s] **WARN: (IMPCCOPT-2311):	There is a mis-match between drive-strength and cell-area based ordering for cell type 'buffer'. This can result in unexpected clock area gains in some designs. Check the cell selection and consider setting property 'buffer_cells'. See 'report_ccopt_clock_tree_cells -prebalance' for more info.
[04/11 09:46:27    166s] **WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'inverter' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'inverter_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
[04/11 09:46:27    166s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree in_clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of in_clk, which drives the root of clock_tree in_clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[04/11 09:46:27    167s]   Clock tree balancer configuration for clock_trees in_tck_i in_spi_clk_i in_clk:
[04/11 09:46:27    167s]   Non-default CCOpt properties for clock tree in_tck_i:
[04/11 09:46:27    167s]     route_type (leaf): default_route_type_leaf (default: default)
[04/11 09:46:27    167s]     route_type (trunk): default_route_type_nonleaf (default: default)
[04/11 09:46:27    167s]     route_type (top): default_route_type_nonleaf (default: default)
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-2311):	There is a mis-match between drive-strength and cell-area based ordering for cell type 'buffer'. This can result in unexpected clock area gains in some designs. Check the cell selection and consider setting property 'buffer_cells'. See 'report_ccopt_clock_tree_cells -prebalance' for more info.
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'inverter' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'inverter_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree in_tck_i. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[04/11 09:46:27    167s]   For power_domain auto-default and effective power_domain auto-default:
[04/11 09:46:27    167s]     Buffers:     HS65_LL_CNBFX124 HS65_LL_CNBFX103 HS65_LL_CNBFX82 HS65_LL_CNBFX62 HS65_LL_CNBFX58 HS65_LL_CNBFX55 HS65_LL_CNBFX52 HS65_LL_CNBFX48 HS65_LL_CNBFX45 HS65_LL_CNBFX41 HS65_LL_CNBFX38_0 HS65_LL_CNBFX38 HS65_LL_CNBFX38_8 HS65_LL_CNBFX38_4 HS65_LL_CNBFX38_3 HS65_LL_CNBFX38_2 HS65_LL_CNBFX38_16 HS65_LL_CNBFX38_6 HS65_LL_CNBFX38_20 HS65_LL_CNBFX38_19 HS65_LL_CNBFX38_17 HS65_LL_CNBFX38_11 HS65_LL_CNBFX38_10 HS65_LL_CNBFX38_9 HS65_LL_CNBFX38_7 HS65_LL_CNBFX38_5 HS65_LL_CNBFX38_23 HS65_LL_CNBFX38_22 HS65_LL_CNBFX38_21 HS65_LL_CNBFX38_18 HS65_LL_CNBFX38_15 HS65_LL_CNBFX38_14 HS65_LL_CNBFX38_13 HS65_LL_CNBFX38_12 HS65_LL_CNBFX38_1 HS65_LL_CNBFX34 HS65_LL_CNBFX31 HS65_LL_CNBFX27 HS65_LL_CNBFX24 HS65_LL_CNBFX21 HS65_LL_CNBFX17 HS65_LL_CNBFX14 HS65_LL_CNBFX10 
[04/11 09:46:27    167s]     Inverters:   HS65_LL_CNIVX124 HS65_LL_CNIVX103 HS65_LL_CNIVX82 HS65_LL_CNIVX62 HS65_LL_CNIVX58 HS65_LL_CNIVX55 HS65_LL_CNIVX52 HS65_LL_CNIVX48 HS65_LL_CNIVX45 HS65_LL_CNIVX41 HS65_LL_CNIVX38 HS65_LL_CNIVX34 HS65_LL_CNIVX31 HS65_LL_CNIVX27 HS65_LL_CNIVX24 HS65_LL_CNIVX21 HS65_LL_CNIVX17 HS65_LL_CNIVX14 HS65_LL_CNIVX10 HS65_LL_CNIVX7 HS65_LL_CNIVX3 
[04/11 09:46:27    167s]     Clock gates: 
[04/11 09:46:27    167s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 3486241.787um^2
[04/11 09:46:27    167s]   Top Routing info:
[04/11 09:46:27    167s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[04/11 09:46:27    167s]     Unshielded; Mask Constraint: 0.
[04/11 09:46:27    167s]   Trunk Routing info:
[04/11 09:46:27    167s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[04/11 09:46:27    167s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[04/11 09:46:27    167s]   Leaf Routing info:
[04/11 09:46:27    167s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[04/11 09:46:27    167s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[04/11 09:46:27    167s]   For timing_corner SS:setup, late:
[04/11 09:46:27    167s]     Slew time target (leaf):    0.200ns
[04/11 09:46:27    167s]     Slew time target (trunk):   0.200ns
[04/11 09:46:27    167s]     Slew time target (top):     0.200ns
[04/11 09:46:27    167s]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.099ns
[04/11 09:46:27    167s]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 939.726um
[04/11 09:46:27    167s]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[04/11 09:46:27    167s]     Buffer    : {lib_cell:HS65_LL_CNBFX124, fastest_considered_half_corner=SS:setup.late, optimalDrivingDistance=840.161um, saturatedSlew=0.140ns, speed=4720.006um per ns, cellArea=21.044um^2 per 1000um}
[04/11 09:46:27    167s]     Inverter  : {lib_cell:HS65_LL_CNIVX82, fastest_considered_half_corner=SS:setup.late, optimalDrivingDistance=517.875um, saturatedSlew=0.100ns, speed=5212.632um per ns, cellArea=18.074um^2 per 1000um}
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of in_tck_i, which drives the root of clock_tree in_tck_i. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-2311):	There is a mis-match between drive-strength and cell-area based ordering for cell type 'buffer'. This can result in unexpected clock area gains in some designs. Check the cell selection and consider setting property 'buffer_cells'. See 'report_ccopt_clock_tree_cells -prebalance' for more info.
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'inverter' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'inverter_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of in_spi_clk_i, which drives the root of clock_tree in_spi_clk_i. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-2311):	There is a mis-match between drive-strength and cell-area based ordering for cell type 'buffer'. This can result in unexpected clock area gains in some designs. Check the cell selection and consider setting property 'buffer_cells'. See 'report_ccopt_clock_tree_cells -prebalance' for more info.
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'inverter' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'inverter_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of in_clk, which drives the root of clock_tree in_clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner SS.
[04/11 09:46:27    167s]   Creating channel graph for ccopt_3_8...
[04/11 09:46:27    167s]   Creating channel graph for ccopt_3_8 done.
[04/11 09:46:27    167s]   Creating channel graph for ccopt_3_4_available_3_8...
[04/11 09:46:27    167s]     Channel graph considering 3 blockages
[04/11 09:46:27    167s]     Fully blocked area 0 square microns
[04/11 09:46:27    167s]   Creating channel graph for ccopt_3_4_available_3_8 done.
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner SS.
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 09:46:27    167s]   Clock tree in_tck_i has 1 max_capacitance violation.
[04/11 09:46:27    167s]   Clock tree in_spi_clk_i has 1 max_capacitance violation.
[04/11 09:46:27    167s]   Clock tree in_clk has 1 max_capacitance violation.
[04/11 09:46:27    167s]   Clock tree balancer configuration for skew_group in_clk/Clock_constraint:
[04/11 09:46:27    167s]     Sources:                     pin in_clk
[04/11 09:46:27    167s]     Total number of sinks:       7096
[04/11 09:46:27    167s]     Delay constrained sinks:     7065
[04/11 09:46:27    167s]     Non-leaf sinks:              0
[04/11 09:46:27    167s]     Ignore pins:                 0
[04/11 09:46:27    167s]    Timing corner SS:setup.late:
[04/11 09:46:27    167s]     Skew target:                 0.099ns
[04/11 09:46:27    167s]   Clock tree balancer configuration for skew_group in_spi_clk_i/Clock_constraint:
[04/11 09:46:27    167s]     Sources:                     pin in_spi_clk_i
[04/11 09:46:27    167s]     Total number of sinks:       497
[04/11 09:46:27    167s]     Delay constrained sinks:     497
[04/11 09:46:27    167s]     Non-leaf sinks:              0
[04/11 09:46:27    167s]     Ignore pins:                 0
[04/11 09:46:27    167s]    Timing corner SS:setup.late:
[04/11 09:46:27    167s]     Skew target:                 0.099ns
[04/11 09:46:27    167s]   Clock tree balancer configuration for skew_group in_tck_i/Clock_constraint:
[04/11 09:46:27    167s]     Sources:                     pin in_tck_i
[04/11 09:46:27    167s]     Total number of sinks:       411
[04/11 09:46:27    167s]     Delay constrained sinks:     411
[04/11 09:46:27    167s]     Non-leaf sinks:              0
[04/11 09:46:27    167s]     Ignore pins:                 0
[04/11 09:46:27    167s]    Timing corner SS:setup.late:
[04/11 09:46:27    167s]     Skew target:                 0.099ns
[04/11 09:46:27    167s]   
[04/11 09:46:27    167s]   Clock Tree Violations Report
[04/11 09:46:27    167s]   ============================
[04/11 09:46:27    167s]   
[04/11 09:46:27    167s]   The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[04/11 09:46:27    167s]   A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[04/11 09:46:27    167s]   Consider reviewing your design and relaunching CCOpt.
[04/11 09:46:27    167s]   
[04/11 09:46:27    167s]   
[04/11 09:46:27    167s]   Max Capacitance Violations
[04/11 09:46:27    167s]   --------------------------
[04/11 09:46:27    167s]   
[04/11 09:46:27    167s]   Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree in_tck_i at (3.605,409.685), in power domain auto-default, which drives user don't touch net in_tck_i. Achieved capacitance of 0.000pF.
[04/11 09:46:27    167s]   
[04/11 09:46:27    167s]   Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree in_clk at (409.685,2187.395), in power domain auto-default, which drives user don't touch net in_clk. Achieved capacitance of 0.000pF.
[04/11 09:46:27    167s]   
[04/11 09:46:27    167s]   Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree in_spi_clk_i at (1549.135,2187.395), in power domain auto-default, which drives user don't touch net in_spi_clk_i. Achieved capacitance of 0.000pF.
[04/11 09:46:27    167s]   
[04/11 09:46:27    167s]   
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree in_tck_i: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree in_tck_i: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree in_tck_i: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree in_spi_clk_i: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree in_spi_clk_i: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree in_spi_clk_i: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree in_clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree in_clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/11 09:46:27    167s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree in_clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/11 09:46:27    167s]   
[04/11 09:46:27    167s]   Via Selection for Estimated Routes (rule default):
[04/11 09:46:27    167s]   
[04/11 09:46:27    167s]   ------------------------------------------------------------------
[04/11 09:46:27    167s]   Layer    Via Cell          Res.     Cap.     RC       Top of Stack
[04/11 09:46:27    167s]   Range                      (Ohm)    (fF)     (fs)     Only
[04/11 09:46:27    167s]   ------------------------------------------------------------------
[04/11 09:46:27    167s]   M1-M2    CDS_via1_HV       2.000    0.031    0.063    false
[04/11 09:46:27    167s]   M2-M3    CDS_via2          2.000    0.032    0.065    false
[04/11 09:46:27    167s]   M2-M3    CDS_via2_mar_S    2.000    0.063    0.126    true
[04/11 09:46:27    167s]   M3-M4    CDS_via3          2.000    0.032    0.065    false
[04/11 09:46:27    167s]   M3-M4    CDS_via3_mar_W    2.000    0.063    0.126    true
[04/11 09:46:27    167s]   M4-M5    CDS_via4          2.000    0.030    0.060    false
[04/11 09:46:27    167s]   M4-M5    CDS_via4_mar_S    2.000    0.060    0.121    true
[04/11 09:46:27    167s]   M5-M6    CDS_via5          1.000    0.098    0.098    false
[04/11 09:46:27    167s]   M5-M6    CDS_via5_mar      1.000    0.098    0.098    true
[04/11 09:46:27    167s]   M6-M7    CDS_via6          1.000    0.117    0.117    false
[04/11 09:46:27    167s]   M6-M7    CDS_via6_mar_S    1.000    0.218    0.218    true
[04/11 09:46:27    167s]   M7-M8    CDS_CB            0.250    1.200    0.300    false
[04/11 09:46:27    167s]   ------------------------------------------------------------------
[04/11 09:46:27    167s]   
[04/11 09:46:27    167s]   No ideal nets found in the clock tree
[04/11 09:46:27    167s] Validating CTS configuration done.
[04/11 09:46:27    167s] Innovus will update I/O latencies
[04/11 09:46:27    167s] All good
[04/11 09:46:27    167s] Executing ccopt post-processing.
[04/11 09:46:27    167s] Synthesizing clock trees with CCOpt...
[04/11 09:46:27    167s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/11 09:46:27    167s] ### Creating LA Mngr. totSessionCpu=0:02:47 mem=1681.5M
[04/11 09:46:27    167s] ### Creating LA Mngr, finished. totSessionCpu=0:02:47 mem=1681.5M
[04/11 09:46:27    167s] [NR-eGR] Started earlyGlobalRoute kernel
[04/11 09:46:27    167s] [NR-eGR] Initial Peak syMemory usage = 1681.5 MB
[04/11 09:46:27    167s] (I)       Reading DB...
[04/11 09:46:27    167s] (I)       congestionReportName   : 
[04/11 09:46:27    167s] (I)       layerRangeFor2DCongestion : 
[04/11 09:46:27    167s] (I)       buildTerm2TermWires    : 1
[04/11 09:46:27    167s] (I)       doTrackAssignment      : 1
[04/11 09:46:27    167s] (I)       dumpBookshelfFiles     : 0
[04/11 09:46:27    167s] (I)       numThreads             : 1
[04/11 09:46:27    167s] [NR-eGR] honorMsvRouteConstraint: false
[04/11 09:46:27    167s] (I)       honorPin               : false
[04/11 09:46:27    167s] (I)       honorPinGuide          : true
[04/11 09:46:27    167s] (I)       honorPartition         : false
[04/11 09:46:27    167s] (I)       allowPartitionCrossover: false
[04/11 09:46:27    167s] (I)       honorSingleEntry       : true
[04/11 09:46:27    167s] (I)       honorSingleEntryStrong : true
[04/11 09:46:27    167s] (I)       handleViaSpacingRule   : false
[04/11 09:46:27    167s] (I)       handleEolSpacingRule   : false
[04/11 09:46:27    167s] (I)       PDConstraint           : none
[04/11 09:46:27    167s] (I)       expBetterNDRHandling   : false
[04/11 09:46:27    167s] [NR-eGR] honorClockSpecNDR      : 0
[04/11 09:46:27    167s] (I)       routingEffortLevel     : 3
[04/11 09:46:27    167s] (I)       effortLevel            : standard
[04/11 09:46:27    167s] [NR-eGR] minRouteLayer          : 2
[04/11 09:46:27    167s] [NR-eGR] maxRouteLayer          : 127
[04/11 09:46:27    167s] (I)       relaxedTopLayerCeiling : 127
[04/11 09:46:27    167s] (I)       relaxedBottomLayerFloor: 2
[04/11 09:46:27    167s] (I)       numRowsPerGCell        : 1
[04/11 09:46:27    167s] (I)       speedUpLargeDesign     : 0
[04/11 09:46:27    167s] (I)       speedUpBlkViolationClean: 1
[04/11 09:46:27    167s] (I)       multiThreadingTA       : 1
[04/11 09:46:27    167s] (I)       blockedPinEscape       : 1
[04/11 09:46:27    167s] (I)       blkAwareLayerSwitching : 1
[04/11 09:46:27    167s] (I)       betterClockWireModeling: 1
[04/11 09:46:27    167s] (I)       optimizationMode       : false
[04/11 09:46:27    167s] (I)       routeSecondPG          : false
[04/11 09:46:27    167s] (I)       scenicRatioForLayerRelax: 0.00
[04/11 09:46:27    167s] (I)       detourLimitForLayerRelax: 0.00
[04/11 09:46:27    167s] (I)       punchThroughDistance   : 500.00
[04/11 09:46:27    167s] (I)       scenicBound            : 1.15
[04/11 09:46:27    167s] (I)       maxScenicToAvoidBlk    : 100.00
[04/11 09:46:27    167s] (I)       source-to-sink ratio   : 0.00
[04/11 09:46:27    167s] (I)       targetCongestionRatioH : 1.00
[04/11 09:46:27    167s] (I)       targetCongestionRatioV : 1.00
[04/11 09:46:27    167s] (I)       layerCongestionRatio   : 0.70
[04/11 09:46:27    167s] (I)       m1CongestionRatio      : 0.10
[04/11 09:46:27    167s] (I)       m2m3CongestionRatio    : 0.70
[04/11 09:46:27    167s] (I)       localRouteEffort       : 1.00
[04/11 09:46:27    167s] (I)       numSitesBlockedByOneVia: 8.00
[04/11 09:46:27    167s] (I)       supplyScaleFactorH     : 1.00
[04/11 09:46:27    167s] (I)       supplyScaleFactorV     : 1.00
[04/11 09:46:27    167s] (I)       highlight3DOverflowFactor: 0.00
[04/11 09:46:27    167s] (I)       doubleCutViaModelingRatio: 0.00
[04/11 09:46:27    167s] (I)       blockTrack             : 
[04/11 09:46:27    167s] (I)       routeVias              : 
[04/11 09:46:27    167s] (I)       readTROption           : true
[04/11 09:46:27    167s] (I)       extraSpacingFactor     : 1.00
[04/11 09:46:27    167s] [NR-eGR] numTracksPerClockWire  : 0
[04/11 09:46:27    167s] (I)       routeSelectedNetsOnly  : false
[04/11 09:46:27    167s] (I)       clkNetUseMaxDemand     : false
[04/11 09:46:27    167s] (I)       extraDemandForClocks   : 0
[04/11 09:46:27    167s] (I)       before initializing RouteDB syMemory usage = 1681.5 MB
[04/11 09:46:27    167s] (I)       starting read tracks
[04/11 09:46:27    167s] (I)       build grid graph
[04/11 09:46:27    167s] (I)       build grid graph start
[04/11 09:46:27    167s] [NR-eGR] Layer1 has no routable track
[04/11 09:46:27    167s] [NR-eGR] Layer2 has single uniform track structure
[04/11 09:46:27    167s] [NR-eGR] Layer3 has single uniform track structure
[04/11 09:46:27    167s] [NR-eGR] Layer4 has single uniform track structure
[04/11 09:46:27    167s] [NR-eGR] Layer5 has single uniform track structure
[04/11 09:46:27    167s] [NR-eGR] Layer6 has single uniform track structure
[04/11 09:46:27    167s] [NR-eGR] Layer7 has single uniform track structure
[04/11 09:46:27    167s] [NR-eGR] Layer8 has single uniform track structure
[04/11 09:46:27    167s] (I)       build grid graph end
[04/11 09:46:27    167s] (I)       numViaLayers=7
[04/11 09:46:27    167s] (I)       Reading via CDS_via1_HV for layer: 0 
[04/11 09:46:27    167s] (I)       Reading via CDS_via2 for layer: 1 
[04/11 09:46:27    167s] (I)       Reading via CDS_via3 for layer: 2 
[04/11 09:46:27    167s] (I)       Reading via CDS_via4 for layer: 3 
[04/11 09:46:27    167s] (I)       Reading via CDS_via5 for layer: 4 
[04/11 09:46:27    167s] (I)       Reading via CDS_via6 for layer: 5 
[04/11 09:46:27    167s] (I)       Reading via CDS_CB for layer: 6 
[04/11 09:46:27    167s] (I)       end build via table
[04/11 09:46:27    167s] [NR-eGR] numRoutingBlks=0 numInstBlks=6235 numPGBlocks=1890 numBumpBlks=0 numBoundaryFakeBlks=0
[04/11 09:46:27    167s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/11 09:46:27    167s] (I)       readDataFromPlaceDB
[04/11 09:46:27    167s] (I)       Read net information..
[04/11 09:46:27    167s] [NR-eGR] Read numTotalNets=33811  numIgnoredNets=28
[04/11 09:46:27    167s] (I)       Read testcase time = 0.000 seconds
[04/11 09:46:27    167s] 
[04/11 09:46:27    167s] (I)       build grid graph start
[04/11 09:46:27    167s] (I)       build grid graph end
[04/11 09:46:27    167s] (I)       Model blockage into capacity
[04/11 09:46:27    167s] (I)       Read numBlocks=8847  numPreroutedWires=0  numCapScreens=0
[04/11 09:46:27    167s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/11 09:46:27    167s] (I)       blocked area on Layer2 : 1013517826500  (21.11%)
[04/11 09:46:27    167s] (I)       blocked area on Layer3 : 1010717405900  (21.05%)
[04/11 09:46:27    167s] (I)       blocked area on Layer4 : 1637010439900  (34.10%)
[04/11 09:46:27    167s] (I)       blocked area on Layer5 : 161636910000  (3.37%)
[04/11 09:46:27    167s] (I)       blocked area on Layer6 : 165449080000  (3.45%)
[04/11 09:46:27    167s] (I)       blocked area on Layer7 : 359774048650  (7.49%)
[04/11 09:46:27    167s] (I)       blocked area on Layer8 : 305248220000  (6.36%)
[04/11 09:46:27    167s] (I)       Modeling time = 0.260 seconds
[04/11 09:46:27    167s] 
[04/11 09:46:27    167s] (I)       totalPins=152228  totalGlobalPin=148318 (97.43%)
[04/11 09:46:27    167s] (I)       Number of ignored nets = 28
[04/11 09:46:27    167s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/11 09:46:27    167s] (I)       Number of clock nets = 38.  Ignored: No
[04/11 09:46:27    167s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/11 09:46:27    167s] (I)       Number of special nets = 0.  Ignored: Yes
[04/11 09:46:27    167s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/11 09:46:27    167s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/11 09:46:27    167s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/11 09:46:27    167s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/11 09:46:27    167s] (I)       Number of two pin nets which has pins at the same location = 28.  Ignored: Yes
[04/11 09:46:27    167s] [NR-eGR] There are 35 clock nets ( 0 with NDR ).
[04/11 09:46:27    167s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1681.5 MB
[04/11 09:46:27    167s] (I)       Layer1  viaCost=300.00
[04/11 09:46:27    167s] (I)       Layer2  viaCost=100.00
[04/11 09:46:27    167s] (I)       Layer3  viaCost=100.00
[04/11 09:46:27    167s] (I)       Layer4  viaCost=100.00
[04/11 09:46:27    167s] (I)       Layer5  viaCost=200.00
[04/11 09:46:27    167s] (I)       Layer6  viaCost=100.00
[04/11 09:46:27    167s] (I)       Layer7  viaCost=500.00
[04/11 09:46:27    167s] (I)       ---------------------Grid Graph Info--------------------
[04/11 09:46:27    167s] (I)       routing area        :  (0, 0) - (2191000, 2191000)
[04/11 09:46:27    167s] (I)       core area           :  (95500, 95500) - (2095500, 2095500)
[04/11 09:46:27    167s] (I)       Site Width          :   200  (dbu)
[04/11 09:46:27    167s] (I)       Row Height          :  2600  (dbu)
[04/11 09:46:27    167s] (I)       GCell Width         :  2600  (dbu)
[04/11 09:46:27    167s] (I)       GCell Height        :  2600  (dbu)
[04/11 09:46:27    167s] (I)       grid                :   842   842     8
[04/11 09:46:27    167s] (I)       vertical capacity   :     0  2600     0  2600     0  2600     0  2600
[04/11 09:46:27    167s] (I)       horizontal capacity :     0     0  2600     0  2600     0  2600     0
[04/11 09:46:27    167s] (I)       Default wire width  :   100   100   100   100   100   400   400  3000
[04/11 09:46:27    167s] (I)       Default wire space  :    90   100   100   100   100   400   400  2000
[04/11 09:46:27    167s] (I)       Default pitch size  :   190   200   200   200   200   800   800  5000
[04/11 09:46:27    167s] (I)       First Track Coord   :     0   100   100   100   100  1100  1100  5500
[04/11 09:46:27    167s] (I)       Num tracks per GCell:  0.00 13.00 13.00 13.00 13.00  3.25  3.25  0.52
[04/11 09:46:27    167s] (I)       Total num of tracks :     0 10955 10955 10955 10955  2738  2738   437
[04/11 09:46:27    167s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/11 09:46:27    167s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/11 09:46:27    167s] (I)       --------------------------------------------------------
[04/11 09:46:27    167s] 
[04/11 09:46:27    167s] [NR-eGR] ============ Routing rule table ============
[04/11 09:46:27    167s] [NR-eGR] Rule id 0. Nets 33783 
[04/11 09:46:27    167s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/11 09:46:27    167s] [NR-eGR] Pitch:  L1=190  L2=200  L3=200  L4=200  L5=200  L6=800  L7=800  L8=5000
[04/11 09:46:27    167s] [NR-eGR] ========================================
[04/11 09:46:27    167s] [NR-eGR] 
[04/11 09:46:27    167s] (I)       After initializing earlyGlobalRoute syMemory usage = 1709.9 MB
[04/11 09:46:27    167s] (I)       Loading and dumping file time : 0.48 seconds
[04/11 09:46:27    167s] (I)       ============= Initialization =============
[04/11 09:46:28    167s] (I)       total 2D Cap : 36215911 = (18475920 H, 17739991 V)
[04/11 09:46:28    167s] [NR-eGR] Layer group 1: route 33783 net(s) in layer range [2, 8]
[04/11 09:46:28    167s] (I)       ============  Phase 1a Route ============
[04/11 09:46:28    167s] (I)       Phase 1a runs 0.08 seconds
[04/11 09:46:28    167s] (I)       blkAvoiding Routing :  time=0.03  numBlkSegs=0
[04/11 09:46:28    167s] (I)       Usage: 598275 = (317977 H, 280298 V) = (1.72% H, 1.58% V) = (8.267e+05um H, 7.288e+05um V)
[04/11 09:46:28    167s] (I)       
[04/11 09:46:28    167s] (I)       ============  Phase 1b Route ============
[04/11 09:46:28    167s] (I)       Phase 1b runs 0.02 seconds
[04/11 09:46:28    167s] (I)       Usage: 598398 = (317977 H, 280421 V) = (1.72% H, 1.58% V) = (8.267e+05um H, 7.291e+05um V)
[04/11 09:46:28    167s] (I)       
[04/11 09:46:28    167s] (I)       earlyGlobalRoute overflow of layer group 1: 0.69% H + 0.00% V. EstWL: 1.555835e+06um
[04/11 09:46:28    167s] (I)       ============  Phase 1c Route ============
[04/11 09:46:28    167s] (I)       Level2 Grid: 169 x 169
[04/11 09:46:28    168s] (I)       Phase 1c runs 0.05 seconds
[04/11 09:46:28    168s] (I)       Usage: 600157 = (319416 H, 280741 V) = (1.73% H, 1.58% V) = (8.305e+05um H, 7.299e+05um V)
[04/11 09:46:28    168s] (I)       
[04/11 09:46:28    168s] (I)       ============  Phase 1d Route ============
[04/11 09:46:28    168s] (I)       Phase 1d runs 0.05 seconds
[04/11 09:46:28    168s] (I)       Usage: 600157 = (319416 H, 280741 V) = (1.73% H, 1.58% V) = (8.305e+05um H, 7.299e+05um V)
[04/11 09:46:28    168s] (I)       
[04/11 09:46:28    168s] (I)       ============  Phase 1e Route ============
[04/11 09:46:28    168s] (I)       Phase 1e runs 0.00 seconds
[04/11 09:46:28    168s] (I)       Usage: 600157 = (319416 H, 280741 V) = (1.73% H, 1.58% V) = (8.305e+05um H, 7.299e+05um V)
[04/11 09:46:28    168s] (I)       
[04/11 09:46:28    168s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.00% V. EstWL: 1.560408e+06um
[04/11 09:46:28    168s] [NR-eGR] 
[04/11 09:46:28    168s] (I)       ============  Phase 1l Route ============
[04/11 09:46:28    168s] (I)       Phase 1l runs 0.13 seconds
[04/11 09:46:28    168s] (I)       Total Global Routing Runtime: 0.52 seconds
[04/11 09:46:28    168s] (I)       total 2D Cap : 36220757 = (18477547 H, 17743210 V)
[04/11 09:46:28    168s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.00% V
[04/11 09:46:28    168s] [NR-eGR] Overflow after earlyGlobalRoute 0.06% H + 0.00% V
[04/11 09:46:28    168s] (I)       ============= track Assignment ============
[04/11 09:46:28    168s] (I)       extract Global 3D Wires
[04/11 09:46:28    168s] (I)       Extract Global WL : time=0.01
[04/11 09:46:28    168s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/11 09:46:28    168s] (I)       Initialization real time=0.00 seconds
[04/11 09:46:28    168s] (I)       Kernel real time=0.44 seconds
[04/11 09:46:28    168s] (I)       End Greedy Track Assignment
[04/11 09:46:29    168s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 151241
[04/11 09:46:29    168s] [NR-eGR] Layer2(M2)(V) length: 5.680048e+05um, number of vias: 241593
[04/11 09:46:29    168s] [NR-eGR] Layer3(M3)(H) length: 6.192277e+05um, number of vias: 10314
[04/11 09:46:29    168s] [NR-eGR] Layer4(M4)(V) length: 1.718742e+05um, number of vias: 4001
[04/11 09:46:29    168s] [NR-eGR] Layer5(M5)(H) length: 1.880657e+05um, number of vias: 902
[04/11 09:46:29    168s] [NR-eGR] Layer6(M6)(V) length: 3.248073e+04um, number of vias: 203
[04/11 09:46:29    168s] [NR-eGR] Layer7(M7)(H) length: 3.389835e+04um, number of vias: 2
[04/11 09:46:29    168s] [NR-eGR] Layer8(AP)(V) length: 8.000000e-01um, number of vias: 0
[04/11 09:46:29    168s] [NR-eGR] Total length: 1.613552e+06um, number of vias: 408256
[04/11 09:46:29    168s] [NR-eGR] End Peak syMemory usage = 1620.7 MB
[04/11 09:46:29    168s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.71 seconds
[04/11 09:46:29    168s] setPlaceMode -place_design_floorplan_mode false -place_detail_preroute_as_obs {1 2 3 4 5 6 7 8}
[04/11 09:46:29    169s] Core basic site is CORE
[04/11 09:46:29    169s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/11 09:46:29    169s] Validating CTS configuration...
[04/11 09:46:29    169s]   Non-default CCOpt properties:
[04/11 09:46:29    169s]   buffer_cells is set for at least one key
[04/11 09:46:29    169s]   cts_merge_clock_gates is set for at least one key
[04/11 09:46:29    169s]   cts_merge_clock_logic is set for at least one key
[04/11 09:46:29    169s]   inverter_cells is set for at least one key
[04/11 09:46:29    169s]   max_fanout: 20 (default: 100)
[04/11 09:46:29    169s]   preferred_extra_space is set for at least one key
[04/11 09:46:29    169s]   route_type is set for at least one key
[04/11 09:46:29    169s]   source_latency is set for at least one key
[04/11 09:46:29    169s]   target_max_trans_sdc is set for at least one key
[04/11 09:46:29    169s]   Route type trimming info:
[04/11 09:46:29    169s]     No route type modifications were made.
[04/11 09:46:29    169s] **WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
[04/11 09:46:29    169s] **WARN: (IMPCCOPT-2311):	There is a mis-match between drive-strength and cell-area based ordering for cell type 'buffer'. This can result in unexpected clock area gains in some designs. Check the cell selection and consider setting property 'buffer_cells'. See 'report_ccopt_clock_tree_cells -prebalance' for more info.
[04/11 09:46:29    169s] **WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'inverter' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'inverter_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
[04/11 09:46:29    169s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree in_tck_i. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[04/11 09:46:29    169s] Updating RC grid for preRoute extraction ...
[04/11 09:46:29    169s] Initializing multi-corner capacitance tables ... 
[04/11 09:46:29    169s] Initializing multi-corner resistance tables ...
[04/11 09:46:29    169s] Creating RPSQ from WeeR and WRes ...
[04/11 09:46:29    169s] Creating RPSQ from WeeR and WRes ...
[04/11 09:46:29    169s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:29    169s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:29    169s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:29    169s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:29    169s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:29    169s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:29    169s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:29    169s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:29    169s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:29    169s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:29    169s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:29    169s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:29    169s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:29    169s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:29    169s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:29    169s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:29    169s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:29    169s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:29    169s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:29    169s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:46:29    169s] **WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
[04/11 09:46:29    169s] To increase the message display limit, refer to the product command reference manual.
[04/11 09:46:29    169s]   Rebuilding timing graph...
[04/11 09:46:29    169s]   Rebuilding timing graph done.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of in_tck_i, which drives the root of clock_tree in_tck_i. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-2311):	There is a mis-match between drive-strength and cell-area based ordering for cell type 'buffer'. This can result in unexpected clock area gains in some designs. Check the cell selection and consider setting property 'buffer_cells'. See 'report_ccopt_clock_tree_cells -prebalance' for more info.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'inverter' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'inverter_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree in_spi_clk_i. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of in_spi_clk_i, which drives the root of clock_tree in_spi_clk_i. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-2311):	There is a mis-match between drive-strength and cell-area based ordering for cell type 'buffer'. This can result in unexpected clock area gains in some designs. Check the cell selection and consider setting property 'buffer_cells'. See 'report_ccopt_clock_tree_cells -prebalance' for more info.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'inverter' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'inverter_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree in_clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of in_clk, which drives the root of clock_tree in_clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[04/11 09:46:31    171s]   Clock tree balancer configuration for clock_trees in_tck_i in_spi_clk_i in_clk:
[04/11 09:46:31    171s]   Non-default CCOpt properties for clock tree in_tck_i:
[04/11 09:46:31    171s]     cts_merge_clock_gates: true (default: false)
[04/11 09:46:31    171s]     cts_merge_clock_logic: true (default: false)
[04/11 09:46:31    171s]     route_type (leaf): default_route_type_leaf (default: default)
[04/11 09:46:31    171s]     route_type (trunk): default_route_type_nonleaf (default: default)
[04/11 09:46:31    171s]     route_type (top): default_route_type_nonleaf (default: default)
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-2311):	There is a mis-match between drive-strength and cell-area based ordering for cell type 'buffer'. This can result in unexpected clock area gains in some designs. Check the cell selection and consider setting property 'buffer_cells'. See 'report_ccopt_clock_tree_cells -prebalance' for more info.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'inverter' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'inverter_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree in_tck_i. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[04/11 09:46:31    171s]   For power_domain auto-default and effective power_domain auto-default:
[04/11 09:46:31    171s]     Buffers:     HS65_LL_CNBFX124 HS65_LL_CNBFX103 HS65_LL_CNBFX82 HS65_LL_CNBFX62 HS65_LL_CNBFX58 HS65_LL_CNBFX55 HS65_LL_CNBFX52 HS65_LL_CNBFX48 HS65_LL_CNBFX45 HS65_LL_CNBFX41 HS65_LL_CNBFX38_0 HS65_LL_CNBFX38 HS65_LL_CNBFX38_8 HS65_LL_CNBFX38_4 HS65_LL_CNBFX38_3 HS65_LL_CNBFX38_2 HS65_LL_CNBFX38_16 HS65_LL_CNBFX38_6 HS65_LL_CNBFX38_20 HS65_LL_CNBFX38_19 HS65_LL_CNBFX38_17 HS65_LL_CNBFX38_11 HS65_LL_CNBFX38_10 HS65_LL_CNBFX38_9 HS65_LL_CNBFX38_7 HS65_LL_CNBFX38_5 HS65_LL_CNBFX38_23 HS65_LL_CNBFX38_22 HS65_LL_CNBFX38_21 HS65_LL_CNBFX38_18 HS65_LL_CNBFX38_15 HS65_LL_CNBFX38_14 HS65_LL_CNBFX38_13 HS65_LL_CNBFX38_12 HS65_LL_CNBFX38_1 HS65_LL_CNBFX34 HS65_LL_CNBFX31 HS65_LL_CNBFX27 HS65_LL_CNBFX24 HS65_LL_CNBFX21 HS65_LL_CNBFX17 HS65_LL_CNBFX14 HS65_LL_CNBFX10 
[04/11 09:46:31    171s]     Inverters:   HS65_LL_CNIVX124 HS65_LL_CNIVX103 HS65_LL_CNIVX82 HS65_LL_CNIVX62 HS65_LL_CNIVX58 HS65_LL_CNIVX55 HS65_LL_CNIVX52 HS65_LL_CNIVX48 HS65_LL_CNIVX45 HS65_LL_CNIVX41 HS65_LL_CNIVX38 HS65_LL_CNIVX34 HS65_LL_CNIVX31 HS65_LL_CNIVX27 HS65_LL_CNIVX24 HS65_LL_CNIVX21 HS65_LL_CNIVX17 HS65_LL_CNIVX14 HS65_LL_CNIVX10 HS65_LL_CNIVX7 HS65_LL_CNIVX3 
[04/11 09:46:31    171s]     Clock gates: 
[04/11 09:46:31    171s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 3486241.787um^2
[04/11 09:46:31    171s]   Top Routing info:
[04/11 09:46:31    171s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[04/11 09:46:31    171s]     Unshielded; Mask Constraint: 0.
[04/11 09:46:31    171s]   Trunk Routing info:
[04/11 09:46:31    171s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[04/11 09:46:31    171s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[04/11 09:46:31    171s]   Leaf Routing info:
[04/11 09:46:31    171s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[04/11 09:46:31    171s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[04/11 09:46:31    171s]   For timing_corner SS:setup, late:
[04/11 09:46:31    171s]     Slew time target (leaf):    0.200ns
[04/11 09:46:31    171s]     Slew time target (trunk):   0.200ns
[04/11 09:46:31    171s]     Slew time target (top):     0.200ns
[04/11 09:46:31    171s]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.099ns
[04/11 09:46:31    171s]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 939.726um
[04/11 09:46:31    171s]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[04/11 09:46:31    171s]     Buffer    : {lib_cell:HS65_LL_CNBFX124, fastest_considered_half_corner=SS:setup.late, optimalDrivingDistance=840.161um, saturatedSlew=0.140ns, speed=4720.006um per ns, cellArea=21.044um^2 per 1000um}
[04/11 09:46:31    171s]     Inverter  : {lib_cell:HS65_LL_CNIVX82, fastest_considered_half_corner=SS:setup.late, optimalDrivingDistance=517.875um, saturatedSlew=0.100ns, speed=5212.632um per ns, cellArea=18.074um^2 per 1000um}
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of in_tck_i, which drives the root of clock_tree in_tck_i. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-2311):	There is a mis-match between drive-strength and cell-area based ordering for cell type 'buffer'. This can result in unexpected clock area gains in some designs. Check the cell selection and consider setting property 'buffer_cells'. See 'report_ccopt_clock_tree_cells -prebalance' for more info.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'inverter' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'inverter_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of in_spi_clk_i, which drives the root of clock_tree in_spi_clk_i. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-2311):	There is a mis-match between drive-strength and cell-area based ordering for cell type 'buffer'. This can result in unexpected clock area gains in some designs. Check the cell selection and consider setting property 'buffer_cells'. See 'report_ccopt_clock_tree_cells -prebalance' for more info.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'inverter' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'inverter_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of in_clk, which drives the root of clock_tree in_clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner SS.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner SS.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 09:46:31    171s]   Clock tree in_tck_i has 1 max_capacitance violation.
[04/11 09:46:31    171s]   Clock tree in_spi_clk_i has 1 max_capacitance violation.
[04/11 09:46:31    171s]   Clock tree in_clk has 1 max_capacitance violation.
[04/11 09:46:31    171s]   Clock tree balancer configuration for skew_group in_clk/Clock_constraint:
[04/11 09:46:31    171s]     Sources:                     pin in_clk
[04/11 09:46:31    171s]     Total number of sinks:       7096
[04/11 09:46:31    171s]     Delay constrained sinks:     7065
[04/11 09:46:31    171s]     Non-leaf sinks:              0
[04/11 09:46:31    171s]     Ignore pins:                 0
[04/11 09:46:31    171s]    Timing corner SS:setup.late:
[04/11 09:46:31    171s]     Skew target:                 0.099ns
[04/11 09:46:31    171s]   Clock tree balancer configuration for skew_group in_spi_clk_i/Clock_constraint:
[04/11 09:46:31    171s]     Sources:                     pin in_spi_clk_i
[04/11 09:46:31    171s]     Total number of sinks:       497
[04/11 09:46:31    171s]     Delay constrained sinks:     497
[04/11 09:46:31    171s]     Non-leaf sinks:              0
[04/11 09:46:31    171s]     Ignore pins:                 0
[04/11 09:46:31    171s]    Timing corner SS:setup.late:
[04/11 09:46:31    171s]     Skew target:                 0.099ns
[04/11 09:46:31    171s]   Clock tree balancer configuration for skew_group in_tck_i/Clock_constraint:
[04/11 09:46:31    171s]     Sources:                     pin in_tck_i
[04/11 09:46:31    171s]     Total number of sinks:       411
[04/11 09:46:31    171s]     Delay constrained sinks:     411
[04/11 09:46:31    171s]     Non-leaf sinks:              0
[04/11 09:46:31    171s]     Ignore pins:                 0
[04/11 09:46:31    171s]    Timing corner SS:setup.late:
[04/11 09:46:31    171s]     Skew target:                 0.099ns
[04/11 09:46:31    171s]   
[04/11 09:46:31    171s]   Clock Tree Violations Report
[04/11 09:46:31    171s]   ============================
[04/11 09:46:31    171s]   
[04/11 09:46:31    171s]   The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[04/11 09:46:31    171s]   A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[04/11 09:46:31    171s]   Consider reviewing your design and relaunching CCOpt.
[04/11 09:46:31    171s]   
[04/11 09:46:31    171s]   
[04/11 09:46:31    171s]   Max Capacitance Violations
[04/11 09:46:31    171s]   --------------------------
[04/11 09:46:31    171s]   
[04/11 09:46:31    171s]   Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree in_tck_i at (3.605,409.685), in power domain auto-default, which drives user don't touch net in_tck_i. Achieved capacitance of 0.000pF.
[04/11 09:46:31    171s]   
[04/11 09:46:31    171s]   Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree in_clk at (409.685,2187.395), in power domain auto-default, which drives user don't touch net in_clk. Achieved capacitance of 0.000pF.
[04/11 09:46:31    171s]   
[04/11 09:46:31    171s]   Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree in_spi_clk_i at (1549.135,2187.395), in power domain auto-default, which drives user don't touch net in_spi_clk_i. Achieved capacitance of 0.000pF.
[04/11 09:46:31    171s]   
[04/11 09:46:31    171s]   
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree in_tck_i: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree in_tck_i: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree in_tck_i: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree in_spi_clk_i: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree in_spi_clk_i: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree in_spi_clk_i: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree in_clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree in_clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/11 09:46:31    171s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree in_clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/11 09:46:31    171s]   
[04/11 09:46:31    171s]   Via Selection for Estimated Routes (rule default):
[04/11 09:46:31    171s]   
[04/11 09:46:31    171s]   ------------------------------------------------------------------
[04/11 09:46:31    171s]   Layer    Via Cell          Res.     Cap.     RC       Top of Stack
[04/11 09:46:31    171s]   Range                      (Ohm)    (fF)     (fs)     Only
[04/11 09:46:31    171s]   ------------------------------------------------------------------
[04/11 09:46:31    171s]   M1-M2    CDS_via1_HV       2.000    0.031    0.063    false
[04/11 09:46:31    171s]   M2-M3    CDS_via2          2.000    0.032    0.065    false
[04/11 09:46:31    171s]   M2-M3    CDS_via2_mar_S    2.000    0.063    0.126    true
[04/11 09:46:31    171s]   M3-M4    CDS_via3          2.000    0.032    0.065    false
[04/11 09:46:31    171s]   M3-M4    CDS_via3_mar_W    2.000    0.063    0.126    true
[04/11 09:46:31    171s]   M4-M5    CDS_via4          2.000    0.030    0.060    false
[04/11 09:46:31    171s]   M4-M5    CDS_via4_mar_S    2.000    0.060    0.121    true
[04/11 09:46:31    171s]   M5-M6    CDS_via5          1.000    0.098    0.098    false
[04/11 09:46:31    171s]   M5-M6    CDS_via5_mar      1.000    0.098    0.098    true
[04/11 09:46:31    171s]   M6-M7    CDS_via6          1.000    0.117    0.117    false
[04/11 09:46:31    171s]   M6-M7    CDS_via6_mar_S    1.000    0.218    0.218    true
[04/11 09:46:31    171s]   M7-M8    CDS_CB            0.250    1.200    0.300    false
[04/11 09:46:31    171s]   ------------------------------------------------------------------
[04/11 09:46:31    171s]   
[04/11 09:46:31    171s]   No ideal nets found in the clock tree
[04/11 09:46:31    171s] Validating CTS configuration done.
[04/11 09:46:31    171s] Adding exclusion drivers (these will be instances of the smallest area library cells).
[04/11 09:46:31    171s] No exclusion drivers are needed.
[04/11 09:46:31    171s] Adding driver cell for primary IO roots...
[04/11 09:46:31    171s] Maximizing clock DAG abstraction...
[04/11 09:46:31    171s] Maximizing clock DAG abstraction done.
[04/11 09:46:31    171s] Synthesizing clock trees...
[04/11 09:46:31    171s]   Merging duplicate siblings in DAG...
[04/11 09:46:31    171s]     Resynthesising clock tree into netlist...
[04/11 09:46:31    171s]       Reset timing graph...
[04/11 09:46:32    172s]       Reset timing graph done.
[04/11 09:46:32    172s]     Resynthesising clock tree into netlist done.
[04/11 09:46:32    172s]     Summary of the merge of duplicate siblings
[04/11 09:46:32    172s]     
[04/11 09:46:32    172s]     ----------------------------------------------------------
[04/11 09:46:32    172s]     Description                          Number of occurrences
[04/11 09:46:32    172s]     ----------------------------------------------------------
[04/11 09:46:32    172s]     Total clock gates                             30
[04/11 09:46:32    172s]     Globally unique enables                       30
[04/11 09:46:32    172s]     Potentially mergeable clock gates              0
[04/11 09:46:32    172s]     Actually merged                                0
[04/11 09:46:32    172s]     ----------------------------------------------------------
[04/11 09:46:32    172s]     
[04/11 09:46:32    172s]     
[04/11 09:46:32    172s]     Disconnecting clock tree from netlist...
[04/11 09:46:32    172s]     Disconnecting clock tree from netlist done.
[04/11 09:46:32    172s]   Merging duplicate siblings in DAG done.
[04/11 09:46:32    172s]   Clustering...
[04/11 09:46:32    172s]     Clock DAG stats before clustering:
[04/11 09:46:32    172s]       cell counts      : b=0, i=0, icg=0, nicg=30, l=5, total=35
[04/11 09:46:32    172s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11347.880um^2, total=11425.880um^2
[04/11 09:46:32    172s]     Clock DAG library cell distribution before clustering {count}:
[04/11 09:46:32    172s]       NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:46:32    172s]      Logics: HS65_LL_XNOR2X35: 2 CPAD_S_74x50u_IN: 3 
[04/11 09:46:32    172s]     Computing max distances from locked parents...
[04/11 09:46:32    172s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[04/11 09:46:32    172s]     Computing max distances from locked parents done.
[04/11 09:46:32    172s]     Clustering clock_tree in_clk...
[04/11 09:46:32    172s]       Rebuilding timing graph...
[04/11 09:46:33    173s]       Rebuilding timing graph done.
[04/11 09:46:47    187s]     Clustering clock_tree in_clk done.
[04/11 09:46:47    187s]     Clustering clock_tree in_spi_clk_i...
[04/11 09:46:47    187s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
[04/11 09:46:47    187s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
[04/11 09:46:47    187s]     Clustering clock_tree in_spi_clk_i done.
[04/11 09:46:47    187s]     Clustering clock_tree in_tck_i...
[04/11 09:46:47    187s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner SS.
[04/11 09:46:47    187s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 09:46:48    188s]     Clustering clock_tree in_tck_i done.
[04/11 09:46:48    188s]     Clock DAG stats after bottom-up phase:
[04/11 09:46:48    188s]       cell counts      : b=486, i=0, icg=0, nicg=30, l=5, total=521
[04/11 09:46:48    188s]       cell areas       : b=6251.440um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11347.880um^2, total=17677.320um^2
[04/11 09:46:48    188s]     Clock DAG library cell distribution after bottom-up phase {count}:
[04/11 09:46:48    188s]        Bufs: HS65_LL_CNBFX124: 154 HS65_LL_CNBFX103: 93 HS65_LL_CNBFX82: 133 HS65_LL_CNBFX62: 21 HS65_LL_CNBFX58: 2 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 9 HS65_LL_CNBFX31: 10 HS65_LL_CNBFX27: 3 HS65_LL_CNBFX24: 1 HS65_LL_CNBFX21: 1 HS65_LL_CNBFX14: 7 HS65_LL_CNBFX10: 51 
[04/11 09:46:48    188s]       NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:46:48    188s]      Logics: HS65_LL_XNOR2X35: 2 CPAD_S_74x50u_IN: 3 
[04/11 09:46:48    188s]     Legalizing clock trees...
[04/11 09:46:48    188s]       Resynthesising clock tree into netlist...
[04/11 09:46:48    188s]         Reset timing graph...
[04/11 09:46:49    188s]         Reset timing graph done.
[04/11 09:46:49    188s]       Resynthesising clock tree into netlist done.
[04/11 09:46:49    189s] *** Starting refinePlace (0:03:09 mem=1713.9M) ***
[04/11 09:46:49    189s] Total net bbox length = 1.367e+06 (7.259e+05 6.412e+05) (ext = 2.402e+04)
[04/11 09:46:49    189s] Starting refinePlace ...
[04/11 09:46:49    189s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 09:46:49    189s] default core: bins with density >  0.75 = 0.118 % ( 7 / 5929 )
[04/11 09:46:49    189s] Density distribution unevenness ratio = 86.649%
[04/11 09:46:49    189s]   Spread Effort: high, pre-route mode, useDDP on.
[04/11 09:46:49    189s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1713.9MB) @(0:03:09 - 0:03:10).
[04/11 09:46:49    189s] Move report: preRPlace moves 2010 insts, mean move: 1.95 um, max move: 15.40 um
[04/11 09:46:49    189s] 	Max move on inst (top_inst_peripherals_i/genblk1[2].core_clock_gate/CTS_ccl_BUF_CLOCK_NODE_UID_A12e33): (405.90, 1910.30) --> (421.30, 1910.30)
[04/11 09:46:49    189s] 	Length: 34 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_CNBFX124
[04/11 09:46:49    189s] wireLenOptFixPriorityInst 7972 inst fixed
[04/11 09:46:49    189s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 09:46:49    189s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1713.9MB) @(0:03:10 - 0:03:10).
[04/11 09:46:49    189s] Move report: Detail placement moves 2010 insts, mean move: 1.95 um, max move: 15.40 um
[04/11 09:46:49    189s] 	Max move on inst (top_inst_peripherals_i/genblk1[2].core_clock_gate/CTS_ccl_BUF_CLOCK_NODE_UID_A12e33): (405.90, 1910.30) --> (421.30, 1910.30)
[04/11 09:46:49    189s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1713.9MB
[04/11 09:46:49    189s] Statistics of distance of Instance movement in refine placement:
[04/11 09:46:49    189s]   maximum (X+Y) =        15.40 um
[04/11 09:46:49    189s]   inst (top_inst_peripherals_i/genblk1[2].core_clock_gate/CTS_ccl_BUF_CLOCK_NODE_UID_A12e33) with max move: (405.9, 1910.3) -> (421.3, 1910.3)
[04/11 09:46:49    189s]   mean    (X+Y) =         1.95 um
[04/11 09:46:49    189s] Summary Report:
[04/11 09:46:49    189s] Instances move: 2010 (out of 32663 movable)
[04/11 09:46:49    189s] Instances flipped: 0
[04/11 09:46:49    189s] Mean displacement: 1.95 um
[04/11 09:46:49    189s] Max displacement: 15.40 um (Instance: top_inst_peripherals_i/genblk1[2].core_clock_gate/CTS_ccl_BUF_CLOCK_NODE_UID_A12e33) (405.9, 1910.3) -> (421.3, 1910.3)
[04/11 09:46:49    189s] 	Length: 34 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_CNBFX124
[04/11 09:46:49    189s] Total instances moved : 2010
[04/11 09:46:50    189s] Total net bbox length = 1.369e+06 (7.270e+05 6.421e+05) (ext = 2.402e+04)
[04/11 09:46:50    189s] Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1713.9MB
[04/11 09:46:50    189s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:00.0, mem=1713.9MB) @(0:03:09 - 0:03:10).
[04/11 09:46:50    189s] *** Finished refinePlace (0:03:10 mem=1713.9M) ***
[04/11 09:46:50    190s]       Disconnecting clock tree from netlist...
[04/11 09:46:50    190s]       Disconnecting clock tree from netlist done.
[04/11 09:46:50    190s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
[04/11 09:46:50    190s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
[04/11 09:46:50    190s]       Rebuilding timing graph...
[04/11 09:46:51    191s]       Rebuilding timing graph done.
[04/11 09:46:51    191s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner SS.
[04/11 09:46:51    191s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 09:46:51    191s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner SS.
[04/11 09:46:51    191s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 09:46:51    191s]       
[04/11 09:46:51    191s]       Clock tree legalization - Histogram:
[04/11 09:46:51    191s]       ====================================
[04/11 09:46:51    191s]       
[04/11 09:46:51    191s]       --------------------------------
[04/11 09:46:51    191s]       Movement (um)    Number of cells
[04/11 09:46:51    191s]       --------------------------------
[04/11 09:46:51    191s]       [0.2,1.94)              8
[04/11 09:46:51    191s]       [1.94,3.68)            37
[04/11 09:46:51    191s]       [3.68,5.42)            47
[04/11 09:46:51    191s]       [5.42,7.16)             3
[04/11 09:46:51    191s]       [7.16,8.9)              5
[04/11 09:46:51    191s]       [8.9,10.64)             8
[04/11 09:46:51    191s]       [10.64,12.38)           2
[04/11 09:46:51    191s]       [12.38,14.12)           0
[04/11 09:46:51    191s]       [14.12,15.86)           1
[04/11 09:46:51    191s]       [15.86,17.6)            2
[04/11 09:46:51    191s]       --------------------------------
[04/11 09:46:51    191s]       
[04/11 09:46:51    191s]       
[04/11 09:46:51    191s]       Clock tree legalization - Top 10 Movements:
[04/11 09:46:51    191s]       ===========================================
[04/11 09:46:51    191s]       
[04/11 09:46:51    191s]       ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/11 09:46:51    191s]       Movement (um)    Desired                Achieved               Node
[04/11 09:46:51    191s]                        location               location               
[04/11 09:46:51    191s]       ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/11 09:46:51    191s]          17.6          (906.825,1186.105)     (914.025,1175.705)     ccl clock buffer, uid:A12653 (a lib_cell HS65_LL_CNBFX124) at (909.900,1174.500), in power domain auto-default
[04/11 09:46:51    191s]          16            (889.625,1186.105)     (905.625,1186.105)     ccl clock buffer, uid:A12651 (a lib_cell HS65_LL_CNBFX124) at (901.500,1184.900), in power domain auto-default
[04/11 09:46:51    191s]          15.4          (405.900,1910.300)     (421.300,1910.300)     ccl clock buffer, uid:A12e33 (a lib_cell HS65_LL_CNBFX124) at (421.300,1910.300), in power domain auto-default
[04/11 09:46:51    191s]          12.356        (875.847,1194.278)     (885.047,1191.122)     ccl clock buffer, uid:A12590 (a lib_cell HS65_LL_CNBFX103) at (882.100,1190.100), in power domain auto-default
[04/11 09:46:51    191s]          11.6          (875.425,1487.705)     (887.025,1487.705)     ccl clock buffer, uid:A12b00 (a lib_cell HS65_LL_CNBFX124) at (882.900,1486.500), in power domain auto-default
[04/11 09:46:51    191s]          10.4          (1007.225,1035.305)    (1007.225,1024.905)    ccl clock buffer, uid:A12244 (a lib_cell HS65_LL_CNBFX124) at (1003.100,1023.700), in power domain auto-default
[04/11 09:46:51    191s]          10.4          (976.175,986.095)      (976.175,975.695)      ccl clock buffer, uid:A124b0 (a lib_cell HS65_LL_CNBFX124) at (973.500,974.300), in power domain auto-default
[04/11 09:46:51    191s]          10.4          (927.500,1138.100)     (927.500,1127.700)     ccl clock buffer, uid:A12e2b (a lib_cell HS65_LL_CNBFX124) at (927.500,1127.700), in power domain auto-default
[04/11 09:46:51    191s]          10.2          (892.825,1180.905)     (887.825,1186.105)     ccl clock buffer, uid:A12656 (a lib_cell HS65_LL_CNBFX124) at (883.700,1184.900), in power domain auto-default
[04/11 09:46:51    191s]           9.44         (1005.625,1258.905)    (1004.175,1266.895)    ccl clock buffer, uid:A1269d (a lib_cell HS65_LL_CNBFX124) at (1001.500,1265.500), in power domain auto-default
[04/11 09:46:51    191s]       ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/11 09:46:51    191s]       
[04/11 09:46:51    191s]     Legalizing clock trees done.
[04/11 09:46:51    191s]     
[04/11 09:46:51    191s]     Post-Clustering Statistics Report
[04/11 09:46:51    191s]     =================================
[04/11 09:46:51    191s]     
[04/11 09:46:51    191s]     Clustering-Point Fanout Statistics:
[04/11 09:46:51    191s]     
[04/11 09:46:51    191s]     ---------------------------------------------------------------------------------------------------------
[04/11 09:46:51    191s]     Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[04/11 09:46:51    191s]                          Fanout    Fanout    Fanout    Fanout       Distribution
[04/11 09:46:51    191s]     ---------------------------------------------------------------------------------------------------------
[04/11 09:46:51    191s]     Trunk         98      5.531      1         20        6.266      {72 <= 7.600, 13 <= 15.200, 13 <= 22.800}
[04/11 09:46:51    191s]     Leaf         418     19.065      1         20        2.591      {3 <= 7.600, 31 <= 15.200, 384 <= 22.800}
[04/11 09:46:51    191s]     ---------------------------------------------------------------------------------------------------------
[04/11 09:46:51    191s]     
[04/11 09:46:51    191s]     Clustering Failure Statistics:
[04/11 09:46:51    191s]     
[04/11 09:46:51    191s]     ----------------------------------------------------------
[04/11 09:46:51    191s]     Net Type    Clusters    Clusters    Net Skew    Transition
[04/11 09:46:51    191s]                 Tried       Failed      Failures    Failures
[04/11 09:46:51    191s]     ----------------------------------------------------------
[04/11 09:46:51    191s]     Trunk          118          2           1            2
[04/11 09:46:51    191s]     Leaf          3534         40          29           38
[04/11 09:46:51    191s]     ----------------------------------------------------------
[04/11 09:46:51    191s]     
[04/11 09:46:51    191s]     
[04/11 09:46:52    191s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
[04/11 09:46:52    191s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
[04/11 09:46:52    191s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner SS.
[04/11 09:46:52    191s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 09:46:52    191s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner SS.
[04/11 09:46:52    191s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 09:46:52    192s]     Clock DAG stats after 'Clustering':
[04/11 09:46:52    192s]       cell counts      : b=486, i=0, icg=0, nicg=30, l=5, total=521
[04/11 09:46:52    192s]       cell areas       : b=6251.440um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11347.880um^2, total=17677.320um^2
[04/11 09:46:52    192s]       cell capacitance : b=3.943pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.008pF, total=3.981pF
[04/11 09:46:52    192s]       sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:46:52    192s]       wire capacitance : top=0.000pF, trunk=3.273pF, leaf=10.261pF, total=13.534pF
[04/11 09:46:52    192s]       wire lengths     : top=0.000um, trunk=22433.377um, leaf=59315.606um, total=81748.983um
[04/11 09:46:52    192s]     Clock DAG net violations after 'Clustering':
[04/11 09:46:52    192s]       Capacitance : {count=6, worst=[1.294pF, 1.264pF, 1.236pF, 0.000pF, 0.000pF, 0.000pF]} avg=0.632pF sd=0.693pF
[04/11 09:46:52    192s]       Transition  : {count=4, worst=[0.031ns, 0.018ns, 0.002ns, 0.001ns]} avg=0.013ns sd=0.014ns
[04/11 09:46:52    192s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[04/11 09:46:52    192s]       Trunk : target=0.200ns count=105 avg=0.066ns sd=0.048ns min=0.000ns max=0.231ns {45 <= 0.040ns, 26 <= 0.080ns, 20 <= 0.120ns, 12 <= 0.160ns, 2 > 0.200ns}
[04/11 09:46:52    192s]       Leaf  : target=0.200ns count=419 avg=0.045ns sd=0.044ns min=0.017ns max=0.202ns {328 <= 0.040ns, 21 <= 0.080ns, 24 <= 0.120ns, 32 <= 0.160ns, 12 <= 0.200ns, 2 > 0.200ns}
[04/11 09:46:52    192s]     Clock DAG library cell distribution after 'Clustering' {count}:
[04/11 09:46:52    192s]        Bufs: HS65_LL_CNBFX124: 154 HS65_LL_CNBFX103: 93 HS65_LL_CNBFX82: 133 HS65_LL_CNBFX62: 21 HS65_LL_CNBFX58: 2 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 9 HS65_LL_CNBFX31: 10 HS65_LL_CNBFX27: 3 HS65_LL_CNBFX24: 1 HS65_LL_CNBFX21: 1 HS65_LL_CNBFX14: 7 HS65_LL_CNBFX10: 51 
[04/11 09:46:52    192s]       NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:46:52    192s]      Logics: HS65_LL_XNOR2X35: 2 CPAD_S_74x50u_IN: 3 
[04/11 09:46:52    192s]     Skew group summary after 'Clustering':
[04/11 09:46:52    192s]       skew_group in_clk/Clock_constraint: insertion delay [min=1.154, max=1.384, avg=1.309, sd=0.059], skew [0.231 vs 0.099*, 67.7% {1.285, 1.335, 1.384}] (wid=0.741 ws=0.147) (gid=0.748 gs=0.206)
[04/11 09:46:52    192s]       skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.884, max=0.955, avg=0.944, sd=0.012], skew [0.071 vs 0.099, 96.2% {0.896, 0.945, 0.955}] (wid=0.586 ws=0.004) (gid=0.369 gs=0.068)
[04/11 09:46:52    192s]       skew_group in_tck_i/Clock_constraint: insertion delay [min=0.924, max=0.937, avg=0.930, sd=0.003], skew [0.012 vs 0.099, 100% {0.924, 0.929, 0.937}] (wid=0.601 ws=0.009) (gid=0.338 gs=0.007)
[04/11 09:46:52    192s]     Clock network insertion delays are now [0.385ns, 0.884ns] average 0.766ns std.dev 0.131ns
[04/11 09:46:52    192s]     Legalizer calls during this step: 22979 succeeded with DRC/Color checks: 1 succeeded without DRC/Color checks: 22978
[04/11 09:46:52    192s]   Clustering done.
[04/11 09:46:52    192s]   Resynthesising clock tree into netlist...
[04/11 09:46:52    192s]     Reset timing graph...
[04/11 09:46:53    193s]     Reset timing graph done.
[04/11 09:46:53    193s]   Resynthesising clock tree into netlist done.
[04/11 09:46:53    193s]   Updating congestion map to accurately time the clock tree...
[04/11 09:46:53    193s]     Routing unrouted datapath nets connected to clock instances...
[04/11 09:46:53    193s] *info: There are 42 candidate Buffer cells
[04/11 09:46:53    193s] *info: There are 41 candidate Inverter cells
[04/11 09:46:54    194s]       Routed 132 unrouted datapath nets connected to clock instances
[04/11 09:46:54    194s]     Routing unrouted datapath nets connected to clock instances done.
[04/11 09:46:54    194s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/11 09:46:54    194s] Extraction called for design 'top_top' of instances=85787 and nets=79419 using extraction engine 'preRoute' .
[04/11 09:46:54    194s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/11 09:46:54    194s] Type 'man IMPEXT-3530' for more detail.
[04/11 09:46:54    194s] PreRoute RC Extraction called for design top_top.
[04/11 09:46:54    194s] RC Extraction called in multi-corner(2) mode.
[04/11 09:46:54    194s] RCMode: PreRoute
[04/11 09:46:54    194s]       RC Corner Indexes            0       1   
[04/11 09:46:54    194s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/11 09:46:54    194s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/11 09:46:54    194s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/11 09:46:54    194s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/11 09:46:54    194s] Shrink Factor                : 1.00000
[04/11 09:46:54    194s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/11 09:46:54    194s] Using capacitance table file ...
[04/11 09:46:54    194s] Updating RC grid for preRoute extraction ...
[04/11 09:46:54    194s] Initializing multi-corner capacitance tables ... 
[04/11 09:46:54    194s] Initializing multi-corner resistance tables ...
[04/11 09:46:54    194s] Creating RPSQ from WeeR and WRes ...
[04/11 09:46:54    194s] Creating RPSQ from WeeR and WRes ...
[04/11 09:46:54    194s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1656.523M)
[04/11 09:46:54    194s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/11 09:46:54    194s]   Updating congestion map to accurately time the clock tree done.
[04/11 09:46:54    194s]   Disconnecting clock tree from netlist...
[04/11 09:46:54    194s]   Disconnecting clock tree from netlist done.
[04/11 09:46:54    194s]   Rebuilding timing graph...
[04/11 09:46:55    195s]   Rebuilding timing graph done.
[04/11 09:46:56    196s]   Clock DAG stats After congestion update:
[04/11 09:46:56    196s]     cell counts      : b=486, i=0, icg=0, nicg=30, l=5, total=521
[04/11 09:46:56    196s]     cell areas       : b=6251.440um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11347.880um^2, total=17677.320um^2
[04/11 09:46:56    196s]     cell capacitance : b=3.943pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.008pF, total=3.981pF
[04/11 09:46:56    196s]     sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:46:56    196s]     wire capacitance : top=0.000pF, trunk=3.310pF, leaf=10.367pF, total=13.677pF
[04/11 09:46:56    196s]     wire lengths     : top=0.000um, trunk=22433.377um, leaf=59315.606um, total=81748.983um
[04/11 09:46:56    196s]   Clock DAG net violations After congestion update:
[04/11 09:46:56    196s]     Capacitance : {count=6, worst=[1.294pF, 1.264pF, 1.236pF, 0.000pF, 0.000pF, 0.000pF]} avg=0.632pF sd=0.693pF
[04/11 09:46:56    196s]     Transition  : {count=6, worst=[0.031ns, 0.018ns, 0.003ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.009ns sd=0.013ns
[04/11 09:46:56    196s]   Clock DAG primary half-corner transition distribution After congestion update:
[04/11 09:46:56    196s]     Trunk : target=0.200ns count=105 avg=0.066ns sd=0.048ns min=0.000ns max=0.231ns {45 <= 0.040ns, 26 <= 0.080ns, 20 <= 0.120ns, 12 <= 0.160ns, 2 > 0.200ns}
[04/11 09:46:56    196s]     Leaf  : target=0.200ns count=419 avg=0.046ns sd=0.044ns min=0.017ns max=0.203ns {328 <= 0.040ns, 21 <= 0.080ns, 23 <= 0.120ns, 32 <= 0.160ns, 11 <= 0.200ns, 4 > 0.200ns}
[04/11 09:46:56    196s]   Clock DAG library cell distribution After congestion update {count}:
[04/11 09:46:56    196s]      Bufs: HS65_LL_CNBFX124: 154 HS65_LL_CNBFX103: 93 HS65_LL_CNBFX82: 133 HS65_LL_CNBFX62: 21 HS65_LL_CNBFX58: 2 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 9 HS65_LL_CNBFX31: 10 HS65_LL_CNBFX27: 3 HS65_LL_CNBFX24: 1 HS65_LL_CNBFX21: 1 HS65_LL_CNBFX14: 7 HS65_LL_CNBFX10: 51 
[04/11 09:46:56    196s]     NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:46:56    196s]    Logics: HS65_LL_XNOR2X35: 2 CPAD_S_74x50u_IN: 3 
[04/11 09:46:56    196s]   Skew group summary After congestion update:
[04/11 09:46:56    196s]     skew_group in_clk/Clock_constraint: insertion delay [min=1.155, max=1.385, avg=1.310, sd=0.059], skew [0.230 vs 0.099*, 66.9% {1.288, 1.337, 1.385}] (wid=0.741 ws=0.147) (gid=0.749 gs=0.206)
[04/11 09:46:56    196s]     skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.886, max=0.959, avg=0.946, sd=0.013], skew [0.072 vs 0.099, 96.2% {0.899, 0.948, 0.959}] (wid=0.587 ws=0.005) (gid=0.372 gs=0.070)
[04/11 09:46:56    196s]     skew_group in_tck_i/Clock_constraint: insertion delay [min=0.925, max=0.938, avg=0.931, sd=0.003], skew [0.012 vs 0.099, 100% {0.925, 0.931, 0.938}] (wid=0.601 ws=0.009) (gid=0.339 gs=0.007)
[04/11 09:46:56    196s]   Clock network insertion delays are now [0.386ns, 0.885ns] average 0.768ns std.dev 0.131ns
[04/11 09:46:56    196s]   Fixing clock tree slew time and max cap violations...
[04/11 09:46:56    196s]     Fixing clock tree overload: 
[04/11 09:46:56    196s]     Fixing clock tree overload: .
[04/11 09:46:56    196s]     Fixing clock tree overload: ..
[04/11 09:46:56    196s]     Fixing clock tree overload: ...
[04/11 09:46:56    196s]     Fixing clock tree overload: ... 20% 
[04/11 09:46:56    196s]     Fixing clock tree overload: ... 20% .
[04/11 09:46:56    196s]     Fixing clock tree overload: ... 20% ..
[04/11 09:46:56    196s]     Fixing clock tree overload: ... 20% ...
[04/11 09:46:56    196s]     Fixing clock tree overload: ... 20% ... 40% 
[04/11 09:46:56    196s]     Fixing clock tree overload: ... 20% ... 40% .
[04/11 09:46:56    196s]     Fixing clock tree overload: ... 20% ... 40% ..
[04/11 09:46:56    196s]     Fixing clock tree overload: ... 20% ... 40% ...
[04/11 09:46:56    196s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[04/11 09:46:56    196s]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[04/11 09:46:56    196s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[04/11 09:46:57    196s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[04/11 09:46:57    196s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[04/11 09:46:57    196s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[04/11 09:46:57    196s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[04/11 09:46:57    197s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[04/11 09:46:57    197s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[04/11 09:46:57    197s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[04/11 09:46:57    197s]       cell counts      : b=486, i=0, icg=0, nicg=30, l=5, total=521
[04/11 09:46:57    197s]       cell areas       : b=6207.760um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11347.880um^2, total=17633.640um^2
[04/11 09:46:57    197s]       cell capacitance : b=3.914pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.008pF, total=3.952pF
[04/11 09:46:57    197s]       sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:46:57    197s]       wire capacitance : top=0.000pF, trunk=3.287pF, leaf=10.365pF, total=13.652pF
[04/11 09:46:57    197s]       wire lengths     : top=0.000um, trunk=22283.667um, leaf=59302.275um, total=81585.942um
[04/11 09:46:57    197s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[04/11 09:46:57    197s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[04/11 09:46:57    197s]       Trunk : target=0.200ns count=105 avg=0.069ns sd=0.047ns min=0.000ns max=0.196ns {43 <= 0.040ns, 24 <= 0.080ns, 23 <= 0.120ns, 12 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:46:57    197s]       Leaf  : target=0.200ns count=419 avg=0.045ns sd=0.043ns min=0.017ns max=0.197ns {328 <= 0.040ns, 21 <= 0.080ns, 24 <= 0.120ns, 34 <= 0.160ns, 12 <= 0.200ns}
[04/11 09:46:57    197s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[04/11 09:46:57    197s]        Bufs: HS65_LL_CNBFX124: 151 HS65_LL_CNBFX103: 94 HS65_LL_CNBFX82: 133 HS65_LL_CNBFX62: 21 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 9 HS65_LL_CNBFX31: 10 HS65_LL_CNBFX27: 3 HS65_LL_CNBFX24: 1 HS65_LL_CNBFX21: 1 HS65_LL_CNBFX17: 1 HS65_LL_CNBFX14: 8 HS65_LL_CNBFX10: 53 
[04/11 09:46:57    197s]       NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:46:57    197s]      Logics: HS65_LL_XNOR2X35: 2 CPAD_S_74x50u_IN: 3 
[04/11 09:46:57    197s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[04/11 09:46:57    197s]       skew_group in_clk/Clock_constraint: insertion delay [min=1.227, max=1.457, avg=1.383, sd=0.059], skew [0.230 vs 0.099*, 67.3% {1.360, 1.409, 1.457}] (wid=0.740 ws=0.147) (gid=0.823 gs=0.207)
[04/11 09:46:57    197s]       skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.951, max=1.023, avg=1.011, sd=0.013], skew [0.072 vs 0.099, 96.2% {0.963, 1.013, 1.023}] (wid=0.584 ws=0.005) (gid=0.440 gs=0.070)
[04/11 09:46:57    197s]       skew_group in_tck_i/Clock_constraint: insertion delay [min=1.056, max=1.069, avg=1.062, sd=0.003], skew [0.012 vs 0.099, 100% {1.056, 1.062, 1.069}] (wid=0.610 ws=0.009) (gid=0.461 gs=0.007)
[04/11 09:46:57    197s]     Clock network insertion delays are now [0.451ns, 0.958ns] average 0.843ns std.dev 0.124ns
[04/11 09:46:57    197s]     Legalizer calls during this step: 379 succeeded with DRC/Color checks: 35 succeeded without DRC/Color checks: 344
[04/11 09:46:57    197s]   Fixing clock tree slew time and max cap violations done.
[04/11 09:46:57    197s]   Fixing clock tree slew time and max cap violations - detailed pass...
[04/11 09:46:57    197s]     Fixing clock tree overload: 
[04/11 09:46:57    197s]     Fixing clock tree overload: .
[04/11 09:46:57    197s]     Creating channel graph for ccopt_3_4_available_3_8...
[04/11 09:46:57    197s]       Channel graph considering 9 blockages
[04/11 09:46:57    197s]       Fully blocked area 0 square microns
[04/11 09:46:57    197s]     Creating channel graph for ccopt_3_4_available_3_8 done.
[04/11 09:46:57    197s]     Fixing clock tree overload: ..
[04/11 09:46:57    197s]     Fixing clock tree overload: ...
[04/11 09:46:57    197s]     Fixing clock tree overload: ... 20% 
[04/11 09:46:57    197s]     Fixing clock tree overload: ... 20% .
[04/11 09:46:57    197s]     Fixing clock tree overload: ... 20% ..
[04/11 09:46:57    197s]     Fixing clock tree overload: ... 20% ...
[04/11 09:46:57    197s]     Fixing clock tree overload: ... 20% ... 40% 
[04/11 09:46:57    197s]     Fixing clock tree overload: ... 20% ... 40% .
[04/11 09:46:57    197s]     Fixing clock tree overload: ... 20% ... 40% ..
[04/11 09:46:57    197s]     Fixing clock tree overload: ... 20% ... 40% ...
[04/11 09:46:57    197s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[04/11 09:46:57    197s]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[04/11 09:46:57    197s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[04/11 09:46:57    197s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[04/11 09:46:57    197s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[04/11 09:46:57    197s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[04/11 09:46:57    197s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[04/11 09:46:57    197s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[04/11 09:46:57    197s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[04/11 09:46:57    197s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/11 09:46:57    197s]       cell counts      : b=488, i=0, icg=0, nicg=30, l=5, total=523
[04/11 09:46:57    197s]       cell areas       : b=6214.000um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11347.880um^2, total=17639.880um^2
[04/11 09:46:57    197s]       cell capacitance : b=3.917pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.008pF, total=3.956pF
[04/11 09:46:57    197s]       sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:46:57    197s]       wire capacitance : top=0.000pF, trunk=3.288pF, leaf=10.365pF, total=13.653pF
[04/11 09:46:57    197s]       wire lengths     : top=0.000um, trunk=22283.365um, leaf=59302.275um, total=81585.640um
[04/11 09:46:57    197s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[04/11 09:46:57    197s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/11 09:46:57    197s]       Trunk : target=0.200ns count=107 avg=0.068ns sd=0.047ns min=0.000ns max=0.196ns {45 <= 0.040ns, 24 <= 0.080ns, 23 <= 0.120ns, 12 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:46:57    197s]       Leaf  : target=0.200ns count=419 avg=0.045ns sd=0.043ns min=0.017ns max=0.197ns {328 <= 0.040ns, 21 <= 0.080ns, 24 <= 0.120ns, 34 <= 0.160ns, 12 <= 0.200ns}
[04/11 09:46:57    197s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[04/11 09:46:57    197s]        Bufs: HS65_LL_CNBFX124: 151 HS65_LL_CNBFX103: 94 HS65_LL_CNBFX82: 133 HS65_LL_CNBFX62: 21 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 9 HS65_LL_CNBFX31: 10 HS65_LL_CNBFX27: 3 HS65_LL_CNBFX24: 1 HS65_LL_CNBFX21: 1 HS65_LL_CNBFX17: 1 HS65_LL_CNBFX14: 10 HS65_LL_CNBFX10: 53 
[04/11 09:46:57    197s]       NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:46:57    197s]      Logics: HS65_LL_XNOR2X35: 2 CPAD_S_74x50u_IN: 3 
[04/11 09:46:57    197s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/11 09:46:57    197s]       skew_group in_clk/Clock_constraint: insertion delay [min=1.285, max=1.515, avg=1.440, sd=0.059], skew [0.230 vs 0.099*, 67.3% {1.417, 1.467, 1.515}] (wid=0.740 ws=0.147) (gid=0.881 gs=0.207)
[04/11 09:46:57    197s]       skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=1.003, max=1.075, avg=1.063, sd=0.013], skew [0.072 vs 0.099, 96.2% {1.016, 1.065, 1.075}] (wid=0.583 ws=0.005) (gid=0.493 gs=0.070)
[04/11 09:46:57    197s]       skew_group in_tck_i/Clock_constraint: insertion delay [min=1.056, max=1.069, avg=1.062, sd=0.003], skew [0.012 vs 0.099, 100% {1.056, 1.062, 1.069}] (wid=0.610 ws=0.009) (gid=0.461 gs=0.007)
[04/11 09:46:57    197s]     Clock network insertion delays are now [0.503ns, 1.015ns] average 0.897ns std.dev 0.132ns
[04/11 09:46:57    197s]     Legalizer calls during this step: 26 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 26
[04/11 09:46:57    197s]   Fixing clock tree slew time and max cap violations - detailed pass done.
[04/11 09:46:57    197s]   Removing unnecessary root buffering...
[04/11 09:46:57    197s]     Clock DAG stats after 'Removing unnecessary root buffering':
[04/11 09:46:57    197s]       cell counts      : b=488, i=0, icg=0, nicg=30, l=5, total=523
[04/11 09:46:57    197s]       cell areas       : b=6214.000um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11347.880um^2, total=17639.880um^2
[04/11 09:46:57    197s]       cell capacitance : b=3.917pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.008pF, total=3.956pF
[04/11 09:46:57    197s]       sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:46:57    197s]       wire capacitance : top=0.000pF, trunk=3.288pF, leaf=10.365pF, total=13.653pF
[04/11 09:46:57    197s]       wire lengths     : top=0.000um, trunk=22283.365um, leaf=59302.275um, total=81585.640um
[04/11 09:46:57    197s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[04/11 09:46:57    197s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[04/11 09:46:57    197s]       Trunk : target=0.200ns count=107 avg=0.068ns sd=0.047ns min=0.000ns max=0.196ns {45 <= 0.040ns, 24 <= 0.080ns, 23 <= 0.120ns, 12 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:46:57    197s]       Leaf  : target=0.200ns count=419 avg=0.045ns sd=0.043ns min=0.017ns max=0.197ns {328 <= 0.040ns, 21 <= 0.080ns, 24 <= 0.120ns, 34 <= 0.160ns, 12 <= 0.200ns}
[04/11 09:46:57    197s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[04/11 09:46:57    197s]        Bufs: HS65_LL_CNBFX124: 151 HS65_LL_CNBFX103: 94 HS65_LL_CNBFX82: 133 HS65_LL_CNBFX62: 21 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 9 HS65_LL_CNBFX31: 10 HS65_LL_CNBFX27: 3 HS65_LL_CNBFX24: 1 HS65_LL_CNBFX21: 1 HS65_LL_CNBFX17: 1 HS65_LL_CNBFX14: 10 HS65_LL_CNBFX10: 53 
[04/11 09:46:57    197s]       NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:46:57    197s]      Logics: HS65_LL_XNOR2X35: 2 CPAD_S_74x50u_IN: 3 
[04/11 09:46:57    197s]     Skew group summary after 'Removing unnecessary root buffering':
[04/11 09:46:57    197s]       skew_group in_clk/Clock_constraint: insertion delay [min=1.285, max=1.515, avg=1.440, sd=0.059], skew [0.230 vs 0.099*, 67.3% {1.417, 1.467, 1.515}] (wid=0.740 ws=0.147) (gid=0.881 gs=0.207)
[04/11 09:46:57    197s]       skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=1.003, max=1.075, avg=1.063, sd=0.013], skew [0.072 vs 0.099, 96.2% {1.016, 1.065, 1.075}] (wid=0.583 ws=0.005) (gid=0.493 gs=0.070)
[04/11 09:46:57    197s]       skew_group in_tck_i/Clock_constraint: insertion delay [min=1.056, max=1.069, avg=1.062, sd=0.003], skew [0.012 vs 0.099, 100% {1.056, 1.062, 1.069}] (wid=0.610 ws=0.009) (gid=0.461 gs=0.007)
[04/11 09:46:57    197s]     Clock network insertion delays are now [0.503ns, 1.015ns] average 0.897ns std.dev 0.132ns
[04/11 09:46:57    197s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[04/11 09:46:57    197s]   Removing unnecessary root buffering done.
[04/11 09:46:57    197s]   Removing unconstrained drivers...
[04/11 09:46:57    197s]     Have 1 candidate drivers for removal.
[04/11 09:46:57    197s]     Removing drivers: 
[04/11 09:46:57    197s]     Removing drivers: .
[04/11 09:46:57    197s]     Removing drivers: ..
[04/11 09:46:57    197s]     Removing drivers: ...
[04/11 09:46:57    197s]     Removing drivers: ... 20% 
[04/11 09:46:57    197s]     Removing drivers: ... 20% .
[04/11 09:46:57    197s]     Removing drivers: ... 20% ..
[04/11 09:46:57    197s]     Removing drivers: ... 20% ...
[04/11 09:46:57    197s]     Removing drivers: ... 20% ... 40% 
[04/11 09:46:57    197s]     Removing drivers: ... 20% ... 40% .
[04/11 09:46:57    197s]     Removing drivers: ... 20% ... 40% ..
[04/11 09:46:57    197s]     Removing drivers: ... 20% ... 40% ...
[04/11 09:46:57    197s]     Removing drivers: ... 20% ... 40% ... 60% 
[04/11 09:46:57    197s]     Removing drivers: ... 20% ... 40% ... 60% .
[04/11 09:46:57    197s]     Removing drivers: ... 20% ... 40% ... 60% ..
[04/11 09:46:57    197s]     Removing drivers: ... 20% ... 40% ... 60% ...
[04/11 09:46:57    197s]     Removing drivers: ... 20% ... 40% ... 60% ... 80% 
[04/11 09:46:57    197s]     Removing drivers: ... 20% ... 40% ... 60% ... 80% .
[04/11 09:46:57    197s]     Removing drivers: ... 20% ... 40% ... 60% ... 80% ..
[04/11 09:46:57    197s]     Removing drivers: ... 20% ... 40% ... 60% ... 80% ...
[04/11 09:46:57    197s]     Removing drivers: ... 20% ... 40% ... 60% ... 80% ... 100% 
[04/11 09:46:57    197s]     Clock DAG stats after 'Removing unconstrained drivers':
[04/11 09:46:57    197s]       cell counts      : b=488, i=0, icg=0, nicg=30, l=5, total=523
[04/11 09:46:57    197s]       cell areas       : b=6214.000um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11347.880um^2, total=17639.880um^2
[04/11 09:46:57    197s]       cell capacitance : b=3.917pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.008pF, total=3.956pF
[04/11 09:46:57    197s]       sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:46:57    197s]       wire capacitance : top=0.000pF, trunk=3.288pF, leaf=10.365pF, total=13.653pF
[04/11 09:46:57    197s]       wire lengths     : top=0.000um, trunk=22283.365um, leaf=59302.275um, total=81585.640um
[04/11 09:46:57    197s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[04/11 09:46:57    197s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[04/11 09:46:57    197s]       Trunk : target=0.200ns count=107 avg=0.068ns sd=0.047ns min=0.000ns max=0.196ns {45 <= 0.040ns, 24 <= 0.080ns, 23 <= 0.120ns, 12 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:46:57    197s]       Leaf  : target=0.200ns count=419 avg=0.045ns sd=0.043ns min=0.017ns max=0.197ns {328 <= 0.040ns, 21 <= 0.080ns, 24 <= 0.120ns, 34 <= 0.160ns, 12 <= 0.200ns}
[04/11 09:46:57    197s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[04/11 09:46:57    197s]        Bufs: HS65_LL_CNBFX124: 151 HS65_LL_CNBFX103: 94 HS65_LL_CNBFX82: 133 HS65_LL_CNBFX62: 21 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 9 HS65_LL_CNBFX31: 10 HS65_LL_CNBFX27: 3 HS65_LL_CNBFX24: 1 HS65_LL_CNBFX21: 1 HS65_LL_CNBFX17: 1 HS65_LL_CNBFX14: 10 HS65_LL_CNBFX10: 53 
[04/11 09:46:57    197s]       NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:46:57    197s]      Logics: HS65_LL_XNOR2X35: 2 CPAD_S_74x50u_IN: 3 
[04/11 09:46:57    197s]     Skew group summary after 'Removing unconstrained drivers':
[04/11 09:46:57    197s]       skew_group in_clk/Clock_constraint: insertion delay [min=1.285, max=1.515, avg=1.440, sd=0.059], skew [0.230 vs 0.099*, 67.3% {1.417, 1.467, 1.515}] (wid=0.740 ws=0.147) (gid=0.881 gs=0.207)
[04/11 09:46:57    197s]       skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=1.003, max=1.075, avg=1.063, sd=0.013], skew [0.072 vs 0.099, 96.2% {1.016, 1.065, 1.075}] (wid=0.583 ws=0.005) (gid=0.493 gs=0.070)
[04/11 09:46:57    197s]       skew_group in_tck_i/Clock_constraint: insertion delay [min=1.056, max=1.069, avg=1.062, sd=0.003], skew [0.012 vs 0.099, 100% {1.056, 1.062, 1.069}] (wid=0.610 ws=0.009) (gid=0.461 gs=0.007)
[04/11 09:46:57    197s]     Clock network insertion delays are now [0.503ns, 1.015ns] average 0.897ns std.dev 0.132ns
[04/11 09:46:57    197s]     Legalizer calls during this step: 50 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 50
[04/11 09:46:57    197s]   Removing unconstrained drivers done.
[04/11 09:46:57    197s]   Equalizing net lengths...
[04/11 09:46:57    197s]     Clock DAG stats after 'Equalizing net lengths':
[04/11 09:46:57    197s]       cell counts      : b=488, i=0, icg=0, nicg=30, l=5, total=523
[04/11 09:46:57    197s]       cell areas       : b=6214.000um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11347.880um^2, total=17639.880um^2
[04/11 09:46:57    197s]       cell capacitance : b=3.917pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.008pF, total=3.956pF
[04/11 09:46:57    197s]       sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:46:57    197s]       wire capacitance : top=0.000pF, trunk=3.288pF, leaf=10.365pF, total=13.653pF
[04/11 09:46:57    197s]       wire lengths     : top=0.000um, trunk=22283.365um, leaf=59302.275um, total=81585.640um
[04/11 09:46:57    197s]     Clock DAG net violations after 'Equalizing net lengths': none
[04/11 09:46:57    197s]     Clock DAG primary half-corner transition distribution after 'Equalizing net lengths':
[04/11 09:46:57    197s]       Trunk : target=0.200ns count=107 avg=0.068ns sd=0.047ns min=0.000ns max=0.196ns {45 <= 0.040ns, 24 <= 0.080ns, 23 <= 0.120ns, 12 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:46:57    197s]       Leaf  : target=0.200ns count=419 avg=0.045ns sd=0.043ns min=0.017ns max=0.197ns {328 <= 0.040ns, 21 <= 0.080ns, 24 <= 0.120ns, 34 <= 0.160ns, 12 <= 0.200ns}
[04/11 09:46:57    197s]     Clock DAG library cell distribution after 'Equalizing net lengths' {count}:
[04/11 09:46:57    197s]        Bufs: HS65_LL_CNBFX124: 151 HS65_LL_CNBFX103: 94 HS65_LL_CNBFX82: 133 HS65_LL_CNBFX62: 21 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 9 HS65_LL_CNBFX31: 10 HS65_LL_CNBFX27: 3 HS65_LL_CNBFX24: 1 HS65_LL_CNBFX21: 1 HS65_LL_CNBFX17: 1 HS65_LL_CNBFX14: 10 HS65_LL_CNBFX10: 53 
[04/11 09:46:57    197s]       NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:46:57    197s]      Logics: HS65_LL_XNOR2X35: 2 CPAD_S_74x50u_IN: 3 
[04/11 09:46:58    197s]     Skew group summary after 'Equalizing net lengths':
[04/11 09:46:58    197s]       skew_group in_clk/Clock_constraint: insertion delay [min=1.285, max=1.515, avg=1.440, sd=0.059], skew [0.230 vs 0.099*, 67.3% {1.417, 1.467, 1.515}] (wid=0.740 ws=0.147) (gid=0.881 gs=0.207)
[04/11 09:46:58    197s]       skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=1.003, max=1.075, avg=1.063, sd=0.013], skew [0.072 vs 0.099, 96.2% {1.016, 1.065, 1.075}] (wid=0.583 ws=0.005) (gid=0.493 gs=0.070)
[04/11 09:46:58    197s]       skew_group in_tck_i/Clock_constraint: insertion delay [min=1.056, max=1.069, avg=1.062, sd=0.003], skew [0.012 vs 0.099, 100% {1.056, 1.062, 1.069}] (wid=0.610 ws=0.009) (gid=0.461 gs=0.007)
[04/11 09:46:58    197s]     Clock network insertion delays are now [0.503ns, 1.015ns] average 0.897ns std.dev 0.132ns
[04/11 09:46:58    198s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[04/11 09:46:58    198s]   Equalizing net lengths done.
[04/11 09:46:58    198s]   Reducing insertion delay 1...
[04/11 09:46:58    198s]     Clock DAG stats after 'Reducing insertion delay 1':
[04/11 09:46:58    198s]       cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
[04/11 09:46:58    198s]       cell areas       : b=6217.640um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11347.880um^2, total=17643.520um^2
[04/11 09:46:58    198s]       cell capacitance : b=3.919pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.008pF, total=3.958pF
[04/11 09:46:58    198s]       sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:46:58    198s]       wire capacitance : top=0.000pF, trunk=3.289pF, leaf=10.365pF, total=13.654pF
[04/11 09:46:58    198s]       wire lengths     : top=0.000um, trunk=22288.135um, leaf=59302.275um, total=81590.410um
[04/11 09:46:58    198s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[04/11 09:46:58    198s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[04/11 09:46:58    198s]       Trunk : target=0.200ns count=108 avg=0.067ns sd=0.046ns min=0.000ns max=0.196ns {47 <= 0.040ns, 24 <= 0.080ns, 22 <= 0.120ns, 12 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:46:58    198s]       Leaf  : target=0.200ns count=419 avg=0.045ns sd=0.043ns min=0.017ns max=0.197ns {328 <= 0.040ns, 21 <= 0.080ns, 24 <= 0.120ns, 34 <= 0.160ns, 12 <= 0.200ns}
[04/11 09:46:58    198s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[04/11 09:46:58    198s]        Bufs: HS65_LL_CNBFX124: 151 HS65_LL_CNBFX103: 94 HS65_LL_CNBFX82: 133 HS65_LL_CNBFX62: 21 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 9 HS65_LL_CNBFX31: 10 HS65_LL_CNBFX27: 3 HS65_LL_CNBFX24: 1 HS65_LL_CNBFX21: 2 HS65_LL_CNBFX17: 1 HS65_LL_CNBFX14: 10 HS65_LL_CNBFX10: 53 
[04/11 09:46:58    198s]       NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:46:58    198s]      Logics: HS65_LL_XNOR2X35: 2 CPAD_S_74x50u_IN: 3 
[04/11 09:46:58    198s]     Skew group summary after 'Reducing insertion delay 1':
[04/11 09:46:58    198s]       skew_group in_clk/Clock_constraint: insertion delay [min=1.285, max=1.500, avg=1.436, sd=0.056], skew [0.215 vs 0.099*, 71.6% {1.411, 1.460, 1.500}] (wid=0.740 ws=0.147) (gid=0.869 gs=0.195)
[04/11 09:46:58    198s]       skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=1.003, max=1.075, avg=1.063, sd=0.013], skew [0.072 vs 0.099, 96.2% {1.016, 1.065, 1.075}] (wid=0.583 ws=0.005) (gid=0.493 gs=0.070)
[04/11 09:46:58    198s]       skew_group in_tck_i/Clock_constraint: insertion delay [min=1.056, max=1.069, avg=1.062, sd=0.003], skew [0.012 vs 0.099, 100% {1.056, 1.062, 1.069}] (wid=0.610 ws=0.009) (gid=0.461 gs=0.007)
[04/11 09:46:58    198s]     Clock network insertion delays are now [0.503ns, 1.000ns] average 0.893ns std.dev 0.130ns
[04/11 09:46:58    198s]     Legalizer calls during this step: 43 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 43
[04/11 09:46:58    198s]   Reducing insertion delay 1 done.
[04/11 09:46:58    198s]   Removing longest path buffering...
[04/11 09:47:04    204s]     Clock DAG stats after 'Removing longest path buffering':
[04/11 09:47:04    204s]       cell counts      : b=482, i=0, icg=0, nicg=30, l=5, total=517
[04/11 09:47:04    204s]       cell areas       : b=6123.000um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11347.880um^2, total=17548.880um^2
[04/11 09:47:04    204s]       cell capacitance : b=3.860pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.008pF, total=3.898pF
[04/11 09:47:04    204s]       sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:47:04    204s]       wire capacitance : top=0.000pF, trunk=3.274pF, leaf=10.365pF, total=13.639pF
[04/11 09:47:04    204s]       wire lengths     : top=0.000um, trunk=22200.854um, leaf=59302.275um, total=81503.129um
[04/11 09:47:04    204s]     Clock DAG net violations after 'Removing longest path buffering': none
[04/11 09:47:04    204s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[04/11 09:47:04    204s]       Trunk : target=0.200ns count=101 avg=0.071ns sd=0.048ns min=0.000ns max=0.196ns {39 <= 0.040ns, 24 <= 0.080ns, 22 <= 0.120ns, 10 <= 0.160ns, 6 <= 0.200ns}
[04/11 09:47:04    204s]       Leaf  : target=0.200ns count=419 avg=0.045ns sd=0.043ns min=0.017ns max=0.197ns {328 <= 0.040ns, 21 <= 0.080ns, 24 <= 0.120ns, 34 <= 0.160ns, 12 <= 0.200ns}
[04/11 09:47:04    204s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[04/11 09:47:04    204s]        Bufs: HS65_LL_CNBFX124: 146 HS65_LL_CNBFX103: 94 HS65_LL_CNBFX82: 133 HS65_LL_CNBFX62: 21 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 9 HS65_LL_CNBFX31: 10 HS65_LL_CNBFX27: 3 HS65_LL_CNBFX24: 1 HS65_LL_CNBFX21: 2 HS65_LL_CNBFX17: 1 HS65_LL_CNBFX14: 10 HS65_LL_CNBFX10: 51 
[04/11 09:47:04    204s]       NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:47:04    204s]      Logics: HS65_LL_XNOR2X35: 2 CPAD_S_74x50u_IN: 3 
[04/11 09:47:04    204s]     Skew group summary after 'Removing longest path buffering':
[04/11 09:47:04    204s]       skew_group in_clk/Clock_constraint: insertion delay [min=1.176, max=1.369, avg=1.312, sd=0.045], skew [0.193 vs 0.099*, 83% {1.281, 1.330, 1.369}] (wid=0.747 ws=0.146) (gid=0.726 gs=0.169)
[04/11 09:47:04    204s]       skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.923, max=0.995, avg=0.983, sd=0.013], skew [0.072 vs 0.099, 96.2% {0.936, 0.985, 0.995}] (wid=0.604 ws=0.004) (gid=0.392 gs=0.070)
[04/11 09:47:04    204s]       skew_group in_tck_i/Clock_constraint: insertion delay [min=1.035, max=1.047, avg=1.040, sd=0.003], skew [0.012 vs 0.099, 100% {1.035, 1.039, 1.047}] (wid=0.624 ws=0.009) (gid=0.425 gs=0.007)
[04/11 09:47:04    204s]     Clock network insertion delays are now [0.423ns, 0.869ns] average 0.777ns std.dev 0.106ns
[04/11 09:47:04    204s]     Legalizer calls during this step: 423 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 423
[04/11 09:47:04    204s]   Removing longest path buffering done.
[04/11 09:47:04    204s]   Reducing insertion delay 2...
[04/11 09:47:16    216s]     Path optimization required 5248 stage delay updates 
[04/11 09:47:16    216s]     Clock DAG stats after 'Reducing insertion delay 2':
[04/11 09:47:16    216s]       cell counts      : b=482, i=0, icg=0, nicg=30, l=5, total=517
[04/11 09:47:16    216s]       cell areas       : b=6159.400um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11347.880um^2, total=17585.280um^2
[04/11 09:47:16    216s]       cell capacitance : b=3.887pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.008pF, total=3.925pF
[04/11 09:47:16    216s]       sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:47:16    216s]       wire capacitance : top=0.000pF, trunk=3.245pF, leaf=10.374pF, total=13.620pF
[04/11 09:47:16    216s]       wire lengths     : top=0.000um, trunk=22088.483um, leaf=59358.469um, total=81446.952um
[04/11 09:47:16    216s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[04/11 09:47:16    216s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[04/11 09:47:16    216s]       Trunk : target=0.200ns count=101 avg=0.071ns sd=0.047ns min=0.000ns max=0.200ns {39 <= 0.040ns, 26 <= 0.080ns, 21 <= 0.120ns, 11 <= 0.160ns, 4 <= 0.200ns}
[04/11 09:47:16    216s]       Leaf  : target=0.200ns count=419 avg=0.044ns sd=0.042ns min=0.017ns max=0.197ns {333 <= 0.040ns, 24 <= 0.080ns, 21 <= 0.120ns, 29 <= 0.160ns, 12 <= 0.200ns}
[04/11 09:47:16    216s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[04/11 09:47:16    216s]        Bufs: HS65_LL_CNBFX124: 145 HS65_LL_CNBFX103: 97 HS65_LL_CNBFX82: 133 HS65_LL_CNBFX62: 21 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX41: 5 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 9 HS65_LL_CNBFX31: 7 HS65_LL_CNBFX27: 2 HS65_LL_CNBFX24: 2 HS65_LL_CNBFX21: 4 HS65_LL_CNBFX17: 2 HS65_LL_CNBFX14: 10 HS65_LL_CNBFX10: 43 
[04/11 09:47:16    216s]       NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:47:16    216s]      Logics: HS65_LL_XNOR2X35: 2 CPAD_S_74x50u_IN: 3 
[04/11 09:47:16    216s]     Skew group summary after 'Reducing insertion delay 2':
[04/11 09:47:16    216s]       skew_group in_clk/Clock_constraint: insertion delay [min=1.141, max=1.323, avg=1.275, sd=0.044], skew [0.182 vs 0.099*, 83.4% {1.245, 1.294, 1.323}] (wid=0.729 ws=0.147) (gid=0.708 gs=0.169)
[04/11 09:47:16    216s]       skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.912, max=0.976, avg=0.958, sd=0.022], skew [0.064 vs 0.099, 88.1% {0.922, 0.972, 0.976}] (wid=0.610 ws=0.005) (gid=0.368 gs=0.064)
[04/11 09:47:16    216s]       skew_group in_tck_i/Clock_constraint: insertion delay [min=1.016, max=1.023, avg=1.020, sd=0.002], skew [0.007 vs 0.099, 100% {1.016, 1.021, 1.023}] (wid=0.623 ws=0.008) (gid=0.406 gs=0.009)
[04/11 09:47:17    216s]     Clock network insertion delays are now [0.412ns, 0.823ns] average 0.742ns std.dev 0.101ns
[04/11 09:47:17    216s]     Legalizer calls during this step: 1986 succeeded with DRC/Color checks: 6 succeeded without DRC/Color checks: 1980
[04/11 09:47:17    216s]   Reducing insertion delay 2 done.
[04/11 09:47:17    216s]   Reducing clock tree power 1...
[04/11 09:47:17    216s]     Resizing gates: 
[04/11 09:47:17    217s]     Resizing gates: .
[04/11 09:47:18    218s]     Resizing gates: ..
[04/11 09:47:18    218s]     Resizing gates: ...
[04/11 09:47:19    219s]     Resizing gates: ... 20% 
[04/11 09:47:21    221s]     Resizing gates: ... 20% .
[04/11 09:47:23    223s]     Resizing gates: ... 20% ..
[04/11 09:47:24    224s]     Resizing gates: ... 20% ...
[04/11 09:47:24    224s]     Resizing gates: ... 20% ... 40% 
[04/11 09:47:24    224s]     Resizing gates: ... 20% ... 40% .
[04/11 09:47:24    224s]     Resizing gates: ... 20% ... 40% ..
[04/11 09:47:25    225s]     Resizing gates: ... 20% ... 40% ...
[04/11 09:47:25    225s]     Resizing gates: ... 20% ... 40% ... 60% 
[04/11 09:47:26    226s]     Resizing gates: ... 20% ... 40% ... 60% .
[04/11 09:47:27    227s]     Resizing gates: ... 20% ... 40% ... 60% ..
[04/11 09:47:27    227s]     Resizing gates: ... 20% ... 40% ... 60% ...
[04/11 09:47:28    228s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[04/11 09:47:29    229s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[04/11 09:47:30    230s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[04/11 09:47:31    231s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[04/11 09:47:32    232s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[04/11 09:47:32    232s]     Clock DAG stats after 'Reducing clock tree power 1':
[04/11 09:47:32    232s]       cell counts      : b=482, i=0, icg=0, nicg=30, l=5, total=517
[04/11 09:47:32    232s]       cell areas       : b=2346.240um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11343.200um^2, total=13767.440um^2
[04/11 09:47:32    232s]       cell capacitance : b=1.292pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.006pF, total=1.328pF
[04/11 09:47:32    232s]       sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:47:32    232s]       wire capacitance : top=0.000pF, trunk=3.238pF, leaf=10.357pF, total=13.594pF
[04/11 09:47:32    232s]       wire lengths     : top=0.000um, trunk=22046.094um, leaf=59212.813um, total=81258.907um
[04/11 09:47:32    232s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[04/11 09:47:32    232s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[04/11 09:47:32    232s]       Trunk : target=0.200ns count=101 avg=0.058ns sd=0.034ns min=0.000ns max=0.166ns {32 <= 0.040ns, 49 <= 0.080ns, 15 <= 0.120ns, 3 <= 0.160ns, 2 <= 0.200ns}
[04/11 09:47:32    232s]       Leaf  : target=0.200ns count=419 avg=0.088ns sd=0.037ns min=0.023ns max=0.200ns {23 <= 0.040ns, 172 <= 0.080ns, 150 <= 0.120ns, 53 <= 0.160ns, 21 <= 0.200ns}
[04/11 09:47:32    232s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[04/11 09:47:32    232s]        Bufs: HS65_LL_CNBFX124: 11 HS65_LL_CNBFX103: 10 HS65_LL_CNBFX82: 9 HS65_LL_CNBFX62: 3 HS65_LL_CNBFX58: 3 HS65_LL_CNBFX55: 3 HS65_LL_CNBFX52: 4 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 7 HS65_LL_CNBFX41: 3 HS65_LL_CNBFX38: 4 HS65_LL_CNBFX38_1: 2 HS65_LL_CNBFX34: 28 HS65_LL_CNBFX31: 23 HS65_LL_CNBFX27: 35 HS65_LL_CNBFX24: 25 HS65_LL_CNBFX21: 56 HS65_LL_CNBFX17: 38 HS65_LL_CNBFX14: 49 HS65_LL_CNBFX10: 165 
[04/11 09:47:32    232s]       NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:47:32    232s]      Logics: HS65_LL_XNOR2X35: 1 HS65_LL_XNOR2X18: 1 CPAD_S_74x50u_IN: 3 
[04/11 09:47:32    232s]     Skew group summary after 'Reducing clock tree power 1':
[04/11 09:47:32    232s]       skew_group in_clk/Clock_constraint: insertion delay [min=1.255, max=1.387, avg=1.345, sd=0.033], skew [0.132 vs 0.099*, 88.9% {1.307, 1.356, 1.387}] (wid=0.732 ws=0.145) (gid=0.790 gs=0.140)
[04/11 09:47:32    232s]       skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.924, max=1.010, avg=0.989, sd=0.020], skew [0.085 vs 0.099, 95.6% {0.952, 1.001, 1.010}] (wid=0.600 ws=0.004) (gid=0.411 gs=0.084)
[04/11 09:47:32    232s]       skew_group in_tck_i/Clock_constraint: insertion delay [min=1.053, max=1.073, avg=1.066, sd=0.006], skew [0.021 vs 0.099, 100% {1.053, 1.068, 1.073}] (wid=0.608 ws=0.008) (gid=0.469 gs=0.021)
[04/11 09:47:32    232s]     Clock network insertion delays are now [0.424ns, 0.887ns] average 0.809ns std.dev 0.108ns
[04/11 09:47:32    232s]     Legalizer calls during this step: 1296 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 1296
[04/11 09:47:32    232s]   Reducing clock tree power 1 done.
[04/11 09:47:32    232s]   Reducing clock tree power 2...
[04/11 09:47:36    236s]     Path optimization required 1720 stage delay updates 
[04/11 09:47:36    236s]     Clock DAG stats after 'Reducing clock tree power 2':
[04/11 09:47:36    236s]       cell counts      : b=482, i=0, icg=0, nicg=30, l=5, total=517
[04/11 09:47:36    236s]       cell areas       : b=2344.680um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11343.200um^2, total=13765.880um^2
[04/11 09:47:36    236s]       cell capacitance : b=1.284pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.006pF, total=1.320pF
[04/11 09:47:36    236s]       sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:47:36    236s]       wire capacitance : top=0.000pF, trunk=3.271pF, leaf=10.355pF, total=13.626pF
[04/11 09:47:36    236s]       wire lengths     : top=0.000um, trunk=22262.085um, leaf=59205.123um, total=81467.208um
[04/11 09:47:36    236s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[04/11 09:47:36    236s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[04/11 09:47:36    236s]       Trunk : target=0.200ns count=101 avg=0.059ns sd=0.034ns min=0.000ns max=0.166ns {31 <= 0.040ns, 48 <= 0.080ns, 16 <= 0.120ns, 4 <= 0.160ns, 2 <= 0.200ns}
[04/11 09:47:36    236s]       Leaf  : target=0.200ns count=419 avg=0.088ns sd=0.037ns min=0.023ns max=0.200ns {23 <= 0.040ns, 173 <= 0.080ns, 150 <= 0.120ns, 52 <= 0.160ns, 21 <= 0.200ns}
[04/11 09:47:36    236s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[04/11 09:47:36    236s]        Bufs: HS65_LL_CNBFX124: 9 HS65_LL_CNBFX103: 10 HS65_LL_CNBFX82: 10 HS65_LL_CNBFX62: 3 HS65_LL_CNBFX58: 3 HS65_LL_CNBFX55: 3 HS65_LL_CNBFX52: 5 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 7 HS65_LL_CNBFX41: 3 HS65_LL_CNBFX38_0: 1 HS65_LL_CNBFX38: 4 HS65_LL_CNBFX38_1: 2 HS65_LL_CNBFX34: 28 HS65_LL_CNBFX31: 23 HS65_LL_CNBFX27: 35 HS65_LL_CNBFX24: 25 HS65_LL_CNBFX21: 56 HS65_LL_CNBFX17: 38 HS65_LL_CNBFX14: 49 HS65_LL_CNBFX10: 164 
[04/11 09:47:36    236s]       NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:47:36    236s]      Logics: HS65_LL_XNOR2X35: 1 HS65_LL_XNOR2X18: 1 CPAD_S_74x50u_IN: 3 
[04/11 09:47:36    236s]     Skew group summary after 'Reducing clock tree power 2':
[04/11 09:47:36    236s]       skew_group in_clk/Clock_constraint: insertion delay [min=1.283, max=1.383, avg=1.348, sd=0.024], skew [0.101 vs 0.099*, 92.4% {1.306, 1.355, 1.383}] (wid=0.730 ws=0.142) (gid=0.788 gs=0.134)
[04/11 09:47:36    236s]       skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.924, max=1.010, avg=0.989, sd=0.020], skew [0.085 vs 0.099, 95.6% {0.952, 1.001, 1.010}] (wid=0.600 ws=0.004) (gid=0.411 gs=0.084)
[04/11 09:47:36    236s]       skew_group in_tck_i/Clock_constraint: insertion delay [min=1.053, max=1.073, avg=1.066, sd=0.006], skew [0.021 vs 0.099, 100% {1.053, 1.068, 1.073}] (wid=0.608 ws=0.008) (gid=0.469 gs=0.021)
[04/11 09:47:36    236s]     Clock network insertion delays are now [0.424ns, 0.883ns] average 0.811ns std.dev 0.107ns
[04/11 09:47:36    236s]     Legalizer calls during this step: 674 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 674
[04/11 09:47:36    236s]   Reducing clock tree power 2 done.
[04/11 09:47:36    236s]   Approximately balancing fragments step...
[04/11 09:47:36    236s]     Resolving skew group constraints...
[04/11 09:47:37    237s]       Solving LP: 3 skew groups; 7 fragments, 26 fraglets and 29 vertices; 145 variables and 428 constraints; tolerance 1
[04/11 09:47:37    237s]     Resolving skew group constraints done.
[04/11 09:47:37    237s]     Approximately balancing fragments...
[04/11 09:47:37    237s]       Approximately balancing fragments bottom up...
[04/11 09:47:37    237s]         bottom up balancing: 
[04/11 09:47:46    246s]         bottom up balancing: .
[04/11 09:47:46    246s]         bottom up balancing: ..
[04/11 09:47:46    246s]         bottom up balancing: ...
[04/11 09:47:46    246s]         bottom up balancing: ... 20% 
[04/11 09:47:46    246s]         bottom up balancing: ... 20% .
[04/11 09:47:46    246s]         bottom up balancing: ... 20% ..
[04/11 09:47:46    246s]         bottom up balancing: ... 20% ...
[04/11 09:47:46    246s]         bottom up balancing: ... 20% ... 40% 
[04/11 09:47:46    246s]         bottom up balancing: ... 20% ... 40% .
[04/11 09:47:46    246s]         bottom up balancing: ... 20% ... 40% ..
[04/11 09:47:46    246s]         bottom up balancing: ... 20% ... 40% ...
[04/11 09:47:46    246s]         bottom up balancing: ... 20% ... 40% ... 60% 
[04/11 09:47:46    246s]         bottom up balancing: ... 20% ... 40% ... 60% .
[04/11 09:47:46    246s]         bottom up balancing: ... 20% ... 40% ... 60% ..
[04/11 09:47:46    246s]         bottom up balancing: ... 20% ... 40% ... 60% ...
[04/11 09:47:46    246s]         bottom up balancing: ... 20% ... 40% ... 60% ... 80% 
[04/11 09:47:46    246s]         bottom up balancing: ... 20% ... 40% ... 60% ... 80% .
[04/11 09:47:46    246s]         bottom up balancing: ... 20% ... 40% ... 60% ... 80% ..
[04/11 09:47:46    246s]         bottom up balancing: ... 20% ... 40% ... 60% ... 80% ...
[04/11 09:47:46    246s]         bottom up balancing: ... 20% ... 40% ... 60% ... 80% ... 100% 
[04/11 09:47:46    246s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[04/11 09:47:46    246s]           cell counts      : b=486, i=0, icg=0, nicg=30, l=5, total=521
[04/11 09:47:46    246s]           cell areas       : b=1942.720um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13361.320um^2
[04/11 09:47:46    246s]           cell capacitance : b=1.030pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.065pF
[04/11 09:47:46    246s]           sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:47:46    246s]           wire capacitance : top=0.000pF, trunk=3.389pF, leaf=10.350pF, total=13.739pF
[04/11 09:47:46    246s]           wire lengths     : top=0.000um, trunk=23072.860um, leaf=59178.029um, total=82250.889um
[04/11 09:47:46    246s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[04/11 09:47:46    246s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[04/11 09:47:46    246s]           Trunk : target=0.200ns count=105 avg=0.060ns sd=0.036ns min=0.000ns max=0.196ns {30 <= 0.040ns, 56 <= 0.080ns, 13 <= 0.120ns, 3 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:47:46    246s]           Leaf  : target=0.200ns count=419 avg=0.103ns sd=0.030ns min=0.031ns max=0.200ns {1 <= 0.040ns, 98 <= 0.080ns, 224 <= 0.120ns, 75 <= 0.160ns, 21 <= 0.200ns}
[04/11 09:47:46    246s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[04/11 09:47:46    246s]            Bufs: HS65_LL_CNBFX124: 4 HS65_LL_CNBFX103: 6 HS65_LL_CNBFX82: 7 HS65_LL_CNBFX62: 3 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX52: 2 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 1 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 18 HS65_LL_CNBFX24: 12 HS65_LL_CNBFX21: 65 HS65_LL_CNBFX17: 54 HS65_LL_CNBFX14: 66 HS65_LL_CNBFX10: 226 
[04/11 09:47:46    246s]           NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:47:46    246s]          Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
[04/11 09:47:46    246s]         Clock network insertion delays are now [0.483ns, 0.874ns] average 0.812ns std.dev 0.104ns
[04/11 09:47:46    246s]         Legalizer calls during this step: 1211 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 1211
[04/11 09:47:46    246s]       Approximately balancing fragments bottom up done.
[04/11 09:47:46    246s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[04/11 09:47:46    246s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/11 09:47:46    246s]           cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
[04/11 09:47:46    246s]           cell areas       : b=1959.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13377.960um^2
[04/11 09:47:46    246s]           cell capacitance : b=1.040pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.075pF
[04/11 09:47:46    246s]           sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:47:46    246s]           wire capacitance : top=0.000pF, trunk=3.390pF, leaf=10.353pF, total=13.743pF
[04/11 09:47:46    246s]           wire lengths     : top=0.000um, trunk=23077.595um, leaf=59193.284um, total=82270.879um
[04/11 09:47:46    246s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[04/11 09:47:46    246s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/11 09:47:46    246s]           Trunk : target=0.200ns count=107 avg=0.059ns sd=0.036ns min=0.000ns max=0.196ns {32 <= 0.040ns, 56 <= 0.080ns, 13 <= 0.120ns, 3 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:47:46    246s]           Leaf  : target=0.200ns count=420 avg=0.103ns sd=0.030ns min=0.031ns max=0.200ns {1 <= 0.040ns, 99 <= 0.080ns, 224 <= 0.120ns, 75 <= 0.160ns, 21 <= 0.200ns}
[04/11 09:47:46    246s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[04/11 09:47:46    246s]            Bufs: HS65_LL_CNBFX124: 4 HS65_LL_CNBFX103: 6 HS65_LL_CNBFX82: 7 HS65_LL_CNBFX62: 4 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX52: 2 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 1 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 18 HS65_LL_CNBFX24: 12 HS65_LL_CNBFX21: 67 HS65_LL_CNBFX17: 54 HS65_LL_CNBFX14: 66 HS65_LL_CNBFX10: 226 
[04/11 09:47:46    246s]           NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:47:46    246s]          Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
[04/11 09:47:46    246s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[04/11 09:47:46    246s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[04/11 09:47:46    246s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[04/11 09:47:46    246s]           cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
[04/11 09:47:46    246s]           cell areas       : b=1959.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13377.960um^2
[04/11 09:47:46    246s]           cell capacitance : b=1.040pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.075pF
[04/11 09:47:46    246s]           sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:47:46    246s]           wire capacitance : top=0.000pF, trunk=3.390pF, leaf=10.353pF, total=13.743pF
[04/11 09:47:46    246s]           wire lengths     : top=0.000um, trunk=23077.595um, leaf=59193.284um, total=82270.879um
[04/11 09:47:46    246s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[04/11 09:47:46    246s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[04/11 09:47:46    246s]           Trunk : target=0.200ns count=107 avg=0.059ns sd=0.036ns min=0.000ns max=0.196ns {32 <= 0.040ns, 56 <= 0.080ns, 13 <= 0.120ns, 3 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:47:46    246s]           Leaf  : target=0.200ns count=420 avg=0.103ns sd=0.030ns min=0.031ns max=0.200ns {1 <= 0.040ns, 99 <= 0.080ns, 224 <= 0.120ns, 75 <= 0.160ns, 21 <= 0.200ns}
[04/11 09:47:46    246s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[04/11 09:47:46    246s]            Bufs: HS65_LL_CNBFX124: 4 HS65_LL_CNBFX103: 6 HS65_LL_CNBFX82: 7 HS65_LL_CNBFX62: 4 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX52: 2 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 1 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 18 HS65_LL_CNBFX24: 12 HS65_LL_CNBFX21: 67 HS65_LL_CNBFX17: 54 HS65_LL_CNBFX14: 66 HS65_LL_CNBFX10: 226 
[04/11 09:47:46    246s]           NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:47:46    246s]          Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
[04/11 09:47:46    246s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[04/11 09:47:46    246s]     Approximately balancing fragments done.
[04/11 09:47:46    246s]     Clock DAG stats after 'Approximately balancing fragments step':
[04/11 09:47:46    246s]       cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
[04/11 09:47:46    246s]       cell areas       : b=1959.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13377.960um^2
[04/11 09:47:46    246s]       cell capacitance : b=1.040pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.075pF
[04/11 09:47:46    246s]       sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:47:46    246s]       wire capacitance : top=0.000pF, trunk=3.390pF, leaf=10.353pF, total=13.743pF
[04/11 09:47:46    246s]       wire lengths     : top=0.000um, trunk=23077.595um, leaf=59193.284um, total=82270.879um
[04/11 09:47:46    246s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[04/11 09:47:46    246s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[04/11 09:47:46    246s]       Trunk : target=0.200ns count=107 avg=0.059ns sd=0.036ns min=0.000ns max=0.196ns {32 <= 0.040ns, 56 <= 0.080ns, 13 <= 0.120ns, 3 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:47:46    246s]       Leaf  : target=0.200ns count=420 avg=0.103ns sd=0.030ns min=0.031ns max=0.200ns {1 <= 0.040ns, 99 <= 0.080ns, 224 <= 0.120ns, 75 <= 0.160ns, 21 <= 0.200ns}
[04/11 09:47:46    246s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[04/11 09:47:46    246s]        Bufs: HS65_LL_CNBFX124: 4 HS65_LL_CNBFX103: 6 HS65_LL_CNBFX82: 7 HS65_LL_CNBFX62: 4 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX52: 2 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 1 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 18 HS65_LL_CNBFX24: 12 HS65_LL_CNBFX21: 67 HS65_LL_CNBFX17: 54 HS65_LL_CNBFX14: 66 HS65_LL_CNBFX10: 226 
[04/11 09:47:46    246s]       NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:47:46    246s]      Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
[04/11 09:47:46    246s]     Clock network insertion delays are now [0.483ns, 0.883ns] average 0.813ns std.dev 0.104ns
[04/11 09:47:46    246s]     Legalizer calls during this step: 1353 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 1353
[04/11 09:47:46    246s]   Approximately balancing fragments step done.
[04/11 09:47:47    246s]   Clock DAG stats after Approximately balancing fragments:
[04/11 09:47:47    246s]     cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
[04/11 09:47:47    246s]     cell areas       : b=1959.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13377.960um^2
[04/11 09:47:47    246s]     cell capacitance : b=1.040pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.075pF
[04/11 09:47:47    246s]     sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:47:47    246s]     wire capacitance : top=0.000pF, trunk=3.390pF, leaf=10.353pF, total=13.743pF
[04/11 09:47:47    246s]     wire lengths     : top=0.000um, trunk=23077.595um, leaf=59193.284um, total=82270.879um
[04/11 09:47:47    246s]   Clock DAG net violations after Approximately balancing fragments: none
[04/11 09:47:47    246s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[04/11 09:47:47    246s]     Trunk : target=0.200ns count=107 avg=0.059ns sd=0.036ns min=0.000ns max=0.196ns {32 <= 0.040ns, 56 <= 0.080ns, 13 <= 0.120ns, 3 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:47:47    246s]     Leaf  : target=0.200ns count=420 avg=0.103ns sd=0.030ns min=0.031ns max=0.200ns {1 <= 0.040ns, 99 <= 0.080ns, 224 <= 0.120ns, 75 <= 0.160ns, 21 <= 0.200ns}
[04/11 09:47:47    246s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[04/11 09:47:47    246s]      Bufs: HS65_LL_CNBFX124: 4 HS65_LL_CNBFX103: 6 HS65_LL_CNBFX82: 7 HS65_LL_CNBFX62: 4 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX52: 2 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 1 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 18 HS65_LL_CNBFX24: 12 HS65_LL_CNBFX21: 67 HS65_LL_CNBFX17: 54 HS65_LL_CNBFX14: 66 HS65_LL_CNBFX10: 226 
[04/11 09:47:47    246s]     NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:47:47    246s]    Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
[04/11 09:47:47    247s]   Skew group summary after Approximately balancing fragments:
[04/11 09:47:47    247s]     skew_group in_clk/Clock_constraint: insertion delay [min=1.284, max=1.383, avg=1.349, sd=0.018], skew [0.098 vs 0.099, 99.7% {1.305, 1.355, 1.383}] (wid=0.723 ws=0.140) (gid=0.781 gs=0.148)
[04/11 09:47:47    247s]     skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.983, max=1.006, avg=0.998, sd=0.004], skew [0.023 vs 0.099, 100% {0.983, 0.998, 1.006}] (wid=0.599 ws=0.004) (gid=0.412 gs=0.022)
[04/11 09:47:47    247s]     skew_group in_tck_i/Clock_constraint: insertion delay [min=1.060, max=1.072, avg=1.067, sd=0.003], skew [0.012 vs 0.099, 100% {1.060, 1.068, 1.072}] (wid=0.608 ws=0.008) (gid=0.471 gs=0.015)
[04/11 09:47:47    247s]   Clock network insertion delays are now [0.483ns, 0.883ns] average 0.813ns std.dev 0.104ns
[04/11 09:47:47    247s]   Improving fragments clock skew...
[04/11 09:47:47    247s]     Clock DAG stats after 'Improving fragments clock skew':
[04/11 09:47:47    247s]       cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
[04/11 09:47:47    247s]       cell areas       : b=1959.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13377.960um^2
[04/11 09:47:47    247s]       cell capacitance : b=1.040pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.075pF
[04/11 09:47:47    247s]       sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:47:47    247s]       wire capacitance : top=0.000pF, trunk=3.390pF, leaf=10.353pF, total=13.743pF
[04/11 09:47:47    247s]       wire lengths     : top=0.000um, trunk=23077.595um, leaf=59193.284um, total=82270.879um
[04/11 09:47:47    247s]     Clock DAG net violations after 'Improving fragments clock skew': none
[04/11 09:47:47    247s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[04/11 09:47:47    247s]       Trunk : target=0.200ns count=107 avg=0.059ns sd=0.036ns min=0.000ns max=0.196ns {32 <= 0.040ns, 56 <= 0.080ns, 13 <= 0.120ns, 3 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:47:47    247s]       Leaf  : target=0.200ns count=420 avg=0.103ns sd=0.030ns min=0.031ns max=0.200ns {1 <= 0.040ns, 99 <= 0.080ns, 224 <= 0.120ns, 75 <= 0.160ns, 21 <= 0.200ns}
[04/11 09:47:47    247s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[04/11 09:47:47    247s]        Bufs: HS65_LL_CNBFX124: 4 HS65_LL_CNBFX103: 6 HS65_LL_CNBFX82: 7 HS65_LL_CNBFX62: 4 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX52: 2 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 1 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 18 HS65_LL_CNBFX24: 12 HS65_LL_CNBFX21: 67 HS65_LL_CNBFX17: 54 HS65_LL_CNBFX14: 66 HS65_LL_CNBFX10: 226 
[04/11 09:47:47    247s]       NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:47:47    247s]      Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
[04/11 09:47:47    247s]     Skew group summary after 'Improving fragments clock skew':
[04/11 09:47:47    247s]       skew_group in_clk/Clock_constraint: insertion delay [min=1.284, max=1.383, avg=1.349, sd=0.018], skew [0.098 vs 0.099, 99.7% {1.305, 1.355, 1.383}] (wid=0.723 ws=0.140) (gid=0.781 gs=0.148)
[04/11 09:47:47    247s]       skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.983, max=1.006, avg=0.998, sd=0.004], skew [0.023 vs 0.099, 100% {0.983, 0.998, 1.006}] (wid=0.599 ws=0.004) (gid=0.412 gs=0.022)
[04/11 09:47:47    247s]       skew_group in_tck_i/Clock_constraint: insertion delay [min=1.060, max=1.072, avg=1.067, sd=0.003], skew [0.012 vs 0.099, 100% {1.060, 1.068, 1.072}] (wid=0.608 ws=0.008) (gid=0.471 gs=0.015)
[04/11 09:47:47    247s]     Clock network insertion delays are now [0.483ns, 0.883ns] average 0.813ns std.dev 0.104ns
[04/11 09:47:47    247s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[04/11 09:47:47    247s]   Improving fragments clock skew done.
[04/11 09:47:47    247s]   Approximately balancing step...
[04/11 09:47:47    247s]     Resolving skew group constraints...
[04/11 09:47:47    247s]       Solving LP: 3 skew groups; 7 fragments, 30 fraglets and 33 vertices; 169 variables and 508 constraints; tolerance 1
[04/11 09:47:47    247s]     Resolving skew group constraints done.
[04/11 09:47:47    247s]     Approximately balancing...
[04/11 09:47:47    247s]       Approximately balancing, wire and cell delays, iteration 1...
[04/11 09:47:47    247s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[04/11 09:47:47    247s]           cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
[04/11 09:47:47    247s]           cell areas       : b=1959.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13377.960um^2
[04/11 09:47:47    247s]           cell capacitance : b=1.040pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.075pF
[04/11 09:47:47    247s]           sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:47:47    247s]           wire capacitance : top=0.000pF, trunk=3.390pF, leaf=10.353pF, total=13.743pF
[04/11 09:47:47    247s]           wire lengths     : top=0.000um, trunk=23077.595um, leaf=59193.284um, total=82270.879um
[04/11 09:47:47    247s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[04/11 09:47:47    247s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[04/11 09:47:47    247s]           Trunk : target=0.200ns count=107 avg=0.059ns sd=0.036ns min=0.000ns max=0.196ns {32 <= 0.040ns, 56 <= 0.080ns, 13 <= 0.120ns, 3 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:47:47    247s]           Leaf  : target=0.200ns count=420 avg=0.103ns sd=0.030ns min=0.031ns max=0.200ns {1 <= 0.040ns, 99 <= 0.080ns, 224 <= 0.120ns, 75 <= 0.160ns, 21 <= 0.200ns}
[04/11 09:47:47    247s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[04/11 09:47:47    247s]            Bufs: HS65_LL_CNBFX124: 4 HS65_LL_CNBFX103: 6 HS65_LL_CNBFX82: 7 HS65_LL_CNBFX62: 4 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX52: 2 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 1 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 18 HS65_LL_CNBFX24: 12 HS65_LL_CNBFX21: 67 HS65_LL_CNBFX17: 54 HS65_LL_CNBFX14: 66 HS65_LL_CNBFX10: 226 
[04/11 09:47:47    247s]           NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:47:47    247s]          Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
[04/11 09:47:47    247s]       Approximately balancing, wire and cell delays, iteration 1 done.
[04/11 09:47:47    247s]     Approximately balancing done.
[04/11 09:47:47    247s]     Clock DAG stats after 'Approximately balancing step':
[04/11 09:47:47    247s]       cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
[04/11 09:47:47    247s]       cell areas       : b=1959.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13377.960um^2
[04/11 09:47:47    247s]       cell capacitance : b=1.040pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.075pF
[04/11 09:47:47    247s]       sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:47:47    247s]       wire capacitance : top=0.000pF, trunk=3.390pF, leaf=10.353pF, total=13.743pF
[04/11 09:47:47    247s]       wire lengths     : top=0.000um, trunk=23077.595um, leaf=59193.284um, total=82270.879um
[04/11 09:47:47    247s]     Clock DAG net violations after 'Approximately balancing step': none
[04/11 09:47:47    247s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[04/11 09:47:47    247s]       Trunk : target=0.200ns count=107 avg=0.059ns sd=0.036ns min=0.000ns max=0.196ns {32 <= 0.040ns, 56 <= 0.080ns, 13 <= 0.120ns, 3 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:47:47    247s]       Leaf  : target=0.200ns count=420 avg=0.103ns sd=0.030ns min=0.031ns max=0.200ns {1 <= 0.040ns, 99 <= 0.080ns, 224 <= 0.120ns, 75 <= 0.160ns, 21 <= 0.200ns}
[04/11 09:47:47    247s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[04/11 09:47:47    247s]        Bufs: HS65_LL_CNBFX124: 4 HS65_LL_CNBFX103: 6 HS65_LL_CNBFX82: 7 HS65_LL_CNBFX62: 4 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX52: 2 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 1 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 18 HS65_LL_CNBFX24: 12 HS65_LL_CNBFX21: 67 HS65_LL_CNBFX17: 54 HS65_LL_CNBFX14: 66 HS65_LL_CNBFX10: 226 
[04/11 09:47:47    247s]       NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:47:47    247s]      Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
[04/11 09:47:47    247s]     Skew group summary after 'Approximately balancing step':
[04/11 09:47:47    247s]       skew_group in_clk/Clock_constraint: insertion delay [min=1.284, max=1.383, avg=1.349, sd=0.018], skew [0.098 vs 0.099, 99.7% {1.305, 1.355, 1.383}] (wid=0.723 ws=0.140) (gid=0.781 gs=0.148)
[04/11 09:47:47    247s]       skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.983, max=1.006, avg=0.998, sd=0.004], skew [0.023 vs 0.099, 100% {0.983, 0.998, 1.006}] (wid=0.599 ws=0.004) (gid=0.412 gs=0.022)
[04/11 09:47:47    247s]       skew_group in_tck_i/Clock_constraint: insertion delay [min=1.060, max=1.072, avg=1.067, sd=0.003], skew [0.012 vs 0.099, 100% {1.060, 1.068, 1.072}] (wid=0.608 ws=0.008) (gid=0.471 gs=0.015)
[04/11 09:47:47    247s]     Clock network insertion delays are now [0.483ns, 0.883ns] average 0.813ns std.dev 0.104ns
[04/11 09:47:47    247s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[04/11 09:47:47    247s]   Approximately balancing step done.
[04/11 09:47:47    247s]   Fixing clock tree overload...
[04/11 09:47:47    247s]     Fixing clock tree overload: 
[04/11 09:47:47    247s]     Fixing clock tree overload: .
[04/11 09:47:47    247s]     Fixing clock tree overload: ..
[04/11 09:47:47    247s]     Fixing clock tree overload: ...
[04/11 09:47:47    247s]     Fixing clock tree overload: ... 20% 
[04/11 09:47:47    247s]     Fixing clock tree overload: ... 20% .
[04/11 09:47:47    247s]     Fixing clock tree overload: ... 20% ..
[04/11 09:47:47    247s]     Fixing clock tree overload: ... 20% ...
[04/11 09:47:47    247s]     Fixing clock tree overload: ... 20% ... 40% 
[04/11 09:47:47    247s]     Fixing clock tree overload: ... 20% ... 40% .
[04/11 09:47:47    247s]     Fixing clock tree overload: ... 20% ... 40% ..
[04/11 09:47:47    247s]     Fixing clock tree overload: ... 20% ... 40% ...
[04/11 09:47:47    247s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[04/11 09:47:47    247s]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[04/11 09:47:47    247s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[04/11 09:47:47    247s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[04/11 09:47:47    247s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[04/11 09:47:47    247s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[04/11 09:47:47    247s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[04/11 09:47:47    247s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[04/11 09:47:47    247s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[04/11 09:47:47    247s]     Clock DAG stats after 'Fixing clock tree overload':
[04/11 09:47:47    247s]       cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
[04/11 09:47:47    247s]       cell areas       : b=1959.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13377.960um^2
[04/11 09:47:47    247s]       cell capacitance : b=1.040pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.075pF
[04/11 09:47:47    247s]       sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:47:47    247s]       wire capacitance : top=0.000pF, trunk=3.390pF, leaf=10.353pF, total=13.743pF
[04/11 09:47:47    247s]       wire lengths     : top=0.000um, trunk=23077.595um, leaf=59193.284um, total=82270.879um
[04/11 09:47:47    247s]     Clock DAG net violations after 'Fixing clock tree overload': none
[04/11 09:47:47    247s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[04/11 09:47:47    247s]       Trunk : target=0.200ns count=107 avg=0.059ns sd=0.036ns min=0.000ns max=0.196ns {32 <= 0.040ns, 56 <= 0.080ns, 13 <= 0.120ns, 3 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:47:47    247s]       Leaf  : target=0.200ns count=420 avg=0.103ns sd=0.030ns min=0.031ns max=0.200ns {1 <= 0.040ns, 99 <= 0.080ns, 224 <= 0.120ns, 75 <= 0.160ns, 21 <= 0.200ns}
[04/11 09:47:47    247s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[04/11 09:47:47    247s]        Bufs: HS65_LL_CNBFX124: 4 HS65_LL_CNBFX103: 6 HS65_LL_CNBFX82: 7 HS65_LL_CNBFX62: 4 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX52: 2 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 1 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 18 HS65_LL_CNBFX24: 12 HS65_LL_CNBFX21: 67 HS65_LL_CNBFX17: 54 HS65_LL_CNBFX14: 66 HS65_LL_CNBFX10: 226 
[04/11 09:47:47    247s]       NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:47:47    247s]      Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
[04/11 09:47:47    247s]     Skew group summary after 'Fixing clock tree overload':
[04/11 09:47:47    247s]       skew_group in_clk/Clock_constraint: insertion delay [min=1.284, max=1.383, avg=1.349, sd=0.018], skew [0.098 vs 0.099, 99.7% {1.305, 1.355, 1.383}] (wid=0.723 ws=0.140) (gid=0.781 gs=0.148)
[04/11 09:47:47    247s]       skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.983, max=1.006, avg=0.998, sd=0.004], skew [0.023 vs 0.099, 100% {0.983, 0.998, 1.006}] (wid=0.599 ws=0.004) (gid=0.412 gs=0.022)
[04/11 09:47:47    247s]       skew_group in_tck_i/Clock_constraint: insertion delay [min=1.060, max=1.072, avg=1.067, sd=0.003], skew [0.012 vs 0.099, 100% {1.060, 1.068, 1.072}] (wid=0.608 ws=0.008) (gid=0.471 gs=0.015)
[04/11 09:47:47    247s]     Clock network insertion delays are now [0.483ns, 0.883ns] average 0.813ns std.dev 0.104ns
[04/11 09:47:47    247s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[04/11 09:47:47    247s]   Fixing clock tree overload done.
[04/11 09:47:47    247s]   Approximately balancing paths...
[04/11 09:47:47    247s]     Added 0 buffers.
[04/11 09:47:47    247s]     Clock DAG stats after 'Approximately balancing paths':
[04/11 09:47:47    247s]       cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
[04/11 09:47:47    247s]       cell areas       : b=1959.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13377.960um^2
[04/11 09:47:47    247s]       cell capacitance : b=1.040pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.075pF
[04/11 09:47:47    247s]       sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:47:47    247s]       wire capacitance : top=0.000pF, trunk=3.390pF, leaf=10.353pF, total=13.743pF
[04/11 09:47:47    247s]       wire lengths     : top=0.000um, trunk=23077.595um, leaf=59193.284um, total=82270.879um
[04/11 09:47:47    247s]     Clock DAG net violations after 'Approximately balancing paths': none
[04/11 09:47:47    247s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[04/11 09:47:47    247s]       Trunk : target=0.200ns count=107 avg=0.059ns sd=0.036ns min=0.000ns max=0.196ns {32 <= 0.040ns, 56 <= 0.080ns, 13 <= 0.120ns, 3 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:47:47    247s]       Leaf  : target=0.200ns count=420 avg=0.103ns sd=0.030ns min=0.031ns max=0.200ns {1 <= 0.040ns, 99 <= 0.080ns, 224 <= 0.120ns, 75 <= 0.160ns, 21 <= 0.200ns}
[04/11 09:47:47    247s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[04/11 09:47:47    247s]        Bufs: HS65_LL_CNBFX124: 4 HS65_LL_CNBFX103: 6 HS65_LL_CNBFX82: 7 HS65_LL_CNBFX62: 4 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX52: 2 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 1 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 18 HS65_LL_CNBFX24: 12 HS65_LL_CNBFX21: 67 HS65_LL_CNBFX17: 54 HS65_LL_CNBFX14: 66 HS65_LL_CNBFX10: 226 
[04/11 09:47:47    247s]       NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:47:47    247s]      Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
[04/11 09:47:48    247s]     Skew group summary after 'Approximately balancing paths':
[04/11 09:47:48    247s]       skew_group in_clk/Clock_constraint: insertion delay [min=1.284, max=1.383, avg=1.349, sd=0.018], skew [0.098 vs 0.099, 99.7% {1.305, 1.355, 1.383}] (wid=0.723 ws=0.140) (gid=0.781 gs=0.148)
[04/11 09:47:48    247s]       skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.983, max=1.006, avg=0.998, sd=0.004], skew [0.023 vs 0.099, 100% {0.983, 0.998, 1.006}] (wid=0.599 ws=0.004) (gid=0.412 gs=0.022)
[04/11 09:47:48    247s]       skew_group in_tck_i/Clock_constraint: insertion delay [min=1.060, max=1.072, avg=1.067, sd=0.003], skew [0.012 vs 0.099, 100% {1.060, 1.068, 1.072}] (wid=0.608 ws=0.008) (gid=0.471 gs=0.015)
[04/11 09:47:48    247s]     Clock network insertion delays are now [0.483ns, 0.883ns] average 0.813ns std.dev 0.104ns
[04/11 09:47:48    247s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[04/11 09:47:48    247s]   Approximately balancing paths done.
[04/11 09:47:48    247s]   Resynthesising clock tree into netlist...
[04/11 09:47:48    248s]     Reset timing graph...
[04/11 09:47:48    248s]     Reset timing graph done.
[04/11 09:47:48    248s]   Resynthesising clock tree into netlist done.
[04/11 09:47:48    248s]   Updating congestion map to accurately time the clock tree...
[04/11 09:47:48    248s]     Routing unrouted datapath nets connected to clock instances...
[04/11 09:47:48    248s]       Routed 82 unrouted datapath nets connected to clock instances
[04/11 09:47:48    248s]     Routing unrouted datapath nets connected to clock instances done.
[04/11 09:47:48    248s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/11 09:47:48    248s] Extraction called for design 'top_top' of instances=85790 and nets=79406 using extraction engine 'preRoute' .
[04/11 09:47:48    248s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/11 09:47:48    248s] Type 'man IMPEXT-3530' for more detail.
[04/11 09:47:48    248s] PreRoute RC Extraction called for design top_top.
[04/11 09:47:48    248s] RC Extraction called in multi-corner(2) mode.
[04/11 09:47:48    248s] RCMode: PreRoute
[04/11 09:47:48    248s]       RC Corner Indexes            0       1   
[04/11 09:47:48    248s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/11 09:47:48    248s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/11 09:47:48    248s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/11 09:47:48    248s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/11 09:47:48    248s] Shrink Factor                : 1.00000
[04/11 09:47:48    248s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/11 09:47:48    248s] Using capacitance table file ...
[04/11 09:47:49    248s] Updating RC grid for preRoute extraction ...
[04/11 09:47:49    248s] Initializing multi-corner capacitance tables ... 
[04/11 09:47:49    248s] Initializing multi-corner resistance tables ...
[04/11 09:47:49    248s] Creating RPSQ from WeeR and WRes ...
[04/11 09:47:49    248s] Creating RPSQ from WeeR and WRes ...
[04/11 09:47:49    249s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1662.520M)
[04/11 09:47:49    249s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/11 09:47:49    249s]   Updating congestion map to accurately time the clock tree done.
[04/11 09:47:49    249s]   Disconnecting clock tree from netlist...
[04/11 09:47:49    249s]   Disconnecting clock tree from netlist done.
[04/11 09:47:49    249s]   Rebuilding timing graph...
[04/11 09:47:50    250s]   Rebuilding timing graph done.
[04/11 09:47:50    250s]   Clock DAG stats After congestion update:
[04/11 09:47:50    250s]     cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
[04/11 09:47:50    250s]     cell areas       : b=1959.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13377.960um^2
[04/11 09:47:50    250s]     cell capacitance : b=1.040pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.075pF
[04/11 09:47:50    250s]     sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:47:50    250s]     wire capacitance : top=0.000pF, trunk=3.389pF, leaf=10.350pF, total=13.739pF
[04/11 09:47:50    250s]     wire lengths     : top=0.000um, trunk=23077.595um, leaf=59193.284um, total=82270.879um
[04/11 09:47:50    250s]   Clock DAG net violations After congestion update: none
[04/11 09:47:50    250s]   Clock DAG primary half-corner transition distribution After congestion update:
[04/11 09:47:50    250s]     Trunk : target=0.200ns count=107 avg=0.059ns sd=0.036ns min=0.000ns max=0.194ns {32 <= 0.040ns, 56 <= 0.080ns, 13 <= 0.120ns, 3 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:47:50    250s]     Leaf  : target=0.200ns count=420 avg=0.103ns sd=0.030ns min=0.031ns max=0.200ns {1 <= 0.040ns, 99 <= 0.080ns, 224 <= 0.120ns, 75 <= 0.160ns, 21 <= 0.200ns}
[04/11 09:47:50    250s]   Clock DAG library cell distribution After congestion update {count}:
[04/11 09:47:50    250s]      Bufs: HS65_LL_CNBFX124: 4 HS65_LL_CNBFX103: 6 HS65_LL_CNBFX82: 7 HS65_LL_CNBFX62: 4 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX52: 2 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 1 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 18 HS65_LL_CNBFX24: 12 HS65_LL_CNBFX21: 67 HS65_LL_CNBFX17: 54 HS65_LL_CNBFX14: 66 HS65_LL_CNBFX10: 226 
[04/11 09:47:50    250s]     NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:47:50    250s]    Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
[04/11 09:47:50    250s]   Skew group summary After congestion update:
[04/11 09:47:50    250s]     skew_group in_clk/Clock_constraint: insertion delay [min=1.284, max=1.382, avg=1.349, sd=0.018], skew [0.098 vs 0.099, 99.7% {1.305, 1.355, 1.382}] (wid=0.723 ws=0.140) (gid=0.781 gs=0.148)
[04/11 09:47:50    250s]     skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.983, max=1.006, avg=0.998, sd=0.004], skew [0.023 vs 0.099, 100% {0.983, 0.998, 1.006}] (wid=0.599 ws=0.004) (gid=0.412 gs=0.022)
[04/11 09:47:50    250s]     skew_group in_tck_i/Clock_constraint: insertion delay [min=1.060, max=1.072, avg=1.067, sd=0.003], skew [0.012 vs 0.099, 100% {1.060, 1.068, 1.072}] (wid=0.608 ws=0.008) (gid=0.471 gs=0.015)
[04/11 09:47:51    250s]   Clock network insertion delays are now [0.483ns, 0.882ns] average 0.813ns std.dev 0.104ns
[04/11 09:47:51    250s]   Improving clock skew...
[04/11 09:47:51    251s]     Clock DAG stats after 'Improving clock skew':
[04/11 09:47:51    251s]       cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
[04/11 09:47:51    251s]       cell areas       : b=1959.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13377.960um^2
[04/11 09:47:51    251s]       cell capacitance : b=1.040pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.075pF
[04/11 09:47:51    251s]       sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:47:51    251s]       wire capacitance : top=0.000pF, trunk=3.389pF, leaf=10.350pF, total=13.739pF
[04/11 09:47:51    251s]       wire lengths     : top=0.000um, trunk=23077.595um, leaf=59193.284um, total=82270.879um
[04/11 09:47:51    251s]     Clock DAG net violations after 'Improving clock skew': none
[04/11 09:47:51    251s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[04/11 09:47:51    251s]       Trunk : target=0.200ns count=107 avg=0.059ns sd=0.036ns min=0.000ns max=0.194ns {32 <= 0.040ns, 56 <= 0.080ns, 13 <= 0.120ns, 3 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:47:51    251s]       Leaf  : target=0.200ns count=420 avg=0.103ns sd=0.030ns min=0.031ns max=0.200ns {1 <= 0.040ns, 99 <= 0.080ns, 224 <= 0.120ns, 75 <= 0.160ns, 21 <= 0.200ns}
[04/11 09:47:51    251s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[04/11 09:47:51    251s]        Bufs: HS65_LL_CNBFX124: 4 HS65_LL_CNBFX103: 6 HS65_LL_CNBFX82: 7 HS65_LL_CNBFX62: 4 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX52: 2 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 1 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 18 HS65_LL_CNBFX24: 12 HS65_LL_CNBFX21: 67 HS65_LL_CNBFX17: 54 HS65_LL_CNBFX14: 66 HS65_LL_CNBFX10: 226 
[04/11 09:47:51    251s]       NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:47:51    251s]      Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
[04/11 09:47:51    251s]     Skew group summary after 'Improving clock skew':
[04/11 09:47:51    251s]       skew_group in_clk/Clock_constraint: insertion delay [min=1.284, max=1.382, avg=1.349, sd=0.018], skew [0.098 vs 0.099, 99.7% {1.305, 1.355, 1.382}] (wid=0.723 ws=0.140) (gid=0.781 gs=0.148)
[04/11 09:47:51    251s]       skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.983, max=1.006, avg=0.998, sd=0.004], skew [0.023 vs 0.099, 100% {0.983, 0.998, 1.006}] (wid=0.599 ws=0.004) (gid=0.412 gs=0.022)
[04/11 09:47:51    251s]       skew_group in_tck_i/Clock_constraint: insertion delay [min=1.060, max=1.072, avg=1.067, sd=0.003], skew [0.012 vs 0.099, 100% {1.060, 1.068, 1.072}] (wid=0.608 ws=0.008) (gid=0.471 gs=0.015)
[04/11 09:47:51    251s]     Clock network insertion delays are now [0.483ns, 0.882ns] average 0.813ns std.dev 0.104ns
[04/11 09:47:51    251s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[04/11 09:47:51    251s]   Improving clock skew done.
[04/11 09:47:51    251s]   Reducing clock tree power 3...
[04/11 09:47:51    251s]     Initial gate capacitance is (rise=14.466pF fall=14.198pF).
[04/11 09:47:51    251s]     Resizing gates: 
[04/11 09:47:51    251s]     Resizing gates: .
[04/11 09:47:51    251s]     Resizing gates: ..
[04/11 09:47:51    251s]     Resizing gates: ...
[04/11 09:47:52    252s]     Resizing gates: ... 20% 
[04/11 09:47:52    252s]     Resizing gates: ... 20% .
[04/11 09:47:52    252s]     Resizing gates: ... 20% ..
[04/11 09:47:52    252s]     Resizing gates: ... 20% ...
[04/11 09:47:52    252s]     Resizing gates: ... 20% ... 40% 
[04/11 09:47:52    252s]     Resizing gates: ... 20% ... 40% .
[04/11 09:47:52    252s]     Resizing gates: ... 20% ... 40% ..
[04/11 09:47:52    252s]     Resizing gates: ... 20% ... 40% ...
[04/11 09:47:53    252s]     Resizing gates: ... 20% ... 40% ... 60% 
[04/11 09:47:53    253s]     Resizing gates: ... 20% ... 40% ... 60% .
[04/11 09:47:53    253s]     Resizing gates: ... 20% ... 40% ... 60% ..
[04/11 09:47:53    253s]     Resizing gates: ... 20% ... 40% ... 60% ...
[04/11 09:47:53    253s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[04/11 09:47:54    254s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[04/11 09:47:54    254s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[04/11 09:47:54    254s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[04/11 09:47:54    254s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[04/11 09:47:54    254s]     Stopping in iteration 1: unable to make further power recovery in this step.
[04/11 09:47:54    254s]     Iteration 1: gate capacitance is (rise=14.415pF fall=14.147pF).
[04/11 09:47:54    254s]     Clock DAG stats after 'Reducing clock tree power 3':
[04/11 09:47:54    254s]       cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
[04/11 09:47:54    254s]       cell areas       : b=1881.880um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13300.480um^2
[04/11 09:47:54    254s]       cell capacitance : b=0.988pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.023pF
[04/11 09:47:54    254s]       sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:47:54    254s]       wire capacitance : top=0.000pF, trunk=3.391pF, leaf=10.348pF, total=13.739pF
[04/11 09:47:54    254s]       wire lengths     : top=0.000um, trunk=23089.209um, leaf=59190.245um, total=82279.454um
[04/11 09:47:54    254s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[04/11 09:47:54    254s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[04/11 09:47:54    254s]       Trunk : target=0.200ns count=107 avg=0.061ns sd=0.037ns min=0.000ns max=0.194ns {23 <= 0.040ns, 61 <= 0.080ns, 16 <= 0.120ns, 3 <= 0.160ns, 4 <= 0.200ns}
[04/11 09:47:54    254s]       Leaf  : target=0.200ns count=420 avg=0.106ns sd=0.028ns min=0.031ns max=0.200ns {1 <= 0.040ns, 66 <= 0.080ns, 249 <= 0.120ns, 83 <= 0.160ns, 21 <= 0.200ns}
[04/11 09:47:54    254s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[04/11 09:47:54    254s]        Bufs: HS65_LL_CNBFX124: 2 HS65_LL_CNBFX103: 7 HS65_LL_CNBFX82: 6 HS65_LL_CNBFX62: 3 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX52: 1 HS65_LL_CNBFX48: 3 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 2 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 7 HS65_LL_CNBFX27: 11 HS65_LL_CNBFX24: 6 HS65_LL_CNBFX21: 48 HS65_LL_CNBFX17: 57 HS65_LL_CNBFX14: 85 HS65_LL_CNBFX10: 241 
[04/11 09:47:54    254s]       NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:47:54    254s]      Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
[04/11 09:47:54    254s]     Skew group summary after 'Reducing clock tree power 3':
[04/11 09:47:54    254s]       skew_group in_clk/Clock_constraint: insertion delay [min=1.288, max=1.386, avg=1.371, sd=0.015], skew [0.099 vs 0.099, 97.7% {1.328, 1.378, 1.386}] (wid=0.723 ws=0.140) (gid=0.798 gs=0.161)
[04/11 09:47:54    254s]       skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.999, max=1.023, avg=1.014, sd=0.005], skew [0.024 vs 0.099, 100% {0.999, 1.013, 1.023}] (wid=0.605 ws=0.004) (gid=0.421 gs=0.022)
[04/11 09:47:54    254s]       skew_group in_tck_i/Clock_constraint: insertion delay [min=1.065, max=1.074, avg=1.070, sd=0.002], skew [0.009 vs 0.099, 100% {1.065, 1.070, 1.074}] (wid=0.608 ws=0.008) (gid=0.472 gs=0.011)
[04/11 09:47:55    254s]     Clock network insertion delays are now [0.499ns, 0.886ns] average 0.834ns std.dev 0.107ns
[04/11 09:47:55    254s] BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
[04/11 09:47:55    254s] {in_clk/Clock_constraint,WC: 13834.9 -> 13864, in_spi_clk_i/Clock_constraint,WC: 10068.9 -> 10230, in_tck_i/Clock_constraint,WC: 10725.9 -> 10738}
[04/11 09:47:55    254s]     Legalizer calls during this step: 482 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 482
[04/11 09:47:55    254s]   Reducing clock tree power 3 done.
[04/11 09:47:55    254s]   Improving insertion delay...
[04/11 09:47:55    255s]     Clock DAG stats after 'Improving insertion delay':
[04/11 09:47:55    255s]       cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
[04/11 09:47:55    255s]       cell areas       : b=1890.720um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13309.320um^2
[04/11 09:47:55    255s]       cell capacitance : b=0.995pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.029pF
[04/11 09:47:55    255s]       sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:47:55    255s]       wire capacitance : top=0.000pF, trunk=3.391pF, leaf=10.348pF, total=13.739pF
[04/11 09:47:55    255s]       wire lengths     : top=0.000um, trunk=23078.153um, leaf=59190.245um, total=82268.398um
[04/11 09:47:55    255s]     Clock DAG net violations after 'Improving insertion delay': none
[04/11 09:47:55    255s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[04/11 09:47:55    255s]       Trunk : target=0.200ns count=107 avg=0.061ns sd=0.036ns min=0.000ns max=0.194ns {23 <= 0.040ns, 61 <= 0.080ns, 17 <= 0.120ns, 3 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:47:55    255s]       Leaf  : target=0.200ns count=420 avg=0.106ns sd=0.028ns min=0.031ns max=0.200ns {1 <= 0.040ns, 66 <= 0.080ns, 249 <= 0.120ns, 83 <= 0.160ns, 21 <= 0.200ns}
[04/11 09:47:55    255s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[04/11 09:47:55    255s]        Bufs: HS65_LL_CNBFX124: 3 HS65_LL_CNBFX103: 7 HS65_LL_CNBFX82: 6 HS65_LL_CNBFX62: 3 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX48: 3 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 2 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 7 HS65_LL_CNBFX27: 11 HS65_LL_CNBFX24: 6 HS65_LL_CNBFX21: 48 HS65_LL_CNBFX17: 57 HS65_LL_CNBFX14: 85 HS65_LL_CNBFX10: 241 
[04/11 09:47:55    255s]       NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:47:55    255s]      Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
[04/11 09:47:55    255s]     Skew group summary after 'Improving insertion delay':
[04/11 09:47:55    255s]       skew_group in_clk/Clock_constraint: insertion delay [min=1.285, max=1.383, avg=1.368, sd=0.015], skew [0.098 vs 0.099, 97.6% {1.325, 1.374, 1.383}] (wid=0.723 ws=0.140) (gid=0.794 gs=0.161)
[04/11 09:47:55    255s]       skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.982, max=1.006, avg=0.997, sd=0.005], skew [0.024 vs 0.099, 100% {0.982, 0.997, 1.006}] (wid=0.596 ws=0.004) (gid=0.413 gs=0.022)
[04/11 09:47:55    255s]       skew_group in_tck_i/Clock_constraint: insertion delay [min=1.063, max=1.072, avg=1.068, sd=0.002], skew [0.009 vs 0.099, 100% {1.063, 1.068, 1.072}] (wid=0.611 ws=0.007) (gid=0.468 gs=0.012)
[04/11 09:47:55    255s]     Clock network insertion delays are now [0.482ns, 0.883ns] average 0.830ns std.dev 0.109ns
[04/11 09:47:55    255s]     Legalizer calls during this step: 88 succeeded with DRC/Color checks: 4 succeeded without DRC/Color checks: 84
[04/11 09:47:55    255s]   Improving insertion delay done.
[04/11 09:47:55    255s]   Total capacitance is (rise=28.160pF fall=27.892pF), of which (rise=13.739pF fall=13.739pF) is wire, and (rise=14.421pF fall=14.153pF) is gate.
[04/11 09:47:55    255s]   Legalizer releasing space for clock trees...
[04/11 09:47:55    255s]   Legalizer releasing space for clock trees done.
[04/11 09:47:55    255s]   Updating netlist...
[04/11 09:47:55    255s]     Reset timing graph...
[04/11 09:47:55    255s]     Reset timing graph done.
[04/11 09:47:55    255s]     Setting non-default rules before calling refine place.
[04/11 09:47:56    256s] 
[04/11 09:47:56    256s] *
[04/11 09:47:56    256s] * Starting clock placement refinement...
[04/11 09:47:56    256s] *
[04/11 09:47:56    256s] * First pass: Refine non-clock instances...
[04/11 09:47:56    256s] *
[04/11 09:47:56    256s] *** Starting refinePlace (0:04:16 mem=1662.5M) ***
[04/11 09:47:56    256s] Total net bbox length = 1.370e+06 (7.269e+05 6.427e+05) (ext = 2.403e+04)
[04/11 09:47:56    256s] Starting refinePlace ...
[04/11 09:47:56    256s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 09:47:56    256s] default core: bins with density >  0.75 =    0 % ( 0 / 5929 )
[04/11 09:47:56    256s] Density distribution unevenness ratio = 76.838%
[04/11 09:47:56    256s]   Spread Effort: high, pre-route mode, useDDP on.
[04/11 09:47:56    256s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1670.5MB) @(0:04:16 - 0:04:17).
[04/11 09:47:56    256s] Move report: preRPlace moves 60 insts, mean move: 1.28 um, max move: 6.60 um
[04/11 09:47:56    256s] 	Max move on inst (top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/g1924): (934.70, 1382.50) --> (933.30, 1387.70)
[04/11 09:47:56    256s] 	Length: 15 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_MX41X4
[04/11 09:47:56    256s] wireLenOptFixPriorityInst 0 inst fixed
[04/11 09:47:57    257s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 09:47:57    257s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1670.5MB) @(0:04:17 - 0:04:17).
[04/11 09:47:57    257s] Move report: Detail placement moves 60 insts, mean move: 1.28 um, max move: 6.60 um
[04/11 09:47:57    257s] 	Max move on inst (top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/g1924): (934.70, 1382.50) --> (933.30, 1387.70)
[04/11 09:47:57    257s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1670.5MB
[04/11 09:47:57    257s] Statistics of distance of Instance movement in refine placement:
[04/11 09:47:57    257s]   maximum (X+Y) =         6.60 um
[04/11 09:47:57    257s]   inst (top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/g1924) with max move: (934.7, 1382.5) -> (933.3, 1387.7)
[04/11 09:47:57    257s]   mean    (X+Y) =         1.28 um
[04/11 09:47:57    257s] Summary Report:
[04/11 09:47:57    257s] Instances move: 60 (out of 24173 movable)
[04/11 09:47:57    257s] Instances flipped: 0
[04/11 09:47:57    257s] Mean displacement: 1.28 um
[04/11 09:47:57    257s] Max displacement: 6.60 um (Instance: top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/g1924) (934.7, 1382.5) -> (933.3, 1387.7)
[04/11 09:47:57    257s] 	Length: 15 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_MX41X4
[04/11 09:47:57    257s] Total instances moved : 60
[04/11 09:47:57    257s] Total net bbox length = 1.370e+06 (7.270e+05 6.427e+05) (ext = 2.403e+04)
[04/11 09:47:57    257s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1670.5MB
[04/11 09:47:57    257s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1670.5MB) @(0:04:16 - 0:04:17).
[04/11 09:47:57    257s] *** Finished refinePlace (0:04:17 mem=1670.5M) ***
[04/11 09:47:57    257s] *
[04/11 09:47:57    257s] * Second pass: Refine clock instances...
[04/11 09:47:57    257s] *
[04/11 09:47:57    257s] #spOpts: mergeVia=F 
[04/11 09:47:57    257s] *** Starting refinePlace (0:04:17 mem=1670.5M) ***
[04/11 09:47:57    257s] Total net bbox length = 1.370e+06 (7.270e+05 6.427e+05) (ext = 2.403e+04)
[04/11 09:47:57    257s] Starting refinePlace ...
[04/11 09:47:57    257s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 09:47:57    257s] default core: bins with density >  0.75 = 0.0337 % ( 2 / 5929 )
[04/11 09:47:57    257s] Density distribution unevenness ratio = 86.910%
[04/11 09:47:57    257s]   Spread Effort: high, pre-route mode, useDDP on.
[04/11 09:47:57    257s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1681.9MB) @(0:04:17 - 0:04:18).
[04/11 09:47:57    257s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 09:47:57    257s] wireLenOptFixPriorityInst 7972 inst fixed
[04/11 09:47:57    257s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 09:47:57    257s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1681.9MB) @(0:04:18 - 0:04:18).
[04/11 09:47:57    257s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 09:47:57    257s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1681.9MB
[04/11 09:47:57    257s] Statistics of distance of Instance movement in refine placement:
[04/11 09:47:57    257s]   maximum (X+Y) =         0.00 um
[04/11 09:47:57    257s]   mean    (X+Y) =         0.00 um
[04/11 09:47:57    257s] Summary Report:
[04/11 09:47:57    257s] Instances move: 0 (out of 32666 movable)
[04/11 09:47:57    257s] Instances flipped: 0
[04/11 09:47:57    257s] Mean displacement: 0.00 um
[04/11 09:47:57    257s] Max displacement: 0.00 um 
[04/11 09:47:57    257s] Total instances moved : 0
[04/11 09:47:57    257s] Total net bbox length = 1.370e+06 (7.270e+05 6.427e+05) (ext = 2.403e+04)
[04/11 09:47:57    257s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1681.9MB
[04/11 09:47:57    257s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1681.9MB) @(0:04:17 - 0:04:18).
[04/11 09:47:57    257s] *** Finished refinePlace (0:04:18 mem=1681.9M) ***
[04/11 09:47:57    257s] *
[04/11 09:47:57    257s] * No clock instances moved during refinement.
[04/11 09:47:57    257s] *
[04/11 09:47:57    257s] * Finished with clock placement refinement.
[04/11 09:47:57    257s] *
[04/11 09:47:57    258s]     Rebuilding timing graph...
[04/11 09:47:59    259s]     Rebuilding timing graph done.
[04/11 09:47:59    259s]     Clock implementation routing...
[04/11 09:47:59    259s] Net route status summary:
[04/11 09:47:59    259s]   Clock:       527 (unrouted=522, trialRouted=0, noStatus=0, routed=0, fixed=5)
[04/11 09:47:59    259s]   Non-clock: 33775 (unrouted=34, trialRouted=33687, noStatus=54, routed=0, fixed=0)
[04/11 09:47:59    259s] (Not counting 45104 nets with <2 term connections)
[04/11 09:47:59    259s]       Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/11 09:47:59    259s] Extraction called for design 'top_top' of instances=85790 and nets=79406 using extraction engine 'preRoute' .
[04/11 09:47:59    259s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/11 09:47:59    259s] Type 'man IMPEXT-3530' for more detail.
[04/11 09:47:59    259s] PreRoute RC Extraction called for design top_top.
[04/11 09:47:59    259s] RC Extraction called in multi-corner(2) mode.
[04/11 09:47:59    259s] RCMode: PreRoute
[04/11 09:47:59    259s]       RC Corner Indexes            0       1   
[04/11 09:47:59    259s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/11 09:47:59    259s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/11 09:47:59    259s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/11 09:47:59    259s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/11 09:47:59    259s] Shrink Factor                : 1.00000
[04/11 09:47:59    259s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/11 09:47:59    259s] Using capacitance table file ...
[04/11 09:47:59    260s] Updating RC grid for preRoute extraction ...
[04/11 09:47:59    260s] Initializing multi-corner capacitance tables ... 
[04/11 09:47:59    260s] Initializing multi-corner resistance tables ...
[04/11 09:47:59    260s] Creating RPSQ from WeeR and WRes ...
[04/11 09:47:59    260s] Creating RPSQ from WeeR and WRes ...
[04/11 09:48:00    260s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1765.012M)
[04/11 09:48:00    260s]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/11 09:48:00    260s] 
[04/11 09:48:00    260s] CCOPT: Preparing to route 527 clock nets with NanoRoute.
[04/11 09:48:00    260s]   All net are default rule.
[04/11 09:48:00    260s]   Removed pre-existing routes for 527 nets.
[04/11 09:48:00    260s]   Preferred NanoRoute mode settings: Current
[04/11 09:48:00    260s]       Clock detailed routing...
[04/11 09:48:00    260s] 
[04/11 09:48:00    260s] globalDetailRoute
[04/11 09:48:00    260s] 
[04/11 09:48:00    260s] #setNanoRouteMode -drouteAutoStop false
[04/11 09:48:00    260s] #setNanoRouteMode -drouteEndIteration 20
[04/11 09:48:00    260s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[04/11 09:48:00    260s] #setNanoRouteMode -routeSelectedNetOnly true
[04/11 09:48:00    260s] #setNanoRouteMode -routeWithEco true
[04/11 09:48:00    260s] #setNanoRouteMode -routeWithSiDriven false
[04/11 09:48:00    260s] #setNanoRouteMode -routeWithTimingDriven false
[04/11 09:48:00    260s] #Start globalDetailRoute on Fri Apr 11 09:48:00 2025
[04/11 09:48:00    260s] #
[04/11 09:48:00    260s] #WARNING (NRDB-728) PIN DUMMYPAD in CELL_VIEW IOFILLERCELL_DUMMYPAD_ST_SF_LIN does not have antenna diff area.
[04/11 09:48:00    260s] #WARNING (NRDB-728) PIN DUMMYCONNECT in CELL_VIEW IOFILLERCELL_DUMMYPAD_ST_SF_LIN does not have antenna diff area.
[04/11 09:48:00    260s] #WARNING (NRDB-728) PIN DUMMYPADOUT1 in CELL_VIEW IOFILLERCELL_DUMMYPAD_ST_SF_2ROWS does not have antenna diff area.
[04/11 09:48:00    260s] #WARNING (NRDB-728) PIN DUMMYPADIN1 in CELL_VIEW IOFILLERCELL_DUMMYPAD_ST_SF_2ROWS does not have antenna diff area.
[04/11 09:48:00    260s] #WARNING (NRDB-728) PIN DUMMYCONNECTOUT1 in CELL_VIEW IOFILLERCELL_DUMMYPAD_ST_SF_2ROWS does not have antenna diff area.
[04/11 09:48:00    260s] #WARNING (NRDB-728) PIN DUMMYCONNECTIN1 in CELL_VIEW IOFILLERCELL_DUMMYPAD_ST_SF_2ROWS does not have antenna diff area.
[04/11 09:48:00    260s] #WARNING (NRDB-728) PIN COREIO in CELL_VIEW CPAD_S_74x50u_IN does not have antenna diff area.
[04/11 09:48:00    260s] #WARNING (NRDB-728) PIN PADIO in CELL_VIEW CPAD_S_74x50u_OUT does not have antenna diff area.
[04/11 09:48:00    260s] #WARNING (NRDB-728) PIN Z in CELL_VIEW CLOCKTREE does not have antenna diff area.
[04/11 09:48:01    261s] #WARNING (NRIG-34) Power/Ground pin gnds of instance WELLTAP_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/11 09:48:01    261s] #WARNING (NRIG-34) Power/Ground pin vdds of instance WELLTAP_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/11 09:48:01    261s] #WARNING (NRIG-34) Power/Ground pin gnds of instance WELLTAP_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/11 09:48:01    261s] #WARNING (NRIG-34) Power/Ground pin vdds of instance WELLTAP_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/11 09:48:01    261s] #WARNING (NRIG-34) Power/Ground pin gnds of instance WELLTAP_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/11 09:48:01    261s] #WARNING (NRIG-34) Power/Ground pin vdds of instance WELLTAP_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/11 09:48:01    261s] #WARNING (NRIG-34) Power/Ground pin gnds of instance WELLTAP_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/11 09:48:01    261s] #WARNING (NRIG-34) Power/Ground pin vdds of instance WELLTAP_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/11 09:48:01    261s] #WARNING (NRIG-34) Power/Ground pin gnds of instance WELLTAP_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/11 09:48:01    261s] #WARNING (NRIG-34) Power/Ground pin vdds of instance WELLTAP_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/11 09:48:01    261s] #WARNING (NRIG-34) Power/Ground pin gnds of instance WELLTAP_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/11 09:48:01    261s] #WARNING (NRIG-34) Power/Ground pin vdds of instance WELLTAP_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/11 09:48:01    261s] #WARNING (NRIG-34) Power/Ground pin gnds of instance WELLTAP_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/11 09:48:01    261s] #WARNING (NRIG-34) Power/Ground pin vdds of instance WELLTAP_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/11 09:48:01    261s] #WARNING (NRIG-34) Power/Ground pin gnds of instance WELLTAP_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/11 09:48:01    261s] #WARNING (NRIG-34) Power/Ground pin vdds of instance WELLTAP_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/11 09:48:01    261s] #WARNING (NRIG-34) Power/Ground pin gnds of instance WELLTAP_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/11 09:48:01    261s] #WARNING (NRIG-34) Power/Ground pin vdds of instance WELLTAP_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/11 09:48:01    261s] #WARNING (NRIG-34) Power/Ground pin gnds of instance WELLTAP_10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/11 09:48:01    261s] #WARNING (NRIG-34) Power/Ground pin vdds of instance WELLTAP_10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/11 09:48:01    261s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[04/11 09:48:01    261s] #To increase the message display limit, refer to the product command reference manual.
[04/11 09:48:01    261s] ### Net info: total nets: 79406
[04/11 09:48:01    261s] ### Net info: dirty nets: 527
[04/11 09:48:01    261s] ### Net info: marked as disconnected nets: 0
[04/11 09:48:01    261s] ### Net info: fully routed nets: 0
[04/11 09:48:01    261s] ### Net info: trivial (single pin) nets: 0
[04/11 09:48:01    261s] ### Net info: unrouted nets: 79406
[04/11 09:48:01    261s] ### Net info: re-extraction nets: 0
[04/11 09:48:01    261s] ### Net info: selected nets: 527
[04/11 09:48:01    261s] ### Net info: ignored nets: 0
[04/11 09:48:01    261s] ### Net info: skip routing nets: 0
[04/11 09:48:01    261s] #WARNING (NRDB-733) PIN gpio_out8 in CELL_VIEW top_top,init does not have physical port.
[04/11 09:48:01    261s] #WARNING (NRDB-733) PIN in_clk in CELL_VIEW top_top,init does not have physical port.
[04/11 09:48:01    261s] #WARNING (NRDB-733) PIN in_fetch_enable_i in CELL_VIEW top_top,init does not have physical port.
[04/11 09:48:01    261s] #WARNING (NRDB-733) PIN in_rst_n in CELL_VIEW top_top,init does not have physical port.
[04/11 09:48:01    261s] #WARNING (NRDB-733) PIN in_spi_clk_i in CELL_VIEW top_top,init does not have physical port.
[04/11 09:48:01    261s] #WARNING (NRDB-733) PIN in_spi_cs_i in CELL_VIEW top_top,init does not have physical port.
[04/11 09:48:01    261s] #WARNING (NRDB-733) PIN in_spi_sdi0_i in CELL_VIEW top_top,init does not have physical port.
[04/11 09:48:01    261s] #WARNING (NRDB-733) PIN in_spi_sdi1_i in CELL_VIEW top_top,init does not have physical port.
[04/11 09:48:01    261s] #WARNING (NRDB-733) PIN in_spi_sdi2_i in CELL_VIEW top_top,init does not have physical port.
[04/11 09:48:01    261s] #WARNING (NRDB-733) PIN in_spi_sdi3_i in CELL_VIEW top_top,init does not have physical port.
[04/11 09:48:01    261s] #WARNING (NRDB-733) PIN in_tck_i in CELL_VIEW top_top,init does not have physical port.
[04/11 09:48:01    261s] #WARNING (NRDB-733) PIN in_tdi_i in CELL_VIEW top_top,init does not have physical port.
[04/11 09:48:01    261s] #WARNING (NRDB-733) PIN in_testmode_i in CELL_VIEW top_top,init does not have physical port.
[04/11 09:48:01    261s] #WARNING (NRDB-733) PIN in_tms_i in CELL_VIEW top_top,init does not have physical port.
[04/11 09:48:01    261s] #WARNING (NRDB-733) PIN in_trstn_i in CELL_VIEW top_top,init does not have physical port.
[04/11 09:48:01    261s] #WARNING (NRDB-733) PIN in_uart_cts in CELL_VIEW top_top,init does not have physical port.
[04/11 09:48:01    261s] #WARNING (NRDB-733) PIN in_uart_dsr in CELL_VIEW top_top,init does not have physical port.
[04/11 09:48:01    261s] #WARNING (NRDB-733) PIN in_uart_rx in CELL_VIEW top_top,init does not have physical port.
[04/11 09:48:01    261s] #WARNING (NRDB-733) PIN out_spi_mode_o[0] in CELL_VIEW top_top,init does not have physical port.
[04/11 09:48:01    261s] #WARNING (NRDB-733) PIN out_spi_mode_o[1] in CELL_VIEW top_top,init does not have physical port.
[04/11 09:48:01    261s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[04/11 09:48:01    261s] #To increase the message display limit, refer to the product command reference manual.
[04/11 09:48:01    261s] #NanoRoute Version 16.13-s045_1 NR160923-1039/16_13-UB
[04/11 09:48:01    261s] #Start routing data preparation.
[04/11 09:48:01    261s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.100.
[04/11 09:48:01    261s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[04/11 09:48:01    261s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.100.
[04/11 09:48:01    261s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[04/11 09:48:01    261s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[04/11 09:48:01    261s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[04/11 09:48:01    261s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[04/11 09:48:01    261s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[04/11 09:48:01    261s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[04/11 09:48:01    261s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[04/11 09:48:01    261s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[04/11 09:48:01    261s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[04/11 09:48:01    261s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[04/11 09:48:01    261s] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[04/11 09:48:01    261s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[04/11 09:48:01    261s] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[04/11 09:48:01    261s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[04/11 09:48:01    261s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.400.
[04/11 09:48:01    261s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[04/11 09:48:01    261s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.400.
[04/11 09:48:01    261s] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.400.
[04/11 09:48:01    261s] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[04/11 09:48:01    261s] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.400.
[04/11 09:48:01    261s] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[04/11 09:48:01    261s] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[04/11 09:48:01    261s] #WARNING (NRDB-2078) The above via enclosure for LAYER AP is not specified for width 3.000.
[04/11 09:48:01    261s] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[04/11 09:48:01    261s] #WARNING (NRDB-2078) The above via enclosure for LAYER AP is not specified for width 3.000.
[04/11 09:48:01    261s] #Minimum voltage of a net in the design = 0.000.
[04/11 09:48:01    261s] #Maximum voltage of a net in the design = 1.300.
[04/11 09:48:01    261s] #Voltage range [0.000 - 0.000] has 1 net.
[04/11 09:48:01    261s] #Voltage range [1.100 - 1.300] has 1 net.
[04/11 09:48:01    261s] #Voltage range [0.000 - 1.300] has 79404 nets.
[04/11 09:48:08    268s] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.190
[04/11 09:48:08    268s] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[04/11 09:48:08    268s] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[04/11 09:48:08    268s] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[04/11 09:48:08    268s] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[04/11 09:48:08    268s] # M6           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[04/11 09:48:08    268s] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[04/11 09:48:08    268s] # AP           V   Track-Pitch = 5.000    Line-2-Via Pitch = 5.700
[04/11 09:48:08    268s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[04/11 09:48:09    269s] #Regenerating Ggrids automatically.
[04/11 09:48:09    269s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.200.
[04/11 09:48:09    269s] #Using automatically generated G-grids.
[04/11 09:48:09    269s] #Done routing data preparation.
[04/11 09:48:09    269s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1635.55 (MB), peak = 1807.86 (MB)
[04/11 09:48:09    269s] #Merging special wires...
[04/11 09:48:09    269s] #
[04/11 09:48:09    269s] #Connectivity extraction summary:
[04/11 09:48:09    269s] #34274 (43.16%) nets are without wires.
[04/11 09:48:09    269s] #45132 nets are fixed|skipped|trivial (not extracted).
[04/11 09:48:09    269s] #Total number of nets = 79406.
[04/11 09:48:09    269s] #
[04/11 09:48:09    269s] #reading routing guides ......
[04/11 09:48:09    269s] #Number of eco nets is 0
[04/11 09:48:09    269s] #
[04/11 09:48:09    269s] #Start data preparation...
[04/11 09:48:09    269s] #
[04/11 09:48:09    269s] #Data preparation is done on Fri Apr 11 09:48:09 2025
[04/11 09:48:09    269s] #
[04/11 09:48:09    269s] #Analyzing routing resource...
[04/11 09:48:10    270s] #Routing resource analysis is done on Fri Apr 11 09:48:10 2025
[04/11 09:48:10    270s] #
[04/11 09:48:10    270s] #  Resource Analysis:
[04/11 09:48:10    270s] #
[04/11 09:48:10    270s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/11 09:48:10    270s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/11 09:48:10    270s] #  --------------------------------------------------------------
[04/11 09:48:10    270s] #  Metal 1        H        9261        1694      535823    19.77%
[04/11 09:48:10    270s] #  Metal 2        V        9248        1707      535823    15.44%
[04/11 09:48:10    270s] #  Metal 3        H        8656        2299      535823    17.20%
[04/11 09:48:10    270s] #  Metal 4        V        8743        2212      535823    17.09%
[04/11 09:48:10    270s] #  Metal 5        H       10550         405      535823     3.54%
[04/11 09:48:10    270s] #  Metal 6        V        2636          97      535823     3.45%
[04/11 09:48:10    270s] #  Metal 7        H        2641          97      535823     3.46%
[04/11 09:48:10    270s] #  Metal 8        V         421          17      535823    42.52%
[04/11 09:48:10    270s] #  --------------------------------------------------------------
[04/11 09:48:10    270s] #  Total                  52158      10.86%     4286584    15.31%
[04/11 09:48:10    270s] #
[04/11 09:48:10    270s] #  527 nets (0.66%) with 1 preferred extra spacing.
[04/11 09:48:10    270s] #
[04/11 09:48:10    270s] #
[04/11 09:48:10    270s] #Routing guide is on.
[04/11 09:48:10    270s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1691.20 (MB), peak = 1807.86 (MB)
[04/11 09:48:10    270s] #
[04/11 09:48:10    270s] #start global routing iteration 1...
[04/11 09:48:12    272s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2183.57 (MB), peak = 2185.57 (MB)
[04/11 09:48:12    272s] #
[04/11 09:48:12    272s] #start global routing iteration 2...
[04/11 09:48:14    274s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2186.00 (MB), peak = 2201.40 (MB)
[04/11 09:48:14    274s] #
[04/11 09:48:14    274s] #
[04/11 09:48:14    274s] #Total number of trivial nets (e.g. < 2 pins) = 45132 (skipped).
[04/11 09:48:14    274s] #Total number of selected nets for routing = 524.
[04/11 09:48:14    274s] #Total number of unselected nets (but routable) for routing = 33750 (skipped).
[04/11 09:48:14    274s] #Total number of nets in the design = 79406.
[04/11 09:48:14    274s] #
[04/11 09:48:14    274s] #33750 skipped nets do not have any wires.
[04/11 09:48:14    274s] #524 routable nets have only global wires.
[04/11 09:48:14    274s] #524 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/11 09:48:14    274s] #
[04/11 09:48:14    274s] #Routed net constraints summary:
[04/11 09:48:14    274s] #------------------------------------------------
[04/11 09:48:14    274s] #        Rules   Pref Extra Space   Unconstrained  
[04/11 09:48:14    274s] #------------------------------------------------
[04/11 09:48:14    274s] #      Default                524               0  
[04/11 09:48:14    274s] #------------------------------------------------
[04/11 09:48:14    274s] #        Total                524               0  
[04/11 09:48:14    274s] #------------------------------------------------
[04/11 09:48:14    274s] #
[04/11 09:48:14    274s] #Routing constraints summary of the whole design:
[04/11 09:48:14    274s] #------------------------------------------------
[04/11 09:48:14    274s] #        Rules   Pref Extra Space   Unconstrained  
[04/11 09:48:14    274s] #------------------------------------------------
[04/11 09:48:14    274s] #      Default                524           33750  
[04/11 09:48:14    274s] #------------------------------------------------
[04/11 09:48:14    274s] #        Total                524           33750  
[04/11 09:48:14    274s] #------------------------------------------------
[04/11 09:48:14    274s] #
[04/11 09:48:14    274s] #
[04/11 09:48:14    274s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/11 09:48:14    274s] #
[04/11 09:48:14    274s] #                 OverCon          
[04/11 09:48:14    274s] #                  #Gcell    %Gcell
[04/11 09:48:14    274s] #     Layer           (1)   OverCon
[04/11 09:48:14    274s] #  --------------------------------
[04/11 09:48:14    274s] #   Metal 1      0(0.00%)   (0.00%)
[04/11 09:48:14    274s] #   Metal 2      0(0.00%)   (0.00%)
[04/11 09:48:14    274s] #   Metal 3      0(0.00%)   (0.00%)
[04/11 09:48:14    274s] #   Metal 4      0(0.00%)   (0.00%)
[04/11 09:48:14    274s] #   Metal 5      0(0.00%)   (0.00%)
[04/11 09:48:14    274s] #   Metal 6      0(0.00%)   (0.00%)
[04/11 09:48:14    274s] #   Metal 7      0(0.00%)   (0.00%)
[04/11 09:48:14    274s] #   Metal 8      0(0.00%)   (0.00%)
[04/11 09:48:14    274s] #  --------------------------------
[04/11 09:48:14    274s] #     Total      0(0.00%)   (0.00%)
[04/11 09:48:14    274s] #
[04/11 09:48:14    274s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/11 09:48:14    274s] #  Overflow after GR: 0.00% H + 0.00% V
[04/11 09:48:14    274s] #
[04/11 09:48:14    274s] #Complete Global Routing.
[04/11 09:48:14    274s] #Total number of nets with non-default rule or having extra spacing = 527
[04/11 09:48:14    274s] #Total wire length = 84405 um.
[04/11 09:48:14    274s] #Total half perimeter of net bounding box = 58112 um.
[04/11 09:48:14    274s] #Total wire length on LAYER M1 = 0 um.
[04/11 09:48:14    274s] #Total wire length on LAYER M2 = 12 um.
[04/11 09:48:14    274s] #Total wire length on LAYER M3 = 42444 um.
[04/11 09:48:14    274s] #Total wire length on LAYER M4 = 38233 um.
[04/11 09:48:14    274s] #Total wire length on LAYER M5 = 3318 um.
[04/11 09:48:14    274s] #Total wire length on LAYER M6 = 374 um.
[04/11 09:48:14    274s] #Total wire length on LAYER M7 = 24 um.
[04/11 09:48:14    274s] #Total wire length on LAYER AP = 0 um.
[04/11 09:48:14    274s] #Total number of vias = 24680
[04/11 09:48:14    274s] #Up-Via Summary (total 24680):
[04/11 09:48:14    274s] #           
[04/11 09:48:14    274s] #-----------------------
[04/11 09:48:14    274s] #  Metal 1         9014
[04/11 09:48:14    274s] #  Metal 2         8629
[04/11 09:48:14    274s] #  Metal 3         6952
[04/11 09:48:14    274s] #  Metal 4           51
[04/11 09:48:14    274s] #  Metal 5           31
[04/11 09:48:14    274s] #  Metal 6            3
[04/11 09:48:14    274s] #-----------------------
[04/11 09:48:14    274s] #                 24680 
[04/11 09:48:14    274s] #
[04/11 09:48:14    274s] #Total number of involved priority nets 524
[04/11 09:48:14    274s] #Maximum src to sink distance for priority net 1191.2
[04/11 09:48:14    274s] #Average of max src_to_sink distance for priority net 82.9
[04/11 09:48:14    274s] #Average of ave src_to_sink distance for priority net 54.2
[04/11 09:48:14    274s] #Max overcon = 0 track.
[04/11 09:48:14    274s] #Total overcon = 0.00%.
[04/11 09:48:14    274s] #Worst layer Gcell overcon rate = 0.00%.
[04/11 09:48:14    274s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2186.06 (MB), peak = 2201.40 (MB)
[04/11 09:48:14    274s] #
[04/11 09:48:14    274s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1671.64 (MB), peak = 2201.40 (MB)
[04/11 09:48:14    274s] #Start Track Assignment.
[04/11 09:48:14    275s] #Done with 6695 horizontal wires in 6 hboxes and 5376 vertical wires in 6 hboxes.
[04/11 09:48:15    275s] #Done with 234 horizontal wires in 6 hboxes and 118 vertical wires in 6 hboxes.
[04/11 09:48:15    275s] #Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
[04/11 09:48:15    275s] #
[04/11 09:48:15    275s] #Track assignment summary:
[04/11 09:48:15    275s] #layer  (wire length)   (overlap)        (long ovlp) 
[04/11 09:48:15    275s] #----------------------------------------------------
[04/11 09:48:15    275s] #M1 	      0.00 	  0.00%  	  0.00%
[04/11 09:48:15    275s] #M2 	     13.04 	 24.54%  	  0.00%
[04/11 09:48:15    275s] #M3 	  42517.69 	  0.00%  	  0.00%
[04/11 09:48:15    275s] #M4 	  38119.43 	  0.00%  	  0.00%
[04/11 09:48:15    275s] #M5 	   3323.70 	  0.00%  	  0.00%
[04/11 09:48:15    275s] #M6 	    374.18 	  0.00%  	  0.00%
[04/11 09:48:15    275s] #M7 	     15.20 	  0.00%  	  0.00%
[04/11 09:48:15    275s] #M8 	      0.00 	  0.00%  	  0.00%
[04/11 09:48:15    275s] #----------------------------------------------------
[04/11 09:48:15    275s] #All 	  84363.24  	  0.01% 	  0.00%
[04/11 09:48:15    275s] #Complete Track Assignment.
[04/11 09:48:15    275s] #Total number of nets with non-default rule or having extra spacing = 527
[04/11 09:48:15    275s] #Total wire length = 89653 um.
[04/11 09:48:15    275s] #Total half perimeter of net bounding box = 58112 um.
[04/11 09:48:15    275s] #Total wire length on LAYER M1 = 4945 um.
[04/11 09:48:15    275s] #Total wire length on LAYER M2 = 13 um.
[04/11 09:48:15    275s] #Total wire length on LAYER M3 = 42551 um.
[04/11 09:48:15    275s] #Total wire length on LAYER M4 = 38431 um.
[04/11 09:48:15    275s] #Total wire length on LAYER M5 = 3321 um.
[04/11 09:48:15    275s] #Total wire length on LAYER M6 = 372 um.
[04/11 09:48:15    275s] #Total wire length on LAYER M7 = 22 um.
[04/11 09:48:15    275s] #Total wire length on LAYER AP = 0 um.
[04/11 09:48:15    275s] #Total number of vias = 24680
[04/11 09:48:15    275s] #Up-Via Summary (total 24680):
[04/11 09:48:15    275s] #           
[04/11 09:48:15    275s] #-----------------------
[04/11 09:48:15    275s] #  Metal 1         9014
[04/11 09:48:15    275s] #  Metal 2         8629
[04/11 09:48:15    275s] #  Metal 3         6952
[04/11 09:48:15    275s] #  Metal 4           51
[04/11 09:48:15    275s] #  Metal 5           31
[04/11 09:48:15    275s] #  Metal 6            3
[04/11 09:48:15    275s] #-----------------------
[04/11 09:48:15    275s] #                 24680 
[04/11 09:48:15    275s] #
[04/11 09:48:15    275s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1685.00 (MB), peak = 2201.40 (MB)
[04/11 09:48:15    275s] #
[04/11 09:48:15    275s] #Cpu time = 00:00:14
[04/11 09:48:15    275s] #Elapsed time = 00:00:14
[04/11 09:48:15    275s] #Increased memory = 73.60 (MB)
[04/11 09:48:15    275s] #Total memory = 1685.04 (MB)
[04/11 09:48:15    275s] #Peak memory = 2201.40 (MB)
[04/11 09:48:15    276s] #
[04/11 09:48:15    276s] #Start Detail Routing..
[04/11 09:48:15    276s] #start initial detail routing ...
[04/11 09:48:15    276s] #    completing 10% with 0 violations
[04/11 09:48:15    276s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1681.99 (MB), peak = 2201.40 (MB)
[04/11 09:48:16    276s] #    completing 20% with 0 violations
[04/11 09:48:16    276s] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1709.46 (MB), peak = 2201.40 (MB)
[04/11 09:48:16    276s] #    completing 30% with 0 violations
[04/11 09:48:16    276s] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1707.94 (MB), peak = 2201.40 (MB)
[04/11 09:48:19    279s] #    completing 40% with 0 violations
[04/11 09:48:19    279s] #    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1709.25 (MB), peak = 2201.40 (MB)
[04/11 09:48:25    285s] #    completing 50% with 0 violations
[04/11 09:48:25    285s] #    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1709.35 (MB), peak = 2201.40 (MB)
[04/11 09:48:33    293s] #    completing 60% with 0 violations
[04/11 09:48:33    293s] #    cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1709.27 (MB), peak = 2201.40 (MB)
[04/11 09:48:37    297s] #    completing 70% with 0 violations
[04/11 09:48:37    297s] #    cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1714.74 (MB), peak = 2201.40 (MB)
[04/11 09:48:38    298s] #    completing 80% with 0 violations
[04/11 09:48:38    298s] #    cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1711.34 (MB), peak = 2201.40 (MB)
[04/11 09:48:38    299s] #    completing 90% with 1 violations
[04/11 09:48:38    299s] #    cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1720.44 (MB), peak = 2201.40 (MB)
[04/11 09:48:39    299s] #    completing 100% with 1 violations
[04/11 09:48:39    299s] #    cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1716.05 (MB), peak = 2201.40 (MB)
[04/11 09:48:39    299s] # ECO: 5.2% of the total area was rechecked for DRC, and 7.8% required routing.
[04/11 09:48:39    299s] #    number of violations = 1
[04/11 09:48:39    299s] #
[04/11 09:48:39    299s] #    By Layer and Type :
[04/11 09:48:39    299s] #	           Loop   Totals
[04/11 09:48:39    299s] #	M1            0        0
[04/11 09:48:39    299s] #	M2            0        0
[04/11 09:48:39    299s] #	M3            0        0
[04/11 09:48:39    299s] #	M4            0        0
[04/11 09:48:39    299s] #	M5            1        1
[04/11 09:48:39    299s] #	Totals        1        1
[04/11 09:48:39    299s] #cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1716.05 (MB), peak = 2201.40 (MB)
[04/11 09:48:39    299s] #start 1st optimization iteration ...
[04/11 09:48:39    299s] #    number of violations = 0
[04/11 09:48:39    299s] #    number of process antenna violations = 13
[04/11 09:48:39    299s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1717.37 (MB), peak = 2201.40 (MB)
[04/11 09:48:39    299s] #start 2nd optimization iteration ...
[04/11 09:48:39    299s] #    number of violations = 0
[04/11 09:48:39    299s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1717.45 (MB), peak = 2201.40 (MB)
[04/11 09:48:39    299s] #Complete Detail Routing.
[04/11 09:48:39    299s] #Total number of nets with non-default rule or having extra spacing = 527
[04/11 09:48:39    299s] #Total wire length = 85755 um.
[04/11 09:48:39    299s] #Total half perimeter of net bounding box = 58112 um.
[04/11 09:48:39    299s] #Total wire length on LAYER M1 = 0 um.
[04/11 09:48:39    299s] #Total wire length on LAYER M2 = 51 um.
[04/11 09:48:39    299s] #Total wire length on LAYER M3 = 41084 um.
[04/11 09:48:39    299s] #Total wire length on LAYER M4 = 40894 um.
[04/11 09:48:39    299s] #Total wire length on LAYER M5 = 3348 um.
[04/11 09:48:39    299s] #Total wire length on LAYER M6 = 359 um.
[04/11 09:48:39    299s] #Total wire length on LAYER M7 = 18 um.
[04/11 09:48:39    299s] #Total wire length on LAYER AP = 0 um.
[04/11 09:48:39    299s] #Total number of vias = 28059
[04/11 09:48:39    299s] #Total number of multi-cut vias = 69 (  0.2%)
[04/11 09:48:39    299s] #Total number of single cut vias = 27990 ( 99.8%)
[04/11 09:48:39    299s] #Up-Via Summary (total 28059):
[04/11 09:48:39    299s] #                   single-cut          multi-cut      Total
[04/11 09:48:39    299s] #-----------------------------------------------------------
[04/11 09:48:39    299s] #  Metal 1        8955 ( 99.3%)        59 (  0.7%)       9014
[04/11 09:48:39    299s] #  Metal 2        9014 (100.0%)         0 (  0.0%)       9014
[04/11 09:48:39    299s] #  Metal 3        9953 (100.0%)         0 (  0.0%)       9953
[04/11 09:48:39    299s] #  Metal 4          45 ( 81.8%)        10 ( 18.2%)         55
[04/11 09:48:39    299s] #  Metal 5          20 (100.0%)         0 (  0.0%)         20
[04/11 09:48:39    299s] #  Metal 6           3 (100.0%)         0 (  0.0%)          3
[04/11 09:48:39    299s] #-----------------------------------------------------------
[04/11 09:48:39    299s] #                27990 ( 99.8%)        69 (  0.2%)      28059 
[04/11 09:48:39    299s] #
[04/11 09:48:39    299s] #Total number of DRC violations = 0
[04/11 09:48:39    299s] #Cpu time = 00:00:24
[04/11 09:48:39    299s] #Elapsed time = 00:00:24
[04/11 09:48:39    299s] #Increased memory = 0.96 (MB)
[04/11 09:48:39    299s] #Total memory = 1686.01 (MB)
[04/11 09:48:39    299s] #Peak memory = 2201.40 (MB)
[04/11 09:48:39    299s] #detailRoute Statistics:
[04/11 09:48:39    299s] #Cpu time = 00:00:24
[04/11 09:48:39    299s] #Elapsed time = 00:00:24
[04/11 09:48:39    299s] #Increased memory = 0.96 (MB)
[04/11 09:48:39    299s] #Total memory = 1686.01 (MB)
[04/11 09:48:39    299s] #Peak memory = 2201.40 (MB)
[04/11 09:48:39    299s] #
[04/11 09:48:39    299s] #globalDetailRoute statistics:
[04/11 09:48:39    299s] #Cpu time = 00:00:39
[04/11 09:48:39    299s] #Elapsed time = 00:00:39
[04/11 09:48:39    299s] #Increased memory = 98.86 (MB)
[04/11 09:48:39    299s] #Total memory = 1624.39 (MB)
[04/11 09:48:39    299s] #Peak memory = 2201.40 (MB)
[04/11 09:48:39    299s] #Number of warnings = 81
[04/11 09:48:39    299s] #Total number of warnings = 81
[04/11 09:48:39    299s] #Number of fails = 0
[04/11 09:48:39    299s] #Total number of fails = 0
[04/11 09:48:39    299s] #Complete globalDetailRoute on Fri Apr 11 09:48:39 2025
[04/11 09:48:39    299s] #
[04/11 09:48:39    299s]       Clock detailed routing done.
[04/11 09:48:39    299s] Checking guided vs. routed lengths for 527 nets...
[04/11 09:48:39    299s] 
[04/11 09:48:39    299s]       
[04/11 09:48:39    299s]       Guided max path lengths
[04/11 09:48:39    299s]       =======================
[04/11 09:48:39    299s]       
[04/11 09:48:39    299s]       ----------------------------------------
[04/11 09:48:39    299s]       From (um)    To (um)     Number of paths
[04/11 09:48:39    299s]       ----------------------------------------
[04/11 09:48:39    299s]          0.000      200.000          487
[04/11 09:48:39    299s]        200.000      400.000           21
[04/11 09:48:39    299s]        400.000      600.000           10
[04/11 09:48:39    299s]        600.000      800.000            5
[04/11 09:48:39    299s]        800.000     1000.000            2
[04/11 09:48:39    299s]       1000.000     1200.000            2
[04/11 09:48:39    299s]       ----------------------------------------
[04/11 09:48:39    299s]       
[04/11 09:48:39    299s]       Deviation of routing from guided max path lengths
[04/11 09:48:39    299s]       =================================================
[04/11 09:48:39    299s]       
[04/11 09:48:39    299s]       --------------------------------------
[04/11 09:48:39    299s]       From (%)    To (%)     Number of paths
[04/11 09:48:39    299s]       --------------------------------------
[04/11 09:48:39    299s]       below         0.000          146
[04/11 09:48:39    299s]         0.000      20.000          298
[04/11 09:48:39    299s]        20.000      40.000           58
[04/11 09:48:39    299s]        40.000      60.000           14
[04/11 09:48:39    299s]        60.000      80.000            7
[04/11 09:48:39    299s]        80.000     100.000            3
[04/11 09:48:39    299s]       100.000     120.000            1
[04/11 09:48:39    299s]       --------------------------------------
[04/11 09:48:39    299s]       
[04/11 09:48:39    299s] 
[04/11 09:48:39    299s]     Top 10 notable deviations of routed length from guided length
[04/11 09:48:39    299s]     =============================================================
[04/11 09:48:39    299s] 
[04/11 09:48:39    299s]     Net spi_clk_i (2 terminals)
[04/11 09:48:39    299s]     Guided length:  max path =   565.057um, total =   565.057um
[04/11 09:48:39    299s]     Routed length:  max path =   209.800um, total =   212.530um
[04/11 09:48:39    299s]     Deviation:      max path =   -62.871%,  total =   -62.388%
[04/11 09:48:39    299s] 
[04/11 09:48:39    299s]     Net top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/CTS_37 (21 terminals)
[04/11 09:48:39    299s]     Guided length:  max path =    40.140um, total =    78.680um
[04/11 09:48:39    299s]     Routed length:  max path =    43.400um, total =   113.390um
[04/11 09:48:39    299s]     Deviation:      max path =     8.122%,  total =    44.115%
[04/11 09:48:39    299s] 
[04/11 09:48:39    299s]     Net top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CTS_170 (21 terminals)
[04/11 09:48:39    299s]     Guided length:  max path =    47.757um, total =   113.650um
[04/11 09:48:39    299s]     Routed length:  max path =    66.400um, total =   134.400um
[04/11 09:48:39    299s]     Deviation:      max path =    39.037%,  total =    18.258%
[04/11 09:48:39    299s] 
[04/11 09:48:39    299s]     Net top_inst_peripherals_i/apb_uart_i/UART_TXFF/CTS_77 (21 terminals)
[04/11 09:48:39    299s]     Guided length:  max path =    43.780um, total =    87.410um
[04/11 09:48:39    299s]     Routed length:  max path =    46.400um, total =   119.840um
[04/11 09:48:39    299s]     Deviation:      max path =     5.984%,  total =    37.101%
[04/11 09:48:39    299s] 
[04/11 09:48:39    299s]     Net top_inst_peripherals_i/apb_uart_i/UART_RXFF/CTS_109 (21 terminals)
[04/11 09:48:39    299s]     Guided length:  max path =    50.800um, total =    90.130um
[04/11 09:48:39    299s]     Routed length:  max path =    51.000um, total =   122.400um
[04/11 09:48:39    299s]     Deviation:      max path =     0.394%,  total =    35.804%
[04/11 09:48:39    299s] 
[04/11 09:48:39    299s]     Net top_inst_peripherals_i/axi_spi_slave_i/CTS_89 (21 terminals)
[04/11 09:48:39    299s]     Guided length:  max path =    40.630um, total =   109.630um
[04/11 09:48:39    299s]     Routed length:  max path =    54.800um, total =   123.845um
[04/11 09:48:39    299s]     Deviation:      max path =    34.876%,  total =    12.966%
[04/11 09:48:39    299s] 
[04/11 09:48:39    299s]     Net top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CTS_163 (21 terminals)
[04/11 09:48:39    299s]     Guided length:  max path =    40.560um, total =    94.590um
[04/11 09:48:39    299s]     Routed length:  max path =    41.200um, total =   126.400um
[04/11 09:48:39    299s]     Deviation:      max path =     1.578%,  total =    33.629%
[04/11 09:48:39    299s] 
[04/11 09:48:39    299s]     Net top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/CTS_33 (21 terminals)
[04/11 09:48:39    299s]     Guided length:  max path =    40.420um, total =    90.210um
[04/11 09:48:39    299s]     Routed length:  max path =    43.200um, total =   120.040um
[04/11 09:48:39    299s]     Deviation:      max path =     6.878%,  total =    33.067%
[04/11 09:48:39    299s] 
[04/11 09:48:39    299s]     Net top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/CTS_23 (21 terminals)
[04/11 09:48:39    299s]     Guided length:  max path =    46.220um, total =   103.060um
[04/11 09:48:39    299s]     Routed length:  max path =    49.200um, total =   136.800um
[04/11 09:48:39    299s]     Deviation:      max path =     6.447%,  total =    32.738%
[04/11 09:48:39    299s] 
[04/11 09:48:39    299s]     Net top_inst_peripherals_i/apb_uart_i/UART_RXFF/CTS_103 (21 terminals)
[04/11 09:48:39    299s]     Guided length:  max path =    49.350um, total =   100.675um
[04/11 09:48:39    299s]     Routed length:  max path =    53.800um, total =   132.580um
[04/11 09:48:39    299s]     Deviation:      max path =     9.017%,  total =    31.691%
[04/11 09:48:39    299s] 
[04/11 09:48:39    299s] Set FIXED routing status on 524 net(s)
[04/11 09:48:39    299s] Set FIXED placed status on 521 instance(s)
[04/11 09:48:39    299s] Net route status summary:
[04/11 09:48:39    299s]   Clock:       527 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=524)
[04/11 09:48:39    299s]   Non-clock: 33775 (unrouted=33775, trialRouted=0, noStatus=0, routed=0, fixed=0)
[04/11 09:48:39    299s] (Not counting 45104 nets with <2 term connections)
[04/11 09:48:39    299s] 
[04/11 09:48:39    299s] CCOPT: Done with clock implementation routing.
[04/11 09:48:39    299s] 
[04/11 09:48:39    299s] 
[04/11 09:48:39    299s] CCOpt: Starting congestion repair using flow wrapper.
[04/11 09:48:39    299s] Trial Route Overflow 0(H) 0(V)
[04/11 09:48:39    299s] Starting congestion repair ...
[04/11 09:48:39    299s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[04/11 09:48:39    299s] (I)       Reading DB...
[04/11 09:48:39    299s] (I)       congestionReportName   : 
[04/11 09:48:39    299s] (I)       layerRangeFor2DCongestion : 
[04/11 09:48:39    299s] (I)       buildTerm2TermWires    : 1
[04/11 09:48:39    299s] (I)       doTrackAssignment      : 1
[04/11 09:48:39    299s] (I)       dumpBookshelfFiles     : 0
[04/11 09:48:39    299s] (I)       numThreads             : 0
[04/11 09:48:39    299s] [NR-eGR] honorMsvRouteConstraint: false
[04/11 09:48:39    299s] (I)       honorPin               : false
[04/11 09:48:39    299s] (I)       honorPinGuide          : true
[04/11 09:48:39    299s] (I)       honorPartition         : false
[04/11 09:48:39    299s] (I)       allowPartitionCrossover: false
[04/11 09:48:39    299s] (I)       honorSingleEntry       : true
[04/11 09:48:39    299s] (I)       honorSingleEntryStrong : true
[04/11 09:48:39    299s] (I)       handleViaSpacingRule   : false
[04/11 09:48:39    299s] (I)       handleEolSpacingRule   : false
[04/11 09:48:39    299s] (I)       PDConstraint           : none
[04/11 09:48:39    299s] (I)       expBetterNDRHandling   : false
[04/11 09:48:39    299s] [NR-eGR] honorClockSpecNDR      : 0
[04/11 09:48:39    299s] (I)       routingEffortLevel     : 3
[04/11 09:48:39    299s] (I)       effortLevel            : standard
[04/11 09:48:39    299s] [NR-eGR] minRouteLayer          : 2
[04/11 09:48:39    299s] [NR-eGR] maxRouteLayer          : 127
[04/11 09:48:39    299s] (I)       relaxedTopLayerCeiling : 127
[04/11 09:48:39    299s] (I)       relaxedBottomLayerFloor: 2
[04/11 09:48:39    299s] (I)       numRowsPerGCell        : 1
[04/11 09:48:39    299s] (I)       speedUpLargeDesign     : 0
[04/11 09:48:39    299s] (I)       speedUpBlkViolationClean: 1
[04/11 09:48:39    299s] (I)       multiThreadingTA       : 1
[04/11 09:48:39    299s] (I)       blockedPinEscape       : 1
[04/11 09:48:39    299s] (I)       blkAwareLayerSwitching : 1
[04/11 09:48:39    299s] (I)       betterClockWireModeling: 1
[04/11 09:48:39    299s] (I)       optimizationMode       : false
[04/11 09:48:39    299s] (I)       routeSecondPG          : false
[04/11 09:48:39    299s] (I)       scenicRatioForLayerRelax: 0.00
[04/11 09:48:39    299s] (I)       detourLimitForLayerRelax: 0.00
[04/11 09:48:39    299s] (I)       punchThroughDistance   : 500.00
[04/11 09:48:39    299s] (I)       scenicBound            : 1.15
[04/11 09:48:39    299s] (I)       maxScenicToAvoidBlk    : 100.00
[04/11 09:48:39    299s] (I)       source-to-sink ratio   : 0.00
[04/11 09:48:39    299s] (I)       targetCongestionRatioH : 1.00
[04/11 09:48:39    299s] (I)       targetCongestionRatioV : 1.00
[04/11 09:48:39    299s] (I)       layerCongestionRatio   : 0.70
[04/11 09:48:39    299s] (I)       m1CongestionRatio      : 0.10
[04/11 09:48:39    299s] (I)       m2m3CongestionRatio    : 0.70
[04/11 09:48:39    299s] (I)       localRouteEffort       : 1.00
[04/11 09:48:39    299s] (I)       numSitesBlockedByOneVia: 8.00
[04/11 09:48:39    299s] (I)       supplyScaleFactorH     : 1.00
[04/11 09:48:39    299s] (I)       supplyScaleFactorV     : 1.00
[04/11 09:48:39    299s] (I)       highlight3DOverflowFactor: 0.00
[04/11 09:48:39    299s] (I)       doubleCutViaModelingRatio: 0.00
[04/11 09:48:39    299s] (I)       blockTrack             : 
[04/11 09:48:39    299s] (I)       routeVias              : 
[04/11 09:48:39    299s] (I)       readTROption           : true
[04/11 09:48:39    299s] (I)       extraSpacingFactor     : 1.00
[04/11 09:48:39    299s] [NR-eGR] numTracksPerClockWire  : 0
[04/11 09:48:39    299s] (I)       routeSelectedNetsOnly  : false
[04/11 09:48:39    299s] (I)       clkNetUseMaxDemand     : false
[04/11 09:48:39    299s] (I)       extraDemandForClocks   : 0
[04/11 09:48:39    299s] (I)       before initializing RouteDB syMemory usage = 1832.3 MB
[04/11 09:48:39    299s] (I)       starting read tracks
[04/11 09:48:39    299s] (I)       build grid graph
[04/11 09:48:39    299s] (I)       build grid graph start
[04/11 09:48:39    299s] [NR-eGR] Layer1 has no routable track
[04/11 09:48:39    299s] [NR-eGR] Layer2 has single uniform track structure
[04/11 09:48:39    299s] [NR-eGR] Layer3 has single uniform track structure
[04/11 09:48:39    299s] [NR-eGR] Layer4 has single uniform track structure
[04/11 09:48:39    299s] [NR-eGR] Layer5 has single uniform track structure
[04/11 09:48:39    299s] [NR-eGR] Layer6 has single uniform track structure
[04/11 09:48:39    299s] [NR-eGR] Layer7 has single uniform track structure
[04/11 09:48:39    299s] [NR-eGR] Layer8 has single uniform track structure
[04/11 09:48:39    299s] (I)       build grid graph end
[04/11 09:48:39    299s] (I)       numViaLayers=7
[04/11 09:48:39    299s] (I)       Reading via CDS_via1_HV for layer: 0 
[04/11 09:48:39    299s] (I)       Reading via CDS_via2 for layer: 1 
[04/11 09:48:39    299s] (I)       Reading via CDS_via3 for layer: 2 
[04/11 09:48:39    299s] (I)       Reading via CDS_via4 for layer: 3 
[04/11 09:48:39    299s] (I)       Reading via CDS_via5 for layer: 4 
[04/11 09:48:39    299s] (I)       Reading via CDS_via6 for layer: 5 
[04/11 09:48:39    299s] (I)       Reading via CDS_CB for layer: 6 
[04/11 09:48:39    299s] (I)       end build via table
[04/11 09:48:39    299s] [NR-eGR] numRoutingBlks=0 numInstBlks=6235 numPGBlocks=1890 numBumpBlks=0 numBoundaryFakeBlks=0
[04/11 09:48:39    299s] [NR-eGR] numPreroutedNet = 524  numPreroutedWires = 28956
[04/11 09:48:39    299s] (I)       readDataFromPlaceDB
[04/11 09:48:39    299s] (I)       Read net information..
[04/11 09:48:39    299s] [NR-eGR] Read numTotalNets=34300  numIgnoredNets=552
[04/11 09:48:39    299s] (I)       Read testcase time = 0.000 seconds
[04/11 09:48:39    299s] 
[04/11 09:48:39    299s] (I)       build grid graph start
[04/11 09:48:39    299s] (I)       build grid graph end
[04/11 09:48:39    299s] (I)       Model blockage into capacity
[04/11 09:48:39    299s] (I)       Read numBlocks=8847  numPreroutedWires=28956  numCapScreens=0
[04/11 09:48:40    300s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/11 09:48:40    300s] (I)       blocked area on Layer2 : 1013517826500  (21.11%)
[04/11 09:48:40    300s] (I)       blocked area on Layer3 : 1010717405900  (21.05%)
[04/11 09:48:40    300s] (I)       blocked area on Layer4 : 1637010439900  (34.10%)
[04/11 09:48:40    300s] (I)       blocked area on Layer5 : 161636910000  (3.37%)
[04/11 09:48:40    300s] (I)       blocked area on Layer6 : 165449080000  (3.45%)
[04/11 09:48:40    300s] (I)       blocked area on Layer7 : 359774048650  (7.49%)
[04/11 09:48:40    300s] (I)       blocked area on Layer8 : 305248220000  (6.36%)
[04/11 09:48:40    300s] (I)       Modeling time = 0.270 seconds
[04/11 09:48:40    300s] 
[04/11 09:48:40    300s] (I)       totalPins=144157  totalGlobalPin=140199 (97.25%)
[04/11 09:48:40    300s] (I)       Number of ignored nets = 552
[04/11 09:48:40    300s] (I)       Number of fixed nets = 524.  Ignored: Yes
[04/11 09:48:40    300s] (I)       Number of clock nets = 527.  Ignored: No
[04/11 09:48:40    300s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/11 09:48:40    300s] (I)       Number of special nets = 0.  Ignored: Yes
[04/11 09:48:40    300s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/11 09:48:40    300s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/11 09:48:40    300s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/11 09:48:40    300s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/11 09:48:40    300s] (I)       Number of two pin nets which has pins at the same location = 28.  Ignored: Yes
[04/11 09:48:40    300s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1837.3 MB
[04/11 09:48:40    300s] (I)       Layer1  viaCost=300.00
[04/11 09:48:40    300s] (I)       Layer2  viaCost=100.00
[04/11 09:48:40    300s] (I)       Layer3  viaCost=100.00
[04/11 09:48:40    300s] (I)       Layer4  viaCost=100.00
[04/11 09:48:40    300s] (I)       Layer5  viaCost=200.00
[04/11 09:48:40    300s] (I)       Layer6  viaCost=100.00
[04/11 09:48:40    300s] (I)       Layer7  viaCost=500.00
[04/11 09:48:40    300s] (I)       ---------------------Grid Graph Info--------------------
[04/11 09:48:40    300s] (I)       routing area        :  (0, 0) - (2191000, 2191000)
[04/11 09:48:40    300s] (I)       core area           :  (95500, 95500) - (2095500, 2095500)
[04/11 09:48:40    300s] (I)       Site Width          :   200  (dbu)
[04/11 09:48:40    300s] (I)       Row Height          :  2600  (dbu)
[04/11 09:48:40    300s] (I)       GCell Width         :  2600  (dbu)
[04/11 09:48:40    300s] (I)       GCell Height        :  2600  (dbu)
[04/11 09:48:40    300s] (I)       grid                :   842   842     8
[04/11 09:48:40    300s] (I)       vertical capacity   :     0  2600     0  2600     0  2600     0  2600
[04/11 09:48:40    300s] (I)       horizontal capacity :     0     0  2600     0  2600     0  2600     0
[04/11 09:48:40    300s] (I)       Default wire width  :   100   100   100   100   100   400   400  3000
[04/11 09:48:40    300s] (I)       Default wire space  :    90   100   100   100   100   400   400  2000
[04/11 09:48:40    300s] (I)       Default pitch size  :   190   200   200   200   200   800   800  5000
[04/11 09:48:40    300s] (I)       First Track Coord   :     0   100   100   100   100  1100  1100  5500
[04/11 09:48:40    300s] (I)       Num tracks per GCell:  0.00 13.00 13.00 13.00 13.00  3.25  3.25  0.52
[04/11 09:48:40    300s] (I)       Total num of tracks :     0 10955 10955 10955 10955  2738  2738   437
[04/11 09:48:40    300s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/11 09:48:40    300s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/11 09:48:40    300s] (I)       --------------------------------------------------------
[04/11 09:48:40    300s] 
[04/11 09:48:40    300s] [NR-eGR] ============ Routing rule table ============
[04/11 09:48:40    300s] [NR-eGR] Rule id 0. Nets 0 
[04/11 09:48:40    300s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[04/11 09:48:40    300s] [NR-eGR] Pitch:  L1=380  L2=400  L3=400  L4=400  L5=400  L6=1600  L7=1600  L8=10000
[04/11 09:48:40    300s] [NR-eGR] Rule id 1. Nets 33748 
[04/11 09:48:40    300s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/11 09:48:40    300s] [NR-eGR] Pitch:  L1=190  L2=200  L3=200  L4=200  L5=200  L6=800  L7=800  L8=5000
[04/11 09:48:40    300s] [NR-eGR] ========================================
[04/11 09:48:40    300s] [NR-eGR] 
[04/11 09:48:40    300s] (I)       After initializing earlyGlobalRoute syMemory usage = 1882.0 MB
[04/11 09:48:40    300s] (I)       Loading and dumping file time : 0.50 seconds
[04/11 09:48:40    300s] (I)       free getNanoCongMap()->getMpool()
[04/11 09:48:40    300s] (I)       ============= Initialization =============
[04/11 09:48:40    300s] (I)       total 2D Cap : 36215911 = (18475920 H, 17739991 V)
[04/11 09:48:40    300s] [NR-eGR] Layer group 1: route 33748 net(s) in layer range [2, 8]
[04/11 09:48:40    300s] (I)       ============  Phase 1a Route ============
[04/11 09:48:40    300s] (I)       Phase 1a runs 0.07 seconds
[04/11 09:48:40    300s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[04/11 09:48:40    300s] (I)       Usage: 581405 = (309606 H, 271799 V) = (1.68% H, 1.53% V) = (8.050e+05um H, 7.067e+05um V)
[04/11 09:48:40    300s] (I)       
[04/11 09:48:40    300s] (I)       ============  Phase 1b Route ============
[04/11 09:48:40    300s] (I)       Phase 1b runs 0.02 seconds
[04/11 09:48:40    300s] (I)       Usage: 581562 = (309639 H, 271923 V) = (1.68% H, 1.53% V) = (8.051e+05um H, 7.070e+05um V)
[04/11 09:48:40    300s] (I)       
[04/11 09:48:40    300s] (I)       earlyGlobalRoute overflow of layer group 1: 0.73% H + 0.00% V. EstWL: 1.512061e+06um
[04/11 09:48:40    300s] (I)       ============  Phase 1c Route ============
[04/11 09:48:40    300s] (I)       Level2 Grid: 169 x 169
[04/11 09:48:40    300s] (I)       Phase 1c runs 0.05 seconds
[04/11 09:48:40    300s] (I)       Usage: 583434 = (311152 H, 272282 V) = (1.68% H, 1.53% V) = (8.090e+05um H, 7.079e+05um V)
[04/11 09:48:40    300s] (I)       
[04/11 09:48:40    300s] (I)       ============  Phase 1d Route ============
[04/11 09:48:40    300s] (I)       Phase 1d runs 0.04 seconds
[04/11 09:48:40    300s] (I)       Usage: 583434 = (311152 H, 272282 V) = (1.68% H, 1.53% V) = (8.090e+05um H, 7.079e+05um V)
[04/11 09:48:40    300s] (I)       
[04/11 09:48:40    300s] (I)       ============  Phase 1e Route ============
[04/11 09:48:40    300s] (I)       Phase 1e runs 0.00 seconds
[04/11 09:48:40    300s] (I)       Usage: 583434 = (311152 H, 272282 V) = (1.68% H, 1.53% V) = (8.090e+05um H, 7.079e+05um V)
[04/11 09:48:40    300s] (I)       
[04/11 09:48:40    300s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.00% V. EstWL: 1.516928e+06um
[04/11 09:48:40    300s] [NR-eGR] 
[04/11 09:48:40    300s] (I)       ============  Phase 1l Route ============
[04/11 09:48:40    300s] (I)       Phase 1l runs 0.12 seconds
[04/11 09:48:40    300s] (I)       Total Global Routing Runtime: 0.48 seconds
[04/11 09:48:40    300s] (I)       total 2D Cap : 36220757 = (18477547 H, 17743210 V)
[04/11 09:48:40    300s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.00% V
[04/11 09:48:40    300s] [NR-eGR] Overflow after earlyGlobalRoute 0.07% H + 0.00% V
[04/11 09:48:40    300s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/11 09:48:40    300s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[04/11 09:48:40    300s] 
[04/11 09:48:40    300s] ** np local hotspot detection info verbose **
[04/11 09:48:40    300s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[04/11 09:48:40    300s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[04/11 09:48:40    300s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[04/11 09:48:40    300s] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[04/11 09:48:40    300s] 
[04/11 09:48:40    300s] describeCongestion: hCong = 0.00 vCong = 0.00
[04/11 09:48:40    300s] Skipped repairing congestion.
[04/11 09:48:40    300s] (I)       ============= track Assignment ============
[04/11 09:48:40    300s] (I)       extract Global 3D Wires
[04/11 09:48:40    300s] (I)       Extract Global WL : time=0.01
[04/11 09:48:40    300s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/11 09:48:40    300s] (I)       Initialization real time=0.00 seconds
[04/11 09:48:41    301s] (I)       Kernel real time=0.42 seconds
[04/11 09:48:41    301s] (I)       End Greedy Track Assignment
[04/11 09:48:41    301s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 152219
[04/11 09:48:41    301s] [NR-eGR] Layer2(M2)(V) length: 5.400612e+05um, number of vias: 234608
[04/11 09:48:41    301s] [NR-eGR] Layer3(M3)(H) length: 6.128625e+05um, number of vias: 21069
[04/11 09:48:41    301s] [NR-eGR] Layer4(M4)(V) length: 2.131106e+05um, number of vias: 5320
[04/11 09:48:41    301s] [NR-eGR] Layer5(M5)(H) length: 2.150121e+05um, number of vias: 953
[04/11 09:48:41    301s] [NR-eGR] Layer6(M6)(V) length: 3.494827e+04um, number of vias: 224
[04/11 09:48:41    301s] [NR-eGR] Layer7(M7)(H) length: 3.441397e+04um, number of vias: 4
[04/11 09:48:41    301s] [NR-eGR] Layer8(AP)(V) length: 2.400000e+00um, number of vias: 0
[04/11 09:48:41    301s] [NR-eGR] Total length: 1.650411e+06um, number of vias: 414397
[04/11 09:48:41    301s] End of congRepair (cpu=0:00:01.7, real=0:00:02.0)
[04/11 09:48:41    301s] 
[04/11 09:48:41    301s] CCOpt: Done with congestion repair using flow wrapper.
[04/11 09:48:41    301s] 
[04/11 09:48:41    301s] Net route status summary:
[04/11 09:48:41    301s]   Clock:       527 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=524)
[04/11 09:48:41    301s]   Non-clock: 33775 (unrouted=27, trialRouted=33748, noStatus=0, routed=0, fixed=0)
[04/11 09:48:41    301s] (Not counting 45104 nets with <2 term connections)
[04/11 09:48:41    301s] Core basic site is CORE
[04/11 09:48:41    301s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/11 09:48:41    301s]     Clock implementation routing done.
[04/11 09:48:41    301s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/11 09:48:41    301s] Extraction called for design 'top_top' of instances=85790 and nets=79406 using extraction engine 'preRoute' .
[04/11 09:48:41    301s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/11 09:48:41    301s] Type 'man IMPEXT-3530' for more detail.
[04/11 09:48:41    301s] PreRoute RC Extraction called for design top_top.
[04/11 09:48:41    301s] RC Extraction called in multi-corner(2) mode.
[04/11 09:48:41    301s] RCMode: PreRoute
[04/11 09:48:41    301s]       RC Corner Indexes            0       1   
[04/11 09:48:41    301s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/11 09:48:41    301s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/11 09:48:41    301s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/11 09:48:41    301s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/11 09:48:41    301s] Shrink Factor                : 1.00000
[04/11 09:48:41    301s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/11 09:48:41    301s] Using capacitance table file ...
[04/11 09:48:41    301s] Updating RC grid for preRoute extraction ...
[04/11 09:48:41    301s] Initializing multi-corner capacitance tables ... 
[04/11 09:48:41    301s] Initializing multi-corner resistance tables ...
[04/11 09:48:41    301s] Creating RPSQ from WeeR and WRes ...
[04/11 09:48:41    301s] Creating RPSQ from WeeR and WRes ...
[04/11 09:48:41    302s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1811.398M)
[04/11 09:48:41    302s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/11 09:48:41    302s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
[04/11 09:48:41    302s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
[04/11 09:48:41    302s]     Rebuilding timing graph...
[04/11 09:48:42    302s]     Rebuilding timing graph done.
[04/11 09:48:42    302s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner SS.
[04/11 09:48:42    302s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 09:48:42    302s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner SS.
[04/11 09:48:42    302s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 09:48:42    302s] There was no routing performed, so no routing correlation information will be displayed.
[04/11 09:48:42    302s]     
[04/11 09:48:42    302s]     Routing Correlation Report
[04/11 09:48:42    302s]     ==========================
[04/11 09:48:42    302s]     
[04/11 09:48:42    302s]     No data available
[04/11 09:48:42    302s]     
[04/11 09:48:42    302s]     
[04/11 09:48:42    303s]     Clock DAG stats after routing clock trees:
[04/11 09:48:42    303s]       cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
[04/11 09:48:42    303s]       cell areas       : b=1890.720um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13309.320um^2
[04/11 09:48:42    303s]       cell capacitance : b=0.995pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.029pF
[04/11 09:48:42    303s]       sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:48:42    303s]       wire capacitance : top=0.000pF, trunk=3.422pF, leaf=10.293pF, total=13.715pF
[04/11 09:48:42    303s]       wire lengths     : top=0.000um, trunk=23081.363um, leaf=62673.210um, total=85754.573um
[04/11 09:48:42    303s]     Clock DAG net violations after routing clock trees: none
[04/11 09:48:42    303s]     Clock DAG primary half-corner transition distribution after routing clock trees:
[04/11 09:48:42    303s]       Trunk : target=0.200ns count=107 avg=0.026ns sd=0.009ns min=0.000ns max=0.048ns {101 <= 0.040ns, 6 <= 0.080ns}
[04/11 09:48:42    303s]       Leaf  : target=0.200ns count=420 avg=0.057ns sd=0.012ns min=0.013ns max=0.086ns {30 <= 0.040ns, 389 <= 0.080ns, 1 <= 0.120ns}
[04/11 09:48:42    303s]     Clock DAG library cell distribution after routing clock trees {count}:
[04/11 09:48:42    303s]        Bufs: HS65_LL_CNBFX124: 3 HS65_LL_CNBFX103: 7 HS65_LL_CNBFX82: 6 HS65_LL_CNBFX62: 3 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX48: 3 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 2 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 7 HS65_LL_CNBFX27: 11 HS65_LL_CNBFX24: 6 HS65_LL_CNBFX21: 48 HS65_LL_CNBFX17: 57 HS65_LL_CNBFX14: 85 HS65_LL_CNBFX10: 241 
[04/11 09:48:42    303s]       NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:48:42    303s]      Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
[04/11 09:48:42    303s]     Skew group summary after routing clock trees:
[04/11 09:48:42    303s]       skew_group in_clk/Clock_constraint: insertion delay [min=0.850, max=1.013, avg=0.968, sd=0.040], skew [0.163 vs 0.099*, 84.3% {0.929, 0.979, 1.013}] (wid=0.500 ws=0.000) (gid=0.513 gs=0.163)
[04/11 09:48:42    303s]       skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.745, max=0.777, avg=0.751, sd=0.007], skew [0.032 vs 0.099, 100% {0.745, 0.750, 0.777}] (wid=0.500 ws=0.000) (gid=0.277 gs=0.032)
[04/11 09:48:42    303s]       skew_group in_tck_i/Clock_constraint: insertion delay [min=0.722, max=0.751, avg=0.733, sd=0.006], skew [0.028 vs 0.099, 100% {0.722, 0.730, 0.751}] (wid=0.500 ws=0.000) (gid=0.251 gs=0.028)
[04/11 09:48:42    303s]     Clock network insertion delays are now [0.222ns, 0.513ns] average 0.442ns std.dev 0.081ns
[04/11 09:48:42    303s]     Legalizer reserving space for clock trees...
[04/11 09:48:42    303s]     Legalizer reserving space for clock trees done.
[04/11 09:48:42    303s]     PostConditioning...
[04/11 09:48:42    303s]       Update timing...
[04/11 09:48:43    303s]         Updating timing graph...
[04/11 09:48:43    303s]           
[04/11 09:48:43    303s] #################################################################################
[04/11 09:48:43    303s] # Design Stage: PreRoute
[04/11 09:48:43    303s] # Design Name: top_top
[04/11 09:48:43    303s] # Design Mode: 90nm
[04/11 09:48:43    303s] # Analysis Mode: MMMC Non-OCV 
[04/11 09:48:43    303s] # Parasitics Mode: No SPEF/RCDB
[04/11 09:48:43    303s] # Signoff Settings: SI Off 
[04/11 09:48:43    303s] #################################################################################
[04/11 09:48:44    304s] AAE_INFO: 1 threads acquired from CTE.
[04/11 09:48:44    304s] Calculate delays in BcWc mode...
[04/11 09:48:44    304s] Topological Sorting (CPU = 0:00:00.1, MEM = 1886.2M, InitMEM = 1886.2M)
[04/11 09:48:51    311s] Total number of fetched objects 34399
[04/11 09:48:51    311s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/11 09:48:51    311s] End delay calculation. (MEM=2227.22 CPU=0:00:06.8 REAL=0:00:07.0)
[04/11 09:48:51    311s] *** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 2227.2M) ***
[04/11 09:48:51    311s]         Updating timing graph done.
[04/11 09:48:51    311s]         Updating latch analysis...
[04/11 09:48:52    312s]         Updating latch analysis done.
[04/11 09:48:52    312s]       Update timing done.
[04/11 09:48:52    312s]       Invalidating timing
[04/11 09:48:52    312s]       PostConditioning active optimizations:
[04/11 09:48:52    312s]        - DRV fixing with cell sizing and buffering
[04/11 09:48:52    312s]       
[04/11 09:48:52    312s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'in_clk' is not routed.
[04/11 09:48:52    312s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'in_spi_clk_i' is not routed.
[04/11 09:48:52    312s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'in_tck_i' is not routed.
[04/11 09:48:52    312s]       Currently running CTS, using active skew data
[04/11 09:48:52    312s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
[04/11 09:48:52    312s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
[04/11 09:48:52    312s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner SS.
[04/11 09:48:52    312s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 09:48:52    312s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner SS.
[04/11 09:48:52    312s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 09:48:52    312s]       Clock DAG stats PostConditioning before bufferablility reset:
[04/11 09:48:52    312s]         cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
[04/11 09:48:52    312s]         cell areas       : b=1890.720um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13309.320um^2
[04/11 09:48:52    312s]         cell capacitance : b=0.995pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.029pF
[04/11 09:48:52    312s]         sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:48:52    312s]         wire capacitance : top=0.000pF, trunk=3.422pF, leaf=10.293pF, total=13.715pF
[04/11 09:48:52    312s]         wire lengths     : top=0.000um, trunk=23081.363um, leaf=62673.210um, total=85754.573um
[04/11 09:48:52    312s]       Clock DAG net violations PostConditioning before bufferablility reset:
[04/11 09:48:52    312s]         Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns
[04/11 09:48:52    312s]       Clock DAG primary half-corner transition distribution PostConditioning before bufferablility reset:
[04/11 09:48:52    312s]         Trunk : target=0.200ns count=107 avg=0.062ns sd=0.037ns min=0.000ns max=0.194ns {25 <= 0.040ns, 57 <= 0.080ns, 18 <= 0.120ns, 4 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:48:52    312s]         Leaf  : target=0.200ns count=420 avg=0.106ns sd=0.028ns min=0.031ns max=0.201ns {1 <= 0.040ns, 67 <= 0.080ns, 253 <= 0.120ns, 78 <= 0.160ns, 20 <= 0.200ns, 1 > 0.200ns}
[04/11 09:48:52    312s]       Clock DAG library cell distribution PostConditioning before bufferablility reset {count}:
[04/11 09:48:52    313s]          Bufs: HS65_LL_CNBFX124: 3 HS65_LL_CNBFX103: 7 HS65_LL_CNBFX82: 6 HS65_LL_CNBFX62: 3 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX48: 3 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 2 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 7 HS65_LL_CNBFX27: 11 HS65_LL_CNBFX24: 6 HS65_LL_CNBFX21: 48 HS65_LL_CNBFX17: 57 HS65_LL_CNBFX14: 85 HS65_LL_CNBFX10: 241 
[04/11 09:48:52    313s]         NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:48:52    313s]        Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
[04/11 09:48:52    313s]       Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[04/11 09:48:52    313s]       Clock DAG stats PostConditioning initial state:
[04/11 09:48:52    313s]         cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
[04/11 09:48:52    313s]         cell areas       : b=1890.720um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13309.320um^2
[04/11 09:48:52    313s]         cell capacitance : b=0.995pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.029pF
[04/11 09:48:52    313s]         sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:48:52    313s]         wire capacitance : top=0.000pF, trunk=3.422pF, leaf=10.293pF, total=13.715pF
[04/11 09:48:52    313s]         wire lengths     : top=0.000um, trunk=23081.363um, leaf=62673.210um, total=85754.573um
[04/11 09:48:52    313s]       Clock DAG net violations PostConditioning initial state:
[04/11 09:48:52    313s]         Capacitance : {count=6, worst=[1.252pF, 1.251pF, 1.228pF, 0.000pF, 0.000pF, 0.000pF]} avg=0.622pF sd=0.681pF
[04/11 09:48:52    313s]         Transition  : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns
[04/11 09:48:52    313s]       Clock DAG primary half-corner transition distribution PostConditioning initial state:
[04/11 09:48:52    313s]         Trunk : target=0.200ns count=107 avg=0.062ns sd=0.037ns min=0.000ns max=0.194ns {25 <= 0.040ns, 57 <= 0.080ns, 18 <= 0.120ns, 4 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:48:52    313s]         Leaf  : target=0.200ns count=420 avg=0.106ns sd=0.028ns min=0.031ns max=0.201ns {1 <= 0.040ns, 67 <= 0.080ns, 253 <= 0.120ns, 78 <= 0.160ns, 20 <= 0.200ns, 1 > 0.200ns}
[04/11 09:48:52    313s]       Clock DAG library cell distribution PostConditioning initial state {count}:
[04/11 09:48:52    313s]          Bufs: HS65_LL_CNBFX124: 3 HS65_LL_CNBFX103: 7 HS65_LL_CNBFX82: 6 HS65_LL_CNBFX62: 3 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX48: 3 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 2 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 7 HS65_LL_CNBFX27: 11 HS65_LL_CNBFX24: 6 HS65_LL_CNBFX21: 48 HS65_LL_CNBFX17: 57 HS65_LL_CNBFX14: 85 HS65_LL_CNBFX10: 241 
[04/11 09:48:52    313s]         NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:48:52    313s]        Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
[04/11 09:48:52    313s]       Recomputing CTS skew targets...
[04/11 09:48:52    313s]         Resolving skew group constraints...
[04/11 09:48:53    313s]           Solving LP: 3 skew groups; 7 fragments, 30 fraglets and 33 vertices; 169 variables and 508 constraints; tolerance 1
[04/11 09:48:53    313s]         Resolving skew group constraints done.
[04/11 09:48:53    313s]       Recomputing CTS skew targets done.
[04/11 09:48:53    313s]       Fixing DRVs...
[04/11 09:48:53    313s]         Fixing clock tree DRVs: 
[04/11 09:48:53    313s]         Fixing clock tree DRVs: .
[04/11 09:48:53    313s]         Fixing clock tree DRVs: ..
[04/11 09:48:53    313s]         Fixing clock tree DRVs: ...
[04/11 09:48:53    313s]         Fixing clock tree DRVs: ... 20% 
[04/11 09:48:53    313s]         Fixing clock tree DRVs: ... 20% .
[04/11 09:48:53    313s]         Fixing clock tree DRVs: ... 20% ..
[04/11 09:48:53    313s]         Fixing clock tree DRVs: ... 20% ...
[04/11 09:48:53    313s]         Fixing clock tree DRVs: ... 20% ... 40% 
[04/11 09:48:53    313s]         Fixing clock tree DRVs: ... 20% ... 40% .
[04/11 09:48:53    313s]         Fixing clock tree DRVs: ... 20% ... 40% ..
[04/11 09:48:53    313s]         Fixing clock tree DRVs: ... 20% ... 40% ...
[04/11 09:48:53    313s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[04/11 09:48:53    313s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[04/11 09:48:53    313s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[04/11 09:48:53    313s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[04/11 09:48:53    313s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[04/11 09:48:53    313s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[04/11 09:48:53    313s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[04/11 09:48:53    313s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[04/11 09:48:53    313s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[04/11 09:48:53    313s]         CCOpt-PostConditioning: considered: 527, tested: 527, violation detected: 7, cannot run: 6, attempted: 1, failed: 0, sized: 1
[04/11 09:48:53    313s]         
[04/11 09:48:53    313s]         PRO Statistics: Fix DRVs (cell sizing):
[04/11 09:48:53    313s]         =======================================
[04/11 09:48:53    313s]         
[04/11 09:48:53    313s]         Cell changes by Net Type:
[04/11 09:48:53    313s]         
[04/11 09:48:53    313s]         ------------------------------
[04/11 09:48:53    313s]         Net Type    Attempted    Sized
[04/11 09:48:53    313s]         ------------------------------
[04/11 09:48:53    313s]         top             0          0
[04/11 09:48:53    313s]         trunk           0          0
[04/11 09:48:53    313s]         leaf            1          1
[04/11 09:48:53    313s]         ------------------------------
[04/11 09:48:53    313s]         Total           1          1
[04/11 09:48:53    313s]         ------------------------------
[04/11 09:48:53    313s]         
[04/11 09:48:53    313s]         Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.520um^2
[04/11 09:48:53    313s]         Max. move: 0.200um(CTS_ccl_BUF_CLOCK_NODE_UID_A12dbd {Ccopt::ClockTree::ClockDriver at 0x7f5622bd4158, uid:A12dbd, a ccl HS65_LL_CNBFX27 at (903.500,1192.700) in powerdomain auto-default in usermodule module top_top in clock tree in_clk}), Min. move: 2147483.647um, Avg. move: 0.200um
[04/11 09:48:53    313s]         
[04/11 09:48:53    313s]         Clock DAG stats PostConditioning after DRV fixing:
[04/11 09:48:53    313s]           cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
[04/11 09:48:53    313s]           cell areas       : b=1891.240um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13309.840um^2
[04/11 09:48:53    313s]           cell capacitance : b=0.995pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.030pF
[04/11 09:48:53    313s]           sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:48:53    313s]           wire capacitance : top=0.000pF, trunk=3.422pF, leaf=10.293pF, total=13.715pF
[04/11 09:48:53    313s]           wire lengths     : top=0.000um, trunk=23081.363um, leaf=62673.210um, total=85754.573um
[04/11 09:48:53    313s]         Clock DAG net violations PostConditioning after DRV fixing:
[04/11 09:48:53    313s]           Capacitance : {count=6, worst=[1.252pF, 1.251pF, 1.228pF, 0.000pF, 0.000pF, 0.000pF]} avg=0.622pF sd=0.681pF
[04/11 09:48:53    313s]         Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[04/11 09:48:53    313s]           Trunk : target=0.200ns count=107 avg=0.062ns sd=0.037ns min=0.000ns max=0.194ns {25 <= 0.040ns, 57 <= 0.080ns, 18 <= 0.120ns, 4 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:48:53    313s]           Leaf  : target=0.200ns count=420 avg=0.106ns sd=0.028ns min=0.031ns max=0.199ns {1 <= 0.040ns, 67 <= 0.080ns, 253 <= 0.120ns, 78 <= 0.160ns, 21 <= 0.200ns}
[04/11 09:48:53    313s]         Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[04/11 09:48:53    313s]            Bufs: HS65_LL_CNBFX124: 3 HS65_LL_CNBFX103: 7 HS65_LL_CNBFX82: 6 HS65_LL_CNBFX62: 3 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX48: 3 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 2 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 10 HS65_LL_CNBFX24: 6 HS65_LL_CNBFX21: 48 HS65_LL_CNBFX17: 57 HS65_LL_CNBFX14: 85 HS65_LL_CNBFX10: 241 
[04/11 09:48:53    313s]           NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:48:53    313s]          Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
[04/11 09:48:53    313s]         Skew group summary PostConditioning after DRV fixing:
[04/11 09:48:53    313s]           skew_group in_clk/Clock_constraint: insertion delay [min=1.295, max=1.399, avg=1.373, sd=0.015], skew [0.103 vs 0.099*, 97.6% {1.329, 1.379, 1.399}] (wid=0.726 ws=0.143) (gid=0.804 gs=0.170)
[04/11 09:48:53    313s]           skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.954, max=0.982, avg=0.970, sd=0.005], skew [0.028 vs 0.099, 100% {0.954, 0.969, 0.982}] (wid=0.582 ws=0.005) (gid=0.400 gs=0.023)
[04/11 09:48:53    313s]           skew_group in_tck_i/Clock_constraint: insertion delay [min=1.064, max=1.075, avg=1.069, sd=0.002], skew [0.010 vs 0.099, 100% {1.064, 1.069, 1.075}] (wid=0.611 ws=0.008) (gid=0.468 gs=0.010)
[04/11 09:48:53    313s]         Clock network insertion delays are now [0.455ns, 0.898ns] average 0.832ns std.dev 0.116ns
[04/11 09:48:53    313s]       Fixing DRVs done.
[04/11 09:48:53    313s]       Buffering to fix DRVs...
[04/11 09:48:53    313s]         Rebuffering to fix clock tree DRVs: 
[04/11 09:48:53    313s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
[04/11 09:48:53    313s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
[04/11 09:48:53    313s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
[04/11 09:48:53    313s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
[04/11 09:48:53    313s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
[04/11 09:48:53    313s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
[04/11 09:48:53    313s] **WARN: (EMS-27):	Message (IMPCCOPT-2169) has exceeded the current message display limit of 20.
[04/11 09:48:53    313s] To increase the message display limit, refer to the product command reference manual.
[04/11 09:48:53    313s] **WARN: (EMS-27):	Message (IMPCCOPT-2171) has exceeded the current message display limit of 20.
[04/11 09:48:53    313s] To increase the message display limit, refer to the product command reference manual.
[04/11 09:48:53    313s]         Rebuffering to fix clock tree DRVs: .
[04/11 09:48:53    313s]         Rebuffering to fix clock tree DRVs: ..
[04/11 09:48:53    313s]         Rebuffering to fix clock tree DRVs: ...
[04/11 09:48:53    313s]         Rebuffering to fix clock tree DRVs: ... 20% 
[04/11 09:48:53    313s]         Rebuffering to fix clock tree DRVs: ... 20% .
[04/11 09:48:53    313s]         Rebuffering to fix clock tree DRVs: ... 20% ..
[04/11 09:48:53    313s]         Rebuffering to fix clock tree DRVs: ... 20% ...
[04/11 09:48:53    313s]         Rebuffering to fix clock tree DRVs: ... 20% ... 40% 
[04/11 09:48:53    313s]         Rebuffering to fix clock tree DRVs: ... 20% ... 40% .
[04/11 09:48:53    313s]         Rebuffering to fix clock tree DRVs: ... 20% ... 40% ..
[04/11 09:48:53    313s]         Rebuffering to fix clock tree DRVs: ... 20% ... 40% ...
[04/11 09:48:53    313s]         Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% 
[04/11 09:48:53    313s]         Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% .
[04/11 09:48:53    313s]         Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ..
[04/11 09:48:53    313s]         Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ...
[04/11 09:48:53    313s]         Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[04/11 09:48:53    313s]         Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[04/11 09:48:53    313s]         Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[04/11 09:48:53    313s]         Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[04/11 09:48:53    313s]         Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[04/11 09:48:53    313s]         CCOpt-PostConditioning: considered: 527, tested: 527, violation detected: 6, cannot run: 0, attempted: 6, failed: 5, buffered: 1
[04/11 09:48:53    313s]         Clock DAG stats PostConditioning after re-buffering DRV fixing:
[04/11 09:48:53    313s]           cell counts      : b=490, i=0, icg=0, nicg=30, l=5, total=525
[04/11 09:48:53    313s]           cell areas       : b=1894.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13312.960um^2
[04/11 09:48:53    313s]           cell capacitance : b=0.997pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.031pF
[04/11 09:48:53    313s]           sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:48:53    313s]           wire capacitance : top=0.000pF, trunk=3.427pF, leaf=10.293pF, total=13.720pF
[04/11 09:48:53    313s]           wire lengths     : top=0.000um, trunk=23081.363um, leaf=62673.210um, total=85754.573um
[04/11 09:48:53    313s]         Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[04/11 09:48:53    313s]           Capacitance : {count=6, worst=[1.252pF, 1.251pF, 1.219pF, 0.000pF, 0.000pF, 0.000pF]} avg=0.620pF sd=0.679pF
[04/11 09:48:53    313s]         Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[04/11 09:48:53    313s]           Trunk : target=0.200ns count=108 avg=0.061ns sd=0.037ns min=0.000ns max=0.194ns {25 <= 0.040ns, 58 <= 0.080ns, 18 <= 0.120ns, 4 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:48:53    313s]           Leaf  : target=0.200ns count=420 avg=0.106ns sd=0.028ns min=0.031ns max=0.199ns {1 <= 0.040ns, 67 <= 0.080ns, 253 <= 0.120ns, 78 <= 0.160ns, 21 <= 0.200ns}
[04/11 09:48:53    313s]         Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[04/11 09:48:53    313s]            Bufs: HS65_LL_CNBFX124: 3 HS65_LL_CNBFX103: 7 HS65_LL_CNBFX82: 6 HS65_LL_CNBFX62: 3 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX48: 3 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 2 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 10 HS65_LL_CNBFX24: 6 HS65_LL_CNBFX21: 48 HS65_LL_CNBFX17: 57 HS65_LL_CNBFX14: 86 HS65_LL_CNBFX10: 241 
[04/11 09:48:53    313s]           NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:48:53    313s]          Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
[04/11 09:48:53    313s]         Skew group summary PostConditioning after re-buffering DRV fixing:
[04/11 09:48:53    313s]           skew_group in_clk/Clock_constraint: insertion delay [min=1.295, max=1.398, avg=1.373, sd=0.015], skew [0.103 vs 0.099*, 97.6% {1.329, 1.378, 1.398}] (wid=0.726 ws=0.143) (gid=0.804 gs=0.170)
[04/11 09:48:53    314s]           skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.954, max=0.982, avg=0.970, sd=0.005], skew [0.028 vs 0.099, 100% {0.954, 0.969, 0.982}] (wid=0.582 ws=0.005) (gid=0.400 gs=0.023)
[04/11 09:48:53    314s]           skew_group in_tck_i/Clock_constraint: insertion delay [min=1.147, max=1.158, avg=1.152, sd=0.002], skew [0.010 vs 0.099, 100% {1.147, 1.152, 1.158}] (wid=0.613 ws=0.008) (gid=0.549 gs=0.010)
[04/11 09:48:53    314s]         Clock network insertion delays are now [0.454ns, 0.898ns] average 0.836ns std.dev 0.107ns
[04/11 09:48:53    314s]       Buffering to fix DRVs done.
[04/11 09:48:53    314s]       
[04/11 09:48:53    314s]       Slew Diagnostics: After DRV fixing
[04/11 09:48:53    314s]       ==================================
[04/11 09:48:53    314s]       
[04/11 09:48:53    314s]       Global Causes:
[04/11 09:48:53    314s]       
[04/11 09:48:53    314s]       -----
[04/11 09:48:53    314s]       Cause
[04/11 09:48:53    314s]       -----
[04/11 09:48:53    314s]         (empty table)
[04/11 09:48:53    314s]       -----
[04/11 09:48:53    314s]       
[04/11 09:48:53    314s]       Top 5 overslews:
[04/11 09:48:53    314s]       
[04/11 09:48:53    314s]       ---------------------------------
[04/11 09:48:53    314s]       Overslew    Causes    Driving Pin
[04/11 09:48:53    314s]       ---------------------------------
[04/11 09:48:53    314s]         (empty table)
[04/11 09:48:53    314s]       ---------------------------------
[04/11 09:48:53    314s]       
[04/11 09:48:53    314s]       Slew Diagnostics Counts:
[04/11 09:48:53    314s]       
[04/11 09:48:53    314s]       -------------------
[04/11 09:48:53    314s]       Cause    Occurences
[04/11 09:48:53    314s]       -------------------
[04/11 09:48:53    314s]         (empty table)
[04/11 09:48:53    314s]       -------------------
[04/11 09:48:53    314s]       
[04/11 09:48:53    314s]       Reconnecting optimized routes...
[04/11 09:48:53    314s] **WARN: (IMPCCOPT-1304):	Net in_clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[04/11 09:48:53    314s] **WARN: (IMPCCOPT-1304):	Net in_spi_clk_i unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[04/11 09:48:53    314s] **WARN: (IMPCCOPT-1304):	Net in_tck_i unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[04/11 09:48:53    314s]       Reconnecting optimized routes done.
[04/11 09:48:53    314s]       Refining placement...
[04/11 09:48:53    314s] 
[04/11 09:48:53    314s] *
[04/11 09:48:53    314s] * Starting clock placement refinement...
[04/11 09:48:53    314s] *
[04/11 09:48:53    314s] * First pass: Refine non-clock instances...
[04/11 09:48:53    314s] *
[04/11 09:48:54    314s] *** Starting refinePlace (0:05:14 mem=1818.8M) ***
[04/11 09:48:54    314s] Total net bbox length = 1.370e+06 (7.270e+05 6.427e+05) (ext = 2.395e+04)
[04/11 09:48:54    314s] Starting refinePlace ...
[04/11 09:48:54    314s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 09:48:54    314s] default core: bins with density >  0.75 =    0 % ( 0 / 5929 )
[04/11 09:48:54    314s] Density distribution unevenness ratio = 76.840%
[04/11 09:48:54    314s]   Spread Effort: high, pre-route mode, useDDP on.
[04/11 09:48:54    314s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1828.8MB) @(0:05:14 - 0:05:15).
[04/11 09:48:54    314s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 09:48:54    314s] wireLenOptFixPriorityInst 0 inst fixed
[04/11 09:48:54    314s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 09:48:54    314s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1828.8MB) @(0:05:15 - 0:05:15).
[04/11 09:48:54    314s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 09:48:54    314s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1828.8MB
[04/11 09:48:54    314s] Statistics of distance of Instance movement in refine placement:
[04/11 09:48:54    314s]   maximum (X+Y) =         0.00 um
[04/11 09:48:54    314s]   mean    (X+Y) =         0.00 um
[04/11 09:48:54    314s] Summary Report:
[04/11 09:48:54    314s] Instances move: 0 (out of 24173 movable)
[04/11 09:48:54    314s] Instances flipped: 0
[04/11 09:48:54    314s] Mean displacement: 0.00 um
[04/11 09:48:54    314s] Max displacement: 0.00 um 
[04/11 09:48:54    314s] Total instances moved : 0
[04/11 09:48:54    314s] Total net bbox length = 1.370e+06 (7.270e+05 6.427e+05) (ext = 2.395e+04)
[04/11 09:48:54    314s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1828.8MB
[04/11 09:48:54    314s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1828.8MB) @(0:05:14 - 0:05:15).
[04/11 09:48:54    314s] *** Finished refinePlace (0:05:15 mem=1828.8M) ***
[04/11 09:48:54    314s] *
[04/11 09:48:54    314s] * Second pass: Refine clock instances...
[04/11 09:48:54    314s] *
[04/11 09:48:54    314s] #spOpts: mergeVia=F 
[04/11 09:48:54    315s] *** Starting refinePlace (0:05:15 mem=1828.8M) ***
[04/11 09:48:54    315s] Total net bbox length = 1.370e+06 (7.270e+05 6.427e+05) (ext = 2.395e+04)
[04/11 09:48:54    315s] Starting refinePlace ...
[04/11 09:48:54    315s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 09:48:54    315s] default core: bins with density >  0.75 = 0.0337 % ( 2 / 5929 )
[04/11 09:48:54    315s] Density distribution unevenness ratio = 86.910%
[04/11 09:48:55    315s]   Spread Effort: high, pre-route mode, useDDP on.
[04/11 09:48:55    315s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=1833.8MB) @(0:05:15 - 0:05:15).
[04/11 09:48:55    315s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 09:48:55    315s] wireLenOptFixPriorityInst 7972 inst fixed
[04/11 09:48:55    315s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 09:48:55    315s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1833.8MB) @(0:05:15 - 0:05:15).
[04/11 09:48:55    315s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 09:48:55    315s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1833.8MB
[04/11 09:48:55    315s] Statistics of distance of Instance movement in refine placement:
[04/11 09:48:55    315s]   maximum (X+Y) =         0.00 um
[04/11 09:48:55    315s]   mean    (X+Y) =         0.00 um
[04/11 09:48:55    315s] Summary Report:
[04/11 09:48:55    315s] Instances move: 0 (out of 32667 movable)
[04/11 09:48:55    315s] Instances flipped: 0
[04/11 09:48:55    315s] Mean displacement: 0.00 um
[04/11 09:48:55    315s] Max displacement: 0.00 um 
[04/11 09:48:55    315s] Total instances moved : 0
[04/11 09:48:55    315s] Total net bbox length = 1.370e+06 (7.270e+05 6.427e+05) (ext = 2.395e+04)
[04/11 09:48:55    315s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1833.8MB
[04/11 09:48:55    315s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1833.8MB) @(0:05:15 - 0:05:15).
[04/11 09:48:55    315s] *** Finished refinePlace (0:05:15 mem=1833.8M) ***
[04/11 09:48:55    315s] *
[04/11 09:48:55    315s] * No clock instances moved during refinement.
[04/11 09:48:55    315s] *
[04/11 09:48:55    315s] * Finished with clock placement refinement.
[04/11 09:48:55    315s] *
[04/11 09:48:55    315s]       Refining placement done.
[04/11 09:48:55    315s]       Set dirty flag on 6 insts, 9 nets
[04/11 09:48:55    315s]       Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/11 09:48:55    315s] Extraction called for design 'top_top' of instances=85791 and nets=79407 using extraction engine 'preRoute' .
[04/11 09:48:55    315s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/11 09:48:55    315s] Type 'man IMPEXT-3530' for more detail.
[04/11 09:48:55    315s] PreRoute RC Extraction called for design top_top.
[04/11 09:48:55    315s] RC Extraction called in multi-corner(2) mode.
[04/11 09:48:55    315s] RCMode: PreRoute
[04/11 09:48:55    315s]       RC Corner Indexes            0       1   
[04/11 09:48:55    315s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/11 09:48:55    315s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/11 09:48:55    315s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/11 09:48:55    315s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/11 09:48:55    315s] Shrink Factor                : 1.00000
[04/11 09:48:55    315s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/11 09:48:55    315s] Using capacitance table file ...
[04/11 09:48:55    315s] Updating RC grid for preRoute extraction ...
[04/11 09:48:55    315s] Initializing multi-corner capacitance tables ... 
[04/11 09:48:55    315s] Initializing multi-corner resistance tables ...
[04/11 09:48:55    315s] Creating RPSQ from WeeR and WRes ...
[04/11 09:48:55    315s] Creating RPSQ from WeeR and WRes ...
[04/11 09:48:55    316s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1818.785M)
[04/11 09:48:56    316s]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/11 09:48:56    316s]       Rebuilding timing graph...
[04/11 09:48:57    317s]       Rebuilding timing graph done.
[04/11 09:48:57    318s]       Clock DAG stats PostConditioning final:
[04/11 09:48:57    318s]         cell counts      : b=490, i=0, icg=0, nicg=30, l=5, total=525
[04/11 09:48:57    318s]         cell areas       : b=1894.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13312.960um^2
[04/11 09:48:57    318s]         cell capacitance : b=0.997pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.031pF
[04/11 09:48:57    318s]         sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:48:57    318s]         wire capacitance : top=0.000pF, trunk=3.427pF, leaf=10.293pF, total=13.720pF
[04/11 09:48:57    318s]         wire lengths     : top=0.000um, trunk=23120.113um, leaf=62673.210um, total=85793.323um
[04/11 09:48:57    318s]       Clock DAG net violations PostConditioning final:
[04/11 09:48:57    318s]         Capacitance : {count=6, worst=[1.252pF, 1.251pF, 1.219pF, 0.000pF, 0.000pF, 0.000pF]} avg=0.620pF sd=0.679pF
[04/11 09:48:57    318s]       Clock DAG primary half-corner transition distribution PostConditioning final:
[04/11 09:48:57    318s]         Trunk : target=0.200ns count=108 avg=0.061ns sd=0.037ns min=0.000ns max=0.194ns {25 <= 0.040ns, 58 <= 0.080ns, 18 <= 0.120ns, 4 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:48:57    318s]         Leaf  : target=0.200ns count=420 avg=0.106ns sd=0.028ns min=0.031ns max=0.199ns {1 <= 0.040ns, 67 <= 0.080ns, 253 <= 0.120ns, 78 <= 0.160ns, 21 <= 0.200ns}
[04/11 09:48:57    318s]       Clock DAG library cell distribution PostConditioning final {count}:
[04/11 09:48:57    318s]          Bufs: HS65_LL_CNBFX124: 3 HS65_LL_CNBFX103: 7 HS65_LL_CNBFX82: 6 HS65_LL_CNBFX62: 3 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX48: 3 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 2 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 10 HS65_LL_CNBFX24: 6 HS65_LL_CNBFX21: 48 HS65_LL_CNBFX17: 57 HS65_LL_CNBFX14: 86 HS65_LL_CNBFX10: 241 
[04/11 09:48:57    318s]         NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:48:57    318s]        Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
[04/11 09:48:57    318s]     PostConditioning done.
[04/11 09:48:57    318s] Net route status summary:
[04/11 09:48:57    318s]   Clock:       528 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=525)
[04/11 09:48:57    318s]   Non-clock: 33775 (unrouted=27, trialRouted=33748, noStatus=0, routed=0, fixed=0)
[04/11 09:48:57    318s] (Not counting 45104 nets with <2 term connections)
[04/11 09:48:57    318s]     Clock DAG stats after post-conditioning:
[04/11 09:48:57    318s]       cell counts      : b=490, i=0, icg=0, nicg=30, l=5, total=525
[04/11 09:48:57    318s]       cell areas       : b=1894.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13312.960um^2
[04/11 09:48:57    318s]       cell capacitance : b=0.997pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.031pF
[04/11 09:48:57    318s]       sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:48:57    318s]       wire capacitance : top=0.000pF, trunk=3.427pF, leaf=10.293pF, total=13.720pF
[04/11 09:48:57    318s]       wire lengths     : top=0.000um, trunk=23120.113um, leaf=62673.210um, total=85793.323um
[04/11 09:48:57    318s]     Clock DAG net violations after post-conditioning:
[04/11 09:48:57    318s]       Capacitance : {count=6, worst=[1.252pF, 1.251pF, 1.219pF, 0.000pF, 0.000pF, 0.000pF]} avg=0.620pF sd=0.679pF
[04/11 09:48:57    318s]     Clock DAG primary half-corner transition distribution after post-conditioning:
[04/11 09:48:57    318s]       Trunk : target=0.200ns count=108 avg=0.061ns sd=0.037ns min=0.000ns max=0.194ns {25 <= 0.040ns, 58 <= 0.080ns, 18 <= 0.120ns, 4 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:48:57    318s]       Leaf  : target=0.200ns count=420 avg=0.106ns sd=0.028ns min=0.031ns max=0.199ns {1 <= 0.040ns, 67 <= 0.080ns, 253 <= 0.120ns, 78 <= 0.160ns, 21 <= 0.200ns}
[04/11 09:48:57    318s]     Clock DAG library cell distribution after post-conditioning {count}:
[04/11 09:48:57    318s]        Bufs: HS65_LL_CNBFX124: 3 HS65_LL_CNBFX103: 7 HS65_LL_CNBFX82: 6 HS65_LL_CNBFX62: 3 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX48: 3 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 2 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 10 HS65_LL_CNBFX24: 6 HS65_LL_CNBFX21: 48 HS65_LL_CNBFX17: 57 HS65_LL_CNBFX14: 86 HS65_LL_CNBFX10: 241 
[04/11 09:48:57    318s]       NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:48:57    318s]      Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
[04/11 09:48:58    318s]     Skew group summary after post-conditioning:
[04/11 09:48:58    318s]       skew_group in_clk/Clock_constraint: insertion delay [min=1.295, max=1.399, avg=1.373, sd=0.015], skew [0.103 vs 0.099*, 97.6% {1.329, 1.379, 1.399}] (wid=0.726 ws=0.143) (gid=0.804 gs=0.170)
[04/11 09:48:58    318s]       skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.954, max=0.982, avg=0.970, sd=0.005], skew [0.028 vs 0.099, 100% {0.954, 0.969, 0.982}] (wid=0.582 ws=0.005) (gid=0.400 gs=0.023)
[04/11 09:48:58    318s]       skew_group in_tck_i/Clock_constraint: insertion delay [min=1.148, max=1.158, avg=1.152, sd=0.002], skew [0.010 vs 0.099, 100% {1.148, 1.153, 1.158}] (wid=0.613 ws=0.008) (gid=0.549 gs=0.010)
[04/11 09:48:58    318s]     Clock network insertion delays are now [0.455ns, 0.898ns] average 0.837ns std.dev 0.107ns
[04/11 09:48:58    318s]   Updating netlist done.
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   Clock DAG stats at end of CTS:
[04/11 09:48:58    318s]   ==============================
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   ---------------------------------------------------------------
[04/11 09:48:58    318s]   Cell type                     Count    Area         Capacitance
[04/11 09:48:58    318s]   ---------------------------------------------------------------
[04/11 09:48:58    318s]   Buffers                        490      1894.360       0.997
[04/11 09:48:58    318s]   Inverters                        0         0.000       0.000
[04/11 09:48:58    318s]   Integrated Clock Gates           0         0.000       0.000
[04/11 09:48:58    318s]   Non-Integrated Clock Gates      30        78.000       0.030
[04/11 09:48:58    318s]   Clock Logic                      5     11340.600       0.005
[04/11 09:48:58    318s]   All                            525     13312.960       1.031
[04/11 09:48:58    318s]   ---------------------------------------------------------------
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   Clock DAG wire lengths at end of CTS:
[04/11 09:48:58    318s]   =====================================
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   --------------------
[04/11 09:48:58    318s]   Type     Wire Length
[04/11 09:48:58    318s]   --------------------
[04/11 09:48:58    318s]   Top           0.000
[04/11 09:48:58    318s]   Trunk     23120.113
[04/11 09:48:58    318s]   Leaf      62673.210
[04/11 09:48:58    318s]   Total     85793.323
[04/11 09:48:58    318s]   --------------------
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   Clock DAG capacitances at end of CTS:
[04/11 09:48:58    318s]   =====================================
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   -----------------------------------
[04/11 09:48:58    318s]   Type     Gate      Wire      Total
[04/11 09:48:58    318s]   -----------------------------------
[04/11 09:48:58    318s]   Top       0.000     0.000     0.000
[04/11 09:48:58    318s]   Trunk     5.119     3.427     8.546
[04/11 09:48:58    318s]   Leaf      9.304    10.293    19.597
[04/11 09:48:58    318s]   Total    14.423    13.720    28.143
[04/11 09:48:58    318s]   -----------------------------------
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   Clock DAG sink capacitances at end of CTS:
[04/11 09:48:58    318s]   ==========================================
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   --------------------------------------------------------
[04/11 09:48:58    318s]   Count    Total    Average    Std. Dev.    Min      Max
[04/11 09:48:58    318s]   --------------------------------------------------------
[04/11 09:48:58    318s]   8004     9.334     0.001       0.002      0.001    0.025
[04/11 09:48:58    318s]   --------------------------------------------------------
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   Clock DAG net violations at end of CTS:
[04/11 09:48:58    318s]   =======================================
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   ---------------------------------------------------------------------------------------------------
[04/11 09:48:58    318s]   Type           Units    Count    Average    Std. Dev.    Top 10 violations
[04/11 09:48:58    318s]   ---------------------------------------------------------------------------------------------------
[04/11 09:48:58    318s]   Capacitance    pF         6       0.620       0.679      [1.252, 1.251, 1.219, 0.000, 0.000, 0.000]
[04/11 09:48:58    318s]   ---------------------------------------------------------------------------------------------------
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   Clock DAG primary half-corner transition distribution at end of CTS:
[04/11 09:48:58    318s]   ====================================================================
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   ----------------------------------------------------------------------------------------------------------------------------------------------------
[04/11 09:48:58    318s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution
[04/11 09:48:58    318s]   ----------------------------------------------------------------------------------------------------------------------------------------------------
[04/11 09:48:58    318s]   Trunk       0.200      108      0.061       0.037      0.000    0.194    {25 <= 0.040ns, 58 <= 0.080ns, 18 <= 0.120ns, 4 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:48:58    318s]   Leaf        0.200      420      0.106       0.028      0.031    0.199    {1 <= 0.040ns, 67 <= 0.080ns, 253 <= 0.120ns, 78 <= 0.160ns, 21 <= 0.200ns}
[04/11 09:48:58    318s]   ----------------------------------------------------------------------------------------------------------------------------------------------------
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   Clock DAG library cell distribution at end of CTS:
[04/11 09:48:58    318s]   ==================================================
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   -------------------------------------------------
[04/11 09:48:58    318s]   Name                Type      Inst     Inst Area 
[04/11 09:48:58    318s]                                 Count    (um^2)
[04/11 09:48:58    318s]   -------------------------------------------------
[04/11 09:48:58    318s]   HS65_LL_CNBFX124    buffer       3        53.040
[04/11 09:48:58    318s]   HS65_LL_CNBFX103    buffer       7       105.560
[04/11 09:48:58    318s]   HS65_LL_CNBFX82     buffer       6        71.760
[04/11 09:48:58    318s]   HS65_LL_CNBFX62     buffer       3        28.080
[04/11 09:48:58    318s]   HS65_LL_CNBFX58     buffer       1         9.360
[04/11 09:48:58    318s]   HS65_LL_CNBFX55     buffer       1         8.840
[04/11 09:48:58    318s]   HS65_LL_CNBFX48     buffer       3        23.400
[04/11 09:48:58    318s]   HS65_LL_CNBFX45     buffer       2        15.600
[04/11 09:48:58    318s]   HS65_LL_CNBFX41     buffer       2        12.480
[04/11 09:48:58    318s]   HS65_LL_CNBFX38     buffer       1         6.240
[04/11 09:48:58    318s]   HS65_LL_CNBFX34     buffer       5        28.600
[04/11 09:48:58    318s]   HS65_LL_CNBFX31     buffer       8        45.760
[04/11 09:48:58    318s]   HS65_LL_CNBFX27     buffer      10        52.000
[04/11 09:48:58    318s]   HS65_LL_CNBFX24     buffer       6        31.200
[04/11 09:48:58    318s]   HS65_LL_CNBFX21     buffer      48       174.720
[04/11 09:48:58    318s]   HS65_LL_CNBFX17     buffer      57       207.480
[04/11 09:48:58    318s]   HS65_LL_CNBFX14     buffer      86       268.320
[04/11 09:48:58    318s]   HS65_LL_CNBFX10     buffer     241       751.920
[04/11 09:48:58    318s]   HS65_LL_AND2X4      nicg        27        70.200
[04/11 09:48:58    318s]   HS65_LL_NOR2AX3     nicg         3         7.800
[04/11 09:48:58    318s]   HS65_LL_XNOR2X27    logic        1        10.400
[04/11 09:48:58    318s]   HS65_LL_XNOR2X9     logic        1         5.200
[04/11 09:48:58    318s]   CPAD_S_74x50u_IN    logic        3     11325.000
[04/11 09:48:58    318s]   -------------------------------------------------
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   Skew group summary at end of CTS:
[04/11 09:48:58    318s]   =================================
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/11 09:48:58    318s]   Half-corner      Skew Group                       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[04/11 09:48:58    318s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/11 09:48:58    318s]   SS:setup.late    in_clk/Clock_constraint          1.295     1.399     0.103    0.099*           0.143           0.073           1.373        0.015     97.6% {1.329, 1.379, 1.399}
[04/11 09:48:58    318s]   SS:setup.late    in_spi_clk_i/Clock_constraint    0.954     0.982     0.028       0.099         0.005           0.003           0.970        0.005     100% {0.954, 0.969, 0.982}
[04/11 09:48:58    318s]   SS:setup.late    in_tck_i/Clock_constraint        1.148     1.158     0.010       0.099         0.008           0.004           1.152        0.002     100% {1.148, 1.153, 1.158}
[04/11 09:48:58    318s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   Min/max skew group path pins for unmet skew targets:
[04/11 09:48:58    318s]   ====================================================
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/11 09:48:58    318s]   Half-corner      Skew Group                 Min/Max    Delay    Pin
[04/11 09:48:58    318s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/11 09:48:58    318s]   SS:setup.late    in_clk/Clock_constraint    Min        1.295    top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[1]/CP
[04/11 09:48:58    318s]   SS:setup.late    in_clk/Clock_constraint    Max        1.399    top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/CP
[04/11 09:48:58    318s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   Clock network insertion delays are now [0.455ns, 0.898ns] average 0.837ns std.dev 0.107ns
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s]   Found a total of 0 clock tree pins with a slew violation.
[04/11 09:48:58    318s]   
[04/11 09:48:58    318s] Synthesizing clock trees done.
[04/11 09:48:58    318s] Connecting clock gate test enables...
[04/11 09:48:58    318s] Connecting clock gate test enables done.
[04/11 09:48:58    318s] Innovus updating I/O latencies
[04/11 09:49:00    321s] #################################################################################
[04/11 09:49:00    321s] # Design Stage: PreRoute
[04/11 09:49:00    321s] # Design Name: top_top
[04/11 09:49:00    321s] # Design Mode: 90nm
[04/11 09:49:00    321s] # Analysis Mode: MMMC Non-OCV 
[04/11 09:49:00    321s] # Parasitics Mode: No SPEF/RCDB
[04/11 09:49:00    321s] # Signoff Settings: SI Off 
[04/11 09:49:00    321s] #################################################################################
[04/11 09:49:02    322s] AAE_INFO: 1 threads acquired from CTE.
[04/11 09:49:02    322s] Topological Sorting (CPU = 0:00:00.1, MEM = 1876.8M, InitMEM = 1876.8M)
[04/11 09:49:03    323s] Total number of fetched objects 34400
[04/11 09:49:03    324s] Total number of fetched objects 34400
[04/11 09:49:04    324s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[04/11 09:49:04    324s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[04/11 09:49:04    324s] End delay calculation. (MEM=2186.74 CPU=0:00:01.8 REAL=0:00:02.0)
[04/11 09:49:04    324s] *** CDM Built up (cpu=0:00:03.5  real=0:00:04.0  mem= 2186.7M) ***
[04/11 09:49:05    325s] Setting all clocks to propagated mode.
[04/11 09:49:05    325s] Resetting all latency settings from fanout cone of clock 'in_clk'
[04/11 09:49:05    325s] **WARN: (TCLCMD-986):	Clock waveform 'clk_spi' cannot be propagated as this is a virtual clock.
[04/11 09:49:05    325s] **WARN: (TCLCMD-986):	Clock waveform 'clk_jtag' cannot be propagated as this is a virtual clock.
[04/11 09:49:05    325s] Resetting all latency settings from fanout cone of clock 'in_spi_clk_i'
[04/11 09:49:05    325s] Resetting all latency settings from fanout cone of clock 'in_tck_i'
[04/11 09:49:05    325s] Resetting all latency settings from fanout cone of clock 'in_clk'
[04/11 09:49:05    325s] **WARN: (TCLCMD-986):	Clock waveform 'clk_spi' cannot be propagated as this is a virtual clock.
[04/11 09:49:05    325s] **WARN: (TCLCMD-986):	Clock waveform 'clk_jtag' cannot be propagated as this is a virtual clock.
[04/11 09:49:05    325s] Resetting all latency settings from fanout cone of clock 'in_spi_clk_i'
[04/11 09:49:05    325s] Resetting all latency settings from fanout cone of clock 'in_tck_i'
[04/11 09:49:06    326s] Clock DAG stats after update timingGraph:
[04/11 09:49:06    326s]   cell counts      : b=490, i=0, icg=0, nicg=30, l=5, total=525
[04/11 09:49:06    326s]   cell areas       : b=1894.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13312.960um^2
[04/11 09:49:06    326s]   cell capacitance : b=0.997pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.031pF
[04/11 09:49:06    326s]   sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
[04/11 09:49:06    326s]   wire capacitance : top=0.000pF, trunk=3.427pF, leaf=10.293pF, total=13.720pF
[04/11 09:49:06    326s]   wire lengths     : top=0.000um, trunk=23120.113um, leaf=62673.210um, total=85793.323um
[04/11 09:49:06    326s] Clock DAG net violations after update timingGraph:
[04/11 09:49:06    326s]   Capacitance : {count=6, worst=[1.252pF, 1.251pF, 1.219pF, 0.000pF, 0.000pF, 0.000pF]} avg=0.620pF sd=0.679pF
[04/11 09:49:06    326s] Clock DAG primary half-corner transition distribution after update timingGraph:
[04/11 09:49:06    326s]   Trunk : target=0.200ns count=108 avg=0.061ns sd=0.037ns min=0.000ns max=0.194ns {25 <= 0.040ns, 58 <= 0.080ns, 18 <= 0.120ns, 4 <= 0.160ns, 3 <= 0.200ns}
[04/11 09:49:06    326s]   Leaf  : target=0.200ns count=420 avg=0.106ns sd=0.028ns min=0.031ns max=0.199ns {1 <= 0.040ns, 67 <= 0.080ns, 253 <= 0.120ns, 78 <= 0.160ns, 21 <= 0.200ns}
[04/11 09:49:06    326s] Clock DAG library cell distribution after update timingGraph {count}:
[04/11 09:49:06    326s]    Bufs: HS65_LL_CNBFX124: 3 HS65_LL_CNBFX103: 7 HS65_LL_CNBFX82: 6 HS65_LL_CNBFX62: 3 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX48: 3 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 2 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 10 HS65_LL_CNBFX24: 6 HS65_LL_CNBFX21: 48 HS65_LL_CNBFX17: 57 HS65_LL_CNBFX14: 86 HS65_LL_CNBFX10: 241 
[04/11 09:49:06    326s]   NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
[04/11 09:49:06    326s]  Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
[04/11 09:49:06    326s] Skew group summary after update timingGraph:
[04/11 09:49:06    326s]   skew_group in_clk/Clock_constraint: insertion delay [min=1.295, max=1.399, avg=1.373, sd=0.015], skew [0.103 vs 0.099*, 97.6% {1.329, 1.379, 1.399}] (wid=0.726 ws=0.143) (gid=0.804 gs=0.170)
[04/11 09:49:06    326s]   skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.954, max=0.982, avg=0.970, sd=0.005], skew [0.028 vs 0.099, 100% {0.954, 0.969, 0.982}] (wid=0.582 ws=0.005) (gid=0.400 gs=0.023)
[04/11 09:49:06    326s]   skew_group in_tck_i/Clock_constraint: insertion delay [min=1.148, max=1.158, avg=1.152, sd=0.002], skew [0.010 vs 0.099, 100% {1.148, 1.153, 1.158}] (wid=0.613 ws=0.008) (gid=0.549 gs=0.010)
[04/11 09:49:06    326s] Clock network insertion delays are now [0.455ns, 0.898ns] average 0.837ns std.dev 0.107ns
[04/11 09:49:06    326s] Logging CTS constraint violations...
[04/11 09:49:06    326s]   Clock tree in_tck_i has 2 max_capacitance violations.
[04/11 09:49:06    326s]   Clock tree in_spi_clk_i has 2 max_capacitance violations.
[04/11 09:49:06    326s]   Clock tree in_clk has 2 max_capacitance violations.
[04/11 09:49:06    326s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.140pF below cell clkpad (a lib_cell CPAD_S_74x50u_IN) at (405.820,2115.500), in power domain auto-default. Achieved capacitance of 1.392pF.
[04/11 09:49:06    326s] Type 'man IMPCCOPT-1033' for more detail.
[04/11 09:49:06    326s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.140pF below cell spi_clk_pad (a lib_cell CPAD_S_74x50u_IN) at (1545.270,2115.500), in power domain auto-default. Achieved capacitance of 1.391pF.
[04/11 09:49:06    326s] Type 'man IMPCCOPT-1033' for more detail.
[04/11 09:49:06    326s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.140pF below cell tck_i_pad (a lib_cell CPAD_S_74x50u_IN) at (0.000,405.820), in power domain auto-default. Achieved capacitance of 1.359pF.
[04/11 09:49:06    326s] Type 'man IMPCCOPT-1033' for more detail.
[04/11 09:49:06    326s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree in_tck_i at (3.605,409.685), in power domain auto-default. Achieved capacitance of 0.000pF.
[04/11 09:49:06    326s] Type 'man IMPCCOPT-1033' for more detail.
[04/11 09:49:06    326s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree in_clk at (409.685,2187.395), in power domain auto-default. Achieved capacitance of 0.000pF.
[04/11 09:49:06    326s] Type 'man IMPCCOPT-1033' for more detail.
[04/11 09:49:06    326s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree in_spi_clk_i at (1549.135,2187.395), in power domain auto-default. Achieved capacitance of 0.000pF.
[04/11 09:49:06    326s] Type 'man IMPCCOPT-1033' for more detail.
[04/11 09:49:06    326s] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.099ns for skew group in_clk/Clock_constraint in half corner SS:setup.late. Achieved skew of 0.103ns.
[04/11 09:49:06    326s] Type 'man IMPCCOPT-1023' for more detail.
[04/11 09:49:06    326s] Logging CTS constraint violations done.
[04/11 09:49:06    326s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/11 09:49:06    326s] Synthesizing clock trees with CCOpt done.
[04/11 09:49:06    326s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/11 09:49:06    326s] #spOpts: mergeVia=F 
[04/11 09:49:06    327s] GigaOpt running with 1 threads.
[04/11 09:49:06    327s] Info: 1 threads available for lower-level modules during optimization.
[04/11 09:49:06    327s] #spOpts: mergeVia=F 
[04/11 09:49:08    329s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1790.8M, totSessionCpu=0:05:29 **
[04/11 09:49:08    329s] Added -handlePreroute to trialRouteMode
[04/11 09:49:08    329s] *** optDesign -postCTS ***
[04/11 09:49:08    329s] DRC Margin: user margin 0.0; extra margin 0.2
[04/11 09:49:08    329s] Hold Target Slack: user slack 0
[04/11 09:49:08    329s] Setup Target Slack: user slack 0; extra slack 0.1
[04/11 09:49:08    329s] setUsefulSkewMode -ecoRoute false
[04/11 09:49:08    329s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[04/11 09:49:08    329s] INFO:**** The delay profiles based on paritioning incorrect, turning off vt filtering
[04/11 09:49:09    329s] Summary for sequential cells idenfication: 
[04/11 09:49:09    329s] Identified SBFF number: 210
[04/11 09:49:09    329s] Identified MBFF number: 0
[04/11 09:49:09    329s] Not identified SBFF number: 0
[04/11 09:49:09    329s] Not identified MBFF number: 0
[04/11 09:49:09    329s] Number of sequential cells which are not FFs: 45
[04/11 09:49:09    329s] 
[04/11 09:49:09    329s] Start to check current routing status for nets...
[04/11 09:49:09    329s] Using hname+ instead name for net compare
[04/11 09:49:09    329s] All nets are already routed correctly.
[04/11 09:49:09    329s] End to check current routing status for nets (mem=1790.8M)
[04/11 09:49:10    330s] Compute RC Scale Done ...
[04/11 09:49:10    331s] #################################################################################
[04/11 09:49:10    331s] # Design Stage: PreRoute
[04/11 09:49:10    331s] # Design Name: top_top
[04/11 09:49:10    331s] # Design Mode: 90nm
[04/11 09:49:10    331s] # Analysis Mode: MMMC Non-OCV 
[04/11 09:49:10    331s] # Parasitics Mode: No SPEF/RCDB
[04/11 09:49:10    331s] # Signoff Settings: SI Off 
[04/11 09:49:10    331s] #################################################################################
[04/11 09:49:12    332s] AAE_INFO: 1 threads acquired from CTE.
[04/11 09:49:12    332s] Calculate delays in BcWc mode...
[04/11 09:49:12    332s] Topological Sorting (CPU = 0:00:00.1, MEM = 1960.1M, InitMEM = 1960.1M)
[04/11 09:49:18    339s] Total number of fetched objects 34400
[04/11 09:49:18    339s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/11 09:49:18    339s] End delay calculation. (MEM=2186.68 CPU=0:00:06.7 REAL=0:00:06.0)
[04/11 09:49:18    339s] *** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 2186.7M) ***
[04/11 09:49:19    340s] *** Done Building Timing Graph (cpu=0:00:08.9 real=0:00:09.0 totSessionCpu=0:05:40 mem=2186.7M)
[04/11 09:49:20    340s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -35.980 |
|           TNS (ns):|-1.27e+05|
|    Violating Paths:|  7346   |
|          All Paths:|  26920  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    934 (934)     |  -19.065   |    949 (949)     |
|   max_tran     |   1117 (21065)   |   -3.565   |   1117 (21065)   |
|   max_fanout   |    778 (778)     |   -7326    |    778 (778)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 6.550%
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1880.9M, totSessionCpu=0:05:41 **
[04/11 09:49:20    340s] ** INFO : this run is activating low effort ccoptDesign flow
[04/11 09:49:20    340s] PhyDesignGrid: maxLocalDensity 0.98
[04/11 09:49:20    340s] ### Creating PhyDesignMc. totSessionCpu=0:05:41 mem=1880.9M
[04/11 09:49:20    340s] #spOpts: mergeVia=F 
[04/11 09:49:20    341s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:41 mem=1880.9M
[04/11 09:49:20    341s] **INFO : Setting latch borrow mode to budget during optimization
[04/11 09:49:22    342s] *** Starting optimizing excluded clock nets MEM= 1880.9M) ***
[04/11 09:49:22    342s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1880.9M) ***
[04/11 09:49:22    342s] *** Starting optimizing excluded clock nets MEM= 1880.9M) ***
[04/11 09:49:22    342s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1880.9M) ***
[04/11 09:49:24    344s] Begin: GigaOpt DRV Optimization
[04/11 09:49:24    344s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[04/11 09:49:24    344s] Info: 0 don't touch net , 138 undriven nets excluded from IPO operation.
[04/11 09:49:24    344s] Info: 28 io nets excluded
[04/11 09:49:24    344s] Info: 525 nets with fixed/cover wires excluded.
[04/11 09:49:24    344s] Info: 525 clock nets excluded from IPO operation.
[04/11 09:49:24    344s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:49:24    344s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:49:24    344s] PhyDesignGrid: maxLocalDensity 3.00
[04/11 09:49:24    344s] ### Creating PhyDesignMc. totSessionCpu=0:05:45 mem=1894.3M
[04/11 09:49:24    344s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:45 mem=1894.3M
[04/11 09:49:24    345s] ### Creating LA Mngr. totSessionCpu=0:05:45 mem=1894.3M
[04/11 09:49:25    346s] ### Creating LA Mngr, finished. totSessionCpu=0:05:46 mem=1894.3M
[04/11 09:49:27    348s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/11 09:49:27    348s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[04/11 09:49:27    348s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/11 09:49:27    348s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[04/11 09:49:27    348s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/11 09:49:27    348s] Info: violation cost 30881.646484 (cap = 1639.359985, tran = 29142.296875, len = 0.000000, fanout load = 0.000000, fanout count = 100.000000, glitch 0.000000)
[04/11 09:49:28    348s] |  1702   | 27734   |  1327   |   1327  |   778   |   778   |     0   |     0   | -35.98 |          0|          0|          0|   6.55  |            |           |
[04/11 09:49:28    348s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:49:28    348s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:49:28    348s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:49:28    348s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:49:28    348s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:49:28    348s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:49:28    348s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:49:28    348s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:49:28    348s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:49:28    348s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:49:28    348s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:49:28    348s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:49:28    348s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:49:28    348s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:49:28    348s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:49:28    348s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:49:28    348s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:49:28    348s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:49:28    348s] **WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
[04/11 09:49:28    348s] To increase the message display limit, refer to the product command reference manual.
[04/11 09:49:33    353s] Dumping Information for Job 0 **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
 
[04/11 09:50:47    427s] Info: violation cost 180.098236 (cap = 161.377670, tran = 18.720589, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/11 09:50:47    427s] |    25   |   231   |    23   |     23  |   894   |   894   |     0   |     0   | 8.02 |        415|          2|       1367|   6.70  |     0:01:19|    2277.4M|
[04/11 09:50:48    428s] Info: violation cost 158.762512 (cap = 158.374283, tran = 0.388235, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/11 09:50:48    429s] |     2   |    16   |    15   |     15  |   894   |   894   |     0   |     0   | 8.02 |          8|          0|         19|   6.71  |   0:00:01.0|    2277.4M|
[04/11 09:50:48    429s] Info: violation cost 158.232971 (cap = 158.232971, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/11 09:50:48    429s] |     0   |     0   |    14   |     14  |   894   |   894   |     0   |     0   | 8.02 |          0|          0|          3|   6.71  |   0:00:00.0|    2277.4M|
[04/11 09:50:48    429s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/11 09:50:48    429s] **** Begin NDR-Layer Usage Statistics ****
[04/11 09:50:48    429s] Layer 3 has 528 constrained nets 
[04/11 09:50:48    429s] **** End NDR-Layer Usage Statistics ****
[04/11 09:50:48    429s] 
[04/11 09:50:48    429s] 
[04/11 09:50:48    429s] =======================================================================
[04/11 09:50:48    429s]                 Reasons for remaining drv violations
[04/11 09:50:48    429s] =======================================================================
[04/11 09:50:48    429s] *info: Total 14 net(s) still have violations after Drv fixing.
[04/11 09:50:48    429s] 
[04/11 09:50:48    429s] MultiBuffering failure reasons
[04/11 09:50:48    429s] ------------------------------------------------
[04/11 09:50:48    429s] *info:    11 net(s): Could not be fixed because buffering engine can't find a solution.
[04/11 09:50:48    429s] *info:     3 net(s): Could not be fixed because the net was skipped to avoid working on shortest net.
[04/11 09:50:48    429s] 
[04/11 09:50:48    429s] SingleBuffering failure reasons
[04/11 09:50:48    429s] ------------------------------------------------
[04/11 09:50:48    429s] *info:     3 net(s): Could not be fixed because buffering engine can't find a solution.
[04/11 09:50:48    429s] *info:    11 net(s): Could not be fixed because no move is found.
[04/11 09:50:48    429s] 
[04/11 09:50:48    429s] Resizing failure reasons
[04/11 09:50:48    429s] ------------------------------------------------
[04/11 09:50:48    429s] *info:    14 net(s): Could not be fixed because instance couldn't be resized.
[04/11 09:50:48    429s] 
[04/11 09:50:48    429s] 
[04/11 09:50:48    429s] *** Finish DRV Fixing (cpu=0:01:22 real=0:01:22 mem=2277.4M) ***
[04/11 09:50:48    429s] 
[04/11 09:50:49    429s] *** Starting refinePlace (0:07:10 mem=2293.4M) ***
[04/11 09:50:49    429s] Total net bbox length = 1.385e+06 (7.354e+05 6.494e+05) (ext = 1.257e+04)
[04/11 09:50:49    429s] default core: bins with density >  0.75 = 0.0506 % ( 3 / 5929 )
[04/11 09:50:49    429s] Density distribution unevenness ratio = 86.846%
[04/11 09:50:49    429s] RPlace IncrNP Skipped
[04/11 09:50:49    429s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2293.4MB) @(0:07:10 - 0:07:10).
[04/11 09:50:49    429s] Starting refinePlace ...
[04/11 09:50:49    429s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 09:50:49    429s] default core: bins with density >  0.75 = 0.0506 % ( 3 / 5929 )
[04/11 09:50:49    429s] Density distribution unevenness ratio = 86.846%
[04/11 09:50:49    430s]   Spread Effort: high, pre-route mode, useDDP on.
[04/11 09:50:49    430s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=2293.4MB) @(0:07:10 - 0:07:10).
[04/11 09:50:49    430s] Move report: preRPlace moves 1264 insts, mean move: 1.00 um, max move: 4.80 um
[04/11 09:50:49    430s] 	Max move on inst (top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/g31396): (706.30, 1021.10) --> (704.10, 1018.50)
[04/11 09:50:49    430s] 	Length: 10 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_HA1X4
[04/11 09:50:49    430s] wireLenOptFixPriorityInst 7972 inst fixed
[04/11 09:50:49    430s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 09:50:49    430s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2293.4MB) @(0:07:10 - 0:07:10).
[04/11 09:50:49    430s] Move report: Detail placement moves 1264 insts, mean move: 1.00 um, max move: 4.80 um
[04/11 09:50:49    430s] 	Max move on inst (top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/g31396): (706.30, 1021.10) --> (704.10, 1018.50)
[04/11 09:50:49    430s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2293.4MB
[04/11 09:50:49    430s] Statistics of distance of Instance movement in refine placement:
[04/11 09:50:49    430s]   maximum (X+Y) =         4.80 um
[04/11 09:50:49    430s]   inst (top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/g31396) with max move: (706.3, 1021.1) -> (704.1, 1018.5)
[04/11 09:50:49    430s]   mean    (X+Y) =         1.00 um
[04/11 09:50:49    430s] Summary Report:
[04/11 09:50:49    430s] Instances move: 1264 (out of 32570 movable)
[04/11 09:50:49    430s] Instances flipped: 0
[04/11 09:50:49    430s] Mean displacement: 1.00 um
[04/11 09:50:49    430s] Max displacement: 4.80 um (Instance: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/g31396) (706.3, 1021.1) -> (704.1, 1018.5)
[04/11 09:50:49    430s] 	Length: 10 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_HA1X4
[04/11 09:50:49    430s] Total instances moved : 1264
[04/11 09:50:49    430s] Total net bbox length = 1.385e+06 (7.356e+05 6.496e+05) (ext = 1.257e+04)
[04/11 09:50:49    430s] Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2293.4MB
[04/11 09:50:49    430s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:00.0, mem=2293.4MB) @(0:07:10 - 0:07:10).
[04/11 09:50:49    430s] *** Finished refinePlace (0:07:10 mem=2293.4M) ***
[04/11 09:50:49    430s] *** maximum move = 4.80 um ***
[04/11 09:50:50    430s] *** Finished re-routing un-routed nets (2293.4M) ***
[04/11 09:50:50    430s] 
[04/11 09:50:50    430s] *** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=2293.4M) ***
[04/11 09:50:50    431s] End: GigaOpt DRV Optimization
[04/11 09:50:50    431s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/11 09:50:51    431s] 
------------------------------------------------------------
     Summary (cpu=1.44min real=1.43min mem=1941.3M)                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  8.018  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  26920  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    894 (894)     |    -55     |    894 (894)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 6.707%
Routing Overflow: 0.07% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:43, real = 0:01:43, mem = 1941.3M, totSessionCpu=0:07:12 **
[04/11 09:50:51    431s] 
[04/11 09:50:51    431s] Active setup views:
[04/11 09:50:51    431s]  SS
[04/11 09:50:51    431s]   Dominating endpoints: 0
[04/11 09:50:51    431s]   Dominating TNS: -0.000
[04/11 09:50:51    431s] 
[04/11 09:50:51    431s] *** Timing Is met
[04/11 09:50:51    431s] *** Check timing (0:00:00.0)
[04/11 09:50:51    431s] **INFO: Flow update: Design timing is met.
[04/11 09:50:51    432s] **INFO: Flow update: Design timing is met.
[04/11 09:50:51    432s] Info: 0 don't touch net , 138 undriven nets excluded from IPO operation.
[04/11 09:50:51    432s] Info: 28 io nets excluded
[04/11 09:50:51    432s] Info: 525 nets with fixed/cover wires excluded.
[04/11 09:50:51    432s] Info: 525 clock nets excluded from IPO operation.
[04/11 09:50:51    432s] ### Creating LA Mngr. totSessionCpu=0:07:12 mem=1937.2M
[04/11 09:50:51    432s] ### Creating LA Mngr, finished. totSessionCpu=0:07:12 mem=1937.2M
[04/11 09:50:51    432s] Begin: Area Reclaim Optimization
[04/11 09:50:52    433s] PhyDesignGrid: maxLocalDensity 0.98
[04/11 09:50:52    433s] ### Creating PhyDesignMc. totSessionCpu=0:07:13 mem=2088.1M
[04/11 09:50:52    433s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:13 mem=2088.1M
[04/11 09:50:52    433s] ### Creating LA Mngr. totSessionCpu=0:07:13 mem=2088.1M
[04/11 09:50:52    433s] ### Creating LA Mngr, finished. totSessionCpu=0:07:13 mem=2088.1M
[04/11 09:50:53    433s] Reclaim Optimization WNS Slack 0.034  TNS Slack 0.000 Density 6.71
[04/11 09:50:53    433s] +----------+---------+--------+--------+------------+--------+
[04/11 09:50:53    433s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/11 09:50:53    433s] +----------+---------+--------+--------+------------+--------+
[04/11 09:50:53    433s] |     6.71%|        -|   0.034|   0.000|   0:00:00.0| 2090.5M|
[04/11 09:50:54    434s] |     6.71%|        0|   0.034|   0.000|   0:00:01.0| 2092.2M|
[04/11 09:50:54    435s] |     6.71%|        8|   0.034|   0.000|   0:00:00.0| 2092.2M|
[04/11 09:51:06    447s] |     6.64%|      737|   0.034|   0.000|   0:00:12.0| 2095.2M|
[04/11 09:51:07    448s] |     6.64%|       44|   0.034|   0.000|   0:00:01.0| 2095.2M|
[04/11 09:51:07    448s] |     6.64%|        0|   0.034|   0.000|   0:00:00.0| 2095.2M|
[04/11 09:51:07    448s] +----------+---------+--------+--------+------------+--------+
[04/11 09:51:07    448s] Reclaim Optimization End WNS Slack 0.034  TNS Slack 0.000 Density 6.64
[04/11 09:51:07    448s] 
[04/11 09:51:07    448s] ** Summary: Restruct = 0 Buffer Deletion = 7 Declone = 1 Resize = 754 **
[04/11 09:51:07    448s] --------------------------------------------------------------
[04/11 09:51:07    448s] |                                   | Total     | Sequential |
[04/11 09:51:07    448s] --------------------------------------------------------------
[04/11 09:51:07    448s] | Num insts resized                 |     713  |       0    |
[04/11 09:51:07    448s] | Num insts undone                  |      27  |       0    |
[04/11 09:51:07    448s] | Num insts Downsized               |     713  |       0    |
[04/11 09:51:07    448s] | Num insts Samesized               |       0  |       0    |
[04/11 09:51:07    448s] | Num insts Upsized                 |       0  |       0    |
[04/11 09:51:07    448s] | Num multiple commits+uncommits    |      41  |       -    |
[04/11 09:51:07    448s] --------------------------------------------------------------
[04/11 09:51:07    448s] **** Begin NDR-Layer Usage Statistics ****
[04/11 09:51:07    448s] Layer 3 has 528 constrained nets 
[04/11 09:51:07    448s] **** End NDR-Layer Usage Statistics ****
[04/11 09:51:07    448s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:16.3) (real = 0:00:16.0) **
[04/11 09:51:08    448s] *** Starting refinePlace (0:07:29 mem=2095.2M) ***
[04/11 09:51:08    448s] Total net bbox length = 1.385e+06 (7.355e+05 6.495e+05) (ext = 1.257e+04)
[04/11 09:51:08    448s] Starting refinePlace ...
[04/11 09:51:08    448s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 09:51:08    448s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 09:51:08    448s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2095.2MB) @(0:07:29 - 0:07:29).
[04/11 09:51:08    448s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 09:51:08    448s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2095.2MB
[04/11 09:51:08    448s] Statistics of distance of Instance movement in refine placement:
[04/11 09:51:08    448s]   maximum (X+Y) =         0.00 um
[04/11 09:51:08    448s]   mean    (X+Y) =         0.00 um
[04/11 09:51:08    448s] Summary Report:
[04/11 09:51:08    448s] Instances move: 0 (out of 32562 movable)
[04/11 09:51:08    448s] Instances flipped: 0
[04/11 09:51:08    448s] Mean displacement: 0.00 um
[04/11 09:51:08    448s] Max displacement: 0.00 um 
[04/11 09:51:08    448s] Total instances moved : 0
[04/11 09:51:08    448s] Total net bbox length = 1.385e+06 (7.355e+05 6.495e+05) (ext = 1.257e+04)
[04/11 09:51:08    448s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2095.2MB
[04/11 09:51:08    448s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2095.2MB) @(0:07:29 - 0:07:29).
[04/11 09:51:08    448s] *** Finished refinePlace (0:07:29 mem=2095.2M) ***
[04/11 09:51:08    449s] *** maximum move = 0.00 um ***
[04/11 09:51:08    449s] *** Finished re-routing un-routed nets (2095.2M) ***
[04/11 09:51:08    449s] 
[04/11 09:51:08    449s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=2095.2M) ***
[04/11 09:51:08    449s] *** Finished Area Reclaim Optimization (cpu=0:00:17, real=0:00:17, mem=1940.64M, totSessionCpu=0:07:30).
[04/11 09:51:09    449s] ### Creating LA Mngr. totSessionCpu=0:07:30 mem=1943.0M
[04/11 09:51:09    449s] ### Creating LA Mngr, finished. totSessionCpu=0:07:30 mem=1943.0M
[04/11 09:51:09    449s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[04/11 09:51:09    449s] [PSP] Started earlyGlobalRoute kernel
[04/11 09:51:09    449s] [PSP] Initial Peak syMemory usage = 1943.0 MB
[04/11 09:51:09    449s] (I)       Reading DB...
[04/11 09:51:09    449s] (I)       congestionReportName   : 
[04/11 09:51:09    449s] (I)       layerRangeFor2DCongestion : 
[04/11 09:51:09    449s] (I)       buildTerm2TermWires    : 1
[04/11 09:51:09    449s] (I)       doTrackAssignment      : 1
[04/11 09:51:09    449s] (I)       dumpBookshelfFiles     : 0
[04/11 09:51:09    449s] (I)       numThreads             : 1
[04/11 09:51:09    449s] [NR-eGR] honorMsvRouteConstraint: false
[04/11 09:51:09    449s] (I)       honorPin               : false
[04/11 09:51:09    449s] (I)       honorPinGuide          : true
[04/11 09:51:09    449s] (I)       honorPartition         : false
[04/11 09:51:09    449s] (I)       allowPartitionCrossover: false
[04/11 09:51:09    449s] (I)       honorSingleEntry       : true
[04/11 09:51:09    449s] (I)       honorSingleEntryStrong : true
[04/11 09:51:09    449s] (I)       handleViaSpacingRule   : false
[04/11 09:51:09    449s] (I)       handleEolSpacingRule   : false
[04/11 09:51:09    449s] (I)       PDConstraint           : none
[04/11 09:51:09    449s] (I)       expBetterNDRHandling   : false
[04/11 09:51:09    449s] [NR-eGR] honorClockSpecNDR      : 0
[04/11 09:51:09    449s] (I)       routingEffortLevel     : 3
[04/11 09:51:09    449s] (I)       effortLevel            : standard
[04/11 09:51:09    449s] [NR-eGR] minRouteLayer          : 2
[04/11 09:51:09    449s] [NR-eGR] maxRouteLayer          : 127
[04/11 09:51:09    449s] (I)       relaxedTopLayerCeiling : 127
[04/11 09:51:09    449s] (I)       relaxedBottomLayerFloor: 2
[04/11 09:51:09    449s] (I)       numRowsPerGCell        : 1
[04/11 09:51:09    449s] (I)       speedUpLargeDesign     : 0
[04/11 09:51:09    449s] (I)       speedUpBlkViolationClean: 1
[04/11 09:51:09    449s] (I)       multiThreadingTA       : 1
[04/11 09:51:09    449s] (I)       blockedPinEscape       : 1
[04/11 09:51:09    449s] (I)       blkAwareLayerSwitching : 1
[04/11 09:51:09    449s] (I)       betterClockWireModeling: 1
[04/11 09:51:09    449s] (I)       optimizationMode       : false
[04/11 09:51:09    449s] (I)       routeSecondPG          : false
[04/11 09:51:09    449s] (I)       scenicRatioForLayerRelax: 0.00
[04/11 09:51:09    449s] (I)       detourLimitForLayerRelax: 0.00
[04/11 09:51:09    449s] (I)       punchThroughDistance   : 500.00
[04/11 09:51:09    449s] (I)       scenicBound            : 1.15
[04/11 09:51:09    449s] (I)       maxScenicToAvoidBlk    : 100.00
[04/11 09:51:09    449s] (I)       source-to-sink ratio   : 0.00
[04/11 09:51:09    449s] (I)       targetCongestionRatioH : 1.00
[04/11 09:51:09    449s] (I)       targetCongestionRatioV : 1.00
[04/11 09:51:09    449s] (I)       layerCongestionRatio   : 0.70
[04/11 09:51:09    449s] (I)       m1CongestionRatio      : 0.10
[04/11 09:51:09    449s] (I)       m2m3CongestionRatio    : 0.70
[04/11 09:51:09    449s] (I)       localRouteEffort       : 1.00
[04/11 09:51:09    449s] (I)       numSitesBlockedByOneVia: 8.00
[04/11 09:51:09    449s] (I)       supplyScaleFactorH     : 1.00
[04/11 09:51:09    449s] (I)       supplyScaleFactorV     : 1.00
[04/11 09:51:09    449s] (I)       highlight3DOverflowFactor: 0.00
[04/11 09:51:09    449s] (I)       doubleCutViaModelingRatio: 0.00
[04/11 09:51:09    449s] (I)       blockTrack             : 
[04/11 09:51:09    449s] (I)       routeVias              : 
[04/11 09:51:09    449s] (I)       readTROption           : true
[04/11 09:51:09    449s] (I)       extraSpacingFactor     : 1.00
[04/11 09:51:09    449s] [NR-eGR] numTracksPerClockWire  : 0
[04/11 09:51:09    449s] (I)       routeSelectedNetsOnly  : false
[04/11 09:51:09    449s] (I)       clkNetUseMaxDemand     : false
[04/11 09:51:09    449s] (I)       extraDemandForClocks   : 0
[04/11 09:51:09    449s] (I)       before initializing RouteDB syMemory usage = 1973.0 MB
[04/11 09:51:09    449s] (I)       starting read tracks
[04/11 09:51:09    449s] (I)       build grid graph
[04/11 09:51:09    449s] (I)       build grid graph start
[04/11 09:51:09    449s] [NR-eGR] Layer1 has no routable track
[04/11 09:51:09    449s] [NR-eGR] Layer2 has single uniform track structure
[04/11 09:51:09    449s] [NR-eGR] Layer3 has single uniform track structure
[04/11 09:51:09    449s] [NR-eGR] Layer4 has single uniform track structure
[04/11 09:51:09    449s] [NR-eGR] Layer5 has single uniform track structure
[04/11 09:51:09    449s] [NR-eGR] Layer6 has single uniform track structure
[04/11 09:51:09    449s] [NR-eGR] Layer7 has single uniform track structure
[04/11 09:51:09    449s] [NR-eGR] Layer8 has single uniform track structure
[04/11 09:51:09    449s] (I)       build grid graph end
[04/11 09:51:09    449s] (I)       numViaLayers=7
[04/11 09:51:09    449s] (I)       Reading via CDS_via1_HV for layer: 0 
[04/11 09:51:09    449s] (I)       Reading via CDS_via2 for layer: 1 
[04/11 09:51:09    449s] (I)       Reading via CDS_via3 for layer: 2 
[04/11 09:51:09    449s] (I)       Reading via CDS_via4 for layer: 3 
[04/11 09:51:09    449s] (I)       Reading via CDS_via5 for layer: 4 
[04/11 09:51:09    449s] (I)       Reading via CDS_via6 for layer: 5 
[04/11 09:51:09    449s] (I)       Reading via CDS_CB for layer: 6 
[04/11 09:51:09    449s] (I)       end build via table
[04/11 09:51:09    449s] [NR-eGR] numRoutingBlks=0 numInstBlks=6235 numPGBlocks=1890 numBumpBlks=0 numBoundaryFakeBlks=0
[04/11 09:51:09    449s] [NR-eGR] numPreroutedNet = 525  numPreroutedWires = 28977
[04/11 09:51:09    449s] (I)       readDataFromPlaceDB
[04/11 09:51:09    449s] (I)       Read net information..
[04/11 09:51:09    449s] [NR-eGR] Read numTotalNets=34718  numIgnoredNets=553
[04/11 09:51:09    449s] (I)       Read testcase time = 0.010 seconds
[04/11 09:51:09    449s] 
[04/11 09:51:09    449s] (I)       build grid graph start
[04/11 09:51:09    449s] (I)       build grid graph end
[04/11 09:51:09    449s] (I)       Model blockage into capacity
[04/11 09:51:09    449s] (I)       Read numBlocks=8847  numPreroutedWires=28977  numCapScreens=0
[04/11 09:51:09    450s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/11 09:51:09    450s] (I)       blocked area on Layer2 : 1013517826500  (21.11%)
[04/11 09:51:09    450s] (I)       blocked area on Layer3 : 1010717405900  (21.05%)
[04/11 09:51:09    450s] (I)       blocked area on Layer4 : 1637010439900  (34.10%)
[04/11 09:51:09    450s] (I)       blocked area on Layer5 : 161636910000  (3.37%)
[04/11 09:51:09    450s] (I)       blocked area on Layer6 : 165449080000  (3.45%)
[04/11 09:51:09    450s] (I)       blocked area on Layer7 : 359774048650  (7.49%)
[04/11 09:51:09    450s] (I)       blocked area on Layer8 : 305248220000  (6.36%)
[04/11 09:51:09    450s] (I)       Modeling time = 0.270 seconds
[04/11 09:51:09    450s] 
[04/11 09:51:09    450s] (I)       totalPins=144990  totalGlobalPin=140875 (97.16%)
[04/11 09:51:09    450s] (I)       Number of ignored nets = 553
[04/11 09:51:09    450s] (I)       Number of fixed nets = 525.  Ignored: Yes
[04/11 09:51:09    450s] (I)       Number of clock nets = 528.  Ignored: No
[04/11 09:51:09    450s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/11 09:51:09    450s] (I)       Number of special nets = 0.  Ignored: Yes
[04/11 09:51:09    450s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/11 09:51:09    450s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/11 09:51:09    450s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/11 09:51:09    450s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/11 09:51:09    450s] (I)       Number of two pin nets which has pins at the same location = 28.  Ignored: Yes
[04/11 09:51:09    450s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2006.5 MB
[04/11 09:51:09    450s] (I)       Layer1  viaCost=300.00
[04/11 09:51:09    450s] (I)       Layer2  viaCost=100.00
[04/11 09:51:09    450s] (I)       Layer3  viaCost=100.00
[04/11 09:51:09    450s] (I)       Layer4  viaCost=100.00
[04/11 09:51:09    450s] (I)       Layer5  viaCost=200.00
[04/11 09:51:09    450s] (I)       Layer6  viaCost=100.00
[04/11 09:51:09    450s] (I)       Layer7  viaCost=500.00
[04/11 09:51:09    450s] (I)       ---------------------Grid Graph Info--------------------
[04/11 09:51:09    450s] (I)       routing area        :  (0, 0) - (2191000, 2191000)
[04/11 09:51:09    450s] (I)       core area           :  (95500, 95500) - (2095500, 2095500)
[04/11 09:51:09    450s] (I)       Site Width          :   200  (dbu)
[04/11 09:51:09    450s] (I)       Row Height          :  2600  (dbu)
[04/11 09:51:09    450s] (I)       GCell Width         :  2600  (dbu)
[04/11 09:51:09    450s] (I)       GCell Height        :  2600  (dbu)
[04/11 09:51:09    450s] (I)       grid                :   842   842     8
[04/11 09:51:09    450s] (I)       vertical capacity   :     0  2600     0  2600     0  2600     0  2600
[04/11 09:51:09    450s] (I)       horizontal capacity :     0     0  2600     0  2600     0  2600     0
[04/11 09:51:09    450s] (I)       Default wire width  :   100   100   100   100   100   400   400  3000
[04/11 09:51:09    450s] (I)       Default wire space  :    90   100   100   100   100   400   400  2000
[04/11 09:51:09    450s] (I)       Default pitch size  :   190   200   200   200   200   800   800  5000
[04/11 09:51:09    450s] (I)       First Track Coord   :     0   100   100   100   100  1100  1100  5500
[04/11 09:51:09    450s] (I)       Num tracks per GCell:  0.00 13.00 13.00 13.00 13.00  3.25  3.25  0.52
[04/11 09:51:09    450s] (I)       Total num of tracks :     0 10955 10955 10955 10955  2738  2738   437
[04/11 09:51:09    450s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/11 09:51:09    450s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/11 09:51:09    450s] (I)       --------------------------------------------------------
[04/11 09:51:09    450s] 
[04/11 09:51:09    450s] [NR-eGR] ============ Routing rule table ============
[04/11 09:51:09    450s] [NR-eGR] Rule id 0. Nets 34165 
[04/11 09:51:09    450s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/11 09:51:09    450s] [NR-eGR] Pitch:  L1=190  L2=200  L3=200  L4=200  L5=200  L6=800  L7=800  L8=5000
[04/11 09:51:09    450s] [NR-eGR] Rule id 1. Nets 0 
[04/11 09:51:09    450s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[04/11 09:51:09    450s] [NR-eGR] Pitch:  L1=380  L2=400  L3=400  L4=400  L5=400  L6=1600  L7=1600  L8=10000
[04/11 09:51:09    450s] [NR-eGR] ========================================
[04/11 09:51:09    450s] [NR-eGR] 
[04/11 09:51:09    450s] (I)       After initializing earlyGlobalRoute syMemory usage = 2051.2 MB
[04/11 09:51:09    450s] (I)       Loading and dumping file time : 0.51 seconds
[04/11 09:51:09    450s] (I)       ============= Initialization =============
[04/11 09:51:09    450s] (I)       total 2D Cap : 36215911 = (18475920 H, 17739991 V)
[04/11 09:51:09    450s] [NR-eGR] Layer group 1: route 34165 net(s) in layer range [2, 8]
[04/11 09:51:09    450s] (I)       ============  Phase 1a Route ============
[04/11 09:51:09    450s] (I)       Phase 1a runs 0.07 seconds
[04/11 09:51:09    450s] (I)       blkAvoiding Routing :  time=0.03  numBlkSegs=0
[04/11 09:51:09    450s] (I)       Usage: 582107 = (309906 H, 272201 V) = (1.68% H, 1.53% V) = (8.058e+05um H, 7.077e+05um V)
[04/11 09:51:09    450s] (I)       
[04/11 09:51:09    450s] (I)       ============  Phase 1b Route ============
[04/11 09:51:09    450s] (I)       Phase 1b runs 0.02 seconds
[04/11 09:51:09    450s] (I)       Usage: 582568 = (309939 H, 272629 V) = (1.68% H, 1.54% V) = (8.058e+05um H, 7.088e+05um V)
[04/11 09:51:09    450s] (I)       
[04/11 09:51:09    450s] (I)       earlyGlobalRoute overflow of layer group 1: 0.71% H + 0.00% V. EstWL: 1.514677e+06um
[04/11 09:51:09    450s] (I)       ============  Phase 1c Route ============
[04/11 09:51:09    450s] (I)       Level2 Grid: 169 x 169
[04/11 09:51:09    450s] (I)       Phase 1c runs 0.04 seconds
[04/11 09:51:09    450s] (I)       Usage: 583895 = (310954 H, 272941 V) = (1.68% H, 1.54% V) = (8.085e+05um H, 7.096e+05um V)
[04/11 09:51:09    450s] (I)       
[04/11 09:51:09    450s] (I)       ============  Phase 1d Route ============
[04/11 09:51:09    450s] (I)       Phase 1d runs 0.02 seconds
[04/11 09:51:09    450s] (I)       Usage: 583895 = (310954 H, 272941 V) = (1.68% H, 1.54% V) = (8.085e+05um H, 7.096e+05um V)
[04/11 09:51:09    450s] (I)       
[04/11 09:51:09    450s] (I)       ============  Phase 1e Route ============
[04/11 09:51:09    450s] (I)       Phase 1e runs 0.00 seconds
[04/11 09:51:09    450s] (I)       Usage: 583895 = (310954 H, 272941 V) = (1.68% H, 1.54% V) = (8.085e+05um H, 7.096e+05um V)
[04/11 09:51:09    450s] (I)       
[04/11 09:51:09    450s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.00% V. EstWL: 1.518127e+06um
[04/11 09:51:09    450s] [NR-eGR] 
[04/11 09:51:09    450s] (I)       ============  Phase 1l Route ============
[04/11 09:51:10    450s] (I)       Phase 1l runs 0.12 seconds
[04/11 09:51:10    450s] (I)       Total Global Routing Runtime: 0.45 seconds
[04/11 09:51:10    450s] (I)       total 2D Cap : 36220757 = (18477547 H, 17743210 V)
[04/11 09:51:10    450s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.00% V
[04/11 09:51:10    450s] [NR-eGR] Overflow after earlyGlobalRoute 0.06% H + 0.00% V
[04/11 09:51:10    450s] (I)       ============= track Assignment ============
[04/11 09:51:10    450s] (I)       extract Global 3D Wires
[04/11 09:51:10    450s] (I)       Extract Global WL : time=0.01
[04/11 09:51:10    450s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/11 09:51:10    450s] (I)       Initialization real time=0.00 seconds
[04/11 09:51:10    451s] (I)       Kernel real time=0.41 seconds
[04/11 09:51:10    451s] (I)       End Greedy Track Assignment
[04/11 09:51:10    451s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 153054
[04/11 09:51:10    451s] [NR-eGR] Layer2(M2)(V) length: 5.501543e+05um, number of vias: 235894
[04/11 09:51:10    451s] [NR-eGR] Layer3(M3)(H) length: 6.227116e+05um, number of vias: 21158
[04/11 09:51:10    451s] [NR-eGR] Layer4(M4)(V) length: 2.095403e+05um, number of vias: 5278
[04/11 09:51:10    451s] [NR-eGR] Layer5(M5)(H) length: 2.113603e+05um, number of vias: 944
[04/11 09:51:10    451s] [NR-eGR] Layer6(M6)(V) length: 3.046986e+04um, number of vias: 207
[04/11 09:51:10    451s] [NR-eGR] Layer7(M7)(H) length: 2.856364e+04um, number of vias: 2
[04/11 09:51:10    451s] [NR-eGR] Layer8(AP)(V) length: 8.000000e-01um, number of vias: 0
[04/11 09:51:10    451s] [NR-eGR] Total length: 1.652801e+06um, number of vias: 416537
[04/11 09:51:11    451s] [NR-eGR] End Peak syMemory usage = 1924.7 MB
[04/11 09:51:11    451s] [NR-eGR] Early Global Router Kernel+IO runtime : 2.17 seconds
[04/11 09:51:11    451s] Extraction called for design 'top_top' of instances=86208 and nets=49645 using extraction engine 'preRoute' .
[04/11 09:51:11    451s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/11 09:51:11    451s] Type 'man IMPEXT-3530' for more detail.
[04/11 09:51:11    451s] PreRoute RC Extraction called for design top_top.
[04/11 09:51:11    451s] RC Extraction called in multi-corner(2) mode.
[04/11 09:51:11    451s] RCMode: PreRoute
[04/11 09:51:11    451s]       RC Corner Indexes            0       1   
[04/11 09:51:11    451s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/11 09:51:11    451s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/11 09:51:11    451s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/11 09:51:11    451s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/11 09:51:11    451s] Shrink Factor                : 1.00000
[04/11 09:51:11    451s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/11 09:51:11    451s] Using capacitance table file ...
[04/11 09:51:11    451s] Updating RC grid for preRoute extraction ...
[04/11 09:51:11    451s] Initializing multi-corner capacitance tables ... 
[04/11 09:51:11    451s] Initializing multi-corner resistance tables ...
[04/11 09:51:11    451s] Creating RPSQ from WeeR and WRes ...
[04/11 09:51:11    451s] Creating RPSQ from WeeR and WRes ...
[04/11 09:51:11    452s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1919.266M)
[04/11 09:51:12    453s] Compute RC Scale Done ...
[04/11 09:51:13    453s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/11 09:51:13    453s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[04/11 09:51:13    453s] 
[04/11 09:51:13    453s] ** np local hotspot detection info verbose **
[04/11 09:51:13    453s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[04/11 09:51:13    453s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[04/11 09:51:13    453s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[04/11 09:51:13    453s] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[04/11 09:51:13    453s] 
[04/11 09:51:13    453s] #################################################################################
[04/11 09:51:13    453s] # Design Stage: PreRoute
[04/11 09:51:13    453s] # Design Name: top_top
[04/11 09:51:13    453s] # Design Mode: 90nm
[04/11 09:51:13    453s] # Analysis Mode: MMMC Non-OCV 
[04/11 09:51:13    453s] # Parasitics Mode: No SPEF/RCDB
[04/11 09:51:13    453s] # Signoff Settings: SI Off 
[04/11 09:51:13    453s] #################################################################################
[04/11 09:51:14    454s] AAE_INFO: 1 threads acquired from CTE.
[04/11 09:51:14    454s] Calculate delays in BcWc mode...
[04/11 09:51:14    454s] Topological Sorting (CPU = 0:00:00.1, MEM = 1974.5M, InitMEM = 1974.5M)
[04/11 09:51:20    461s] Total number of fetched objects 34797
[04/11 09:51:20    461s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[04/11 09:51:20    461s] End delay calculation. (MEM=2029.38 CPU=0:00:06.3 REAL=0:00:06.0)
[04/11 09:51:20    461s] *** CDM Built up (cpu=0:00:07.7  real=0:00:07.0  mem= 2029.4M) ***
[04/11 09:51:22    462s] Begin: GigaOpt postEco DRV Optimization
[04/11 09:51:22    462s] Info: 0 don't touch net , 138 undriven nets excluded from IPO operation.
[04/11 09:51:22    462s] Info: 28 io nets excluded
[04/11 09:51:22    462s] Info: 525 nets with fixed/cover wires excluded.
[04/11 09:51:22    462s] Info: 525 clock nets excluded from IPO operation.
[04/11 09:51:22    462s] PhyDesignGrid: maxLocalDensity 0.98
[04/11 09:51:22    462s] ### Creating PhyDesignMc. totSessionCpu=0:07:43 mem=2029.4M
[04/11 09:51:22    462s] Core basic site is CORE
[04/11 09:51:22    463s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/11 09:51:22    463s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:43 mem=2029.4M
[04/11 09:51:22    463s] ### Creating LA Mngr. totSessionCpu=0:07:43 mem=2029.4M
[04/11 09:51:22    463s] ### Creating LA Mngr, finished. totSessionCpu=0:07:43 mem=2029.4M
[04/11 09:51:23    463s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/11 09:51:23    463s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[04/11 09:51:23    463s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/11 09:51:23    463s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[04/11 09:51:23    463s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/11 09:51:23    464s] Info: violation cost 161.427322 (cap = 158.312500, tran = 3.114841, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/11 09:51:23    464s] |    18   |   174   |    24   |     24  |   895   |   895   |     0   |     0   | 8.02 |          0|          0|          0|   6.64  |            |           |
[04/11 09:51:26    467s] Info: violation cost 160.315720 (cap = 157.987061, tran = 2.328676, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/11 09:51:26    467s] |     5   |    88   |    16   |     16  |   895   |   895   |     0   |     0   | 8.02 |          2|          0|         28|   6.64  |   0:00:03.0|    2162.9M|
[04/11 09:51:26    467s] Info: violation cost 157.903091 (cap = 157.903091, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/11 09:51:26    467s] |     0   |     0   |    14   |     14  |   895   |   895   |     0   |     0   | 8.02 |          0|          0|          5|   6.65  |   0:00:00.0|    2162.9M|
[04/11 09:51:26    467s] Info: violation cost 157.903091 (cap = 157.903091, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/11 09:51:27    467s] |     0   |     0   |    14   |     14  |   895   |   895   |     0   |     0   | 8.02 |          0|          0|          0|   6.65  |   0:00:00.0|    2162.9M|
[04/11 09:51:27    467s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/11 09:51:27    467s] **** Begin NDR-Layer Usage Statistics ****
[04/11 09:51:27    467s] Layer 3 has 528 constrained nets 
[04/11 09:51:27    467s] **** End NDR-Layer Usage Statistics ****
[04/11 09:51:27    467s] 
[04/11 09:51:27    467s] 
[04/11 09:51:27    467s] =======================================================================
[04/11 09:51:27    467s]                 Reasons for remaining drv violations
[04/11 09:51:27    467s] =======================================================================
[04/11 09:51:27    467s] *info: Total 14 net(s) still have violations after Drv fixing.
[04/11 09:51:27    467s] 
[04/11 09:51:27    467s] MultiBuffering failure reasons
[04/11 09:51:27    467s] ------------------------------------------------
[04/11 09:51:27    467s] *info:    14 net(s): Could not be fixed because the net was skipped to avoid working on shortest net.
[04/11 09:51:27    467s] 
[04/11 09:51:27    467s] SingleBuffering failure reasons
[04/11 09:51:27    467s] ------------------------------------------------
[04/11 09:51:27    467s] *info:     6 net(s): Could not be fixed because buffering engine can't find a solution.
[04/11 09:51:27    467s] *info:     8 net(s): Could not be fixed because no move is found.
[04/11 09:51:27    467s] 
[04/11 09:51:27    467s] Resizing failure reasons
[04/11 09:51:27    467s] ------------------------------------------------
[04/11 09:51:27    467s] *info:    14 net(s): Could not be fixed because instance couldn't be resized.
[04/11 09:51:27    467s] 
[04/11 09:51:27    467s] 
[04/11 09:51:27    467s] *** Finish DRV Fixing (cpu=0:00:04.3 real=0:00:05.0 mem=2162.9M) ***
[04/11 09:51:27    467s] 
[04/11 09:51:27    468s] *** Starting refinePlace (0:07:48 mem=2194.9M) ***
[04/11 09:51:27    468s] Total net bbox length = 1.385e+06 (7.355e+05 6.496e+05) (ext = 1.237e+04)
[04/11 09:51:27    468s] Starting refinePlace ...
[04/11 09:51:27    468s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 09:51:27    468s] Move report: legalization moves 58 insts, mean move: 2.35 um, max move: 5.20 um
[04/11 09:51:27    468s] 	Max move on inst (top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/g69344): (674.50, 1114.70) --> (674.50, 1119.90)
[04/11 09:51:27    468s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2194.9MB) @(0:07:48 - 0:07:48).
[04/11 09:51:27    468s] Move report: Detail placement moves 58 insts, mean move: 2.35 um, max move: 5.20 um
[04/11 09:51:27    468s] 	Max move on inst (top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/g69344): (674.50, 1114.70) --> (674.50, 1119.90)
[04/11 09:51:27    468s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2194.9MB
[04/11 09:51:27    468s] Statistics of distance of Instance movement in refine placement:
[04/11 09:51:27    468s]   maximum (X+Y) =         5.20 um
[04/11 09:51:27    468s]   inst (top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/g69344) with max move: (674.5, 1114.7) -> (674.5, 1119.9)
[04/11 09:51:27    468s]   mean    (X+Y) =         2.35 um
[04/11 09:51:27    468s] Summary Report:
[04/11 09:51:27    468s] Instances move: 58 (out of 32564 movable)
[04/11 09:51:27    468s] Instances flipped: 0
[04/11 09:51:27    468s] Mean displacement: 2.35 um
[04/11 09:51:27    468s] Max displacement: 5.20 um (Instance: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/g69344) (674.5, 1114.7) -> (674.5, 1119.9)
[04/11 09:51:27    468s] 	Length: 7 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_AOI22X1
[04/11 09:51:27    468s] Total instances moved : 58
[04/11 09:51:27    468s] Total net bbox length = 1.385e+06 (7.355e+05 6.496e+05) (ext = 1.237e+04)
[04/11 09:51:27    468s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2194.9MB
[04/11 09:51:27    468s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2194.9MB) @(0:07:48 - 0:07:48).
[04/11 09:51:27    468s] *** Finished refinePlace (0:07:48 mem=2194.9M) ***
[04/11 09:51:27    468s] *** maximum move = 5.20 um ***
[04/11 09:51:27    468s] *** Finished re-routing un-routed nets (2194.9M) ***
[04/11 09:51:28    468s] 
[04/11 09:51:28    468s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=2194.9M) ***
[04/11 09:51:28    468s] End: GigaOpt postEco DRV Optimization
[04/11 09:51:28    468s] **INFO: Flow update: Design timing is met.
[04/11 09:51:28    468s] **INFO: Flow update: Design timing is met.
[04/11 09:51:28    468s] **INFO: Flow update: Design timing is met.
[04/11 09:51:28    468s] *** Steiner Routed Nets: 0.101%; Threshold: 100; Threshold for Hold: 100
[04/11 09:51:28    468s] ### Creating LA Mngr. totSessionCpu=0:07:49 mem=2143.9M
[04/11 09:51:28    468s] ### Creating LA Mngr, finished. totSessionCpu=0:07:49 mem=2143.9M
[04/11 09:51:28    468s] Re-routed 0 nets
[04/11 09:51:28    468s] doiPBLastSyncSlave
[04/11 09:51:28    468s] **INFO : Latch borrow mode reset to max_borrow
[04/11 09:51:28    469s] Extraction called for design 'top_top' of instances=86210 and nets=49647 using extraction engine 'preRoute' .
[04/11 09:51:28    469s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/11 09:51:28    469s] Type 'man IMPEXT-3530' for more detail.
[04/11 09:51:28    469s] PreRoute RC Extraction called for design top_top.
[04/11 09:51:28    469s] RC Extraction called in multi-corner(2) mode.
[04/11 09:51:28    469s] RCMode: PreRoute
[04/11 09:51:28    469s]       RC Corner Indexes            0       1   
[04/11 09:51:28    469s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/11 09:51:28    469s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/11 09:51:28    469s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/11 09:51:28    469s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/11 09:51:28    469s] Shrink Factor                : 1.00000
[04/11 09:51:28    469s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/11 09:51:28    469s] Using capacitance table file ...
[04/11 09:51:28    469s] Initializing multi-corner capacitance tables ... 
[04/11 09:51:28    469s] Initializing multi-corner resistance tables ...
[04/11 09:51:28    469s] Creating RPSQ from WeeR and WRes ...
[04/11 09:51:28    469s] Creating RPSQ from WeeR and WRes ...
[04/11 09:51:29    469s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1919.266M)
[04/11 09:51:29    469s] #################################################################################
[04/11 09:51:29    469s] # Design Stage: PreRoute
[04/11 09:51:29    469s] # Design Name: top_top
[04/11 09:51:29    469s] # Design Mode: 90nm
[04/11 09:51:29    469s] # Analysis Mode: MMMC Non-OCV 
[04/11 09:51:29    469s] # Parasitics Mode: No SPEF/RCDB
[04/11 09:51:29    469s] # Signoff Settings: SI Off 
[04/11 09:51:29    469s] #################################################################################
[04/11 09:51:30    471s] AAE_INFO: 1 threads acquired from CTE.
[04/11 09:51:30    471s] Calculate delays in BcWc mode...
[04/11 09:51:30    471s] Topological Sorting (CPU = 0:00:00.1, MEM = 1942.4M, InitMEM = 1937.3M)
[04/11 09:51:36    477s] Total number of fetched objects 34816
[04/11 09:51:36    477s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/11 09:51:36    477s] End delay calculation. (MEM=2016.37 CPU=0:00:06.3 REAL=0:00:06.0)
[04/11 09:51:36    477s] *** CDM Built up (cpu=0:00:07.7  real=0:00:07.0  mem= 2016.4M) ***
[04/11 09:51:37    478s] *** Done Building Timing Graph (cpu=0:00:08.5 real=0:00:08.0 totSessionCpu=0:07:58 mem=2016.4M)
[04/11 09:51:38    478s] Effort level <high> specified for reg2reg path_group
[04/11 09:51:38    479s] Effort level <high> specified for reg2cgate path_group
[04/11 09:51:39    480s] Reported timing to dir ./timingReports
[04/11 09:51:39    480s] **optDesign ... cpu = 0:02:31, real = 0:02:31, mem = 1959.1M, totSessionCpu=0:08:01 **
[04/11 09:51:41    482s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  | 16.037  | 47.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  26920  |  26296  |   30    |  1119   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    895 (895)     |    -55     |    895 (895)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 6.646%
Routing Overflow: 0.06% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:33, real = 0:02:33, mem = 1957.1M, totSessionCpu=0:08:03 **
[04/11 09:51:41    482s] *** Finished optDesign ***
[04/11 09:51:41    482s] 
[04/11 09:51:41    482s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:04:18 real=  0:04:18)
[04/11 09:51:41    482s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:17.5 real=0:00:17.4)
[04/11 09:51:41    482s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:15.2 real=0:00:15.1)
[04/11 09:51:41    482s] Info: pop threads available for lower-level modules during optimization.
[04/11 09:51:41    482s] Set place::cacheFPlanSiteMark to 0
[04/11 09:51:41    482s] 
[04/11 09:51:41    482s] *** Summary of all messages that are not suppressed in this session:
[04/11 09:51:41    482s] Severity  ID               Count  Summary                                  
[04/11 09:51:41    482s] WARNING   IMPEXT-3530          7  The process node is not set. Use the com...
[04/11 09:51:41    482s] WARNING   IMPEXT-6140      883690  The RC table is not interpolated for wir...
[04/11 09:51:41    482s] WARNING   IMPCCOPT-2311       12  There is a mis-match between drive-stren...
[04/11 09:51:41    482s] WARNING   IMPCCOPT-1033        6  Did not meet the max_capacitance constra...
[04/11 09:51:41    482s] WARNING   IMPCCOPT-1304        3  Net %s unexpectedly has no routing prese...
[04/11 09:51:41    482s] WARNING   IMPCCOPT-1361       18  Routing configuration for %s nets in clo...
[04/11 09:51:41    482s] WARNING   IMPCCOPT-2171       72  Unable to get/extract RC parasitics for ...
[04/11 09:51:41    482s] WARNING   IMPCCOPT-2169       72  Cannot extract parasitics for %s net '%s...
[04/11 09:51:41    482s] WARNING   IMPCCOPT-2187       24  The number of clock cells allowed for ce...
[04/11 09:51:41    482s] WARNING   IMPCCOPT-1182        8  The clock_gating_cells property has no u...
[04/11 09:51:41    482s] WARNING   IMPCCOPT-4313       12  %s cannot determine the drive strength o...
[04/11 09:51:41    482s] WARNING   IMPCCOPT-2276        3  CCOpt/PRO found clock net '%s' is not ro...
[04/11 09:51:41    482s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[04/11 09:51:41    482s] *** Message Summary: 883928 warning(s), 0 error(s)
[04/11 09:51:41    482s] 
[04/11 09:51:41    482s] **ccopt_design ... cpu = 0:05:19, real = 0:05:18, mem = 1896.0M, totSessionCpu=0:08:03 **
[04/11 09:51:59    486s] <CMD> timeDesign -postCTS
[04/11 09:52:00    486s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/11 09:52:00    486s] Type 'man IMPEXT-3493' for more detail.
[04/11 09:52:00    486s] Start to check current routing status for nets...
[04/11 09:52:00    486s] Using hname+ instead name for net compare
[04/11 09:52:00    487s] All nets are already routed correctly.
[04/11 09:52:00    487s] End to check current routing status for nets (mem=1901.0M)
[04/11 09:52:00    487s] Extraction called for design 'top_top' of instances=86210 and nets=49647 using extraction engine 'preRoute' .
[04/11 09:52:00    487s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/11 09:52:00    487s] Type 'man IMPEXT-3530' for more detail.
[04/11 09:52:00    487s] PreRoute RC Extraction called for design top_top.
[04/11 09:52:00    487s] RC Extraction called in multi-corner(2) mode.
[04/11 09:52:00    487s] RCMode: PreRoute
[04/11 09:52:00    487s]       RC Corner Indexes            0       1   
[04/11 09:52:00    487s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/11 09:52:00    487s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/11 09:52:00    487s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/11 09:52:00    487s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/11 09:52:00    487s] Shrink Factor                : 1.00000
[04/11 09:52:00    487s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/11 09:52:00    487s] Using capacitance table file ...
[04/11 09:52:00    487s] Initializing multi-corner capacitance tables ... 
[04/11 09:52:00    487s] Initializing multi-corner resistance tables ...
[04/11 09:52:00    487s] Creating RPSQ from WeeR and WRes ...
[04/11 09:52:00    487s] Creating RPSQ from WeeR and WRes ...
[04/11 09:52:00    487s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:00    487s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:00    487s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:00    487s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:00    487s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:00    487s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:00    487s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:00    487s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:00    487s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:00    487s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:00    487s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:00    487s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:00    487s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:00    487s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:00    487s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:00    487s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:00    487s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:00    487s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:00    487s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:00    487s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:00    487s] **WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
[04/11 09:52:00    487s] To increase the message display limit, refer to the product command reference manual.
[04/11 09:52:00    487s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1901.000M)
[04/11 09:52:01    487s] Effort level <high> specified for reg2reg path_group
[04/11 09:52:02    489s] Effort level <high> specified for reg2cgate path_group
[04/11 09:52:02    489s] #################################################################################
[04/11 09:52:02    489s] # Design Stage: PreRoute
[04/11 09:52:02    489s] # Design Name: top_top
[04/11 09:52:02    489s] # Design Mode: 90nm
[04/11 09:52:02    489s] # Analysis Mode: MMMC Non-OCV 
[04/11 09:52:02    489s] # Parasitics Mode: No SPEF/RCDB
[04/11 09:52:02    489s] # Signoff Settings: SI Off 
[04/11 09:52:02    489s] #################################################################################
[04/11 09:52:03    490s] AAE_INFO: 1 threads acquired from CTE.
[04/11 09:52:03    490s] Calculate delays in BcWc mode...
[04/11 09:52:03    490s] Topological Sorting (CPU = 0:00:00.1, MEM = 1889.3M, InitMEM = 1884.3M)
[04/11 09:52:09    496s] Total number of fetched objects 34816
[04/11 09:52:09    496s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[04/11 09:52:09    496s] End delay calculation. (MEM=1963.31 CPU=0:00:06.3 REAL=0:00:06.0)
[04/11 09:52:09    496s] *** CDM Built up (cpu=0:00:07.2  real=0:00:07.0  mem= 1963.3M) ***
[04/11 09:52:10    497s] *** Done Building Timing Graph (cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:08:18 mem=1963.3M)
[04/11 09:52:12    499s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  | 16.037  | 47.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  26920  |  26296  |   30    |  1119   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    895 (895)     |    -55     |    895 (895)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 6.646%
Routing Overflow: 0.06% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[04/11 09:52:12    499s] Total CPU time: 12.71 sec
[04/11 09:52:12    499s] Total Real time: 13.0 sec
[04/11 09:52:12    499s] Total Memory Usage: 1899.0 Mbytes
[04/11 09:52:12    499s] <CMD> timeDesign -postCTS -hold
[04/11 09:52:13    500s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/11 09:52:13    500s] Type 'man IMPEXT-3493' for more detail.
[04/11 09:52:13    500s] Start to check current routing status for nets...
[04/11 09:52:13    500s] Using hname+ instead name for net compare
[04/11 09:52:13    500s] All nets are already routed correctly.
[04/11 09:52:13    500s] End to check current routing status for nets (mem=1864.2M)
[04/11 09:52:13    500s] Extraction called for design 'top_top' of instances=86210 and nets=49647 using extraction engine 'preRoute' .
[04/11 09:52:13    500s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/11 09:52:13    500s] Type 'man IMPEXT-3530' for more detail.
[04/11 09:52:13    500s] PreRoute RC Extraction called for design top_top.
[04/11 09:52:13    500s] RC Extraction called in multi-corner(2) mode.
[04/11 09:52:13    500s] RCMode: PreRoute
[04/11 09:52:13    500s]       RC Corner Indexes            0       1   
[04/11 09:52:13    500s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/11 09:52:13    500s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/11 09:52:13    500s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/11 09:52:13    500s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/11 09:52:13    500s] Shrink Factor                : 1.00000
[04/11 09:52:13    500s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/11 09:52:13    500s] Using capacitance table file ...
[04/11 09:52:13    500s] Initializing multi-corner capacitance tables ... 
[04/11 09:52:13    500s] Initializing multi-corner resistance tables ...
[04/11 09:52:13    500s] Creating RPSQ from WeeR and WRes ...
[04/11 09:52:13    500s] Creating RPSQ from WeeR and WRes ...
[04/11 09:52:13    500s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:13    500s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:13    500s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:13    500s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:13    500s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:13    500s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:13    500s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:13    500s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:13    500s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:13    500s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:13    500s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:13    500s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:13    500s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:13    500s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:13    500s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:13    500s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:13    500s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:13    500s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:13    500s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:13    500s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:13    500s] **WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
[04/11 09:52:13    500s] To increase the message display limit, refer to the product command reference manual.
[04/11 09:52:13    500s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1864.191M)
[04/11 09:52:14    500s] Effort level <high> specified for reg2reg path_group
[04/11 09:52:15    501s] Effort level <high> specified for reg2cgate path_group
[04/11 09:52:15    502s] #################################################################################
[04/11 09:52:15    502s] # Design Stage: PreRoute
[04/11 09:52:15    502s] # Design Name: top_top
[04/11 09:52:15    502s] # Design Mode: 90nm
[04/11 09:52:15    502s] # Analysis Mode: MMMC Non-OCV 
[04/11 09:52:15    502s] # Parasitics Mode: No SPEF/RCDB
[04/11 09:52:15    502s] # Signoff Settings: SI Off 
[04/11 09:52:15    502s] #################################################################################
[04/11 09:52:16    502s] AAE_INFO: 1 threads acquired from CTE.
[04/11 09:52:16    502s] Calculate delays in BcWc mode...
[04/11 09:52:16    502s] Topological Sorting (CPU = 0:00:00.1, MEM = 1889.3M, InitMEM = 1884.3M)
[04/11 09:52:16    502s] *** Calculating scaling factor for FF libraries using the default operating condition of each library.
[04/11 09:52:22    509s] Total number of fetched objects 34816
[04/11 09:52:22    509s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/11 09:52:22    509s] End delay calculation. (MEM=1963.31 CPU=0:00:06.4 REAL=0:00:06.0)
[04/11 09:52:22    509s] *** CDM Built up (cpu=0:00:07.2  real=0:00:07.0  mem= 1963.3M) ***
[04/11 09:52:23    510s] *** Done Building Timing Graph (cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:08:30 mem=1963.3M)
[04/11 09:52:24    510s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 FF 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.472  | -0.472  | -0.455  |  0.156  |
|           TNS (ns):| -5954.1 | -5941.1 | -12.923 |  0.000  |
|    Violating Paths:|  17232  |  17202  |   30    |    0    |
|          All Paths:|  26920  |  26296  |   30    |  1119   |
+--------------------+---------+---------+---------+---------+

Density: 6.646%
Routing Overflow: 0.06% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[04/11 09:52:24    511s] Total CPU time: 12.15 sec
[04/11 09:52:24    511s] Total Real time: 12.0 sec
[04/11 09:52:24    511s] Total Memory Usage: 1864.191406 Mbytes
[04/11 09:52:24    511s] <CMD> setOptMode -reset
[04/11 09:52:24    511s] **WARN: (IMPOPT-7140):	The "setOptMode -holdFixingCells" list is empty
[04/11 09:52:24    511s] <CMD> setOptMode -holdFixingCells { HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9  }
[04/11 09:52:24    511s] **INFO: Hold fixing will be done using " HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9  " only.
[04/11 09:52:24    511s] <CMD> optDesign -postCTS -incr
[04/11 09:52:24    511s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/11 09:52:24    511s] Core basic site is CORE
[04/11 09:52:24    511s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/11 09:52:26    512s] Summary for sequential cells idenfication: 
[04/11 09:52:26    512s] Identified SBFF number: 210
[04/11 09:52:26    512s] Identified MBFF number: 0
[04/11 09:52:26    512s] Not identified SBFF number: 0
[04/11 09:52:26    512s] Not identified MBFF number: 0
[04/11 09:52:26    512s] Number of sequential cells which are not FFs: 45
[04/11 09:52:26    512s] 
[04/11 09:52:26    512s] #spOpts: mergeVia=F 
[04/11 09:52:26    512s] GigaOpt running with 1 threads.
[04/11 09:52:26    512s] Info: 1 threads available for lower-level modules during optimization.
[04/11 09:52:26    512s] #spOpts: mergeVia=F 
[04/11 09:52:28    514s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1890.3M, totSessionCpu=0:08:35 **
[04/11 09:52:28    514s] **INFO: DRVs not fixed with -incr option
[04/11 09:52:28    514s] *** optDesign -postCTS ***
[04/11 09:52:28    514s] DRC Margin: user margin 0.0; extra margin 0.2
[04/11 09:52:28    514s] Hold Target Slack: user slack 0
[04/11 09:52:28    514s] Setup Target Slack: user slack 0; extra slack 0.1
[04/11 09:52:28    514s] setUsefulSkewMode -ecoRoute false
[04/11 09:52:28    514s] INFO:**** The delay profiles based on paritioning incorrect, turning off vt filtering
[04/11 09:52:28    514s] Summary for sequential cells idenfication: 
[04/11 09:52:28    514s] Identified SBFF number: 210
[04/11 09:52:28    514s] Identified MBFF number: 0
[04/11 09:52:28    514s] Not identified SBFF number: 0
[04/11 09:52:28    514s] Not identified MBFF number: 0
[04/11 09:52:28    514s] Number of sequential cells which are not FFs: 45
[04/11 09:52:28    514s] 
[04/11 09:52:28    514s] Start to check current routing status for nets...
[04/11 09:52:28    514s] Using hname+ instead name for net compare
[04/11 09:52:28    515s] All nets are already routed correctly.
[04/11 09:52:28    515s] End to check current routing status for nets (mem=1890.3M)
[04/11 09:52:28    515s] #################################################################################
[04/11 09:52:28    515s] # Design Stage: PreRoute
[04/11 09:52:28    515s] # Design Name: top_top
[04/11 09:52:28    515s] # Design Mode: 90nm
[04/11 09:52:28    515s] # Analysis Mode: MMMC Non-OCV 
[04/11 09:52:28    515s] # Parasitics Mode: No SPEF/RCDB
[04/11 09:52:28    515s] # Signoff Settings: SI Off 
[04/11 09:52:28    515s] #################################################################################
[04/11 09:52:28    515s] AAE_INFO: 1 threads acquired from CTE.
[04/11 09:52:28    515s] Calculate delays in BcWc mode...
[04/11 09:52:28    515s] Topological Sorting (CPU = 0:00:00.1, MEM = 1888.3M, InitMEM = 1888.3M)
[04/11 09:52:28    515s] *** Calculating scaling factor for SS libraries using the default operating condition of each library.
[04/11 09:52:35    521s] Total number of fetched objects 34816
[04/11 09:52:35    522s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[04/11 09:52:35    522s] End delay calculation. (MEM=1960.25 CPU=0:00:06.3 REAL=0:00:06.0)
[04/11 09:52:35    522s] *** CDM Built up (cpu=0:00:06.7  real=0:00:07.0  mem= 1960.2M) ***
[04/11 09:52:36    522s] *** Done Building Timing Graph (cpu=0:00:07.5 real=0:00:08.0 totSessionCpu=0:08:43 mem=1960.2M)
[04/11 09:52:36    523s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  26920  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    895 (895)     |    -55     |    895 (895)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 6.646%
Routing Overflow: 0.06% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:08, mem = 1899.0M, totSessionCpu=0:08:43 **
[04/11 09:52:36    523s] **INFO : Setting latch borrow mode to budget during optimization
[04/11 09:52:36    523s] The useful skew maximum allowed delay is: 0.3
[04/11 09:52:38    524s] **INFO: Flow update: Design timing is met.
[04/11 09:52:38    524s] *** Timing Is met
[04/11 09:52:38    524s] *** Check timing (0:00:00.0)
[04/11 09:52:38    524s] Info: 0 don't touch net , 138 undriven nets excluded from IPO operation.
[04/11 09:52:38    524s] Info: 28 io nets excluded
[04/11 09:52:38    525s] Info: 525 nets with fixed/cover wires excluded.
[04/11 09:52:38    525s] Info: 525 clock nets excluded from IPO operation.
[04/11 09:52:38    525s] ### Creating LA Mngr. totSessionCpu=0:08:45 mem=1899.0M
[04/11 09:52:39    526s] ### Creating LA Mngr, finished. totSessionCpu=0:08:46 mem=1905.0M
[04/11 09:52:39    526s] Begin: Area Reclaim Optimization
[04/11 09:52:40    527s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:40    527s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:40    527s] PhyDesignGrid: maxLocalDensity 0.98
[04/11 09:52:40    527s] ### Creating PhyDesignMc. totSessionCpu=0:08:47 mem=2064.6M
[04/11 09:52:40    527s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:47 mem=2064.6M
[04/11 09:52:40    527s] ### Creating LA Mngr. totSessionCpu=0:08:47 mem=2064.6M
[04/11 09:52:40    527s] ### Creating LA Mngr, finished. totSessionCpu=0:08:47 mem=2064.6M
[04/11 09:52:40    527s] ### Creating LA Mngr. totSessionCpu=0:08:48 mem=2170.8M
[04/11 09:52:40    527s] ### Creating LA Mngr, finished. totSessionCpu=0:08:48 mem=2170.8M
[04/11 09:52:41    527s] Reclaim Optimization WNS Slack 0.034  TNS Slack 0.000 Density 6.65
[04/11 09:52:41    527s] +----------+---------+--------+--------+------------+--------+
[04/11 09:52:41    527s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/11 09:52:41    527s] +----------+---------+--------+--------+------------+--------+
[04/11 09:52:41    527s] |     6.65%|        -|   0.034|   0.000|   0:00:00.0| 2170.8M|
[04/11 09:52:42    528s] |     6.65%|        0|   0.034|   0.000|   0:00:01.0| 2170.8M|
[04/11 09:52:42    529s] |     6.65%|        3|   0.034|   0.000|   0:00:00.0| 2170.8M|
[04/11 09:52:45    532s] |     6.64%|       98|   0.034|   0.000|   0:00:03.0| 2170.8M|
[04/11 09:52:45    532s] |     6.64%|        4|   0.034|   0.000|   0:00:00.0| 2170.8M|
[04/11 09:52:45    532s] |     6.64%|        0|   0.034|   0.000|   0:00:00.0| 2170.8M|
[04/11 09:52:45    532s] +----------+---------+--------+--------+------------+--------+
[04/11 09:52:45    532s] Reclaim Optimization End WNS Slack 0.034  TNS Slack 0.000 Density 6.64
[04/11 09:52:45    532s] 
[04/11 09:52:45    532s] ** Summary: Restruct = 0 Buffer Deletion = 3 Declone = 0 Resize = 92 **
[04/11 09:52:45    532s] --------------------------------------------------------------
[04/11 09:52:45    532s] |                                   | Total     | Sequential |
[04/11 09:52:45    532s] --------------------------------------------------------------
[04/11 09:52:45    532s] | Num insts resized                 |      88  |       0    |
[04/11 09:52:45    532s] | Num insts undone                  |      10  |       0    |
[04/11 09:52:45    532s] | Num insts Downsized               |      88  |       0    |
[04/11 09:52:45    532s] | Num insts Samesized               |       0  |       0    |
[04/11 09:52:45    532s] | Num insts Upsized                 |       0  |       0    |
[04/11 09:52:45    532s] | Num multiple commits+uncommits    |       4  |       -    |
[04/11 09:52:45    532s] --------------------------------------------------------------
[04/11 09:52:45    532s] **** Begin NDR-Layer Usage Statistics ****
[04/11 09:52:45    532s] Layer 3 has 528 constrained nets 
[04/11 09:52:45    532s] **** End NDR-Layer Usage Statistics ****
[04/11 09:52:45    532s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:06.2) (real = 0:00:06.0) **
[04/11 09:52:45    532s] *** Starting refinePlace (0:08:53 mem=2186.8M) ***
[04/11 09:52:45    532s] Total net bbox length = 1.385e+06 (7.355e+05 6.496e+05) (ext = 1.237e+04)
[04/11 09:52:45    532s] Starting refinePlace ...
[04/11 09:52:45    532s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 09:52:46    532s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 09:52:46    532s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=2186.8MB) @(0:08:53 - 0:08:53).
[04/11 09:52:46    532s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 09:52:46    532s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2186.8MB
[04/11 09:52:46    532s] Statistics of distance of Instance movement in refine placement:
[04/11 09:52:46    532s]   maximum (X+Y) =         0.00 um
[04/11 09:52:46    532s]   mean    (X+Y) =         0.00 um
[04/11 09:52:46    532s] Summary Report:
[04/11 09:52:46    532s] Instances move: 0 (out of 32561 movable)
[04/11 09:52:46    532s] Instances flipped: 0
[04/11 09:52:46    532s] Mean displacement: 0.00 um
[04/11 09:52:46    532s] Max displacement: 0.00 um 
[04/11 09:52:46    532s] Total instances moved : 0
[04/11 09:52:46    532s] Total net bbox length = 1.385e+06 (7.355e+05 6.496e+05) (ext = 1.237e+04)
[04/11 09:52:46    532s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2186.8MB
[04/11 09:52:46    532s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=2186.8MB) @(0:08:53 - 0:08:53).
[04/11 09:52:46    532s] *** Finished refinePlace (0:08:53 mem=2186.8M) ***
[04/11 09:52:46    532s] *** maximum move = 0.00 um ***
[04/11 09:52:46    532s] *** Finished re-routing un-routed nets (2186.8M) ***
[04/11 09:52:46    533s] 
[04/11 09:52:46    533s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=2186.8M) ***
[04/11 09:52:46    533s] *** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1958.79M, totSessionCpu=0:08:53).
[04/11 09:52:46    533s] ### Creating LA Mngr. totSessionCpu=0:08:54 mem=1961.2M
[04/11 09:52:46    533s] ### Creating LA Mngr, finished. totSessionCpu=0:08:54 mem=1961.2M
[04/11 09:52:46    533s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[04/11 09:52:46    533s] [PSP] Started earlyGlobalRoute kernel
[04/11 09:52:46    533s] [PSP] Initial Peak syMemory usage = 1961.2 MB
[04/11 09:52:46    533s] (I)       Reading DB...
[04/11 09:52:46    533s] (I)       congestionReportName   : 
[04/11 09:52:46    533s] (I)       layerRangeFor2DCongestion : 
[04/11 09:52:46    533s] (I)       buildTerm2TermWires    : 1
[04/11 09:52:46    533s] (I)       doTrackAssignment      : 1
[04/11 09:52:46    533s] (I)       dumpBookshelfFiles     : 0
[04/11 09:52:46    533s] (I)       numThreads             : 1
[04/11 09:52:46    533s] [NR-eGR] honorMsvRouteConstraint: false
[04/11 09:52:46    533s] (I)       honorPin               : false
[04/11 09:52:46    533s] (I)       honorPinGuide          : true
[04/11 09:52:46    533s] (I)       honorPartition         : false
[04/11 09:52:46    533s] (I)       allowPartitionCrossover: false
[04/11 09:52:46    533s] (I)       honorSingleEntry       : true
[04/11 09:52:46    533s] (I)       honorSingleEntryStrong : true
[04/11 09:52:46    533s] (I)       handleViaSpacingRule   : false
[04/11 09:52:46    533s] (I)       handleEolSpacingRule   : false
[04/11 09:52:46    533s] (I)       PDConstraint           : none
[04/11 09:52:46    533s] (I)       expBetterNDRHandling   : false
[04/11 09:52:46    533s] [NR-eGR] honorClockSpecNDR      : 0
[04/11 09:52:46    533s] (I)       routingEffortLevel     : 3
[04/11 09:52:46    533s] (I)       effortLevel            : standard
[04/11 09:52:46    533s] [NR-eGR] minRouteLayer          : 2
[04/11 09:52:46    533s] [NR-eGR] maxRouteLayer          : 127
[04/11 09:52:46    533s] (I)       relaxedTopLayerCeiling : 127
[04/11 09:52:46    533s] (I)       relaxedBottomLayerFloor: 2
[04/11 09:52:46    533s] (I)       numRowsPerGCell        : 1
[04/11 09:52:46    533s] (I)       speedUpLargeDesign     : 0
[04/11 09:52:46    533s] (I)       speedUpBlkViolationClean: 1
[04/11 09:52:46    533s] (I)       multiThreadingTA       : 1
[04/11 09:52:46    533s] (I)       blockedPinEscape       : 1
[04/11 09:52:46    533s] (I)       blkAwareLayerSwitching : 1
[04/11 09:52:46    533s] (I)       betterClockWireModeling: 1
[04/11 09:52:46    533s] (I)       optimizationMode       : false
[04/11 09:52:46    533s] (I)       routeSecondPG          : false
[04/11 09:52:46    533s] (I)       scenicRatioForLayerRelax: 0.00
[04/11 09:52:46    533s] (I)       detourLimitForLayerRelax: 0.00
[04/11 09:52:46    533s] (I)       punchThroughDistance   : 500.00
[04/11 09:52:46    533s] (I)       scenicBound            : 1.15
[04/11 09:52:46    533s] (I)       maxScenicToAvoidBlk    : 100.00
[04/11 09:52:46    533s] (I)       source-to-sink ratio   : 0.00
[04/11 09:52:46    533s] (I)       targetCongestionRatioH : 1.00
[04/11 09:52:46    533s] (I)       targetCongestionRatioV : 1.00
[04/11 09:52:46    533s] (I)       layerCongestionRatio   : 0.70
[04/11 09:52:46    533s] (I)       m1CongestionRatio      : 0.10
[04/11 09:52:46    533s] (I)       m2m3CongestionRatio    : 0.70
[04/11 09:52:46    533s] (I)       localRouteEffort       : 1.00
[04/11 09:52:46    533s] (I)       numSitesBlockedByOneVia: 8.00
[04/11 09:52:46    533s] (I)       supplyScaleFactorH     : 1.00
[04/11 09:52:46    533s] (I)       supplyScaleFactorV     : 1.00
[04/11 09:52:46    533s] (I)       highlight3DOverflowFactor: 0.00
[04/11 09:52:46    533s] (I)       doubleCutViaModelingRatio: 0.00
[04/11 09:52:46    533s] (I)       blockTrack             : 
[04/11 09:52:46    533s] (I)       routeVias              : 
[04/11 09:52:46    533s] (I)       readTROption           : true
[04/11 09:52:46    533s] (I)       extraSpacingFactor     : 1.00
[04/11 09:52:46    533s] [NR-eGR] numTracksPerClockWire  : 0
[04/11 09:52:46    533s] (I)       routeSelectedNetsOnly  : false
[04/11 09:52:46    533s] (I)       clkNetUseMaxDemand     : false
[04/11 09:52:46    533s] (I)       extraDemandForClocks   : 0
[04/11 09:52:46    533s] (I)       before initializing RouteDB syMemory usage = 2000.8 MB
[04/11 09:52:46    533s] (I)       starting read tracks
[04/11 09:52:46    533s] (I)       build grid graph
[04/11 09:52:46    533s] (I)       build grid graph start
[04/11 09:52:46    533s] [NR-eGR] Layer1 has no routable track
[04/11 09:52:46    533s] [NR-eGR] Layer2 has single uniform track structure
[04/11 09:52:46    533s] [NR-eGR] Layer3 has single uniform track structure
[04/11 09:52:46    533s] [NR-eGR] Layer4 has single uniform track structure
[04/11 09:52:46    533s] [NR-eGR] Layer5 has single uniform track structure
[04/11 09:52:46    533s] [NR-eGR] Layer6 has single uniform track structure
[04/11 09:52:46    533s] [NR-eGR] Layer7 has single uniform track structure
[04/11 09:52:46    533s] [NR-eGR] Layer8 has single uniform track structure
[04/11 09:52:46    533s] (I)       build grid graph end
[04/11 09:52:46    533s] (I)       numViaLayers=7
[04/11 09:52:46    533s] (I)       Reading via CDS_via1_HV for layer: 0 
[04/11 09:52:46    533s] (I)       Reading via CDS_via2 for layer: 1 
[04/11 09:52:46    533s] (I)       Reading via CDS_via3 for layer: 2 
[04/11 09:52:46    533s] (I)       Reading via CDS_via4 for layer: 3 
[04/11 09:52:46    533s] (I)       Reading via CDS_via5 for layer: 4 
[04/11 09:52:46    533s] (I)       Reading via CDS_via6 for layer: 5 
[04/11 09:52:46    533s] (I)       Reading via CDS_CB for layer: 6 
[04/11 09:52:46    533s] (I)       end build via table
[04/11 09:52:46    533s] [NR-eGR] numRoutingBlks=0 numInstBlks=6235 numPGBlocks=1890 numBumpBlks=0 numBoundaryFakeBlks=0
[04/11 09:52:46    533s] [NR-eGR] numPreroutedNet = 525  numPreroutedWires = 28977
[04/11 09:52:46    533s] (I)       readDataFromPlaceDB
[04/11 09:52:46    533s] (I)       Read net information..
[04/11 09:52:46    533s] [NR-eGR] Read numTotalNets=34717  numIgnoredNets=553
[04/11 09:52:46    533s] (I)       Read testcase time = 0.000 seconds
[04/11 09:52:46    533s] 
[04/11 09:52:46    533s] (I)       build grid graph start
[04/11 09:52:47    533s] (I)       build grid graph end
[04/11 09:52:47    533s] (I)       Model blockage into capacity
[04/11 09:52:47    533s] (I)       Read numBlocks=8847  numPreroutedWires=28977  numCapScreens=0
[04/11 09:52:47    534s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/11 09:52:47    534s] (I)       blocked area on Layer2 : 1013517826500  (21.11%)
[04/11 09:52:47    534s] (I)       blocked area on Layer3 : 1010717405900  (21.05%)
[04/11 09:52:47    534s] (I)       blocked area on Layer4 : 1637010439900  (34.10%)
[04/11 09:52:47    534s] (I)       blocked area on Layer5 : 161636910000  (3.37%)
[04/11 09:52:47    534s] (I)       blocked area on Layer6 : 165449080000  (3.45%)
[04/11 09:52:47    534s] (I)       blocked area on Layer7 : 359774048650  (7.49%)
[04/11 09:52:47    534s] (I)       blocked area on Layer8 : 305248220000  (6.36%)
[04/11 09:52:47    534s] (I)       Modeling time = 0.260 seconds
[04/11 09:52:47    534s] 
[04/11 09:52:47    534s] (I)       totalPins=144988  totalGlobalPin=140880 (97.17%)
[04/11 09:52:47    534s] (I)       Number of ignored nets = 553
[04/11 09:52:47    534s] (I)       Number of fixed nets = 525.  Ignored: Yes
[04/11 09:52:47    534s] (I)       Number of clock nets = 528.  Ignored: No
[04/11 09:52:47    534s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/11 09:52:47    534s] (I)       Number of special nets = 0.  Ignored: Yes
[04/11 09:52:47    534s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/11 09:52:47    534s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/11 09:52:47    534s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/11 09:52:47    534s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/11 09:52:47    534s] (I)       Number of two pin nets which has pins at the same location = 28.  Ignored: Yes
[04/11 09:52:47    534s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2027.8 MB
[04/11 09:52:47    534s] (I)       Layer1  viaCost=300.00
[04/11 09:52:47    534s] (I)       Layer2  viaCost=100.00
[04/11 09:52:47    534s] (I)       Layer3  viaCost=100.00
[04/11 09:52:47    534s] (I)       Layer4  viaCost=100.00
[04/11 09:52:47    534s] (I)       Layer5  viaCost=200.00
[04/11 09:52:47    534s] (I)       Layer6  viaCost=100.00
[04/11 09:52:47    534s] (I)       Layer7  viaCost=500.00
[04/11 09:52:47    534s] (I)       ---------------------Grid Graph Info--------------------
[04/11 09:52:47    534s] (I)       routing area        :  (0, 0) - (2191000, 2191000)
[04/11 09:52:47    534s] (I)       core area           :  (95500, 95500) - (2095500, 2095500)
[04/11 09:52:47    534s] (I)       Site Width          :   200  (dbu)
[04/11 09:52:47    534s] (I)       Row Height          :  2600  (dbu)
[04/11 09:52:47    534s] (I)       GCell Width         :  2600  (dbu)
[04/11 09:52:47    534s] (I)       GCell Height        :  2600  (dbu)
[04/11 09:52:47    534s] (I)       grid                :   842   842     8
[04/11 09:52:47    534s] (I)       vertical capacity   :     0  2600     0  2600     0  2600     0  2600
[04/11 09:52:47    534s] (I)       horizontal capacity :     0     0  2600     0  2600     0  2600     0
[04/11 09:52:47    534s] (I)       Default wire width  :   100   100   100   100   100   400   400  3000
[04/11 09:52:47    534s] (I)       Default wire space  :    90   100   100   100   100   400   400  2000
[04/11 09:52:47    534s] (I)       Default pitch size  :   190   200   200   200   200   800   800  5000
[04/11 09:52:47    534s] (I)       First Track Coord   :     0   100   100   100   100  1100  1100  5500
[04/11 09:52:47    534s] (I)       Num tracks per GCell:  0.00 13.00 13.00 13.00 13.00  3.25  3.25  0.52
[04/11 09:52:47    534s] (I)       Total num of tracks :     0 10955 10955 10955 10955  2738  2738   437
[04/11 09:52:47    534s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/11 09:52:47    534s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/11 09:52:47    534s] (I)       --------------------------------------------------------
[04/11 09:52:47    534s] 
[04/11 09:52:47    534s] [NR-eGR] ============ Routing rule table ============
[04/11 09:52:47    534s] [NR-eGR] Rule id 0. Nets 34164 
[04/11 09:52:47    534s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/11 09:52:47    534s] [NR-eGR] Pitch:  L1=190  L2=200  L3=200  L4=200  L5=200  L6=800  L7=800  L8=5000
[04/11 09:52:47    534s] [NR-eGR] Rule id 1. Nets 0 
[04/11 09:52:47    534s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[04/11 09:52:47    534s] [NR-eGR] Pitch:  L1=380  L2=400  L3=400  L4=400  L5=400  L6=1600  L7=1600  L8=10000
[04/11 09:52:47    534s] [NR-eGR] ========================================
[04/11 09:52:47    534s] [NR-eGR] 
[04/11 09:52:47    534s] (I)       After initializing earlyGlobalRoute syMemory usage = 2072.4 MB
[04/11 09:52:47    534s] (I)       Loading and dumping file time : 0.51 seconds
[04/11 09:52:47    534s] (I)       ============= Initialization =============
[04/11 09:52:47    534s] (I)       total 2D Cap : 36215911 = (18475920 H, 17739991 V)
[04/11 09:52:47    534s] [NR-eGR] Layer group 1: route 34164 net(s) in layer range [2, 8]
[04/11 09:52:47    534s] (I)       ============  Phase 1a Route ============
[04/11 09:52:47    534s] (I)       Phase 1a runs 0.08 seconds
[04/11 09:52:47    534s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[04/11 09:52:47    534s] (I)       Usage: 582145 = (309927 H, 272218 V) = (1.68% H, 1.53% V) = (8.058e+05um H, 7.078e+05um V)
[04/11 09:52:47    534s] (I)       
[04/11 09:52:47    534s] (I)       ============  Phase 1b Route ============
[04/11 09:52:47    534s] (I)       Phase 1b runs 0.02 seconds
[04/11 09:52:47    534s] (I)       Usage: 582624 = (309960 H, 272664 V) = (1.68% H, 1.54% V) = (8.059e+05um H, 7.089e+05um V)
[04/11 09:52:47    534s] (I)       
[04/11 09:52:47    534s] (I)       earlyGlobalRoute overflow of layer group 1: 0.71% H + 0.00% V. EstWL: 1.514822e+06um
[04/11 09:52:47    534s] (I)       ============  Phase 1c Route ============
[04/11 09:52:47    534s] (I)       Level2 Grid: 169 x 169
[04/11 09:52:47    534s] (I)       Phase 1c runs 0.03 seconds
[04/11 09:52:47    534s] (I)       Usage: 583918 = (310946 H, 272972 V) = (1.68% H, 1.54% V) = (8.085e+05um H, 7.097e+05um V)
[04/11 09:52:47    534s] (I)       
[04/11 09:52:47    534s] (I)       ============  Phase 1d Route ============
[04/11 09:52:47    534s] (I)       Phase 1d runs 0.02 seconds
[04/11 09:52:47    534s] (I)       Usage: 583918 = (310946 H, 272972 V) = (1.68% H, 1.54% V) = (8.085e+05um H, 7.097e+05um V)
[04/11 09:52:47    534s] (I)       
[04/11 09:52:47    534s] (I)       ============  Phase 1e Route ============
[04/11 09:52:47    534s] (I)       Phase 1e runs 0.01 seconds
[04/11 09:52:47    534s] (I)       Usage: 583918 = (310946 H, 272972 V) = (1.68% H, 1.54% V) = (8.085e+05um H, 7.097e+05um V)
[04/11 09:52:47    534s] (I)       
[04/11 09:52:47    534s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.00% V. EstWL: 1.518187e+06um
[04/11 09:52:47    534s] [NR-eGR] 
[04/11 09:52:47    534s] (I)       ============  Phase 1l Route ============
[04/11 09:52:47    534s] (I)       Phase 1l runs 0.12 seconds
[04/11 09:52:47    534s] (I)       Total Global Routing Runtime: 0.45 seconds
[04/11 09:52:47    534s] (I)       total 2D Cap : 36220757 = (18477547 H, 17743210 V)
[04/11 09:52:47    534s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.00% V
[04/11 09:52:47    534s] [NR-eGR] Overflow after earlyGlobalRoute 0.06% H + 0.00% V
[04/11 09:52:47    534s] (I)       ============= track Assignment ============
[04/11 09:52:47    534s] (I)       extract Global 3D Wires
[04/11 09:52:47    534s] (I)       Extract Global WL : time=0.01
[04/11 09:52:47    534s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/11 09:52:47    534s] (I)       Initialization real time=0.00 seconds
[04/11 09:52:48    535s] (I)       Kernel real time=0.41 seconds
[04/11 09:52:48    535s] (I)       End Greedy Track Assignment
[04/11 09:52:48    535s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 153052
[04/11 09:52:48    535s] [NR-eGR] Layer2(M2)(V) length: 5.500411e+05um, number of vias: 235824
[04/11 09:52:48    535s] [NR-eGR] Layer3(M3)(H) length: 6.232427e+05um, number of vias: 21151
[04/11 09:52:48    535s] [NR-eGR] Layer4(M4)(V) length: 2.094085e+05um, number of vias: 5254
[04/11 09:52:48    535s] [NR-eGR] Layer5(M5)(H) length: 2.089326e+05um, number of vias: 953
[04/11 09:52:48    535s] [NR-eGR] Layer6(M6)(V) length: 3.090074e+04um, number of vias: 209
[04/11 09:52:48    535s] [NR-eGR] Layer7(M7)(H) length: 3.057488e+04um, number of vias: 4
[04/11 09:52:48    535s] [NR-eGR] Layer8(AP)(V) length: 2.400000e+00um, number of vias: 0
[04/11 09:52:48    535s] [NR-eGR] Total length: 1.653103e+06um, number of vias: 416447
[04/11 09:52:48    535s] [NR-eGR] End Peak syMemory usage = 1940.2 MB
[04/11 09:52:48    535s] [NR-eGR] Early Global Router Kernel+IO runtime : 2.17 seconds
[04/11 09:52:48    535s] Extraction called for design 'top_top' of instances=86207 and nets=49644 using extraction engine 'preRoute' .
[04/11 09:52:48    535s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/11 09:52:48    535s] Type 'man IMPEXT-3530' for more detail.
[04/11 09:52:48    535s] PreRoute RC Extraction called for design top_top.
[04/11 09:52:48    535s] RC Extraction called in multi-corner(2) mode.
[04/11 09:52:48    535s] RCMode: PreRoute
[04/11 09:52:48    535s]       RC Corner Indexes            0       1   
[04/11 09:52:48    535s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/11 09:52:48    535s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/11 09:52:48    535s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/11 09:52:48    535s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/11 09:52:48    535s] Shrink Factor                : 1.00000
[04/11 09:52:48    535s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/11 09:52:48    535s] Using capacitance table file ...
[04/11 09:52:49    535s] Updating RC grid for preRoute extraction ...
[04/11 09:52:49    535s] Initializing multi-corner capacitance tables ... 
[04/11 09:52:49    535s] Initializing multi-corner resistance tables ...
[04/11 09:52:49    535s] Creating RPSQ from WeeR and WRes ...
[04/11 09:52:49    535s] Creating RPSQ from WeeR and WRes ...
[04/11 09:52:49    535s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:49    535s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:49    535s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:49    535s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:49    535s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:49    535s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:49    535s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:49    535s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:49    535s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:49    535s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:49    535s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:49    535s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:49    535s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:49    535s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:49    535s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:49    535s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:49    535s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:49    535s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 09:52:49    535s] **WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
[04/11 09:52:49    535s] To increase the message display limit, refer to the product command reference manual.
[04/11 09:52:49    536s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1934.742M)
[04/11 09:52:50    537s] Compute RC Scale Done ...
[04/11 09:52:50    537s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/11 09:52:50    537s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[04/11 09:52:50    537s] 
[04/11 09:52:50    537s] ** np local hotspot detection info verbose **
[04/11 09:52:50    537s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[04/11 09:52:50    537s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[04/11 09:52:50    537s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[04/11 09:52:50    537s] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[04/11 09:52:50    537s] 
[04/11 09:52:50    537s] #################################################################################
[04/11 09:52:50    537s] # Design Stage: PreRoute
[04/11 09:52:50    537s] # Design Name: top_top
[04/11 09:52:50    537s] # Design Mode: 90nm
[04/11 09:52:50    537s] # Analysis Mode: MMMC Non-OCV 
[04/11 09:52:50    537s] # Parasitics Mode: No SPEF/RCDB
[04/11 09:52:50    537s] # Signoff Settings: SI Off 
[04/11 09:52:50    537s] #################################################################################
[04/11 09:52:51    538s] AAE_INFO: 1 threads acquired from CTE.
[04/11 09:52:51    538s] Calculate delays in BcWc mode...
[04/11 09:52:52    538s] Topological Sorting (CPU = 0:00:00.1, MEM = 1990.0M, InitMEM = 1990.0M)
[04/11 09:52:58    545s] Total number of fetched objects 34813
[04/11 09:52:58    545s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/11 09:52:58    545s] End delay calculation. (MEM=2044.85 CPU=0:00:06.4 REAL=0:00:06.0)
[04/11 09:52:58    545s] *** CDM Built up (cpu=0:00:07.8  real=0:00:08.0  mem= 2044.9M) ***
[04/11 09:52:59    546s] GigaOpt: Skipping postEco DRV optimization
[04/11 09:53:00    546s] **INFO: Flow update: Design timing is met.
[04/11 09:53:00    546s] **INFO: Flow update: Design timing is met.
[04/11 09:53:00    546s] **INFO: Flow update: Design timing is met.
[04/11 09:53:00    546s] *** Steiner Routed Nets: 0.101%; Threshold: 100; Threshold for Hold: 100
[04/11 09:53:00    546s] ### Creating LA Mngr. totSessionCpu=0:09:07 mem=2044.9M
[04/11 09:53:00    546s] ### Creating LA Mngr, finished. totSessionCpu=0:09:07 mem=2044.9M
[04/11 09:53:00    546s] Re-routed 0 nets
[04/11 09:53:00    546s] **INFO : Latch borrow mode reset to max_borrow
[04/11 09:53:00    547s] Extraction called for design 'top_top' of instances=86207 and nets=49644 using extraction engine 'preRoute' .
[04/11 09:53:00    547s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/11 09:53:00    547s] Type 'man IMPEXT-3530' for more detail.
[04/11 09:53:00    547s] PreRoute RC Extraction called for design top_top.
[04/11 09:53:00    547s] RC Extraction called in multi-corner(2) mode.
[04/11 09:53:00    547s] RCMode: PreRoute
[04/11 09:53:00    547s]       RC Corner Indexes            0       1   
[04/11 09:53:00    547s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/11 09:53:00    547s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/11 09:53:00    547s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/11 09:53:00    547s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/11 09:53:00    547s] Shrink Factor                : 1.00000
[04/11 09:53:00    547s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/11 09:53:00    547s] Using capacitance table file ...
[04/11 09:53:00    547s] Initializing multi-corner capacitance tables ... 
[04/11 09:53:00    547s] Initializing multi-corner resistance tables ...
[04/11 09:53:00    547s] Creating RPSQ from WeeR and WRes ...
[04/11 09:53:00    547s] Creating RPSQ from WeeR and WRes ...
[04/11 09:53:00    547s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1934.730M)
[04/11 09:53:01    547s] #################################################################################
[04/11 09:53:01    547s] # Design Stage: PreRoute
[04/11 09:53:01    547s] # Design Name: top_top
[04/11 09:53:01    547s] # Design Mode: 90nm
[04/11 09:53:01    547s] # Analysis Mode: MMMC Non-OCV 
[04/11 09:53:01    547s] # Parasitics Mode: No SPEF/RCDB
[04/11 09:53:01    547s] # Signoff Settings: SI Off 
[04/11 09:53:01    547s] #################################################################################
[04/11 09:53:02    548s] AAE_INFO: 1 threads acquired from CTE.
[04/11 09:53:02    548s] Calculate delays in BcWc mode...
[04/11 09:53:02    549s] Topological Sorting (CPU = 0:00:00.1, MEM = 1957.9M, InitMEM = 1952.8M)
[04/11 09:53:08    555s] Total number of fetched objects 34813
[04/11 09:53:08    555s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/11 09:53:08    555s] End delay calculation. (MEM=2031.84 CPU=0:00:06.4 REAL=0:00:06.0)
[04/11 09:53:08    555s] *** CDM Built up (cpu=0:00:07.8  real=0:00:07.0  mem= 2031.8M) ***
[04/11 09:53:09    556s] *** Done Building Timing Graph (cpu=0:00:08.6 real=0:00:09.0 totSessionCpu=0:09:16 mem=2031.8M)
[04/11 09:53:10    556s] Effort level <high> specified for reg2reg path_group
[04/11 09:53:10    557s] Effort level <high> specified for reg2cgate path_group
[04/11 09:53:11    558s] Reported timing to dir ./timingReports
[04/11 09:53:11    558s] **optDesign ... cpu = 0:00:44, real = 0:00:43, mem = 1971.5M, totSessionCpu=0:09:19 **
[04/11 09:53:13    560s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  | 16.035  | 46.982  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  26920  |  26296  |   30    |  1119   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    895 (895)     |    -55     |    895 (895)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 6.635%
Routing Overflow: 0.06% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:46, real = 0:00:45, mem = 1969.5M, totSessionCpu=0:09:21 **
[04/11 09:53:13    560s] *** Finished optDesign ***
[04/11 09:53:13    560s] 
[04/11 09:53:13    560s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:57.8 real=0:00:57.7)
[04/11 09:53:13    560s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:08.4 real=0:00:08.3)
[04/11 09:53:13    560s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:09.3 real=0:00:09.3)
[04/11 09:53:13    560s] Info: pop threads available for lower-level modules during optimization.
[04/11 09:53:14    560s] <CMD> optDesign -postCTS -hold
[04/11 09:53:14    560s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/11 09:53:14    560s] GigaOpt running with 1 threads.
[04/11 09:53:14    560s] Info: 1 threads available for lower-level modules during optimization.
[04/11 09:53:14    560s] Core basic site is CORE
[04/11 09:53:14    560s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/11 09:53:14    561s] Summary for sequential cells idenfication: 
[04/11 09:53:14    561s] Identified SBFF number: 210
[04/11 09:53:14    561s] Identified MBFF number: 0
[04/11 09:53:14    561s] Not identified SBFF number: 0
[04/11 09:53:14    561s] Not identified MBFF number: 0
[04/11 09:53:14    561s] Number of sequential cells which are not FFs: 45
[04/11 09:53:14    561s] 
[04/11 09:53:14    561s] #spOpts: mergeVia=F 
[04/11 09:53:14    561s] #spOpts: mergeVia=F 
[04/11 09:53:16    563s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1916.0M, totSessionCpu=0:09:23 **
[04/11 09:53:16    563s] *** optDesign -postCTS ***
[04/11 09:53:16    563s] DRC Margin: user margin 0.0
[04/11 09:53:16    563s] Hold Target Slack: user slack 0
[04/11 09:53:16    563s] Setup Target Slack: user slack 0;
[04/11 09:53:16    563s] setUsefulSkewMode -ecoRoute false
[04/11 09:53:16    563s] Summary for sequential cells idenfication: 
[04/11 09:53:16    563s] Identified SBFF number: 210
[04/11 09:53:16    563s] Identified MBFF number: 0
[04/11 09:53:16    563s] Not identified SBFF number: 0
[04/11 09:53:16    563s] Not identified MBFF number: 0
[04/11 09:53:16    563s] Number of sequential cells which are not FFs: 45
[04/11 09:53:16    563s] 
[04/11 09:53:16    563s] Start to check current routing status for nets...
[04/11 09:53:16    563s] Using hname+ instead name for net compare
[04/11 09:53:16    563s] All nets are already routed correctly.
[04/11 09:53:16    563s] End to check current routing status for nets (mem=1916.0M)
[04/11 09:53:16    563s] *info: All cells identified as Buffer and Delay cells:
[04/11 09:53:16    563s] *info:   with footprint "HS65_LL_CNBFX38_0" or "HS65_LL_CNBFX10": 
[04/11 09:53:16    563s] *info: ------------------------------------------------------------------
[04/11 09:53:16    563s] *info: (dly) HS65_LL_DLYIC4X4             -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_DLYIC6X4             -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_DLYIC4X7             -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_DLYIC6X7             -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_DLYIC4X9             -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_DLYIC6X9             -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_1     dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_23    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_15    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_22    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_7     dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_14    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_6     dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_21    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_13    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_20    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_19    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_5     dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_12    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_4     dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_11    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_17    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_10    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_16    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_18    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_3     dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_9     dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_2     dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_8     dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_0     dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_DLYIC4X4             -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_DLYIC6X4             -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_DLYIC6X7             -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_DLYIC4X7             -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_DLYIC4X9             -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_DLYIC6X9             -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_1     dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_14    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_23    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_21    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_13    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_15    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_22    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_19    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_18    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_6     dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_7     dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_20    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_4     dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_5     dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_9     dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_3     dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_16    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_12    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_2     dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_17    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_11    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_8     dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_10    dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (dly) HS65_LL_CNBFX38_0     dont_use  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_DLYIC2X4             -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_DLYIC2X7             -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_DLYIC2X9             -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX10              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX14              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX17              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX21              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX24              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX27              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX31              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX34              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX38              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX41              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX45              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX48              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX52              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX55              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX58              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX62              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX82              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX103             -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX124             -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX2                 -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX4                 -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX7                 -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX9                 -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX13                -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX18                -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX22                -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX27                -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX31                -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX35                -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX40                -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX44                -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX49                -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX53                -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX62                -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX71                -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX106               -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX142               -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX213               -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX284               -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX2                 -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX4                 -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX7                 -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX9                 -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX13                -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX18                -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX22                -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX27                -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX31                -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX35                -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX40                -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX44                -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX49                -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX53                -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX62                -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX71                -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX106               -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX142               -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX213               -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_BFX284               -  CORE65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_DLYIC2X4             -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_DLYIC2X7             -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_DLYIC2X9             -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX10              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX14              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX17              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX21              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX24              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX27              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX31              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX34              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX38              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX41              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX45              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX48              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX52              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX55              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX58              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX62              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX82              -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX103             -  CLOCK65LPLVT
[04/11 09:53:16    563s] *info: (buf) HS65_LL_CNBFX124             -  CLOCK65LPLVT
[04/11 09:53:16    563s] PhyDesignGrid: maxLocalDensity 0.98
[04/11 09:53:16    563s] ### Creating PhyDesignMc. totSessionCpu=0:09:24 mem=1916.0M
[04/11 09:53:17    563s] #spOpts: mergeVia=F 
[04/11 09:53:17    563s] Core basic site is CORE
[04/11 09:53:17    563s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/11 09:53:17    563s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:24 mem=1916.0M
[04/11 09:53:17    564s] GigaOpt Hold Optimizer is used
[04/11 09:53:17    564s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:09:24 mem=1916.0M ***
[04/11 09:53:17    564s] Effort level <high> specified for reg2reg path_group
[04/11 09:53:17    564s] Effort level <high> specified for reg2cgate path_group
[04/11 09:53:19    566s] **INFO: Starting Blocking QThread with 1 CPU
[04/11 09:53:19    566s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/11 09:53:19    566s] #################################################################################
[04/11 09:53:19    566s] # Design Stage: PreRoute
[04/11 09:53:19    566s] # Design Name: top_top
[04/11 09:53:19    566s] # Design Mode: 90nm
[04/11 09:53:19    566s] # Analysis Mode: MMMC Non-OCV 
[04/11 09:53:19    566s] # Parasitics Mode: No SPEF/RCDB
[04/11 09:53:19    566s] # Signoff Settings: SI Off 
[04/11 09:53:19    566s] #################################################################################
[04/11 09:53:19    566s] AAE_INFO: 1 threads acquired from CTE.
[04/11 09:53:19    566s] Calculate delays in BcWc mode...
[04/11 09:53:19    566s] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[04/11 09:53:19    566s] *** Calculating scaling factor for FF libraries using the default operating condition of each library.
[04/11 09:53:19    566s] Total number of fetched objects 34813
[04/11 09:53:19    566s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/11 09:53:19    566s] End delay calculation. (MEM=0 CPU=0:00:06.4 REAL=0:00:06.0)
[04/11 09:53:19    566s] *** CDM Built up (cpu=0:00:06.7  real=0:00:06.0  mem= 0.0M) ***
[04/11 09:53:19    566s] *** Done Building Timing Graph (cpu=0:00:07.6 real=0:00:07.0 totSessionCpu=0:00:09.4 mem=0.0M)
[04/11 09:53:19    566s] 
[04/11 09:53:19    566s] Active hold views:
[04/11 09:53:19    566s]  FF
[04/11 09:53:19    566s]   Dominating endpoints: 0
[04/11 09:53:19    566s]   Dominating TNS: -0.000
[04/11 09:53:19    566s] 
[04/11 09:53:19    566s] Done building cte hold timing graph (fixHold) cpu=0:00:10.0 real=0:00:10.0 totSessionCpu=0:00:10.0 mem=0.0M ***
[04/11 09:53:19    566s] Done building hold timer [150087 node(s), 720676 edge(s), 1 view(s)] (fixHold) cpu=0:00:15.1 real=0:00:15.0 totSessionCpu=0:00:15.1 mem=0.0M ***
[04/11 09:53:34    581s]  
_______________________________________________________________________
[04/11 09:53:35    581s] 
[04/11 09:53:35    581s] Active setup views:
[04/11 09:53:35    581s]  SS
[04/11 09:53:35    581s]   Dominating endpoints: 0
[04/11 09:53:35    581s]   Dominating TNS: -0.000
[04/11 09:53:35    581s] 
[04/11 09:53:35    581s] Done building cte setup timing graph (fixHold) cpu=0:00:17.6 real=0:00:18.0 totSessionCpu=0:09:42 mem=1916.0M ***
[04/11 09:53:36    582s] *info: category slack lower bound [L 0.0] default
[04/11 09:53:36    582s] *info: category slack lower bound [H 0.0] reg2cgate 
[04/11 09:53:36    582s] *info: category slack lower bound [H 0.0] reg2reg 
[04/11 09:53:36    582s] --------------------------------------------------- 
[04/11 09:53:36    582s]    Setup Violation Summary with Target Slack (0.000 ns)
[04/11 09:53:36    582s] --------------------------------------------------- 
[04/11 09:53:36    582s]          WNS    reg2regWNS
[04/11 09:53:36    582s]     0.000 ns      0.000 ns
[04/11 09:53:36    582s] --------------------------------------------------- 
[04/11 09:53:36    582s] Restoring autoHoldViews:  FF
[04/11 09:53:37    583s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  | 16.035  | 46.982  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  26920  |  26296  |   30    |  1119   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.472  | -0.472  | -0.455  |  0.157  |
|           TNS (ns):| -5948.8 | -5935.8 | -12.925 |  0.000  |
|    Violating Paths:|  17232  |  17202  |   30    |    0    |
|          All Paths:|  26920  |  26296  |   30    |  1119   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    895 (895)     |    -55     |    895 (895)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 6.635%
Routing Overflow: 0.06% H and 0.00% V
------------------------------------------------------------
Summary for sequential cells idenfication: 
[04/11 09:53:37    583s] Identified SBFF number: 210
[04/11 09:53:37    583s] Identified MBFF number: 0
[04/11 09:53:37    583s] Not identified SBFF number: 0
[04/11 09:53:37    583s] Not identified MBFF number: 0
[04/11 09:53:37    583s] Number of sequential cells which are not FFs: 45
[04/11 09:53:37    583s] 
[04/11 09:53:37    583s] Summary for sequential cells idenfication: 
[04/11 09:53:37    583s] Identified SBFF number: 210
[04/11 09:53:37    583s] Identified MBFF number: 0
[04/11 09:53:37    583s] Not identified SBFF number: 0
[04/11 09:53:37    583s] Not identified MBFF number: 0
[04/11 09:53:37    583s] Number of sequential cells which are not FFs: 45
[04/11 09:53:37    583s] 
[04/11 09:53:38    585s] Checking buffer and delay cell names in '-holdFixingCells' list
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX106' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX13' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX142' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX18' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX2' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX213' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX22' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX27' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX284' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX31' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX35' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX4' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX40' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX44' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX49' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX53' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX62' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX7' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX71' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX9' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX106' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX13' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX142' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX18' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX2' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX213' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX22' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX27' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX284' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX31' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX35' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX4' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX40' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX44' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX49' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX53' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX62' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX7' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX71' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX9' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX106' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX13' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX142' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX18' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX2' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX213' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX22' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX27' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX284' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX31' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX35' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX4' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX40' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX44' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX49' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX53' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX62' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX7' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX71' is duplicated.
[04/11 09:53:38    585s] **WARN: Cell 'HS65_LL_BFX9' is duplicated.
[04/11 09:53:38    585s] 
[04/11 09:53:38    585s] *Info: minBufDelay = 41.1 ps, libStdDelay = 16.9 ps, minBufSize = 2080000 (4.0)
[04/11 09:53:38    585s] *Info: worst delay setup view: SS
[04/11 09:53:38    585s] Footprint list for hold buffering (delay unit: ps)
[04/11 09:53:38    585s] =================================================================
[04/11 09:53:38    585s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[04/11 09:53:38    585s] ------------------------------------------------------------------
[04/11 09:53:38    585s] *Info:       18.8       2.79    4.0  18.66 HS65_LL_BFX9 (A,Z)
[04/11 09:53:38    585s] *Info:       19.1       3.09    4.0  24.44 HS65_LL_BFX7 (A,Z)
[04/11 09:53:38    585s] *Info:       20.9       3.27    4.0  37.80 HS65_LL_BFX4 (A,Z)
[04/11 09:53:38    585s] *Info:       26.0       2.81    4.0  67.97 HS65_LL_BFX2 (A,Z)
[04/11 09:53:38    585s] *Info:       15.9       2.84    6.0   9.03 HS65_LL_BFX18 (A,Z)
[04/11 09:53:38    585s] *Info:       16.2       2.88    6.0  11.95 HS65_LL_BFX13 (A,Z)
[04/11 09:53:38    585s] *Info:       15.4       2.84    7.0   6.00 HS65_LL_BFX27 (A,Z)
[04/11 09:53:38    585s] *Info:       16.3       2.77    7.0   7.09 HS65_LL_BFX22 (A,Z)
[04/11 09:53:38    585s] *Info:       15.0       2.79   10.0   4.50 HS65_LL_BFX35 (A,Z)
[04/11 09:53:38    585s] *Info:       15.1       2.73   10.0   5.05 HS65_LL_BFX31 (A,Z)
[04/11 09:53:38    585s] *Info:       15.2       2.74   11.0   3.60 HS65_LL_BFX44 (A,Z)
[04/11 09:53:38    585s] *Info:       15.4       2.75   11.0   3.96 HS65_LL_BFX40 (A,Z)
[04/11 09:53:38    585s] *Info:       15.0       2.74   12.0   3.01 HS65_LL_BFX53 (A,Z)
[04/11 09:53:38    585s] *Info:       15.4       2.69   12.0   3.24 HS65_LL_BFX49 (A,Z)
[04/11 09:53:38    585s] *Info:       15.5       2.75   15.0   2.59 HS65_LL_BFX62 (A,Z)
[04/11 09:53:38    585s] *Info:       15.4       2.72   16.0   2.28 HS65_LL_BFX71 (A,Z)
[04/11 09:53:38    585s] *Info:       15.9       2.64   23.0   1.55 HS65_LL_BFX106 (A,Z)
[04/11 09:53:38    585s] *Info:       16.7       2.68   30.0   1.19 HS65_LL_BFX142 (A,Z)
[04/11 09:53:38    585s] *Info:       19.2       2.45   43.0   0.86 HS65_LL_BFX213 (A,Z)
[04/11 09:53:38    585s] *Info:       23.9       2.18   58.0   0.72 HS65_LL_BFX284 (A,Z)
[04/11 09:53:38    585s] =================================================================
[04/11 09:53:40    587s] **optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 1970.9M, totSessionCpu=0:09:47 **
[04/11 09:53:40    587s] ### Creating LA Mngr. totSessionCpu=0:09:47 mem=1970.9M
[04/11 09:53:40    587s] ### Creating LA Mngr, finished. totSessionCpu=0:09:47 mem=1970.9M
[04/11 09:53:40    587s] ### Creating LA Mngr. totSessionCpu=0:09:47 mem=2091.2M
[04/11 09:53:40    587s] ### Creating LA Mngr, finished. totSessionCpu=0:09:47 mem=2091.2M
[04/11 09:53:40    587s] gigaOpt Hold fixing search radius: 104.000000 Microns (40 stdCellHgt)
[04/11 09:53:40    587s] *info: Run optDesign holdfix with 1 thread.
[04/11 09:53:41    587s] Info: 0 don't touch net , 138 undriven nets excluded from IPO operation.
[04/11 09:53:41    587s] Info: 28 io nets excluded
[04/11 09:53:41    587s] Info: 525 nets with fixed/cover wires excluded.
[04/11 09:53:41    587s] Info: 525 clock nets excluded from IPO operation.
[04/11 09:53:41    587s] --------------------------------------------------- 
[04/11 09:53:41    587s]    Hold Timing Summary  - Initial 
[04/11 09:53:41    587s] --------------------------------------------------- 
[04/11 09:53:41    587s]  Target slack: 0.000 ns
[04/11 09:53:41    587s] View: FF 
[04/11 09:53:41    587s] 	WNS: -0.472 
[04/11 09:53:41    587s] 	TNS: -5948.758 
[04/11 09:53:41    587s] 	VP: 17232 
[04/11 09:53:41    587s] 	Worst hold path end point: top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/D 
[04/11 09:53:41    587s] --------------------------------------------------- 
[04/11 09:53:41    587s]    Setup Timing Summary  - Initial 
[04/11 09:53:41    587s] --------------------------------------------------- 
[04/11 09:53:41    587s]  Target slack: 0.000 ns
[04/11 09:53:41    587s] View: SS 
[04/11 09:53:41    587s] 	WNS: 0.000 
[04/11 09:53:41    587s] 	TNS: 0.000 
[04/11 09:53:41    587s] 	VP: 0 
[04/11 09:53:41    587s] 	Worst setup path end point:top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_cg_cell/clk_en_reg/D 
[04/11 09:53:41    587s] --------------------------------------------------- 
[04/11 09:53:41    587s] PhyDesignGrid: maxLocalDensity 0.98
[04/11 09:53:41    587s] ### Creating PhyDesignMc. totSessionCpu=0:09:48 mem=2186.6M
[04/11 09:53:41    587s] #spOpts: mergeVia=F 
[04/11 09:53:41    587s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:48 mem=2186.6M
[04/11 09:53:41    587s] 
[04/11 09:53:41    587s] *** Starting Core Fixing (fixHold) cpu=0:00:23.8 real=0:00:24.0 totSessionCpu=0:09:48 mem=2186.6M density=6.635% ***
[04/11 09:53:41    587s] Optimizer Target Slack 0.000 StdDelay is 0.017  
[04/11 09:53:41    588s] 
[04/11 09:53:41    588s] Phase I ......
[04/11 09:53:41    588s] *info: Multithread Hold Batch Commit is enabled
[04/11 09:53:41    588s] *info: Levelized Batch Commit is enabled
[04/11 09:53:41    588s] Executing transform: ECO Safe Resize
[04/11 09:53:41    588s] +-----------------------------------------------------------------------------------------------+
[04/11 09:53:41    588s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[04/11 09:53:41    588s] +-----------------------------------------------------------------------------------------------+
[04/11 09:53:42    588s] Worst hold path end point:
[04/11 09:53:42    588s]   top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/D
[04/11 09:53:42    588s]     net: top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA[24] (nrTerm=4)
[04/11 09:53:42    588s] |   0|  -0.472| -5948.76|   17232|          0|       0(     0)|     6.64%|   0:00:25.0|  2187.6M|
[04/11 09:53:43    590s] Worst hold path end point:
[04/11 09:53:43    590s]   top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/D
[04/11 09:53:43    590s]     net: top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA[24] (nrTerm=4)
[04/11 09:53:43    590s] |   1|  -0.472| -5948.76|   17232|          0|       0(     0)|     6.64%|   0:00:26.0|  2232.0M|
[04/11 09:53:43    590s] +-----------------------------------------------------------------------------------------------+
[04/11 09:53:44    590s] Executing transform: AddBuffer + LegalResize
[04/11 09:53:44    590s] +-----------------------------------------------------------------------------------------------+
[04/11 09:53:44    590s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[04/11 09:53:44    590s] +-----------------------------------------------------------------------------------------------+
[04/11 09:53:44    590s] Worst hold path end point:
[04/11 09:53:44    590s]   top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/D
[04/11 09:53:44    590s]     net: top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA[24] (nrTerm=4)
[04/11 09:53:44    590s] |   0|  -0.472| -5948.76|   17232|          0|       0(     0)|     6.64%|   0:00:27.0|  2232.0M|
[04/11 09:55:50    717s] Worst hold path end point:
[04/11 09:55:50    717s]   top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_wbff1_reg/D
[04/11 09:55:50    717s]     net: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync (nrTerm=3)
[04/11 09:55:50    717s] |   1|  -0.464| -5128.77|   17143|       6939|       0(     0)|     9.38%|     0:02:33|  2446.4M|
[04/11 09:57:03    789s] Worst hold path end point:
[04/11 09:57:03    789s]   top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_wbff1_reg/D
[04/11 09:57:03    789s]     net: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync (nrTerm=3)
[04/11 09:57:03    789s] |   2|  -0.464| -4614.94|   17084|       5330|       0(     0)|    11.68%|     0:03:46|  2626.2M|
[04/11 09:58:07    854s] Worst hold path end point:
[04/11 09:58:07    854s]   top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][31]/D
[04/11 09:58:07    854s]     net: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data[1][31] (nrTerm=3)
[04/11 09:58:07    854s] |   3|  -0.457| -4163.46|   16850|       5397|       0(     0)|    12.46%|     0:04:50|  2597.5M|
[04/11 09:59:10    916s] Worst hold path end point:
[04/11 09:59:10    916s]   top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[0]/D
[04/11 09:59:10    916s]     net: top_inst_peripherals_i/apb_uart_i/UART_BG16/n_1 (nrTerm=2)
[04/11 09:59:10    916s] |   4|  -0.444| -3624.89|   16310|       6955|       0(     0)|    13.63%|     0:05:53|  2696.7M|
[04/11 10:00:24    990s] Worst hold path end point:
[04/11 10:00:24    990s]   top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][5]/D
[04/11 10:00:24    990s]     net: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/FE_PHN21666_data_1_5 (nrTerm=2)
[04/11 10:00:24    990s] |   5|  -0.431| -2982.42|   15330|       7624|       3(     0)|    14.76%|     0:07:07|  2801.9M|
[04/11 10:01:41   1067s] Worst hold path end point:
[04/11 10:01:41   1067s]   top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[21]/D
[04/11 10:01:41   1067s]     net: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/n_166 (nrTerm=2)
[04/11 10:01:41   1067s] |   6|  -0.419| -2364.85|   14312|       6686|       6(     0)|    15.81%|     0:08:24|  2901.8M|
[04/11 10:02:51   1137s] Worst hold path end point:
[04/11 10:02:51   1137s]   top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[21]/D
[04/11 10:02:51   1137s]     net: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/n_166 (nrTerm=2)
[04/11 10:02:51   1137s] |   7|  -0.419| -1620.73|   12265|       6764|      23(     0)|    16.74%|     0:09:34|  2974.9M|
[04/11 10:03:58   1204s] Worst hold path end point:
[04/11 10:03:58   1204s]   top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]/D
[04/11 10:03:58   1204s]     net: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/FE_PHN32660_n_130 (nrTerm=2)
[04/11 10:03:58   1204s] |   8|  -0.403| -1005.20|    9335|       5489|      42(     0)|    17.35%|     0:10:41|  3081.8M|
[04/11 10:05:00   1266s] Worst hold path end point:
[04/11 10:05:00   1266s]   top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]/D
[04/11 10:05:00   1266s]     net: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/FE_PHN32660_n_130 (nrTerm=2)
[04/11 10:05:00   1266s] |   9|  -0.403|  -659.51|    6452|       4485|      76(     1)|    17.78%|     0:11:43|  3087.9M|
[04/11 10:05:36   1303s] Worst hold path end point:
[04/11 10:05:36   1303s]   top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]/D
[04/11 10:05:36   1303s]     net: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/FE_PHN32660_n_130 (nrTerm=2)
[04/11 10:05:36   1303s] |  10|  -0.403|  -476.24|    4484|       3425|      94(    14)|    18.10%|     0:12:19|  3117.8M|
[04/11 10:05:54   1321s] Worst hold path end point:
[04/11 10:05:54   1321s]   top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]/D
[04/11 10:05:54   1321s]     net: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/FE_PHN32660_n_130 (nrTerm=2)
[04/11 10:05:54   1321s] |  11|  -0.403|  -383.39|    3442|       2257|      43(     1)|    18.42%|     0:12:37|  3125.6M|
[04/11 10:06:04   1331s] Worst hold path end point:
[04/11 10:06:04   1331s]   top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]/D
[04/11 10:06:04   1331s]     net: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/FE_PHN32660_n_130 (nrTerm=2)
[04/11 10:06:04   1331s] |  12|  -0.403|  -338.73|    2710|       1317|      26(     1)|    18.61%|     0:12:47|  3107.5M|
[04/11 10:06:10   1336s] Worst hold path end point:
[04/11 10:06:10   1336s]   top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]/D
[04/11 10:06:10   1336s]     net: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/FE_PHN32660_n_130 (nrTerm=2)
[04/11 10:06:10   1336s] |  13|  -0.403|  -319.51|    2264|        689|      15(     1)|    18.68%|     0:12:53|  3108.7M|
[04/11 10:06:12   1338s] Worst hold path end point:
[04/11 10:06:12   1338s]   top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]/D
[04/11 10:06:12   1338s]     net: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/FE_PHN32660_n_130 (nrTerm=2)
[04/11 10:06:12   1338s] |  14|  -0.403|  -313.09|    2080|        292|       2(     0)|    18.72%|     0:12:55|  3108.7M|
[04/11 10:06:13   1339s] Worst hold path end point:
[04/11 10:06:13   1339s]   top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]/D
[04/11 10:06:13   1339s]     net: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/FE_PHN32660_n_130 (nrTerm=2)
[04/11 10:06:13   1339s] |  15|  -0.403|  -310.73|    1998|        110|       3(     0)|    18.73%|     0:12:56|  3108.7M|
[04/11 10:06:13   1340s] Worst hold path end point:
[04/11 10:06:13   1340s]   top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]/D
[04/11 10:06:13   1340s]     net: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/FE_PHN32660_n_130 (nrTerm=2)
[04/11 10:06:13   1340s] |  16|  -0.403|  -309.77|    1966|         31|       0(     0)|    18.73%|     0:12:56|  3108.7M|
[04/11 10:06:14   1340s] Worst hold path end point:
[04/11 10:06:14   1340s]   top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]/D
[04/11 10:06:14   1340s]     net: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/FE_PHN32660_n_130 (nrTerm=2)
[04/11 10:06:14   1340s] |  17|  -0.403|  -309.68|    1958|          8|       0(     0)|    18.73%|     0:12:57|  3108.7M|
[04/11 10:06:14   1341s] Worst hold path end point:
[04/11 10:06:14   1341s]   top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]/D
[04/11 10:06:14   1341s]     net: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/FE_PHN32660_n_130 (nrTerm=2)
[04/11 10:06:14   1341s] |  18|  -0.403|  -309.68|    1958|          0|       0(     0)|    18.73%|     0:12:57|  3108.7M|
[04/11 10:06:14   1341s] +-----------------------------------------------------------------------------------------------+
[04/11 10:06:14   1341s] 
[04/11 10:06:14   1341s] *info:    Total 63798 cells added for Phase I
[04/11 10:06:14   1341s] *info:    Total 333 instances resized for Phase I
[04/11 10:06:14   1341s] *info:        in which 18 FF resizing 
[04/11 10:06:15   1341s] --------------------------------------------------- 
[04/11 10:06:15   1341s]    Hold Timing Summary  - Phase I 
[04/11 10:06:15   1341s] --------------------------------------------------- 
[04/11 10:06:15   1341s]  Target slack: 0.000 ns
[04/11 10:06:15   1341s] View: FF 
[04/11 10:06:15   1341s] 	WNS: -0.403 
[04/11 10:06:15   1341s] 	TNS: -309.678 
[04/11 10:06:15   1341s] 	VP: 1958 
[04/11 10:06:15   1341s] 	Worst hold path end point: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]/D 
[04/11 10:06:15   1341s] --------------------------------------------------- 
[04/11 10:06:15   1341s]    Setup Timing Summary  - Phase I 
[04/11 10:06:15   1341s] --------------------------------------------------- 
[04/11 10:06:15   1341s]  Target slack: 0.000 ns
[04/11 10:06:15   1341s] View: SS 
[04/11 10:06:15   1341s] 	WNS: 0.001 
[04/11 10:06:15   1341s] 	TNS: 0.000 
[04/11 10:06:15   1341s] 	VP: 0 
[04/11 10:06:15   1341s] 	Worst setup path end point:top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_cg_cell/clk_en_reg/D 
[04/11 10:06:15   1341s] --------------------------------------------------- 
[04/11 10:06:15   1341s] 
[04/11 10:06:15   1341s] Phase II ......
[04/11 10:06:15   1341s] *info: Multithread Hold Batch Commit is enabled
[04/11 10:06:15   1341s] *info: Levelized Batch Commit is enabled
[04/11 10:06:15   1341s] Executing transform: AddBuffer
[04/11 10:06:15   1341s] +-----------------------------------------------------------------------------------------------+
[04/11 10:06:15   1341s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[04/11 10:06:15   1341s] +-----------------------------------------------------------------------------------------------+
[04/11 10:06:15   1342s] Worst hold path end point:
[04/11 10:06:15   1342s]   top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]/D
[04/11 10:06:15   1342s]     net: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/FE_PHN32660_n_130 (nrTerm=2)
[04/11 10:06:15   1342s] |   0|  -0.403|  -309.68|    1958|          0|       0(     0)|    18.73%|     0:12:58|  3108.7M|
[04/11 10:06:35   1362s] Worst hold path end point:
[04/11 10:06:35   1362s]   top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]/D
[04/11 10:06:35   1362s]     net: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/FE_PHN32660_n_130 (nrTerm=2)
[04/11 10:06:35   1362s] |   1|  -0.403|  -309.68|    1958|          0|       0(     0)|    18.73%|     0:13:18|  3112.4M|
[04/11 10:06:35   1362s] +-----------------------------------------------------------------------------------------------+
[04/11 10:06:36   1362s] --------------------------------------------------- 
[04/11 10:06:36   1362s]    Hold Timing Summary  - Phase II 
[04/11 10:06:36   1362s] --------------------------------------------------- 
[04/11 10:06:36   1362s]  Target slack: 0.000 ns
[04/11 10:06:36   1362s] View: FF 
[04/11 10:06:36   1362s] 	WNS: -0.403 
[04/11 10:06:36   1362s] 	TNS: -309.678 
[04/11 10:06:36   1362s] 	VP: 1958 
[04/11 10:06:36   1362s] 	Worst hold path end point: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]/D 
[04/11 10:06:36   1362s] --------------------------------------------------- 
[04/11 10:06:36   1362s]    Setup Timing Summary  - Phase II 
[04/11 10:06:36   1362s] --------------------------------------------------- 
[04/11 10:06:36   1362s]  Target slack: 0.000 ns
[04/11 10:06:36   1362s] View: SS 
[04/11 10:06:36   1362s] 	WNS: 0.001 
[04/11 10:06:36   1362s] 	TNS: 0.000 
[04/11 10:06:36   1362s] 	VP: 0 
[04/11 10:06:36   1362s] 	Worst setup path end point:top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_cg_cell/clk_en_reg/D 
[04/11 10:06:36   1362s] --------------------------------------------------- 
[04/11 10:06:36   1362s] 
[04/11 10:06:36   1362s] Phase IV ......
[04/11 10:06:36   1362s] *info: Multithread Hold Batch Commit is enabled
[04/11 10:06:36   1362s] *info: Levelized Batch Commit is enabled
[04/11 10:06:36   1362s] Executing transform: AddBuffer
[04/11 10:06:36   1362s] +-----------------------------------------------------------------------------------------------+
[04/11 10:06:36   1362s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[04/11 10:06:36   1362s] +-----------------------------------------------------------------------------------------------+
[04/11 10:06:36   1363s] Worst hold path end point:
[04/11 10:06:36   1363s]   top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]/D
[04/11 10:06:36   1363s]     net: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/FE_PHN32660_n_130 (nrTerm=2)
[04/11 10:06:36   1363s] |   0|  -0.403|  -309.68|    1958|          0|       0(     0)|    18.73%|     0:13:19|  3112.4M|
[04/11 10:06:46   1372s] Worst hold path end point:
[04/11 10:06:46   1372s]   top_inst_peripherals_i/apb_uart_i/State_p1_reg[0]/D
[04/11 10:06:46   1372s]     net: top_inst_peripherals_i/apb_uart_i/FE_PHN31204_n_18 (nrTerm=2)
[04/11 10:06:46   1372s] |   1|  -0.401|  -280.58|    1838|        416|       0(     0)|    18.98%|     0:13:29|  3125.9M|
[04/11 10:06:55   1381s] Worst hold path end point:
[04/11 10:06:55   1381s]   top_inst_peripherals_i/apb_uart_i/State_p1_reg[0]/D
[04/11 10:06:55   1381s]     net: top_inst_peripherals_i/apb_uart_i/FE_PHN31204_n_18 (nrTerm=2)
[04/11 10:06:55   1381s] |   2|  -0.401|  -270.84|    1781|        216|       0(     0)|    19.05%|     0:13:38|  3145.0M|
[04/11 10:06:57   1384s] Worst hold path end point:
[04/11 10:06:57   1384s]   top_inst_peripherals_i/apb_uart_i/State_p1_reg[0]/D
[04/11 10:06:57   1384s]     net: top_inst_peripherals_i/apb_uart_i/FE_PHN31204_n_18 (nrTerm=2)
[04/11 10:06:57   1384s] |   3|  -0.401|  -265.50|    1720|        136|       0(     0)|    19.10%|     0:13:40|  3125.0M|
[04/11 10:06:58   1385s] Worst hold path end point:
[04/11 10:06:58   1385s]   top_inst_peripherals_i/apb_uart_i/State_p1_reg[0]/D
[04/11 10:06:58   1385s]     net: top_inst_peripherals_i/apb_uart_i/FE_PHN31204_n_18 (nrTerm=2)
[04/11 10:06:58   1385s] |   4|  -0.401|  -262.61|    1688|        102|       0(     0)|    19.11%|     0:13:41|  3125.0M|
[04/11 10:06:59   1385s] Worst hold path end point:
[04/11 10:06:59   1385s]   top_inst_peripherals_i/apb_uart_i/State_p1_reg[0]/D
[04/11 10:06:59   1385s]     net: top_inst_peripherals_i/apb_uart_i/FE_PHN31204_n_18 (nrTerm=2)
[04/11 10:06:59   1385s] |   5|  -0.401|  -261.58|    1668|         45|       0(     0)|    19.12%|     0:13:42|  3126.7M|
[04/11 10:06:59   1386s] Worst hold path end point:
[04/11 10:06:59   1386s]   top_inst_peripherals_i/apb_uart_i/State_p1_reg[0]/D
[04/11 10:06:59   1386s]     net: top_inst_peripherals_i/apb_uart_i/FE_PHN31204_n_18 (nrTerm=2)
[04/11 10:06:59   1386s] |   6|  -0.401|  -261.06|    1658|         24|       0(     0)|    19.12%|     0:13:42|  3126.7M|
[04/11 10:07:00   1386s] Worst hold path end point:
[04/11 10:07:00   1386s]   top_inst_peripherals_i/apb_uart_i/State_p1_reg[0]/D
[04/11 10:07:00   1386s]     net: top_inst_peripherals_i/apb_uart_i/FE_PHN31204_n_18 (nrTerm=2)
[04/11 10:07:00   1386s] |   7|  -0.401|  -260.85|    1653|         11|       0(     0)|    19.12%|     0:13:43|  3126.7M|
[04/11 10:07:00   1387s] Worst hold path end point:
[04/11 10:07:00   1387s]   top_inst_peripherals_i/apb_uart_i/State_p1_reg[0]/D
[04/11 10:07:00   1387s]     net: top_inst_peripherals_i/apb_uart_i/FE_PHN31204_n_18 (nrTerm=2)
[04/11 10:07:00   1387s] |   8|  -0.401|  -260.78|    1652|          4|       0(     0)|    19.12%|     0:13:43|  3126.7M|
[04/11 10:07:01   1387s] Worst hold path end point:
[04/11 10:07:01   1387s]   top_inst_peripherals_i/apb_uart_i/State_p1_reg[0]/D
[04/11 10:07:01   1387s]     net: top_inst_peripherals_i/apb_uart_i/FE_PHN31204_n_18 (nrTerm=2)
[04/11 10:07:01   1387s] |   9|  -0.401|  -260.74|    1652|          3|       0(     0)|    19.12%|     0:13:44|  3126.7M|
[04/11 10:07:01   1388s] Worst hold path end point:
[04/11 10:07:01   1388s]   top_inst_peripherals_i/apb_uart_i/State_p1_reg[0]/D
[04/11 10:07:01   1388s]     net: top_inst_peripherals_i/apb_uart_i/FE_PHN31204_n_18 (nrTerm=2)
[04/11 10:07:01   1388s] |  10|  -0.401|  -260.70|    1652|          3|       0(     0)|    19.12%|     0:13:44|  3126.7M|
[04/11 10:07:02   1388s] Worst hold path end point:
[04/11 10:07:02   1388s]   top_inst_peripherals_i/apb_uart_i/State_p1_reg[0]/D
[04/11 10:07:02   1388s]     net: top_inst_peripherals_i/apb_uart_i/FE_PHN31204_n_18 (nrTerm=2)
[04/11 10:07:02   1388s] |  11|  -0.401|  -260.66|    1651|          2|       0(     0)|    19.12%|     0:13:45|  3126.7M|
[04/11 10:07:02   1389s] Worst hold path end point:
[04/11 10:07:02   1389s]   top_inst_peripherals_i/apb_uart_i/State_p1_reg[0]/D
[04/11 10:07:02   1389s]     net: top_inst_peripherals_i/apb_uart_i/FE_PHN31204_n_18 (nrTerm=2)
[04/11 10:07:02   1389s] |  12|  -0.401|  -260.64|    1651|          1|       0(     0)|    19.12%|     0:13:45|  3126.7M|
[04/11 10:07:03   1389s] Worst hold path end point:
[04/11 10:07:03   1389s]   top_inst_peripherals_i/apb_uart_i/State_p1_reg[0]/D
[04/11 10:07:03   1389s]     net: top_inst_peripherals_i/apb_uart_i/FE_PHN31204_n_18 (nrTerm=2)
[04/11 10:07:03   1389s] |  13|  -0.401|  -260.63|    1650|          1|       0(     0)|    19.12%|     0:13:46|  3126.7M|
[04/11 10:07:03   1390s] Worst hold path end point:
[04/11 10:07:03   1390s]   top_inst_peripherals_i/apb_uart_i/State_p1_reg[0]/D
[04/11 10:07:03   1390s]     net: top_inst_peripherals_i/apb_uart_i/FE_PHN31204_n_18 (nrTerm=2)
[04/11 10:07:03   1390s] |  14|  -0.401|  -260.63|    1650|          0|       0(     0)|    19.12%|     0:13:46|  3126.7M|
[04/11 10:07:03   1390s] +-----------------------------------------------------------------------------------------------+
[04/11 10:07:03   1390s] 
[04/11 10:07:03   1390s] *info:    Total 964 cells added for Phase IV
[04/11 10:07:04   1390s] --------------------------------------------------- 
[04/11 10:07:04   1390s]    Hold Timing Summary  - Phase IV 
[04/11 10:07:04   1390s] --------------------------------------------------- 
[04/11 10:07:04   1390s]  Target slack: 0.000 ns
[04/11 10:07:04   1390s] View: FF 
[04/11 10:07:04   1390s] 	WNS: -0.401 
[04/11 10:07:04   1390s] 	TNS: -260.630 
[04/11 10:07:04   1390s] 	VP: 1650 
[04/11 10:07:04   1390s] 	Worst hold path end point: top_inst_peripherals_i/apb_uart_i/State_p1_reg[0]/D 
[04/11 10:07:04   1390s] --------------------------------------------------- 
[04/11 10:07:04   1390s]    Setup Timing Summary  - Phase IV 
[04/11 10:07:04   1390s] --------------------------------------------------- 
[04/11 10:07:04   1390s]  Target slack: 0.000 ns
[04/11 10:07:04   1390s] View: SS 
[04/11 10:07:04   1390s] 	WNS: 0.000 
[04/11 10:07:04   1390s] 	TNS: 0.000 
[04/11 10:07:04   1390s] 	VP: 0 
[04/11 10:07:04   1390s] 	Worst setup path end point:top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_cg_cell_clk_en_reg/D 
[04/11 10:07:04   1390s] --------------------------------------------------- 
[04/11 10:07:04   1390s] 
[04/11 10:07:04   1390s] 
[04/11 10:07:04   1390s] =======================================================================
[04/11 10:07:04   1390s]                 Reasons for remaining hold violations
[04/11 10:07:04   1390s] =======================================================================
[04/11 10:07:04   1390s] *info: Total 6889 net(s) have violated hold timing slacks.
[04/11 10:07:04   1390s] 
[04/11 10:07:04   1390s] Buffering failure reasons
[04/11 10:07:04   1390s] ------------------------------------------------
[04/11 10:07:04   1390s] *info:  6804 net(s): Could not be fixed because of no legal loc.
[04/11 10:07:04   1390s] *info:    79 net(s): Could not be fixed because of setup WNS degradation on specific instance.
[04/11 10:07:04   1390s] *info:     3 net(s): Could not be fixed because of hold slack degradation.
[04/11 10:07:04   1390s] *info:     3 net(s): Could not be fixed because of small ROI in the move tried.
[04/11 10:07:04   1390s] 
[04/11 10:07:04   1390s] Resizing failure reasons
[04/11 10:07:04   1390s] ------------------------------------------------
[04/11 10:07:04   1390s] *info:   134 net(s): Could not be fixed because of no legal loc.
[04/11 10:07:04   1390s] *info:    56 net(s): Could not be fixed because of hold slack degradation.
[04/11 10:07:04   1390s] *info:     3 net(s): Could not be fixed because of no valid cell for resizing.
[04/11 10:07:04   1390s] *info:   116 net(s): Could not be fixed because of internal reason: MultiOutputCombCell.
[04/11 10:07:04   1390s] *info:  6303 net(s): Could not be fixed because of internal reason: TooBigToFixByResize.
[04/11 10:07:04   1390s] 
[04/11 10:07:04   1390s] 
[04/11 10:07:04   1390s] *** Finished Core Fixing (fixHold) cpu=0:13:47 real=0:13:47 totSessionCpu=0:23:11 mem=3126.7M density=19.124% ***
[04/11 10:07:04   1390s] 
[04/11 10:07:04   1390s] *info:
[04/11 10:07:04   1390s] *info: Added a total of 64762 cells to fix/reduce hold violation
[04/11 10:07:04   1390s] *info:          in which 12570 termBuffering
[04/11 10:07:04   1390s] *info:
[04/11 10:07:04   1390s] *info: Summary: 
[04/11 10:07:04   1390s] *info:         3149 cells of type 'HS65_LL_BFX9' (4.0, 	18.660) used
[04/11 10:07:04   1390s] *info:          434 cells of type 'HS65_LL_BFX7' (4.0, 	24.444) used
[04/11 10:07:04   1390s] *info:         1952 cells of type 'HS65_LL_BFX4' (4.0, 	37.802) used
[04/11 10:07:04   1390s] *info:        47327 cells of type 'HS65_LL_BFX2' (4.0, 	67.965) used
[04/11 10:07:04   1390s] *info:           16 cells of type 'HS65_LL_BFX18' (6.0, 	9.026) used
[04/11 10:07:04   1390s] *info:           57 cells of type 'HS65_LL_BFX13' (6.0, 	11.953) used
[04/11 10:07:04   1390s] *info:            9 cells of type 'HS65_LL_BFX27' (7.0, 	6.004) used
[04/11 10:07:04   1390s] *info:           33 cells of type 'HS65_LL_BFX22' (7.0, 	7.095) used
[04/11 10:07:04   1390s] *info:           23 cells of type 'HS65_LL_BFX35' (10.0, 	4.499) used
[04/11 10:07:04   1390s] *info:           12 cells of type 'HS65_LL_BFX31' (10.0, 	5.046) used
[04/11 10:07:04   1390s] *info:          163 cells of type 'HS65_LL_BFX44' (11.0, 	3.597) used
[04/11 10:07:04   1390s] *info:           13 cells of type 'HS65_LL_BFX40' (11.0, 	3.963) used
[04/11 10:07:04   1390s] *info:          167 cells of type 'HS65_LL_BFX53' (12.0, 	3.006) used
[04/11 10:07:04   1390s] *info:          288 cells of type 'HS65_LL_BFX49' (12.0, 	3.240) used
[04/11 10:07:04   1390s] *info:          812 cells of type 'HS65_LL_BFX62' (15.0, 	2.592) used
[04/11 10:07:04   1390s] *info:          823 cells of type 'HS65_LL_BFX71' (16.0, 	2.276) used
[04/11 10:07:04   1390s] *info:         1123 cells of type 'HS65_LL_BFX106' (23.0, 	1.551) used
[04/11 10:07:04   1390s] *info:         1410 cells of type 'HS65_LL_BFX142' (30.0, 	1.194) used
[04/11 10:07:04   1390s] *info:         1160 cells of type 'HS65_LL_BFX213' (43.0, 	0.858) used
[04/11 10:07:04   1390s] *info:         5791 cells of type 'HS65_LL_BFX284' (58.0, 	0.717) used
[04/11 10:07:04   1390s] *info:
[04/11 10:07:04   1390s] *info: Total 333 instances resized
[04/11 10:07:04   1390s] *info:       in which 18 FF resizing
[04/11 10:07:04   1390s] *info:
[04/11 10:07:04   1390s] 
[04/11 10:07:04   1391s] *** Starting refinePlace (0:23:12 mem=3142.7M) ***
[04/11 10:07:04   1391s] Total net bbox length = 5.909e+06 (3.213e+06 2.696e+06) (ext = 1.237e+04)
[04/11 10:07:04   1391s] Starting refinePlace ...
[04/11 10:07:04   1391s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 10:07:05   1391s] default core: bins with density >  0.75 = 15.9 % ( 944 / 5929 )
[04/11 10:07:05   1391s] Density distribution unevenness ratio = 78.364%
[04/11 10:07:06   1392s]   Spread Effort: high, pre-route mode, useDDP on.
[04/11 10:07:06   1392s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:02.0, mem=3171.1MB) @(0:23:12 - 0:23:13).
[04/11 10:07:06   1392s] Move report: preRPlace moves 41110 insts, mean move: 4.50 um, max move: 79.00 um
[04/11 10:07:06   1392s] 	Max move on inst (top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][5]): (1009.30, 719.50) --> (940.70, 729.90)
[04/11 10:07:06   1392s] 	Length: 24 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_SDFPRQX9
[04/11 10:07:06   1392s] wireLenOptFixPriorityInst 7972 inst fixed
[04/11 10:07:06   1393s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 10:07:06   1393s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=3171.1MB) @(0:23:13 - 0:23:13).
[04/11 10:07:06   1393s] Move report: Detail placement moves 41110 insts, mean move: 4.50 um, max move: 79.00 um
[04/11 10:07:06   1393s] 	Max move on inst (top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][5]): (1009.30, 719.50) --> (940.70, 729.90)
[04/11 10:07:06   1393s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 3171.1MB
[04/11 10:07:06   1393s] Statistics of distance of Instance movement in refine placement:
[04/11 10:07:06   1393s]   maximum (X+Y) =        79.00 um
[04/11 10:07:06   1393s]   inst (top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][5]) with max move: (1009.3, 719.5) -> (940.7, 729.9)
[04/11 10:07:06   1393s]   mean    (X+Y) =         4.50 um
[04/11 10:07:06   1393s] Summary Report:
[04/11 10:07:06   1393s] Instances move: 41110 (out of 97323 movable)
[04/11 10:07:06   1393s] Instances flipped: 0
[04/11 10:07:06   1393s] Mean displacement: 4.50 um
[04/11 10:07:06   1393s] Max displacement: 79.00 um (Instance: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][5]) (1009.3, 719.5) -> (940.7, 729.9)
[04/11 10:07:06   1393s] 	Length: 24 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_SDFPRQX9
[04/11 10:07:06   1393s] Total instances moved : 41110
[04/11 10:07:06   1393s] Total net bbox length = 5.983e+06 (3.254e+06 2.729e+06) (ext = 1.239e+04)
[04/11 10:07:06   1393s] Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 3171.1MB
[04/11 10:07:06   1393s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:02.0, mem=3171.1MB) @(0:23:12 - 0:23:13).
[04/11 10:07:06   1393s] *** Finished refinePlace (0:23:13 mem=3171.1M) ***
[04/11 10:07:06   1393s] *** maximum move = 79.00 um ***
[04/11 10:07:07   1393s] *** Finished re-routing un-routed nets (3171.1M) ***
[04/11 10:07:09   1396s] 
[04/11 10:07:09   1396s] *** Finish Physical Update (cpu=0:00:05.5 real=0:00:05.0 mem=3171.1M) ***
[04/11 10:07:09   1396s] *** Finish Post CTS Hold Fixing (cpu=0:13:52 real=0:13:52 totSessionCpu=0:23:16 mem=3171.1M density=19.124%) ***
[04/11 10:07:10   1396s] *** Steiner Routed Nets: 77.574%; Threshold: 100; Threshold for Hold: 100
[04/11 10:07:10   1396s] ### Creating LA Mngr. totSessionCpu=0:23:17 mem=2894.1M
[04/11 10:07:10   1396s] ### Creating LA Mngr, finished. totSessionCpu=0:23:17 mem=2894.1M
[04/11 10:07:10   1396s] Re-routed 0 nets
[04/11 10:07:10   1396s] GigaOpt_HOLD: Recover setup timing after hold fixing
[04/11 10:07:10   1396s] Summary for sequential cells idenfication: 
[04/11 10:07:10   1396s] Identified SBFF number: 210
[04/11 10:07:10   1396s] Identified MBFF number: 0
[04/11 10:07:10   1396s] Not identified SBFF number: 0
[04/11 10:07:10   1396s] Not identified MBFF number: 0
[04/11 10:07:10   1396s] Number of sequential cells which are not FFs: 45
[04/11 10:07:10   1396s] 
[04/11 10:07:10   1397s] Summary for sequential cells idenfication: 
[04/11 10:07:10   1397s] Identified SBFF number: 210
[04/11 10:07:10   1397s] Identified MBFF number: 0
[04/11 10:07:10   1397s] Not identified SBFF number: 0
[04/11 10:07:10   1397s] Not identified MBFF number: 0
[04/11 10:07:10   1397s] Number of sequential cells which are not FFs: 45
[04/11 10:07:10   1397s] 
[04/11 10:07:10   1397s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[04/11 10:07:10   1397s] GigaOpt: Skipping postEco optimization
[04/11 10:07:11   1397s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[04/11 10:07:11   1397s] GigaOpt: Skipping nonLegal postEco optimization
[04/11 10:07:11   1397s] *** Steiner Routed Nets: 77.574%; Threshold: 100; Threshold for Hold: 100
[04/11 10:07:11   1397s] ### Creating LA Mngr. totSessionCpu=0:23:18 mem=2894.1M
[04/11 10:07:11   1397s] ### Creating LA Mngr, finished. totSessionCpu=0:23:18 mem=2894.1M
[04/11 10:07:11   1397s] Re-routed 0 nets
[04/11 10:07:11   1398s] Reported timing to dir ./timingReports
[04/11 10:07:11   1398s] **optDesign ... cpu = 0:13:55, real = 0:13:55, mem = 2852.7M, totSessionCpu=0:23:19 **
[04/11 10:07:12   1398s] **INFO: Starting Blocking QThread with 1 CPU
[04/11 10:07:12   1398s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/11 10:07:12   1398s] #################################################################################
[04/11 10:07:12   1398s] # Design Stage: PreRoute
[04/11 10:07:12   1398s] # Design Name: top_top
[04/11 10:07:12   1398s] # Design Mode: 90nm
[04/11 10:07:12   1398s] # Analysis Mode: MMMC Non-OCV 
[04/11 10:07:12   1398s] # Parasitics Mode: No SPEF/RCDB
[04/11 10:07:12   1398s] # Signoff Settings: SI Off 
[04/11 10:07:12   1398s] #################################################################################
[04/11 10:07:12   1398s] AAE_INFO: 1 threads acquired from CTE.
[04/11 10:07:12   1398s] Calculate delays in BcWc mode...
[04/11 10:07:12   1398s] Topological Sorting (CPU = 0:00:00.2, MEM = 30.5M, InitMEM = 16.8M)
[04/11 10:07:12   1398s] *** Calculating scaling factor for FF libraries using the default operating condition of each library.
[04/11 10:07:12   1398s] Total number of fetched objects 99586
[04/11 10:07:12   1398s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[04/11 10:07:12   1398s] End delay calculation. (MEM=0 CPU=0:00:10.6 REAL=0:00:10.0)
[04/11 10:07:12   1398s] *** CDM Built up (cpu=0:00:11.3  real=0:00:11.0  mem= 0.0M) ***
[04/11 10:07:12   1398s] *** Done Building Timing Graph (cpu=0:00:12.5 real=0:00:12.0 totSessionCpu=0:00:29.6 mem=0.0M)
[04/11 10:07:27   1413s]  
_______________________________________________________________________
[04/11 10:07:27   1414s] #################################################################################
[04/11 10:07:27   1414s] # Design Stage: PreRoute
[04/11 10:07:27   1414s] # Design Name: top_top
[04/11 10:07:27   1414s] # Design Mode: 90nm
[04/11 10:07:27   1414s] # Analysis Mode: MMMC Non-OCV 
[04/11 10:07:27   1414s] # Parasitics Mode: No SPEF/RCDB
[04/11 10:07:27   1414s] # Signoff Settings: SI Off 
[04/11 10:07:27   1414s] #################################################################################
[04/11 10:07:29   1416s] AAE_INFO: 1 threads acquired from CTE.
[04/11 10:07:29   1416s] Calculate delays in BcWc mode...
[04/11 10:07:29   1416s] Topological Sorting (CPU = 0:00:00.2, MEM = 2882.5M, InitMEM = 2868.8M)
[04/11 10:07:40   1427s] Total number of fetched objects 99586
[04/11 10:07:41   1427s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[04/11 10:07:41   1427s] End delay calculation. (MEM=2957.01 CPU=0:00:11.0 REAL=0:00:11.0)
[04/11 10:07:41   1427s] *** CDM Built up (cpu=0:00:13.5  real=0:00:14.0  mem= 2957.0M) ***
[04/11 10:07:42   1428s] *** Done Building Timing Graph (cpu=0:00:14.8 real=0:00:15.0 totSessionCpu=0:23:49 mem=2957.0M)
[04/11 10:07:45   1431s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  | 14.529  | 46.982  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  26920  |  26296  |   30    |  1119   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.400  | -0.400  | -0.258  |  0.157  |
|           TNS (ns):|-238.564 |-237.991 | -0.573  |  0.000  |
|    Violating Paths:|  1563   |  1559   |    4    |    0    |
|          All Paths:|  26920  |  26296  |   30    |  1119   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     53 (53)      |   -0.009   |     70 (70)      |
|   max_tran     |     11 (89)      |   -0.130   |     11 (89)      |
|   max_fanout   |    880 (880)     |    -55     |    880 (880)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.124%
Routing Overflow: 0.06% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:32.9, REAL=0:00:34.0, MEM=2888.1M
[04/11 10:07:45   1431s] **optDesign ... cpu = 0:14:28, real = 0:14:29, mem = 2886.1M, totSessionCpu=0:23:52 **
[04/11 10:07:45   1431s] *** Finished optDesign ***
[04/11 10:07:45   1431s] 
[04/11 10:07:45   1431s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=  0:14:30 real=  0:14:30)
[04/11 10:07:45   1431s] Info: pop threads available for lower-level modules during optimization.
[04/11 10:07:45   1431s] <CMD> setOptMode -fixFanoutLoad true -fixDRC true
[04/11 10:07:45   1431s] <CMD> optDesign -postCTS -drv
[04/11 10:07:45   1431s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/11 10:07:45   1431s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[04/11 10:07:45   1431s] Core basic site is CORE
[04/11 10:07:45   1431s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/11 10:07:46   1432s] Summary for sequential cells idenfication: 
[04/11 10:07:46   1432s] Identified SBFF number: 210
[04/11 10:07:46   1432s] Identified MBFF number: 0
[04/11 10:07:46   1432s] Not identified SBFF number: 0
[04/11 10:07:46   1432s] Not identified MBFF number: 0
[04/11 10:07:46   1432s] Number of sequential cells which are not FFs: 45
[04/11 10:07:46   1432s] 
[04/11 10:07:46   1432s] #spOpts: mergeVia=F 
[04/11 10:07:46   1432s] GigaOpt running with 1 threads.
[04/11 10:07:46   1432s] Info: 1 threads available for lower-level modules during optimization.
[04/11 10:07:46   1432s] #spOpts: mergeVia=F 
[04/11 10:07:48   1434s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2842.3M, totSessionCpu=0:23:55 **
[04/11 10:07:48   1434s] *** optDesign -postCTS ***
[04/11 10:07:48   1434s] DRC Margin: user margin 0.0; extra margin 0.2
[04/11 10:07:48   1434s] Hold Target Slack: user slack 0
[04/11 10:07:48   1434s] Setup Target Slack: user slack 0; extra slack 0.1
[04/11 10:07:48   1434s] setUsefulSkewMode -ecoRoute false
[04/11 10:07:48   1434s] INFO:**** The delay profiles based on paritioning incorrect, turning off vt filtering
[04/11 10:07:48   1435s] Summary for sequential cells idenfication: 
[04/11 10:07:48   1435s] Identified SBFF number: 210
[04/11 10:07:48   1435s] Identified MBFF number: 0
[04/11 10:07:48   1435s] Not identified SBFF number: 0
[04/11 10:07:48   1435s] Not identified MBFF number: 0
[04/11 10:07:48   1435s] Number of sequential cells which are not FFs: 45
[04/11 10:07:48   1435s] 
[04/11 10:07:48   1435s] Start to check current routing status for nets...
[04/11 10:07:48   1435s] Using hname+ instead name for net compare
[04/11 10:07:48   1435s] All nets are already routed correctly.
[04/11 10:07:48   1435s] End to check current routing status for nets (mem=2842.3M)
[04/11 10:07:51   1437s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  26920  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     53 (53)      |   -0.009   |     70 (70)      |
|   max_tran     |     11 (89)      |   -0.130   |     11 (89)      |
|   max_fanout   |    880 (880)     |    -55     |    880 (880)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.124%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2834.3M, totSessionCpu=0:23:58 **
[04/11 10:07:51   1437s] PhyDesignGrid: maxLocalDensity 0.98
[04/11 10:07:51   1437s] ### Creating PhyDesignMc. totSessionCpu=0:23:58 mem=2834.3M
[04/11 10:07:51   1437s] #spOpts: mergeVia=F 
[04/11 10:07:51   1438s] ### Creating PhyDesignMc, finished. totSessionCpu=0:23:58 mem=2834.3M
[04/11 10:07:51   1438s] *** Starting optimizing excluded clock nets MEM= 2834.3M) ***
[04/11 10:07:51   1438s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2834.3M) ***
[04/11 10:07:51   1438s] *** Starting optimizing excluded clock nets MEM= 2834.3M) ***
[04/11 10:07:51   1438s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2834.3M) ***
[04/11 10:07:53   1439s] Begin: GigaOpt high fanout net optimization
[04/11 10:07:53   1439s] Info: 0 don't touch net , 138 undriven nets excluded from IPO operation.
[04/11 10:07:53   1439s] Info: 28 io nets excluded
[04/11 10:07:53   1439s] Info: 525 nets with fixed/cover wires excluded.
[04/11 10:07:53   1440s] Info: 525 clock nets excluded from IPO operation.
[04/11 10:07:53   1440s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:07:53   1440s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:07:53   1440s] PhyDesignGrid: maxLocalDensity 0.98
[04/11 10:07:53   1440s] ### Creating PhyDesignMc. totSessionCpu=0:24:00 mem=2844.7M
[04/11 10:07:53   1440s] #spOpts: mergeVia=F 
[04/11 10:07:53   1440s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:00 mem=2844.7M
[04/11 10:07:53   1440s] ### Creating LA Mngr. totSessionCpu=0:24:00 mem=2844.7M
[04/11 10:07:54   1441s] ### Creating LA Mngr, finished. totSessionCpu=0:24:01 mem=2844.7M
[04/11 10:07:55   1441s] ### Creating LA Mngr. totSessionCpu=0:24:02 mem=2957.2M
[04/11 10:07:55   1441s] ### Creating LA Mngr, finished. totSessionCpu=0:24:02 mem=2957.2M
[04/11 10:07:57   1443s] +----------+---------+--------+--------+------------+--------+
[04/11 10:07:57   1443s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/11 10:07:57   1443s] +----------+---------+--------+--------+------------+--------+
[04/11 10:07:57   1443s] |    19.12%|        -|   0.000|   0.000|   0:00:00.0| 3052.6M|
[04/11 10:07:57   1443s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/11 10:07:57   1443s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/11 10:07:57   1443s] |    19.12%|        -|   0.000|   0.000|   0:00:00.0| 3052.6M|
[04/11 10:07:57   1443s] +----------+---------+--------+--------+------------+--------+
[04/11 10:07:57   1443s] 
[04/11 10:07:57   1443s] *** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3052.6M) ***
[04/11 10:07:57   1443s] **** Begin NDR-Layer Usage Statistics ****
[04/11 10:07:57   1443s] Layer 3 has 528 constrained nets 
[04/11 10:07:57   1443s] **** End NDR-Layer Usage Statistics ****
[04/11 10:07:57   1443s] End: GigaOpt high fanout net optimization
[04/11 10:07:57   1443s] Begin: GigaOpt DRV Optimization
[04/11 10:07:57   1443s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[04/11 10:07:57   1443s] Info: 0 don't touch net , 138 undriven nets excluded from IPO operation.
[04/11 10:07:57   1443s] Info: 28 io nets excluded
[04/11 10:07:57   1443s] Info: 525 nets with fixed/cover wires excluded.
[04/11 10:07:57   1443s] Info: 525 clock nets excluded from IPO operation.
[04/11 10:07:57   1443s] PhyDesignGrid: maxLocalDensity 3.00
[04/11 10:07:57   1443s] ### Creating PhyDesignMc. totSessionCpu=0:24:04 mem=3033.5M
[04/11 10:07:57   1443s] #spOpts: mergeVia=F 
[04/11 10:07:58   1444s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:04 mem=3033.5M
[04/11 10:07:58   1444s] ### Creating LA Mngr. totSessionCpu=0:24:05 mem=3033.5M
[04/11 10:07:58   1444s] ### Creating LA Mngr, finished. totSessionCpu=0:24:05 mem=3033.5M
[04/11 10:07:58   1445s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/11 10:07:58   1445s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[04/11 10:07:58   1445s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/11 10:07:58   1445s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[04/11 10:07:58   1445s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/11 10:07:59   1445s] Info: violation cost 2176.399658 (cap = 804.831055, tran = 592.621399, len = 0.000000, fanout load = 778.945618, fanout count = 0.000000, glitch 0.000000)
[04/11 10:07:59   1445s] |   916   |  6574   |  5562   |   5562  |   880   |   880   |     0   |     0   | 0.00 |          0|          0|          0|  19.12  |            |           |
[04/11 10:07:59   1445s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:07:59   1445s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:07:59   1445s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:07:59   1445s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:07:59   1445s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:07:59   1445s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:07:59   1445s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:07:59   1445s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:07:59   1445s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:07:59   1445s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:07:59   1445s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:07:59   1445s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:07:59   1445s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:07:59   1445s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:07:59   1445s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:07:59   1445s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:07:59   1445s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:07:59   1445s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:07:59   1445s] **WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
[04/11 10:07:59   1445s] To increase the message display limit, refer to the product command reference manual.
[04/11 10:08:02   1448s] Dumping Information for Job 4 **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
 
[04/11 10:08:02   1448s] Dumping Information for Job 5 **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
 
[04/11 10:08:02   1448s] Dumping Information for Job 10 **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
 
[04/11 10:08:33   1479s] Info: violation cost 158.909393 (cap = 157.888428, tran = 0.170956, len = 0.000000, fanout load = 0.850000, fanout count = 0.000000, glitch 0.000000)
[04/11 10:08:33   1479s] |     1   |    15   |    17   |     17  |     1   |     1   |     0   |     0   | -0.01 |       1259|          0|       6194|  19.37  |   0:00:34.0|    3099.8M|
[04/11 10:08:33   1479s] Info: violation cost 157.789505 (cap = 157.789505, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/11 10:08:33   1479s] |     0   |     0   |    14   |     14  |     0   |     0   |     0   |     0   | -0.01 |          2|          0|          4|  19.37  |   0:00:00.0|    3099.8M|
[04/11 10:08:33   1479s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/11 10:08:33   1479s] **** Begin NDR-Layer Usage Statistics ****
[04/11 10:08:33   1479s] Layer 3 has 528 constrained nets 
[04/11 10:08:33   1479s] **** End NDR-Layer Usage Statistics ****
[04/11 10:08:33   1479s] 
[04/11 10:08:33   1479s] 
[04/11 10:08:33   1479s] =======================================================================
[04/11 10:08:33   1479s]                 Reasons for remaining drv violations
[04/11 10:08:33   1479s] =======================================================================
[04/11 10:08:33   1479s] *info: Total 14 net(s) still have violations after Drv fixing.
[04/11 10:08:33   1479s] 
[04/11 10:08:33   1479s] MultiBuffering failure reasons
[04/11 10:08:33   1479s] ------------------------------------------------
[04/11 10:08:33   1479s] *info:    14 net(s): Could not be fixed because buffering engine can't find a solution.
[04/11 10:08:33   1479s] 
[04/11 10:08:33   1479s] 
[04/11 10:08:33   1479s] *** Finish DRV Fixing (cpu=0:00:35.3 real=0:00:35.0 mem=3099.8M) ***
[04/11 10:08:33   1479s] 
[04/11 10:08:34   1480s] *** Starting refinePlace (0:24:40 mem=3099.8M) ***
[04/11 10:08:34   1480s] Total net bbox length = 6.034e+06 (3.284e+06 2.750e+06) (ext = 1.239e+04)
[04/11 10:08:34   1480s] default core: bins with density >  0.75 =   16 % ( 946 / 5929 )
[04/11 10:08:34   1480s] Density distribution unevenness ratio = 78.284%
[04/11 10:08:34   1480s] RPlace IncrNP: Rollback Lev = -3
[04/11 10:08:34   1480s] RPlace: Density =1.235385, incremental np is triggered.
[04/11 10:08:34   1480s] nrCritNet: 2.00% ( 2019 / 100955 ) cutoffSlk: 13361.6ps stdDelay: 16.9ps
[04/11 10:08:34   1481s] limitMaxMove -1, priorityInstMaxMove 3
[04/11 10:08:34   1481s] congRepair: preplaced inst 10080, priority inst 7925, db fixed inst 522
[04/11 10:08:48   1494s] default core: bins with density >  0.75 = 16.5 % ( 977 / 5929 )
[04/11 10:08:48   1494s] Density distribution unevenness ratio = 77.174%
[04/11 10:08:48   1494s] RPlace postIncrNP: Density = 1.235385 -> 1.059231.
[04/11 10:08:48   1494s] RPlace postIncrNP Info: Density distribution changes:
[04/11 10:08:48   1494s] [1.10+      ] :	 7 (0.12%) -> 0 (0.00%)
[04/11 10:08:48   1494s] [1.05 - 1.10] :	 10 (0.17%) -> 7 (0.12%)
[04/11 10:08:48   1494s] [1.00 - 1.05] :	 108 (1.82%) -> 78 (1.32%)
[04/11 10:08:48   1494s] [0.95 - 1.00] :	 567 (9.56%) -> 271 (4.57%)
[04/11 10:08:48   1494s] [0.90 - 0.95] :	 185 (3.12%) -> 322 (5.43%)
[04/11 10:08:48   1494s] [0.85 - 0.90] :	 45 (0.76%) -> 182 (3.07%)
[04/11 10:08:48   1494s] [0.80 - 0.85] :	 15 (0.25%) -> 78 (1.32%)
[04/11 10:08:48   1494s] [CPU] RefinePlace/IncrNP (cpu=0:00:14.4, real=0:00:14.0, mem=3238.9MB) @(0:24:41 - 0:24:55).
[04/11 10:08:48   1494s] Move report: incrNP moves 88389 insts, mean move: 19.55 um, max move: 237.20 um
[04/11 10:08:48   1494s] 	Max move on inst (top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/FE_PHC55765_top_inst_slaves_2_ar_ready): (1118.50, 1478.70) --> (1003.50, 1356.50)
[04/11 10:08:48   1494s] Move report: Timing Driven Placement moves 88389 insts, mean move: 19.55 um, max move: 237.20 um
[04/11 10:08:48   1494s] 	Max move on inst (top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/FE_PHC55765_top_inst_slaves_2_ar_ready): (1118.50, 1478.70) --> (1003.50, 1356.50)
[04/11 10:08:48   1494s] 	Runtime: CPU: 0:00:14.4 REAL: 0:00:14.0 MEM: 3238.9MB
[04/11 10:08:48   1494s] Starting refinePlace ...
[04/11 10:08:48   1495s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 10:08:48   1495s] default core: bins with density >  0.75 = 16.5 % ( 977 / 5929 )
[04/11 10:08:48   1495s] Density distribution unevenness ratio = 77.243%
[04/11 10:08:50   1496s]   Spread Effort: high, pre-route mode, useDDP on.
[04/11 10:08:50   1496s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:02.0, mem=3238.9MB) @(0:24:55 - 0:24:57).
[04/11 10:08:50   1496s] Move report: preRPlace moves 83092 insts, mean move: 2.65 um, max move: 115.80 um
[04/11 10:08:50   1496s] 	Max move on inst (top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/FE_PHC5416_n_206): (1148.10, 1060.10) --> (1258.70, 1054.90)
[04/11 10:08:50   1496s] 	Length: 58 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX284
[04/11 10:08:50   1496s] wireLenOptFixPriorityInst 7972 inst fixed
[04/11 10:08:50   1497s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 10:08:50   1497s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=3238.9MB) @(0:24:57 - 0:24:57).
[04/11 10:08:50   1497s] Move report: Detail placement moves 83092 insts, mean move: 2.65 um, max move: 115.80 um
[04/11 10:08:50   1497s] 	Max move on inst (top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/FE_PHC5416_n_206): (1148.10, 1060.10) --> (1258.70, 1054.90)
[04/11 10:08:50   1497s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 3238.9MB
[04/11 10:08:50   1497s] Statistics of distance of Instance movement in refine placement:
[04/11 10:08:50   1497s]   maximum (X+Y) =       238.40 um
[04/11 10:08:50   1497s]   inst (top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/FE_PHC55765_top_inst_slaves_2_ar_ready) with max move: (1118.5, 1478.7) -> (1002.3, 1356.5)
[04/11 10:08:50   1497s]   mean    (X+Y) =        19.26 um
[04/11 10:08:50   1497s] Total instances flipped for legalization: 48
[04/11 10:08:50   1497s] Summary Report:
[04/11 10:08:50   1497s] Instances move: 91801 (out of 98584 movable)
[04/11 10:08:50   1497s] Instances flipped: 48
[04/11 10:08:50   1497s] Mean displacement: 19.26 um
[04/11 10:08:50   1497s] Max displacement: 238.40 um (Instance: top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/FE_PHC55765_top_inst_slaves_2_ar_ready) (1118.5, 1478.7) -> (1002.3, 1356.5)
[04/11 10:08:50   1497s] 	Length: 4 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX9
[04/11 10:08:50   1497s] Total instances moved : 91801
[04/11 10:08:50   1497s] Total net bbox length = 4.609e+06 (2.548e+06 2.061e+06) (ext = 1.241e+04)
[04/11 10:08:50   1497s] Runtime: CPU: 0:00:16.6 REAL: 0:00:16.0 MEM: 3238.9MB
[04/11 10:08:50   1497s] [CPU] RefinePlace/total (cpu=0:00:16.6, real=0:00:16.0, mem=3238.9MB) @(0:24:40 - 0:24:57).
[04/11 10:08:50   1497s] *** Finished refinePlace (0:24:57 mem=3238.9M) ***
[04/11 10:08:51   1497s] *** maximum move = 238.40 um ***
[04/11 10:08:52   1498s] *** Finished re-routing un-routed nets (3238.9M) ***
[04/11 10:09:06   1512s] 
[04/11 10:09:06   1512s] *** Finish Physical Update (cpu=0:00:33.0 real=0:00:33.0 mem=3238.9M) ***
[04/11 10:09:06   1513s] End: GigaOpt DRV Optimization
[04/11 10:09:06   1513s] GigaOpt: Cleaning up trial route
[04/11 10:09:06   1513s] ### Creating LA Mngr. totSessionCpu=0:25:13 mem=3204.5M
[04/11 10:09:06   1513s] ### Creating LA Mngr, finished. totSessionCpu=0:25:13 mem=3204.5M
[04/11 10:09:06   1513s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[04/11 10:09:06   1513s] [PSP] Started earlyGlobalRoute kernel
[04/11 10:09:06   1513s] [PSP] Initial Peak syMemory usage = 3204.5 MB
[04/11 10:09:06   1513s] (I)       Reading DB...
[04/11 10:09:07   1513s] (I)       congestionReportName   : 
[04/11 10:09:07   1513s] (I)       layerRangeFor2DCongestion : 
[04/11 10:09:07   1513s] (I)       buildTerm2TermWires    : 1
[04/11 10:09:07   1513s] (I)       doTrackAssignment      : 1
[04/11 10:09:07   1513s] (I)       dumpBookshelfFiles     : 0
[04/11 10:09:07   1513s] (I)       numThreads             : 1
[04/11 10:09:07   1513s] [NR-eGR] honorMsvRouteConstraint: false
[04/11 10:09:07   1513s] (I)       honorPin               : false
[04/11 10:09:07   1513s] (I)       honorPinGuide          : true
[04/11 10:09:07   1513s] (I)       honorPartition         : false
[04/11 10:09:07   1513s] (I)       allowPartitionCrossover: false
[04/11 10:09:07   1513s] (I)       honorSingleEntry       : true
[04/11 10:09:07   1513s] (I)       honorSingleEntryStrong : true
[04/11 10:09:07   1513s] (I)       handleViaSpacingRule   : false
[04/11 10:09:07   1513s] (I)       handleEolSpacingRule   : false
[04/11 10:09:07   1513s] (I)       PDConstraint           : none
[04/11 10:09:07   1513s] (I)       expBetterNDRHandling   : false
[04/11 10:09:07   1513s] [NR-eGR] honorClockSpecNDR      : 0
[04/11 10:09:07   1513s] (I)       routingEffortLevel     : 3
[04/11 10:09:07   1513s] (I)       effortLevel            : standard
[04/11 10:09:07   1513s] [NR-eGR] minRouteLayer          : 2
[04/11 10:09:07   1513s] [NR-eGR] maxRouteLayer          : 127
[04/11 10:09:07   1513s] (I)       relaxedTopLayerCeiling : 127
[04/11 10:09:07   1513s] (I)       relaxedBottomLayerFloor: 2
[04/11 10:09:07   1513s] (I)       numRowsPerGCell        : 1
[04/11 10:09:07   1513s] (I)       speedUpLargeDesign     : 0
[04/11 10:09:07   1513s] (I)       speedUpBlkViolationClean: 1
[04/11 10:09:07   1513s] (I)       multiThreadingTA       : 1
[04/11 10:09:07   1513s] (I)       blockedPinEscape       : 1
[04/11 10:09:07   1513s] (I)       blkAwareLayerSwitching : 1
[04/11 10:09:07   1513s] (I)       betterClockWireModeling: 1
[04/11 10:09:07   1513s] (I)       optimizationMode       : false
[04/11 10:09:07   1513s] (I)       routeSecondPG          : false
[04/11 10:09:07   1513s] (I)       scenicRatioForLayerRelax: 0.00
[04/11 10:09:07   1513s] (I)       detourLimitForLayerRelax: 0.00
[04/11 10:09:07   1513s] (I)       punchThroughDistance   : 500.00
[04/11 10:09:07   1513s] (I)       scenicBound            : 1.15
[04/11 10:09:07   1513s] (I)       maxScenicToAvoidBlk    : 100.00
[04/11 10:09:07   1513s] (I)       source-to-sink ratio   : 0.00
[04/11 10:09:07   1513s] (I)       targetCongestionRatioH : 1.00
[04/11 10:09:07   1513s] (I)       targetCongestionRatioV : 1.00
[04/11 10:09:07   1513s] (I)       layerCongestionRatio   : 0.70
[04/11 10:09:07   1513s] (I)       m1CongestionRatio      : 0.10
[04/11 10:09:07   1513s] (I)       m2m3CongestionRatio    : 0.70
[04/11 10:09:07   1513s] (I)       localRouteEffort       : 1.00
[04/11 10:09:07   1513s] (I)       numSitesBlockedByOneVia: 8.00
[04/11 10:09:07   1513s] (I)       supplyScaleFactorH     : 1.00
[04/11 10:09:07   1513s] (I)       supplyScaleFactorV     : 1.00
[04/11 10:09:07   1513s] (I)       highlight3DOverflowFactor: 0.00
[04/11 10:09:07   1513s] (I)       doubleCutViaModelingRatio: 0.00
[04/11 10:09:07   1513s] (I)       blockTrack             : 
[04/11 10:09:07   1513s] (I)       routeVias              : 
[04/11 10:09:07   1513s] (I)       readTROption           : true
[04/11 10:09:07   1513s] (I)       extraSpacingFactor     : 1.00
[04/11 10:09:07   1513s] [NR-eGR] numTracksPerClockWire  : 0
[04/11 10:09:07   1513s] (I)       routeSelectedNetsOnly  : false
[04/11 10:09:07   1513s] (I)       clkNetUseMaxDemand     : false
[04/11 10:09:07   1513s] (I)       extraDemandForClocks   : 0
[04/11 10:09:07   1513s] (I)       before initializing RouteDB syMemory usage = 3204.5 MB
[04/11 10:09:07   1513s] (I)       starting read tracks
[04/11 10:09:07   1513s] (I)       build grid graph
[04/11 10:09:07   1513s] (I)       build grid graph start
[04/11 10:09:07   1513s] [NR-eGR] Layer1 has no routable track
[04/11 10:09:07   1513s] [NR-eGR] Layer2 has single uniform track structure
[04/11 10:09:07   1513s] [NR-eGR] Layer3 has single uniform track structure
[04/11 10:09:07   1513s] [NR-eGR] Layer4 has single uniform track structure
[04/11 10:09:07   1513s] [NR-eGR] Layer5 has single uniform track structure
[04/11 10:09:07   1513s] [NR-eGR] Layer6 has single uniform track structure
[04/11 10:09:07   1513s] [NR-eGR] Layer7 has single uniform track structure
[04/11 10:09:07   1513s] [NR-eGR] Layer8 has single uniform track structure
[04/11 10:09:07   1513s] (I)       build grid graph end
[04/11 10:09:07   1513s] (I)       numViaLayers=7
[04/11 10:09:07   1513s] (I)       Reading via CDS_via1_HV for layer: 0 
[04/11 10:09:07   1513s] (I)       Reading via CDS_via2 for layer: 1 
[04/11 10:09:07   1513s] (I)       Reading via CDS_via3 for layer: 2 
[04/11 10:09:07   1513s] (I)       Reading via CDS_via4 for layer: 3 
[04/11 10:09:07   1513s] (I)       Reading via CDS_via5 for layer: 4 
[04/11 10:09:07   1513s] (I)       Reading via CDS_via6 for layer: 5 
[04/11 10:09:07   1513s] (I)       Reading via CDS_CB for layer: 6 
[04/11 10:09:07   1513s] (I)       end build via table
[04/11 10:09:07   1513s] [NR-eGR] numRoutingBlks=0 numInstBlks=6235 numPGBlocks=1890 numBumpBlks=0 numBoundaryFakeBlks=0
[04/11 10:09:07   1513s] [NR-eGR] numPreroutedNet = 525  numPreroutedWires = 28977
[04/11 10:09:07   1513s] (I)       readDataFromPlaceDB
[04/11 10:09:07   1513s] (I)       Read net information..
[04/11 10:09:07   1513s] [NR-eGR] Read numTotalNets=100740  numIgnoredNets=553
[04/11 10:09:07   1513s] (I)       Read testcase time = 0.010 seconds
[04/11 10:09:07   1513s] 
[04/11 10:09:07   1513s] (I)       build grid graph start
[04/11 10:09:07   1513s] (I)       build grid graph end
[04/11 10:09:07   1513s] (I)       Model blockage into capacity
[04/11 10:09:07   1513s] (I)       Read numBlocks=8847  numPreroutedWires=28977  numCapScreens=0
[04/11 10:09:07   1514s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/11 10:09:07   1514s] (I)       blocked area on Layer2 : 1013517826500  (21.11%)
[04/11 10:09:07   1514s] (I)       blocked area on Layer3 : 1010717405900  (21.05%)
[04/11 10:09:07   1514s] (I)       blocked area on Layer4 : 1637010439900  (34.10%)
[04/11 10:09:07   1514s] (I)       blocked area on Layer5 : 161636910000  (3.37%)
[04/11 10:09:07   1514s] (I)       blocked area on Layer6 : 165449080000  (3.45%)
[04/11 10:09:07   1514s] (I)       blocked area on Layer7 : 359774048650  (7.49%)
[04/11 10:09:07   1514s] (I)       blocked area on Layer8 : 305248220000  (6.36%)
[04/11 10:09:07   1514s] (I)       Modeling time = 0.270 seconds
[04/11 10:09:07   1514s] 
[04/11 10:09:07   1514s] (I)       totalPins=277034  totalGlobalPin=264812 (95.59%)
[04/11 10:09:07   1514s] (I)       Number of ignored nets = 553
[04/11 10:09:07   1514s] (I)       Number of fixed nets = 525.  Ignored: Yes
[04/11 10:09:07   1514s] (I)       Number of clock nets = 528.  Ignored: No
[04/11 10:09:07   1514s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/11 10:09:07   1514s] (I)       Number of special nets = 0.  Ignored: Yes
[04/11 10:09:07   1514s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/11 10:09:07   1514s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/11 10:09:07   1514s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/11 10:09:07   1514s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/11 10:09:07   1514s] (I)       Number of two pin nets which has pins at the same location = 28.  Ignored: Yes
[04/11 10:09:07   1514s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3204.5 MB
[04/11 10:09:07   1514s] (I)       Layer1  viaCost=300.00
[04/11 10:09:07   1514s] (I)       Layer2  viaCost=100.00
[04/11 10:09:07   1514s] (I)       Layer3  viaCost=100.00
[04/11 10:09:07   1514s] (I)       Layer4  viaCost=100.00
[04/11 10:09:07   1514s] (I)       Layer5  viaCost=200.00
[04/11 10:09:07   1514s] (I)       Layer6  viaCost=100.00
[04/11 10:09:07   1514s] (I)       Layer7  viaCost=500.00
[04/11 10:09:07   1514s] (I)       ---------------------Grid Graph Info--------------------
[04/11 10:09:07   1514s] (I)       routing area        :  (0, 0) - (2191000, 2191000)
[04/11 10:09:07   1514s] (I)       core area           :  (95500, 95500) - (2095500, 2095500)
[04/11 10:09:07   1514s] (I)       Site Width          :   200  (dbu)
[04/11 10:09:07   1514s] (I)       Row Height          :  2600  (dbu)
[04/11 10:09:07   1514s] (I)       GCell Width         :  2600  (dbu)
[04/11 10:09:07   1514s] (I)       GCell Height        :  2600  (dbu)
[04/11 10:09:07   1514s] (I)       grid                :   842   842     8
[04/11 10:09:07   1514s] (I)       vertical capacity   :     0  2600     0  2600     0  2600     0  2600
[04/11 10:09:07   1514s] (I)       horizontal capacity :     0     0  2600     0  2600     0  2600     0
[04/11 10:09:07   1514s] (I)       Default wire width  :   100   100   100   100   100   400   400  3000
[04/11 10:09:07   1514s] (I)       Default wire space  :    90   100   100   100   100   400   400  2000
[04/11 10:09:07   1514s] (I)       Default pitch size  :   190   200   200   200   200   800   800  5000
[04/11 10:09:07   1514s] (I)       First Track Coord   :     0   100   100   100   100  1100  1100  5500
[04/11 10:09:07   1514s] (I)       Num tracks per GCell:  0.00 13.00 13.00 13.00 13.00  3.25  3.25  0.52
[04/11 10:09:07   1514s] (I)       Total num of tracks :     0 10955 10955 10955 10955  2738  2738   437
[04/11 10:09:07   1514s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/11 10:09:07   1514s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/11 10:09:07   1514s] (I)       --------------------------------------------------------
[04/11 10:09:07   1514s] 
[04/11 10:09:07   1514s] [NR-eGR] ============ Routing rule table ============
[04/11 10:09:07   1514s] [NR-eGR] Rule id 0. Nets 100187 
[04/11 10:09:07   1514s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/11 10:09:07   1514s] [NR-eGR] Pitch:  L1=190  L2=200  L3=200  L4=200  L5=200  L6=800  L7=800  L8=5000
[04/11 10:09:07   1514s] [NR-eGR] Rule id 1. Nets 0 
[04/11 10:09:07   1514s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[04/11 10:09:07   1514s] [NR-eGR] Pitch:  L1=380  L2=400  L3=400  L4=400  L5=400  L6=1600  L7=1600  L8=10000
[04/11 10:09:07   1514s] [NR-eGR] ========================================
[04/11 10:09:07   1514s] [NR-eGR] 
[04/11 10:09:07   1514s] (I)       After initializing earlyGlobalRoute syMemory usage = 3204.5 MB
[04/11 10:09:07   1514s] (I)       Loading and dumping file time : 0.88 seconds
[04/11 10:09:07   1514s] (I)       ============= Initialization =============
[04/11 10:09:07   1514s] (I)       total 2D Cap : 36215911 = (18475920 H, 17739991 V)
[04/11 10:09:07   1514s] [NR-eGR] Layer group 1: route 100187 net(s) in layer range [2, 8]
[04/11 10:09:07   1514s] (I)       ============  Phase 1a Route ============
[04/11 10:09:08   1514s] (I)       Phase 1a runs 0.16 seconds
[04/11 10:09:08   1514s] (I)       blkAvoiding Routing :  time=0.05  numBlkSegs=0
[04/11 10:09:08   1514s] (I)       Usage: 1802895 = (995595 H, 807300 V) = (5.39% H, 4.55% V) = (2.589e+06um H, 2.099e+06um V)
[04/11 10:09:08   1514s] (I)       
[04/11 10:09:08   1514s] (I)       ============  Phase 1b Route ============
[04/11 10:09:08   1514s] (I)       Phase 1b runs 0.06 seconds
[04/11 10:09:08   1514s] (I)       Usage: 1803416 = (995678 H, 807738 V) = (5.39% H, 4.55% V) = (2.589e+06um H, 2.100e+06um V)
[04/11 10:09:08   1514s] (I)       
[04/11 10:09:08   1514s] (I)       earlyGlobalRoute overflow of layer group 1: 0.73% H + 0.00% V. EstWL: 4.688882e+06um
[04/11 10:09:08   1514s] (I)       ============  Phase 1c Route ============
[04/11 10:09:08   1514s] (I)       Level2 Grid: 169 x 169
[04/11 10:09:08   1514s] (I)       Phase 1c runs 0.06 seconds
[04/11 10:09:08   1514s] (I)       Usage: 1804752 = (996668 H, 808084 V) = (5.39% H, 4.56% V) = (2.591e+06um H, 2.101e+06um V)
[04/11 10:09:08   1514s] (I)       
[04/11 10:09:08   1514s] (I)       ============  Phase 1d Route ============
[04/11 10:09:08   1514s] (I)       Phase 1d runs 0.06 seconds
[04/11 10:09:08   1514s] (I)       Usage: 1804762 = (996668 H, 808094 V) = (5.39% H, 4.56% V) = (2.591e+06um H, 2.101e+06um V)
[04/11 10:09:08   1514s] (I)       
[04/11 10:09:08   1514s] (I)       ============  Phase 1e Route ============
[04/11 10:09:08   1514s] (I)       Phase 1e runs 0.02 seconds
[04/11 10:09:08   1514s] (I)       Usage: 1804762 = (996668 H, 808094 V) = (5.39% H, 4.56% V) = (2.591e+06um H, 2.101e+06um V)
[04/11 10:09:08   1514s] (I)       
[04/11 10:09:08   1514s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.01% V. EstWL: 4.692381e+06um
[04/11 10:09:08   1514s] [NR-eGR] 
[04/11 10:09:08   1514s] (I)       ============  Phase 1l Route ============
[04/11 10:09:09   1515s] (I)       Phase 1l runs 0.45 seconds
[04/11 10:09:09   1515s] (I)       Total Global Routing Runtime: 1.10 seconds
[04/11 10:09:09   1515s] (I)       total 2D Cap : 36220757 = (18477547 H, 17743210 V)
[04/11 10:09:09   1515s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.00% V
[04/11 10:09:09   1515s] [NR-eGR] Overflow after earlyGlobalRoute 0.06% H + 0.00% V
[04/11 10:09:09   1515s] (I)       ============= track Assignment ============
[04/11 10:09:09   1515s] (I)       extract Global 3D Wires
[04/11 10:09:09   1515s] (I)       Extract Global WL : time=0.03
[04/11 10:09:09   1515s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/11 10:09:09   1515s] (I)       Initialization real time=0.00 seconds
[04/11 10:09:09   1515s] (I)       Kernel real time=0.67 seconds
[04/11 10:09:09   1515s] (I)       End Greedy Track Assignment
[04/11 10:09:10   1516s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 285098
[04/11 10:09:10   1516s] [NR-eGR] Layer2(M2)(V) length: 1.115723e+06um, number of vias: 406809
[04/11 10:09:10   1516s] [NR-eGR] Layer3(M3)(H) length: 1.428555e+06um, number of vias: 61981
[04/11 10:09:10   1516s] [NR-eGR] Layer4(M4)(V) length: 9.502027e+05um, number of vias: 35064
[04/11 10:09:10   1516s] [NR-eGR] Layer5(M5)(H) length: 1.098681e+06um, number of vias: 4435
[04/11 10:09:10   1516s] [NR-eGR] Layer6(M6)(V) length: 1.690425e+05um, number of vias: 1890
[04/11 10:09:10   1516s] [NR-eGR] Layer7(M7)(H) length: 1.305425e+05um, number of vias: 4
[04/11 10:09:10   1516s] [NR-eGR] Layer8(AP)(V) length: 1.600000e+00um, number of vias: 0
[04/11 10:09:10   1516s] [NR-eGR] Total length: 4.892748e+06um, number of vias: 795281
[04/11 10:09:10   1517s] [NR-eGR] End Peak syMemory usage = 2907.0 MB
[04/11 10:09:10   1517s] [NR-eGR] Early Global Router Kernel+IO runtime : 3.81 seconds
[04/11 10:09:10   1517s] GigaOpt: Cleaning up extraction
[04/11 10:09:10   1517s] Extraction called for design 'top_top' of instances=152230 and nets=115667 using extraction engine 'preRoute' .
[04/11 10:09:10   1517s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/11 10:09:10   1517s] Type 'man IMPEXT-3530' for more detail.
[04/11 10:09:10   1517s] PreRoute RC Extraction called for design top_top.
[04/11 10:09:10   1517s] RC Extraction called in multi-corner(2) mode.
[04/11 10:09:10   1517s] RCMode: PreRoute
[04/11 10:09:10   1517s]       RC Corner Indexes            0       1   
[04/11 10:09:10   1517s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/11 10:09:10   1517s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/11 10:09:10   1517s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/11 10:09:10   1517s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/11 10:09:10   1517s] Shrink Factor                : 1.00000
[04/11 10:09:10   1517s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/11 10:09:10   1517s] Using capacitance table file ...
[04/11 10:09:10   1517s] Updating RC grid for preRoute extraction ...
[04/11 10:09:10   1517s] Initializing multi-corner capacitance tables ... 
[04/11 10:09:10   1517s] Initializing multi-corner resistance tables ...
[04/11 10:09:10   1517s] Creating RPSQ from WeeR and WRes ...
[04/11 10:09:10   1517s] Creating RPSQ from WeeR and WRes ...
[04/11 10:09:11   1517s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2890.941M)
[04/11 10:09:11   1517s] GigaOpt: Cleaning up delay & timing
[04/11 10:09:11   1517s] #################################################################################
[04/11 10:09:11   1517s] # Design Stage: PreRoute
[04/11 10:09:11   1517s] # Design Name: top_top
[04/11 10:09:11   1517s] # Design Mode: 90nm
[04/11 10:09:11   1517s] # Analysis Mode: MMMC Non-OCV 
[04/11 10:09:11   1517s] # Parasitics Mode: No SPEF/RCDB
[04/11 10:09:11   1517s] # Signoff Settings: SI Off 
[04/11 10:09:11   1517s] #################################################################################
[04/11 10:09:13   1519s] AAE_INFO: 1 threads acquired from CTE.
[04/11 10:09:13   1519s] Calculate delays in BcWc mode...
[04/11 10:09:13   1519s] Topological Sorting (CPU = 0:00:00.2, MEM = 2922.8M, InitMEM = 2909.0M)
[04/11 10:09:25   1531s] Total number of fetched objects 100819
[04/11 10:09:25   1531s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[04/11 10:09:25   1531s] End delay calculation. (MEM=2997.24 CPU=0:00:11.4 REAL=0:00:12.0)
[04/11 10:09:25   1531s] *** CDM Built up (cpu=0:00:13.8  real=0:00:14.0  mem= 2997.2M) ***
[04/11 10:09:26   1532s] Begin: GigaOpt DRV Optimization (small scale fixing)
[04/11 10:09:26   1532s] Info: 0 don't touch net , 138 undriven nets excluded from IPO operation.
[04/11 10:09:26   1532s] Info: 28 io nets excluded
[04/11 10:09:26   1532s] Info: 525 nets with fixed/cover wires excluded.
[04/11 10:09:26   1532s] Info: 525 clock nets excluded from IPO operation.
[04/11 10:09:26   1532s] PhyDesignGrid: maxLocalDensity 3.00
[04/11 10:09:26   1532s] ### Creating PhyDesignMc. totSessionCpu=0:25:33 mem=2997.2M
[04/11 10:09:26   1532s] Core basic site is CORE
[04/11 10:09:27   1533s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/11 10:09:27   1533s] ### Creating PhyDesignMc, finished. totSessionCpu=0:25:33 mem=2997.2M
[04/11 10:09:27   1533s] ### Creating LA Mngr. totSessionCpu=0:25:34 mem=2997.2M
[04/11 10:09:27   1533s] ### Creating LA Mngr, finished. totSessionCpu=0:25:34 mem=2997.2M
[04/11 10:09:29   1535s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/11 10:09:29   1535s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[04/11 10:09:29   1535s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/11 10:09:29   1535s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[04/11 10:09:29   1535s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/11 10:09:29   1535s] Info: violation cost 537.313354 (cap = 404.818573, tran = 132.495087, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/11 10:09:29   1535s] |   548   |  1724   |  2073   |   2073  |     0   |     0   |     0   |     0   | 0.00 |          0|          0|          0|  19.37  |            |           |
[04/11 10:09:50   1556s] Info: violation cost 169.950638 (cap = 158.707809, tran = 11.242831, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/11 10:09:50   1556s] |     8   |    66   |    19   |     19  |     0   |     0   |     0   |     0   | -0.06 |         23|          0|       2217|  19.62  |   0:00:21.0|    3118.6M|
[04/11 10:09:50   1556s] Info: violation cost 157.816162 (cap = 157.800720, tran = 0.015441, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/11 10:09:50   1556s] |     1   |     4   |    14   |     14  |     0   |     0   |     0   |     0   | -0.06 |          0|          0|          6|  19.62  |   0:00:00.0|    3118.6M|
[04/11 10:09:50   1556s] Info: violation cost 157.800720 (cap = 157.800720, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/11 10:09:50   1556s] |     0   |     0   |    14   |     14  |     0   |     0   |     0   |     0   | -0.06 |          0|          0|          1|  19.62  |   0:00:00.0|    3118.6M|
[04/11 10:09:50   1556s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/11 10:09:50   1556s] **** Begin NDR-Layer Usage Statistics ****
[04/11 10:09:50   1556s] Layer 3 has 528 constrained nets 
[04/11 10:09:50   1556s] **** End NDR-Layer Usage Statistics ****
[04/11 10:09:50   1556s] 
[04/11 10:09:50   1556s] 
[04/11 10:09:50   1556s] =======================================================================
[04/11 10:09:50   1556s]                 Reasons for remaining drv violations
[04/11 10:09:50   1556s] =======================================================================
[04/11 10:09:50   1556s] *info: Total 14 net(s) still have violations after Drv fixing.
[04/11 10:09:50   1556s] 
[04/11 10:09:50   1556s] MultiBuffering failure reasons
[04/11 10:09:50   1556s] ------------------------------------------------
[04/11 10:09:50   1556s] *info:     6 net(s): Could not be fixed because buffering engine can't find a solution.
[04/11 10:09:50   1556s] *info:     8 net(s): Could not be fixed because the net was skipped to avoid working on shortest net.
[04/11 10:09:50   1556s] 
[04/11 10:09:50   1556s] SingleBuffering failure reasons
[04/11 10:09:50   1556s] ------------------------------------------------
[04/11 10:09:50   1556s] *info:     6 net(s): Could not be fixed because buffering engine can't find a solution.
[04/11 10:09:50   1556s] *info:     8 net(s): Could not be fixed because no move is found.
[04/11 10:09:50   1556s] 
[04/11 10:09:50   1556s] Resizing failure reasons
[04/11 10:09:50   1556s] ------------------------------------------------
[04/11 10:09:50   1556s] *info:    14 net(s): Could not be fixed because instance couldn't be resized.
[04/11 10:09:50   1556s] 
[04/11 10:09:50   1556s] 
[04/11 10:09:50   1556s] *** Finish DRV Fixing (cpu=0:00:22.8 real=0:00:23.0 mem=3118.6M) ***
[04/11 10:09:50   1556s] 
[04/11 10:09:51   1557s] *** Starting refinePlace (0:25:57 mem=3150.7M) ***
[04/11 10:09:51   1557s] Total net bbox length = 4.609e+06 (2.548e+06 2.061e+06) (ext = 1.241e+04)
[04/11 10:09:51   1557s] default core: bins with density >  0.75 = 16.3 % ( 967 / 5929 )
[04/11 10:09:51   1557s] Density distribution unevenness ratio = 77.121%
[04/11 10:09:51   1557s] RPlace IncrNP: Rollback Lev = -3
[04/11 10:09:51   1557s] RPlace: Density =1.160000, incremental np is triggered.
[04/11 10:09:51   1557s] nrCritNet: 2.00% ( 2017 / 100978 ) cutoffSlk: 13772.9ps stdDelay: 16.9ps
[04/11 10:09:51   1557s] limitMaxMove -1, priorityInstMaxMove 3
[04/11 10:09:51   1557s] congRepair: preplaced inst 35659, priority inst 5560, db fixed inst 522
[04/11 10:10:03   1568s] default core: bins with density >  0.75 = 16.6 % ( 984 / 5929 )
[04/11 10:10:03   1568s] Density distribution unevenness ratio = 76.541%
[04/11 10:10:03   1568s] RPlace postIncrNP: Density = 1.160000 -> 1.086923.
[04/11 10:10:03   1568s] RPlace postIncrNP Info: Density distribution changes:
[04/11 10:10:03   1568s] [1.10+      ] :	 3 (0.05%) -> 0 (0.00%)
[04/11 10:10:03   1568s] [1.05 - 1.10] :	 13 (0.22%) -> 3 (0.05%)
[04/11 10:10:03   1568s] [1.00 - 1.05] :	 53 (0.89%) -> 71 (1.20%)
[04/11 10:10:03   1568s] [0.95 - 1.00] :	 373 (6.29%) -> 186 (3.14%)
[04/11 10:10:03   1568s] [0.90 - 0.95] :	 295 (4.98%) -> 356 (6.00%)
[04/11 10:10:03   1568s] [0.85 - 0.90] :	 134 (2.26%) -> 215 (3.63%)
[04/11 10:10:03   1568s] [0.80 - 0.85] :	 62 (1.05%) -> 110 (1.86%)
[04/11 10:10:03   1568s] [CPU] RefinePlace/IncrNP (cpu=0:00:11.6, real=0:00:12.0, mem=3254.6MB) @(0:25:57 - 0:26:09).
[04/11 10:10:03   1568s] Move report: incrNP moves 62711 insts, mean move: 13.61 um, max move: 162.20 um
[04/11 10:10:03   1568s] 	Max move on inst (top_inst_peripherals_i/apb_uart_i/UART_RXFF/FE_PHC51609_iFIFOMem_58_1): (1173.70, 716.90) --> (1092.10, 797.50)
[04/11 10:10:03   1568s] Move report: Timing Driven Placement moves 62711 insts, mean move: 13.61 um, max move: 162.20 um
[04/11 10:10:03   1568s] 	Max move on inst (top_inst_peripherals_i/apb_uart_i/UART_RXFF/FE_PHC51609_iFIFOMem_58_1): (1173.70, 716.90) --> (1092.10, 797.50)
[04/11 10:10:03   1568s] 	Runtime: CPU: 0:00:11.6 REAL: 0:00:12.0 MEM: 3254.6MB
[04/11 10:10:03   1568s] Starting refinePlace ...
[04/11 10:10:03   1568s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 10:10:03   1569s] default core: bins with density >  0.75 = 16.6 % ( 984 / 5929 )
[04/11 10:10:03   1569s] Density distribution unevenness ratio = 76.593%
[04/11 10:10:05   1570s]   Spread Effort: high, pre-route mode, useDDP on.
[04/11 10:10:05   1570s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.5, real=0:00:02.0, mem=3254.6MB) @(0:26:09 - 0:26:10).
[04/11 10:10:05   1570s] Move report: preRPlace moves 67553 insts, mean move: 2.46 um, max move: 66.40 um
[04/11 10:10:05   1570s] 	Max move on inst (top_inst_peripherals_i/apb_uart_i/UART_RXFF/FE_PHC8504_iFIFOMem_60_5): (1133.50, 763.70) --> (1171.30, 735.10)
[04/11 10:10:05   1570s] 	Length: 58 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX284
[04/11 10:10:05   1570s] wireLenOptFixPriorityInst 7972 inst fixed
[04/11 10:10:05   1570s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/11 10:10:05   1570s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=3254.6MB) @(0:26:11 - 0:26:11).
[04/11 10:10:05   1570s] Move report: Detail placement moves 67553 insts, mean move: 2.46 um, max move: 66.40 um
[04/11 10:10:05   1570s] 	Max move on inst (top_inst_peripherals_i/apb_uart_i/UART_RXFF/FE_PHC8504_iFIFOMem_60_5): (1133.50, 763.70) --> (1171.30, 735.10)
[04/11 10:10:05   1570s] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3254.6MB
[04/11 10:10:05   1570s] Statistics of distance of Instance movement in refine placement:
[04/11 10:10:05   1570s]   maximum (X+Y) =       165.80 um
[04/11 10:10:05   1570s]   inst (top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_PHC32791_mem_31_31) with max move: (540.9, 1325.3) -> (618.3, 1236.9)
[04/11 10:10:05   1570s]   mean    (X+Y) =        12.23 um
[04/11 10:10:05   1570s] Summary Report:
[04/11 10:10:05   1570s] Instances move: 73330 (out of 98607 movable)
[04/11 10:10:05   1570s] Instances flipped: 0
[04/11 10:10:05   1570s] Mean displacement: 12.23 um
[04/11 10:10:05   1570s] Max displacement: 165.80 um (Instance: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_PHC32791_mem_31_31) (540.9, 1325.3) -> (618.3, 1236.9)
[04/11 10:10:05   1570s] 	Length: 4 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX4
[04/11 10:10:05   1570s] Total instances moved : 73330
[04/11 10:10:05   1570s] Total net bbox length = 4.160e+06 (2.306e+06 1.853e+06) (ext = 1.241e+04)
[04/11 10:10:05   1570s] Runtime: CPU: 0:00:13.7 REAL: 0:00:14.0 MEM: 3254.6MB
[04/11 10:10:05   1570s] [CPU] RefinePlace/total (cpu=0:00:13.7, real=0:00:14.0, mem=3254.6MB) @(0:25:57 - 0:26:11).
[04/11 10:10:05   1570s] *** Finished refinePlace (0:26:11 mem=3254.6M) ***
[04/11 10:10:06   1571s] *** maximum move = 165.80 um ***
[04/11 10:10:06   1571s] *** Finished re-routing un-routed nets (3254.6M) ***
[04/11 10:10:13   1578s] 
[04/11 10:10:13   1578s] *** Finish Physical Update (cpu=0:00:22.2 real=0:00:23.0 mem=3254.6M) ***
[04/11 10:10:13   1578s] End: GigaOpt DRV Optimization (small scale fixing)
[04/11 10:10:13   1578s] GigaOpt: Cleaning up delay & timing
[04/11 10:10:13   1578s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/11 10:10:15   1580s] 
------------------------------------------------------------
     Summary (cpu=2.32min real=2.33min mem=2926.4M)                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  26920  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.001   |     19 (19)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.624%
Routing Overflow: 0.06% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:26, real = 0:02:27, mem = 2926.4M, totSessionCpu=0:26:21 **
[04/11 10:10:15   1580s] Effort level <high> specified for reg2reg path_group
[04/11 10:10:16   1581s] Effort level <high> specified for reg2cgate path_group
[04/11 10:10:17   1583s] Reported timing to dir ./timingReports
[04/11 10:10:17   1583s] **optDesign ... cpu = 0:02:28, real = 0:02:29, mem = 2928.4M, totSessionCpu=0:26:23 **
[04/11 10:10:21   1586s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  | 14.754  | 47.093  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  26920  |  26296  |   30    |  1119   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.001   |     19 (19)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.624%
Routing Overflow: 0.06% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:32, real = 0:02:33, mem = 2926.4M, totSessionCpu=0:26:26 **
[04/11 10:10:21   1586s] *** Finished optDesign ***
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=  0:02:33 real=  0:02:35)
[04/11 10:10:21   1586s] Info: pop threads available for lower-level modules during optimization.
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[6], Center Move (1103.900,1318.800)->(1113.700,1334.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1088.300 1303.200 1088.300 1334.400
[04/11 10:10:21   1586s] addCustomLine AAA 1088.300 1303.200 1119.500 1303.200
[04/11 10:10:21   1586s] addCustomLine AAA 1088.300 1334.400 1119.500 1334.400
[04/11 10:10:21   1586s] addCustomLine AAA 1119.500 1303.200 1119.500 1334.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[2], Center Move (1087.300,1337.000)->(1103.900,1352.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1071.700 1321.400 1071.700 1352.600
[04/11 10:10:21   1586s] addCustomLine AAA 1071.700 1321.400 1102.900 1321.400
[04/11 10:10:21   1586s] addCustomLine AAA 1071.700 1352.600 1102.900 1352.600
[04/11 10:10:21   1586s] addCustomLine AAA 1102.900 1321.400 1102.900 1352.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[5], Center Move (1089.700,1347.400)->(1103.900,1363.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1074.100 1331.800 1074.100 1363.000
[04/11 10:10:21   1586s] addCustomLine AAA 1074.100 1331.800 1105.300 1331.800
[04/11 10:10:21   1586s] addCustomLine AAA 1074.100 1363.000 1105.300 1363.000
[04/11 10:10:21   1586s] addCustomLine AAA 1105.300 1331.800 1105.300 1363.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[6], Center Move (1107.900,1339.600)->(1110.500,1355.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1092.300 1324.000 1092.300 1355.200
[04/11 10:10:21   1586s] addCustomLine AAA 1092.300 1324.000 1123.500 1324.000
[04/11 10:10:21   1586s] addCustomLine AAA 1092.300 1355.200 1123.500 1355.200
[04/11 10:10:21   1586s] addCustomLine AAA 1123.500 1324.000 1123.500 1355.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[1], Center Move (1084.100,1329.200)->(1092.300,1344.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1068.500 1313.600 1068.500 1344.800
[04/11 10:10:21   1586s] addCustomLine AAA 1068.500 1313.600 1099.700 1313.600
[04/11 10:10:21   1586s] addCustomLine AAA 1068.500 1344.800 1099.700 1344.800
[04/11 10:10:21   1586s] addCustomLine AAA 1099.700 1313.600 1099.700 1344.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[1], Center Move (1088.500,1339.600)->(1093.100,1355.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1072.900 1324.000 1072.900 1355.200
[04/11 10:10:21   1586s] addCustomLine AAA 1072.900 1324.000 1104.100 1324.000
[04/11 10:10:21   1586s] addCustomLine AAA 1072.900 1355.200 1104.100 1355.200
[04/11 10:10:21   1586s] addCustomLine AAA 1104.100 1324.000 1104.100 1355.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[4], Center Move (1084.300,1292.800)->(1108.700,1303.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1068.700 1277.200 1068.700 1308.400
[04/11 10:10:21   1586s] addCustomLine AAA 1068.700 1277.200 1099.900 1277.200
[04/11 10:10:21   1586s] addCustomLine AAA 1068.700 1308.400 1099.900 1308.400
[04/11 10:10:21   1586s] addCustomLine AAA 1099.900 1277.200 1099.900 1308.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[0], Center Move (1092.900,1287.600)->(1108.700,1292.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.300 1272.000 1077.300 1303.200
[04/11 10:10:21   1586s] addCustomLine AAA 1077.300 1272.000 1108.500 1272.000
[04/11 10:10:21   1586s] addCustomLine AAA 1077.300 1303.200 1108.500 1303.200
[04/11 10:10:21   1586s] addCustomLine AAA 1108.500 1272.000 1108.500 1303.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[5], Center Move (1088.100,1287.600)->(1103.900,1292.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1072.500 1272.000 1072.500 1303.200
[04/11 10:10:21   1586s] addCustomLine AAA 1072.500 1272.000 1103.700 1272.000
[04/11 10:10:21   1586s] addCustomLine AAA 1072.500 1303.200 1103.700 1303.200
[04/11 10:10:21   1586s] addCustomLine AAA 1103.700 1272.000 1103.700 1303.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[3], Center Move (1086.700,1285.000)->(1103.900,1303.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1071.100 1269.400 1071.100 1300.600
[04/11 10:10:21   1586s] addCustomLine AAA 1071.100 1269.400 1102.300 1269.400
[04/11 10:10:21   1586s] addCustomLine AAA 1071.100 1300.600 1102.300 1300.600
[04/11 10:10:21   1586s] addCustomLine AAA 1102.300 1269.400 1102.300 1300.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[1], Center Move (1089.100,1292.800)->(1104.700,1311.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1073.500 1277.200 1073.500 1308.400
[04/11 10:10:21   1586s] addCustomLine AAA 1073.500 1277.200 1104.700 1277.200
[04/11 10:10:21   1586s] addCustomLine AAA 1073.500 1308.400 1104.700 1308.400
[04/11 10:10:21   1586s] addCustomLine AAA 1104.700 1277.200 1104.700 1308.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/ctrl_addr_valid_reg, Center Move (1067.500,1305.800)->(1084.700,1313.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1051.900 1290.200 1051.900 1321.400
[04/11 10:10:21   1586s] addCustomLine AAA 1051.900 1290.200 1083.100 1290.200
[04/11 10:10:21   1586s] addCustomLine AAA 1051.900 1321.400 1083.100 1321.400
[04/11 10:10:21   1586s] addCustomLine AAA 1083.100 1290.200 1083.100 1321.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[31], Center Move (1084.500,1256.400)->(1103.500,1248.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1068.900 1240.800 1068.900 1272.000
[04/11 10:10:21   1586s] addCustomLine AAA 1068.900 1240.800 1100.100 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 1068.900 1272.000 1100.100 1272.000
[04/11 10:10:21   1586s] addCustomLine AAA 1100.100 1240.800 1100.100 1272.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_valid_reg, Center Move (1108.100,1292.800)->(1113.500,1308.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1092.500 1277.200 1092.500 1308.400
[04/11 10:10:21   1586s] addCustomLine AAA 1092.500 1277.200 1123.700 1277.200
[04/11 10:10:21   1586s] addCustomLine AAA 1092.500 1308.400 1123.700 1308.400
[04/11 10:10:21   1586s] addCustomLine AAA 1123.700 1277.200 1123.700 1308.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[7], Center Move (1104.500,1308.400)->(1112.100,1324.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1088.900 1292.800 1088.900 1324.000
[04/11 10:10:21   1586s] addCustomLine AAA 1088.900 1292.800 1120.100 1292.800
[04/11 10:10:21   1586s] addCustomLine AAA 1088.900 1324.000 1120.100 1324.000
[04/11 10:10:21   1586s] addCustomLine AAA 1120.100 1292.800 1120.100 1324.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[5], Center Move (1088.700,1303.200)->(1093.100,1318.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1073.100 1287.600 1073.100 1318.800
[04/11 10:10:21   1586s] addCustomLine AAA 1073.100 1287.600 1104.300 1287.600
[04/11 10:10:21   1586s] addCustomLine AAA 1073.100 1318.800 1104.300 1318.800
[04/11 10:10:21   1586s] addCustomLine AAA 1104.300 1287.600 1104.300 1318.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[3], Center Move (1080.900,1308.400)->(1093.100,1324.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1065.300 1292.800 1065.300 1324.000
[04/11 10:10:21   1586s] addCustomLine AAA 1065.300 1292.800 1096.500 1292.800
[04/11 10:10:21   1586s] addCustomLine AAA 1065.300 1324.000 1096.500 1324.000
[04/11 10:10:21   1586s] addCustomLine AAA 1096.500 1292.800 1096.500 1324.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[16], Center Move (1010.900,1321.400)->(1024.500,1337.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 995.300 1305.800 995.300 1337.000
[04/11 10:10:21   1586s] addCustomLine AAA 995.300 1305.800 1026.500 1305.800
[04/11 10:10:21   1586s] addCustomLine AAA 995.300 1337.000 1026.500 1337.000
[04/11 10:10:21   1586s] addCustomLine AAA 1026.500 1305.800 1026.500 1337.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[23], Center Move (1003.900,1355.200)->(1023.700,1360.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 988.300 1339.600 988.300 1370.800
[04/11 10:10:21   1586s] addCustomLine AAA 988.300 1339.600 1019.500 1339.600
[04/11 10:10:21   1586s] addCustomLine AAA 988.300 1370.800 1019.500 1370.800
[04/11 10:10:21   1586s] addCustomLine AAA 1019.500 1339.600 1019.500 1370.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/valid_reg_reg[2], Center Move (1076.500,1308.400)->(1082.300,1324.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1060.900 1292.800 1060.900 1324.000
[04/11 10:10:21   1586s] addCustomLine AAA 1060.900 1292.800 1092.100 1292.800
[04/11 10:10:21   1586s] addCustomLine AAA 1060.900 1324.000 1092.100 1324.000
[04/11 10:10:21   1586s] addCustomLine AAA 1092.100 1292.800 1092.100 1324.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/cs_reg_reg[1], Center Move (1068.000,1290.200)->(1084.400,1292.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1052.400 1274.600 1052.400 1305.800
[04/11 10:10:21   1586s] addCustomLine AAA 1052.400 1274.600 1083.600 1274.600
[04/11 10:10:21   1586s] addCustomLine AAA 1052.400 1305.800 1083.600 1305.800
[04/11 10:10:21   1586s] addCustomLine AAA 1083.600 1274.600 1083.600 1305.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/rdwr_reg_reg[1], Center Move (1074.100,1311.000)->(1087.100,1326.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1058.500 1295.400 1058.500 1326.600
[04/11 10:10:21   1586s] addCustomLine AAA 1058.500 1295.400 1089.700 1295.400
[04/11 10:10:21   1586s] addCustomLine AAA 1058.500 1326.600 1089.700 1326.600
[04/11 10:10:21   1586s] addCustomLine AAA 1089.700 1295.400 1089.700 1326.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/valid_reg_reg[1], Center Move (1067.700,1303.200)->(1081.100,1321.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1052.100 1287.600 1052.100 1318.800
[04/11 10:10:21   1586s] addCustomLine AAA 1052.100 1287.600 1083.300 1287.600
[04/11 10:10:21   1586s] addCustomLine AAA 1052.100 1318.800 1083.300 1318.800
[04/11 10:10:21   1586s] addCustomLine AAA 1083.300 1287.600 1083.300 1318.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/valid_reg_reg[0], Center Move (1073.300,1303.200)->(1085.500,1318.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1057.700 1287.600 1057.700 1318.800
[04/11 10:10:21   1586s] addCustomLine AAA 1057.700 1287.600 1088.900 1287.600
[04/11 10:10:21   1586s] addCustomLine AAA 1057.700 1318.800 1088.900 1318.800
[04/11 10:10:21   1586s] addCustomLine AAA 1088.900 1287.600 1088.900 1318.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[0], Center Move (1093.300,1285.000)->(1110.700,1279.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.700 1269.400 1077.700 1300.600
[04/11 10:10:21   1586s] addCustomLine AAA 1077.700 1269.400 1108.900 1269.400
[04/11 10:10:21   1586s] addCustomLine AAA 1077.700 1300.600 1108.900 1300.600
[04/11 10:10:21   1586s] addCustomLine AAA 1108.900 1269.400 1108.900 1300.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[4], Center Move (1093.300,1274.600)->(1109.900,1274.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.700 1259.000 1077.700 1290.200
[04/11 10:10:21   1586s] addCustomLine AAA 1077.700 1259.000 1108.900 1259.000
[04/11 10:10:21   1586s] addCustomLine AAA 1077.700 1290.200 1108.900 1290.200
[04/11 10:10:21   1586s] addCustomLine AAA 1108.900 1259.000 1108.900 1290.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[20], Center Move (1093.500,1233.000)->(1112.300,1233.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.900 1217.400 1077.900 1248.600
[04/11 10:10:21   1586s] addCustomLine AAA 1077.900 1217.400 1109.100 1217.400
[04/11 10:10:21   1586s] addCustomLine AAA 1077.900 1248.600 1109.100 1248.600
[04/11 10:10:21   1586s] addCustomLine AAA 1109.100 1217.400 1109.100 1248.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[25], Center Move (1092.900,1248.600)->(1110.500,1248.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.300 1233.000 1077.300 1264.200
[04/11 10:10:21   1586s] addCustomLine AAA 1077.300 1233.000 1108.500 1233.000
[04/11 10:10:21   1586s] addCustomLine AAA 1077.300 1264.200 1108.500 1264.200
[04/11 10:10:21   1586s] addCustomLine AAA 1108.500 1233.000 1108.500 1264.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[29], Center Move (1089.300,1264.200)->(1106.500,1264.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1073.700 1248.600 1073.700 1279.800
[04/11 10:10:21   1586s] addCustomLine AAA 1073.700 1248.600 1104.900 1248.600
[04/11 10:10:21   1586s] addCustomLine AAA 1073.700 1279.800 1104.900 1279.800
[04/11 10:10:21   1586s] addCustomLine AAA 1104.900 1248.600 1104.900 1279.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[30], Center Move (1087.500,1246.000)->(1103.500,1256.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1071.900 1230.400 1071.900 1261.600
[04/11 10:10:21   1586s] addCustomLine AAA 1071.900 1230.400 1103.100 1230.400
[04/11 10:10:21   1586s] addCustomLine AAA 1071.900 1261.600 1103.100 1261.600
[04/11 10:10:21   1586s] addCustomLine AAA 1103.100 1230.400 1103.100 1261.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][27], Center Move (1088.300,1056.200)->(1108.700,1058.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1072.700 1040.600 1072.700 1071.800
[04/11 10:10:21   1586s] addCustomLine AAA 1072.700 1040.600 1103.900 1040.600
[04/11 10:10:21   1586s] addCustomLine AAA 1072.700 1071.800 1103.900 1071.800
[04/11 10:10:21   1586s] addCustomLine AAA 1103.900 1040.600 1103.900 1071.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][20], Center Move (1090.300,1045.800)->(1108.700,1043.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1074.700 1030.200 1074.700 1061.400
[04/11 10:10:21   1586s] addCustomLine AAA 1074.700 1030.200 1105.900 1030.200
[04/11 10:10:21   1586s] addCustomLine AAA 1074.700 1061.400 1105.900 1061.400
[04/11 10:10:21   1586s] addCustomLine AAA 1105.900 1030.200 1105.900 1061.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][28], Center Move (1092.900,1066.600)->(1111.100,1066.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.300 1051.000 1077.300 1082.200
[04/11 10:10:21   1586s] addCustomLine AAA 1077.300 1051.000 1108.500 1051.000
[04/11 10:10:21   1586s] addCustomLine AAA 1077.300 1082.200 1108.500 1082.200
[04/11 10:10:21   1586s] addCustomLine AAA 1108.500 1051.000 1108.500 1082.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][29], Center Move (1091.700,1084.800)->(1108.700,1082.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1076.100 1069.200 1076.100 1100.400
[04/11 10:10:21   1586s] addCustomLine AAA 1076.100 1069.200 1107.300 1069.200
[04/11 10:10:21   1586s] addCustomLine AAA 1076.100 1100.400 1107.300 1100.400
[04/11 10:10:21   1586s] addCustomLine AAA 1107.300 1069.200 1107.300 1100.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][1], Center Move (1087.100,1022.400)->(1103.500,1014.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1071.500 1006.800 1071.500 1038.000
[04/11 10:10:21   1586s] addCustomLine AAA 1071.500 1006.800 1102.700 1006.800
[04/11 10:10:21   1586s] addCustomLine AAA 1071.500 1038.000 1102.700 1038.000
[04/11 10:10:21   1586s] addCustomLine AAA 1102.700 1006.800 1102.700 1038.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][20], Center Move (1093.300,1038.000)->(1108.900,1040.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.700 1022.400 1077.700 1053.600
[04/11 10:10:21   1586s] addCustomLine AAA 1077.700 1022.400 1108.900 1022.400
[04/11 10:10:21   1586s] addCustomLine AAA 1077.700 1053.600 1108.900 1053.600
[04/11 10:10:21   1586s] addCustomLine AAA 1108.900 1022.400 1108.900 1053.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][21], Center Move (1065.300,1032.800)->(1081.500,1038.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1049.700 1017.200 1049.700 1048.400
[04/11 10:10:21   1586s] addCustomLine AAA 1049.700 1017.200 1080.900 1017.200
[04/11 10:10:21   1586s] addCustomLine AAA 1049.700 1048.400 1080.900 1048.400
[04/11 10:10:21   1586s] addCustomLine AAA 1080.900 1017.200 1080.900 1048.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][27], Center Move (1105.500,1051.000)->(1123.300,1051.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1089.900 1035.400 1089.900 1066.600
[04/11 10:10:21   1586s] addCustomLine AAA 1089.900 1035.400 1121.100 1035.400
[04/11 10:10:21   1586s] addCustomLine AAA 1089.900 1066.600 1121.100 1066.600
[04/11 10:10:21   1586s] addCustomLine AAA 1121.100 1035.400 1121.100 1066.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[2], Center Move (1079.700,962.600)->(1093.500,978.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1064.100 947.000 1064.100 978.200
[04/11 10:10:21   1586s] addCustomLine AAA 1064.100 947.000 1095.300 947.000
[04/11 10:10:21   1586s] addCustomLine AAA 1064.100 978.200 1095.300 978.200
[04/11 10:10:21   1586s] addCustomLine AAA 1095.300 947.000 1095.300 978.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][10], Center Move (1031.700,1051.000)->(1048.700,1051.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1016.100 1035.400 1016.100 1066.600
[04/11 10:10:21   1586s] addCustomLine AAA 1016.100 1035.400 1047.300 1035.400
[04/11 10:10:21   1586s] addCustomLine AAA 1016.100 1066.600 1047.300 1066.600
[04/11 10:10:21   1586s] addCustomLine AAA 1047.300 1035.400 1047.300 1066.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][28], Center Move (1074.300,1071.800)->(1090.700,1071.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1058.700 1056.200 1058.700 1087.400
[04/11 10:10:21   1586s] addCustomLine AAA 1058.700 1056.200 1089.900 1056.200
[04/11 10:10:21   1586s] addCustomLine AAA 1058.700 1087.400 1089.900 1087.400
[04/11 10:10:21   1586s] addCustomLine AAA 1089.900 1056.200 1089.900 1087.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][29], Center Move (1073.700,1082.200)->(1090.100,1077.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1058.100 1066.600 1058.100 1097.800
[04/11 10:10:21   1586s] addCustomLine AAA 1058.100 1066.600 1089.300 1066.600
[04/11 10:10:21   1586s] addCustomLine AAA 1058.100 1097.800 1089.300 1097.800
[04/11 10:10:21   1586s] addCustomLine AAA 1089.300 1066.600 1089.300 1097.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][12], Center Move (1008.100,1069.200)->(1024.500,1074.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 992.500 1053.600 992.500 1084.800
[04/11 10:10:21   1586s] addCustomLine AAA 992.500 1053.600 1023.700 1053.600
[04/11 10:10:21   1586s] addCustomLine AAA 992.500 1084.800 1023.700 1084.800
[04/11 10:10:21   1586s] addCustomLine AAA 1023.700 1053.600 1023.700 1084.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][26], Center Move (1076.100,1061.400)->(1091.700,1053.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1060.500 1045.800 1060.500 1077.000
[04/11 10:10:21   1586s] addCustomLine AAA 1060.500 1045.800 1091.700 1045.800
[04/11 10:10:21   1586s] addCustomLine AAA 1060.500 1077.000 1091.700 1077.000
[04/11 10:10:21   1586s] addCustomLine AAA 1091.700 1045.800 1091.700 1077.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][30], Center Move (1066.100,1090.000)->(1082.700,1084.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1050.500 1074.400 1050.500 1105.600
[04/11 10:10:21   1586s] addCustomLine AAA 1050.500 1074.400 1081.700 1074.400
[04/11 10:10:21   1586s] addCustomLine AAA 1050.500 1105.600 1081.700 1105.600
[04/11 10:10:21   1586s] addCustomLine AAA 1081.700 1074.400 1081.700 1105.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][27], Center Move (1087.300,1051.000)->(1103.500,1053.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1071.700 1035.400 1071.700 1066.600
[04/11 10:10:21   1586s] addCustomLine AAA 1071.700 1035.400 1102.900 1035.400
[04/11 10:10:21   1586s] addCustomLine AAA 1071.700 1066.600 1102.900 1066.600
[04/11 10:10:21   1586s] addCustomLine AAA 1102.900 1035.400 1102.900 1066.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][21], Center Move (1058.100,1066.600)->(1073.700,1071.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1042.500 1051.000 1042.500 1082.200
[04/11 10:10:21   1586s] addCustomLine AAA 1042.500 1051.000 1073.700 1051.000
[04/11 10:10:21   1586s] addCustomLine AAA 1042.500 1082.200 1073.700 1082.200
[04/11 10:10:21   1586s] addCustomLine AAA 1073.700 1051.000 1073.700 1082.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[30], Center Move (903.900,1118.600)->(903.900,1134.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 888.300 1103.000 888.300 1134.200
[04/11 10:10:21   1586s] addCustomLine AAA 888.300 1103.000 919.500 1103.000
[04/11 10:10:21   1586s] addCustomLine AAA 888.300 1134.200 919.500 1134.200
[04/11 10:10:21   1586s] addCustomLine AAA 919.500 1103.000 919.500 1134.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][4], Center Move (964.300,1064.000)->(973.700,1084.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 948.700 1048.400 948.700 1079.600
[04/11 10:10:21   1586s] addCustomLine AAA 948.700 1048.400 979.900 1048.400
[04/11 10:10:21   1586s] addCustomLine AAA 948.700 1079.600 979.900 1079.600
[04/11 10:10:21   1586s] addCustomLine AAA 979.900 1048.400 979.900 1079.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[0], Center Move (1111.500,1103.000)->(1128.100,1116.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1095.900 1087.400 1095.900 1118.600
[04/11 10:10:21   1586s] addCustomLine AAA 1095.900 1087.400 1127.100 1087.400
[04/11 10:10:21   1586s] addCustomLine AAA 1095.900 1118.600 1127.100 1118.600
[04/11 10:10:21   1586s] addCustomLine AAA 1127.100 1087.400 1127.100 1118.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[1], Center Move (1107.500,1103.000)->(1124.900,1113.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1091.900 1087.400 1091.900 1118.600
[04/11 10:10:21   1586s] addCustomLine AAA 1091.900 1087.400 1123.100 1087.400
[04/11 10:10:21   1586s] addCustomLine AAA 1091.900 1118.600 1123.100 1118.600
[04/11 10:10:21   1586s] addCustomLine AAA 1123.100 1087.400 1123.100 1118.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[7], Center Move (1109.900,1116.000)->(1127.300,1118.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1094.300 1100.400 1094.300 1131.600
[04/11 10:10:21   1586s] addCustomLine AAA 1094.300 1100.400 1125.500 1100.400
[04/11 10:10:21   1586s] addCustomLine AAA 1094.300 1131.600 1125.500 1131.600
[04/11 10:10:21   1586s] addCustomLine AAA 1125.500 1100.400 1125.500 1131.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[8], Center Move (1093.500,1118.600)->(1110.900,1118.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.900 1103.000 1077.900 1134.200
[04/11 10:10:21   1586s] addCustomLine AAA 1077.900 1103.000 1109.100 1103.000
[04/11 10:10:21   1586s] addCustomLine AAA 1077.900 1134.200 1109.100 1134.200
[04/11 10:10:21   1586s] addCustomLine AAA 1109.100 1103.000 1109.100 1134.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[11], Center Move (1093.500,1134.200)->(1111.100,1129.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.900 1118.600 1077.900 1149.800
[04/11 10:10:21   1586s] addCustomLine AAA 1077.900 1118.600 1109.100 1118.600
[04/11 10:10:21   1586s] addCustomLine AAA 1077.900 1149.800 1109.100 1149.800
[04/11 10:10:21   1586s] addCustomLine AAA 1109.100 1118.600 1109.100 1149.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[12], Center Move (1107.700,1131.600)->(1123.300,1126.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1092.100 1116.000 1092.100 1147.200
[04/11 10:10:21   1586s] addCustomLine AAA 1092.100 1116.000 1123.300 1116.000
[04/11 10:10:21   1586s] addCustomLine AAA 1092.100 1147.200 1123.300 1147.200
[04/11 10:10:21   1586s] addCustomLine AAA 1123.300 1116.000 1123.300 1147.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[19], Center Move (1127.500,1142.000)->(1143.100,1142.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1111.900 1126.400 1111.900 1157.600
[04/11 10:10:21   1586s] addCustomLine AAA 1111.900 1126.400 1143.100 1126.400
[04/11 10:10:21   1586s] addCustomLine AAA 1111.900 1157.600 1143.100 1157.600
[04/11 10:10:21   1586s] addCustomLine AAA 1143.100 1126.400 1143.100 1157.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[22], Center Move (1127.700,1149.800)->(1143.500,1144.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1112.100 1134.200 1112.100 1165.400
[04/11 10:10:21   1586s] addCustomLine AAA 1112.100 1134.200 1143.300 1134.200
[04/11 10:10:21   1586s] addCustomLine AAA 1112.100 1165.400 1143.300 1165.400
[04/11 10:10:21   1586s] addCustomLine AAA 1143.300 1134.200 1143.300 1165.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[23], Center Move (1115.100,1152.400)->(1133.100,1147.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1099.500 1136.800 1099.500 1168.000
[04/11 10:10:21   1586s] addCustomLine AAA 1099.500 1136.800 1130.700 1136.800
[04/11 10:10:21   1586s] addCustomLine AAA 1099.500 1168.000 1130.700 1168.000
[04/11 10:10:21   1586s] addCustomLine AAA 1130.700 1136.800 1130.700 1168.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[29], Center Move (1127.500,1191.400)->(1134.900,1175.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1111.900 1175.800 1111.900 1207.000
[04/11 10:10:21   1586s] addCustomLine AAA 1111.900 1175.800 1143.100 1175.800
[04/11 10:10:21   1586s] addCustomLine AAA 1111.900 1207.000 1143.100 1207.000
[04/11 10:10:21   1586s] addCustomLine AAA 1143.100 1175.800 1143.100 1207.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][1], Center Move (1064.100,1129.000)->(1080.300,1116.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1048.500 1113.400 1048.500 1144.600
[04/11 10:10:21   1586s] addCustomLine AAA 1048.500 1113.400 1079.700 1113.400
[04/11 10:10:21   1586s] addCustomLine AAA 1048.500 1144.600 1079.700 1144.600
[04/11 10:10:21   1586s] addCustomLine AAA 1079.700 1113.400 1079.700 1144.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][16], Center Move (1038.900,1183.600)->(1054.500,1191.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1023.300 1168.000 1023.300 1199.200
[04/11 10:10:21   1586s] addCustomLine AAA 1023.300 1168.000 1054.500 1168.000
[04/11 10:10:21   1586s] addCustomLine AAA 1023.300 1199.200 1054.500 1199.200
[04/11 10:10:21   1586s] addCustomLine AAA 1054.500 1168.000 1054.500 1199.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][24], Center Move (1043.500,1186.200)->(1059.300,1191.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1027.900 1170.600 1027.900 1201.800
[04/11 10:10:21   1586s] addCustomLine AAA 1027.900 1170.600 1059.100 1170.600
[04/11 10:10:21   1586s] addCustomLine AAA 1027.900 1201.800 1059.100 1201.800
[04/11 10:10:21   1586s] addCustomLine AAA 1059.100 1170.600 1059.100 1201.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][30], Center Move (1068.500,1194.000)->(1084.100,1188.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1052.900 1178.400 1052.900 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 1052.900 1178.400 1084.100 1178.400
[04/11 10:10:21   1586s] addCustomLine AAA 1052.900 1209.600 1084.100 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 1084.100 1178.400 1084.100 1209.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][11], Center Move (1007.900,1147.200)->(1023.700,1139.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 992.300 1131.600 992.300 1162.800
[04/11 10:10:21   1586s] addCustomLine AAA 992.300 1131.600 1023.500 1131.600
[04/11 10:10:21   1586s] addCustomLine AAA 992.300 1162.800 1023.500 1162.800
[04/11 10:10:21   1586s] addCustomLine AAA 1023.500 1131.600 1023.500 1162.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][12], Center Move (1049.500,1134.200)->(1065.700,1139.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1033.900 1118.600 1033.900 1149.800
[04/11 10:10:21   1586s] addCustomLine AAA 1033.900 1118.600 1065.100 1118.600
[04/11 10:10:21   1586s] addCustomLine AAA 1033.900 1149.800 1065.100 1149.800
[04/11 10:10:21   1586s] addCustomLine AAA 1065.100 1118.600 1065.100 1149.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][18], Center Move (1055.900,1152.400)->(1073.700,1160.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1040.300 1136.800 1040.300 1168.000
[04/11 10:10:21   1586s] addCustomLine AAA 1040.300 1136.800 1071.500 1136.800
[04/11 10:10:21   1586s] addCustomLine AAA 1040.300 1168.000 1071.500 1168.000
[04/11 10:10:21   1586s] addCustomLine AAA 1071.500 1136.800 1071.500 1168.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][20], Center Move (1079.900,1147.200)->(1091.100,1131.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1064.300 1131.600 1064.300 1162.800
[04/11 10:10:21   1586s] addCustomLine AAA 1064.300 1131.600 1095.500 1131.600
[04/11 10:10:21   1586s] addCustomLine AAA 1064.300 1162.800 1095.500 1162.800
[04/11 10:10:21   1586s] addCustomLine AAA 1095.500 1131.600 1095.500 1162.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][22], Center Move (1087.500,1152.400)->(1103.900,1142.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1071.900 1136.800 1071.900 1168.000
[04/11 10:10:21   1586s] addCustomLine AAA 1071.900 1136.800 1103.100 1136.800
[04/11 10:10:21   1586s] addCustomLine AAA 1071.900 1168.000 1103.100 1168.000
[04/11 10:10:21   1586s] addCustomLine AAA 1103.100 1136.800 1103.100 1168.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][23], Center Move (1093.100,1152.400)->(1106.500,1136.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 1136.800 1077.500 1168.000
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 1136.800 1108.700 1136.800
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 1168.000 1108.700 1168.000
[04/11 10:10:21   1586s] addCustomLine AAA 1108.700 1136.800 1108.700 1168.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][24], Center Move (1093.100,1157.600)->(1109.500,1144.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 1142.000 1077.500 1173.200
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 1142.000 1108.700 1142.000
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 1173.200 1108.700 1173.200
[04/11 10:10:21   1586s] addCustomLine AAA 1108.700 1142.000 1108.700 1173.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][25], Center Move (1093.100,1160.200)->(1113.500,1152.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 1144.600 1077.500 1175.800
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 1144.600 1108.700 1144.600
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 1175.800 1108.700 1175.800
[04/11 10:10:21   1586s] addCustomLine AAA 1108.700 1144.600 1108.700 1175.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][30], Center Move (1113.900,1191.400)->(1123.700,1173.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1098.300 1175.800 1098.300 1207.000
[04/11 10:10:21   1586s] addCustomLine AAA 1098.300 1175.800 1129.500 1175.800
[04/11 10:10:21   1586s] addCustomLine AAA 1098.300 1207.000 1129.500 1207.000
[04/11 10:10:21   1586s] addCustomLine AAA 1129.500 1175.800 1129.500 1207.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][31], Center Move (1109.300,1188.800)->(1118.100,1173.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1093.700 1173.200 1093.700 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 1093.700 1173.200 1124.900 1173.200
[04/11 10:10:21   1586s] addCustomLine AAA 1093.700 1204.400 1124.900 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 1124.900 1173.200 1124.900 1204.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][8], Center Move (1007.100,1131.600)->(1018.100,1116.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 991.500 1116.000 991.500 1147.200
[04/11 10:10:21   1586s] addCustomLine AAA 991.500 1116.000 1022.700 1116.000
[04/11 10:10:21   1586s] addCustomLine AAA 991.500 1147.200 1022.700 1147.200
[04/11 10:10:21   1586s] addCustomLine AAA 1022.700 1116.000 1022.700 1147.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][13], Center Move (1013.300,1152.400)->(1029.100,1149.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 997.700 1136.800 997.700 1168.000
[04/11 10:10:21   1586s] addCustomLine AAA 997.700 1136.800 1028.900 1136.800
[04/11 10:10:21   1586s] addCustomLine AAA 997.700 1168.000 1028.900 1168.000
[04/11 10:10:21   1586s] addCustomLine AAA 1028.900 1136.800 1028.900 1168.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][19], Center Move (1043.100,1160.200)->(1059.300,1149.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 1144.600 1027.500 1175.800
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 1144.600 1058.700 1144.600
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 1175.800 1058.700 1175.800
[04/11 10:10:21   1586s] addCustomLine AAA 1058.700 1144.600 1058.700 1175.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][23], Center Move (1058.700,1157.600)->(1074.500,1162.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1043.100 1142.000 1043.100 1173.200
[04/11 10:10:21   1586s] addCustomLine AAA 1043.100 1142.000 1074.300 1142.000
[04/11 10:10:21   1586s] addCustomLine AAA 1043.100 1173.200 1074.300 1173.200
[04/11 10:10:21   1586s] addCustomLine AAA 1074.300 1142.000 1074.300 1173.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[6], Center Move (1093.500,1116.000)->(1109.700,1113.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.900 1100.400 1077.900 1131.600
[04/11 10:10:21   1586s] addCustomLine AAA 1077.900 1100.400 1109.100 1100.400
[04/11 10:10:21   1586s] addCustomLine AAA 1077.900 1131.600 1109.100 1131.600
[04/11 10:10:21   1586s] addCustomLine AAA 1109.100 1100.400 1109.100 1131.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[12], Center Move (1083.900,1134.200)->(1103.500,1126.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1068.300 1118.600 1068.300 1149.800
[04/11 10:10:21   1586s] addCustomLine AAA 1068.300 1118.600 1099.500 1118.600
[04/11 10:10:21   1586s] addCustomLine AAA 1068.300 1149.800 1099.500 1149.800
[04/11 10:10:21   1586s] addCustomLine AAA 1099.500 1118.600 1099.500 1149.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[14], Center Move (1114.900,1121.200)->(1131.300,1126.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1099.300 1105.600 1099.300 1136.800
[04/11 10:10:21   1586s] addCustomLine AAA 1099.300 1105.600 1130.500 1105.600
[04/11 10:10:21   1586s] addCustomLine AAA 1099.300 1136.800 1130.500 1136.800
[04/11 10:10:21   1586s] addCustomLine AAA 1130.500 1105.600 1130.500 1136.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[28], Center Move (1118.500,1173.200)->(1136.100,1162.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1102.900 1157.600 1102.900 1188.800
[04/11 10:10:21   1586s] addCustomLine AAA 1102.900 1157.600 1134.100 1157.600
[04/11 10:10:21   1586s] addCustomLine AAA 1102.900 1188.800 1134.100 1188.800
[04/11 10:10:21   1586s] addCustomLine AAA 1134.100 1157.600 1134.100 1188.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[29], Center Move (1125.100,1178.400)->(1142.900,1173.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1109.500 1162.800 1109.500 1194.000
[04/11 10:10:21   1586s] addCustomLine AAA 1109.500 1162.800 1140.700 1162.800
[04/11 10:10:21   1586s] addCustomLine AAA 1109.500 1194.000 1140.700 1194.000
[04/11 10:10:21   1586s] addCustomLine AAA 1140.700 1162.800 1140.700 1194.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][0], Center Move (1075.700,1129.000)->(1092.100,1134.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1060.100 1113.400 1060.100 1144.600
[04/11 10:10:21   1586s] addCustomLine AAA 1060.100 1113.400 1091.300 1113.400
[04/11 10:10:21   1586s] addCustomLine AAA 1060.100 1144.600 1091.300 1144.600
[04/11 10:10:21   1586s] addCustomLine AAA 1091.300 1113.400 1091.300 1144.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][6], Center Move (1032.700,1116.000)->(1049.100,1105.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1017.100 1100.400 1017.100 1131.600
[04/11 10:10:21   1586s] addCustomLine AAA 1017.100 1100.400 1048.300 1100.400
[04/11 10:10:21   1586s] addCustomLine AAA 1017.100 1131.600 1048.300 1131.600
[04/11 10:10:21   1586s] addCustomLine AAA 1048.300 1100.400 1048.300 1131.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][25], Center Move (1077.100,1204.400)->(1092.900,1188.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1061.500 1188.800 1061.500 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 1061.500 1188.800 1092.700 1188.800
[04/11 10:10:21   1586s] addCustomLine AAA 1061.500 1220.000 1092.700 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 1092.700 1188.800 1092.700 1220.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][27], Center Move (1106.700,1194.000)->(1118.300,1178.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1091.100 1178.400 1091.100 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 1091.100 1178.400 1122.300 1178.400
[04/11 10:10:21   1586s] addCustomLine AAA 1091.100 1209.600 1122.300 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 1122.300 1178.400 1122.300 1209.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][28], Center Move (1107.500,1181.000)->(1123.300,1170.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1091.900 1165.400 1091.900 1196.600
[04/11 10:10:21   1586s] addCustomLine AAA 1091.900 1165.400 1123.100 1165.400
[04/11 10:10:21   1586s] addCustomLine AAA 1091.900 1196.600 1123.100 1196.600
[04/11 10:10:21   1586s] addCustomLine AAA 1123.100 1165.400 1123.100 1196.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][30], Center Move (1108.700,1191.400)->(1117.100,1175.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1093.100 1175.800 1093.100 1207.000
[04/11 10:10:21   1586s] addCustomLine AAA 1093.100 1175.800 1124.300 1175.800
[04/11 10:10:21   1586s] addCustomLine AAA 1093.100 1207.000 1124.300 1207.000
[04/11 10:10:21   1586s] addCustomLine AAA 1124.300 1175.800 1124.300 1207.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][11], Center Move (1012.900,1147.200)->(1024.500,1131.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 997.300 1131.600 997.300 1162.800
[04/11 10:10:21   1586s] addCustomLine AAA 997.300 1131.600 1028.500 1131.600
[04/11 10:10:21   1586s] addCustomLine AAA 997.300 1162.800 1028.500 1162.800
[04/11 10:10:21   1586s] addCustomLine AAA 1028.500 1131.600 1028.500 1162.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][21], Center Move (1087.100,1147.200)->(1103.900,1129.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1071.500 1131.600 1071.500 1162.800
[04/11 10:10:21   1586s] addCustomLine AAA 1071.500 1131.600 1102.700 1131.600
[04/11 10:10:21   1586s] addCustomLine AAA 1071.500 1162.800 1102.700 1162.800
[04/11 10:10:21   1586s] addCustomLine AAA 1102.700 1131.600 1102.700 1162.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][22], Center Move (1087.300,1149.800)->(1103.900,1134.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1071.700 1134.200 1071.700 1165.400
[04/11 10:10:21   1586s] addCustomLine AAA 1071.700 1134.200 1102.900 1134.200
[04/11 10:10:21   1586s] addCustomLine AAA 1071.700 1165.400 1102.900 1165.400
[04/11 10:10:21   1586s] addCustomLine AAA 1102.900 1134.200 1102.900 1165.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][23], Center Move (1088.300,1157.600)->(1103.900,1144.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1072.700 1142.000 1072.700 1173.200
[04/11 10:10:21   1586s] addCustomLine AAA 1072.700 1142.000 1103.900 1142.000
[04/11 10:10:21   1586s] addCustomLine AAA 1072.700 1173.200 1103.900 1173.200
[04/11 10:10:21   1586s] addCustomLine AAA 1103.900 1142.000 1103.900 1173.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][24], Center Move (1093.100,1155.000)->(1106.100,1139.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 1139.400 1077.500 1170.600
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 1139.400 1108.700 1139.400
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 1170.600 1108.700 1170.600
[04/11 10:10:21   1586s] addCustomLine AAA 1108.700 1139.400 1108.700 1170.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][26], Center Move (1104.500,1162.800)->(1123.700,1157.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1088.900 1147.200 1088.900 1178.400
[04/11 10:10:21   1586s] addCustomLine AAA 1088.900 1147.200 1120.100 1147.200
[04/11 10:10:21   1586s] addCustomLine AAA 1088.900 1178.400 1120.100 1178.400
[04/11 10:10:21   1586s] addCustomLine AAA 1120.100 1147.200 1120.100 1178.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][2], Center Move (1067.500,1123.800)->(1083.500,1110.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1051.900 1108.200 1051.900 1139.400
[04/11 10:10:21   1586s] addCustomLine AAA 1051.900 1108.200 1083.100 1108.200
[04/11 10:10:21   1586s] addCustomLine AAA 1051.900 1139.400 1083.100 1139.400
[04/11 10:10:21   1586s] addCustomLine AAA 1083.100 1108.200 1083.100 1139.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][5], Center Move (1043.100,1113.400)->(1059.900,1116.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 1097.800 1027.500 1129.000
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 1097.800 1058.700 1097.800
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 1129.000 1058.700 1129.000
[04/11 10:10:21   1586s] addCustomLine AAA 1058.700 1097.800 1058.700 1129.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][25], Center Move (1086.900,1165.400)->(1103.900,1155.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1071.300 1149.800 1071.300 1181.000
[04/11 10:10:21   1586s] addCustomLine AAA 1071.300 1149.800 1102.500 1149.800
[04/11 10:10:21   1586s] addCustomLine AAA 1071.300 1181.000 1102.500 1181.000
[04/11 10:10:21   1586s] addCustomLine AAA 1102.500 1149.800 1102.500 1181.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][26], Center Move (1086.900,1160.200)->(1103.900,1149.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1071.300 1144.600 1071.300 1175.800
[04/11 10:10:21   1586s] addCustomLine AAA 1071.300 1144.600 1102.500 1144.600
[04/11 10:10:21   1586s] addCustomLine AAA 1071.300 1175.800 1102.500 1175.800
[04/11 10:10:21   1586s] addCustomLine AAA 1102.500 1144.600 1102.500 1175.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][27], Center Move (1092.500,1175.800)->(1109.700,1162.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1076.900 1160.200 1076.900 1191.400
[04/11 10:10:21   1586s] addCustomLine AAA 1076.900 1160.200 1108.100 1160.200
[04/11 10:10:21   1586s] addCustomLine AAA 1076.900 1191.400 1108.100 1191.400
[04/11 10:10:21   1586s] addCustomLine AAA 1108.100 1160.200 1108.100 1191.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][28], Center Move (1092.100,1168.000)->(1108.700,1152.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1076.500 1152.400 1076.500 1183.600
[04/11 10:10:21   1586s] addCustomLine AAA 1076.500 1152.400 1107.700 1152.400
[04/11 10:10:21   1586s] addCustomLine AAA 1076.500 1183.600 1107.700 1183.600
[04/11 10:10:21   1586s] addCustomLine AAA 1107.700 1152.400 1107.700 1183.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][30], Center Move (1105.500,1178.400)->(1113.100,1157.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1089.900 1162.800 1089.900 1194.000
[04/11 10:10:21   1586s] addCustomLine AAA 1089.900 1162.800 1121.100 1162.800
[04/11 10:10:21   1586s] addCustomLine AAA 1089.900 1194.000 1121.100 1194.000
[04/11 10:10:21   1586s] addCustomLine AAA 1121.100 1162.800 1121.100 1194.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][31], Center Move (1092.900,1183.600)->(1108.500,1168.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.300 1168.000 1077.300 1199.200
[04/11 10:10:21   1586s] addCustomLine AAA 1077.300 1168.000 1108.500 1168.000
[04/11 10:10:21   1586s] addCustomLine AAA 1077.300 1199.200 1108.500 1199.200
[04/11 10:10:21   1586s] addCustomLine AAA 1108.500 1168.000 1108.500 1199.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[0], Center Move (923.300,892.400)->(918.500,876.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 907.700 876.800 907.700 908.000
[04/11 10:10:21   1586s] addCustomLine AAA 907.700 876.800 938.900 876.800
[04/11 10:10:21   1586s] addCustomLine AAA 907.700 908.000 938.900 908.000
[04/11 10:10:21   1586s] addCustomLine AAA 938.900 876.800 938.900 908.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[10], Center Move (964.900,944.400)->(956.300,928.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 949.300 928.800 949.300 960.000
[04/11 10:10:21   1586s] addCustomLine AAA 949.300 928.800 980.500 928.800
[04/11 10:10:21   1586s] addCustomLine AAA 949.300 960.000 980.500 960.000
[04/11 10:10:21   1586s] addCustomLine AAA 980.500 928.800 980.500 960.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[9], Center Move (966.700,947.000)->(953.900,931.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 951.100 931.400 951.100 962.600
[04/11 10:10:21   1586s] addCustomLine AAA 951.100 931.400 982.300 931.400
[04/11 10:10:21   1586s] addCustomLine AAA 951.100 962.600 982.300 962.600
[04/11 10:10:21   1586s] addCustomLine AAA 982.300 931.400 982.300 962.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[2], Center Move (989.100,952.200)->(990.500,936.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 973.500 936.600 973.500 967.800
[04/11 10:10:21   1586s] addCustomLine AAA 973.500 936.600 1004.700 936.600
[04/11 10:10:21   1586s] addCustomLine AAA 973.500 967.800 1004.700 967.800
[04/11 10:10:21   1586s] addCustomLine AAA 1004.700 936.600 1004.700 967.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_ED_DSR/iDd_reg, Center Move (959.700,921.000)->(952.500,905.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 944.100 905.400 944.100 936.600
[04/11 10:10:21   1586s] addCustomLine AAA 944.100 905.400 975.300 905.400
[04/11 10:10:21   1586s] addCustomLine AAA 944.100 936.600 975.300 936.600
[04/11 10:10:21   1586s] addCustomLine AAA 975.300 905.400 975.300 936.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_IF_DCD/iCount_reg[1], Center Move (936.300,892.400)->(928.100,876.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 920.700 876.800 920.700 908.000
[04/11 10:10:21   1586s] addCustomLine AAA 920.700 876.800 951.900 876.800
[04/11 10:10:21   1586s] addCustomLine AAA 920.700 908.000 951.900 908.000
[04/11 10:10:21   1586s] addCustomLine AAA 951.900 876.800 951.900 908.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_IS_CTS/iD_reg[0], Center Move (1107.700,715.600)->(1123.300,713.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1092.100 700.000 1092.100 731.200
[04/11 10:10:21   1586s] addCustomLine AAA 1092.100 700.000 1123.300 700.000
[04/11 10:10:21   1586s] addCustomLine AAA 1092.100 731.200 1123.300 731.200
[04/11 10:10:21   1586s] addCustomLine AAA 1123.300 700.000 1123.300 731.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_IS_SIN/iD_reg[1], Center Move (1073.300,775.400)->(1089.700,762.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1057.700 759.800 1057.700 791.000
[04/11 10:10:21   1586s] addCustomLine AAA 1057.700 759.800 1088.900 759.800
[04/11 10:10:21   1586s] addCustomLine AAA 1057.700 791.000 1088.900 791.000
[04/11 10:10:21   1586s] addCustomLine AAA 1088.900 759.800 1088.900 791.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[0], Center Move (909.500,850.800)->(893.500,837.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 893.900 835.200 893.900 866.400
[04/11 10:10:21   1586s] addCustomLine AAA 893.900 835.200 925.100 835.200
[04/11 10:10:21   1586s] addCustomLine AAA 893.900 866.400 925.100 866.400
[04/11 10:10:21   1586s] addCustomLine AAA 925.100 835.200 925.100 866.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[4], Center Move (923.300,876.800)->(913.100,861.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 907.700 861.200 907.700 892.400
[04/11 10:10:21   1586s] addCustomLine AAA 907.700 861.200 938.900 861.200
[04/11 10:10:21   1586s] addCustomLine AAA 907.700 892.400 938.900 892.400
[04/11 10:10:21   1586s] addCustomLine AAA 938.900 861.200 938.900 892.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][6], Center Move (1043.100,733.800)->(1061.300,718.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 718.200 1027.500 749.400
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 718.200 1058.700 718.200
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 749.400 1058.700 749.400
[04/11 10:10:21   1586s] addCustomLine AAA 1058.700 718.200 1058.700 749.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][4], Center Move (1025.300,762.400)->(1030.100,746.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1009.700 746.800 1009.700 778.000
[04/11 10:10:21   1586s] addCustomLine AAA 1009.700 746.800 1040.900 746.800
[04/11 10:10:21   1586s] addCustomLine AAA 1009.700 778.000 1040.900 778.000
[04/11 10:10:21   1586s] addCustomLine AAA 1040.900 746.800 1040.900 778.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][9], Center Move (1053.700,762.400)->(1066.500,746.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1038.100 746.800 1038.100 778.000
[04/11 10:10:21   1586s] addCustomLine AAA 1038.100 746.800 1069.300 746.800
[04/11 10:10:21   1586s] addCustomLine AAA 1038.100 778.000 1069.300 778.000
[04/11 10:10:21   1586s] addCustomLine AAA 1069.300 746.800 1069.300 778.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][2], Center Move (1043.100,736.400)->(1060.700,726.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 720.800 1027.500 752.000
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 720.800 1058.700 720.800
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 752.000 1058.700 752.000
[04/11 10:10:21   1586s] addCustomLine AAA 1058.700 720.800 1058.700 752.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][6], Center Move (1049.300,739.000)->(1065.500,726.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1033.700 723.400 1033.700 754.600
[04/11 10:10:21   1586s] addCustomLine AAA 1033.700 723.400 1064.900 723.400
[04/11 10:10:21   1586s] addCustomLine AAA 1033.700 754.600 1064.900 754.600
[04/11 10:10:21   1586s] addCustomLine AAA 1064.900 723.400 1064.900 754.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][9], Center Move (1050.300,765.000)->(1062.900,749.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1034.700 749.400 1034.700 780.600
[04/11 10:10:21   1586s] addCustomLine AAA 1034.700 749.400 1065.900 749.400
[04/11 10:10:21   1586s] addCustomLine AAA 1034.700 780.600 1065.900 780.600
[04/11 10:10:21   1586s] addCustomLine AAA 1065.900 749.400 1065.900 780.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][1], Center Move (1032.500,726.000)->(1048.700,718.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1016.900 710.400 1016.900 741.600
[04/11 10:10:21   1586s] addCustomLine AAA 1016.900 710.400 1048.100 710.400
[04/11 10:10:21   1586s] addCustomLine AAA 1016.900 741.600 1048.100 741.600
[04/11 10:10:21   1586s] addCustomLine AAA 1048.100 710.400 1048.100 741.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][2], Center Move (1039.300,720.800)->(1055.900,707.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1023.700 705.200 1023.700 736.400
[04/11 10:10:21   1586s] addCustomLine AAA 1023.700 705.200 1054.900 705.200
[04/11 10:10:21   1586s] addCustomLine AAA 1023.700 736.400 1054.900 736.400
[04/11 10:10:21   1586s] addCustomLine AAA 1054.900 705.200 1054.900 736.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][3], Center Move (1043.100,759.800)->(1054.900,744.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 744.200 1027.500 775.400
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 744.200 1058.700 744.200
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 775.400 1058.700 775.400
[04/11 10:10:21   1586s] addCustomLine AAA 1058.700 744.200 1058.700 775.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][3], Center Move (1043.100,757.200)->(1057.700,741.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 741.600 1027.500 772.800
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 741.600 1058.700 741.600
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 772.800 1058.700 772.800
[04/11 10:10:21   1586s] addCustomLine AAA 1058.700 741.600 1058.700 772.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][4], Center Move (1023.700,757.200)->(1041.700,744.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1008.100 741.600 1008.100 772.800
[04/11 10:10:21   1586s] addCustomLine AAA 1008.100 741.600 1039.300 741.600
[04/11 10:10:21   1586s] addCustomLine AAA 1008.100 772.800 1039.300 772.800
[04/11 10:10:21   1586s] addCustomLine AAA 1039.300 741.600 1039.300 772.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][9], Center Move (1041.500,754.600)->(1058.100,739.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1025.900 739.000 1025.900 770.200
[04/11 10:10:21   1586s] addCustomLine AAA 1025.900 739.000 1057.100 739.000
[04/11 10:10:21   1586s] addCustomLine AAA 1025.900 770.200 1057.100 770.200
[04/11 10:10:21   1586s] addCustomLine AAA 1057.100 739.000 1057.100 770.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][0], Center Move (1033.500,744.200)->(1049.500,731.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1017.900 728.600 1017.900 759.800
[04/11 10:10:21   1586s] addCustomLine AAA 1017.900 728.600 1049.100 728.600
[04/11 10:10:21   1586s] addCustomLine AAA 1017.900 759.800 1049.100 759.800
[04/11 10:10:21   1586s] addCustomLine AAA 1049.100 728.600 1049.100 759.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][2], Center Move (1037.500,728.600)->(1053.500,718.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1021.900 713.000 1021.900 744.200
[04/11 10:10:21   1586s] addCustomLine AAA 1021.900 713.000 1053.100 713.000
[04/11 10:10:21   1586s] addCustomLine AAA 1021.900 744.200 1053.100 744.200
[04/11 10:10:21   1586s] addCustomLine AAA 1053.100 713.000 1053.100 744.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][0], Center Move (1042.300,741.600)->(1055.900,726.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1026.700 726.000 1026.700 757.200
[04/11 10:10:21   1586s] addCustomLine AAA 1026.700 726.000 1057.900 726.000
[04/11 10:10:21   1586s] addCustomLine AAA 1026.700 757.200 1057.900 757.200
[04/11 10:10:21   1586s] addCustomLine AAA 1057.900 726.000 1057.900 757.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][1], Center Move (1049.700,726.000)->(1066.300,713.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1034.100 710.400 1034.100 741.600
[04/11 10:10:21   1586s] addCustomLine AAA 1034.100 710.400 1065.300 710.400
[04/11 10:10:21   1586s] addCustomLine AAA 1034.100 741.600 1065.300 741.600
[04/11 10:10:21   1586s] addCustomLine AAA 1065.300 710.400 1065.300 741.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][6], Center Move (1054.500,739.000)->(1067.300,723.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1038.900 723.400 1038.900 754.600
[04/11 10:10:21   1586s] addCustomLine AAA 1038.900 723.400 1070.100 723.400
[04/11 10:10:21   1586s] addCustomLine AAA 1038.900 754.600 1070.100 754.600
[04/11 10:10:21   1586s] addCustomLine AAA 1070.100 723.400 1070.100 754.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][1], Center Move (1028.700,705.200)->(1042.100,689.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1013.100 689.600 1013.100 720.800
[04/11 10:10:21   1586s] addCustomLine AAA 1013.100 689.600 1044.300 689.600
[04/11 10:10:21   1586s] addCustomLine AAA 1013.100 720.800 1044.300 720.800
[04/11 10:10:21   1586s] addCustomLine AAA 1044.300 689.600 1044.300 720.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][0], Center Move (1053.100,788.400)->(1054.100,772.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1037.500 772.800 1037.500 804.000
[04/11 10:10:21   1586s] addCustomLine AAA 1037.500 772.800 1068.700 772.800
[04/11 10:10:21   1586s] addCustomLine AAA 1037.500 804.000 1068.700 804.000
[04/11 10:10:21   1586s] addCustomLine AAA 1068.700 772.800 1068.700 804.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][4], Center Move (1050.500,785.800)->(1056.500,770.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1034.900 770.200 1034.900 801.400
[04/11 10:10:21   1586s] addCustomLine AAA 1034.900 770.200 1066.100 770.200
[04/11 10:10:21   1586s] addCustomLine AAA 1034.900 801.400 1066.100 801.400
[04/11 10:10:21   1586s] addCustomLine AAA 1066.100 770.200 1066.100 801.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][7], Center Move (1038.900,770.200)->(1049.500,754.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1023.300 754.600 1023.300 785.800
[04/11 10:10:21   1586s] addCustomLine AAA 1023.300 754.600 1054.500 754.600
[04/11 10:10:21   1586s] addCustomLine AAA 1023.300 785.800 1054.500 785.800
[04/11 10:10:21   1586s] addCustomLine AAA 1054.500 754.600 1054.500 785.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][0], Center Move (1052.300,793.600)->(1054.100,778.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1036.700 778.000 1036.700 809.200
[04/11 10:10:21   1586s] addCustomLine AAA 1036.700 778.000 1067.900 778.000
[04/11 10:10:21   1586s] addCustomLine AAA 1036.700 809.200 1067.900 809.200
[04/11 10:10:21   1586s] addCustomLine AAA 1067.900 778.000 1067.900 809.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][4], Center Move (1048.700,791.000)->(1048.700,775.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1033.100 775.400 1033.100 806.600
[04/11 10:10:21   1586s] addCustomLine AAA 1033.100 775.400 1064.300 775.400
[04/11 10:10:21   1586s] addCustomLine AAA 1033.100 806.600 1064.300 806.600
[04/11 10:10:21   1586s] addCustomLine AAA 1064.300 775.400 1064.300 806.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][7], Center Move (1034.900,775.400)->(1042.300,757.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1019.300 759.800 1019.300 791.000
[04/11 10:10:21   1586s] addCustomLine AAA 1019.300 759.800 1050.500 759.800
[04/11 10:10:21   1586s] addCustomLine AAA 1019.300 791.000 1050.500 791.000
[04/11 10:10:21   1586s] addCustomLine AAA 1050.500 759.800 1050.500 791.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][1], Center Move (1023.700,767.600)->(1031.300,752.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1008.100 752.000 1008.100 783.200
[04/11 10:10:21   1586s] addCustomLine AAA 1008.100 752.000 1039.300 752.000
[04/11 10:10:21   1586s] addCustomLine AAA 1008.100 783.200 1039.300 783.200
[04/11 10:10:21   1586s] addCustomLine AAA 1039.300 752.000 1039.300 783.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][9], Center Move (1042.100,772.800)->(1048.700,757.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1026.500 757.200 1026.500 788.400
[04/11 10:10:21   1586s] addCustomLine AAA 1026.500 757.200 1057.700 757.200
[04/11 10:10:21   1586s] addCustomLine AAA 1026.500 788.400 1057.700 788.400
[04/11 10:10:21   1586s] addCustomLine AAA 1057.700 757.200 1057.700 788.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][10], Center Move (1014.300,762.400)->(1024.500,746.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 998.700 746.800 998.700 778.000
[04/11 10:10:21   1586s] addCustomLine AAA 998.700 746.800 1029.900 746.800
[04/11 10:10:21   1586s] addCustomLine AAA 998.700 778.000 1029.900 778.000
[04/11 10:10:21   1586s] addCustomLine AAA 1029.900 746.800 1029.900 778.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][0], Center Move (1053.500,772.800)->(1063.900,754.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1037.900 757.200 1037.900 788.400
[04/11 10:10:21   1586s] addCustomLine AAA 1037.900 757.200 1069.100 757.200
[04/11 10:10:21   1586s] addCustomLine AAA 1037.900 788.400 1069.100 788.400
[04/11 10:10:21   1586s] addCustomLine AAA 1069.100 757.200 1069.100 788.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][4], Center Move (1053.700,770.200)->(1057.500,754.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1038.100 754.600 1038.100 785.800
[04/11 10:10:21   1586s] addCustomLine AAA 1038.100 754.600 1069.300 754.600
[04/11 10:10:21   1586s] addCustomLine AAA 1038.100 785.800 1069.300 785.800
[04/11 10:10:21   1586s] addCustomLine AAA 1069.300 754.600 1069.300 785.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][9], Center Move (1043.100,767.600)->(1049.300,752.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 752.000 1027.500 783.200
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 752.000 1058.700 752.000
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 783.200 1058.700 783.200
[04/11 10:10:21   1586s] addCustomLine AAA 1058.700 752.000 1058.700 783.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][3], Center Move (1004.700,793.600)->(1004.700,775.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 989.100 778.000 989.100 809.200
[04/11 10:10:21   1586s] addCustomLine AAA 989.100 778.000 1020.300 778.000
[04/11 10:10:21   1586s] addCustomLine AAA 989.100 809.200 1020.300 809.200
[04/11 10:10:21   1586s] addCustomLine AAA 1020.300 778.000 1020.300 809.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][4], Center Move (1038.100,793.600)->(1043.100,778.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1022.500 778.000 1022.500 809.200
[04/11 10:10:21   1586s] addCustomLine AAA 1022.500 778.000 1053.700 778.000
[04/11 10:10:21   1586s] addCustomLine AAA 1022.500 809.200 1053.700 809.200
[04/11 10:10:21   1586s] addCustomLine AAA 1053.700 778.000 1053.700 809.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][0], Center Move (1043.100,793.600)->(1049.300,778.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 778.000 1027.500 809.200
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 778.000 1058.700 778.000
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 809.200 1058.700 809.200
[04/11 10:10:21   1586s] addCustomLine AAA 1058.700 778.000 1058.700 809.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][1], Center Move (1018.100,788.400)->(1024.900,772.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1002.500 772.800 1002.500 804.000
[04/11 10:10:21   1586s] addCustomLine AAA 1002.500 772.800 1033.700 772.800
[04/11 10:10:21   1586s] addCustomLine AAA 1002.500 804.000 1033.700 804.000
[04/11 10:10:21   1586s] addCustomLine AAA 1033.700 772.800 1033.700 804.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][5], Center Move (1023.700,793.600)->(1014.700,778.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1008.100 778.000 1008.100 809.200
[04/11 10:10:21   1586s] addCustomLine AAA 1008.100 778.000 1039.300 778.000
[04/11 10:10:21   1586s] addCustomLine AAA 1008.100 809.200 1039.300 809.200
[04/11 10:10:21   1586s] addCustomLine AAA 1039.300 778.000 1039.300 809.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][9], Center Move (1043.100,785.800)->(1048.700,770.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 770.200 1027.500 801.400
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 770.200 1058.700 770.200
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 801.400 1058.700 801.400
[04/11 10:10:21   1586s] addCustomLine AAA 1058.700 770.200 1058.700 801.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][10], Center Move (1015.700,791.000)->(1011.500,775.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1000.100 775.400 1000.100 806.600
[04/11 10:10:21   1586s] addCustomLine AAA 1000.100 775.400 1031.300 775.400
[04/11 10:10:21   1586s] addCustomLine AAA 1000.100 806.600 1031.300 806.600
[04/11 10:10:21   1586s] addCustomLine AAA 1031.300 775.400 1031.300 806.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][0], Center Move (1053.900,775.400)->(1061.500,759.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1038.300 759.800 1038.300 791.000
[04/11 10:10:21   1586s] addCustomLine AAA 1038.300 759.800 1069.500 759.800
[04/11 10:10:21   1586s] addCustomLine AAA 1038.300 791.000 1069.500 791.000
[04/11 10:10:21   1586s] addCustomLine AAA 1069.500 759.800 1069.500 791.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][1], Center Move (1013.300,788.400)->(1012.100,772.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 997.700 772.800 997.700 804.000
[04/11 10:10:21   1586s] addCustomLine AAA 997.700 772.800 1028.900 772.800
[04/11 10:10:21   1586s] addCustomLine AAA 997.700 804.000 1028.900 804.000
[04/11 10:10:21   1586s] addCustomLine AAA 1028.900 772.800 1028.900 804.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][7], Center Move (1032.300,778.000)->(1043.100,759.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1016.700 762.400 1016.700 793.600
[04/11 10:10:21   1586s] addCustomLine AAA 1016.700 762.400 1047.900 762.400
[04/11 10:10:21   1586s] addCustomLine AAA 1016.700 793.600 1047.900 793.600
[04/11 10:10:21   1586s] addCustomLine AAA 1047.900 762.400 1047.900 793.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][9], Center Move (1035.500,780.600)->(1043.100,762.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1019.900 765.000 1019.900 796.200
[04/11 10:10:21   1586s] addCustomLine AAA 1019.900 765.000 1051.100 765.000
[04/11 10:10:21   1586s] addCustomLine AAA 1019.900 796.200 1051.100 796.200
[04/11 10:10:21   1586s] addCustomLine AAA 1051.100 765.000 1051.100 796.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][0], Center Move (1054.100,780.600)->(1057.900,765.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1038.500 765.000 1038.500 796.200
[04/11 10:10:21   1586s] addCustomLine AAA 1038.500 765.000 1069.700 765.000
[04/11 10:10:21   1586s] addCustomLine AAA 1038.500 796.200 1069.700 796.200
[04/11 10:10:21   1586s] addCustomLine AAA 1069.700 765.000 1069.700 796.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][7], Center Move (1034.900,785.800)->(1038.300,770.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1019.300 770.200 1019.300 801.400
[04/11 10:10:21   1586s] addCustomLine AAA 1019.300 770.200 1050.500 770.200
[04/11 10:10:21   1586s] addCustomLine AAA 1019.300 801.400 1050.500 801.400
[04/11 10:10:21   1586s] addCustomLine AAA 1050.500 770.200 1050.500 801.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][10], Center Move (1015.900,783.200)->(1018.100,767.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1000.300 767.600 1000.300 798.800
[04/11 10:10:21   1586s] addCustomLine AAA 1000.300 767.600 1031.500 767.600
[04/11 10:10:21   1586s] addCustomLine AAA 1000.300 798.800 1031.500 798.800
[04/11 10:10:21   1586s] addCustomLine AAA 1031.500 767.600 1031.500 798.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][8], Center Move (904.700,731.200)->(888.300,726.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 889.100 715.600 889.100 746.800
[04/11 10:10:21   1586s] addCustomLine AAA 889.100 715.600 920.300 715.600
[04/11 10:10:21   1586s] addCustomLine AAA 889.100 746.800 920.300 746.800
[04/11 10:10:21   1586s] addCustomLine AAA 920.300 715.600 920.300 746.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][2], Center Move (913.300,809.200)->(910.900,793.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 897.700 793.600 897.700 824.800
[04/11 10:10:21   1586s] addCustomLine AAA 897.700 793.600 928.900 793.600
[04/11 10:10:21   1586s] addCustomLine AAA 897.700 824.800 928.900 824.800
[04/11 10:10:21   1586s] addCustomLine AAA 928.900 793.600 928.900 824.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][1], Center Move (904.700,791.000)->(908.700,775.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 889.100 775.400 889.100 806.600
[04/11 10:10:21   1586s] addCustomLine AAA 889.100 775.400 920.300 775.400
[04/11 10:10:21   1586s] addCustomLine AAA 889.100 806.600 920.300 806.600
[04/11 10:10:21   1586s] addCustomLine AAA 920.300 775.400 920.300 806.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][3], Center Move (903.900,793.600)->(903.900,770.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 888.300 778.000 888.300 809.200
[04/11 10:10:21   1586s] addCustomLine AAA 888.300 778.000 919.500 778.000
[04/11 10:10:21   1586s] addCustomLine AAA 888.300 809.200 919.500 809.200
[04/11 10:10:21   1586s] addCustomLine AAA 919.500 778.000 919.500 809.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][2], Center Move (904.500,814.400)->(893.100,788.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 888.900 798.800 888.900 830.000
[04/11 10:10:21   1586s] addCustomLine AAA 888.900 798.800 920.100 798.800
[04/11 10:10:21   1586s] addCustomLine AAA 888.900 830.000 920.100 830.000
[04/11 10:10:21   1586s] addCustomLine AAA 920.100 798.800 920.100 830.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][1], Center Move (904.300,806.600)->(903.900,791.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 888.700 791.000 888.700 822.200
[04/11 10:10:21   1586s] addCustomLine AAA 888.700 791.000 919.900 791.000
[04/11 10:10:21   1586s] addCustomLine AAA 888.700 822.200 919.900 822.200
[04/11 10:10:21   1586s] addCustomLine AAA 919.900 791.000 919.900 822.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][3], Center Move (904.100,804.000)->(905.500,788.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 888.500 788.400 888.500 819.600
[04/11 10:10:21   1586s] addCustomLine AAA 888.500 788.400 919.700 788.400
[04/11 10:10:21   1586s] addCustomLine AAA 888.500 819.600 919.700 819.600
[04/11 10:10:21   1586s] addCustomLine AAA 919.700 788.400 919.700 819.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][0], Center Move (911.100,830.000)->(911.700,814.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 895.500 814.400 895.500 845.600
[04/11 10:10:21   1586s] addCustomLine AAA 895.500 814.400 926.700 814.400
[04/11 10:10:21   1586s] addCustomLine AAA 895.500 845.600 926.700 845.600
[04/11 10:10:21   1586s] addCustomLine AAA 926.700 814.400 926.700 845.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][0], Center Move (1042.700,809.200)->(1053.500,793.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1027.100 793.600 1027.100 824.800
[04/11 10:10:21   1586s] addCustomLine AAA 1027.100 793.600 1058.300 793.600
[04/11 10:10:21   1586s] addCustomLine AAA 1027.100 824.800 1058.300 824.800
[04/11 10:10:21   1586s] addCustomLine AAA 1058.300 793.600 1058.300 824.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][7], Center Move (984.100,817.000)->(985.700,793.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 968.500 801.400 968.500 832.600
[04/11 10:10:21   1586s] addCustomLine AAA 968.500 801.400 999.700 801.400
[04/11 10:10:21   1586s] addCustomLine AAA 968.500 832.600 999.700 832.600
[04/11 10:10:21   1586s] addCustomLine AAA 999.700 801.400 999.700 832.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][6], Center Move (1011.100,811.800)->(1017.300,793.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 995.500 796.200 995.500 827.400
[04/11 10:10:21   1586s] addCustomLine AAA 995.500 796.200 1026.700 796.200
[04/11 10:10:21   1586s] addCustomLine AAA 995.500 827.400 1026.700 827.400
[04/11 10:10:21   1586s] addCustomLine AAA 1026.700 796.200 1026.700 827.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][8], Center Move (987.500,830.000)->(1004.700,819.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 971.900 814.400 971.900 845.600
[04/11 10:10:21   1586s] addCustomLine AAA 971.900 814.400 1003.100 814.400
[04/11 10:10:21   1586s] addCustomLine AAA 971.900 845.600 1003.100 845.600
[04/11 10:10:21   1586s] addCustomLine AAA 1003.100 814.400 1003.100 845.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][3], Center Move (1032.700,811.800)->(1048.700,793.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1017.100 796.200 1017.100 827.400
[04/11 10:10:21   1586s] addCustomLine AAA 1017.100 796.200 1048.300 796.200
[04/11 10:10:21   1586s] addCustomLine AAA 1017.100 827.400 1048.300 827.400
[04/11 10:10:21   1586s] addCustomLine AAA 1048.300 796.200 1048.300 827.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][5], Center Move (993.100,830.000)->(1009.500,819.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 977.500 814.400 977.500 845.600
[04/11 10:10:21   1586s] addCustomLine AAA 977.500 814.400 1008.700 814.400
[04/11 10:10:21   1586s] addCustomLine AAA 977.500 845.600 1008.700 845.600
[04/11 10:10:21   1586s] addCustomLine AAA 1008.700 814.400 1008.700 845.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][10], Center Move (985.500,835.200)->(993.100,817.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 969.900 819.600 969.900 850.800
[04/11 10:10:21   1586s] addCustomLine AAA 969.900 819.600 1001.100 819.600
[04/11 10:10:21   1586s] addCustomLine AAA 969.900 850.800 1001.100 850.800
[04/11 10:10:21   1586s] addCustomLine AAA 1001.100 819.600 1001.100 850.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][10], Center Move (986.500,840.400)->(992.300,824.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 970.900 824.800 970.900 856.000
[04/11 10:10:21   1586s] addCustomLine AAA 970.900 824.800 1002.100 824.800
[04/11 10:10:21   1586s] addCustomLine AAA 970.900 856.000 1002.100 856.000
[04/11 10:10:21   1586s] addCustomLine AAA 1002.100 824.800 1002.100 856.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[5], Center Move (983.700,793.600)->(993.500,778.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 968.100 778.000 968.100 809.200
[04/11 10:10:21   1586s] addCustomLine AAA 968.100 778.000 999.300 778.000
[04/11 10:10:21   1586s] addCustomLine AAA 968.100 809.200 999.300 809.200
[04/11 10:10:21   1586s] addCustomLine AAA 999.300 778.000 999.300 809.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][5], Center Move (1087.300,902.800)->(1103.900,905.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1071.700 887.200 1071.700 918.400
[04/11 10:10:21   1586s] addCustomLine AAA 1071.700 887.200 1102.900 887.200
[04/11 10:10:21   1586s] addCustomLine AAA 1071.700 918.400 1102.900 918.400
[04/11 10:10:21   1586s] addCustomLine AAA 1102.900 887.200 1102.900 918.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][1], Center Move (1068.100,944.400)->(1084.100,941.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1052.500 928.800 1052.500 960.000
[04/11 10:10:21   1586s] addCustomLine AAA 1052.500 928.800 1083.700 928.800
[04/11 10:10:21   1586s] addCustomLine AAA 1052.500 960.000 1083.700 960.000
[04/11 10:10:21   1586s] addCustomLine AAA 1083.700 928.800 1083.700 960.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][7], Center Move (1057.300,931.400)->(1073.700,928.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1041.700 915.800 1041.700 947.000
[04/11 10:10:21   1586s] addCustomLine AAA 1041.700 915.800 1072.900 915.800
[04/11 10:10:21   1586s] addCustomLine AAA 1041.700 947.000 1072.900 947.000
[04/11 10:10:21   1586s] addCustomLine AAA 1072.900 915.800 1072.900 947.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][1], Center Move (1077.500,949.600)->(1093.100,960.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1061.900 934.000 1061.900 965.200
[04/11 10:10:21   1586s] addCustomLine AAA 1061.900 934.000 1093.100 934.000
[04/11 10:10:21   1586s] addCustomLine AAA 1061.900 965.200 1093.100 965.200
[04/11 10:10:21   1586s] addCustomLine AAA 1093.100 934.000 1093.100 965.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][3], Center Move (1060.300,952.200)->(1078.300,954.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1044.700 936.600 1044.700 967.800
[04/11 10:10:21   1586s] addCustomLine AAA 1044.700 936.600 1075.900 936.600
[04/11 10:10:21   1586s] addCustomLine AAA 1044.700 967.800 1075.900 967.800
[04/11 10:10:21   1586s] addCustomLine AAA 1075.900 936.600 1075.900 967.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][6], Center Move (1075.700,939.200)->(1091.700,939.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1060.100 923.600 1060.100 954.800
[04/11 10:10:21   1586s] addCustomLine AAA 1060.100 923.600 1091.300 923.600
[04/11 10:10:21   1586s] addCustomLine AAA 1060.100 954.800 1091.300 954.800
[04/11 10:10:21   1586s] addCustomLine AAA 1091.300 923.600 1091.300 954.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][1], Center Move (1075.300,960.000)->(1091.500,965.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1059.700 944.400 1059.700 975.600
[04/11 10:10:21   1586s] addCustomLine AAA 1059.700 944.400 1090.900 944.400
[04/11 10:10:21   1586s] addCustomLine AAA 1059.700 975.600 1090.900 975.600
[04/11 10:10:21   1586s] addCustomLine AAA 1090.900 944.400 1090.900 975.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][1], Center Move (1108.700,934.000)->(1125.300,936.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1093.100 918.400 1093.100 949.600
[04/11 10:10:21   1586s] addCustomLine AAA 1093.100 918.400 1124.300 918.400
[04/11 10:10:21   1586s] addCustomLine AAA 1093.100 949.600 1124.300 949.600
[04/11 10:10:21   1586s] addCustomLine AAA 1124.300 918.400 1124.300 949.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][3], Center Move (1116.900,926.200)->(1133.300,923.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1101.300 910.600 1101.300 941.800
[04/11 10:10:21   1586s] addCustomLine AAA 1101.300 910.600 1132.500 910.600
[04/11 10:10:21   1586s] addCustomLine AAA 1101.300 941.800 1132.500 941.800
[04/11 10:10:21   1586s] addCustomLine AAA 1132.500 910.600 1132.500 941.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][4], Center Move (1085.500,934.000)->(1103.900,931.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1069.900 918.400 1069.900 949.600
[04/11 10:10:21   1586s] addCustomLine AAA 1069.900 918.400 1101.100 918.400
[04/11 10:10:21   1586s] addCustomLine AAA 1069.900 949.600 1101.100 949.600
[04/11 10:10:21   1586s] addCustomLine AAA 1101.100 918.400 1101.100 949.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][5], Center Move (1086.300,921.000)->(1103.900,918.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1070.700 905.400 1070.700 936.600
[04/11 10:10:21   1586s] addCustomLine AAA 1070.700 905.400 1101.900 905.400
[04/11 10:10:21   1586s] addCustomLine AAA 1070.700 936.600 1101.900 936.600
[04/11 10:10:21   1586s] addCustomLine AAA 1101.900 905.400 1101.900 936.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][3], Center Move (1093.100,960.000)->(1113.300,965.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 944.400 1077.500 975.600
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 944.400 1108.700 944.400
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 975.600 1108.700 975.600
[04/11 10:10:21   1586s] addCustomLine AAA 1108.700 944.400 1108.700 975.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][0], Center Move (1108.700,949.600)->(1125.300,952.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1093.100 934.000 1093.100 965.200
[04/11 10:10:21   1586s] addCustomLine AAA 1093.100 934.000 1124.300 934.000
[04/11 10:10:21   1586s] addCustomLine AAA 1093.100 965.200 1124.300 965.200
[04/11 10:10:21   1586s] addCustomLine AAA 1124.300 934.000 1124.300 965.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][1], Center Move (1111.900,944.400)->(1128.500,944.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1096.300 928.800 1096.300 960.000
[04/11 10:10:21   1586s] addCustomLine AAA 1096.300 928.800 1127.500 928.800
[04/11 10:10:21   1586s] addCustomLine AAA 1096.300 960.000 1127.500 960.000
[04/11 10:10:21   1586s] addCustomLine AAA 1127.500 928.800 1127.500 960.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][3], Center Move (1092.900,952.200)->(1111.100,954.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.300 936.600 1077.300 967.800
[04/11 10:10:21   1586s] addCustomLine AAA 1077.300 936.600 1108.500 936.600
[04/11 10:10:21   1586s] addCustomLine AAA 1077.300 967.800 1108.500 967.800
[04/11 10:10:21   1586s] addCustomLine AAA 1108.500 936.600 1108.500 967.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][6], Center Move (1107.900,921.000)->(1123.700,923.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1092.300 905.400 1092.300 936.600
[04/11 10:10:21   1586s] addCustomLine AAA 1092.300 905.400 1123.500 905.400
[04/11 10:10:21   1586s] addCustomLine AAA 1092.300 936.600 1123.500 936.600
[04/11 10:10:21   1586s] addCustomLine AAA 1123.500 905.400 1123.500 936.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][4], Center Move (1086.500,944.400)->(1103.900,949.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1070.900 928.800 1070.900 960.000
[04/11 10:10:21   1586s] addCustomLine AAA 1070.900 928.800 1102.100 928.800
[04/11 10:10:21   1586s] addCustomLine AAA 1070.900 960.000 1102.100 960.000
[04/11 10:10:21   1586s] addCustomLine AAA 1102.100 928.800 1102.100 960.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][7], Center Move (1093.100,921.000)->(1108.700,926.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 905.400 1077.500 936.600
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 905.400 1108.700 905.400
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 936.600 1108.700 936.600
[04/11 10:10:21   1586s] addCustomLine AAA 1108.700 905.400 1108.700 936.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][1], Center Move (1107.300,939.200)->(1123.700,947.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1091.700 923.600 1091.700 954.800
[04/11 10:10:21   1586s] addCustomLine AAA 1091.700 923.600 1122.900 923.600
[04/11 10:10:21   1586s] addCustomLine AAA 1091.700 954.800 1122.900 954.800
[04/11 10:10:21   1586s] addCustomLine AAA 1122.900 923.600 1122.900 954.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][0], Center Move (1086.500,957.400)->(1103.900,967.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1070.900 941.800 1070.900 973.000
[04/11 10:10:21   1586s] addCustomLine AAA 1070.900 941.800 1102.100 941.800
[04/11 10:10:21   1586s] addCustomLine AAA 1070.900 973.000 1102.100 973.000
[04/11 10:10:21   1586s] addCustomLine AAA 1102.100 941.800 1102.100 973.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][3], Center Move (1088.300,960.000)->(1103.900,965.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1072.700 944.400 1072.700 975.600
[04/11 10:10:21   1586s] addCustomLine AAA 1072.700 944.400 1103.900 944.400
[04/11 10:10:21   1586s] addCustomLine AAA 1072.700 975.600 1103.900 975.600
[04/11 10:10:21   1586s] addCustomLine AAA 1103.900 944.400 1103.900 975.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][6], Center Move (1088.300,936.600)->(1103.900,947.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1072.700 921.000 1072.700 952.200
[04/11 10:10:21   1586s] addCustomLine AAA 1072.700 921.000 1103.900 921.000
[04/11 10:10:21   1586s] addCustomLine AAA 1072.700 952.200 1103.900 952.200
[04/11 10:10:21   1586s] addCustomLine AAA 1103.900 921.000 1103.900 952.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][0], Center Move (1087.300,954.800)->(1103.900,962.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1071.700 939.200 1071.700 970.400
[04/11 10:10:21   1586s] addCustomLine AAA 1071.700 939.200 1102.900 939.200
[04/11 10:10:21   1586s] addCustomLine AAA 1071.700 970.400 1102.900 970.400
[04/11 10:10:21   1586s] addCustomLine AAA 1102.900 939.200 1102.900 970.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][1], Center Move (1092.700,939.200)->(1111.100,949.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.100 923.600 1077.100 954.800
[04/11 10:10:21   1586s] addCustomLine AAA 1077.100 923.600 1108.300 923.600
[04/11 10:10:21   1586s] addCustomLine AAA 1077.100 954.800 1108.300 954.800
[04/11 10:10:21   1586s] addCustomLine AAA 1108.300 923.600 1108.300 954.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][2], Center Move (1088.100,926.200)->(1103.900,926.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1072.500 910.600 1072.500 941.800
[04/11 10:10:21   1586s] addCustomLine AAA 1072.500 910.600 1103.700 910.600
[04/11 10:10:21   1586s] addCustomLine AAA 1072.500 941.800 1103.700 941.800
[04/11 10:10:21   1586s] addCustomLine AAA 1103.700 910.600 1103.700 941.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][3], Center Move (1092.900,954.800)->(1109.500,962.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.300 939.200 1077.300 970.400
[04/11 10:10:21   1586s] addCustomLine AAA 1077.300 939.200 1108.500 939.200
[04/11 10:10:21   1586s] addCustomLine AAA 1077.300 970.400 1108.500 970.400
[04/11 10:10:21   1586s] addCustomLine AAA 1108.500 939.200 1108.500 970.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][6], Center Move (1093.100,936.600)->(1108.700,936.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 921.000 1077.500 952.200
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 921.000 1108.700 921.000
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 952.200 1108.700 952.200
[04/11 10:10:21   1586s] addCustomLine AAA 1108.700 921.000 1108.700 952.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][7], Center Move (1093.100,908.000)->(1111.100,910.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 892.400 1077.500 923.600
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 892.400 1108.700 892.400
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 923.600 1108.700 923.600
[04/11 10:10:21   1586s] addCustomLine AAA 1108.700 892.400 1108.700 923.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][7], Center Move (1043.100,931.400)->(1061.300,936.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 915.800 1027.500 947.000
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 915.800 1058.700 915.800
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 947.000 1058.700 947.000
[04/11 10:10:21   1586s] addCustomLine AAA 1058.700 915.800 1058.700 947.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][5], Center Move (1042.700,918.400)->(1060.100,915.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1027.100 902.800 1027.100 934.000
[04/11 10:10:21   1586s] addCustomLine AAA 1027.100 902.800 1058.300 902.800
[04/11 10:10:21   1586s] addCustomLine AAA 1027.100 934.000 1058.300 934.000
[04/11 10:10:21   1586s] addCustomLine AAA 1058.300 902.800 1058.300 934.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][5], Center Move (1050.300,915.800)->(1066.500,915.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1034.700 900.200 1034.700 931.400
[04/11 10:10:21   1586s] addCustomLine AAA 1034.700 900.200 1065.900 900.200
[04/11 10:10:21   1586s] addCustomLine AAA 1034.700 931.400 1065.900 931.400
[04/11 10:10:21   1586s] addCustomLine AAA 1065.900 900.200 1065.900 931.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][4], Center Move (1057.300,957.400)->(1075.300,967.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1041.700 941.800 1041.700 973.000
[04/11 10:10:21   1586s] addCustomLine AAA 1041.700 941.800 1072.900 941.800
[04/11 10:10:21   1586s] addCustomLine AAA 1041.700 973.000 1072.900 973.000
[04/11 10:10:21   1586s] addCustomLine AAA 1072.900 941.800 1072.900 973.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][4], Center Move (1025.300,913.200)->(1030.500,892.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1009.700 897.600 1009.700 928.800
[04/11 10:10:21   1586s] addCustomLine AAA 1009.700 897.600 1040.900 897.600
[04/11 10:10:21   1586s] addCustomLine AAA 1009.700 928.800 1040.900 928.800
[04/11 10:10:21   1586s] addCustomLine AAA 1040.900 897.600 1040.900 928.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][1], Center Move (1003.900,934.000)->(1007.900,918.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 988.300 918.400 988.300 949.600
[04/11 10:10:21   1586s] addCustomLine AAA 988.300 918.400 1019.500 918.400
[04/11 10:10:21   1586s] addCustomLine AAA 988.300 949.600 1019.500 949.600
[04/11 10:10:21   1586s] addCustomLine AAA 1019.500 918.400 1019.500 949.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][1], Center Move (1093.100,871.600)->(1123.700,871.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 856.000 1077.500 887.200
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 856.000 1108.700 856.000
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 887.200 1108.700 887.200
[04/11 10:10:21   1586s] addCustomLine AAA 1108.700 856.000 1108.700 887.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][6], Center Move (1093.100,882.000)->(1111.100,882.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 866.400 1077.500 897.600
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 866.400 1108.700 866.400
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 897.600 1108.700 897.600
[04/11 10:10:21   1586s] addCustomLine AAA 1108.700 866.400 1108.700 897.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][5], Center Move (1107.900,902.800)->(1116.500,887.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1092.300 887.200 1092.300 918.400
[04/11 10:10:21   1586s] addCustomLine AAA 1092.300 887.200 1123.500 887.200
[04/11 10:10:21   1586s] addCustomLine AAA 1092.300 918.400 1123.500 918.400
[04/11 10:10:21   1586s] addCustomLine AAA 1123.500 887.200 1123.500 918.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][6], Center Move (1093.100,887.200)->(1111.700,887.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 871.600 1077.500 902.800
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 871.600 1108.700 871.600
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 902.800 1108.700 902.800
[04/11 10:10:21   1586s] addCustomLine AAA 1108.700 871.600 1108.700 902.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][4], Center Move (1086.300,889.800)->(1103.900,882.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1070.700 874.200 1070.700 905.400
[04/11 10:10:21   1586s] addCustomLine AAA 1070.700 874.200 1101.900 874.200
[04/11 10:10:21   1586s] addCustomLine AAA 1070.700 905.400 1101.900 905.400
[04/11 10:10:21   1586s] addCustomLine AAA 1101.900 874.200 1101.900 905.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][6], Center Move (1086.700,882.000)->(1103.900,876.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1071.100 866.400 1071.100 897.600
[04/11 10:10:21   1586s] addCustomLine AAA 1071.100 866.400 1102.300 866.400
[04/11 10:10:21   1586s] addCustomLine AAA 1071.100 897.600 1102.300 897.600
[04/11 10:10:21   1586s] addCustomLine AAA 1102.300 866.400 1102.300 897.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][6], Center Move (1093.100,850.800)->(1108.700,845.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 835.200 1077.500 866.400
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 835.200 1108.700 835.200
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 866.400 1108.700 866.400
[04/11 10:10:21   1586s] addCustomLine AAA 1108.700 835.200 1108.700 866.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][7], Center Move (1109.300,830.000)->(1124.900,819.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1093.700 814.400 1093.700 845.600
[04/11 10:10:21   1586s] addCustomLine AAA 1093.700 814.400 1124.900 814.400
[04/11 10:10:21   1586s] addCustomLine AAA 1093.700 845.600 1124.900 845.600
[04/11 10:10:21   1586s] addCustomLine AAA 1124.900 814.400 1124.900 845.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][5], Center Move (1083.700,827.400)->(1103.900,827.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1068.100 811.800 1068.100 843.000
[04/11 10:10:21   1586s] addCustomLine AAA 1068.100 811.800 1099.300 811.800
[04/11 10:10:21   1586s] addCustomLine AAA 1068.100 843.000 1099.300 843.000
[04/11 10:10:21   1586s] addCustomLine AAA 1099.300 811.800 1099.300 843.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][6], Center Move (1092.300,858.600)->(1109.300,856.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1076.700 843.000 1076.700 874.200
[04/11 10:10:21   1586s] addCustomLine AAA 1076.700 843.000 1107.900 843.000
[04/11 10:10:21   1586s] addCustomLine AAA 1076.700 874.200 1107.900 874.200
[04/11 10:10:21   1586s] addCustomLine AAA 1107.900 843.000 1107.900 874.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][6], Center Move (1076.900,856.000)->(1093.100,850.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1061.300 840.400 1061.300 871.600
[04/11 10:10:21   1586s] addCustomLine AAA 1061.300 840.400 1092.500 840.400
[04/11 10:10:21   1586s] addCustomLine AAA 1061.300 871.600 1092.500 871.600
[04/11 10:10:21   1586s] addCustomLine AAA 1092.500 840.400 1092.500 871.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][7], Center Move (1093.100,832.600)->(1111.700,832.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 817.000 1077.500 848.200
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 817.000 1108.700 817.000
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 848.200 1108.700 848.200
[04/11 10:10:21   1586s] addCustomLine AAA 1108.700 817.000 1108.700 848.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][4], Center Move (1088.300,850.800)->(1103.900,845.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1072.700 835.200 1072.700 866.400
[04/11 10:10:21   1586s] addCustomLine AAA 1072.700 835.200 1103.900 835.200
[04/11 10:10:21   1586s] addCustomLine AAA 1072.700 866.400 1103.900 866.400
[04/11 10:10:21   1586s] addCustomLine AAA 1103.900 835.200 1103.900 866.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][6], Center Move (1088.300,853.400)->(1103.900,850.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1072.700 837.800 1072.700 869.000
[04/11 10:10:21   1586s] addCustomLine AAA 1072.700 837.800 1103.900 837.800
[04/11 10:10:21   1586s] addCustomLine AAA 1072.700 869.000 1103.900 869.000
[04/11 10:10:21   1586s] addCustomLine AAA 1103.900 837.800 1103.900 869.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][7], Center Move (1092.500,824.800)->(1109.900,824.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1076.900 809.200 1076.900 840.400
[04/11 10:10:21   1586s] addCustomLine AAA 1076.900 809.200 1108.100 809.200
[04/11 10:10:21   1586s] addCustomLine AAA 1076.900 840.400 1108.100 840.400
[04/11 10:10:21   1586s] addCustomLine AAA 1108.100 809.200 1108.100 840.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][6], Center Move (1088.300,863.800)->(1104.700,858.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1072.700 848.200 1072.700 879.400
[04/11 10:10:21   1586s] addCustomLine AAA 1072.700 848.200 1103.900 848.200
[04/11 10:10:21   1586s] addCustomLine AAA 1072.700 879.400 1103.900 879.400
[04/11 10:10:21   1586s] addCustomLine AAA 1103.900 848.200 1103.900 879.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][4], Center Move (1093.100,837.800)->(1109.100,837.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 822.200 1077.500 853.400
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 822.200 1108.700 822.200
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 853.400 1108.700 853.400
[04/11 10:10:21   1586s] addCustomLine AAA 1108.700 822.200 1108.700 853.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][5], Center Move (1086.700,832.600)->(1103.900,835.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1071.100 817.000 1071.100 848.200
[04/11 10:10:21   1586s] addCustomLine AAA 1071.100 817.000 1102.300 817.000
[04/11 10:10:21   1586s] addCustomLine AAA 1071.100 848.200 1102.300 848.200
[04/11 10:10:21   1586s] addCustomLine AAA 1102.300 817.000 1102.300 848.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][1], Center Move (1058.100,840.400)->(1073.700,837.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1042.500 824.800 1042.500 856.000
[04/11 10:10:21   1586s] addCustomLine AAA 1042.500 824.800 1073.700 824.800
[04/11 10:10:21   1586s] addCustomLine AAA 1042.500 856.000 1073.700 856.000
[04/11 10:10:21   1586s] addCustomLine AAA 1073.700 824.800 1073.700 856.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][5], Center Move (1068.100,817.000)->(1084.100,811.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1052.500 801.400 1052.500 832.600
[04/11 10:10:21   1586s] addCustomLine AAA 1052.500 801.400 1083.700 801.400
[04/11 10:10:21   1586s] addCustomLine AAA 1052.500 832.600 1083.700 832.600
[04/11 10:10:21   1586s] addCustomLine AAA 1083.700 801.400 1083.700 832.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][1], Center Move (1060.900,843.000)->(1078.500,837.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1045.300 827.400 1045.300 858.600
[04/11 10:10:21   1586s] addCustomLine AAA 1045.300 827.400 1076.500 827.400
[04/11 10:10:21   1586s] addCustomLine AAA 1045.300 858.600 1076.500 858.600
[04/11 10:10:21   1586s] addCustomLine AAA 1076.500 827.400 1076.500 858.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][2], Center Move (1065.700,843.000)->(1082.100,835.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1050.100 827.400 1050.100 858.600
[04/11 10:10:21   1586s] addCustomLine AAA 1050.100 827.400 1081.300 827.400
[04/11 10:10:21   1586s] addCustomLine AAA 1050.100 858.600 1081.300 858.600
[04/11 10:10:21   1586s] addCustomLine AAA 1081.300 827.400 1081.300 858.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][4], Center Move (1068.100,830.000)->(1086.100,822.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1052.500 814.400 1052.500 845.600
[04/11 10:10:21   1586s] addCustomLine AAA 1052.500 814.400 1083.700 814.400
[04/11 10:10:21   1586s] addCustomLine AAA 1052.500 845.600 1083.700 845.600
[04/11 10:10:21   1586s] addCustomLine AAA 1083.700 814.400 1083.700 845.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][0], Center Move (1056.500,856.000)->(1073.700,850.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1040.900 840.400 1040.900 871.600
[04/11 10:10:21   1586s] addCustomLine AAA 1040.900 840.400 1072.100 840.400
[04/11 10:10:21   1586s] addCustomLine AAA 1040.900 871.600 1072.100 871.600
[04/11 10:10:21   1586s] addCustomLine AAA 1072.100 840.400 1072.100 871.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][3], Center Move (1056.900,832.600)->(1073.700,827.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1041.300 817.000 1041.300 848.200
[04/11 10:10:21   1586s] addCustomLine AAA 1041.300 817.000 1072.500 817.000
[04/11 10:10:21   1586s] addCustomLine AAA 1041.300 848.200 1072.500 848.200
[04/11 10:10:21   1586s] addCustomLine AAA 1072.500 817.000 1072.500 848.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][1], Center Move (1061.500,861.200)->(1078.500,850.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1045.900 845.600 1045.900 876.800
[04/11 10:10:21   1586s] addCustomLine AAA 1045.900 845.600 1077.100 845.600
[04/11 10:10:21   1586s] addCustomLine AAA 1045.900 876.800 1077.100 876.800
[04/11 10:10:21   1586s] addCustomLine AAA 1077.100 845.600 1077.100 876.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][3], Center Move (1051.100,824.800)->(1066.700,824.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1035.500 809.200 1035.500 840.400
[04/11 10:10:21   1586s] addCustomLine AAA 1035.500 809.200 1066.700 809.200
[04/11 10:10:21   1586s] addCustomLine AAA 1035.500 840.400 1066.700 840.400
[04/11 10:10:21   1586s] addCustomLine AAA 1066.700 809.200 1066.700 840.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][1], Center Move (1056.900,845.600)->(1073.700,840.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1041.300 830.000 1041.300 861.200
[04/11 10:10:21   1586s] addCustomLine AAA 1041.300 830.000 1072.500 830.000
[04/11 10:10:21   1586s] addCustomLine AAA 1041.300 861.200 1072.500 861.200
[04/11 10:10:21   1586s] addCustomLine AAA 1072.500 830.000 1072.500 861.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][0], Center Move (1048.700,858.600)->(1066.500,856.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1033.100 843.000 1033.100 874.200
[04/11 10:10:21   1586s] addCustomLine AAA 1033.100 843.000 1064.300 843.000
[04/11 10:10:21   1586s] addCustomLine AAA 1033.100 874.200 1064.300 874.200
[04/11 10:10:21   1586s] addCustomLine AAA 1064.300 843.000 1064.300 874.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][2], Center Move (1048.700,840.400)->(1064.300,832.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1033.100 824.800 1033.100 856.000
[04/11 10:10:21   1586s] addCustomLine AAA 1033.100 824.800 1064.300 824.800
[04/11 10:10:21   1586s] addCustomLine AAA 1033.100 856.000 1064.300 856.000
[04/11 10:10:21   1586s] addCustomLine AAA 1064.300 824.800 1064.300 856.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][3], Center Move (1052.100,832.600)->(1067.700,827.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1036.500 817.000 1036.500 848.200
[04/11 10:10:21   1586s] addCustomLine AAA 1036.500 817.000 1067.700 817.000
[04/11 10:10:21   1586s] addCustomLine AAA 1036.500 848.200 1067.700 848.200
[04/11 10:10:21   1586s] addCustomLine AAA 1067.700 817.000 1067.700 848.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][4], Center Move (1023.700,863.800)->(1039.300,853.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1008.100 848.200 1008.100 879.400
[04/11 10:10:21   1586s] addCustomLine AAA 1008.100 848.200 1039.300 848.200
[04/11 10:10:21   1586s] addCustomLine AAA 1008.100 879.400 1039.300 879.400
[04/11 10:10:21   1586s] addCustomLine AAA 1039.300 848.200 1039.300 879.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][1], Center Move (1009.500,848.200)->(1028.500,843.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 993.900 832.600 993.900 863.800
[04/11 10:10:21   1586s] addCustomLine AAA 993.900 832.600 1025.100 832.600
[04/11 10:10:21   1586s] addCustomLine AAA 993.900 863.800 1025.100 863.800
[04/11 10:10:21   1586s] addCustomLine AAA 1025.100 832.600 1025.100 863.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][0], Center Move (1035.300,858.600)->(1051.900,861.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1019.700 843.000 1019.700 874.200
[04/11 10:10:21   1586s] addCustomLine AAA 1019.700 843.000 1050.900 843.000
[04/11 10:10:21   1586s] addCustomLine AAA 1019.700 874.200 1050.900 874.200
[04/11 10:10:21   1586s] addCustomLine AAA 1050.900 843.000 1050.900 874.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][1], Center Move (1043.100,845.600)->(1059.900,845.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 830.000 1027.500 861.200
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 830.000 1058.700 830.000
[04/11 10:10:21   1586s] addCustomLine AAA 1027.500 861.200 1058.700 861.200
[04/11 10:10:21   1586s] addCustomLine AAA 1058.700 830.000 1058.700 861.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][2], Center Move (1031.700,840.400)->(1048.700,835.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1016.100 824.800 1016.100 856.000
[04/11 10:10:21   1586s] addCustomLine AAA 1016.100 824.800 1047.300 824.800
[04/11 10:10:21   1586s] addCustomLine AAA 1016.100 856.000 1047.300 856.000
[04/11 10:10:21   1586s] addCustomLine AAA 1047.300 824.800 1047.300 856.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][2], Center Move (1017.500,840.400)->(1034.900,840.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1001.900 824.800 1001.900 856.000
[04/11 10:10:21   1586s] addCustomLine AAA 1001.900 824.800 1033.100 824.800
[04/11 10:10:21   1586s] addCustomLine AAA 1001.900 856.000 1033.100 856.000
[04/11 10:10:21   1586s] addCustomLine AAA 1033.100 824.800 1033.100 856.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][6], Center Move (1015.100,848.200)->(1031.100,848.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 999.500 832.600 999.500 863.800
[04/11 10:10:21   1586s] addCustomLine AAA 999.500 832.600 1030.700 832.600
[04/11 10:10:21   1586s] addCustomLine AAA 999.500 863.800 1030.700 863.800
[04/11 10:10:21   1586s] addCustomLine AAA 1030.700 832.600 1030.700 863.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[4], Center Move (1007.500,882.000)->(1018.100,866.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 991.900 866.400 991.900 897.600
[04/11 10:10:21   1586s] addCustomLine AAA 991.900 866.400 1023.100 866.400
[04/11 10:10:21   1586s] addCustomLine AAA 991.900 897.600 1023.100 897.600
[04/11 10:10:21   1586s] addCustomLine AAA 1023.100 866.400 1023.100 897.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[3], Center Move (1068.300,879.400)->(1084.900,874.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1052.700 863.800 1052.700 895.000
[04/11 10:10:21   1586s] addCustomLine AAA 1052.700 863.800 1083.900 863.800
[04/11 10:10:21   1586s] addCustomLine AAA 1052.700 895.000 1083.900 895.000
[04/11 10:10:21   1586s] addCustomLine AAA 1083.900 863.800 1083.900 895.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/iTXRunning_reg, Center Move (1003.700,892.400)->(1013.100,874.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 988.100 876.800 988.100 908.000
[04/11 10:10:21   1586s] addCustomLine AAA 988.100 876.800 1019.300 876.800
[04/11 10:10:21   1586s] addCustomLine AAA 988.100 908.000 1019.300 908.000
[04/11 10:10:21   1586s] addCustomLine AAA 1019.300 876.800 1019.300 908.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/iDLL_reg[4], Center Move (993.100,936.600)->(993.100,921.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 977.500 921.000 977.500 952.200
[04/11 10:10:21   1586s] addCustomLine AAA 977.500 921.000 1008.700 921.000
[04/11 10:10:21   1586s] addCustomLine AAA 977.500 952.200 1008.700 952.200
[04/11 10:10:21   1586s] addCustomLine AAA 1008.700 921.000 1008.700 952.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/iSCR_reg[0], Center Move (981.300,908.000)->(978.300,892.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 965.700 892.400 965.700 923.600
[04/11 10:10:21   1586s] addCustomLine AAA 965.700 892.400 996.900 892.400
[04/11 10:10:21   1586s] addCustomLine AAA 965.700 923.600 996.900 923.600
[04/11 10:10:21   1586s] addCustomLine AAA 996.900 892.400 996.900 923.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/apb_uart_i/iSCR_reg[2], Center Move (983.900,902.800)->(984.700,887.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 968.300 887.200 968.300 918.400
[04/11 10:10:21   1586s] addCustomLine AAA 968.300 887.200 999.500 887.200
[04/11 10:10:21   1586s] addCustomLine AAA 968.300 918.400 999.500 918.400
[04/11 10:10:21   1586s] addCustomLine AAA 999.500 887.200 999.500 918.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][35], Center Move (917.300,1287.600)->(914.300,1303.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 901.700 1272.000 901.700 1303.200
[04/11 10:10:21   1586s] addCustomLine AAA 901.700 1272.000 932.900 1272.000
[04/11 10:10:21   1586s] addCustomLine AAA 901.700 1303.200 932.900 1303.200
[04/11 10:10:21   1586s] addCustomLine AAA 932.900 1272.000 932.900 1303.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][31], Center Move (912.500,1287.600)->(903.900,1303.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 896.900 1272.000 896.900 1303.200
[04/11 10:10:21   1586s] addCustomLine AAA 896.900 1272.000 928.100 1272.000
[04/11 10:10:21   1586s] addCustomLine AAA 896.900 1303.200 928.100 1303.200
[04/11 10:10:21   1586s] addCustomLine AAA 928.100 1272.000 928.100 1303.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_CS_reg[1], Center Move (1027.500,1259.000)->(1043.500,1264.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1011.900 1243.400 1011.900 1274.600
[04/11 10:10:21   1586s] addCustomLine AAA 1011.900 1243.400 1043.100 1243.400
[04/11 10:10:21   1586s] addCustomLine AAA 1011.900 1274.600 1043.100 1274.600
[04/11 10:10:21   1586s] addCustomLine AAA 1043.100 1243.400 1043.100 1274.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][23], Center Move (988.300,1188.800)->(1004.700,1188.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 972.700 1173.200 972.700 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 972.700 1173.200 1003.900 1173.200
[04/11 10:10:21   1586s] addCustomLine AAA 972.700 1204.400 1003.900 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 1003.900 1173.200 1003.900 1204.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][26], Center Move (1024.900,1194.000)->(1023.700,1209.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1009.300 1178.400 1009.300 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 1009.300 1178.400 1040.500 1178.400
[04/11 10:10:21   1586s] addCustomLine AAA 1009.300 1209.600 1040.500 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 1040.500 1178.400 1040.500 1209.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][29], Center Move (1010.900,1194.000)->(1016.300,1212.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 995.300 1178.400 995.300 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 995.300 1178.400 1026.500 1178.400
[04/11 10:10:21   1586s] addCustomLine AAA 995.300 1209.600 1026.500 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 1026.500 1178.400 1026.500 1209.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_cg_cell/clk_en_reg, Center Move (863.600,1194.000)->(860.200,1209.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 848.000 1178.400 848.000 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 848.000 1178.400 879.200 1178.400
[04/11 10:10:21   1586s] addCustomLine AAA 848.000 1209.600 879.200 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 879.200 1178.400 879.200 1209.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][9], Center Move (854.300,1186.200)->(849.500,1204.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 838.700 1170.600 838.700 1201.800
[04/11 10:10:21   1586s] addCustomLine AAA 838.700 1170.600 869.900 1170.600
[04/11 10:10:21   1586s] addCustomLine AAA 838.700 1201.800 869.900 1201.800
[04/11 10:10:21   1586s] addCustomLine AAA 869.900 1170.600 869.900 1201.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][10], Center Move (851.500,1194.000)->(843.100,1209.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 835.900 1178.400 835.900 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 835.900 1178.400 867.100 1178.400
[04/11 10:10:21   1586s] addCustomLine AAA 835.900 1209.600 867.100 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 867.100 1178.400 867.100 1209.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][9], Center Move (851.700,1188.800)->(843.100,1207.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 836.100 1173.200 836.100 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 836.100 1173.200 867.300 1173.200
[04/11 10:10:21   1586s] addCustomLine AAA 836.100 1204.400 867.300 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 867.300 1173.200 867.300 1204.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][16], Center Move (859.100,1186.200)->(854.300,1204.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 843.500 1170.600 843.500 1201.800
[04/11 10:10:21   1586s] addCustomLine AAA 843.500 1170.600 874.700 1170.600
[04/11 10:10:21   1586s] addCustomLine AAA 843.500 1201.800 874.700 1201.800
[04/11 10:10:21   1586s] addCustomLine AAA 874.700 1170.600 874.700 1201.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][16], Center Move (858.100,1188.800)->(859.300,1204.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 842.500 1173.200 842.500 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 842.500 1173.200 873.700 1173.200
[04/11 10:10:21   1586s] addCustomLine AAA 842.500 1204.400 873.700 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 873.700 1173.200 873.700 1204.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][18], Center Move (857.700,1191.400)->(855.900,1207.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 842.100 1175.800 842.100 1207.000
[04/11 10:10:21   1586s] addCustomLine AAA 842.100 1175.800 873.300 1175.800
[04/11 10:10:21   1586s] addCustomLine AAA 842.100 1207.000 873.300 1207.000
[04/11 10:10:21   1586s] addCustomLine AAA 873.300 1175.800 873.300 1207.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][21], Center Move (850.300,1217.400)->(850.300,1233.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 834.700 1201.800 834.700 1233.000
[04/11 10:10:21   1586s] addCustomLine AAA 834.700 1201.800 865.900 1201.800
[04/11 10:10:21   1586s] addCustomLine AAA 834.700 1233.000 865.900 1233.000
[04/11 10:10:21   1586s] addCustomLine AAA 865.900 1201.800 865.900 1233.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[30], Center Move (993.100,1149.800)->(1008.700,1149.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 977.500 1134.200 977.500 1165.400
[04/11 10:10:21   1586s] addCustomLine AAA 977.500 1134.200 1008.700 1134.200
[04/11 10:10:21   1586s] addCustomLine AAA 977.500 1165.400 1008.700 1165.400
[04/11 10:10:21   1586s] addCustomLine AAA 1008.700 1134.200 1008.700 1165.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[31], Center Move (992.300,1160.200)->(1008.100,1155.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 976.700 1144.600 976.700 1175.800
[04/11 10:10:21   1586s] addCustomLine AAA 976.700 1144.600 1007.900 1144.600
[04/11 10:10:21   1586s] addCustomLine AAA 976.700 1175.800 1007.900 1175.800
[04/11 10:10:21   1586s] addCustomLine AAA 1007.900 1144.600 1007.900 1175.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[9], Center Move (978.900,1365.600)->(1004.300,1373.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 963.300 1350.000 963.300 1381.200
[04/11 10:10:21   1586s] addCustomLine AAA 963.300 1350.000 994.500 1350.000
[04/11 10:10:21   1586s] addCustomLine AAA 963.300 1381.200 994.500 1381.200
[04/11 10:10:21   1586s] addCustomLine AAA 994.500 1350.000 994.500 1381.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[2], Center Move (1031.900,1259.000)->(1049.500,1266.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1016.300 1243.400 1016.300 1274.600
[04/11 10:10:21   1586s] addCustomLine AAA 1016.300 1243.400 1047.500 1243.400
[04/11 10:10:21   1586s] addCustomLine AAA 1016.300 1274.600 1047.500 1274.600
[04/11 10:10:21   1586s] addCustomLine AAA 1047.500 1243.400 1047.500 1274.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[3], Center Move (1033.900,1256.400)->(1049.500,1259.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1018.300 1240.800 1018.300 1272.000
[04/11 10:10:21   1586s] addCustomLine AAA 1018.300 1240.800 1049.500 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 1018.300 1272.000 1049.500 1272.000
[04/11 10:10:21   1586s] addCustomLine AAA 1049.500 1240.800 1049.500 1272.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[4], Center Move (1040.300,1256.400)->(1055.700,1272.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1024.700 1240.800 1024.700 1272.000
[04/11 10:10:21   1586s] addCustomLine AAA 1024.700 1240.800 1055.900 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 1024.700 1272.000 1055.900 1272.000
[04/11 10:10:21   1586s] addCustomLine AAA 1055.900 1240.800 1055.900 1272.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[6], Center Move (1035.100,1264.200)->(1048.700,1279.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1019.500 1248.600 1019.500 1279.800
[04/11 10:10:21   1586s] addCustomLine AAA 1019.500 1248.600 1050.700 1248.600
[04/11 10:10:21   1586s] addCustomLine AAA 1019.500 1279.800 1050.700 1279.800
[04/11 10:10:21   1586s] addCustomLine AAA 1050.700 1248.600 1050.700 1279.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[7], Center Move (1036.700,1253.800)->(1053.500,1256.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1021.100 1238.200 1021.100 1269.400
[04/11 10:10:21   1586s] addCustomLine AAA 1021.100 1238.200 1052.300 1238.200
[04/11 10:10:21   1586s] addCustomLine AAA 1021.100 1269.400 1052.300 1269.400
[04/11 10:10:21   1586s] addCustomLine AAA 1052.300 1238.200 1052.300 1269.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[17], Center Move (1048.700,1204.400)->(1064.500,1204.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1033.100 1188.800 1033.100 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 1033.100 1188.800 1064.300 1188.800
[04/11 10:10:21   1586s] addCustomLine AAA 1033.100 1220.000 1064.300 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 1064.300 1188.800 1064.300 1220.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[30], Center Move (1032.900,1188.800)->(1048.700,1204.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1017.300 1173.200 1017.300 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 1017.300 1173.200 1048.500 1173.200
[04/11 10:10:21   1586s] addCustomLine AAA 1017.300 1204.400 1048.500 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 1048.500 1173.200 1048.500 1204.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[0], Center Move (1083.300,1360.400)->(1103.900,1378.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1067.700 1344.800 1067.700 1376.000
[04/11 10:10:21   1586s] addCustomLine AAA 1067.700 1344.800 1098.900 1344.800
[04/11 10:10:21   1586s] addCustomLine AAA 1067.700 1376.000 1098.900 1376.000
[04/11 10:10:21   1586s] addCustomLine AAA 1098.900 1344.800 1098.900 1376.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[2], Center Move (1093.500,1368.200)->(1110.300,1381.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.900 1352.600 1077.900 1383.800
[04/11 10:10:21   1586s] addCustomLine AAA 1077.900 1352.600 1109.100 1352.600
[04/11 10:10:21   1586s] addCustomLine AAA 1077.900 1383.800 1109.100 1383.800
[04/11 10:10:21   1586s] addCustomLine AAA 1109.100 1352.600 1109.100 1383.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[4], Center Move (1110.300,1360.400)->(1123.300,1376.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1094.700 1344.800 1094.700 1376.000
[04/11 10:10:21   1586s] addCustomLine AAA 1094.700 1344.800 1125.900 1344.800
[04/11 10:10:21   1586s] addCustomLine AAA 1094.700 1376.000 1125.900 1376.000
[04/11 10:10:21   1586s] addCustomLine AAA 1125.900 1344.800 1125.900 1376.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[9], Center Move (1083.300,1376.000)->(1103.500,1383.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1067.700 1360.400 1067.700 1391.600
[04/11 10:10:21   1586s] addCustomLine AAA 1067.700 1360.400 1098.900 1360.400
[04/11 10:10:21   1586s] addCustomLine AAA 1067.700 1391.600 1098.900 1391.600
[04/11 10:10:21   1586s] addCustomLine AAA 1098.900 1360.400 1098.900 1391.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[13], Center Move (1087.100,1383.800)->(1103.500,1389.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1071.500 1368.200 1071.500 1399.400
[04/11 10:10:21   1586s] addCustomLine AAA 1071.500 1368.200 1102.700 1368.200
[04/11 10:10:21   1586s] addCustomLine AAA 1071.500 1399.400 1102.700 1399.400
[04/11 10:10:21   1586s] addCustomLine AAA 1102.700 1368.200 1102.700 1399.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[14], Center Move (1093.500,1376.000)->(1109.100,1386.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.900 1360.400 1077.900 1391.600
[04/11 10:10:21   1586s] addCustomLine AAA 1077.900 1360.400 1109.100 1360.400
[04/11 10:10:21   1586s] addCustomLine AAA 1077.900 1391.600 1109.100 1391.600
[04/11 10:10:21   1586s] addCustomLine AAA 1109.100 1360.400 1109.100 1391.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[15], Center Move (1091.700,1386.400)->(1108.700,1391.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1076.100 1370.800 1076.100 1402.000
[04/11 10:10:21   1586s] addCustomLine AAA 1076.100 1370.800 1107.300 1370.800
[04/11 10:10:21   1586s] addCustomLine AAA 1076.100 1402.000 1107.300 1402.000
[04/11 10:10:21   1586s] addCustomLine AAA 1107.300 1370.800 1107.300 1402.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][16], Center Move (1017.100,1334.400)->(1034.300,1342.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1001.500 1318.800 1001.500 1350.000
[04/11 10:10:21   1586s] addCustomLine AAA 1001.500 1318.800 1032.700 1318.800
[04/11 10:10:21   1586s] addCustomLine AAA 1001.500 1350.000 1032.700 1350.000
[04/11 10:10:21   1586s] addCustomLine AAA 1032.700 1318.800 1032.700 1350.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][23], Center Move (1007.700,1373.400)->(1023.700,1370.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 992.100 1357.800 992.100 1389.000
[04/11 10:10:21   1586s] addCustomLine AAA 992.100 1357.800 1023.300 1357.800
[04/11 10:10:21   1586s] addCustomLine AAA 992.100 1389.000 1023.300 1389.000
[04/11 10:10:21   1586s] addCustomLine AAA 1023.300 1357.800 1023.300 1389.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][2], Center Move (1010.900,1305.800)->(1028.500,1313.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 995.300 1290.200 995.300 1321.400
[04/11 10:10:21   1586s] addCustomLine AAA 995.300 1290.200 1026.500 1290.200
[04/11 10:10:21   1586s] addCustomLine AAA 995.300 1321.400 1026.500 1321.400
[04/11 10:10:21   1586s] addCustomLine AAA 1026.500 1290.200 1026.500 1321.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][18], Center Move (1051.300,1389.000)->(1055.900,1404.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1035.700 1373.400 1035.700 1404.600
[04/11 10:10:21   1586s] addCustomLine AAA 1035.700 1373.400 1066.900 1373.400
[04/11 10:10:21   1586s] addCustomLine AAA 1035.700 1404.600 1066.900 1404.600
[04/11 10:10:21   1586s] addCustomLine AAA 1066.900 1373.400 1066.900 1404.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][5], Center Move (1017.300,1292.800)->(1018.100,1311.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1001.700 1277.200 1001.700 1308.400
[04/11 10:10:21   1586s] addCustomLine AAA 1001.700 1277.200 1032.900 1277.200
[04/11 10:10:21   1586s] addCustomLine AAA 1001.700 1308.400 1032.900 1308.400
[04/11 10:10:21   1586s] addCustomLine AAA 1032.900 1277.200 1032.900 1308.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][16], Center Move (1018.100,1329.200)->(1035.500,1337.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1002.500 1313.600 1002.500 1344.800
[04/11 10:10:21   1586s] addCustomLine AAA 1002.500 1313.600 1033.700 1313.600
[04/11 10:10:21   1586s] addCustomLine AAA 1002.500 1344.800 1033.700 1344.800
[04/11 10:10:21   1586s] addCustomLine AAA 1033.700 1313.600 1033.700 1344.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][6], Center Move (1027.100,1303.200)->(1034.900,1318.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1011.500 1287.600 1011.500 1318.800
[04/11 10:10:21   1586s] addCustomLine AAA 1011.500 1287.600 1042.700 1287.600
[04/11 10:10:21   1586s] addCustomLine AAA 1011.500 1318.800 1042.700 1318.800
[04/11 10:10:21   1586s] addCustomLine AAA 1042.700 1287.600 1042.700 1318.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][1], Center Move (1057.900,1266.800)->(1073.700,1279.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1042.300 1251.200 1042.300 1282.400
[04/11 10:10:21   1586s] addCustomLine AAA 1042.300 1251.200 1073.500 1251.200
[04/11 10:10:21   1586s] addCustomLine AAA 1042.300 1282.400 1073.500 1282.400
[04/11 10:10:21   1586s] addCustomLine AAA 1073.500 1251.200 1073.500 1282.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][4], Center Move (1079.300,1269.400)->(1079.300,1285.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1063.700 1253.800 1063.700 1285.000
[04/11 10:10:21   1586s] addCustomLine AAA 1063.700 1253.800 1094.900 1253.800
[04/11 10:10:21   1586s] addCustomLine AAA 1063.700 1285.000 1094.900 1285.000
[04/11 10:10:21   1586s] addCustomLine AAA 1094.900 1253.800 1094.900 1285.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][5], Center Move (1042.300,1251.200)->(1059.300,1259.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1026.700 1235.600 1026.700 1266.800
[04/11 10:10:21   1586s] addCustomLine AAA 1026.700 1235.600 1057.900 1235.600
[04/11 10:10:21   1586s] addCustomLine AAA 1026.700 1266.800 1057.900 1266.800
[04/11 10:10:21   1586s] addCustomLine AAA 1057.900 1235.600 1057.900 1266.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][14], Center Move (1092.500,1225.200)->(1110.900,1230.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1076.900 1209.600 1076.900 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 1076.900 1209.600 1108.100 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 1076.900 1240.800 1108.100 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 1108.100 1209.600 1108.100 1240.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][18], Center Move (1110.300,1227.800)->(1127.700,1225.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1094.700 1212.200 1094.700 1243.400
[04/11 10:10:21   1586s] addCustomLine AAA 1094.700 1212.200 1125.900 1212.200
[04/11 10:10:21   1586s] addCustomLine AAA 1094.700 1243.400 1125.900 1243.400
[04/11 10:10:21   1586s] addCustomLine AAA 1125.900 1212.200 1125.900 1243.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][21], Center Move (1067.900,1225.200)->(1085.500,1233.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1052.300 1209.600 1052.300 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 1052.300 1209.600 1083.500 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 1052.300 1240.800 1083.500 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 1083.500 1209.600 1083.500 1240.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][1], Center Move (1077.700,1287.600)->(1083.300,1303.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1062.100 1272.000 1062.100 1303.200
[04/11 10:10:21   1586s] addCustomLine AAA 1062.100 1272.000 1093.300 1272.000
[04/11 10:10:21   1586s] addCustomLine AAA 1062.100 1303.200 1093.300 1303.200
[04/11 10:10:21   1586s] addCustomLine AAA 1093.300 1272.000 1093.300 1303.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][2], Center Move (1087.300,1277.200)->(1103.900,1285.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1071.700 1261.600 1071.700 1292.800
[04/11 10:10:21   1586s] addCustomLine AAA 1071.700 1261.600 1102.900 1261.600
[04/11 10:10:21   1586s] addCustomLine AAA 1071.700 1292.800 1102.900 1292.800
[04/11 10:10:21   1586s] addCustomLine AAA 1102.900 1261.600 1102.900 1292.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][8], Center Move (1088.100,1227.800)->(1104.700,1233.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1072.500 1212.200 1072.500 1243.400
[04/11 10:10:21   1586s] addCustomLine AAA 1072.500 1212.200 1103.700 1212.200
[04/11 10:10:21   1586s] addCustomLine AAA 1072.500 1243.400 1103.700 1243.400
[04/11 10:10:21   1586s] addCustomLine AAA 1103.700 1212.200 1103.700 1243.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][14], Center Move (1092.900,1227.800)->(1110.300,1235.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.300 1212.200 1077.300 1243.400
[04/11 10:10:21   1586s] addCustomLine AAA 1077.300 1212.200 1108.500 1212.200
[04/11 10:10:21   1586s] addCustomLine AAA 1077.300 1243.400 1108.500 1243.400
[04/11 10:10:21   1586s] addCustomLine AAA 1108.500 1212.200 1108.500 1243.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][16], Center Move (1118.100,1225.200)->(1134.700,1233.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1102.500 1209.600 1102.500 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 1102.500 1209.600 1133.700 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 1102.500 1240.800 1133.700 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 1133.700 1209.600 1133.700 1240.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][30], Center Move (1034.700,1233.000)->(1050.300,1230.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1019.100 1217.400 1019.100 1248.600
[04/11 10:10:21   1586s] addCustomLine AAA 1019.100 1217.400 1050.300 1217.400
[04/11 10:10:21   1586s] addCustomLine AAA 1019.100 1248.600 1050.300 1248.600
[04/11 10:10:21   1586s] addCustomLine AAA 1050.300 1217.400 1050.300 1248.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][0], Center Move (1086.900,1282.400)->(1103.900,1290.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1071.300 1266.800 1071.300 1298.000
[04/11 10:10:21   1586s] addCustomLine AAA 1071.300 1266.800 1102.500 1266.800
[04/11 10:10:21   1586s] addCustomLine AAA 1071.300 1298.000 1102.500 1298.000
[04/11 10:10:21   1586s] addCustomLine AAA 1102.500 1266.800 1102.500 1298.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][3], Center Move (1062.300,1274.600)->(1068.100,1290.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1046.700 1259.000 1046.700 1290.200
[04/11 10:10:21   1586s] addCustomLine AAA 1046.700 1259.000 1077.900 1259.000
[04/11 10:10:21   1586s] addCustomLine AAA 1046.700 1290.200 1077.900 1290.200
[04/11 10:10:21   1586s] addCustomLine AAA 1077.900 1259.000 1077.900 1290.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][6], Center Move (1090.500,1266.800)->(1104.700,1282.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1074.900 1251.200 1074.900 1282.400
[04/11 10:10:21   1586s] addCustomLine AAA 1074.900 1251.200 1106.100 1251.200
[04/11 10:10:21   1586s] addCustomLine AAA 1074.900 1282.400 1106.100 1282.400
[04/11 10:10:21   1586s] addCustomLine AAA 1106.100 1251.200 1106.100 1282.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][11], Center Move (1142.100,1235.600)->(1158.700,1238.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1126.500 1220.000 1126.500 1251.200
[04/11 10:10:21   1586s] addCustomLine AAA 1126.500 1220.000 1157.700 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 1126.500 1251.200 1157.700 1251.200
[04/11 10:10:21   1586s] addCustomLine AAA 1157.700 1220.000 1157.700 1251.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][16], Center Move (1141.300,1225.200)->(1157.100,1222.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1125.700 1209.600 1125.700 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 1125.700 1209.600 1156.900 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 1125.700 1240.800 1156.900 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 1156.900 1209.600 1156.900 1240.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][17], Center Move (1092.700,1207.000)->(1108.700,1212.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.100 1191.400 1077.100 1222.600
[04/11 10:10:21   1586s] addCustomLine AAA 1077.100 1191.400 1108.300 1191.400
[04/11 10:10:21   1586s] addCustomLine AAA 1077.100 1222.600 1108.300 1222.600
[04/11 10:10:21   1586s] addCustomLine AAA 1108.300 1191.400 1108.300 1222.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][25], Center Move (1057.500,1209.600)->(1073.700,1217.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1041.900 1194.000 1041.900 1225.200
[04/11 10:10:21   1586s] addCustomLine AAA 1041.900 1194.000 1073.100 1194.000
[04/11 10:10:21   1586s] addCustomLine AAA 1041.900 1225.200 1073.100 1225.200
[04/11 10:10:21   1586s] addCustomLine AAA 1073.100 1194.000 1073.100 1225.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][8], Center Move (1088.100,1194.000)->(1103.900,1209.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1072.500 1178.400 1072.500 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 1072.500 1178.400 1103.700 1178.400
[04/11 10:10:21   1586s] addCustomLine AAA 1072.500 1209.600 1103.700 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 1103.700 1178.400 1103.700 1209.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][23], Center Move (1061.300,1207.000)->(1078.500,1214.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1045.700 1191.400 1045.700 1222.600
[04/11 10:10:21   1586s] addCustomLine AAA 1045.700 1191.400 1076.900 1191.400
[04/11 10:10:21   1586s] addCustomLine AAA 1045.700 1222.600 1076.900 1222.600
[04/11 10:10:21   1586s] addCustomLine AAA 1076.900 1191.400 1076.900 1222.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][30], Center Move (1041.500,1207.000)->(1057.500,1209.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1025.900 1191.400 1025.900 1222.600
[04/11 10:10:21   1586s] addCustomLine AAA 1025.900 1191.400 1057.100 1191.400
[04/11 10:10:21   1586s] addCustomLine AAA 1025.900 1222.600 1057.100 1222.600
[04/11 10:10:21   1586s] addCustomLine AAA 1057.100 1191.400 1057.100 1222.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][2], Center Move (1092.500,1256.400)->(1104.700,1272.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1076.900 1240.800 1076.900 1272.000
[04/11 10:10:21   1586s] addCustomLine AAA 1076.900 1240.800 1108.100 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 1076.900 1272.000 1108.100 1272.000
[04/11 10:10:21   1586s] addCustomLine AAA 1108.100 1240.800 1108.100 1272.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][6], Center Move (1085.700,1266.800)->(1103.900,1277.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1070.100 1251.200 1070.100 1282.400
[04/11 10:10:21   1586s] addCustomLine AAA 1070.100 1251.200 1101.300 1251.200
[04/11 10:10:21   1586s] addCustomLine AAA 1070.100 1282.400 1101.300 1282.400
[04/11 10:10:21   1586s] addCustomLine AAA 1101.300 1251.200 1101.300 1282.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][13], Center Move (1137.300,1235.600)->(1153.300,1248.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1121.700 1220.000 1121.700 1251.200
[04/11 10:10:21   1586s] addCustomLine AAA 1121.700 1220.000 1152.900 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 1121.700 1251.200 1152.900 1251.200
[04/11 10:10:21   1586s] addCustomLine AAA 1152.900 1220.000 1152.900 1251.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][18], Center Move (1107.100,1217.400)->(1123.700,1220.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1091.500 1201.800 1091.500 1233.000
[04/11 10:10:21   1586s] addCustomLine AAA 1091.500 1201.800 1122.700 1201.800
[04/11 10:10:21   1586s] addCustomLine AAA 1091.500 1233.000 1122.700 1233.000
[04/11 10:10:21   1586s] addCustomLine AAA 1122.700 1201.800 1122.700 1233.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][8], Center Move (1087.500,1214.800)->(1104.700,1227.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1071.900 1199.200 1071.900 1230.400
[04/11 10:10:21   1586s] addCustomLine AAA 1071.900 1199.200 1103.100 1199.200
[04/11 10:10:21   1586s] addCustomLine AAA 1071.900 1230.400 1103.100 1230.400
[04/11 10:10:21   1586s] addCustomLine AAA 1103.100 1199.200 1103.100 1230.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][9], Center Move (1118.100,1212.200)->(1134.300,1222.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1102.500 1196.600 1102.500 1227.800
[04/11 10:10:21   1586s] addCustomLine AAA 1102.500 1196.600 1133.700 1196.600
[04/11 10:10:21   1586s] addCustomLine AAA 1102.500 1227.800 1133.700 1227.800
[04/11 10:10:21   1586s] addCustomLine AAA 1133.700 1196.600 1133.700 1227.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][17], Center Move (1093.100,1214.800)->(1110.100,1217.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 1199.200 1077.500 1230.400
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 1199.200 1108.700 1199.200
[04/11 10:10:21   1586s] addCustomLine AAA 1077.500 1230.400 1108.700 1230.400
[04/11 10:10:21   1586s] addCustomLine AAA 1108.700 1199.200 1108.700 1230.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][22], Center Move (1067.900,1251.200)->(1081.900,1266.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1052.300 1235.600 1052.300 1266.800
[04/11 10:10:21   1586s] addCustomLine AAA 1052.300 1235.600 1083.500 1235.600
[04/11 10:10:21   1586s] addCustomLine AAA 1052.300 1266.800 1083.500 1266.800
[04/11 10:10:21   1586s] addCustomLine AAA 1083.500 1235.600 1083.500 1266.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][29], Center Move (1063.700,1264.200)->(1080.900,1272.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1048.100 1248.600 1048.100 1279.800
[04/11 10:10:21   1586s] addCustomLine AAA 1048.100 1248.600 1079.300 1248.600
[04/11 10:10:21   1586s] addCustomLine AAA 1048.100 1279.800 1079.300 1279.800
[04/11 10:10:21   1586s] addCustomLine AAA 1079.300 1248.600 1079.300 1279.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][0], Center Move (1058.900,1264.200)->(1068.100,1279.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1043.300 1248.600 1043.300 1279.800
[04/11 10:10:21   1586s] addCustomLine AAA 1043.300 1248.600 1074.500 1248.600
[04/11 10:10:21   1586s] addCustomLine AAA 1043.300 1279.800 1074.500 1279.800
[04/11 10:10:21   1586s] addCustomLine AAA 1074.500 1248.600 1074.500 1279.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][1], Center Move (1076.900,1261.600)->(1084.500,1277.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1061.300 1246.000 1061.300 1277.200
[04/11 10:10:21   1586s] addCustomLine AAA 1061.300 1246.000 1092.500 1246.000
[04/11 10:10:21   1586s] addCustomLine AAA 1061.300 1277.200 1092.500 1277.200
[04/11 10:10:21   1586s] addCustomLine AAA 1092.500 1246.000 1092.500 1277.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][12], Center Move (1123.700,1233.000)->(1134.900,1256.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1108.100 1217.400 1108.100 1248.600
[04/11 10:10:21   1586s] addCustomLine AAA 1108.100 1217.400 1139.300 1217.400
[04/11 10:10:21   1586s] addCustomLine AAA 1108.100 1248.600 1139.300 1248.600
[04/11 10:10:21   1586s] addCustomLine AAA 1139.300 1217.400 1139.300 1248.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][0], Center Move (1057.300,1277.200)->(1073.700,1287.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1041.700 1261.600 1041.700 1292.800
[04/11 10:10:21   1586s] addCustomLine AAA 1041.700 1261.600 1072.900 1261.600
[04/11 10:10:21   1586s] addCustomLine AAA 1041.700 1292.800 1072.900 1292.800
[04/11 10:10:21   1586s] addCustomLine AAA 1072.900 1261.600 1072.900 1292.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][5], Center Move (1038.700,1274.600)->(1054.300,1279.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1023.100 1259.000 1023.100 1290.200
[04/11 10:10:21   1586s] addCustomLine AAA 1023.100 1259.000 1054.300 1259.000
[04/11 10:10:21   1586s] addCustomLine AAA 1023.100 1290.200 1054.300 1290.200
[04/11 10:10:21   1586s] addCustomLine AAA 1054.300 1259.000 1054.300 1290.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][7], Center Move (1041.500,1272.000)->(1059.100,1279.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1025.900 1256.400 1025.900 1287.600
[04/11 10:10:21   1586s] addCustomLine AAA 1025.900 1256.400 1057.100 1256.400
[04/11 10:10:21   1586s] addCustomLine AAA 1025.900 1287.600 1057.100 1287.600
[04/11 10:10:21   1586s] addCustomLine AAA 1057.100 1256.400 1057.100 1287.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][10], Center Move (1127.500,1248.600)->(1143.100,1248.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1111.900 1233.000 1111.900 1264.200
[04/11 10:10:21   1586s] addCustomLine AAA 1111.900 1233.000 1143.100 1233.000
[04/11 10:10:21   1586s] addCustomLine AAA 1111.900 1264.200 1143.100 1264.200
[04/11 10:10:21   1586s] addCustomLine AAA 1143.100 1233.000 1143.100 1264.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][14], Center Move (1114.300,1204.400)->(1130.100,1212.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1098.700 1188.800 1098.700 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 1098.700 1188.800 1129.900 1188.800
[04/11 10:10:21   1586s] addCustomLine AAA 1098.700 1220.000 1129.900 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 1129.900 1188.800 1129.900 1220.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][23], Center Move (1065.500,1212.200)->(1083.300,1222.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1049.900 1196.600 1049.900 1227.800
[04/11 10:10:21   1586s] addCustomLine AAA 1049.900 1196.600 1081.100 1196.600
[04/11 10:10:21   1586s] addCustomLine AAA 1049.900 1227.800 1081.100 1227.800
[04/11 10:10:21   1586s] addCustomLine AAA 1081.100 1196.600 1081.100 1227.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][24], Center Move (1059.900,1214.800)->(1078.500,1222.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1044.300 1199.200 1044.300 1230.400
[04/11 10:10:21   1586s] addCustomLine AAA 1044.300 1199.200 1075.500 1199.200
[04/11 10:10:21   1586s] addCustomLine AAA 1044.300 1230.400 1075.500 1230.400
[04/11 10:10:21   1586s] addCustomLine AAA 1075.500 1199.200 1075.500 1230.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][29], Center Move (1068.100,1266.800)->(1084.900,1274.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1052.500 1251.200 1052.500 1282.400
[04/11 10:10:21   1586s] addCustomLine AAA 1052.500 1251.200 1083.700 1251.200
[04/11 10:10:21   1586s] addCustomLine AAA 1052.500 1282.400 1083.700 1282.400
[04/11 10:10:21   1586s] addCustomLine AAA 1083.700 1251.200 1083.700 1282.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][30], Center Move (1039.100,1214.800)->(1055.100,1214.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1023.500 1199.200 1023.500 1230.400
[04/11 10:10:21   1586s] addCustomLine AAA 1023.500 1199.200 1054.700 1199.200
[04/11 10:10:21   1586s] addCustomLine AAA 1023.500 1230.400 1054.700 1230.400
[04/11 10:10:21   1586s] addCustomLine AAA 1054.700 1199.200 1054.700 1230.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[6], Center Move (1132.500,1290.200)->(1148.700,1287.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1116.900 1274.600 1116.900 1305.800
[04/11 10:10:21   1586s] addCustomLine AAA 1116.900 1274.600 1148.100 1274.600
[04/11 10:10:21   1586s] addCustomLine AAA 1116.900 1305.800 1148.100 1305.800
[04/11 10:10:21   1586s] addCustomLine AAA 1148.100 1274.600 1148.100 1305.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[5], Center Move (1132.900,1285.000)->(1148.700,1282.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1117.300 1269.400 1117.300 1300.600
[04/11 10:10:21   1586s] addCustomLine AAA 1117.300 1269.400 1148.500 1269.400
[04/11 10:10:21   1586s] addCustomLine AAA 1117.300 1300.600 1148.500 1300.600
[04/11 10:10:21   1586s] addCustomLine AAA 1148.500 1269.400 1148.500 1300.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[4], Center Move (1149.300,1282.400)->(1165.900,1282.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1133.700 1266.800 1133.700 1298.000
[04/11 10:10:21   1586s] addCustomLine AAA 1133.700 1266.800 1164.900 1266.800
[04/11 10:10:21   1586s] addCustomLine AAA 1133.700 1298.000 1164.900 1298.000
[04/11 10:10:21   1586s] addCustomLine AAA 1164.900 1266.800 1164.900 1298.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[7], Center Move (1140.500,1285.000)->(1156.300,1282.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1124.900 1269.400 1124.900 1300.600
[04/11 10:10:21   1586s] addCustomLine AAA 1124.900 1269.400 1156.100 1269.400
[04/11 10:10:21   1586s] addCustomLine AAA 1124.900 1300.600 1156.100 1300.600
[04/11 10:10:21   1586s] addCustomLine AAA 1156.100 1269.400 1156.100 1300.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[3], Center Move (1156.700,1259.000)->(1173.700,1266.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1141.100 1243.400 1141.100 1274.600
[04/11 10:10:21   1586s] addCustomLine AAA 1141.100 1243.400 1172.300 1243.400
[04/11 10:10:21   1586s] addCustomLine AAA 1141.100 1274.600 1172.300 1274.600
[04/11 10:10:21   1586s] addCustomLine AAA 1172.300 1243.400 1172.300 1274.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[1], Center Move (1157.400,1266.800)->(1173.800,1274.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1141.800 1251.200 1141.800 1282.400
[04/11 10:10:21   1586s] addCustomLine AAA 1141.800 1251.200 1173.000 1251.200
[04/11 10:10:21   1586s] addCustomLine AAA 1141.800 1282.400 1173.000 1282.400
[04/11 10:10:21   1586s] addCustomLine AAA 1173.000 1251.200 1173.000 1282.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[5], Center Move (1148.700,1261.600)->(1164.300,1266.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1133.100 1246.000 1133.100 1277.200
[04/11 10:10:21   1586s] addCustomLine AAA 1133.100 1246.000 1164.300 1246.000
[04/11 10:10:21   1586s] addCustomLine AAA 1133.100 1277.200 1164.300 1277.200
[04/11 10:10:21   1586s] addCustomLine AAA 1164.300 1246.000 1164.300 1277.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[2], Center Move (1158.500,1264.200)->(1178.500,1266.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1142.900 1248.600 1142.900 1279.800
[04/11 10:10:21   1586s] addCustomLine AAA 1142.900 1248.600 1174.100 1248.600
[04/11 10:10:21   1586s] addCustomLine AAA 1142.900 1279.800 1174.100 1279.800
[04/11 10:10:21   1586s] addCustomLine AAA 1174.100 1248.600 1174.100 1279.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[3], Center Move (1157.200,1279.800)->(1173.400,1285.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1141.600 1264.200 1141.600 1295.400
[04/11 10:10:21   1586s] addCustomLine AAA 1141.600 1264.200 1172.800 1264.200
[04/11 10:10:21   1586s] addCustomLine AAA 1141.600 1295.400 1172.800 1295.400
[04/11 10:10:21   1586s] addCustomLine AAA 1172.800 1264.200 1172.800 1295.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][14], Center Move (892.700,1087.400)->(887.900,1103.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 877.100 1071.800 877.100 1103.000
[04/11 10:10:21   1586s] addCustomLine AAA 877.100 1071.800 908.300 1071.800
[04/11 10:10:21   1586s] addCustomLine AAA 877.100 1103.000 908.300 1103.000
[04/11 10:10:21   1586s] addCustomLine AAA 908.300 1071.800 908.300 1103.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][27], Center Move (903.500,1136.800)->(887.500,1144.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 887.900 1121.200 887.900 1152.400
[04/11 10:10:21   1586s] addCustomLine AAA 887.900 1121.200 919.100 1121.200
[04/11 10:10:21   1586s] addCustomLine AAA 887.900 1152.400 919.100 1152.400
[04/11 10:10:21   1586s] addCustomLine AAA 919.100 1121.200 919.100 1152.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][9], Center Move (909.800,1061.400)->(892.800,1061.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 894.200 1045.800 894.200 1077.000
[04/11 10:10:21   1586s] addCustomLine AAA 894.200 1045.800 925.400 1045.800
[04/11 10:10:21   1586s] addCustomLine AAA 894.200 1077.000 925.400 1077.000
[04/11 10:10:21   1586s] addCustomLine AAA 925.400 1045.800 925.400 1077.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][7], Center Move (934.900,941.800)->(927.300,923.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 919.300 926.200 919.300 957.400
[04/11 10:10:21   1586s] addCustomLine AAA 919.300 926.200 950.500 926.200
[04/11 10:10:21   1586s] addCustomLine AAA 919.300 957.400 950.500 957.400
[04/11 10:10:21   1586s] addCustomLine AAA 950.500 926.200 950.500 957.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14], Center Move (903.500,926.200)->(887.900,913.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 887.900 910.600 887.900 941.800
[04/11 10:10:21   1586s] addCustomLine AAA 887.900 910.600 919.100 910.600
[04/11 10:10:21   1586s] addCustomLine AAA 887.900 941.800 919.100 941.800
[04/11 10:10:21   1586s] addCustomLine AAA 919.100 910.600 919.100 941.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][20], Center Move (888.700,934.000)->(877.500,918.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 873.100 918.400 873.100 949.600
[04/11 10:10:21   1586s] addCustomLine AAA 873.100 918.400 904.300 918.400
[04/11 10:10:21   1586s] addCustomLine AAA 873.100 949.600 904.300 949.600
[04/11 10:10:21   1586s] addCustomLine AAA 904.300 918.400 904.300 949.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][0], Center Move (911.500,960.000)->(903.500,944.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 895.900 944.400 895.900 975.600
[04/11 10:10:21   1586s] addCustomLine AAA 895.900 944.400 927.100 944.400
[04/11 10:10:21   1586s] addCustomLine AAA 895.900 975.600 927.100 975.600
[04/11 10:10:21   1586s] addCustomLine AAA 927.100 944.400 927.100 975.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][4], Center Move (909.700,921.000)->(893.500,910.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 894.100 905.400 894.100 936.600
[04/11 10:10:21   1586s] addCustomLine AAA 894.100 905.400 925.300 905.400
[04/11 10:10:21   1586s] addCustomLine AAA 894.100 936.600 925.300 936.600
[04/11 10:10:21   1586s] addCustomLine AAA 925.300 905.400 925.300 936.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][10], Center Move (935.500,918.400)->(918.500,918.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 919.900 902.800 919.900 934.000
[04/11 10:10:21   1586s] addCustomLine AAA 919.900 902.800 951.100 902.800
[04/11 10:10:21   1586s] addCustomLine AAA 919.900 934.000 951.100 934.000
[04/11 10:10:21   1586s] addCustomLine AAA 951.100 902.800 951.100 934.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14], Center Move (903.700,915.800)->(886.300,902.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 888.100 900.200 888.100 931.400
[04/11 10:10:21   1586s] addCustomLine AAA 888.100 900.200 919.300 900.200
[04/11 10:10:21   1586s] addCustomLine AAA 888.100 931.400 919.300 931.400
[04/11 10:10:21   1586s] addCustomLine AAA 919.300 900.200 919.300 931.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][19], Center Move (893.500,913.200)->(883.500,892.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 877.900 897.600 877.900 928.800
[04/11 10:10:21   1586s] addCustomLine AAA 877.900 897.600 909.100 897.600
[04/11 10:10:21   1586s] addCustomLine AAA 877.900 928.800 909.100 928.800
[04/11 10:10:21   1586s] addCustomLine AAA 909.100 897.600 909.100 928.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][0], Center Move (916.900,967.800)->(909.500,949.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 901.300 952.200 901.300 983.400
[04/11 10:10:21   1586s] addCustomLine AAA 901.300 952.200 932.500 952.200
[04/11 10:10:21   1586s] addCustomLine AAA 901.300 983.400 932.500 983.400
[04/11 10:10:21   1586s] addCustomLine AAA 932.500 952.200 932.500 983.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][4], Center Move (907.500,902.800)->(903.500,887.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 891.900 887.200 891.900 918.400
[04/11 10:10:21   1586s] addCustomLine AAA 891.900 887.200 923.100 887.200
[04/11 10:10:21   1586s] addCustomLine AAA 891.900 918.400 923.100 918.400
[04/11 10:10:21   1586s] addCustomLine AAA 923.100 887.200 923.100 918.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][13], Center Move (909.500,908.000)->(893.500,902.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 893.900 892.400 893.900 923.600
[04/11 10:10:21   1586s] addCustomLine AAA 893.900 892.400 925.100 892.400
[04/11 10:10:21   1586s] addCustomLine AAA 893.900 923.600 925.100 923.600
[04/11 10:10:21   1586s] addCustomLine AAA 925.100 892.400 925.100 923.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][19], Center Move (911.500,892.400)->(893.500,884.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 895.900 876.800 895.900 908.000
[04/11 10:10:21   1586s] addCustomLine AAA 895.900 876.800 927.100 876.800
[04/11 10:10:21   1586s] addCustomLine AAA 895.900 908.000 927.100 908.000
[04/11 10:10:21   1586s] addCustomLine AAA 927.100 876.800 927.100 908.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][21], Center Move (885.700,902.800)->(876.100,884.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 870.100 887.200 870.100 918.400
[04/11 10:10:21   1586s] addCustomLine AAA 870.100 887.200 901.300 887.200
[04/11 10:10:21   1586s] addCustomLine AAA 870.100 918.400 901.300 918.400
[04/11 10:10:21   1586s] addCustomLine AAA 901.300 887.200 901.300 918.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][0], Center Move (916.100,973.000)->(906.500,957.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 900.500 957.400 900.500 988.600
[04/11 10:10:21   1586s] addCustomLine AAA 900.500 957.400 931.700 957.400
[04/11 10:10:21   1586s] addCustomLine AAA 900.500 988.600 931.700 988.600
[04/11 10:10:21   1586s] addCustomLine AAA 931.700 957.400 931.700 988.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][1], Center Move (923.300,973.000)->(912.900,957.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 907.700 957.400 907.700 988.600
[04/11 10:10:21   1586s] addCustomLine AAA 907.700 957.400 938.900 957.400
[04/11 10:10:21   1586s] addCustomLine AAA 907.700 988.600 938.900 988.600
[04/11 10:10:21   1586s] addCustomLine AAA 938.900 957.400 938.900 988.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][10], Center Move (929.500,908.000)->(918.500,892.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 913.900 892.400 913.900 923.600
[04/11 10:10:21   1586s] addCustomLine AAA 913.900 892.400 945.100 892.400
[04/11 10:10:21   1586s] addCustomLine AAA 913.900 923.600 945.100 923.600
[04/11 10:10:21   1586s] addCustomLine AAA 945.100 892.400 945.100 923.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11], Center Move (928.900,905.400)->(914.700,889.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 913.300 889.800 913.300 921.000
[04/11 10:10:21   1586s] addCustomLine AAA 913.300 889.800 944.500 889.800
[04/11 10:10:21   1586s] addCustomLine AAA 913.300 921.000 944.500 921.000
[04/11 10:10:21   1586s] addCustomLine AAA 944.500 889.800 944.500 921.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][20], Center Move (903.500,892.400)->(887.100,879.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 887.900 876.800 887.900 908.000
[04/11 10:10:21   1586s] addCustomLine AAA 887.900 876.800 919.100 876.800
[04/11 10:10:21   1586s] addCustomLine AAA 887.900 908.000 919.100 908.000
[04/11 10:10:21   1586s] addCustomLine AAA 919.100 876.800 919.100 908.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][29], Center Move (884.700,889.800)->(868.500,874.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 869.100 874.200 869.100 905.400
[04/11 10:10:21   1586s] addCustomLine AAA 869.100 874.200 900.300 874.200
[04/11 10:10:21   1586s] addCustomLine AAA 869.100 905.400 900.300 905.400
[04/11 10:10:21   1586s] addCustomLine AAA 900.300 874.200 900.300 905.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][30], Center Move (890.300,889.800)->(877.900,874.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 874.700 874.200 874.700 905.400
[04/11 10:10:21   1586s] addCustomLine AAA 874.700 874.200 905.900 874.200
[04/11 10:10:21   1586s] addCustomLine AAA 874.700 905.400 905.900 905.400
[04/11 10:10:21   1586s] addCustomLine AAA 905.900 874.200 905.900 905.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[2], Center Move (890.300,949.600)->(886.100,934.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 874.700 934.000 874.700 965.200
[04/11 10:10:21   1586s] addCustomLine AAA 874.700 934.000 905.900 934.000
[04/11 10:10:21   1586s] addCustomLine AAA 874.700 965.200 905.900 965.200
[04/11 10:10:21   1586s] addCustomLine AAA 905.900 934.000 905.900 965.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[25], Center Move (868.500,1147.200)->(857.500,1162.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 852.900 1131.600 852.900 1162.800
[04/11 10:10:21   1586s] addCustomLine AAA 852.900 1131.600 884.100 1131.600
[04/11 10:10:21   1586s] addCustomLine AAA 852.900 1162.800 884.100 1162.800
[04/11 10:10:21   1586s] addCustomLine AAA 884.100 1131.600 884.100 1162.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_id_o_reg[0], Center Move (864.900,1009.400)->(854.300,993.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 849.300 993.800 849.300 1025.000
[04/11 10:10:21   1586s] addCustomLine AAA 849.300 993.800 880.500 993.800
[04/11 10:10:21   1586s] addCustomLine AAA 849.300 1025.000 880.500 1025.000
[04/11 10:10:21   1586s] addCustomLine AAA 880.500 993.800 880.500 1025.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[6], Center Move (809.500,1045.800)->(793.100,1038.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 793.900 1030.200 793.900 1061.400
[04/11 10:10:21   1586s] addCustomLine AAA 793.900 1030.200 825.100 1030.200
[04/11 10:10:21   1586s] addCustomLine AAA 793.900 1061.400 825.100 1061.400
[04/11 10:10:21   1586s] addCustomLine AAA 825.100 1030.200 825.100 1061.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[14], Center Move (828.500,944.400)->(816.700,928.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 812.900 928.800 812.900 960.000
[04/11 10:10:21   1586s] addCustomLine AAA 812.900 928.800 844.100 928.800
[04/11 10:10:21   1586s] addCustomLine AAA 812.900 960.000 844.100 960.000
[04/11 10:10:21   1586s] addCustomLine AAA 844.100 928.800 844.100 960.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/offset_fsm_cs_reg[0], Center Move (875.200,973.000)->(866.400,957.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 859.600 957.400 859.600 988.600
[04/11 10:10:21   1586s] addCustomLine AAA 859.600 957.400 890.800 957.400
[04/11 10:10:21   1586s] addCustomLine AAA 859.600 988.600 890.800 988.600
[04/11 10:10:21   1586s] addCustomLine AAA 890.800 957.400 890.800 988.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_we_q_reg, Center Move (811.100,1240.800)->(793.100,1253.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 795.500 1225.200 795.500 1256.400
[04/11 10:10:21   1586s] addCustomLine AAA 795.500 1225.200 826.700 1225.200
[04/11 10:10:21   1586s] addCustomLine AAA 795.500 1256.400 826.700 1256.400
[04/11 10:10:21   1586s] addCustomLine AAA 826.700 1225.200 826.700 1256.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[8], Center Move (808.300,1220.000)->(793.500,1238.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 792.700 1204.400 792.700 1235.600
[04/11 10:10:21   1586s] addCustomLine AAA 792.700 1204.400 823.900 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 792.700 1235.600 823.900 1235.600
[04/11 10:10:21   1586s] addCustomLine AAA 823.900 1204.400 823.900 1235.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[11], Center Move (808.900,1194.000)->(804.300,1209.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 793.300 1178.400 793.300 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 793.300 1178.400 824.500 1178.400
[04/11 10:10:21   1586s] addCustomLine AAA 793.300 1209.600 824.500 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 824.500 1178.400 824.500 1209.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[16], Center Move (809.100,1225.200)->(793.500,1243.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 793.500 1209.600 793.500 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 793.500 1209.600 824.700 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 793.500 1240.800 824.700 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 824.700 1209.600 824.700 1240.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[24], Center Move (836.700,1225.200)->(829.900,1243.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 821.100 1209.600 821.100 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 821.100 1209.600 852.300 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 821.100 1240.800 852.300 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 852.300 1209.600 852.300 1240.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[31], Center Move (809.700,1243.400)->(793.500,1248.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 794.100 1227.800 794.100 1259.000
[04/11 10:10:21   1586s] addCustomLine AAA 794.100 1227.800 825.300 1227.800
[04/11 10:10:21   1586s] addCustomLine AAA 794.100 1259.000 825.300 1259.000
[04/11 10:10:21   1586s] addCustomLine AAA 825.300 1227.800 825.300 1259.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/core_busy_q_reg, Center Move (858.300,991.200)->(860.700,973.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 842.700 975.600 842.700 1006.800
[04/11 10:10:21   1586s] addCustomLine AAA 842.700 975.600 873.900 975.600
[04/11 10:10:21   1586s] addCustomLine AAA 842.700 1006.800 873.900 1006.800
[04/11 10:10:21   1586s] addCustomLine AAA 873.900 975.600 873.900 1006.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[2], Center Move (849.100,1324.000)->(832.700,1326.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 833.500 1308.400 833.500 1339.600
[04/11 10:10:21   1586s] addCustomLine AAA 833.500 1308.400 864.700 1308.400
[04/11 10:10:21   1586s] addCustomLine AAA 833.500 1339.600 864.700 1339.600
[04/11 10:10:21   1586s] addCustomLine AAA 864.700 1308.400 864.700 1339.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[3], Center Move (854.500,1321.400)->(837.500,1329.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 838.900 1305.800 838.900 1337.000
[04/11 10:10:21   1586s] addCustomLine AAA 838.900 1305.800 870.100 1305.800
[04/11 10:10:21   1586s] addCustomLine AAA 838.900 1337.000 870.100 1337.000
[04/11 10:10:21   1586s] addCustomLine AAA 870.100 1305.800 870.100 1337.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[5], Center Move (859.100,1318.800)->(841.500,1318.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 843.500 1303.200 843.500 1334.400
[04/11 10:10:21   1586s] addCustomLine AAA 843.500 1303.200 874.700 1303.200
[04/11 10:10:21   1586s] addCustomLine AAA 843.500 1334.400 874.700 1334.400
[04/11 10:10:21   1586s] addCustomLine AAA 874.700 1303.200 874.700 1334.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[8], Center Move (860.900,1329.200)->(842.300,1329.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 845.300 1313.600 845.300 1344.800
[04/11 10:10:21   1586s] addCustomLine AAA 845.300 1313.600 876.500 1313.600
[04/11 10:10:21   1586s] addCustomLine AAA 845.300 1344.800 876.500 1344.800
[04/11 10:10:21   1586s] addCustomLine AAA 876.500 1313.600 876.500 1344.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[9], Center Move (856.300,1334.400)->(838.300,1334.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 840.700 1318.800 840.700 1350.000
[04/11 10:10:21   1586s] addCustomLine AAA 840.700 1318.800 871.900 1318.800
[04/11 10:10:21   1586s] addCustomLine AAA 840.700 1350.000 871.900 1350.000
[04/11 10:10:21   1586s] addCustomLine AAA 871.900 1318.800 871.900 1350.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[10], Center Move (858.700,1337.000)->(843.100,1334.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 843.100 1321.400 843.100 1352.600
[04/11 10:10:21   1586s] addCustomLine AAA 843.100 1321.400 874.300 1321.400
[04/11 10:10:21   1586s] addCustomLine AAA 843.100 1352.600 874.300 1352.600
[04/11 10:10:21   1586s] addCustomLine AAA 874.300 1321.400 874.300 1352.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[24], Center Move (837.700,1287.600)->(849.500,1305.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 822.100 1272.000 822.100 1303.200
[04/11 10:10:21   1586s] addCustomLine AAA 822.100 1272.000 853.300 1272.000
[04/11 10:10:21   1586s] addCustomLine AAA 822.100 1303.200 853.300 1303.200
[04/11 10:10:21   1586s] addCustomLine AAA 853.300 1272.000 853.300 1303.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[25], Center Move (863.900,1318.800)->(880.300,1326.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 848.300 1303.200 848.300 1334.400
[04/11 10:10:21   1586s] addCustomLine AAA 848.300 1303.200 879.500 1303.200
[04/11 10:10:21   1586s] addCustomLine AAA 848.300 1334.400 879.500 1334.400
[04/11 10:10:21   1586s] addCustomLine AAA 879.500 1303.200 879.500 1334.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[26], Center Move (836.100,1292.800)->(848.900,1308.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 820.500 1277.200 820.500 1308.400
[04/11 10:10:21   1586s] addCustomLine AAA 820.500 1277.200 851.700 1277.200
[04/11 10:10:21   1586s] addCustomLine AAA 820.500 1308.400 851.700 1308.400
[04/11 10:10:21   1586s] addCustomLine AAA 851.700 1277.200 851.700 1308.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[16], Center Move (843.500,1344.800)->(827.900,1350.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 827.900 1329.200 827.900 1360.400
[04/11 10:10:21   1586s] addCustomLine AAA 827.900 1329.200 859.100 1329.200
[04/11 10:10:21   1586s] addCustomLine AAA 827.900 1360.400 859.100 1360.400
[04/11 10:10:21   1586s] addCustomLine AAA 859.100 1329.200 859.100 1360.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[11], Center Move (848.500,1238.200)->(843.500,1253.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 832.900 1222.600 832.900 1253.800
[04/11 10:10:21   1586s] addCustomLine AAA 832.900 1222.600 864.100 1222.600
[04/11 10:10:21   1586s] addCustomLine AAA 832.900 1253.800 864.100 1253.800
[04/11 10:10:21   1586s] addCustomLine AAA 864.100 1222.600 864.100 1253.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[12], Center Move (851.700,1235.600)->(848.300,1251.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 836.100 1220.000 836.100 1251.200
[04/11 10:10:21   1586s] addCustomLine AAA 836.100 1220.000 867.300 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 836.100 1251.200 867.300 1251.200
[04/11 10:10:21   1586s] addCustomLine AAA 867.300 1220.000 867.300 1251.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[13], Center Move (835.300,1238.200)->(839.500,1253.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 819.700 1222.600 819.700 1253.800
[04/11 10:10:21   1586s] addCustomLine AAA 819.700 1222.600 850.900 1222.600
[04/11 10:10:21   1586s] addCustomLine AAA 819.700 1253.800 850.900 1253.800
[04/11 10:10:21   1586s] addCustomLine AAA 850.900 1222.600 850.900 1253.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[20], Center Move (834.500,1240.800)->(818.500,1253.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 818.900 1225.200 818.900 1256.400
[04/11 10:10:21   1586s] addCustomLine AAA 818.900 1225.200 850.100 1225.200
[04/11 10:10:21   1586s] addCustomLine AAA 818.900 1256.400 850.100 1256.400
[04/11 10:10:21   1586s] addCustomLine AAA 850.100 1225.200 850.100 1256.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[0], Center Move (849.100,1352.600)->(832.100,1355.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 833.500 1337.000 833.500 1368.200
[04/11 10:10:21   1586s] addCustomLine AAA 833.500 1337.000 864.700 1337.000
[04/11 10:10:21   1586s] addCustomLine AAA 833.500 1368.200 864.700 1368.200
[04/11 10:10:21   1586s] addCustomLine AAA 864.700 1337.000 864.700 1368.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[3], Center Move (848.700,1355.200)->(833.100,1360.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 833.100 1339.600 833.100 1370.800
[04/11 10:10:21   1586s] addCustomLine AAA 833.100 1339.600 864.300 1339.600
[04/11 10:10:21   1586s] addCustomLine AAA 833.100 1370.800 864.300 1370.800
[04/11 10:10:21   1586s] addCustomLine AAA 864.300 1339.600 864.300 1370.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[21], Center Move (748.400,1331.800)->(732.800,1326.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 732.800 1316.200 732.800 1347.400
[04/11 10:10:21   1586s] addCustomLine AAA 732.800 1316.200 764.000 1316.200
[04/11 10:10:21   1586s] addCustomLine AAA 732.800 1347.400 764.000 1347.400
[04/11 10:10:21   1586s] addCustomLine AAA 764.000 1316.200 764.000 1347.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[31], Center Move (776.000,1357.800)->(760.400,1360.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 760.400 1342.200 760.400 1373.400
[04/11 10:10:21   1586s] addCustomLine AAA 760.400 1342.200 791.600 1342.200
[04/11 10:10:21   1586s] addCustomLine AAA 760.400 1373.400 791.600 1373.400
[04/11 10:10:21   1586s] addCustomLine AAA 791.600 1342.200 791.600 1373.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[17], Center Move (850.300,1305.800)->(830.900,1305.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 834.700 1290.200 834.700 1321.400
[04/11 10:10:21   1586s] addCustomLine AAA 834.700 1290.200 865.900 1290.200
[04/11 10:10:21   1586s] addCustomLine AAA 834.700 1321.400 865.900 1321.400
[04/11 10:10:21   1586s] addCustomLine AAA 865.900 1290.200 865.900 1321.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[3], Center Move (792.100,1391.600)->(773.700,1394.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 776.500 1376.000 776.500 1407.200
[04/11 10:10:21   1586s] addCustomLine AAA 776.500 1376.000 807.700 1376.000
[04/11 10:10:21   1586s] addCustomLine AAA 776.500 1407.200 807.700 1407.200
[04/11 10:10:21   1586s] addCustomLine AAA 807.700 1376.000 807.700 1407.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[4], Center Move (791.900,1381.200)->(773.300,1386.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 776.300 1365.600 776.300 1396.800
[04/11 10:10:21   1586s] addCustomLine AAA 776.300 1365.600 807.500 1365.600
[04/11 10:10:21   1586s] addCustomLine AAA 776.300 1396.800 807.500 1396.800
[04/11 10:10:21   1586s] addCustomLine AAA 807.500 1365.600 807.500 1396.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[5], Center Move (803.700,1389.000)->(787.300,1383.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 788.100 1373.400 788.100 1404.600
[04/11 10:10:21   1586s] addCustomLine AAA 788.100 1373.400 819.300 1373.400
[04/11 10:10:21   1586s] addCustomLine AAA 788.100 1404.600 819.300 1404.600
[04/11 10:10:21   1586s] addCustomLine AAA 819.300 1373.400 819.300 1404.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[25], Center Move (836.300,1261.600)->(849.700,1240.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 820.700 1246.000 820.700 1277.200
[04/11 10:10:21   1586s] addCustomLine AAA 820.700 1246.000 851.900 1246.000
[04/11 10:10:21   1586s] addCustomLine AAA 820.700 1277.200 851.900 1277.200
[04/11 10:10:21   1586s] addCustomLine AAA 851.900 1246.000 851.900 1277.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[27], Center Move (823.300,1248.600)->(818.500,1264.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 807.700 1233.000 807.700 1264.200
[04/11 10:10:21   1586s] addCustomLine AAA 807.700 1233.000 838.900 1233.000
[04/11 10:10:21   1586s] addCustomLine AAA 807.700 1264.200 838.900 1264.200
[04/11 10:10:21   1586s] addCustomLine AAA 838.900 1233.000 838.900 1264.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[32], Center Move (827.700,1290.200)->(818.100,1305.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 812.100 1274.600 812.100 1305.800
[04/11 10:10:21   1586s] addCustomLine AAA 812.100 1274.600 843.300 1274.600
[04/11 10:10:21   1586s] addCustomLine AAA 812.100 1305.800 843.300 1305.800
[04/11 10:10:21   1586s] addCustomLine AAA 843.300 1274.600 843.300 1305.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[1], Center Move (791.800,1350.000)->(775.600,1352.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 776.200 1334.400 776.200 1365.600
[04/11 10:10:21   1586s] addCustomLine AAA 776.200 1334.400 807.400 1334.400
[04/11 10:10:21   1586s] addCustomLine AAA 776.200 1365.600 807.400 1365.600
[04/11 10:10:21   1586s] addCustomLine AAA 807.400 1334.400 807.400 1365.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[4], Center Move (778.600,1347.400)->(762.800,1350.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 763.000 1331.800 763.000 1363.000
[04/11 10:10:21   1586s] addCustomLine AAA 763.000 1331.800 794.200 1331.800
[04/11 10:10:21   1586s] addCustomLine AAA 763.000 1363.000 794.200 1363.000
[04/11 10:10:21   1586s] addCustomLine AAA 794.200 1331.800 794.200 1363.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[6], Center Move (774.400,1352.600)->(758.600,1350.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 758.800 1337.000 758.800 1368.200
[04/11 10:10:21   1586s] addCustomLine AAA 758.800 1337.000 790.000 1337.000
[04/11 10:10:21   1586s] addCustomLine AAA 758.800 1368.200 790.000 1368.200
[04/11 10:10:21   1586s] addCustomLine AAA 790.000 1337.000 790.000 1368.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[55], Center Move (783.300,1308.400)->(766.500,1305.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 767.700 1292.800 767.700 1324.000
[04/11 10:10:21   1586s] addCustomLine AAA 767.700 1292.800 798.900 1292.800
[04/11 10:10:21   1586s] addCustomLine AAA 767.700 1324.000 798.900 1324.000
[04/11 10:10:21   1586s] addCustomLine AAA 798.900 1292.800 798.900 1324.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[32], Center Move (793.100,1344.800)->(777.100,1339.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 777.500 1329.200 777.500 1360.400
[04/11 10:10:21   1586s] addCustomLine AAA 777.500 1329.200 808.700 1329.200
[04/11 10:10:21   1586s] addCustomLine AAA 777.500 1360.400 808.700 1360.400
[04/11 10:10:21   1586s] addCustomLine AAA 808.700 1329.200 808.700 1360.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[47], Center Move (784.900,1313.600)->(768.100,1316.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 769.300 1298.000 769.300 1329.200
[04/11 10:10:21   1586s] addCustomLine AAA 769.300 1298.000 800.500 1298.000
[04/11 10:10:21   1586s] addCustomLine AAA 769.300 1329.200 800.500 1329.200
[04/11 10:10:21   1586s] addCustomLine AAA 800.500 1298.000 800.500 1329.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26], Center Move (885.900,1318.800)->(888.300,1334.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 870.300 1303.200 870.300 1334.400
[04/11 10:10:21   1586s] addCustomLine AAA 870.300 1303.200 901.500 1303.200
[04/11 10:10:21   1586s] addCustomLine AAA 870.300 1334.400 901.500 1334.400
[04/11 10:10:21   1586s] addCustomLine AAA 901.500 1303.200 901.500 1334.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28], Center Move (874.100,1324.000)->(860.700,1339.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 858.500 1308.400 858.500 1339.600
[04/11 10:10:21   1586s] addCustomLine AAA 858.500 1308.400 889.700 1308.400
[04/11 10:10:21   1586s] addCustomLine AAA 858.500 1339.600 889.700 1339.600
[04/11 10:10:21   1586s] addCustomLine AAA 889.700 1308.400 889.700 1339.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33], Center Move (873.700,1279.800)->(857.700,1282.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 858.100 1264.200 858.100 1295.400
[04/11 10:10:21   1586s] addCustomLine AAA 858.100 1264.200 889.300 1264.200
[04/11 10:10:21   1586s] addCustomLine AAA 858.100 1295.400 889.300 1295.400
[04/11 10:10:21   1586s] addCustomLine AAA 889.300 1264.200 889.300 1295.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25], Center Move (886.900,1308.400)->(887.100,1324.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 871.300 1292.800 871.300 1324.000
[04/11 10:10:21   1586s] addCustomLine AAA 871.300 1292.800 902.500 1292.800
[04/11 10:10:21   1586s] addCustomLine AAA 871.300 1324.000 902.500 1324.000
[04/11 10:10:21   1586s] addCustomLine AAA 902.500 1292.800 902.500 1324.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21], Center Move (862.900,1303.200)->(854.900,1318.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 847.300 1287.600 847.300 1318.800
[04/11 10:10:21   1586s] addCustomLine AAA 847.300 1287.600 878.500 1287.600
[04/11 10:10:21   1586s] addCustomLine AAA 847.300 1318.800 878.500 1318.800
[04/11 10:10:21   1586s] addCustomLine AAA 878.500 1287.600 878.500 1318.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_CS_reg[1], Center Move (924.700,1256.400)->(905.700,1264.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 909.100 1240.800 909.100 1272.000
[04/11 10:10:21   1586s] addCustomLine AAA 909.100 1240.800 940.300 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 909.100 1272.000 940.300 1272.000
[04/11 10:10:21   1586s] addCustomLine AAA 940.300 1240.800 940.300 1272.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_CS_reg[0], Center Move (893.500,1248.600)->(893.500,1264.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 877.900 1233.000 877.900 1264.200
[04/11 10:10:21   1586s] addCustomLine AAA 877.900 1233.000 909.100 1233.000
[04/11 10:10:21   1586s] addCustomLine AAA 877.900 1264.200 909.100 1264.200
[04/11 10:10:21   1586s] addCustomLine AAA 909.100 1233.000 909.100 1264.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9], Center Move (893.100,1235.600)->(910.300,1233.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 877.500 1220.000 877.500 1251.200
[04/11 10:10:21   1586s] addCustomLine AAA 877.500 1220.000 908.700 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 877.500 1251.200 908.700 1251.200
[04/11 10:10:21   1586s] addCustomLine AAA 908.700 1220.000 908.700 1251.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][1], Center Move (810.500,1321.400)->(793.100,1331.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 794.900 1305.800 794.900 1337.000
[04/11 10:10:21   1586s] addCustomLine AAA 794.900 1305.800 826.100 1305.800
[04/11 10:10:21   1586s] addCustomLine AAA 794.900 1337.000 826.100 1337.000
[04/11 10:10:21   1586s] addCustomLine AAA 826.100 1305.800 826.100 1337.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7], Center Move (803.900,1342.200)->(788.300,1350.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 788.300 1326.600 788.300 1357.800
[04/11 10:10:21   1586s] addCustomLine AAA 788.300 1326.600 819.500 1326.600
[04/11 10:10:21   1586s] addCustomLine AAA 788.300 1357.800 819.500 1357.800
[04/11 10:10:21   1586s] addCustomLine AAA 819.500 1326.600 819.500 1357.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5], Center Move (804.700,1329.200)->(787.500,1331.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 789.100 1313.600 789.100 1344.800
[04/11 10:10:21   1586s] addCustomLine AAA 789.100 1313.600 820.300 1313.600
[04/11 10:10:21   1586s] addCustomLine AAA 789.100 1344.800 820.300 1344.800
[04/11 10:10:21   1586s] addCustomLine AAA 820.300 1313.600 820.300 1344.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8], Center Move (805.500,1344.800)->(787.100,1355.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 789.900 1329.200 789.900 1360.400
[04/11 10:10:21   1586s] addCustomLine AAA 789.900 1329.200 821.100 1329.200
[04/11 10:10:21   1586s] addCustomLine AAA 789.900 1360.400 821.100 1360.400
[04/11 10:10:21   1586s] addCustomLine AAA 821.100 1329.200 821.100 1360.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17], Center Move (809.500,1355.200)->(793.100,1365.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 793.900 1339.600 793.900 1370.800
[04/11 10:10:21   1586s] addCustomLine AAA 793.900 1339.600 825.100 1339.600
[04/11 10:10:21   1586s] addCustomLine AAA 793.900 1370.800 825.100 1370.800
[04/11 10:10:21   1586s] addCustomLine AAA 825.100 1339.600 825.100 1370.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22], Center Move (804.100,1370.800)->(786.700,1381.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 788.500 1355.200 788.500 1386.400
[04/11 10:10:21   1586s] addCustomLine AAA 788.500 1355.200 819.700 1355.200
[04/11 10:10:21   1586s] addCustomLine AAA 788.500 1386.400 819.700 1386.400
[04/11 10:10:21   1586s] addCustomLine AAA 819.700 1355.200 819.700 1386.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23], Center Move (804.900,1378.600)->(792.300,1394.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 789.300 1363.000 789.300 1394.200
[04/11 10:10:21   1586s] addCustomLine AAA 789.300 1363.000 820.500 1363.000
[04/11 10:10:21   1586s] addCustomLine AAA 789.300 1394.200 820.500 1394.200
[04/11 10:10:21   1586s] addCustomLine AAA 820.500 1363.000 820.500 1394.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12], Center Move (804.500,1365.600)->(785.100,1373.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 788.900 1350.000 788.900 1381.200
[04/11 10:10:21   1586s] addCustomLine AAA 788.900 1350.000 820.100 1350.000
[04/11 10:10:21   1586s] addCustomLine AAA 788.900 1381.200 820.100 1381.200
[04/11 10:10:21   1586s] addCustomLine AAA 820.100 1350.000 820.100 1381.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15], Center Move (811.900,1365.600)->(793.100,1373.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 796.300 1350.000 796.300 1381.200
[04/11 10:10:21   1586s] addCustomLine AAA 796.300 1350.000 827.500 1350.000
[04/11 10:10:21   1586s] addCustomLine AAA 796.300 1381.200 827.500 1381.200
[04/11 10:10:21   1586s] addCustomLine AAA 827.500 1350.000 827.500 1381.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21], Center Move (805.100,1381.200)->(787.500,1391.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 789.500 1365.600 789.500 1396.800
[04/11 10:10:21   1586s] addCustomLine AAA 789.500 1365.600 820.700 1365.600
[04/11 10:10:21   1586s] addCustomLine AAA 789.500 1396.800 820.700 1396.800
[04/11 10:10:21   1586s] addCustomLine AAA 820.700 1365.600 820.700 1396.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20], Center Move (809.900,1381.200)->(793.100,1386.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 794.300 1365.600 794.300 1396.800
[04/11 10:10:21   1586s] addCustomLine AAA 794.300 1365.600 825.500 1365.600
[04/11 10:10:21   1586s] addCustomLine AAA 794.300 1396.800 825.500 1396.800
[04/11 10:10:21   1586s] addCustomLine AAA 825.500 1365.600 825.500 1396.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21], Center Move (803.900,1373.400)->(788.300,1386.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 788.300 1357.800 788.300 1389.000
[04/11 10:10:21   1586s] addCustomLine AAA 788.300 1357.800 819.500 1357.800
[04/11 10:10:21   1586s] addCustomLine AAA 788.300 1389.000 819.500 1389.000
[04/11 10:10:21   1586s] addCustomLine AAA 819.500 1357.800 819.500 1389.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22], Center Move (804.300,1368.200)->(785.900,1376.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 788.700 1352.600 788.700 1383.800
[04/11 10:10:21   1586s] addCustomLine AAA 788.700 1352.600 819.900 1352.600
[04/11 10:10:21   1586s] addCustomLine AAA 788.700 1383.800 819.900 1383.800
[04/11 10:10:21   1586s] addCustomLine AAA 819.900 1352.600 819.900 1383.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23], Center Move (808.700,1373.400)->(793.100,1381.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 793.100 1357.800 793.100 1389.000
[04/11 10:10:21   1586s] addCustomLine AAA 793.100 1357.800 824.300 1357.800
[04/11 10:10:21   1586s] addCustomLine AAA 793.100 1389.000 824.300 1389.000
[04/11 10:10:21   1586s] addCustomLine AAA 824.300 1357.800 824.300 1389.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10], Center Move (808.700,1334.400)->(793.100,1344.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 793.100 1318.800 793.100 1350.000
[04/11 10:10:21   1586s] addCustomLine AAA 793.100 1318.800 824.300 1318.800
[04/11 10:10:21   1586s] addCustomLine AAA 793.100 1350.000 824.300 1350.000
[04/11 10:10:21   1586s] addCustomLine AAA 824.300 1318.800 824.300 1350.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[0], Center Move (982.100,1386.400)->(982.300,1404.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 966.500 1370.800 966.500 1402.000
[04/11 10:10:21   1586s] addCustomLine AAA 966.500 1370.800 997.700 1370.800
[04/11 10:10:21   1586s] addCustomLine AAA 966.500 1402.000 997.700 1402.000
[04/11 10:10:21   1586s] addCustomLine AAA 997.700 1370.800 997.700 1402.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[6], Center Move (978.500,1292.800)->(988.300,1308.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 962.900 1277.200 962.900 1308.400
[04/11 10:10:21   1586s] addCustomLine AAA 962.900 1277.200 994.100 1277.200
[04/11 10:10:21   1586s] addCustomLine AAA 962.900 1308.400 994.100 1308.400
[04/11 10:10:21   1586s] addCustomLine AAA 994.100 1277.200 994.100 1308.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[7], Center Move (983.300,1292.800)->(993.100,1308.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 967.700 1277.200 967.700 1308.400
[04/11 10:10:21   1586s] addCustomLine AAA 967.700 1277.200 998.900 1277.200
[04/11 10:10:21   1586s] addCustomLine AAA 967.700 1308.400 998.900 1308.400
[04/11 10:10:21   1586s] addCustomLine AAA 998.900 1277.200 998.900 1308.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[14], Center Move (893.100,1246.000)->(913.500,1256.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 877.500 1230.400 877.500 1261.600
[04/11 10:10:21   1586s] addCustomLine AAA 877.500 1230.400 908.700 1230.400
[04/11 10:10:21   1586s] addCustomLine AAA 877.500 1261.600 908.700 1261.600
[04/11 10:10:21   1586s] addCustomLine AAA 908.700 1230.400 908.700 1261.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[25], Center Move (893.100,1238.200)->(906.300,1253.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 877.500 1222.600 877.500 1253.800
[04/11 10:10:21   1586s] addCustomLine AAA 877.500 1222.600 908.700 1222.600
[04/11 10:10:21   1586s] addCustomLine AAA 877.500 1253.800 908.700 1253.800
[04/11 10:10:21   1586s] addCustomLine AAA 908.700 1222.600 908.700 1253.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17], Center Move (915.100,1386.400)->(923.700,1404.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 899.500 1370.800 899.500 1402.000
[04/11 10:10:21   1586s] addCustomLine AAA 899.500 1370.800 930.700 1370.800
[04/11 10:10:21   1586s] addCustomLine AAA 899.500 1402.000 930.700 1402.000
[04/11 10:10:21   1586s] addCustomLine AAA 930.700 1370.800 930.700 1402.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0], Center Move (1007.900,1292.800)->(1012.700,1313.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 992.300 1277.200 992.300 1308.400
[04/11 10:10:21   1586s] addCustomLine AAA 992.300 1277.200 1023.500 1277.200
[04/11 10:10:21   1586s] addCustomLine AAA 992.300 1308.400 1023.500 1308.400
[04/11 10:10:21   1586s] addCustomLine AAA 1023.500 1277.200 1023.500 1308.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26], Center Move (984.300,1246.000)->(1003.900,1251.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 968.700 1230.400 968.700 1261.600
[04/11 10:10:21   1586s] addCustomLine AAA 968.700 1230.400 999.900 1230.400
[04/11 10:10:21   1586s] addCustomLine AAA 968.700 1261.600 999.900 1261.600
[04/11 10:10:21   1586s] addCustomLine AAA 999.900 1230.400 999.900 1261.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][38], Center Move (1015.700,1290.200)->(1023.700,1305.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1000.100 1274.600 1000.100 1305.800
[04/11 10:10:21   1586s] addCustomLine AAA 1000.100 1274.600 1031.300 1274.600
[04/11 10:10:21   1586s] addCustomLine AAA 1000.100 1305.800 1031.300 1305.800
[04/11 10:10:21   1586s] addCustomLine AAA 1031.300 1274.600 1031.300 1305.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22], Center Move (940.700,1248.600)->(958.300,1246.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 925.100 1233.000 925.100 1264.200
[04/11 10:10:21   1586s] addCustomLine AAA 925.100 1233.000 956.300 1233.000
[04/11 10:10:21   1586s] addCustomLine AAA 925.100 1264.200 956.300 1264.200
[04/11 10:10:21   1586s] addCustomLine AAA 956.300 1233.000 956.300 1264.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25], Center Move (988.300,1256.400)->(1003.900,1259.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 972.700 1240.800 972.700 1272.000
[04/11 10:10:21   1586s] addCustomLine AAA 972.700 1240.800 1003.900 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 972.700 1272.000 1003.900 1272.000
[04/11 10:10:21   1586s] addCustomLine AAA 1003.900 1240.800 1003.900 1272.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29], Center Move (993.100,1233.000)->(1010.300,1235.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 977.500 1217.400 977.500 1248.600
[04/11 10:10:21   1586s] addCustomLine AAA 977.500 1217.400 1008.700 1217.400
[04/11 10:10:21   1586s] addCustomLine AAA 977.500 1248.600 1008.700 1248.600
[04/11 10:10:21   1586s] addCustomLine AAA 1008.700 1217.400 1008.700 1248.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26], Center Move (993.100,1251.200)->(1010.300,1253.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 977.500 1235.600 977.500 1266.800
[04/11 10:10:21   1586s] addCustomLine AAA 977.500 1235.600 1008.700 1235.600
[04/11 10:10:21   1586s] addCustomLine AAA 977.500 1266.800 1008.700 1266.800
[04/11 10:10:21   1586s] addCustomLine AAA 1008.700 1235.600 1008.700 1266.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33], Center Move (888.300,1238.200)->(903.900,1248.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 872.700 1222.600 872.700 1253.800
[04/11 10:10:21   1586s] addCustomLine AAA 872.700 1222.600 903.900 1222.600
[04/11 10:10:21   1586s] addCustomLine AAA 872.700 1253.800 903.900 1253.800
[04/11 10:10:21   1586s] addCustomLine AAA 903.900 1222.600 903.900 1253.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][38], Center Move (1014.300,1285.000)->(1030.900,1290.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 998.700 1269.400 998.700 1300.600
[04/11 10:10:21   1586s] addCustomLine AAA 998.700 1269.400 1029.900 1269.400
[04/11 10:10:21   1586s] addCustomLine AAA 998.700 1300.600 1029.900 1300.600
[04/11 10:10:21   1586s] addCustomLine AAA 1029.900 1269.400 1029.900 1300.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][39], Center Move (1017.900,1279.800)->(1034.100,1285.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1002.300 1264.200 1002.300 1295.400
[04/11 10:10:21   1586s] addCustomLine AAA 1002.300 1264.200 1033.500 1264.200
[04/11 10:10:21   1586s] addCustomLine AAA 1002.300 1295.400 1033.500 1295.400
[04/11 10:10:21   1586s] addCustomLine AAA 1033.500 1264.200 1033.500 1295.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33], Center Move (935.900,1238.200)->(953.500,1246.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 920.300 1222.600 920.300 1253.800
[04/11 10:10:21   1586s] addCustomLine AAA 920.300 1222.600 951.500 1222.600
[04/11 10:10:21   1586s] addCustomLine AAA 920.300 1253.800 951.500 1253.800
[04/11 10:10:21   1586s] addCustomLine AAA 951.500 1222.600 951.500 1253.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][38], Center Move (1014.500,1282.400)->(1030.100,1287.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 998.900 1266.800 998.900 1298.000
[04/11 10:10:21   1586s] addCustomLine AAA 998.900 1266.800 1030.100 1266.800
[04/11 10:10:21   1586s] addCustomLine AAA 998.900 1298.000 1030.100 1298.000
[04/11 10:10:21   1586s] addCustomLine AAA 1030.100 1266.800 1030.100 1298.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2], Center Move (803.900,1409.800)->(793.100,1428.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 788.300 1394.200 788.300 1425.400
[04/11 10:10:21   1586s] addCustomLine AAA 788.300 1394.200 819.500 1394.200
[04/11 10:10:21   1586s] addCustomLine AAA 788.300 1425.400 819.500 1425.400
[04/11 10:10:21   1586s] addCustomLine AAA 819.500 1394.200 819.500 1425.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2], Center Move (803.900,1404.600)->(793.100,1420.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 788.300 1389.000 788.300 1420.200
[04/11 10:10:21   1586s] addCustomLine AAA 788.300 1389.000 819.500 1389.000
[04/11 10:10:21   1586s] addCustomLine AAA 788.300 1420.200 819.500 1420.200
[04/11 10:10:21   1586s] addCustomLine AAA 819.500 1389.000 819.500 1420.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7], Center Move (803.900,1443.600)->(787.100,1448.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 788.300 1428.000 788.300 1459.200
[04/11 10:10:21   1586s] addCustomLine AAA 788.300 1428.000 819.500 1428.000
[04/11 10:10:21   1586s] addCustomLine AAA 788.300 1459.200 819.500 1459.200
[04/11 10:10:21   1586s] addCustomLine AAA 819.500 1428.000 819.500 1459.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15], Center Move (813.300,1386.400)->(793.100,1389.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 797.700 1370.800 797.700 1402.000
[04/11 10:10:21   1586s] addCustomLine AAA 797.700 1370.800 828.900 1370.800
[04/11 10:10:21   1586s] addCustomLine AAA 797.700 1402.000 828.900 1402.000
[04/11 10:10:21   1586s] addCustomLine AAA 828.900 1370.800 828.900 1402.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14], Center Move (808.100,1386.400)->(788.300,1389.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 792.500 1370.800 792.500 1402.000
[04/11 10:10:21   1586s] addCustomLine AAA 792.500 1370.800 823.700 1370.800
[04/11 10:10:21   1586s] addCustomLine AAA 792.500 1402.000 823.700 1402.000
[04/11 10:10:21   1586s] addCustomLine AAA 823.700 1370.800 823.700 1402.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[3], Center Move (923.700,978.200)->(915.700,960.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 908.100 962.600 908.100 993.800
[04/11 10:10:21   1586s] addCustomLine AAA 908.100 962.600 939.300 962.600
[04/11 10:10:21   1586s] addCustomLine AAA 908.100 993.800 939.300 993.800
[04/11 10:10:21   1586s] addCustomLine AAA 939.300 962.600 939.300 993.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[8], Center Move (973.700,962.600)->(976.300,944.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 958.100 947.000 958.100 978.200
[04/11 10:10:21   1586s] addCustomLine AAA 958.100 947.000 989.300 947.000
[04/11 10:10:21   1586s] addCustomLine AAA 958.100 978.200 989.300 978.200
[04/11 10:10:21   1586s] addCustomLine AAA 989.300 947.000 989.300 978.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[10], Center Move (964.900,962.600)->(963.100,947.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 949.300 947.000 949.300 978.200
[04/11 10:10:21   1586s] addCustomLine AAA 949.300 947.000 980.500 947.000
[04/11 10:10:21   1586s] addCustomLine AAA 949.300 978.200 980.500 978.200
[04/11 10:10:21   1586s] addCustomLine AAA 980.500 947.000 980.500 978.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[12], Center Move (956.100,962.600)->(952.900,947.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 940.500 947.000 940.500 978.200
[04/11 10:10:21   1586s] addCustomLine AAA 940.500 947.000 971.700 947.000
[04/11 10:10:21   1586s] addCustomLine AAA 940.500 978.200 971.700 978.200
[04/11 10:10:21   1586s] addCustomLine AAA 971.700 947.000 971.700 978.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[26], Center Move (993.100,965.200)->(993.100,949.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 977.500 949.600 977.500 980.800
[04/11 10:10:21   1586s] addCustomLine AAA 977.500 949.600 1008.700 949.600
[04/11 10:10:21   1586s] addCustomLine AAA 977.500 980.800 1008.700 980.800
[04/11 10:10:21   1586s] addCustomLine AAA 1008.700 949.600 1008.700 980.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_cg_cell/clk_en_reg, Center Move (894.200,1181.000)->(914.800,1191.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 878.600 1165.400 878.600 1196.600
[04/11 10:10:21   1586s] addCustomLine AAA 878.600 1165.400 909.800 1165.400
[04/11 10:10:21   1586s] addCustomLine AAA 878.600 1196.600 909.800 1196.600
[04/11 10:10:21   1586s] addCustomLine AAA 909.800 1165.400 909.800 1196.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_cg_cell/clk_en_reg, Center Move (878.600,1251.200)->(889.400,1266.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 863.000 1235.600 863.000 1266.800
[04/11 10:10:21   1586s] addCustomLine AAA 863.000 1235.600 894.200 1235.600
[04/11 10:10:21   1586s] addCustomLine AAA 863.000 1266.800 894.200 1266.800
[04/11 10:10:21   1586s] addCustomLine AAA 894.200 1235.600 894.200 1266.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11], Center Move (903.900,1235.600)->(904.900,1251.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 888.300 1220.000 888.300 1251.200
[04/11 10:10:21   1586s] addCustomLine AAA 888.300 1220.000 919.500 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 888.300 1251.200 919.500 1251.200
[04/11 10:10:21   1586s] addCustomLine AAA 919.500 1220.000 919.500 1251.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9], Center Move (963.900,986.000)->(965.100,970.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 948.300 970.400 948.300 1001.600
[04/11 10:10:21   1586s] addCustomLine AAA 948.300 970.400 979.500 970.400
[04/11 10:10:21   1586s] addCustomLine AAA 948.300 1001.600 979.500 1001.600
[04/11 10:10:21   1586s] addCustomLine AAA 979.500 970.400 979.500 1001.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26], Center Move (993.100,1009.400)->(993.100,993.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 977.500 993.800 977.500 1025.000
[04/11 10:10:21   1586s] addCustomLine AAA 977.500 993.800 1008.700 993.800
[04/11 10:10:21   1586s] addCustomLine AAA 977.500 1025.000 1008.700 1025.000
[04/11 10:10:21   1586s] addCustomLine AAA 1008.700 993.800 1008.700 1025.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3], Center Move (949.100,1019.800)->(965.100,1017.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 933.500 1004.200 933.500 1035.400
[04/11 10:10:21   1586s] addCustomLine AAA 933.500 1004.200 964.700 1004.200
[04/11 10:10:21   1586s] addCustomLine AAA 933.500 1035.400 964.700 1035.400
[04/11 10:10:21   1586s] addCustomLine AAA 964.700 1004.200 964.700 1035.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14], Center Move (949.900,1009.400)->(949.500,991.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 934.300 993.800 934.300 1025.000
[04/11 10:10:21   1586s] addCustomLine AAA 934.300 993.800 965.500 993.800
[04/11 10:10:21   1586s] addCustomLine AAA 934.300 1025.000 965.500 1025.000
[04/11 10:10:21   1586s] addCustomLine AAA 965.500 993.800 965.500 1025.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29], Center Move (989.300,1004.200)->(991.500,988.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 973.700 988.600 973.700 1019.800
[04/11 10:10:21   1586s] addCustomLine AAA 973.700 988.600 1004.900 988.600
[04/11 10:10:21   1586s] addCustomLine AAA 973.700 1019.800 1004.900 1019.800
[04/11 10:10:21   1586s] addCustomLine AAA 1004.900 988.600 1004.900 1019.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20], Center Move (954.100,1012.000)->(950.700,993.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 938.500 996.400 938.500 1027.600
[04/11 10:10:21   1586s] addCustomLine AAA 938.500 996.400 969.700 996.400
[04/11 10:10:21   1586s] addCustomLine AAA 938.500 1027.600 969.700 1027.600
[04/11 10:10:21   1586s] addCustomLine AAA 969.700 996.400 969.700 1027.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15], Center Move (960.900,1009.400)->(958.500,993.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 945.300 993.800 945.300 1025.000
[04/11 10:10:21   1586s] addCustomLine AAA 945.300 993.800 976.500 993.800
[04/11 10:10:21   1586s] addCustomLine AAA 945.300 1025.000 976.500 1025.000
[04/11 10:10:21   1586s] addCustomLine AAA 976.500 993.800 976.500 1025.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19], Center Move (918.100,980.800)->(934.300,988.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 902.500 965.200 902.500 996.400
[04/11 10:10:21   1586s] addCustomLine AAA 902.500 965.200 933.700 965.200
[04/11 10:10:21   1586s] addCustomLine AAA 902.500 996.400 933.700 996.400
[04/11 10:10:21   1586s] addCustomLine AAA 933.700 965.200 933.700 996.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[0], Center Move (885.900,908.000)->(867.700,908.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 870.300 892.400 870.300 923.600
[04/11 10:10:21   1586s] addCustomLine AAA 870.300 892.400 901.500 892.400
[04/11 10:10:21   1586s] addCustomLine AAA 870.300 923.600 901.500 923.600
[04/11 10:10:21   1586s] addCustomLine AAA 901.500 892.400 901.500 923.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2], Center Move (834.300,869.000)->(818.100,856.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 818.700 853.400 818.700 884.600
[04/11 10:10:21   1586s] addCustomLine AAA 818.700 853.400 849.900 853.400
[04/11 10:10:21   1586s] addCustomLine AAA 818.700 884.600 849.900 884.600
[04/11 10:10:21   1586s] addCustomLine AAA 849.900 853.400 849.900 884.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5], Center Move (841.500,892.400)->(826.700,876.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 825.900 876.800 825.900 908.000
[04/11 10:10:21   1586s] addCustomLine AAA 825.900 876.800 857.100 876.800
[04/11 10:10:21   1586s] addCustomLine AAA 825.900 908.000 857.100 908.000
[04/11 10:10:21   1586s] addCustomLine AAA 857.100 876.800 857.100 908.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11], Center Move (848.700,856.000)->(835.500,840.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 833.100 840.400 833.100 871.600
[04/11 10:10:21   1586s] addCustomLine AAA 833.100 840.400 864.300 840.400
[04/11 10:10:21   1586s] addCustomLine AAA 833.100 871.600 864.300 871.600
[04/11 10:10:21   1586s] addCustomLine AAA 864.300 840.400 864.300 871.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15], Center Move (835.900,835.200)->(817.300,822.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 820.300 819.600 820.300 850.800
[04/11 10:10:21   1586s] addCustomLine AAA 820.300 819.600 851.500 819.600
[04/11 10:10:21   1586s] addCustomLine AAA 820.300 850.800 851.500 850.800
[04/11 10:10:21   1586s] addCustomLine AAA 851.500 819.600 851.500 850.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16], Center Move (860.100,863.800)->(848.700,845.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 844.500 848.200 844.500 879.400
[04/11 10:10:21   1586s] addCustomLine AAA 844.500 848.200 875.700 848.200
[04/11 10:10:21   1586s] addCustomLine AAA 844.500 879.400 875.700 879.400
[04/11 10:10:21   1586s] addCustomLine AAA 875.700 848.200 875.700 879.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20], Center Move (849.100,874.200)->(831.300,863.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 833.500 858.600 833.500 889.800
[04/11 10:10:21   1586s] addCustomLine AAA 833.500 858.600 864.700 858.600
[04/11 10:10:21   1586s] addCustomLine AAA 833.500 889.800 864.700 889.800
[04/11 10:10:21   1586s] addCustomLine AAA 864.700 858.600 864.700 889.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27], Center Move (874.500,861.200)->(862.900,845.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 858.900 845.600 858.900 876.800
[04/11 10:10:21   1586s] addCustomLine AAA 858.900 845.600 890.100 845.600
[04/11 10:10:21   1586s] addCustomLine AAA 858.900 876.800 890.100 876.800
[04/11 10:10:21   1586s] addCustomLine AAA 890.100 845.600 890.100 876.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33], Center Move (859.300,882.000)->(843.100,871.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 843.700 866.400 843.700 897.600
[04/11 10:10:21   1586s] addCustomLine AAA 843.700 866.400 874.900 866.400
[04/11 10:10:21   1586s] addCustomLine AAA 843.700 897.600 874.900 897.600
[04/11 10:10:21   1586s] addCustomLine AAA 874.900 866.400 874.900 897.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34], Center Move (875.500,887.200)->(858.700,879.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 859.900 871.600 859.900 902.800
[04/11 10:10:21   1586s] addCustomLine AAA 859.900 871.600 891.100 871.600
[04/11 10:10:21   1586s] addCustomLine AAA 859.900 902.800 891.100 902.800
[04/11 10:10:21   1586s] addCustomLine AAA 891.100 871.600 891.100 902.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2], Center Move (836.700,871.600)->(828.500,856.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 821.100 856.000 821.100 887.200
[04/11 10:10:21   1586s] addCustomLine AAA 821.100 856.000 852.300 856.000
[04/11 10:10:21   1586s] addCustomLine AAA 821.100 887.200 852.300 887.200
[04/11 10:10:21   1586s] addCustomLine AAA 852.300 856.000 852.300 887.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8], Center Move (843.100,905.400)->(832.300,889.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 827.500 889.800 827.500 921.000
[04/11 10:10:21   1586s] addCustomLine AAA 827.500 889.800 858.700 889.800
[04/11 10:10:21   1586s] addCustomLine AAA 827.500 921.000 858.700 921.000
[04/11 10:10:21   1586s] addCustomLine AAA 858.700 889.800 858.700 921.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9], Center Move (852.100,876.800)->(837.700,861.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 836.500 861.200 836.500 892.400
[04/11 10:10:21   1586s] addCustomLine AAA 836.500 861.200 867.700 861.200
[04/11 10:10:21   1586s] addCustomLine AAA 836.500 892.400 867.700 892.400
[04/11 10:10:21   1586s] addCustomLine AAA 867.700 861.200 867.700 892.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10], Center Move (853.700,882.000)->(836.900,869.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 838.100 866.400 838.100 897.600
[04/11 10:10:21   1586s] addCustomLine AAA 838.100 866.400 869.300 866.400
[04/11 10:10:21   1586s] addCustomLine AAA 838.100 897.600 869.300 897.600
[04/11 10:10:21   1586s] addCustomLine AAA 869.300 866.400 869.300 897.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11], Center Move (849.100,850.800)->(835.100,835.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 833.500 835.200 833.500 866.400
[04/11 10:10:21   1586s] addCustomLine AAA 833.500 835.200 864.700 835.200
[04/11 10:10:21   1586s] addCustomLine AAA 833.500 866.400 864.700 866.400
[04/11 10:10:21   1586s] addCustomLine AAA 864.700 835.200 864.700 866.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13], Center Move (827.100,848.200)->(809.700,832.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 811.500 832.600 811.500 863.800
[04/11 10:10:21   1586s] addCustomLine AAA 811.500 832.600 842.700 832.600
[04/11 10:10:21   1586s] addCustomLine AAA 811.500 863.800 842.700 863.800
[04/11 10:10:21   1586s] addCustomLine AAA 842.700 832.600 842.700 863.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17], Center Move (857.900,837.800)->(842.300,830.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 842.300 822.200 842.300 853.400
[04/11 10:10:21   1586s] addCustomLine AAA 842.300 822.200 873.500 822.200
[04/11 10:10:21   1586s] addCustomLine AAA 842.300 853.400 873.500 853.400
[04/11 10:10:21   1586s] addCustomLine AAA 873.500 822.200 873.500 853.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23], Center Move (828.100,882.000)->(809.500,866.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 812.500 866.400 812.500 897.600
[04/11 10:10:21   1586s] addCustomLine AAA 812.500 866.400 843.700 866.400
[04/11 10:10:21   1586s] addCustomLine AAA 812.500 897.600 843.700 897.600
[04/11 10:10:21   1586s] addCustomLine AAA 843.700 866.400 843.700 897.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24], Center Move (830.500,858.600)->(823.700,843.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 814.900 843.000 814.900 874.200
[04/11 10:10:21   1586s] addCustomLine AAA 814.900 843.000 846.100 843.000
[04/11 10:10:21   1586s] addCustomLine AAA 814.900 874.200 846.100 874.200
[04/11 10:10:21   1586s] addCustomLine AAA 846.100 843.000 846.100 874.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2], Center Move (842.100,869.000)->(826.900,853.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 826.500 853.400 826.500 884.600
[04/11 10:10:21   1586s] addCustomLine AAA 826.500 853.400 857.700 853.400
[04/11 10:10:21   1586s] addCustomLine AAA 826.500 884.600 857.700 884.600
[04/11 10:10:21   1586s] addCustomLine AAA 857.700 853.400 857.700 884.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4], Center Move (843.100,908.000)->(825.700,902.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 827.500 892.400 827.500 923.600
[04/11 10:10:21   1586s] addCustomLine AAA 827.500 892.400 858.700 892.400
[04/11 10:10:21   1586s] addCustomLine AAA 827.500 923.600 858.700 923.600
[04/11 10:10:21   1586s] addCustomLine AAA 858.700 892.400 858.700 923.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8], Center Move (849.300,905.400)->(832.900,902.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 833.700 889.800 833.700 921.000
[04/11 10:10:21   1586s] addCustomLine AAA 833.700 889.800 864.900 889.800
[04/11 10:10:21   1586s] addCustomLine AAA 833.700 921.000 864.900 921.000
[04/11 10:10:21   1586s] addCustomLine AAA 864.900 889.800 864.900 921.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9], Center Move (849.900,863.800)->(834.100,853.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 834.300 848.200 834.300 879.400
[04/11 10:10:21   1586s] addCustomLine AAA 834.300 848.200 865.500 848.200
[04/11 10:10:21   1586s] addCustomLine AAA 834.300 879.400 865.500 879.400
[04/11 10:10:21   1586s] addCustomLine AAA 865.500 848.200 865.500 879.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14], Center Move (829.700,850.800)->(816.300,835.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 814.100 835.200 814.100 866.400
[04/11 10:10:21   1586s] addCustomLine AAA 814.100 835.200 845.300 835.200
[04/11 10:10:21   1586s] addCustomLine AAA 814.100 866.400 845.300 866.400
[04/11 10:10:21   1586s] addCustomLine AAA 845.300 835.200 845.300 866.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18], Center Move (843.100,845.600)->(833.700,830.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 827.500 830.000 827.500 861.200
[04/11 10:10:21   1586s] addCustomLine AAA 827.500 830.000 858.700 830.000
[04/11 10:10:21   1586s] addCustomLine AAA 827.500 861.200 858.700 861.200
[04/11 10:10:21   1586s] addCustomLine AAA 858.700 830.000 858.700 861.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20], Center Move (841.500,871.600)->(833.300,856.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 825.900 856.000 825.900 887.200
[04/11 10:10:21   1586s] addCustomLine AAA 825.900 856.000 857.100 856.000
[04/11 10:10:21   1586s] addCustomLine AAA 825.900 887.200 857.100 887.200
[04/11 10:10:21   1586s] addCustomLine AAA 857.100 856.000 857.100 887.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22], Center Move (848.700,889.800)->(830.300,879.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 833.100 874.200 833.100 905.400
[04/11 10:10:21   1586s] addCustomLine AAA 833.100 874.200 864.300 874.200
[04/11 10:10:21   1586s] addCustomLine AAA 833.100 905.400 864.300 905.400
[04/11 10:10:21   1586s] addCustomLine AAA 864.300 874.200 864.300 905.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24], Center Move (829.700,856.000)->(823.700,840.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 814.100 840.400 814.100 871.600
[04/11 10:10:21   1586s] addCustomLine AAA 814.100 840.400 845.300 840.400
[04/11 10:10:21   1586s] addCustomLine AAA 814.100 871.600 845.300 871.600
[04/11 10:10:21   1586s] addCustomLine AAA 845.300 840.400 845.300 871.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26], Center Move (860.300,850.800)->(851.100,835.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 844.700 835.200 844.700 866.400
[04/11 10:10:21   1586s] addCustomLine AAA 844.700 835.200 875.900 835.200
[04/11 10:10:21   1586s] addCustomLine AAA 844.700 866.400 875.900 866.400
[04/11 10:10:21   1586s] addCustomLine AAA 875.900 835.200 875.900 866.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29], Center Move (865.700,869.000)->(848.700,856.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 850.100 853.400 850.100 884.600
[04/11 10:10:21   1586s] addCustomLine AAA 850.100 853.400 881.300 853.400
[04/11 10:10:21   1586s] addCustomLine AAA 850.100 884.600 881.300 884.600
[04/11 10:10:21   1586s] addCustomLine AAA 881.300 853.400 881.300 884.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30], Center Move (877.300,850.800)->(861.300,837.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 861.700 835.200 861.700 866.400
[04/11 10:10:21   1586s] addCustomLine AAA 861.700 835.200 892.900 835.200
[04/11 10:10:21   1586s] addCustomLine AAA 861.700 866.400 892.900 866.400
[04/11 10:10:21   1586s] addCustomLine AAA 892.900 835.200 892.900 866.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][36], Center Move (853.700,902.800)->(838.100,892.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 838.100 887.200 838.100 918.400
[04/11 10:10:21   1586s] addCustomLine AAA 838.100 887.200 869.300 887.200
[04/11 10:10:21   1586s] addCustomLine AAA 838.100 918.400 869.300 918.400
[04/11 10:10:21   1586s] addCustomLine AAA 869.300 887.200 869.300 918.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0], Center Move (854.900,910.600)->(842.900,892.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 839.300 895.000 839.300 926.200
[04/11 10:10:21   1586s] addCustomLine AAA 839.300 895.000 870.500 895.000
[04/11 10:10:21   1586s] addCustomLine AAA 839.300 926.200 870.500 926.200
[04/11 10:10:21   1586s] addCustomLine AAA 870.500 895.000 870.500 926.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][1], Center Move (840.700,866.400)->(823.700,850.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 825.100 850.800 825.100 882.000
[04/11 10:10:21   1586s] addCustomLine AAA 825.100 850.800 856.300 850.800
[04/11 10:10:21   1586s] addCustomLine AAA 825.100 882.000 856.300 882.000
[04/11 10:10:21   1586s] addCustomLine AAA 856.300 850.800 856.300 882.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4], Center Move (848.700,910.600)->(833.300,892.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 833.100 895.000 833.100 926.200
[04/11 10:10:21   1586s] addCustomLine AAA 833.100 895.000 864.300 895.000
[04/11 10:10:21   1586s] addCustomLine AAA 833.100 926.200 864.300 926.200
[04/11 10:10:21   1586s] addCustomLine AAA 864.300 895.000 864.300 926.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5], Center Move (837.700,889.800)->(824.500,874.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 822.100 874.200 822.100 905.400
[04/11 10:10:21   1586s] addCustomLine AAA 822.100 874.200 853.300 874.200
[04/11 10:10:21   1586s] addCustomLine AAA 822.100 905.400 853.300 905.400
[04/11 10:10:21   1586s] addCustomLine AAA 853.300 874.200 853.300 905.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8], Center Move (851.300,908.000)->(835.300,905.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 835.700 892.400 835.700 923.600
[04/11 10:10:21   1586s] addCustomLine AAA 835.700 892.400 866.900 892.400
[04/11 10:10:21   1586s] addCustomLine AAA 835.700 923.600 866.900 923.600
[04/11 10:10:21   1586s] addCustomLine AAA 866.900 892.400 866.900 923.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16], Center Move (855.300,866.400)->(848.700,850.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 839.700 850.800 839.700 882.000
[04/11 10:10:21   1586s] addCustomLine AAA 839.700 850.800 870.900 850.800
[04/11 10:10:21   1586s] addCustomLine AAA 839.700 882.000 870.900 882.000
[04/11 10:10:21   1586s] addCustomLine AAA 870.900 850.800 870.900 882.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20], Center Move (848.900,866.400)->(835.700,850.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 833.300 850.800 833.300 882.000
[04/11 10:10:21   1586s] addCustomLine AAA 833.300 850.800 864.500 850.800
[04/11 10:10:21   1586s] addCustomLine AAA 833.300 882.000 864.500 882.000
[04/11 10:10:21   1586s] addCustomLine AAA 864.500 850.800 864.500 882.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22], Center Move (853.500,887.200)->(836.700,879.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 837.900 871.600 837.900 902.800
[04/11 10:10:21   1586s] addCustomLine AAA 837.900 871.600 869.100 871.600
[04/11 10:10:21   1586s] addCustomLine AAA 837.900 902.800 869.100 902.800
[04/11 10:10:21   1586s] addCustomLine AAA 869.100 871.600 869.100 902.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26], Center Move (874.100,845.600)->(855.700,837.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 858.500 830.000 858.500 861.200
[04/11 10:10:21   1586s] addCustomLine AAA 858.500 830.000 889.700 830.000
[04/11 10:10:21   1586s] addCustomLine AAA 858.500 861.200 889.700 861.200
[04/11 10:10:21   1586s] addCustomLine AAA 889.700 830.000 889.700 861.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28], Center Move (876.300,874.200)->(860.700,863.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 860.700 858.600 860.700 889.800
[04/11 10:10:21   1586s] addCustomLine AAA 860.700 858.600 891.900 858.600
[04/11 10:10:21   1586s] addCustomLine AAA 860.700 889.800 891.900 889.800
[04/11 10:10:21   1586s] addCustomLine AAA 891.900 858.600 891.900 889.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30], Center Move (874.300,856.000)->(863.300,840.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 858.700 840.400 858.700 871.600
[04/11 10:10:21   1586s] addCustomLine AAA 858.700 840.400 889.900 840.400
[04/11 10:10:21   1586s] addCustomLine AAA 858.700 871.600 889.900 871.600
[04/11 10:10:21   1586s] addCustomLine AAA 889.900 840.400 889.900 871.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0], Center Move (866.100,915.800)->(849.100,902.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 850.500 900.200 850.500 931.400
[04/11 10:10:21   1586s] addCustomLine AAA 850.500 900.200 881.700 900.200
[04/11 10:10:21   1586s] addCustomLine AAA 850.500 931.400 881.700 931.400
[04/11 10:10:21   1586s] addCustomLine AAA 881.700 900.200 881.700 931.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[0], Center Move (874.500,902.800)->(868.100,887.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 858.900 887.200 858.900 918.400
[04/11 10:10:21   1586s] addCustomLine AAA 858.900 887.200 890.100 887.200
[04/11 10:10:21   1586s] addCustomLine AAA 858.900 918.400 890.100 918.400
[04/11 10:10:21   1586s] addCustomLine AAA 890.100 887.200 890.100 918.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[7], Center Move (904.700,1220.000)->(888.300,1230.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 889.100 1204.400 889.100 1235.600
[04/11 10:10:21   1586s] addCustomLine AAA 889.100 1204.400 920.300 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 889.100 1235.600 920.300 1235.600
[04/11 10:10:21   1586s] addCustomLine AAA 920.300 1204.400 920.300 1235.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[0], Center Move (810.900,931.400)->(793.100,923.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 795.300 915.800 795.300 947.000
[04/11 10:10:21   1586s] addCustomLine AAA 795.300 915.800 826.500 915.800
[04/11 10:10:21   1586s] addCustomLine AAA 795.300 947.000 826.500 947.000
[04/11 10:10:21   1586s] addCustomLine AAA 826.500 915.800 826.500 947.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[2], Center Move (817.300,934.000)->(804.500,918.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 801.700 918.400 801.700 949.600
[04/11 10:10:21   1586s] addCustomLine AAA 801.700 918.400 832.900 918.400
[04/11 10:10:21   1586s] addCustomLine AAA 801.700 949.600 832.900 949.600
[04/11 10:10:21   1586s] addCustomLine AAA 832.900 918.400 832.900 949.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][8], Center Move (790.300,1061.400)->(774.100,1058.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 774.700 1045.800 774.700 1077.000
[04/11 10:10:21   1586s] addCustomLine AAA 774.700 1045.800 805.900 1045.800
[04/11 10:10:21   1586s] addCustomLine AAA 774.700 1077.000 805.900 1077.000
[04/11 10:10:21   1586s] addCustomLine AAA 805.900 1045.800 805.900 1077.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][10], Center Move (789.700,1056.200)->(774.100,1048.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 774.100 1040.600 774.100 1071.800
[04/11 10:10:21   1586s] addCustomLine AAA 774.100 1040.600 805.300 1040.600
[04/11 10:10:21   1586s] addCustomLine AAA 774.100 1071.800 805.300 1071.800
[04/11 10:10:21   1586s] addCustomLine AAA 805.300 1040.600 805.300 1071.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][15], Center Move (757.700,1103.000)->(739.900,1103.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 742.100 1087.400 742.100 1118.600
[04/11 10:10:21   1586s] addCustomLine AAA 742.100 1087.400 773.300 1087.400
[04/11 10:10:21   1586s] addCustomLine AAA 742.100 1118.600 773.300 1118.600
[04/11 10:10:21   1586s] addCustomLine AAA 773.300 1087.400 773.300 1118.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][16], Center Move (755.300,1092.600)->(738.900,1108.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 739.700 1077.000 739.700 1108.200
[04/11 10:10:21   1586s] addCustomLine AAA 739.700 1077.000 770.900 1077.000
[04/11 10:10:21   1586s] addCustomLine AAA 739.700 1108.200 770.900 1108.200
[04/11 10:10:21   1586s] addCustomLine AAA 770.900 1077.000 770.900 1108.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][25], Center Move (768.500,1142.000)->(755.500,1157.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 752.900 1126.400 752.900 1157.600
[04/11 10:10:21   1586s] addCustomLine AAA 752.900 1126.400 784.100 1126.400
[04/11 10:10:21   1586s] addCustomLine AAA 752.900 1157.600 784.100 1157.600
[04/11 10:10:21   1586s] addCustomLine AAA 784.100 1126.400 784.100 1157.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][15], Center Move (762.700,1084.800)->(764.500,1103.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 747.100 1069.200 747.100 1100.400
[04/11 10:10:21   1586s] addCustomLine AAA 747.100 1069.200 778.300 1069.200
[04/11 10:10:21   1586s] addCustomLine AAA 747.100 1100.400 778.300 1100.400
[04/11 10:10:21   1586s] addCustomLine AAA 778.300 1069.200 778.300 1100.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][22], Center Move (768.500,1155.000)->(768.500,1170.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 752.900 1139.400 752.900 1170.600
[04/11 10:10:21   1586s] addCustomLine AAA 752.900 1139.400 784.100 1139.400
[04/11 10:10:21   1586s] addCustomLine AAA 752.900 1170.600 784.100 1170.600
[04/11 10:10:21   1586s] addCustomLine AAA 784.100 1139.400 784.100 1170.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][23], Center Move (768.500,1149.800)->(755.500,1168.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 752.900 1134.200 752.900 1165.400
[04/11 10:10:21   1586s] addCustomLine AAA 752.900 1134.200 784.100 1134.200
[04/11 10:10:21   1586s] addCustomLine AAA 752.900 1165.400 784.100 1165.400
[04/11 10:10:21   1586s] addCustomLine AAA 784.100 1134.200 784.100 1165.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][20], Center Move (827.300,1168.000)->(811.300,1170.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 811.700 1152.400 811.700 1183.600
[04/11 10:10:21   1586s] addCustomLine AAA 811.700 1152.400 842.900 1152.400
[04/11 10:10:21   1586s] addCustomLine AAA 811.700 1183.600 842.900 1183.600
[04/11 10:10:21   1586s] addCustomLine AAA 842.900 1152.400 842.900 1183.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][24], Center Move (858.500,1118.600)->(853.500,1139.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 842.900 1103.000 842.900 1134.200
[04/11 10:10:21   1586s] addCustomLine AAA 842.900 1103.000 874.100 1103.000
[04/11 10:10:21   1586s] addCustomLine AAA 842.900 1134.200 874.100 1134.200
[04/11 10:10:21   1586s] addCustomLine AAA 874.100 1103.000 874.100 1134.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/exc_ctrl_cs_reg[1], Center Move (873.300,986.000)->(868.500,967.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 857.700 970.400 857.700 1001.600
[04/11 10:10:21   1586s] addCustomLine AAA 857.700 970.400 888.900 970.400
[04/11 10:10:21   1586s] addCustomLine AAA 857.700 1001.600 888.900 1001.600
[04/11 10:10:21   1586s] addCustomLine AAA 888.900 970.400 888.900 1001.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[2], Center Move (923.700,993.800)->(909.700,978.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 908.100 978.200 908.100 1009.400
[04/11 10:10:21   1586s] addCustomLine AAA 908.100 978.200 939.300 978.200
[04/11 10:10:21   1586s] addCustomLine AAA 908.100 1009.400 939.300 1009.400
[04/11 10:10:21   1586s] addCustomLine AAA 939.300 978.200 939.300 1009.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[4], Center Move (915.700,993.800)->(911.500,975.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 900.100 978.200 900.100 1009.400
[04/11 10:10:21   1586s] addCustomLine AAA 900.100 978.200 931.300 978.200
[04/11 10:10:21   1586s] addCustomLine AAA 900.100 1009.400 931.300 1009.400
[04/11 10:10:21   1586s] addCustomLine AAA 931.300 978.200 931.300 1009.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][13], Center Move (678.100,1004.200)->(661.300,1012.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 662.500 988.600 662.500 1019.800
[04/11 10:10:21   1586s] addCustomLine AAA 662.500 988.600 693.700 988.600
[04/11 10:10:21   1586s] addCustomLine AAA 662.500 1019.800 693.700 1019.800
[04/11 10:10:21   1586s] addCustomLine AAA 693.700 988.600 693.700 1019.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][14], Center Move (692.700,1048.400)->(673.500,1058.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 677.100 1032.800 677.100 1064.000
[04/11 10:10:21   1586s] addCustomLine AAA 677.100 1032.800 708.300 1032.800
[04/11 10:10:21   1586s] addCustomLine AAA 677.100 1064.000 708.300 1064.000
[04/11 10:10:21   1586s] addCustomLine AAA 708.300 1032.800 708.300 1064.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][19], Center Move (703.500,1134.200)->(683.700,1134.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 687.900 1118.600 687.900 1149.800
[04/11 10:10:21   1586s] addCustomLine AAA 687.900 1118.600 719.100 1118.600
[04/11 10:10:21   1586s] addCustomLine AAA 687.900 1149.800 719.100 1149.800
[04/11 10:10:21   1586s] addCustomLine AAA 719.100 1118.600 719.100 1149.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][23], Center Move (703.500,1147.200)->(686.300,1155.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 687.900 1131.600 687.900 1162.800
[04/11 10:10:21   1586s] addCustomLine AAA 687.900 1131.600 719.100 1131.600
[04/11 10:10:21   1586s] addCustomLine AAA 687.900 1162.800 719.100 1162.800
[04/11 10:10:21   1586s] addCustomLine AAA 719.100 1131.600 719.100 1162.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][27], Center Move (609.700,1162.800)->(591.900,1165.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 594.100 1147.200 594.100 1178.400
[04/11 10:10:21   1586s] addCustomLine AAA 594.100 1147.200 625.300 1147.200
[04/11 10:10:21   1586s] addCustomLine AAA 594.100 1178.400 625.300 1178.400
[04/11 10:10:21   1586s] addCustomLine AAA 625.300 1147.200 625.300 1178.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][28], Center Move (703.500,1129.000)->(687.500,1139.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 687.900 1113.400 687.900 1144.600
[04/11 10:10:21   1586s] addCustomLine AAA 687.900 1113.400 719.100 1113.400
[04/11 10:10:21   1586s] addCustomLine AAA 687.900 1144.600 719.100 1144.600
[04/11 10:10:21   1586s] addCustomLine AAA 719.100 1113.400 719.100 1144.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][5], Center Move (681.100,1045.800)->(664.500,1032.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 665.500 1030.200 665.500 1061.400
[04/11 10:10:21   1586s] addCustomLine AAA 665.500 1030.200 696.700 1030.200
[04/11 10:10:21   1586s] addCustomLine AAA 665.500 1061.400 696.700 1061.400
[04/11 10:10:21   1586s] addCustomLine AAA 696.700 1030.200 696.700 1061.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][17], Center Move (683.100,1058.800)->(664.700,1056.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 667.500 1043.200 667.500 1074.400
[04/11 10:10:21   1586s] addCustomLine AAA 667.500 1043.200 698.700 1043.200
[04/11 10:10:21   1586s] addCustomLine AAA 667.500 1074.400 698.700 1074.400
[04/11 10:10:21   1586s] addCustomLine AAA 698.700 1043.200 698.700 1074.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][28], Center Move (684.300,1131.600)->(666.300,1142.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 668.700 1116.000 668.700 1147.200
[04/11 10:10:21   1586s] addCustomLine AAA 668.700 1116.000 699.900 1116.000
[04/11 10:10:21   1586s] addCustomLine AAA 668.700 1147.200 699.900 1147.200
[04/11 10:10:21   1586s] addCustomLine AAA 699.900 1116.000 699.900 1147.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][0], Center Move (685.500,1118.600)->(668.500,1126.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 669.900 1103.000 669.900 1134.200
[04/11 10:10:21   1586s] addCustomLine AAA 669.900 1103.000 701.100 1103.000
[04/11 10:10:21   1586s] addCustomLine AAA 669.900 1134.200 701.100 1134.200
[04/11 10:10:21   1586s] addCustomLine AAA 701.100 1103.000 701.100 1134.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][17], Center Move (691.900,1056.200)->(674.500,1056.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 676.300 1040.600 676.300 1071.800
[04/11 10:10:21   1586s] addCustomLine AAA 676.300 1040.600 707.500 1040.600
[04/11 10:10:21   1586s] addCustomLine AAA 676.300 1071.800 707.500 1071.800
[04/11 10:10:21   1586s] addCustomLine AAA 707.500 1040.600 707.500 1071.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][24], Center Move (681.700,1064.000)->(666.100,1061.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 666.100 1048.400 666.100 1079.600
[04/11 10:10:21   1586s] addCustomLine AAA 666.100 1048.400 697.300 1048.400
[04/11 10:10:21   1586s] addCustomLine AAA 666.100 1079.600 697.300 1079.600
[04/11 10:10:21   1586s] addCustomLine AAA 697.300 1048.400 697.300 1079.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][0], Center Move (673.300,1110.800)->(657.700,1118.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 657.700 1095.200 657.700 1126.400
[04/11 10:10:21   1586s] addCustomLine AAA 657.700 1095.200 688.900 1095.200
[04/11 10:10:21   1586s] addCustomLine AAA 657.700 1126.400 688.900 1126.400
[04/11 10:10:21   1586s] addCustomLine AAA 688.900 1095.200 688.900 1126.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][2], Center Move (635.500,1009.400)->(618.500,1004.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 619.900 993.800 619.900 1025.000
[04/11 10:10:21   1586s] addCustomLine AAA 619.900 993.800 651.100 993.800
[04/11 10:10:21   1586s] addCustomLine AAA 619.900 1025.000 651.100 1025.000
[04/11 10:10:21   1586s] addCustomLine AAA 651.100 993.800 651.100 1025.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][7], Center Move (677.300,1126.400)->(660.700,1134.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 661.700 1110.800 661.700 1142.000
[04/11 10:10:21   1586s] addCustomLine AAA 661.700 1110.800 692.900 1110.800
[04/11 10:10:21   1586s] addCustomLine AAA 661.700 1142.000 692.900 1142.000
[04/11 10:10:21   1586s] addCustomLine AAA 692.900 1110.800 692.900 1142.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][14], Center Move (666.100,1066.600)->(648.900,1064.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 650.500 1051.000 650.500 1082.200
[04/11 10:10:21   1586s] addCustomLine AAA 650.500 1051.000 681.700 1051.000
[04/11 10:10:21   1586s] addCustomLine AAA 650.500 1082.200 681.700 1082.200
[04/11 10:10:21   1586s] addCustomLine AAA 681.700 1051.000 681.700 1082.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][19], Center Move (673.300,1126.400)->(655.900,1134.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 657.700 1110.800 657.700 1142.000
[04/11 10:10:21   1586s] addCustomLine AAA 657.700 1110.800 688.900 1110.800
[04/11 10:10:21   1586s] addCustomLine AAA 657.700 1142.000 688.900 1142.000
[04/11 10:10:21   1586s] addCustomLine AAA 688.900 1110.800 688.900 1142.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][23], Center Move (673.300,1162.800)->(656.900,1170.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 657.700 1147.200 657.700 1178.400
[04/11 10:10:21   1586s] addCustomLine AAA 657.700 1147.200 688.900 1147.200
[04/11 10:10:21   1586s] addCustomLine AAA 657.700 1178.400 688.900 1178.400
[04/11 10:10:21   1586s] addCustomLine AAA 688.900 1147.200 688.900 1178.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][5], Center Move (690.500,1043.200)->(674.500,1040.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 674.900 1027.600 674.900 1058.800
[04/11 10:10:21   1586s] addCustomLine AAA 674.900 1027.600 706.100 1027.600
[04/11 10:10:21   1586s] addCustomLine AAA 674.900 1058.800 706.100 1058.800
[04/11 10:10:21   1586s] addCustomLine AAA 706.100 1027.600 706.100 1058.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][7], Center Move (693.500,1121.200)->(673.900,1126.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 677.900 1105.600 677.900 1136.800
[04/11 10:10:21   1586s] addCustomLine AAA 677.900 1105.600 709.100 1105.600
[04/11 10:10:21   1586s] addCustomLine AAA 677.900 1136.800 709.100 1136.800
[04/11 10:10:21   1586s] addCustomLine AAA 709.100 1105.600 709.100 1136.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][14], Center Move (691.900,1053.600)->(665.300,1043.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 676.300 1038.000 676.300 1069.200
[04/11 10:10:21   1586s] addCustomLine AAA 676.300 1038.000 707.500 1038.000
[04/11 10:10:21   1586s] addCustomLine AAA 676.300 1069.200 707.500 1069.200
[04/11 10:10:21   1586s] addCustomLine AAA 707.500 1038.000 707.500 1069.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][21], Center Move (693.500,1142.000)->(678.700,1157.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 677.900 1126.400 677.900 1157.600
[04/11 10:10:21   1586s] addCustomLine AAA 677.900 1126.400 709.100 1126.400
[04/11 10:10:21   1586s] addCustomLine AAA 677.900 1157.600 709.100 1157.600
[04/11 10:10:21   1586s] addCustomLine AAA 709.100 1126.400 709.100 1157.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][22], Center Move (703.500,1144.600)->(686.300,1160.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 687.900 1129.000 687.900 1160.200
[04/11 10:10:21   1586s] addCustomLine AAA 687.900 1129.000 719.100 1129.000
[04/11 10:10:21   1586s] addCustomLine AAA 687.900 1160.200 719.100 1160.200
[04/11 10:10:21   1586s] addCustomLine AAA 719.100 1129.000 719.100 1160.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][28], Center Move (693.500,1123.800)->(676.900,1131.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 677.900 1108.200 677.900 1139.400
[04/11 10:10:21   1586s] addCustomLine AAA 677.900 1108.200 709.100 1108.200
[04/11 10:10:21   1586s] addCustomLine AAA 677.900 1139.400 709.100 1139.400
[04/11 10:10:21   1586s] addCustomLine AAA 709.100 1108.200 709.100 1139.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][0], Center Move (680.700,1118.600)->(664.500,1126.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 665.100 1103.000 665.100 1134.200
[04/11 10:10:21   1586s] addCustomLine AAA 665.100 1103.000 696.300 1103.000
[04/11 10:10:21   1586s] addCustomLine AAA 665.100 1134.200 696.300 1134.200
[04/11 10:10:21   1586s] addCustomLine AAA 696.300 1103.000 696.300 1134.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][7], Center Move (658.900,1116.000)->(643.300,1116.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 643.300 1100.400 643.300 1131.600
[04/11 10:10:21   1586s] addCustomLine AAA 643.300 1100.400 674.500 1100.400
[04/11 10:10:21   1586s] addCustomLine AAA 643.300 1131.600 674.500 1131.600
[04/11 10:10:21   1586s] addCustomLine AAA 674.500 1100.400 674.500 1131.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][18], Center Move (680.700,1082.200)->(673.300,1066.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 665.100 1066.600 665.100 1097.800
[04/11 10:10:21   1586s] addCustomLine AAA 665.100 1066.600 696.300 1066.600
[04/11 10:10:21   1586s] addCustomLine AAA 665.100 1097.800 696.300 1097.800
[04/11 10:10:21   1586s] addCustomLine AAA 696.300 1066.600 696.300 1097.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][21], Center Move (681.500,1165.400)->(673.300,1181.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 665.900 1149.800 665.900 1181.000
[04/11 10:10:21   1586s] addCustomLine AAA 665.900 1149.800 697.100 1149.800
[04/11 10:10:21   1586s] addCustomLine AAA 665.900 1181.000 697.100 1181.000
[04/11 10:10:21   1586s] addCustomLine AAA 697.100 1149.800 697.100 1181.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][28], Center Move (689.500,1123.800)->(668.500,1131.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 673.900 1108.200 673.900 1139.400
[04/11 10:10:21   1586s] addCustomLine AAA 673.900 1108.200 705.100 1108.200
[04/11 10:10:21   1586s] addCustomLine AAA 673.900 1139.400 705.100 1139.400
[04/11 10:10:21   1586s] addCustomLine AAA 705.100 1108.200 705.100 1139.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][15], Center Move (551.300,1207.000)->(537.300,1222.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 535.700 1191.400 535.700 1222.600
[04/11 10:10:21   1586s] addCustomLine AAA 535.700 1191.400 566.900 1191.400
[04/11 10:10:21   1586s] addCustomLine AAA 535.700 1222.600 566.900 1222.600
[04/11 10:10:21   1586s] addCustomLine AAA 566.900 1191.400 566.900 1222.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][16], Center Move (558.900,1220.000)->(543.500,1235.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 543.300 1204.400 543.300 1235.600
[04/11 10:10:21   1586s] addCustomLine AAA 543.300 1204.400 574.500 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 543.300 1235.600 574.500 1235.600
[04/11 10:10:21   1586s] addCustomLine AAA 574.500 1204.400 574.500 1235.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][22], Center Move (537.700,1220.000)->(523.300,1235.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 522.100 1204.400 522.100 1235.600
[04/11 10:10:21   1586s] addCustomLine AAA 522.100 1204.400 553.300 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 522.100 1235.600 553.300 1235.600
[04/11 10:10:21   1586s] addCustomLine AAA 553.300 1204.400 553.300 1235.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][25], Center Move (523.300,1207.000)->(512.100,1222.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 507.700 1191.400 507.700 1222.600
[04/11 10:10:21   1586s] addCustomLine AAA 507.700 1191.400 538.900 1191.400
[04/11 10:10:21   1586s] addCustomLine AAA 507.700 1222.600 538.900 1222.600
[04/11 10:10:21   1586s] addCustomLine AAA 538.900 1191.400 538.900 1222.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][26], Center Move (564.500,1225.200)->(548.300,1233.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 548.900 1209.600 548.900 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 548.900 1209.600 580.100 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 548.900 1240.800 580.100 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 580.100 1209.600 580.100 1240.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][27], Center Move (574.700,1227.800)->(563.100,1243.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 559.100 1212.200 559.100 1243.400
[04/11 10:10:21   1586s] addCustomLine AAA 559.100 1212.200 590.300 1212.200
[04/11 10:10:21   1586s] addCustomLine AAA 559.100 1243.400 590.300 1243.400
[04/11 10:10:21   1586s] addCustomLine AAA 590.300 1212.200 590.300 1243.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][28], Center Move (574.100,1225.200)->(560.300,1240.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 558.500 1209.600 558.500 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 558.500 1209.600 589.700 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 558.500 1240.800 589.700 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 589.700 1209.600 589.700 1240.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][29], Center Move (542.300,1220.000)->(527.300,1235.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 526.700 1204.400 526.700 1235.600
[04/11 10:10:21   1586s] addCustomLine AAA 526.700 1204.400 557.900 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 526.700 1235.600 557.900 1235.600
[04/11 10:10:21   1586s] addCustomLine AAA 557.900 1204.400 557.900 1235.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][31], Center Move (568.500,1225.200)->(556.300,1240.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 552.900 1209.600 552.900 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 552.900 1209.600 584.100 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 552.900 1240.800 584.100 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 584.100 1209.600 584.100 1240.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][12], Center Move (532.100,1188.800)->(515.700,1194.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 516.500 1173.200 516.500 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 516.500 1173.200 547.700 1173.200
[04/11 10:10:21   1586s] addCustomLine AAA 516.500 1204.400 547.700 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 547.700 1173.200 547.700 1204.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][16], Center Move (554.500,1212.200)->(543.500,1230.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 538.900 1196.600 538.900 1227.800
[04/11 10:10:21   1586s] addCustomLine AAA 538.900 1196.600 570.100 1196.600
[04/11 10:10:21   1586s] addCustomLine AAA 538.900 1227.800 570.100 1227.800
[04/11 10:10:21   1586s] addCustomLine AAA 570.100 1196.600 570.100 1227.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][28], Center Move (582.100,1222.600)->(559.900,1235.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 566.500 1207.000 566.500 1238.200
[04/11 10:10:21   1586s] addCustomLine AAA 566.500 1207.000 597.700 1207.000
[04/11 10:10:21   1586s] addCustomLine AAA 566.500 1238.200 597.700 1238.200
[04/11 10:10:21   1586s] addCustomLine AAA 597.700 1207.000 597.700 1238.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][29], Center Move (543.300,1214.800)->(526.100,1225.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 527.700 1199.200 527.700 1230.400
[04/11 10:10:21   1586s] addCustomLine AAA 527.700 1199.200 558.900 1199.200
[04/11 10:10:21   1586s] addCustomLine AAA 527.700 1230.400 558.900 1230.400
[04/11 10:10:21   1586s] addCustomLine AAA 558.900 1199.200 558.900 1230.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][31], Center Move (577.700,1222.600)->(564.300,1240.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 562.100 1207.000 562.100 1238.200
[04/11 10:10:21   1586s] addCustomLine AAA 562.100 1207.000 593.300 1207.000
[04/11 10:10:21   1586s] addCustomLine AAA 562.100 1238.200 593.300 1238.200
[04/11 10:10:21   1586s] addCustomLine AAA 593.300 1207.000 593.300 1238.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][9], Center Move (515.100,1207.000)->(504.300,1225.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 499.500 1191.400 499.500 1222.600
[04/11 10:10:21   1586s] addCustomLine AAA 499.500 1191.400 530.700 1191.400
[04/11 10:10:21   1586s] addCustomLine AAA 499.500 1222.600 530.700 1222.600
[04/11 10:10:21   1586s] addCustomLine AAA 530.700 1191.400 530.700 1222.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][12], Center Move (526.300,1212.200)->(512.700,1227.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 510.700 1196.600 510.700 1227.800
[04/11 10:10:21   1586s] addCustomLine AAA 510.700 1196.600 541.900 1196.600
[04/11 10:10:21   1586s] addCustomLine AAA 510.700 1227.800 541.900 1227.800
[04/11 10:10:21   1586s] addCustomLine AAA 541.900 1196.600 541.900 1227.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][15], Center Move (548.300,1220.000)->(532.500,1235.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 532.700 1204.400 532.700 1235.600
[04/11 10:10:21   1586s] addCustomLine AAA 532.700 1204.400 563.900 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 532.700 1235.600 563.900 1235.600
[04/11 10:10:21   1586s] addCustomLine AAA 563.900 1204.400 563.900 1235.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][16], Center Move (556.500,1225.200)->(541.100,1243.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 540.900 1209.600 540.900 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 540.900 1209.600 572.100 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 540.900 1240.800 572.100 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 572.100 1209.600 572.100 1240.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][27], Center Move (589.100,1220.000)->(573.500,1233.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 573.500 1204.400 573.500 1235.600
[04/11 10:10:21   1586s] addCustomLine AAA 573.500 1204.400 604.700 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 573.500 1235.600 604.700 1235.600
[04/11 10:10:21   1586s] addCustomLine AAA 604.700 1204.400 604.700 1235.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][29], Center Move (553.500,1222.600)->(537.900,1238.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 537.900 1207.000 537.900 1238.200
[04/11 10:10:21   1586s] addCustomLine AAA 537.900 1207.000 569.100 1207.000
[04/11 10:10:21   1586s] addCustomLine AAA 537.900 1238.200 569.100 1238.200
[04/11 10:10:21   1586s] addCustomLine AAA 569.100 1207.000 569.100 1238.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][15], Center Move (552.300,1220.000)->(536.500,1235.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 536.700 1204.400 536.700 1235.600
[04/11 10:10:21   1586s] addCustomLine AAA 536.700 1204.400 567.900 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 536.700 1235.600 567.900 1235.600
[04/11 10:10:21   1586s] addCustomLine AAA 567.900 1204.400 567.900 1235.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][21], Center Move (562.700,1214.800)->(548.300,1230.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 547.100 1199.200 547.100 1230.400
[04/11 10:10:21   1586s] addCustomLine AAA 547.100 1199.200 578.300 1199.200
[04/11 10:10:21   1586s] addCustomLine AAA 547.100 1230.400 578.300 1230.400
[04/11 10:10:21   1586s] addCustomLine AAA 578.300 1199.200 578.300 1230.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][22], Center Move (539.500,1212.200)->(523.700,1227.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 523.900 1196.600 523.900 1227.800
[04/11 10:10:21   1586s] addCustomLine AAA 523.900 1196.600 555.100 1196.600
[04/11 10:10:21   1586s] addCustomLine AAA 523.900 1227.800 555.100 1227.800
[04/11 10:10:21   1586s] addCustomLine AAA 555.100 1196.600 555.100 1227.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][26], Center Move (573.300,1212.200)->(559.900,1227.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 557.700 1196.600 557.700 1227.800
[04/11 10:10:21   1586s] addCustomLine AAA 557.700 1196.600 588.900 1196.600
[04/11 10:10:21   1586s] addCustomLine AAA 557.700 1227.800 588.900 1227.800
[04/11 10:10:21   1586s] addCustomLine AAA 588.900 1196.600 588.900 1227.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][28], Center Move (582.900,1212.200)->(567.300,1225.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 567.300 1196.600 567.300 1227.800
[04/11 10:10:21   1586s] addCustomLine AAA 567.300 1196.600 598.500 1196.600
[04/11 10:10:21   1586s] addCustomLine AAA 567.300 1227.800 598.500 1227.800
[04/11 10:10:21   1586s] addCustomLine AAA 598.500 1196.600 598.500 1227.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][29], Center Move (550.500,1212.200)->(536.300,1230.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 534.900 1196.600 534.900 1227.800
[04/11 10:10:21   1586s] addCustomLine AAA 534.900 1196.600 566.100 1196.600
[04/11 10:10:21   1586s] addCustomLine AAA 534.900 1227.800 566.100 1227.800
[04/11 10:10:21   1586s] addCustomLine AAA 566.100 1196.600 566.100 1227.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][16], Center Move (559.700,1194.000)->(552.300,1209.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 544.100 1178.400 544.100 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 544.100 1178.400 575.300 1178.400
[04/11 10:10:21   1586s] addCustomLine AAA 544.100 1209.600 575.300 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 575.300 1178.400 575.300 1209.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][21], Center Move (563.500,1209.600)->(553.900,1225.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 547.900 1194.000 547.900 1225.200
[04/11 10:10:21   1586s] addCustomLine AAA 547.900 1194.000 579.100 1194.000
[04/11 10:10:21   1586s] addCustomLine AAA 547.900 1225.200 579.100 1225.200
[04/11 10:10:21   1586s] addCustomLine AAA 579.100 1194.000 579.100 1225.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][25], Center Move (523.300,1188.800)->(504.900,1188.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 507.700 1173.200 507.700 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 507.700 1173.200 538.900 1173.200
[04/11 10:10:21   1586s] addCustomLine AAA 507.700 1204.400 538.900 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 538.900 1173.200 538.900 1204.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][26], Center Move (567.900,1209.600)->(550.300,1222.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 552.300 1194.000 552.300 1225.200
[04/11 10:10:21   1586s] addCustomLine AAA 552.300 1194.000 583.500 1194.000
[04/11 10:10:21   1586s] addCustomLine AAA 552.300 1225.200 583.500 1225.200
[04/11 10:10:21   1586s] addCustomLine AAA 583.500 1194.000 583.500 1225.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][28], Center Move (573.300,1209.600)->(558.700,1225.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 557.700 1194.000 557.700 1225.200
[04/11 10:10:21   1586s] addCustomLine AAA 557.700 1194.000 588.900 1194.000
[04/11 10:10:21   1586s] addCustomLine AAA 557.700 1225.200 588.900 1225.200
[04/11 10:10:21   1586s] addCustomLine AAA 588.900 1194.000 588.900 1225.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][29], Center Move (541.300,1207.000)->(523.300,1220.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 525.700 1191.400 525.700 1222.600
[04/11 10:10:21   1586s] addCustomLine AAA 525.700 1191.400 556.900 1191.400
[04/11 10:10:21   1586s] addCustomLine AAA 525.700 1222.600 556.900 1222.600
[04/11 10:10:21   1586s] addCustomLine AAA 556.900 1191.400 556.900 1222.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][9], Center Move (509.700,1194.000)->(493.500,1186.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 494.100 1178.400 494.100 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 494.100 1178.400 525.300 1178.400
[04/11 10:10:21   1586s] addCustomLine AAA 494.100 1209.600 525.300 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 525.300 1178.400 525.300 1209.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][22], Center Move (534.700,1204.400)->(518.500,1217.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 519.100 1188.800 519.100 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 519.100 1188.800 550.300 1188.800
[04/11 10:10:21   1586s] addCustomLine AAA 519.100 1220.000 550.300 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 550.300 1188.800 550.300 1220.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][25], Center Move (527.700,1194.000)->(511.700,1194.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 512.100 1178.400 512.100 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 512.100 1178.400 543.300 1178.400
[04/11 10:10:21   1586s] addCustomLine AAA 512.100 1209.600 543.300 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 543.300 1178.400 543.300 1209.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][26], Center Move (567.500,1204.400)->(552.700,1220.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 551.900 1188.800 551.900 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 551.900 1188.800 583.100 1188.800
[04/11 10:10:21   1586s] addCustomLine AAA 551.900 1220.000 583.100 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 583.100 1188.800 583.100 1220.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][29], Center Move (548.300,1209.600)->(532.500,1225.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 532.700 1194.000 532.700 1225.200
[04/11 10:10:21   1586s] addCustomLine AAA 532.700 1194.000 563.900 1194.000
[04/11 10:10:21   1586s] addCustomLine AAA 532.700 1225.200 563.900 1225.200
[04/11 10:10:21   1586s] addCustomLine AAA 563.900 1194.000 563.900 1225.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][31], Center Move (585.100,1204.400)->(568.500,1217.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 569.500 1188.800 569.500 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 569.500 1188.800 600.700 1188.800
[04/11 10:10:21   1586s] addCustomLine AAA 569.500 1220.000 600.700 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 600.700 1188.800 600.700 1220.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][6], Center Move (676.100,1056.200)->(639.500,1066.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 660.500 1040.600 660.500 1071.800
[04/11 10:10:21   1586s] addCustomLine AAA 660.500 1040.600 691.700 1040.600
[04/11 10:10:21   1586s] addCustomLine AAA 660.500 1071.800 691.700 1071.800
[04/11 10:10:21   1586s] addCustomLine AAA 691.700 1040.600 691.700 1071.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][10], Center Move (675.500,1051.000)->(643.500,1066.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 659.900 1035.400 659.900 1066.600
[04/11 10:10:21   1586s] addCustomLine AAA 659.900 1035.400 691.100 1035.400
[04/11 10:10:21   1586s] addCustomLine AAA 659.900 1066.600 691.100 1066.600
[04/11 10:10:21   1586s] addCustomLine AAA 691.100 1035.400 691.100 1066.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][14], Center Move (643.500,1079.600)->(626.500,1082.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 627.900 1064.000 627.900 1095.200
[04/11 10:10:21   1586s] addCustomLine AAA 627.900 1064.000 659.100 1064.000
[04/11 10:10:21   1586s] addCustomLine AAA 627.900 1095.200 659.100 1095.200
[04/11 10:10:21   1586s] addCustomLine AAA 659.100 1064.000 659.100 1095.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][22], Center Move (611.100,1170.600)->(593.500,1178.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 595.500 1155.000 595.500 1186.200
[04/11 10:10:21   1586s] addCustomLine AAA 595.500 1155.000 626.700 1155.000
[04/11 10:10:21   1586s] addCustomLine AAA 595.500 1186.200 626.700 1186.200
[04/11 10:10:21   1586s] addCustomLine AAA 626.700 1155.000 626.700 1186.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][24], Center Move (590.300,1082.200)->(568.500,1077.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 574.700 1066.600 574.700 1097.800
[04/11 10:10:21   1586s] addCustomLine AAA 574.700 1066.600 605.900 1066.600
[04/11 10:10:21   1586s] addCustomLine AAA 574.700 1097.800 605.900 1097.800
[04/11 10:10:21   1586s] addCustomLine AAA 605.900 1066.600 605.900 1097.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][26], Center Move (610.500,1165.400)->(593.500,1175.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 594.900 1149.800 594.900 1181.000
[04/11 10:10:21   1586s] addCustomLine AAA 594.900 1149.800 626.100 1149.800
[04/11 10:10:21   1586s] addCustomLine AAA 594.900 1181.000 626.100 1181.000
[04/11 10:10:21   1586s] addCustomLine AAA 626.100 1149.800 626.100 1181.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][29], Center Move (634.300,1165.400)->(618.500,1170.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 618.700 1149.800 618.700 1181.000
[04/11 10:10:21   1586s] addCustomLine AAA 618.700 1149.800 649.900 1149.800
[04/11 10:10:21   1586s] addCustomLine AAA 618.700 1181.000 649.900 1181.000
[04/11 10:10:21   1586s] addCustomLine AAA 649.900 1149.800 649.900 1181.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][0], Center Move (635.100,1191.400)->(617.700,1204.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 619.500 1175.800 619.500 1207.000
[04/11 10:10:21   1586s] addCustomLine AAA 619.500 1175.800 650.700 1175.800
[04/11 10:10:21   1586s] addCustomLine AAA 619.500 1207.000 650.700 1207.000
[04/11 10:10:21   1586s] addCustomLine AAA 650.700 1175.800 650.700 1207.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][9], Center Move (641.500,1191.400)->(625.300,1204.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 625.900 1175.800 625.900 1207.000
[04/11 10:10:21   1586s] addCustomLine AAA 625.900 1175.800 657.100 1175.800
[04/11 10:10:21   1586s] addCustomLine AAA 625.900 1207.000 657.100 1207.000
[04/11 10:10:21   1586s] addCustomLine AAA 657.100 1175.800 657.100 1207.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][16], Center Move (648.300,1188.800)->(634.700,1204.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 632.700 1173.200 632.700 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 632.700 1173.200 663.900 1173.200
[04/11 10:10:21   1586s] addCustomLine AAA 632.700 1204.400 663.900 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 663.900 1173.200 663.900 1204.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][22], Center Move (592.700,1204.400)->(575.300,1225.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 577.100 1188.800 577.100 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 577.100 1188.800 608.300 1188.800
[04/11 10:10:21   1586s] addCustomLine AAA 577.100 1220.000 608.300 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 608.300 1188.800 608.300 1220.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][23], Center Move (654.900,1194.000)->(641.900,1209.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 639.300 1178.400 639.300 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 639.300 1178.400 670.500 1178.400
[04/11 10:10:21   1586s] addCustomLine AAA 639.300 1209.600 670.500 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 670.500 1178.400 670.500 1209.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][24], Center Move (586.300,1082.200)->(568.500,1074.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 570.700 1066.600 570.700 1097.800
[04/11 10:10:21   1586s] addCustomLine AAA 570.700 1066.600 601.900 1066.600
[04/11 10:10:21   1586s] addCustomLine AAA 570.700 1097.800 601.900 1097.800
[04/11 10:10:21   1586s] addCustomLine AAA 601.900 1066.600 601.900 1097.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][26], Center Move (616.900,1209.600)->(593.500,1217.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 601.300 1194.000 601.300 1225.200
[04/11 10:10:21   1586s] addCustomLine AAA 601.300 1194.000 632.500 1194.000
[04/11 10:10:21   1586s] addCustomLine AAA 601.300 1225.200 632.500 1225.200
[04/11 10:10:21   1586s] addCustomLine AAA 632.500 1194.000 632.500 1225.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][29], Center Move (648.300,1194.000)->(632.500,1209.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 632.700 1178.400 632.700 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 632.700 1178.400 663.900 1178.400
[04/11 10:10:21   1586s] addCustomLine AAA 632.700 1209.600 663.900 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 663.900 1178.400 663.900 1209.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][31], Center Move (607.500,1204.400)->(593.500,1220.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 591.900 1188.800 591.900 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 591.900 1188.800 623.100 1188.800
[04/11 10:10:21   1586s] addCustomLine AAA 591.900 1220.000 623.100 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 623.100 1188.800 623.100 1220.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][6], Center Move (650.700,1069.200)->(633.500,1064.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 635.100 1053.600 635.100 1084.800
[04/11 10:10:21   1586s] addCustomLine AAA 635.100 1053.600 666.300 1053.600
[04/11 10:10:21   1586s] addCustomLine AAA 635.100 1084.800 666.300 1084.800
[04/11 10:10:21   1586s] addCustomLine AAA 666.300 1053.600 666.300 1084.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][8], Center Move (635.500,1082.200)->(614.500,1084.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 619.900 1066.600 619.900 1097.800
[04/11 10:10:21   1586s] addCustomLine AAA 619.900 1066.600 651.100 1066.600
[04/11 10:10:21   1586s] addCustomLine AAA 619.900 1097.800 651.100 1097.800
[04/11 10:10:21   1586s] addCustomLine AAA 651.100 1066.600 651.100 1097.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][14], Center Move (635.700,1079.600)->(614.100,1079.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 620.100 1064.000 620.100 1095.200
[04/11 10:10:21   1586s] addCustomLine AAA 620.100 1064.000 651.300 1064.000
[04/11 10:10:21   1586s] addCustomLine AAA 620.100 1095.200 651.300 1095.200
[04/11 10:10:21   1586s] addCustomLine AAA 651.300 1064.000 651.300 1095.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][16], Center Move (648.300,1212.200)->(636.100,1227.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 632.700 1196.600 632.700 1227.800
[04/11 10:10:21   1586s] addCustomLine AAA 632.700 1196.600 663.900 1196.600
[04/11 10:10:21   1586s] addCustomLine AAA 632.700 1227.800 663.900 1227.800
[04/11 10:10:21   1586s] addCustomLine AAA 663.900 1196.600 663.900 1227.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][21], Center Move (603.500,1204.400)->(585.300,1214.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 587.900 1188.800 587.900 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 587.900 1188.800 619.100 1188.800
[04/11 10:10:21   1586s] addCustomLine AAA 587.900 1220.000 619.100 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 619.100 1188.800 619.100 1220.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][29], Center Move (643.500,1204.400)->(626.500,1212.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 627.900 1188.800 627.900 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 627.900 1188.800 659.100 1188.800
[04/11 10:10:21   1586s] addCustomLine AAA 627.900 1220.000 659.100 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 659.100 1188.800 659.100 1220.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][31], Center Move (593.500,1212.200)->(583.100,1227.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 577.900 1196.600 577.900 1227.800
[04/11 10:10:21   1586s] addCustomLine AAA 577.900 1196.600 609.100 1196.600
[04/11 10:10:21   1586s] addCustomLine AAA 577.900 1227.800 609.100 1227.800
[04/11 10:10:21   1586s] addCustomLine AAA 609.100 1196.600 609.100 1227.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][23], Center Move (668.500,1191.400)->(652.500,1204.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 652.900 1175.800 652.900 1207.000
[04/11 10:10:21   1586s] addCustomLine AAA 652.900 1175.800 684.100 1175.800
[04/11 10:10:21   1586s] addCustomLine AAA 652.900 1207.000 684.100 1207.000
[04/11 10:10:21   1586s] addCustomLine AAA 684.100 1175.800 684.100 1207.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][25], Center Move (664.500,1181.000)->(648.300,1188.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 648.900 1165.400 648.900 1196.600
[04/11 10:10:21   1586s] addCustomLine AAA 648.900 1165.400 680.100 1165.400
[04/11 10:10:21   1586s] addCustomLine AAA 648.900 1196.600 680.100 1196.600
[04/11 10:10:21   1586s] addCustomLine AAA 680.100 1165.400 680.100 1196.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][26], Center Move (612.700,1209.600)->(603.500,1225.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 597.100 1194.000 597.100 1225.200
[04/11 10:10:21   1586s] addCustomLine AAA 597.100 1194.000 628.300 1194.000
[04/11 10:10:21   1586s] addCustomLine AAA 597.100 1225.200 628.300 1225.200
[04/11 10:10:21   1586s] addCustomLine AAA 628.300 1194.000 628.300 1225.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][31], Center Move (627.500,1194.000)->(614.500,1209.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 611.900 1178.400 611.900 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 611.900 1178.400 643.100 1178.400
[04/11 10:10:21   1586s] addCustomLine AAA 611.900 1209.600 643.100 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 643.100 1178.400 643.100 1209.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][4], Center Move (629.100,1058.800)->(593.500,1077.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 613.500 1043.200 613.500 1074.400
[04/11 10:10:21   1586s] addCustomLine AAA 613.500 1043.200 644.700 1043.200
[04/11 10:10:21   1586s] addCustomLine AAA 613.500 1074.400 644.700 1074.400
[04/11 10:10:21   1586s] addCustomLine AAA 644.700 1043.200 644.700 1074.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][5], Center Move (654.700,1069.200)->(637.500,1064.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 639.100 1053.600 639.100 1084.800
[04/11 10:10:21   1586s] addCustomLine AAA 639.100 1053.600 670.300 1053.600
[04/11 10:10:21   1586s] addCustomLine AAA 639.100 1084.800 670.300 1084.800
[04/11 10:10:21   1586s] addCustomLine AAA 670.300 1053.600 670.300 1084.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][11], Center Move (633.100,1064.000)->(618.500,1084.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 617.500 1048.400 617.500 1079.600
[04/11 10:10:21   1586s] addCustomLine AAA 617.500 1048.400 648.700 1048.400
[04/11 10:10:21   1586s] addCustomLine AAA 617.500 1079.600 648.700 1079.600
[04/11 10:10:21   1586s] addCustomLine AAA 648.700 1048.400 648.700 1079.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][12], Center Move (659.900,1126.400)->(641.900,1129.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 644.300 1110.800 644.300 1142.000
[04/11 10:10:21   1586s] addCustomLine AAA 644.300 1110.800 675.500 1110.800
[04/11 10:10:21   1586s] addCustomLine AAA 644.300 1142.000 675.500 1142.000
[04/11 10:10:21   1586s] addCustomLine AAA 675.500 1110.800 675.500 1142.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][18], Center Move (625.500,1079.600)->(603.500,1084.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 609.900 1064.000 609.900 1095.200
[04/11 10:10:21   1586s] addCustomLine AAA 609.900 1064.000 641.100 1064.000
[04/11 10:10:21   1586s] addCustomLine AAA 609.900 1095.200 641.100 1095.200
[04/11 10:10:21   1586s] addCustomLine AAA 641.100 1064.000 641.100 1095.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][19], Center Move (660.100,1129.000)->(643.500,1131.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 644.500 1113.400 644.500 1144.600
[04/11 10:10:21   1586s] addCustomLine AAA 644.500 1113.400 675.700 1113.400
[04/11 10:10:21   1586s] addCustomLine AAA 644.500 1144.600 675.700 1144.600
[04/11 10:10:21   1586s] addCustomLine AAA 675.700 1113.400 675.700 1144.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][20], Center Move (666.100,1139.400)->(650.300,1149.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 650.500 1123.800 650.500 1155.000
[04/11 10:10:21   1586s] addCustomLine AAA 650.500 1123.800 681.700 1123.800
[04/11 10:10:21   1586s] addCustomLine AAA 650.500 1155.000 681.700 1155.000
[04/11 10:10:21   1586s] addCustomLine AAA 681.700 1123.800 681.700 1155.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][21], Center Move (606.300,1230.400)->(615.100,1246.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 590.700 1214.800 590.700 1246.000
[04/11 10:10:21   1586s] addCustomLine AAA 590.700 1214.800 621.900 1214.800
[04/11 10:10:21   1586s] addCustomLine AAA 590.700 1246.000 621.900 1246.000
[04/11 10:10:21   1586s] addCustomLine AAA 621.900 1214.800 621.900 1246.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][24], Center Move (625.900,1082.200)->(610.300,1077.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 610.300 1066.600 610.300 1097.800
[04/11 10:10:21   1586s] addCustomLine AAA 610.300 1066.600 641.500 1066.600
[04/11 10:10:21   1586s] addCustomLine AAA 610.300 1097.800 641.500 1097.800
[04/11 10:10:21   1586s] addCustomLine AAA 641.500 1066.600 641.500 1097.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][26], Center Move (611.100,1214.800)->(593.500,1227.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 595.500 1199.200 595.500 1230.400
[04/11 10:10:21   1586s] addCustomLine AAA 595.500 1199.200 626.700 1199.200
[04/11 10:10:21   1586s] addCustomLine AAA 595.500 1230.400 626.700 1230.400
[04/11 10:10:21   1586s] addCustomLine AAA 626.700 1199.200 626.700 1230.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][27], Center Move (625.500,1209.600)->(612.900,1225.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 609.900 1194.000 609.900 1225.200
[04/11 10:10:21   1586s] addCustomLine AAA 609.900 1194.000 641.100 1194.000
[04/11 10:10:21   1586s] addCustomLine AAA 609.900 1225.200 641.100 1225.200
[04/11 10:10:21   1586s] addCustomLine AAA 641.100 1194.000 641.100 1225.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][29], Center Move (666.300,1194.000)->(649.700,1207.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 650.700 1178.400 650.700 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 650.700 1178.400 681.900 1178.400
[04/11 10:10:21   1586s] addCustomLine AAA 650.700 1209.600 681.900 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 681.900 1178.400 681.900 1209.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][17], Center Move (628.500,1074.400)->(608.300,1074.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 612.900 1058.800 612.900 1090.000
[04/11 10:10:21   1586s] addCustomLine AAA 612.900 1058.800 644.100 1058.800
[04/11 10:10:21   1586s] addCustomLine AAA 612.900 1090.000 644.100 1090.000
[04/11 10:10:21   1586s] addCustomLine AAA 644.100 1058.800 644.100 1090.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][21], Center Move (603.500,1217.400)->(587.100,1227.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 587.900 1201.800 587.900 1233.000
[04/11 10:10:21   1586s] addCustomLine AAA 587.900 1201.800 619.100 1201.800
[04/11 10:10:21   1586s] addCustomLine AAA 587.900 1233.000 619.100 1233.000
[04/11 10:10:21   1586s] addCustomLine AAA 619.100 1201.800 619.100 1233.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][23], Center Move (653.900,1209.600)->(656.500,1225.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 638.300 1194.000 638.300 1225.200
[04/11 10:10:21   1586s] addCustomLine AAA 638.300 1194.000 669.500 1194.000
[04/11 10:10:21   1586s] addCustomLine AAA 638.300 1225.200 669.500 1225.200
[04/11 10:10:21   1586s] addCustomLine AAA 669.500 1194.000 669.500 1225.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][24], Center Move (631.900,1077.000)->(613.900,1074.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 616.300 1061.400 616.300 1092.600
[04/11 10:10:21   1586s] addCustomLine AAA 616.300 1061.400 647.500 1061.400
[04/11 10:10:21   1586s] addCustomLine AAA 616.300 1092.600 647.500 1092.600
[04/11 10:10:21   1586s] addCustomLine AAA 647.500 1061.400 647.500 1092.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][27], Center Move (624.100,1220.000)->(612.300,1238.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 608.500 1204.400 608.500 1235.600
[04/11 10:10:21   1586s] addCustomLine AAA 608.500 1204.400 639.700 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 608.500 1235.600 639.700 1235.600
[04/11 10:10:21   1586s] addCustomLine AAA 639.700 1204.400 639.700 1235.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][29], Center Move (658.300,1191.400)->(641.900,1204.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 642.700 1175.800 642.700 1207.000
[04/11 10:10:21   1586s] addCustomLine AAA 642.700 1175.800 673.900 1175.800
[04/11 10:10:21   1586s] addCustomLine AAA 642.700 1207.000 673.900 1207.000
[04/11 10:10:21   1586s] addCustomLine AAA 673.900 1175.800 673.900 1207.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][18], Center Move (630.300,1084.800)->(610.500,1084.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 614.700 1069.200 614.700 1100.400
[04/11 10:10:21   1586s] addCustomLine AAA 614.700 1069.200 645.900 1069.200
[04/11 10:10:21   1586s] addCustomLine AAA 614.700 1100.400 645.900 1100.400
[04/11 10:10:21   1586s] addCustomLine AAA 645.900 1069.200 645.900 1100.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][20], Center Move (658.500,1147.200)->(649.100,1162.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 642.900 1131.600 642.900 1162.800
[04/11 10:10:21   1586s] addCustomLine AAA 642.900 1131.600 674.100 1131.600
[04/11 10:10:21   1586s] addCustomLine AAA 642.900 1162.800 674.100 1162.800
[04/11 10:10:21   1586s] addCustomLine AAA 674.100 1131.600 674.100 1162.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][21], Center Move (603.900,1227.800)->(603.500,1243.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 588.300 1212.200 588.300 1243.400
[04/11 10:10:21   1586s] addCustomLine AAA 588.300 1212.200 619.500 1212.200
[04/11 10:10:21   1586s] addCustomLine AAA 588.300 1243.400 619.500 1243.400
[04/11 10:10:21   1586s] addCustomLine AAA 619.500 1212.200 619.500 1243.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][23], Center Move (657.900,1207.000)->(641.100,1214.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 642.300 1191.400 642.300 1222.600
[04/11 10:10:21   1586s] addCustomLine AAA 642.300 1191.400 673.500 1191.400
[04/11 10:10:21   1586s] addCustomLine AAA 642.300 1222.600 673.500 1222.600
[04/11 10:10:21   1586s] addCustomLine AAA 673.500 1191.400 673.500 1222.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][24], Center Move (631.500,1082.200)->(615.500,1082.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 615.900 1066.600 615.900 1097.800
[04/11 10:10:21   1586s] addCustomLine AAA 615.900 1066.600 647.100 1066.600
[04/11 10:10:21   1586s] addCustomLine AAA 615.900 1097.800 647.100 1097.800
[04/11 10:10:21   1586s] addCustomLine AAA 647.100 1066.600 647.100 1097.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][25], Center Move (659.900,1160.200)->(642.700,1168.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 644.300 1144.600 644.300 1175.800
[04/11 10:10:21   1586s] addCustomLine AAA 644.300 1144.600 675.500 1144.600
[04/11 10:10:21   1586s] addCustomLine AAA 644.300 1175.800 675.500 1175.800
[04/11 10:10:21   1586s] addCustomLine AAA 675.500 1144.600 675.500 1175.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][28], Center Move (592.900,1225.200)->(576.100,1240.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 577.300 1209.600 577.300 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 577.300 1209.600 608.500 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 577.300 1240.800 608.500 1240.800
[04/11 10:10:21   1586s] addCustomLine AAA 608.500 1209.600 608.500 1240.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][30], Center Move (632.500,1092.600)->(615.100,1092.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 616.900 1077.000 616.900 1108.200
[04/11 10:10:21   1586s] addCustomLine AAA 616.900 1077.000 648.100 1077.000
[04/11 10:10:21   1586s] addCustomLine AAA 616.900 1108.200 648.100 1108.200
[04/11 10:10:21   1586s] addCustomLine AAA 648.100 1077.000 648.100 1108.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[0], Center Move (703.900,1022.400)->(687.500,1038.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 1006.800 688.300 1038.000
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 1006.800 719.500 1006.800
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 1038.000 719.500 1038.000
[04/11 10:10:21   1586s] addCustomLine AAA 719.500 1006.800 719.500 1038.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[1], Center Move (703.900,1017.200)->(690.700,1035.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 1001.600 688.300 1032.800
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 1001.600 719.500 1001.600
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 1032.800 719.500 1032.800
[04/11 10:10:21   1586s] addCustomLine AAA 719.500 1001.600 719.500 1032.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[2], Center Move (693.100,1022.400)->(686.900,1040.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 677.500 1006.800 677.500 1038.000
[04/11 10:10:21   1586s] addCustomLine AAA 677.500 1006.800 708.700 1006.800
[04/11 10:10:21   1586s] addCustomLine AAA 677.500 1038.000 708.700 1038.000
[04/11 10:10:21   1586s] addCustomLine AAA 708.700 1006.800 708.700 1038.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[7], Center Move (739.300,1053.600)->(723.700,1053.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 723.700 1038.000 723.700 1069.200
[04/11 10:10:21   1586s] addCustomLine AAA 723.700 1038.000 754.900 1038.000
[04/11 10:10:21   1586s] addCustomLine AAA 723.700 1069.200 754.900 1069.200
[04/11 10:10:21   1586s] addCustomLine AAA 754.900 1038.000 754.900 1069.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[15], Center Move (733.100,1103.000)->(716.500,1092.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 717.500 1087.400 717.500 1118.600
[04/11 10:10:21   1586s] addCustomLine AAA 717.500 1087.400 748.700 1087.400
[04/11 10:10:21   1586s] addCustomLine AAA 717.500 1118.600 748.700 1118.600
[04/11 10:10:21   1586s] addCustomLine AAA 748.700 1087.400 748.700 1118.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17], Center Move (740.700,1103.000)->(723.700,1103.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 725.100 1087.400 725.100 1118.600
[04/11 10:10:21   1586s] addCustomLine AAA 725.100 1087.400 756.300 1087.400
[04/11 10:10:21   1586s] addCustomLine AAA 725.100 1118.600 756.300 1118.600
[04/11 10:10:21   1586s] addCustomLine AAA 756.300 1087.400 756.300 1118.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[29], Center Move (704.300,1136.800)->(687.700,1144.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 688.700 1121.200 688.700 1152.400
[04/11 10:10:21   1586s] addCustomLine AAA 688.700 1121.200 719.900 1121.200
[04/11 10:10:21   1586s] addCustomLine AAA 688.700 1152.400 719.900 1152.400
[04/11 10:10:21   1586s] addCustomLine AAA 719.900 1121.200 719.900 1152.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[30], Center Move (703.900,1121.200)->(687.900,1123.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 1105.600 688.300 1136.800
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 1105.600 719.500 1105.600
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 1136.800 719.500 1136.800
[04/11 10:10:21   1586s] addCustomLine AAA 719.500 1105.600 719.500 1136.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[5], Center Move (703.900,1113.400)->(685.100,1126.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 1097.800 688.300 1129.000
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 1097.800 719.500 1097.800
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 1129.000 719.500 1129.000
[04/11 10:10:21   1586s] addCustomLine AAA 719.500 1097.800 719.500 1129.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[6], Center Move (703.900,1092.600)->(685.300,1092.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 1077.000 688.300 1108.200
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 1077.000 719.500 1077.000
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 1108.200 719.500 1108.200
[04/11 10:10:21   1586s] addCustomLine AAA 719.500 1077.000 719.500 1108.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[7], Center Move (715.100,1103.000)->(704.500,1123.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 699.500 1087.400 699.500 1118.600
[04/11 10:10:21   1586s] addCustomLine AAA 699.500 1087.400 730.700 1087.400
[04/11 10:10:21   1586s] addCustomLine AAA 699.500 1118.600 730.700 1118.600
[04/11 10:10:21   1586s] addCustomLine AAA 730.700 1087.400 730.700 1118.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[9], Center Move (703.900,1110.800)->(703.900,1134.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 1095.200 688.300 1126.400
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 1095.200 719.500 1095.200
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 1126.400 719.500 1126.400
[04/11 10:10:21   1586s] addCustomLine AAA 719.500 1095.200 719.500 1126.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[12], Center Move (687.300,1194.000)->(680.500,1209.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 671.700 1178.400 671.700 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 671.700 1178.400 702.900 1178.400
[04/11 10:10:21   1586s] addCustomLine AAA 671.700 1209.600 702.900 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 702.900 1178.400 702.900 1209.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[13], Center Move (684.300,1188.800)->(681.700,1204.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 668.700 1173.200 668.700 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 668.700 1173.200 699.900 1173.200
[04/11 10:10:21   1586s] addCustomLine AAA 668.700 1204.400 699.900 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 699.900 1173.200 699.900 1204.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[24], Center Move (704.100,1160.200)->(687.700,1165.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 688.500 1144.600 688.500 1175.800
[04/11 10:10:21   1586s] addCustomLine AAA 688.500 1144.600 719.700 1144.600
[04/11 10:10:21   1586s] addCustomLine AAA 688.500 1175.800 719.700 1175.800
[04/11 10:10:21   1586s] addCustomLine AAA 719.700 1144.600 719.700 1175.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[26], Center Move (703.900,1168.000)->(686.900,1173.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 1152.400 688.300 1183.600
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 1152.400 719.500 1152.400
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 1183.600 719.500 1183.600
[04/11 10:10:21   1586s] addCustomLine AAA 719.500 1152.400 719.500 1183.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[0], Center Move (749.700,1160.200)->(732.700,1165.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 734.100 1144.600 734.100 1175.800
[04/11 10:10:21   1586s] addCustomLine AAA 734.100 1144.600 765.300 1144.600
[04/11 10:10:21   1586s] addCustomLine AAA 734.100 1175.800 765.300 1175.800
[04/11 10:10:21   1586s] addCustomLine AAA 765.300 1144.600 765.300 1175.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[2], Center Move (765.700,1030.200)->(749.500,1025.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 750.100 1014.600 750.100 1045.800
[04/11 10:10:21   1586s] addCustomLine AAA 750.100 1014.600 781.300 1014.600
[04/11 10:10:21   1586s] addCustomLine AAA 750.100 1045.800 781.300 1045.800
[04/11 10:10:21   1586s] addCustomLine AAA 781.300 1014.600 781.300 1045.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[5], Center Move (756.500,1040.600)->(740.700,1038.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 740.900 1025.000 740.900 1056.200
[04/11 10:10:21   1586s] addCustomLine AAA 740.900 1025.000 772.100 1025.000
[04/11 10:10:21   1586s] addCustomLine AAA 740.900 1056.200 772.100 1056.200
[04/11 10:10:21   1586s] addCustomLine AAA 772.100 1025.000 772.100 1056.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[9], Center Move (759.100,1064.000)->(741.900,1056.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 743.500 1048.400 743.500 1079.600
[04/11 10:10:21   1586s] addCustomLine AAA 743.500 1048.400 774.700 1048.400
[04/11 10:10:21   1586s] addCustomLine AAA 743.500 1079.600 774.700 1079.600
[04/11 10:10:21   1586s] addCustomLine AAA 774.700 1048.400 774.700 1079.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[10], Center Move (760.300,1058.800)->(743.100,1058.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 744.700 1043.200 744.700 1074.400
[04/11 10:10:21   1586s] addCustomLine AAA 744.700 1043.200 775.900 1043.200
[04/11 10:10:21   1586s] addCustomLine AAA 744.700 1074.400 775.900 1074.400
[04/11 10:10:21   1586s] addCustomLine AAA 775.900 1043.200 775.900 1074.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[23], Center Move (754.500,1160.200)->(737.500,1165.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 738.900 1144.600 738.900 1175.800
[04/11 10:10:21   1586s] addCustomLine AAA 738.900 1144.600 770.100 1144.600
[04/11 10:10:21   1586s] addCustomLine AAA 738.900 1175.800 770.100 1175.800
[04/11 10:10:21   1586s] addCustomLine AAA 770.100 1144.600 770.100 1175.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[25], Center Move (765.500,1147.200)->(755.300,1162.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 749.900 1131.600 749.900 1162.800
[04/11 10:10:21   1586s] addCustomLine AAA 749.900 1131.600 781.100 1131.600
[04/11 10:10:21   1586s] addCustomLine AAA 749.900 1162.800 781.100 1162.800
[04/11 10:10:21   1586s] addCustomLine AAA 781.100 1131.600 781.100 1162.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[1], Center Move (759.400,1009.400)->(743.400,1006.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 743.800 993.800 743.800 1025.000
[04/11 10:10:21   1586s] addCustomLine AAA 743.800 993.800 775.000 993.800
[04/11 10:10:21   1586s] addCustomLine AAA 743.800 1025.000 775.000 1025.000
[04/11 10:10:21   1586s] addCustomLine AAA 775.000 993.800 775.000 1025.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[2], Center Move (748.300,1006.800)->(732.700,1004.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 732.700 991.200 732.700 1022.400
[04/11 10:10:21   1586s] addCustomLine AAA 732.700 991.200 763.900 991.200
[04/11 10:10:21   1586s] addCustomLine AAA 732.700 1022.400 763.900 1022.400
[04/11 10:10:21   1586s] addCustomLine AAA 763.900 991.200 763.900 1022.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3], Center Move (758.900,1017.200)->(742.700,1012.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 743.300 1001.600 743.300 1032.800
[04/11 10:10:21   1586s] addCustomLine AAA 743.300 1001.600 774.500 1001.600
[04/11 10:10:21   1586s] addCustomLine AAA 743.300 1032.800 774.500 1032.800
[04/11 10:10:21   1586s] addCustomLine AAA 774.500 1001.600 774.500 1032.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[4], Center Move (748.300,1014.600)->(731.100,1012.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 732.700 999.000 732.700 1030.200
[04/11 10:10:21   1586s] addCustomLine AAA 732.700 999.000 763.900 999.000
[04/11 10:10:21   1586s] addCustomLine AAA 732.700 1030.200 763.900 1030.200
[04/11 10:10:21   1586s] addCustomLine AAA 763.900 999.000 763.900 1030.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[1], Center Move (741.100,1058.800)->(725.500,1056.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 725.500 1043.200 725.500 1074.400
[04/11 10:10:21   1586s] addCustomLine AAA 725.500 1043.200 756.700 1043.200
[04/11 10:10:21   1586s] addCustomLine AAA 725.500 1074.400 756.700 1074.400
[04/11 10:10:21   1586s] addCustomLine AAA 756.700 1043.200 756.700 1074.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[1], Center Move (703.500,1038.000)->(684.500,1043.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 687.900 1022.400 687.900 1053.600
[04/11 10:10:21   1586s] addCustomLine AAA 687.900 1022.400 719.100 1022.400
[04/11 10:10:21   1586s] addCustomLine AAA 687.900 1053.600 719.100 1053.600
[04/11 10:10:21   1586s] addCustomLine AAA 719.100 1022.400 719.100 1053.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[3], Center Move (703.500,1032.800)->(686.300,1035.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 687.900 1017.200 687.900 1048.400
[04/11 10:10:21   1586s] addCustomLine AAA 687.900 1017.200 719.100 1017.200
[04/11 10:10:21   1586s] addCustomLine AAA 687.900 1048.400 719.100 1048.400
[04/11 10:10:21   1586s] addCustomLine AAA 719.100 1017.200 719.100 1048.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/branch_in_ex_o_reg, Center Move (777.500,1006.800)->(763.700,988.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 761.900 991.200 761.900 1022.400
[04/11 10:10:21   1586s] addCustomLine AAA 761.900 991.200 793.100 991.200
[04/11 10:10:21   1586s] addCustomLine AAA 761.900 1022.400 793.100 1022.400
[04/11 10:10:21   1586s] addCustomLine AAA 793.100 991.200 793.100 1022.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/csr_op_ex_o_reg[1], Center Move (787.700,1004.200)->(774.900,986.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 772.100 988.600 772.100 1019.800
[04/11 10:10:21   1586s] addCustomLine AAA 772.100 988.600 803.300 988.600
[04/11 10:10:21   1586s] addCustomLine AAA 772.100 1019.800 803.300 1019.800
[04/11 10:10:21   1586s] addCustomLine AAA 803.300 988.600 803.300 1019.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/imm_vec_ext_ex_o_reg[1], Center Move (748.700,1162.800)->(732.100,1160.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 733.100 1147.200 733.100 1178.400
[04/11 10:10:21   1586s] addCustomLine AAA 733.100 1147.200 764.300 1147.200
[04/11 10:10:21   1586s] addCustomLine AAA 733.100 1178.400 764.300 1178.400
[04/11 10:10:21   1586s] addCustomLine AAA 764.300 1147.200 764.300 1178.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[13], Center Move (667.500,908.000)->(659.500,892.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 651.900 892.400 651.900 923.600
[04/11 10:10:21   1586s] addCustomLine AAA 651.900 892.400 683.100 892.400
[04/11 10:10:21   1586s] addCustomLine AAA 651.900 923.600 683.100 923.600
[04/11 10:10:21   1586s] addCustomLine AAA 683.100 892.400 683.100 923.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[1], Center Move (678.300,983.400)->(681.500,1004.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 662.700 967.800 662.700 999.000
[04/11 10:10:21   1586s] addCustomLine AAA 662.700 967.800 693.900 967.800
[04/11 10:10:21   1586s] addCustomLine AAA 662.700 999.000 693.900 999.000
[04/11 10:10:21   1586s] addCustomLine AAA 693.900 967.800 693.900 999.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[15], Center Move (753.100,936.600)->(737.300,939.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 737.500 921.000 737.500 952.200
[04/11 10:10:21   1586s] addCustomLine AAA 737.500 921.000 768.700 921.000
[04/11 10:10:21   1586s] addCustomLine AAA 737.500 952.200 768.700 952.200
[04/11 10:10:21   1586s] addCustomLine AAA 768.700 921.000 768.700 952.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[21], Center Move (738.100,905.400)->(733.500,889.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 722.500 889.800 722.500 921.000
[04/11 10:10:21   1586s] addCustomLine AAA 722.500 889.800 753.700 889.800
[04/11 10:10:21   1586s] addCustomLine AAA 722.500 921.000 753.700 921.000
[04/11 10:10:21   1586s] addCustomLine AAA 753.700 889.800 753.700 921.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[26], Center Move (753.300,908.000)->(748.700,892.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 737.700 892.400 737.700 923.600
[04/11 10:10:21   1586s] addCustomLine AAA 737.700 892.400 768.900 892.400
[04/11 10:10:21   1586s] addCustomLine AAA 737.700 923.600 768.900 923.600
[04/11 10:10:21   1586s] addCustomLine AAA 768.900 892.400 768.900 923.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[1], Center Move (803.500,923.600)->(784.700,923.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 787.900 908.000 787.900 939.200
[04/11 10:10:21   1586s] addCustomLine AAA 787.900 908.000 819.100 908.000
[04/11 10:10:21   1586s] addCustomLine AAA 787.900 939.200 819.100 939.200
[04/11 10:10:21   1586s] addCustomLine AAA 819.100 908.000 819.100 939.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[4], Center Move (793.500,934.000)->(777.900,926.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 777.900 918.400 777.900 949.600
[04/11 10:10:21   1586s] addCustomLine AAA 777.900 918.400 809.100 918.400
[04/11 10:10:21   1586s] addCustomLine AAA 777.900 949.600 809.100 949.600
[04/11 10:10:21   1586s] addCustomLine AAA 809.100 918.400 809.100 949.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[6], Center Move (708.900,965.200)->(688.300,947.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 693.300 949.600 693.300 980.800
[04/11 10:10:21   1586s] addCustomLine AAA 693.300 949.600 724.500 949.600
[04/11 10:10:21   1586s] addCustomLine AAA 693.300 980.800 724.500 980.800
[04/11 10:10:21   1586s] addCustomLine AAA 724.500 949.600 724.500 980.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[7], Center Move (711.100,962.600)->(704.700,944.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 695.500 947.000 695.500 978.200
[04/11 10:10:21   1586s] addCustomLine AAA 695.500 947.000 726.700 947.000
[04/11 10:10:21   1586s] addCustomLine AAA 695.500 978.200 726.700 978.200
[04/11 10:10:21   1586s] addCustomLine AAA 726.700 947.000 726.700 978.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[10], Center Move (703.900,947.000)->(687.700,944.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 931.400 688.300 962.600
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 931.400 719.500 931.400
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 962.600 719.500 962.600
[04/11 10:10:21   1586s] addCustomLine AAA 719.500 931.400 719.500 962.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[17], Center Move (703.900,931.400)->(688.300,923.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 915.800 688.300 947.000
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 915.800 719.500 915.800
[04/11 10:10:21   1586s] addCustomLine AAA 688.300 947.000 719.500 947.000
[04/11 10:10:21   1586s] addCustomLine AAA 719.500 915.800 719.500 947.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[11], Center Move (754.300,947.000)->(736.700,944.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 738.700 931.400 738.700 962.600
[04/11 10:10:21   1586s] addCustomLine AAA 738.700 931.400 769.900 931.400
[04/11 10:10:21   1586s] addCustomLine AAA 738.700 962.600 769.900 962.600
[04/11 10:10:21   1586s] addCustomLine AAA 769.900 931.400 769.900 962.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[12], Center Move (759.100,947.000)->(741.500,944.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 743.500 931.400 743.500 962.600
[04/11 10:10:21   1586s] addCustomLine AAA 743.500 931.400 774.700 931.400
[04/11 10:10:21   1586s] addCustomLine AAA 743.500 962.600 774.700 962.600
[04/11 10:10:21   1586s] addCustomLine AAA 774.700 931.400 774.700 962.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[0], Center Move (764.700,941.800)->(748.700,928.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 749.100 926.200 749.100 957.400
[04/11 10:10:21   1586s] addCustomLine AAA 749.100 926.200 780.300 926.200
[04/11 10:10:21   1586s] addCustomLine AAA 749.100 957.400 780.300 957.400
[04/11 10:10:21   1586s] addCustomLine AAA 780.300 926.200 780.300 957.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[1], Center Move (766.700,939.200)->(750.900,931.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 751.100 923.600 751.100 954.800
[04/11 10:10:21   1586s] addCustomLine AAA 751.100 923.600 782.300 923.600
[04/11 10:10:21   1586s] addCustomLine AAA 751.100 954.800 782.300 954.800
[04/11 10:10:21   1586s] addCustomLine AAA 782.300 923.600 782.300 954.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg, Center Move (803.900,944.400)->(787.500,939.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 788.300 928.800 788.300 960.000
[04/11 10:10:21   1586s] addCustomLine AAA 788.300 928.800 819.500 928.800
[04/11 10:10:21   1586s] addCustomLine AAA 788.300 960.000 819.500 960.000
[04/11 10:10:21   1586s] addCustomLine AAA 819.500 928.800 819.500 960.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_signed_mode_ex_o_reg[0], Center Move (810.900,939.200)->(793.100,934.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 795.300 923.600 795.300 954.800
[04/11 10:10:21   1586s] addCustomLine AAA 795.300 923.600 826.500 923.600
[04/11 10:10:21   1586s] addCustomLine AAA 795.300 954.800 826.500 954.800
[04/11 10:10:21   1586s] addCustomLine AAA 826.500 923.600 826.500 954.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[20], Center Move (755.900,1147.200)->(748.700,1162.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 740.300 1131.600 740.300 1162.800
[04/11 10:10:21   1586s] addCustomLine AAA 740.300 1131.600 771.500 1131.600
[04/11 10:10:21   1586s] addCustomLine AAA 740.300 1162.800 771.500 1162.800
[04/11 10:10:21   1586s] addCustomLine AAA 771.500 1131.600 771.500 1162.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[22], Center Move (759.500,1152.400)->(739.100,1157.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 743.900 1136.800 743.900 1168.000
[04/11 10:10:21   1586s] addCustomLine AAA 743.900 1136.800 775.100 1136.800
[04/11 10:10:21   1586s] addCustomLine AAA 743.900 1168.000 775.100 1168.000
[04/11 10:10:21   1586s] addCustomLine AAA 775.100 1136.800 775.100 1168.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[24], Center Move (759.900,1118.600)->(743.100,1121.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 744.300 1103.000 744.300 1134.200
[04/11 10:10:21   1586s] addCustomLine AAA 744.300 1103.000 775.500 1103.000
[04/11 10:10:21   1586s] addCustomLine AAA 744.300 1134.200 775.500 1134.200
[04/11 10:10:21   1586s] addCustomLine AAA 775.500 1103.000 775.500 1134.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/prepost_useincr_ex_o_reg, Center Move (775.900,1014.600)->(768.100,993.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 760.300 999.000 760.300 1030.200
[04/11 10:10:21   1586s] addCustomLine AAA 760.300 999.000 791.500 999.000
[04/11 10:10:21   1586s] addCustomLine AAA 760.300 1030.200 791.500 1030.200
[04/11 10:10:21   1586s] addCustomLine AAA 791.500 999.000 791.500 1030.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[1], Center Move (735.700,1009.400)->(717.300,1004.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 720.100 993.800 720.100 1025.000
[04/11 10:10:21   1586s] addCustomLine AAA 720.100 993.800 751.300 993.800
[04/11 10:10:21   1586s] addCustomLine AAA 720.100 1025.000 751.300 1025.000
[04/11 10:10:21   1586s] addCustomLine AAA 751.300 993.800 751.300 1025.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_we_ex_o_reg, Center Move (768.500,1014.600)->(752.300,1009.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 752.900 999.000 752.900 1030.200
[04/11 10:10:21   1586s] addCustomLine AAA 752.900 999.000 784.100 999.000
[04/11 10:10:21   1586s] addCustomLine AAA 752.900 1030.200 784.100 1030.200
[04/11 10:10:21   1586s] addCustomLine AAA 784.100 999.000 784.100 1030.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0], Center Move (918.100,1529.400)->(924.700,1545.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 902.500 1513.800 902.500 1545.000
[04/11 10:10:21   1586s] addCustomLine AAA 902.500 1513.800 933.700 1513.800
[04/11 10:10:21   1586s] addCustomLine AAA 902.500 1545.000 933.700 1545.000
[04/11 10:10:21   1586s] addCustomLine AAA 933.700 1513.800 933.700 1545.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0], Center Move (990.300,1441.000)->(1006.700,1441.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 974.700 1425.400 974.700 1456.600
[04/11 10:10:21   1586s] addCustomLine AAA 974.700 1425.400 1005.900 1425.400
[04/11 10:10:21   1586s] addCustomLine AAA 974.700 1456.600 1005.900 1456.600
[04/11 10:10:21   1586s] addCustomLine AAA 1005.900 1425.400 1005.900 1456.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3], Center Move (929.900,1542.400)->(938.700,1558.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 914.300 1526.800 914.300 1558.000
[04/11 10:10:21   1586s] addCustomLine AAA 914.300 1526.800 945.500 1526.800
[04/11 10:10:21   1586s] addCustomLine AAA 914.300 1558.000 945.500 1558.000
[04/11 10:10:21   1586s] addCustomLine AAA 945.500 1526.800 945.500 1558.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0], Center Move (1136.500,1305.800)->(1149.900,1321.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1120.900 1290.200 1120.900 1321.400
[04/11 10:10:21   1586s] addCustomLine AAA 1120.900 1290.200 1152.100 1290.200
[04/11 10:10:21   1586s] addCustomLine AAA 1120.900 1321.400 1152.100 1321.400
[04/11 10:10:21   1586s] addCustomLine AAA 1152.100 1290.200 1152.100 1321.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2], Center Move (1155.900,1308.400)->(1166.100,1324.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1140.300 1292.800 1140.300 1324.000
[04/11 10:10:21   1586s] addCustomLine AAA 1140.300 1292.800 1171.500 1292.800
[04/11 10:10:21   1586s] addCustomLine AAA 1140.300 1324.000 1171.500 1324.000
[04/11 10:10:21   1586s] addCustomLine AAA 1171.500 1292.800 1171.500 1324.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3], Center Move (1156.900,1316.200)->(1173.300,1331.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1141.300 1300.600 1141.300 1331.800
[04/11 10:10:21   1586s] addCustomLine AAA 1141.300 1300.600 1172.500 1300.600
[04/11 10:10:21   1586s] addCustomLine AAA 1141.300 1331.800 1172.500 1331.800
[04/11 10:10:21   1586s] addCustomLine AAA 1172.500 1300.600 1172.500 1331.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4], Center Move (1131.700,1313.600)->(1148.300,1326.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1116.100 1298.000 1116.100 1329.200
[04/11 10:10:21   1586s] addCustomLine AAA 1116.100 1298.000 1147.300 1298.000
[04/11 10:10:21   1586s] addCustomLine AAA 1116.100 1329.200 1147.300 1329.200
[04/11 10:10:21   1586s] addCustomLine AAA 1147.300 1298.000 1147.300 1329.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6], Center Move (1138.700,1331.800)->(1154.300,1347.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1123.100 1316.200 1123.100 1347.400
[04/11 10:10:21   1586s] addCustomLine AAA 1123.100 1316.200 1154.300 1316.200
[04/11 10:10:21   1586s] addCustomLine AAA 1123.100 1347.400 1154.300 1347.400
[04/11 10:10:21   1586s] addCustomLine AAA 1154.300 1316.200 1154.300 1347.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9], Center Move (1155.500,1324.000)->(1173.700,1339.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1139.900 1308.400 1139.900 1339.600
[04/11 10:10:21   1586s] addCustomLine AAA 1139.900 1308.400 1171.100 1308.400
[04/11 10:10:21   1586s] addCustomLine AAA 1139.900 1339.600 1171.100 1339.600
[04/11 10:10:21   1586s] addCustomLine AAA 1171.100 1308.400 1171.100 1339.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0], Center Move (1031.900,1238.200)->(1048.300,1248.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 1016.300 1222.600 1016.300 1253.800
[04/11 10:10:21   1586s] addCustomLine AAA 1016.300 1222.600 1047.500 1222.600
[04/11 10:10:21   1586s] addCustomLine AAA 1016.300 1253.800 1047.500 1253.800
[04/11 10:10:21   1586s] addCustomLine AAA 1047.500 1222.600 1047.500 1253.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/core_clock_gate_i/clk_en_reg, Center Move (927.000,1030.200)->(914.000,1014.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 911.400 1014.600 911.400 1045.800
[04/11 10:10:21   1586s] addCustomLine AAA 911.400 1014.600 942.600 1014.600
[04/11 10:10:21   1586s] addCustomLine AAA 911.400 1045.800 942.600 1045.800
[04/11 10:10:21   1586s] addCustomLine AAA 942.600 1014.600 942.600 1045.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_inc_q_reg[0], Center Move (823.500,993.800)->(818.500,978.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 807.900 978.200 807.900 1009.400
[04/11 10:10:21   1586s] addCustomLine AAA 807.900 978.200 839.100 978.200
[04/11 10:10:21   1586s] addCustomLine AAA 807.900 1009.400 839.100 1009.400
[04/11 10:10:21   1586s] addCustomLine AAA 839.100 978.200 839.100 1009.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][2], Center Move (831.500,970.400)->(814.900,957.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 815.900 954.800 815.900 986.000
[04/11 10:10:21   1586s] addCustomLine AAA 815.900 954.800 847.100 954.800
[04/11 10:10:21   1586s] addCustomLine AAA 815.900 986.000 847.100 986.000
[04/11 10:10:21   1586s] addCustomLine AAA 847.100 954.800 847.100 986.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][4], Center Move (829.300,952.200)->(813.700,947.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 813.700 936.600 813.700 967.800
[04/11 10:10:21   1586s] addCustomLine AAA 813.700 936.600 844.900 936.600
[04/11 10:10:21   1586s] addCustomLine AAA 813.700 967.800 844.900 967.800
[04/11 10:10:21   1586s] addCustomLine AAA 844.900 936.600 844.900 967.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][8], Center Move (807.900,980.800)->(803.500,965.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 792.300 965.200 792.300 996.400
[04/11 10:10:21   1586s] addCustomLine AAA 792.300 965.200 823.500 965.200
[04/11 10:10:21   1586s] addCustomLine AAA 792.300 996.400 823.500 996.400
[04/11 10:10:21   1586s] addCustomLine AAA 823.500 965.200 823.500 996.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][10], Center Move (816.900,986.000)->(818.100,970.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 801.300 970.400 801.300 1001.600
[04/11 10:10:21   1586s] addCustomLine AAA 801.300 970.400 832.500 970.400
[04/11 10:10:21   1586s] addCustomLine AAA 801.300 1001.600 832.500 1001.600
[04/11 10:10:21   1586s] addCustomLine AAA 832.500 970.400 832.500 1001.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][11], Center Move (832.100,1004.200)->(818.100,988.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 816.500 988.600 816.500 1019.800
[04/11 10:10:21   1586s] addCustomLine AAA 816.500 988.600 847.700 988.600
[04/11 10:10:21   1586s] addCustomLine AAA 816.500 1019.800 847.700 1019.800
[04/11 10:10:21   1586s] addCustomLine AAA 847.700 988.600 847.700 1019.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][14], Center Move (855.100,1082.200)->(843.500,1066.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 839.500 1066.600 839.500 1097.800
[04/11 10:10:21   1586s] addCustomLine AAA 839.500 1066.600 870.700 1066.600
[04/11 10:10:21   1586s] addCustomLine AAA 839.500 1097.800 870.700 1097.800
[04/11 10:10:21   1586s] addCustomLine AAA 870.700 1066.600 870.700 1097.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[0], Center Move (809.700,975.600)->(793.500,960.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 794.100 960.000 794.100 991.200
[04/11 10:10:21   1586s] addCustomLine AAA 794.100 960.000 825.300 960.000
[04/11 10:10:21   1586s] addCustomLine AAA 794.100 991.200 825.300 991.200
[04/11 10:10:21   1586s] addCustomLine AAA 825.300 960.000 825.300 991.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[4], Center Move (825.900,983.400)->(823.300,967.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 810.300 967.800 810.300 999.000
[04/11 10:10:21   1586s] addCustomLine AAA 810.300 967.800 841.500 967.800
[04/11 10:10:21   1586s] addCustomLine AAA 810.300 999.000 841.500 999.000
[04/11 10:10:21   1586s] addCustomLine AAA 841.500 967.800 841.500 999.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[5], Center Move (813.900,962.600)->(804.300,947.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 798.300 947.000 798.300 978.200
[04/11 10:10:21   1586s] addCustomLine AAA 798.300 947.000 829.500 947.000
[04/11 10:10:21   1586s] addCustomLine AAA 798.300 978.200 829.500 978.200
[04/11 10:10:21   1586s] addCustomLine AAA 829.500 947.000 829.500 978.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[8], Center Move (808.500,991.200)->(793.500,970.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 792.900 975.600 792.900 1006.800
[04/11 10:10:21   1586s] addCustomLine AAA 792.900 975.600 824.100 975.600
[04/11 10:10:21   1586s] addCustomLine AAA 792.900 1006.800 824.100 1006.800
[04/11 10:10:21   1586s] addCustomLine AAA 824.100 975.600 824.100 1006.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[10], Center Move (824.300,991.200)->(808.500,983.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 808.700 975.600 808.700 1006.800
[04/11 10:10:21   1586s] addCustomLine AAA 808.700 975.600 839.900 975.600
[04/11 10:10:21   1586s] addCustomLine AAA 808.700 1006.800 839.900 1006.800
[04/11 10:10:21   1586s] addCustomLine AAA 839.900 975.600 839.900 1006.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCMR_q_reg[0], Center Move (805.000,1009.400)->(792.600,993.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 789.400 993.800 789.400 1025.000
[04/11 10:10:21   1586s] addCustomLine AAA 789.400 993.800 820.600 993.800
[04/11 10:10:21   1586s] addCustomLine AAA 789.400 1025.000 820.600 1025.000
[04/11 10:10:21   1586s] addCustomLine AAA 820.600 993.800 820.600 1025.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[2], Center Move (836.100,1004.200)->(823.300,988.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 820.500 988.600 820.500 1019.800
[04/11 10:10:21   1586s] addCustomLine AAA 820.500 988.600 851.700 988.600
[04/11 10:10:21   1586s] addCustomLine AAA 820.500 1019.800 851.700 1019.800
[04/11 10:10:21   1586s] addCustomLine AAA 851.700 988.600 851.700 1019.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[5], Center Move (843.500,1004.200)->(836.900,988.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 827.900 988.600 827.900 1019.800
[04/11 10:10:21   1586s] addCustomLine AAA 827.900 988.600 859.100 988.600
[04/11 10:10:21   1586s] addCustomLine AAA 827.900 1019.800 859.100 1019.800
[04/11 10:10:21   1586s] addCustomLine AAA 859.100 988.600 859.100 1019.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[0], Center Move (832.500,1009.400)->(816.900,1009.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 816.900 993.800 816.900 1025.000
[04/11 10:10:21   1586s] addCustomLine AAA 816.900 993.800 848.100 993.800
[04/11 10:10:21   1586s] addCustomLine AAA 816.900 1025.000 848.100 1025.000
[04/11 10:10:21   1586s] addCustomLine AAA 848.100 993.800 848.100 1025.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[3], Center Move (835.500,1014.600)->(818.500,1004.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 819.900 999.000 819.900 1030.200
[04/11 10:10:21   1586s] addCustomLine AAA 819.900 999.000 851.100 999.000
[04/11 10:10:21   1586s] addCustomLine AAA 819.900 1030.200 851.100 1030.200
[04/11 10:10:21   1586s] addCustomLine AAA 851.100 999.000 851.100 1030.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[6], Center Move (813.300,1043.200)->(793.500,1045.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 797.700 1027.600 797.700 1058.800
[04/11 10:10:21   1586s] addCustomLine AAA 797.700 1027.600 828.900 1027.600
[04/11 10:10:21   1586s] addCustomLine AAA 797.700 1058.800 828.900 1058.800
[04/11 10:10:21   1586s] addCustomLine AAA 828.900 1027.600 828.900 1058.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[25], Center Move (803.500,1149.800)->(787.900,1149.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 787.900 1134.200 787.900 1165.400
[04/11 10:10:21   1586s] addCustomLine AAA 787.900 1134.200 819.100 1134.200
[04/11 10:10:21   1586s] addCustomLine AAA 787.900 1165.400 819.100 1165.400
[04/11 10:10:21   1586s] addCustomLine AAA 819.100 1134.200 819.100 1165.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[26], Center Move (804.300,1142.000)->(788.700,1147.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 788.700 1126.400 788.700 1157.600
[04/11 10:10:21   1586s] addCustomLine AAA 788.700 1126.400 819.900 1126.400
[04/11 10:10:21   1586s] addCustomLine AAA 788.700 1157.600 819.900 1157.600
[04/11 10:10:21   1586s] addCustomLine AAA 819.900 1126.400 819.900 1157.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[2], Center Move (875.200,1006.800)->(868.400,991.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 859.600 991.200 859.600 1022.400
[04/11 10:10:21   1586s] addCustomLine AAA 859.600 991.200 890.800 991.200
[04/11 10:10:21   1586s] addCustomLine AAA 859.600 1022.400 890.800 1022.400
[04/11 10:10:21   1586s] addCustomLine AAA 890.800 991.200 890.800 1022.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/jump_req_q_reg, Center Move (918.100,1004.200)->(911.900,988.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 902.500 988.600 902.500 1019.800
[04/11 10:10:21   1586s] addCustomLine AAA 902.500 988.600 933.700 988.600
[04/11 10:10:21   1586s] addCustomLine AAA 902.500 1019.800 933.700 1019.800
[04/11 10:10:21   1586s] addCustomLine AAA 933.700 988.600 933.700 1019.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[2], Center Move (809.300,1030.200)->(793.100,1022.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 793.700 1014.600 793.700 1045.800
[04/11 10:10:21   1586s] addCustomLine AAA 793.700 1014.600 824.900 1014.600
[04/11 10:10:21   1586s] addCustomLine AAA 793.700 1045.800 824.900 1045.800
[04/11 10:10:21   1586s] addCustomLine AAA 824.900 1014.600 824.900 1045.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[4], Center Move (803.900,1035.400)->(788.300,1038.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 788.300 1019.800 788.300 1051.000
[04/11 10:10:21   1586s] addCustomLine AAA 788.300 1019.800 819.500 1019.800
[04/11 10:10:21   1586s] addCustomLine AAA 788.300 1051.000 819.500 1051.000
[04/11 10:10:21   1586s] addCustomLine AAA 819.500 1019.800 819.500 1051.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[11], Center Move (803.900,1056.200)->(785.700,1045.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 788.300 1040.600 788.300 1071.800
[04/11 10:10:21   1586s] addCustomLine AAA 788.300 1040.600 819.500 1040.600
[04/11 10:10:21   1586s] addCustomLine AAA 788.300 1071.800 819.500 1071.800
[04/11 10:10:21   1586s] addCustomLine AAA 819.500 1040.600 819.500 1071.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[1], Center Move (657.900,1233.000)->(653.700,1248.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 642.300 1217.400 642.300 1248.600
[04/11 10:10:21   1586s] addCustomLine AAA 642.300 1217.400 673.500 1217.400
[04/11 10:10:21   1586s] addCustomLine AAA 642.300 1248.600 673.500 1248.600
[04/11 10:10:21   1586s] addCustomLine AAA 673.500 1217.400 673.500 1248.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[2], Center Move (653.100,1233.000)->(648.700,1248.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 637.500 1217.400 637.500 1248.600
[04/11 10:10:21   1586s] addCustomLine AAA 637.500 1217.400 668.700 1217.400
[04/11 10:10:21   1586s] addCustomLine AAA 637.500 1248.600 668.700 1248.600
[04/11 10:10:21   1586s] addCustomLine AAA 668.700 1217.400 668.700 1248.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[3], Center Move (650.500,1238.200)->(654.700,1253.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 634.900 1222.600 634.900 1253.800
[04/11 10:10:21   1586s] addCustomLine AAA 634.900 1222.600 666.100 1222.600
[04/11 10:10:21   1586s] addCustomLine AAA 634.900 1253.800 666.100 1253.800
[04/11 10:10:21   1586s] addCustomLine AAA 666.100 1222.600 666.100 1253.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[4], Center Move (653.500,1235.600)->(648.700,1251.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 637.900 1220.000 637.900 1251.200
[04/11 10:10:21   1586s] addCustomLine AAA 637.900 1220.000 669.100 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 637.900 1251.200 669.100 1251.200
[04/11 10:10:21   1586s] addCustomLine AAA 669.100 1220.000 669.100 1251.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[8], Center Move (635.300,1243.400)->(625.300,1259.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 619.700 1227.800 619.700 1259.000
[04/11 10:10:21   1586s] addCustomLine AAA 619.700 1227.800 650.900 1227.800
[04/11 10:10:21   1586s] addCustomLine AAA 619.700 1259.000 650.900 1259.000
[04/11 10:10:21   1586s] addCustomLine AAA 650.900 1227.800 650.900 1259.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[9], Center Move (628.900,1248.600)->(613.300,1264.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 613.300 1233.000 613.300 1264.200
[04/11 10:10:21   1586s] addCustomLine AAA 613.300 1233.000 644.500 1233.000
[04/11 10:10:21   1586s] addCustomLine AAA 613.300 1264.200 644.500 1264.200
[04/11 10:10:21   1586s] addCustomLine AAA 644.500 1233.000 644.500 1264.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[14], Center Move (618.100,1269.400)->(623.700,1285.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 602.500 1253.800 602.500 1285.000
[04/11 10:10:21   1586s] addCustomLine AAA 602.500 1253.800 633.700 1253.800
[04/11 10:10:21   1586s] addCustomLine AAA 602.500 1285.000 633.700 1285.000
[04/11 10:10:21   1586s] addCustomLine AAA 633.700 1253.800 633.700 1285.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[26], Center Move (628.500,1277.200)->(623.700,1292.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 612.900 1261.600 612.900 1292.800
[04/11 10:10:21   1586s] addCustomLine AAA 612.900 1261.600 644.100 1261.600
[04/11 10:10:21   1586s] addCustomLine AAA 612.900 1292.800 644.100 1292.800
[04/11 10:10:21   1586s] addCustomLine AAA 644.100 1261.600 644.100 1292.800
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[31], Center Move (643.100,1235.600)->(635.900,1251.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 627.500 1220.000 627.500 1251.200
[04/11 10:10:21   1586s] addCustomLine AAA 627.500 1220.000 658.700 1220.000
[04/11 10:10:21   1586s] addCustomLine AAA 627.500 1251.200 658.700 1251.200
[04/11 10:10:21   1586s] addCustomLine AAA 658.700 1220.000 658.700 1251.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[14], Center Move (661.300,1292.800)->(656.100,1308.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 645.700 1277.200 645.700 1308.400
[04/11 10:10:21   1586s] addCustomLine AAA 645.700 1277.200 676.900 1277.200
[04/11 10:10:21   1586s] addCustomLine AAA 645.700 1308.400 676.900 1308.400
[04/11 10:10:21   1586s] addCustomLine AAA 676.900 1277.200 676.900 1308.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[29], Center Move (655.500,1269.400)->(664.300,1285.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 639.900 1253.800 639.900 1285.000
[04/11 10:10:21   1586s] addCustomLine AAA 639.900 1253.800 671.100 1253.800
[04/11 10:10:21   1586s] addCustomLine AAA 639.900 1285.000 671.100 1285.000
[04/11 10:10:21   1586s] addCustomLine AAA 671.100 1253.800 671.100 1285.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[31], Center Move (661.500,1261.600)->(676.500,1279.800). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 645.900 1246.000 645.900 1277.200
[04/11 10:10:21   1586s] addCustomLine AAA 645.900 1246.000 677.100 1246.000
[04/11 10:10:21   1586s] addCustomLine AAA 645.900 1277.200 677.100 1277.200
[04/11 10:10:21   1586s] addCustomLine AAA 677.100 1246.000 677.100 1277.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[0], Center Move (677.100,1217.400)->(673.300,1233.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 661.500 1201.800 661.500 1233.000
[04/11 10:10:21   1586s] addCustomLine AAA 661.500 1201.800 692.700 1201.800
[04/11 10:10:21   1586s] addCustomLine AAA 661.500 1233.000 692.700 1233.000
[04/11 10:10:21   1586s] addCustomLine AAA 692.700 1201.800 692.700 1233.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[2], Center Move (682.900,1194.000)->(668.500,1209.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 667.300 1178.400 667.300 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 667.300 1178.400 698.500 1178.400
[04/11 10:10:21   1586s] addCustomLine AAA 667.300 1209.600 698.500 1209.600
[04/11 10:10:21   1586s] addCustomLine AAA 698.500 1178.400 698.500 1209.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[5], Center Move (668.500,1209.600)->(660.500,1225.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 652.900 1194.000 652.900 1225.200
[04/11 10:10:21   1586s] addCustomLine AAA 652.900 1194.000 684.100 1194.000
[04/11 10:10:21   1586s] addCustomLine AAA 652.900 1225.200 684.100 1225.200
[04/11 10:10:21   1586s] addCustomLine AAA 684.100 1194.000 684.100 1225.200
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/CompInv_SP_reg, Center Move (655.100,1259.000)->(675.300,1277.200). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 639.500 1243.400 639.500 1274.600
[04/11 10:10:21   1586s] addCustomLine AAA 639.500 1243.400 670.700 1243.400
[04/11 10:10:21   1586s] addCustomLine AAA 639.500 1274.600 670.700 1274.600
[04/11 10:10:21   1586s] addCustomLine AAA 670.700 1243.400 670.700 1274.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[1], Center Move (635.300,1230.400)->(628.900,1246.000). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 619.700 1214.800 619.700 1246.000
[04/11 10:10:21   1586s] addCustomLine AAA 619.700 1214.800 650.900 1214.800
[04/11 10:10:21   1586s] addCustomLine AAA 619.700 1246.000 650.900 1246.000
[04/11 10:10:21   1586s] addCustomLine AAA 650.900 1214.800 650.900 1246.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[5], Center Move (614.100,1246.000)->(607.500,1261.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 598.500 1230.400 598.500 1261.600
[04/11 10:10:21   1586s] addCustomLine AAA 598.500 1230.400 629.700 1230.400
[04/11 10:10:21   1586s] addCustomLine AAA 598.500 1261.600 629.700 1261.600
[04/11 10:10:21   1586s] addCustomLine AAA 629.700 1230.400 629.700 1261.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[16], Center Move (608.100,1253.800)->(592.700,1269.400). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 592.500 1238.200 592.500 1269.400
[04/11 10:10:21   1586s] addCustomLine AAA 592.500 1238.200 623.700 1238.200
[04/11 10:10:21   1586s] addCustomLine AAA 592.500 1269.400 623.700 1269.400
[04/11 10:10:21   1586s] addCustomLine AAA 623.700 1238.200 623.700 1269.400
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[22], Center Move (625.900,1243.400)->(614.300,1261.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 610.300 1227.800 610.300 1259.000
[04/11 10:10:21   1586s] addCustomLine AAA 610.300 1227.800 641.500 1227.800
[04/11 10:10:21   1586s] addCustomLine AAA 610.300 1259.000 641.500 1259.000
[04/11 10:10:21   1586s] addCustomLine AAA 641.500 1227.800 641.500 1259.000
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] Check Priority Inst Failed: top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/State_SP_reg[1], Center Move (673.500,1220.000)->(664.100,1235.600). Limit box is: 
[04/11 10:10:21   1586s] addCustomLine AAA 657.900 1204.400 657.900 1235.600
[04/11 10:10:21   1586s] addCustomLine AAA 657.900 1204.400 689.100 1204.400
[04/11 10:10:21   1586s] addCustomLine AAA 657.900 1235.600 689.100 1235.600
[04/11 10:10:21   1586s] addCustomLine AAA 689.100 1204.400 689.100 1235.600
[04/11 10:10:21   1586s] 
[04/11 10:10:21   1586s] <CMD> report_ccopt_clock_trees -filename ./cts_rpt/clktree_ccopt.rpt
[04/11 10:10:21   1586s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
[04/11 10:10:21   1586s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:21   1586s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner FF.
[04/11 10:10:21   1586s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:21   1586s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner SS.
[04/11 10:10:21   1586s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:21   1586s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner FF.
[04/11 10:10:21   1586s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:21   1586s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner SS.
[04/11 10:10:21   1586s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:21   1586s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner FF.
[04/11 10:10:21   1586s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:23   1587s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
[04/11 10:10:23   1587s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:23   1587s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner SS.
[04/11 10:10:23   1587s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:23   1587s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner SS.
[04/11 10:10:23   1587s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:23   1588s] <CMD> report_ccopt_clock_trees -filename ./cts_rpt/skewgrp_ccopt.rpt
[04/11 10:10:23   1588s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
[04/11 10:10:23   1588s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:23   1588s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner FF.
[04/11 10:10:23   1588s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:23   1588s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner SS.
[04/11 10:10:23   1588s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:23   1588s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner FF.
[04/11 10:10:23   1588s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:23   1588s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner SS.
[04/11 10:10:23   1588s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:23   1588s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner FF.
[04/11 10:10:23   1588s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:24   1589s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
[04/11 10:10:24   1589s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:24   1589s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner SS.
[04/11 10:10:24   1589s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:24   1589s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner SS.
[04/11 10:10:24   1589s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:25   1590s] <CMD> report_ccopt_clock_trees -filename ./cts_rpt/worstChain_ccopt.rpt
[04/11 10:10:25   1590s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
[04/11 10:10:25   1590s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:25   1590s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner FF.
[04/11 10:10:25   1590s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:25   1590s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner SS.
[04/11 10:10:25   1590s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:25   1590s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner FF.
[04/11 10:10:25   1590s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:25   1590s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner SS.
[04/11 10:10:25   1590s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:25   1590s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner FF.
[04/11 10:10:25   1590s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:26   1591s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
[04/11 10:10:26   1591s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:26   1591s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner SS.
[04/11 10:10:26   1591s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:26   1591s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner SS.
[04/11 10:10:26   1591s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
[04/11 10:10:27   1592s] <CMD> gui_select -rect {180.616 234.856 291.502 397.978}
[04/11 10:10:31   1593s] <CMD> pan -2511.331 120.179
[04/11 10:12:23   1607s] <CMD> deselectAll
[04/11 10:12:23   1607s] <CMD> fit
[04/11 10:12:35   1610s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[04/11 10:12:35   1610s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix top_top_postCTS -outDir timingReports
[04/11 10:12:36   1611s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/11 10:12:36   1611s] Type 'man IMPEXT-3493' for more detail.
[04/11 10:12:36   1611s] Start to check current routing status for nets...
[04/11 10:12:36   1611s] Using hname+ instead name for net compare
[04/11 10:12:36   1612s] All nets are already routed correctly.
[04/11 10:12:36   1612s] End to check current routing status for nets (mem=2903.8M)
[04/11 10:12:36   1612s] Extraction called for design 'top_top' of instances=152253 and nets=115690 using extraction engine 'preRoute' .
[04/11 10:12:36   1612s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/11 10:12:36   1612s] Type 'man IMPEXT-3530' for more detail.
[04/11 10:12:36   1612s] PreRoute RC Extraction called for design top_top.
[04/11 10:12:36   1612s] RC Extraction called in multi-corner(2) mode.
[04/11 10:12:36   1612s] RCMode: PreRoute
[04/11 10:12:36   1612s]       RC Corner Indexes            0       1   
[04/11 10:12:36   1612s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/11 10:12:36   1612s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/11 10:12:36   1612s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/11 10:12:36   1612s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/11 10:12:36   1612s] Shrink Factor                : 1.00000
[04/11 10:12:36   1612s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/11 10:12:36   1612s] Using capacitance table file ...
[04/11 10:12:36   1612s] Initializing multi-corner capacitance tables ... 
[04/11 10:12:36   1612s] Initializing multi-corner resistance tables ...
[04/11 10:12:36   1612s] Creating RPSQ from WeeR and WRes ...
[04/11 10:12:36   1612s] Creating RPSQ from WeeR and WRes ...
[04/11 10:12:36   1612s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:12:36   1612s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:12:36   1612s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:12:36   1612s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:12:36   1612s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:12:36   1612s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:12:36   1612s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:12:36   1612s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:12:36   1612s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:12:36   1612s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:12:36   1612s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:12:36   1612s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:12:36   1612s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:12:36   1612s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:12:36   1612s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:12:36   1612s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:12:36   1612s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:12:36   1612s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:12:36   1612s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:12:36   1612s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
[04/11 10:12:36   1612s] **WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
[04/11 10:12:36   1612s] To increase the message display limit, refer to the product command reference manual.
[04/11 10:12:37   1612s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2903.809M)
[04/11 10:12:37   1612s] Effort level <high> specified for reg2reg path_group
[04/11 10:12:39   1614s] Effort level <high> specified for reg2cgate path_group
[04/11 10:12:39   1615s] #################################################################################
[04/11 10:12:39   1615s] # Design Stage: PreRoute
[04/11 10:12:39   1615s] # Design Name: top_top
[04/11 10:12:39   1615s] # Design Mode: 90nm
[04/11 10:12:39   1615s] # Analysis Mode: MMMC Non-OCV 
[04/11 10:12:39   1615s] # Parasitics Mode: No SPEF/RCDB
[04/11 10:12:39   1615s] # Signoff Settings: SI Off 
[04/11 10:12:39   1615s] #################################################################################
[04/11 10:12:40   1616s] AAE_INFO: 1 threads acquired from CTE.
[04/11 10:12:40   1616s] Calculate delays in BcWc mode...
[04/11 10:12:40   1616s] Topological Sorting (CPU = 0:00:00.2, MEM = 2937.6M, InitMEM = 2923.9M)
[04/11 10:12:40   1616s] *** Calculating scaling factor for FF libraries using the default operating condition of each library.
[04/11 10:12:51   1626s] Total number of fetched objects 100842
[04/11 10:12:51   1627s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[04/11 10:12:51   1627s] End delay calculation. (MEM=3012.11 CPU=0:00:10.5 REAL=0:00:10.0)
[04/11 10:12:51   1627s] *** CDM Built up (cpu=0:00:11.8  real=0:00:12.0  mem= 3012.1M) ***
[04/11 10:12:52   1628s] *** Done Building Timing Graph (cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=0:27:08 mem=3012.1M)
[04/11 10:12:53   1629s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 FF 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.397  | -0.397  | -0.395  |  0.174  |
|           TNS (ns):| -1086.6 | -1083.7 | -2.877  |  0.000  |
|    Violating Paths:|  10953  |  10932  |   21    |    0    |
|          All Paths:|  26920  |  26296  |   30    |  1119   |
+--------------------+---------+---------+---------+---------+

Density: 19.624%
Routing Overflow: 0.06% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[04/11 10:12:54   1629s] Total CPU time: 19.05 sec
[04/11 10:12:54   1629s] Total Real time: 19.0 sec
[04/11 10:12:54   1629s] Total Memory Usage: 2903.796875 Mbytes
[04/11 10:12:54   1629s] <CMD> selectWire 1127.2500 743.7600 1127.3500 814.1500 4 top_inst_peripherals_i/apb_uart_i/UART_RXFF/FE_PHN25390_iFIFOMem_62_10
[04/11 11:58:28   3092s] 
[04/11 11:58:28   3092s] *** Memory Usage v#1 (Current mem = 2903.797M, initial mem = 164.750M) ***
[04/11 11:58:28   3092s] 
[04/11 11:58:28   3092s] *** Summary of all messages that are not suppressed in this session:
[04/11 11:58:28   3092s] Severity  ID               Count  Summary                                  
[04/11 11:58:28   3092s] WARNING   IMPLF-200           81  Pin '%s' in macro '%s' has no ANTENNAGAT...
[04/11 11:58:28   3092s] WARNING   IMPLF-201            9  Pin '%s' in macro '%s' has no ANTENNADIF...
[04/11 11:58:28   3092s] WARNING   IMPFP-780            9  IO instance '%s' isn't defined in IO fil...
[04/11 11:58:28   3092s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[04/11 11:58:28   3092s] WARNING   IMPFP-3961          26  The techSite '%s' has no related standar...
[04/11 11:58:28   3092s] WARNING   IMPTS-282            2  Cell '%s' is not a level shifter cell bu...
[04/11 11:58:28   3092s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[04/11 11:58:28   3092s] WARNING   IMPEXT-3493          3  The design extraction status has been re...
[04/11 11:58:28   3092s] WARNING   IMPEXT-3530         13  The process node is not set. Use the com...
[04/11 11:58:28   3092s] WARNING   IMPEXT-6140      1417492  The RC table is not interpolated for wir...
[04/11 11:58:28   3092s] WARNING   IMPVL-346            1  Module '%s' is instantiated in the netli...
[04/11 11:58:28   3092s] WARNING   IMPVL-159         2534  Pin '%s' of cell '%s' is defined in LEF ...
[04/11 11:58:28   3092s] WARNING   IMPDB-2504           1  Cell '%s' is instantiated in the Verilog...
[04/11 11:58:28   3092s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[04/11 11:58:28   3092s] WARNING   IMPPP-170            4  The power planner failed to create a wir...
[04/11 11:58:28   3092s] WARNING   IMPPP-4022          10  Option "-%s" is obsolete and has been re...
[04/11 11:58:28   3092s] WARNING   IMPPP-354            2  The power planner did not generate %s st...
[04/11 11:58:28   3092s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/11 11:58:28   3092s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[04/11 11:58:28   3092s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[04/11 11:58:28   3092s] WARNING   IMPOPT-7140          1  The "setOptMode -holdFixingCells" list i...
[04/11 11:58:28   3092s] WARNING   IMPCCOPT-2311       12  There is a mis-match between drive-stren...
[04/11 11:58:28   3092s] WARNING   IMPCCOPT-1033        6  Did not meet the max_capacitance constra...
[04/11 11:58:28   3092s] WARNING   IMPCCOPT-1304        3  Net %s unexpectedly has no routing prese...
[04/11 11:58:28   3092s] WARNING   IMPCCOPT-1361       18  Routing configuration for %s nets in clo...
[04/11 11:58:28   3092s] WARNING   IMPCCOPT-2171       99  Unable to get/extract RC parasitics for ...
[04/11 11:58:28   3092s] WARNING   IMPCCOPT-2169       99  Cannot extract parasitics for %s net '%s...
[04/11 11:58:28   3092s] WARNING   IMPCCOPT-2187       24  The number of clock cells allowed for ce...
[04/11 11:58:28   3092s] WARNING   IMPCCOPT-1182        8  The clock_gating_cells property has no u...
[04/11 11:58:28   3092s] WARNING   IMPCCOPT-4313       12  %s cannot determine the drive strength o...
[04/11 11:58:28   3092s] WARNING   IMPCCOPT-2276        3  CCOpt/PRO found clock net '%s' is not ro...
[04/11 11:58:28   3092s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[04/11 11:58:28   3092s] *** Message Summary: 1420478 warning(s), 2 error(s)
[04/11 11:58:28   3092s] 
[04/11 11:58:28   3092s] --- Ending "Innovus" (totcpu=0:51:33, real=2:15:49, mem=2903.8M) ---
