# Project name
name: SV tools
# Project status - sandbox, graduated or archived
status: sandbox
# Links to project repos - may be one or list of several in YAML list format
repositories:
  - https://github.com/chipsalliance/sv-tests
  - https://github.com/chipsalliance/sv-tests-results
  - https://github.com/chipsalliance/uvm-verilator
  - https://github.com/chipsalliance/verible
  - https://github.com/chipsalliance/homebrew-verible
  - https://github.com/chipsalliance/verible-actions-common
  - https://github.com/chipsalliance/verible-formatter-action
  - https://github.com/chipsalliance/verible-linter-action
  - https://github.com/chipsalliance/synlig
  - https://github.com/chipsalliance/synlig-logs
  - https://github.com/chipsalliance/riscv-dv
# A one-sentence summary of the project
brief_summary: SystemVerilog toolchain / suite for working with SV/UVM 
# The project's open source license, normally Apache 2.0 unless special exception is granted
license: Apache 2.0, ISC
# Link to issue tracker
issue_tracker_link:
  - https://github.com/chipsalliance/sv-tests/issues
  - https://github.com/chipsalliance/verible/issues
  - https://github.com/chipsalliance/synlig/issues
  - https://github.com/chipsalliance/riscv-dv/issues
# Link to website
website_link:
  - https://chipsalliance.github.io/sv-tests-results/
  - https://chipsalliance.github.io/verible/
  - https://htmlpreview.github.io/?https://github.com/google/riscv-dv/blob/master/docs/build/singlehtml/index.html#document-index
# Links to social media, if present, can be a list, or N/A if none
social_media_links: N/A
# Brief summary of how widely the project is used e.g. list of companies
project_usage_and_scale: Google, Antmicro, Western Digital, Andes, OpenHW Foundation, numerous comapnies and users in open source community
# Project's motivation to join CHIPS
why_join_chips: To help drive SystemVerilog support in open source ASIC/FPGA tooling
# The primary contact person for the project, will become TSC representative once admitted
primary_contact:
  # Contact's full name
  name: Karol Gugala
  # Contact's work email
  email: kgugala@antmicro.com
  # Contact's GH handle, without the @
  github_handle: kgugala
  # Contact's role in the project
  project_role: Maintainer
### Data above this line is needed for Sandbox application, additional data below is needed for Graduated application
# Data about active project contributors
active_committers:
  - https://github.com/chipsalliance/sv-tests/graphs/contributors
  - https://github.com/chipsalliance/verible/graphs/contributors
  - https://github.com/chipsalliance/synlig/graphs/contributors
  - https://github.com/chipsalliance/riscv-dv/graphs/contributors
# Information about project's release methodology and mechanics
release_methodology: Varies according to specific tool.
# Link to project's mission statement
mission_statement_link: https://github.com/chipsalliance/sv-tools/blob/main/README.md
# Link to logo in .svg format, if present
svg_logo_link: None
# Did the project accept the LF Code of Conduct? See https://lfprojects.org/policies/code-of-conduct/
accepted_lf_code_of_conduct: yes
# Did the project adopt the CHIPS Alliance IP Policy? See https://technical-charter.chipsalliance.org
adopted_chips_alliance_ip_policy: yes
# Did the project put links to CHIPS in the header or footer of its website? If no website, still answer "yes" as declaration of will to do so.
chips_header_footer_text_on_website: yes
# Did the project transfer any registered trademarks and domains to CHIPS? If none are present, still answer "yes" as declaration of intent if that should change.
trademarks_and_domains_transferred_to_lf: yes
# Describe briefly the project's security vulnerability reporting process, or just defer to https://github.com/chipsalliance/tsc#reporting-security-vulnerabilities
security_vulnerabilities_reporting_process: The project will use [CHIPS Alliance's default security policy](https://github.com/chipsalliance/tsc#reporting-security-vulnerabilities)
# (For specifications only) link to reference implementation of the specification, N/A for non-spec projects
spec_public_reference_implementation: N/A
# New as of April 2024
communication_channels:
  - https://lists.chipsalliance.org/g/sv-wg
  - https://groups.google.com/g/verible-dev
  - https://groups.google.com/g/verible-users
  - https://lists.chipsalliance.org/g/riscv-dv-wg
financial_sponsorship: "Y"
