{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628831260406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 Patches 0.08std SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 Patches 0.08std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628831260406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 12 22:07:40 2021 " "Processing started: Thu Aug 12 22:07:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628831260406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831260406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpgaFM_matrix -c fpgaFM_matrix " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpgaFM_matrix -c fpgaFM_matrix" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831260406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628831261030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628831261030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/trirom4096_5.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/trirom4096_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 triRom4096_5 " "Found entity 1: triRom4096_5" {  } { { "IP_files/triRom4096_5.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/triRom4096_5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/trirom4096_4.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/trirom4096_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 triRom4096_4 " "Found entity 1: triRom4096_4" {  } { { "IP_files/triRom4096_4.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/triRom4096_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/trirom4096_3.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/trirom4096_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 triRom4096_3 " "Found entity 1: triRom4096_3" {  } { { "IP_files/triRom4096_3.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/triRom4096_3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/trirom4096_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/trirom4096_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 triRom4096_2 " "Found entity 1: triRom4096_2" {  } { { "IP_files/triRom4096_2.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/triRom4096_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/trirom4096_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/trirom4096_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 triRom4096_1 " "Found entity 1: triRom4096_1" {  } { { "IP_files/triRom4096_1.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/triRom4096_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268460 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "IP_files/triRom4096_0.v " "Can't analyze file -- file IP_files/triRom4096_0.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1628831268460 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "IP_files/sqrRom4096_7.v " "Can't analyze file -- file IP_files/sqrRom4096_7.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1628831268470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sqrrom4096_6.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sqrrom4096_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_6 " "Found entity 1: sqrRom4096_6" {  } { { "IP_files/sqrRom4096_6.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/sqrRom4096_6.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sqrrom4096_5.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sqrrom4096_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_5 " "Found entity 1: sqrRom4096_5" {  } { { "IP_files/sqrRom4096_5.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/sqrRom4096_5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sqrrom4096_4.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sqrrom4096_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_4 " "Found entity 1: sqrRom4096_4" {  } { { "IP_files/sqrRom4096_4.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/sqrRom4096_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sqrrom4096_3.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sqrrom4096_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_3 " "Found entity 1: sqrRom4096_3" {  } { { "IP_files/sqrRom4096_3.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/sqrRom4096_3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sqrrom4096_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sqrrom4096_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_2 " "Found entity 1: sqrRom4096_2" {  } { { "IP_files/sqrRom4096_2.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/sqrRom4096_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sqrrom4096_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sqrrom4096_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_1 " "Found entity 1: sqrRom4096_1" {  } { { "IP_files/sqrRom4096_1.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/sqrRom4096_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sinerom4096.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sinerom4096.v" { { "Info" "ISGN_ENTITY_NAME" "1 sineRom4096 " "Found entity 1: sineRom4096" {  } { { "IP_files/sineRom4096.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/sineRom4096.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268480 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "IP_files/sawRom4096_7.v " "Can't analyze file -- file IP_files/sawRom4096_7.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1628831268480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sawrom4096_6.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sawrom4096_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_6 " "Found entity 1: sawRom4096_6" {  } { { "IP_files/sawRom4096_6.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/sawRom4096_6.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sawrom4096_5.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sawrom4096_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_5 " "Found entity 1: sawRom4096_5" {  } { { "IP_files/sawRom4096_5.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/sawRom4096_5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sawrom4096_4.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sawrom4096_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_4 " "Found entity 1: sawRom4096_4" {  } { { "IP_files/sawRom4096_4.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/sawRom4096_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sawrom4096_3.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sawrom4096_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_3 " "Found entity 1: sawRom4096_3" {  } { { "IP_files/sawRom4096_3.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/sawRom4096_3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sawrom4096_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sawrom4096_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_2 " "Found entity 1: sawRom4096_2" {  } { { "IP_files/sawRom4096_2.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/sawRom4096_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sawrom4096_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sawrom4096_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_1 " "Found entity 1: sawRom4096_1" {  } { { "IP_files/sawRom4096_1.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/sawRom4096_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/parlleladd64x4.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/parlleladd64x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 parllelAdd64x4 " "Found entity 1: parllelAdd64x4" {  } { { "IP_files/parllelAdd64x4.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/parllelAdd64x4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/paralleladder.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/paralleladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallelAdder " "Found entity 1: parallelAdder" {  } { { "IP_files/parallelAdder.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/parallelAdder.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/onchipfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/onchipfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 onChipFIFO " "Found entity 1: onChipFIFO" {  } { { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/onChipFIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult32x32add2_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult32x32add2_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult32x32Add2_ip " "Found entity 1: mult32x32Add2_ip" {  } { { "IP_files/mult32x32Add2_ip.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/mult32x32Add2_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult16x64add4_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult16x64add4_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x64Add4_ip " "Found entity 1: mult16x64Add4_ip" {  } { { "IP_files/mult16x64Add4_ip.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/mult16x64Add4_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult16x64add4.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult16x64add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x64Add4 " "Found entity 1: mult16x64Add4" {  } { { "IP_files/mult16x64Add4.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/mult16x64Add4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult16x64.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult16x64.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x64 " "Found entity 1: mult16x64" {  } { { "IP_files/mult16x64.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/mult16x64.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult16x32add2.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult16x32add2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x32Add2 " "Found entity 1: mult16x32Add2" {  } { { "IP_files/mult16x32Add2.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/mult16x32Add2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult16x20add2_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult16x20add2_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x20Add2_ip " "Found entity 1: mult16x20Add2_ip" {  } { { "IP_files/mult16x20Add2_ip.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/mult16x20Add2_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult16add2_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult16add2_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16Add2_ip " "Found entity 1: mult16Add2_ip" {  } { { "IP_files/mult16Add2_ip.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/mult16Add2_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268510 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "IP_files/mult16Add_ip.v " "Can't analyze file -- file IP_files/mult16Add_ip.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1628831268518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult16_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult16_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16_ip " "Found entity 1: mult16_ip" {  } { { "IP_files/mult16_ip.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/mult16_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult8x24_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult8x24_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult8x24_ip " "Found entity 1: mult8x24_ip" {  } { { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/mult8x24_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult8x16_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult8x16_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult8x16_ip " "Found entity 1: mult8x16_ip" {  } { { "IP_files/mult8x16_ip.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/IP_files/mult8x16_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_N " "Found entity 1: shiftreg_N" {  } { { "shiftreg_N.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/shiftreg_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phasor.sv 1 1 " "Found 1 design units, including 1 entities, in source file phasor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 phasor " "Found entity 1: phasor" {  } { { "phasor.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/phasor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2s_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_core " "Found entity 1: i2s_core" {  } { { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/i2s_core.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268528 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1628831268528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fmsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fmsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FMSM " "Found entity 1: FMSM" {  } { { "FMSM.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/FMSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntr_modulus.sv 1 1 " "Found 1 design units, including 1 entities, in source file cntr_modulus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_modulus " "Found entity 1: cntr_modulus" {  } { { "cntr_modulus.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/cntr_modulus.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider_aw.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider_aw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider_AW " "Found entity 1: clockDivider_AW" {  } { { "clockDivider_AW.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/clockDivider_AW.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bilinearinterpolator.sv 1 1 " "Found 1 design units, including 1 entities, in source file bilinearinterpolator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bilinearInterpolator " "Found entity 1: bilinearInterpolator" {  } { { "bilinearInterpolator.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/bilinearInterpolator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adsrenv.sv 1 1 " "Found 1 design units, including 1 entities, in source file adsrenv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADSRenv " "Found entity 1: ADSRenv" {  } { { "ADSREnv.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/ADSREnv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/fpgasynth.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/fpgasynth.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth " "Found entity 1: fpgaSynth" {  } { { "fpgaSynth/synthesis/fpgaSynth.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/fpgaSynth.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fpgaSynth/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fpgaSynth/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_irq_mapper " "Found entity 1: fpgaSynth_irq_mapper" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_irq_mapper.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_mm_interconnect_0 " "Found entity 1: fpgaSynth_mm_interconnect_0" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: fpgaSynth_mm_interconnect_0_avalon_st_adapter_006" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: fpgaSynth_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_mm_interconnect_0_avalon_st_adapter " "Found entity 1: fpgaSynth_mm_interconnect_0_avalon_st_adapter" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: fpgaSynth_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "fpgaSynth/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "fpgaSynth/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "fpgaSynth/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "fpgaSynth/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "fpgaSynth/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "fpgaSynth/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "fpgaSynth/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_mm_interconnect_0_rsp_mux_001 " "Found entity 1: fpgaSynth_mm_interconnect_0_rsp_mux_001" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpgasynth/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "fpgaSynth/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268580 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "fpgaSynth/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_mm_interconnect_0_rsp_mux " "Found entity 1: fpgaSynth_mm_interconnect_0_rsp_mux" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_mm_interconnect_0_rsp_demux_001 " "Found entity 1: fpgaSynth_mm_interconnect_0_rsp_demux_001" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_mm_interconnect_0_rsp_demux " "Found entity 1: fpgaSynth_mm_interconnect_0_rsp_demux" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_mm_interconnect_0_cmd_mux_001 " "Found entity 1: fpgaSynth_mm_interconnect_0_cmd_mux_001" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_mm_interconnect_0_cmd_mux " "Found entity 1: fpgaSynth_mm_interconnect_0_cmd_mux" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_mm_interconnect_0_cmd_demux_001 " "Found entity 1: fpgaSynth_mm_interconnect_0_cmd_demux_001" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_mm_interconnect_0_cmd_demux " "Found entity 1: fpgaSynth_mm_interconnect_0_cmd_demux" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "fpgaSynth/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "fpgaSynth/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file fpgasynth/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "fpgaSynth/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268600 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "fpgaSynth/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268600 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "fpgaSynth/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268600 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "fpgaSynth/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268600 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "fpgaSynth/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268600 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "fpgaSynth/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628831268600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "fpgaSynth/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "fpgaSynth/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "fpgaSynth/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628831268609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "fpgaSynth/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "fpgaSynth/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "fpgaSynth/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpgaSynth_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at fpgaSynth_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628831268611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpgaSynth_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at fpgaSynth_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628831268611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_mm_interconnect_0_router_008_default_decode " "Found entity 1: fpgaSynth_mm_interconnect_0_router_008_default_decode" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268611 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpgaSynth_mm_interconnect_0_router_008 " "Found entity 2: fpgaSynth_mm_interconnect_0_router_008" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpgaSynth_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at fpgaSynth_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628831268611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpgaSynth_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at fpgaSynth_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628831268611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_mm_interconnect_0_router_003_default_decode " "Found entity 1: fpgaSynth_mm_interconnect_0_router_003_default_decode" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268611 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpgaSynth_mm_interconnect_0_router_003 " "Found entity 2: fpgaSynth_mm_interconnect_0_router_003" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpgaSynth_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at fpgaSynth_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628831268619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpgaSynth_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at fpgaSynth_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628831268619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_mm_interconnect_0_router_002_default_decode " "Found entity 1: fpgaSynth_mm_interconnect_0_router_002_default_decode" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268619 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpgaSynth_mm_interconnect_0_router_002 " "Found entity 2: fpgaSynth_mm_interconnect_0_router_002" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpgaSynth_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at fpgaSynth_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628831268621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpgaSynth_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at fpgaSynth_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628831268621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_mm_interconnect_0_router_001_default_decode " "Found entity 1: fpgaSynth_mm_interconnect_0_router_001_default_decode" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268621 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpgaSynth_mm_interconnect_0_router_001 " "Found entity 2: fpgaSynth_mm_interconnect_0_router_001" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpgaSynth_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at fpgaSynth_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628831268621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpgaSynth_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at fpgaSynth_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628831268621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_mm_interconnect_0_router_default_decode " "Found entity 1: fpgaSynth_mm_interconnect_0_router_default_decode" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268621 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpgaSynth_mm_interconnect_0_router " "Found entity 2: fpgaSynth_mm_interconnect_0_router" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fpgaSynth/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "fpgaSynth/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "fpgaSynth/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "fpgaSynth/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "fpgaSynth/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_usb_rst " "Found entity 1: fpgaSynth_usb_rst" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_usb_rst.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_usb_gpx " "Found entity 1: fpgaSynth_usb_gpx" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_usb_gpx.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_timer " "Found entity 1: fpgaSynth_timer" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_timer.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_sysid_qsys_0 " "Found entity 1: fpgaSynth_sysid_qsys_0" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_sysid_qsys_0.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_switch " "Found entity 1: fpgaSynth_switch" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_switch.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_spi_0 " "Found entity 1: fpgaSynth_spi_0" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_spi_0.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_sdram_pll_dffpipe_l2c " "Found entity 1: fpgaSynth_sdram_pll_dffpipe_l2c" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_sdram_pll.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_sdram_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268641 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpgaSynth_sdram_pll_stdsync_sv6 " "Found entity 2: fpgaSynth_sdram_pll_stdsync_sv6" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_sdram_pll.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_sdram_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268641 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpgaSynth_sdram_pll_altpll_vg92 " "Found entity 3: fpgaSynth_sdram_pll_altpll_vg92" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_sdram_pll.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_sdram_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268641 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpgaSynth_sdram_pll " "Found entity 4: fpgaSynth_sdram_pll" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_sdram_pll.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_sdram_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_sdram_input_efifo_module " "Found entity 1: fpgaSynth_sdram_input_efifo_module" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_sdram.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268649 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpgaSynth_sdram " "Found entity 2: fpgaSynth_sdram" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_sdram.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_onchip_memory2_0 " "Found entity 1: fpgaSynth_onchip_memory2_0" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_onchip_memory2_0.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_octave.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_octave.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_octave " "Found entity 1: fpgaSynth_octave" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_octave.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_octave.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_nios2_gen2_0 " "Found entity 1: fpgaSynth_nios2_gen2_0" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: fpgaSynth_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268661 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpgaSynth_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: fpgaSynth_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268661 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpgaSynth_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: fpgaSynth_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268661 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpgaSynth_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: fpgaSynth_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268661 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpgaSynth_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: fpgaSynth_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268661 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpgaSynth_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: fpgaSynth_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268661 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpgaSynth_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: fpgaSynth_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268661 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpgaSynth_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: fpgaSynth_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268661 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpgaSynth_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: fpgaSynth_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268661 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpgaSynth_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: fpgaSynth_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268661 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpgaSynth_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: fpgaSynth_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268661 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpgaSynth_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: fpgaSynth_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268661 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpgaSynth_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: fpgaSynth_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268661 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpgaSynth_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: fpgaSynth_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268661 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpgaSynth_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: fpgaSynth_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268661 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpgaSynth_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: fpgaSynth_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268661 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpgaSynth_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: fpgaSynth_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268661 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpgaSynth_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: fpgaSynth_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268661 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpgaSynth_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: fpgaSynth_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268661 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpgaSynth_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: fpgaSynth_nios2_gen2_0_cpu_nios2_oci" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268661 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpgaSynth_nios2_gen2_0_cpu " "Found entity 21: fpgaSynth_nios2_gen2_0_cpu" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: fpgaSynth_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: fpgaSynth_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: fpgaSynth_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_nios2_gen2_0_cpu_test_bench " "Found entity 1: fpgaSynth_nios2_gen2_0_cpu_test_bench" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_led.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_led " "Found entity 1: fpgaSynth_led" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_led.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_keycode_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_keycode_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_keycode_0 " "Found entity 1: fpgaSynth_keycode_0" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_keycode_0.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_keycode_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_key.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_key " "Found entity 1: fpgaSynth_key" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_key.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/fpgasynth_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file fpgasynth/synthesis/submodules/fpgasynth_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth_jtag_uart_sim_scfifo_w " "Found entity 1: fpgaSynth_jtag_uart_sim_scfifo_w" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_jtag_uart.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268679 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpgaSynth_jtag_uart_scfifo_w " "Found entity 2: fpgaSynth_jtag_uart_scfifo_w" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_jtag_uart.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268679 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpgaSynth_jtag_uart_sim_scfifo_r " "Found entity 3: fpgaSynth_jtag_uart_sim_scfifo_r" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_jtag_uart.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268679 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpgaSynth_jtag_uart_scfifo_r " "Found entity 4: fpgaSynth_jtag_uart_scfifo_r" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_jtag_uart.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268679 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpgaSynth_jtag_uart " "Found entity 5: fpgaSynth_jtag_uart" {  } { { "fpgaSynth/synthesis/submodules/fpgaSynth_jtag_uart.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/fpgaSynth_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "fpgaSynth/synthesis/submodules/altera_avalon_i2c.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "fpgaSynth/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "fpgaSynth/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268691 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "fpgaSynth/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1628831268691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "fpgaSynth/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628831268691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "fpgaSynth/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268691 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "fpgaSynth/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1628831268691 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "fpgaSynth/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1628831268691 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "fpgaSynth/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1628831268691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "fpgaSynth/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628831268691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "fpgaSynth/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628831268691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "fpgaSynth/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628831268691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "fpgaSynth/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "fpgaSynth/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "fpgaSynth/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268699 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "fpgaSynth/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1628831268701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "fpgaSynth/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268701 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "fpgaSynth/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1628831268701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "fpgaSynth/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "fpgaSynth/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "fpgaSynth/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaSynth/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveformrombank.sv 1 1 " "Found 1 design units, including 1 entities, in source file waveformrombank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waveformROMbank " "Found entity 1: waveformROMbank" {  } { { "waveformROMbank.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/waveformROMbank.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268701 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fpgaFM_matrix.sv(429) " "Verilog HDL Module Instantiation warning at fpgaFM_matrix.sv(429): ignored dangling comma in List of Port Connections" {  } { { "fpgaFM_matrix.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaFM_matrix.sv" 429 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1628831268709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgafm_matrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgafm_matrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaFM_matrix " "Found entity 1: fpgaFM_matrix" {  } { { "fpgaFM_matrix.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaFM_matrix.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_intselect.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_intselect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_intSelect " "Found entity 1: mux_intSelect" {  } { { "mux_intSelect.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/mux_intSelect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keycodetomidi.sv 1 1 " "Found 1 design units, including 1 entities, in source file keycodetomidi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keycodeToMIDI " "Found entity 1: keycodeToMIDI" {  } { { "keycodeToMIDI.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/keycodeToMIDI.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miditophaseincrement.sv 1 1 " "Found 1 design units, including 1 entities, in source file miditophaseincrement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIDItoPhaseIncrement " "Found entity 1: MIDItoPhaseIncrement" {  } { { "MIDItoPhaseIncrement.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/MIDItoPhaseIncrement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miditotableinterp.sv 1 1 " "Found 1 design units, including 1 entities, in source file miditotableinterp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIDItoTableInterp " "Found entity 1: MIDItoTableInterp" {  } { { "MIDItoTableInterp.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/MIDItoTableInterp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miditotableindex.sv 1 1 " "Found 1 design units, including 1 entities, in source file miditotableindex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIDItoTableIndex " "Found entity 1: MIDItoTableIndex" {  } { { "MIDItoTableIndex.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/MIDItoTableIndex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixregfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrixregfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrixRegfile " "Found entity 1: matrixRegfile" {  } { { "matrixRegfile.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/matrixRegfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "formattedmultadd.sv 1 1 " "Found 1 design units, including 1 entities, in source file formattedmultadd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 formattedMultAdd " "Found entity 1: formattedMultAdd" {  } { { "formattedMultAdd.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/formattedMultAdd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628831268721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268721 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sampleRequest i2s_core.sv(38) " "Verilog HDL Implicit Net warning at i2s_core.sv(38): created implicit net for \"sampleRequest\"" {  } { { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/i2s_core.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628831268721 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "octave fpgaFM_matrix.sv(137) " "Verilog HDL Implicit Net warning at fpgaFM_matrix.sv(137): created implicit net for \"octave\"" {  } { { "fpgaFM_matrix.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaFM_matrix.sv" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628831268721 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "voiceCycleEnable fpgaFM_matrix.sv(238) " "Verilog HDL Implicit Net warning at fpgaFM_matrix.sv(238): created implicit net for \"voiceCycleEnable\"" {  } { { "fpgaFM_matrix.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaFM_matrix.sv" 238 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628831268721 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "streamOutR fpgaFM_matrix.sv(329) " "Verilog HDL Implicit Net warning at fpgaFM_matrix.sv(329): created implicit net for \"streamOutR\"" {  } { { "fpgaFM_matrix.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaFM_matrix.sv" 329 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628831268721 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SPI0_SS_N fpgaFM_matrix.sv(405) " "Verilog HDL Implicit Net warning at fpgaFM_matrix.sv(405): created implicit net for \"SPI0_SS_N\"" {  } { { "fpgaFM_matrix.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/fpgaFM_matrix.sv" 405 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628831268721 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "voices_values1 formattedMultAdd.sv(29) " "Verilog HDL Implicit Net warning at formattedMultAdd.sv(29): created implicit net for \"voices_values1\"" {  } { { "formattedMultAdd.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/formattedMultAdd.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628831268721 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Enable phasor.sv(29) " "Verilog HDL error at phasor.sv(29): object \"Enable\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "phasor.sv" "" { Text "C:/Users/augh/Documents/fpgaFM_matrix/phasor.sv" 29 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1628831268721 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/augh/Documents/fpgaFM_matrix/output_files/fpgaFM_matrix.map.smsg " "Generated suppressed messages file C:/Users/augh/Documents/fpgaFM_matrix/output_files/fpgaFM_matrix.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831268883 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628831270261 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 12 22:07:50 2021 " "Processing ended: Thu Aug 12 22:07:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628831270261 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628831270261 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628831270261 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831270261 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628831270992 ""}
