
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/tansei/.Xilinx/Vivado/Vivado_init.tcl'
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top design_1_wrapper -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/tansei/Desktop/hw/0606/0606-1/kadai1/kadai1.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/design_1_c_shift_ram_0_0.dcp' for cell 'design_1_i/c_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tansei/Desktop/hw/0606/0606-1/kadai1/kadai1.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_1/design_1_c_shift_ram_0_1.dcp' for cell 'design_1_i/c_shift_ram_1'
INFO: [Project 1-454] Reading design checkpoint '/home/tansei/Desktop/hw/0606/0606-1/kadai1/kadai1.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_2/design_1_c_shift_ram_0_2.dcp' for cell 'design_1_i/c_shift_ram_2'
INFO: [Project 1-454] Reading design checkpoint '/home/tansei/Desktop/hw/0606/0606-1/kadai1/kadai1.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_3/design_1_c_shift_ram_0_3.dcp' for cell 'design_1_i/c_shift_ram_3'
INFO: [Project 1-454] Reading design checkpoint '/home/tansei/Desktop/hw/0606/0606-1/kadai1/kadai1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tansei/Desktop/hw/0606/0606-1/kadai1/kadai1.srcs/sources_1/bd/design_1/ip/design_1_fadd_top_0_0/design_1_fadd_top_0_0.dcp' for cell 'design_1_i/fadd_top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tansei/Desktop/hw/0606/0606-1/kadai1/kadai1.srcs/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/design_1_util_reduced_logic_0_0.dcp' for cell 'design_1_i/util_reduced_logic_0'
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tansei/Desktop/hw/0606/0606-1/kadai1/kadai1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/tansei/Desktop/hw/0606/0606-1/kadai1/kadai1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/tansei/Desktop/hw/0606/0606-1/kadai1/kadai1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tansei/Desktop/hw/0606/0606-1/kadai1/kadai1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/tansei/Desktop/hw/0606/0606-1/kadai1/kadai1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2109.035 ; gain = 491.512 ; free physical = 186 ; free virtual = 22833
Finished Parsing XDC File [/home/tansei/Desktop/hw/0606/0606-1/kadai1/kadai1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2109.035 ; gain = 0.000 ; free physical = 187 ; free virtual = 22834
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2109.035 ; gain = 613.930 ; free physical = 187 ; free virtual = 22834
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2141.051 ; gain = 32.016 ; free physical = 186 ; free virtual = 22833

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: eb5d2052

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2152.051 ; gain = 11.000 ; free physical = 186 ; free virtual = 22833

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ecf931be

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2221.051 ; gain = 0.000 ; free physical = 155 ; free virtual = 22768
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 5 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ecf931be

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2221.051 ; gain = 0.000 ; free physical = 155 ; free virtual = 22768
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14c7a10a6

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2221.051 ; gain = 0.000 ; free physical = 154 ; free virtual = 22768
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_BUFG_inst to drive 0 load(s) on clock net design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 10a29d65f

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2221.051 ; gain = 0.000 ; free physical = 154 ; free virtual = 22768
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: cf6a633e

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2221.051 ; gain = 0.000 ; free physical = 154 ; free virtual = 22768
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: fbbf3308

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2221.051 ; gain = 0.000 ; free physical = 154 ; free virtual = 22768
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               5  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2221.051 ; gain = 0.000 ; free physical = 154 ; free virtual = 22768
Ending Logic Optimization Task | Checksum: 17bf4c86b

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2221.051 ; gain = 0.000 ; free physical = 154 ; free virtual = 22768

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17bf4c86b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2221.051 ; gain = 0.000 ; free physical = 154 ; free virtual = 22767

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17bf4c86b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2221.051 ; gain = 0.000 ; free physical = 154 ; free virtual = 22767

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2221.051 ; gain = 0.000 ; free physical = 154 ; free virtual = 22767
Ending Netlist Obfuscation Task | Checksum: 17bf4c86b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2221.051 ; gain = 0.000 ; free physical = 154 ; free virtual = 22767
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2221.051 ; gain = 0.000 ; free physical = 154 ; free virtual = 22767
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2221.051 ; gain = 0.000 ; free physical = 151 ; free virtual = 22765
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2221.051 ; gain = 0.000 ; free physical = 150 ; free virtual = 22764
INFO: [Common 17-1381] The checkpoint '/home/tansei/Desktop/hw/0606/0606-1/kadai1/kadai1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tansei/Desktop/hw/0606/0606-1/kadai1/kadai1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.055 ; gain = 0.000 ; free physical = 163 ; free virtual = 22757
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a8451d48

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2229.055 ; gain = 0.000 ; free physical = 163 ; free virtual = 22757
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.055 ; gain = 0.000 ; free physical = 162 ; free virtual = 22756

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17f72180f

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2229.055 ; gain = 0.000 ; free physical = 153 ; free virtual = 22740

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 201d00c5f

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2229.055 ; gain = 0.000 ; free physical = 171 ; free virtual = 22751

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 201d00c5f

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2229.055 ; gain = 0.000 ; free physical = 171 ; free virtual = 22751
Phase 1 Placer Initialization | Checksum: 201d00c5f

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2229.055 ; gain = 0.000 ; free physical = 171 ; free virtual = 22751

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1df6e085d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2229.055 ; gain = 0.000 ; free physical = 170 ; free virtual = 22751

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2232.066 ; gain = 0.000 ; free physical = 162 ; free virtual = 22742

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 21a5d5e52

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2232.066 ; gain = 3.012 ; free physical = 162 ; free virtual = 22742
Phase 2 Global Placement | Checksum: 1e76e0786

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2232.066 ; gain = 3.012 ; free physical = 162 ; free virtual = 22742

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e76e0786

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2232.066 ; gain = 3.012 ; free physical = 162 ; free virtual = 22742

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 28f0ad4c8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2232.066 ; gain = 3.012 ; free physical = 161 ; free virtual = 22742

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2899fe187

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2232.066 ; gain = 3.012 ; free physical = 161 ; free virtual = 22742

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 21597a74a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2232.066 ; gain = 3.012 ; free physical = 161 ; free virtual = 22742

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1abd718a0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2232.066 ; gain = 3.012 ; free physical = 158 ; free virtual = 22741

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 257e5c81a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2232.066 ; gain = 3.012 ; free physical = 153 ; free virtual = 22740

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2919bb095

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2232.066 ; gain = 3.012 ; free physical = 154 ; free virtual = 22740

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2222390cb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2232.066 ; gain = 3.012 ; free physical = 154 ; free virtual = 22740

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1740dbc1c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2232.066 ; gain = 3.012 ; free physical = 153 ; free virtual = 22733
Phase 3 Detail Placement | Checksum: 1740dbc1c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2232.066 ; gain = 3.012 ; free physical = 153 ; free virtual = 22733

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: a79a3248

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: a79a3248

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2232.066 ; gain = 3.012 ; free physical = 153 ; free virtual = 22732
INFO: [Place 30-746] Post Placement Timing Summary WNS=-15.511. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 9adbbbeb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2232.066 ; gain = 3.012 ; free physical = 164 ; free virtual = 22739
Phase 4.1 Post Commit Optimization | Checksum: 9adbbbeb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2232.066 ; gain = 3.012 ; free physical = 164 ; free virtual = 22739

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 9adbbbeb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2232.066 ; gain = 3.012 ; free physical = 165 ; free virtual = 22740

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 9adbbbeb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2232.066 ; gain = 3.012 ; free physical = 165 ; free virtual = 22740

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2232.066 ; gain = 0.000 ; free physical = 165 ; free virtual = 22740
Phase 4.4 Final Placement Cleanup | Checksum: 18fa6386e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2232.066 ; gain = 3.012 ; free physical = 165 ; free virtual = 22740
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18fa6386e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2232.066 ; gain = 3.012 ; free physical = 165 ; free virtual = 22740
Ending Placer Task | Checksum: 103a3792f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2232.066 ; gain = 3.012 ; free physical = 169 ; free virtual = 22744
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2232.066 ; gain = 3.012 ; free physical = 169 ; free virtual = 22744
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2232.066 ; gain = 0.000 ; free physical = 169 ; free virtual = 22744
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2232.066 ; gain = 0.000 ; free physical = 168 ; free virtual = 22745
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2232.066 ; gain = 0.000 ; free physical = 168 ; free virtual = 22744
INFO: [Common 17-1381] The checkpoint '/home/tansei/Desktop/hw/0606/0606-1/kadai1/kadai1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2232.066 ; gain = 0.000 ; free physical = 161 ; free virtual = 22736
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2232.066 ; gain = 0.000 ; free physical = 169 ; free virtual = 22745
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 626dde1 ConstDB: 0 ShapeSum: fd7c9b4e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d995a925

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2325.742 ; gain = 93.676 ; free physical = 157 ; free virtual = 22635
Post Restoration Checksum: NetGraph: 73967987 NumContArr: 65ff2f9e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d995a925

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2349.738 ; gain = 117.672 ; free physical = 178 ; free virtual = 22604

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d995a925

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2362.738 ; gain = 130.672 ; free physical = 163 ; free virtual = 22588

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d995a925

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2362.738 ; gain = 130.672 ; free physical = 164 ; free virtual = 22588
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fc9b33b3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2373.738 ; gain = 141.672 ; free physical = 158 ; free virtual = 22581
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.752| TNS=-436.981| WHS=-0.241 | THS=-7.755 |

Phase 2 Router Initialization | Checksum: 1bdba9bf0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2373.738 ; gain = 141.672 ; free physical = 158 ; free virtual = 22580

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: a3e4e0a3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2373.738 ; gain = 141.672 ; free physical = 159 ; free virtual = 22581

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 789
 Number of Nodes with overlaps = 482
 Number of Nodes with overlaps = 287
 Number of Nodes with overlaps = 200
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.316| TNS=-544.037| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1156ea057

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2373.738 ; gain = 141.672 ; free physical = 170 ; free virtual = 22577

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 557
 Number of Nodes with overlaps = 316
 Number of Nodes with overlaps = 219
 Number of Nodes with overlaps = 121
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-17.355| TNS=-514.790| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 214f9c1f0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 2374.738 ; gain = 142.672 ; free physical = 171 ; free virtual = 22576

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 452
 Number of Nodes with overlaps = 243
 Number of Nodes with overlaps = 164
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-17.781| TNS=-527.881| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: f91c74c7

Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 2375.738 ; gain = 143.672 ; free physical = 176 ; free virtual = 22576
Phase 4 Rip-up And Reroute | Checksum: f91c74c7

Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 2375.738 ; gain = 143.672 ; free physical = 176 ; free virtual = 22576

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1cb5f204b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 2375.738 ; gain = 143.672 ; free physical = 175 ; free virtual = 22576
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-17.275| TNS=-512.150| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1b5882d8b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 2381.738 ; gain = 149.672 ; free physical = 172 ; free virtual = 22572

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b5882d8b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 2381.738 ; gain = 149.672 ; free physical = 172 ; free virtual = 22572
Phase 5 Delay and Skew Optimization | Checksum: 1b5882d8b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 2381.738 ; gain = 149.672 ; free physical = 172 ; free virtual = 22572

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ccac6c8e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 2381.738 ; gain = 149.672 ; free physical = 171 ; free virtual = 22572
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-17.212| TNS=-508.954| WHS=0.043  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1355817aa

Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 2381.738 ; gain = 149.672 ; free physical = 171 ; free virtual = 22572
Phase 6 Post Hold Fix | Checksum: 1355817aa

Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 2381.738 ; gain = 149.672 ; free physical = 171 ; free virtual = 22572

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.412102 %
  Global Horizontal Routing Utilization  = 0.528631 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 36.036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1b6a0520b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 2381.738 ; gain = 149.672 ; free physical = 172 ; free virtual = 22572

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b6a0520b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 2381.738 ; gain = 149.672 ; free physical = 170 ; free virtual = 22571

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2732700f2

Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 2381.738 ; gain = 149.672 ; free physical = 170 ; free virtual = 22571

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-17.212| TNS=-508.954| WHS=0.043  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2732700f2

Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 2381.738 ; gain = 149.672 ; free physical = 170 ; free virtual = 22571
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 2381.738 ; gain = 149.672 ; free physical = 189 ; free virtual = 22589

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 2381.738 ; gain = 149.672 ; free physical = 189 ; free virtual = 22589
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2381.738 ; gain = 0.000 ; free physical = 189 ; free virtual = 22589
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2381.738 ; gain = 0.000 ; free physical = 189 ; free virtual = 22590
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2381.738 ; gain = 0.000 ; free physical = 186 ; free virtual = 22589
INFO: [Common 17-1381] The checkpoint '/home/tansei/Desktop/hw/0606/0606-1/kadai1/kadai1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tansei/Desktop/hw/0606/0606-1/kadai1/kadai1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tansei/Desktop/hw/0606/0606-1/kadai1/kadai1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jun  8 02:05:13 2019...
