Time resolution is 1 ps
$stop called at time : 2200 ns : File "D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sim_1/new/uart_system_top_tb.vhd" Line 62
Note: Incoming symbol 1 arrives
Time: 2200 ns  Iteration: 0  Process: /uart_system_top_tb/testbench  File: D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sim_1/new/uart_system_top_tb.vhd
Note: Successfully received symbol 1
Time: 107800 ns  Iteration: 0  Process: /uart_system_top_tb/testbench  File: D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sim_1/new/uart_system_top_tb.vhd
$stop called at time : 107800 ns : File "D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sim_1/new/uart_system_top_tb.vhd" Line 75
Note: Successfully transmitted symbol 1
Time: 213400 ns  Iteration: 0  Process: /uart_system_top_tb/testbench  File: D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sim_1/new/uart_system_top_tb.vhd
$stop called at time : 213400 ns : File "D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sim_1/new/uart_system_top_tb.vhd" Line 81
Note: Incoming symbol 2 arrives
Time: 213400 ns  Iteration: 0  Process: /uart_system_top_tb/testbench  File: D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sim_1/new/uart_system_top_tb.vhd
Note: Successfully received symbol 2
Time: 319 us  Iteration: 0  Process: /uart_system_top_tb/testbench  File: D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sim_1/new/uart_system_top_tb.vhd
$stop called at time : 319 us : File "D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sim_1/new/uart_system_top_tb.vhd" Line 94
Note: Successfully transmitted symbol 2
Time: 424600 ns  Iteration: 0  Process: /uart_system_top_tb/testbench  File: D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sim_1/new/uart_system_top_tb.vhd
$stop called at time : 424600 ns : File "D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sim_1/new/uart_system_top_tb.vhd" Line 100
Note: Incoming symbol 3 arrives
Time: 424600 ns  Iteration: 0  Process: /uart_system_top_tb/testbench  File: D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sim_1/new/uart_system_top_tb.vhd
Note: Symbol 3 is invalid
Time: 530200 ns  Iteration: 0  Process: /uart_system_top_tb/testbench  File: D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sim_1/new/uart_system_top_tb.vhd
$stop called at time : 530200 ns : File "D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sim_1/new/uart_system_top_tb.vhd" Line 115
