# Asynchronus_FIFO
This consists of the Verilog code for synthesizable Asynchronous FIFO build using Dual Port RAM as Memory Element.
This consists of the Verilog code for synthesizable Asynchronous FIFO build using Dual Port RAM as Memory Element.
Include the simple testbench to check the functionality along with observing the respective port waveform.
Also include the Verification environment for RTL Generated.
