{
  "module_name": "zr36057.h",
  "hash_id": "6f08c879c22c33a5ba45bc3bee2871b1d6dd363de18b4c2f8300bea421d8f8a8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/pci/zoran/zr36057.h",
  "human_readable_source": " \n \n\n#ifndef _ZR36057_H_\n#define _ZR36057_H_\n\n \n\n#define ZR36057_VFEHCR          0x000\t \n#define ZR36057_VFEHCR_HS_POL           BIT(30)\n#define ZR36057_VFEHCR_H_START          10\n#define ZR36057_VFEHCR_H_END\t\t0\n#define ZR36057_VFEHCR_HMASK\t\t0x3ff\n\n#define ZR36057_VFEVCR          0x004\t \n#define ZR36057_VFEVCR_VS_POL           BIT(30)\n#define ZR36057_VFEVCR_V_START          10\n#define ZR36057_VFEVCR_V_END\t\t0\n#define ZR36057_VFEVCR_VMASK\t\t0x3ff\n\n#define ZR36057_VFESPFR         0x008\t \n#define ZR36057_VFESPFR_EXT_FL          BIT(26)\n#define ZR36057_VFESPFR_TOP_FIELD       BIT(25)\n#define ZR36057_VFESPFR_VCLK_POL        BIT(24)\n#define ZR36057_VFESPFR_H_FILTER        21\n#define ZR36057_VFESPFR_HOR_DCM         14\n#define ZR36057_VFESPFR_VER_DCM         8\n#define ZR36057_VFESPFR_DISP_MODE       6\n#define ZR36057_VFESPFR_YUV422          (0 << 3)\n#define ZR36057_VFESPFR_RGB888          (1 << 3)\n#define ZR36057_VFESPFR_RGB565          (2 << 3)\n#define ZR36057_VFESPFR_RGB555          (3 << 3)\n#define ZR36057_VFESPFR_ERR_DIF         BIT(2)\n#define ZR36057_VFESPFR_PACK24          BIT(1)\n#define ZR36057_VFESPFR_LITTLE_ENDIAN   BIT(0)\n\n#define ZR36057_VDTR            0x00c\t \n\n#define ZR36057_VDBR            0x010\t \n\n#define ZR36057_VSSFGR          0x014\t \n#define ZR36057_VSSFGR_DISP_STRIDE      16\n#define ZR36057_VSSFGR_VID_OVF          BIT(8)\n#define ZR36057_VSSFGR_SNAP_SHOT        BIT(1)\n#define ZR36057_VSSFGR_FRAME_GRAB       BIT(0)\n\n#define ZR36057_VDCR            0x018\t \n#define ZR36057_VDCR_VID_EN             BIT(31)\n#define ZR36057_VDCR_MIN_PIX            24\n#define ZR36057_VDCR_TRITON             BIT(24)\n#define ZR36057_VDCR_VID_WIN_HT         12\n#define ZR36057_VDCR_VID_WIN_WID        0\n\n#define ZR36057_MMTR            0x01c\t \n\n#define ZR36057_MMBR            0x020\t \n\n#define ZR36057_OCR             0x024\t \n#define ZR36057_OCR_OVL_ENABLE          BIT(15)\n#define ZR36057_OCR_MASK_STRIDE         0\n\n#define ZR36057_SPGPPCR         0x028\t \n#define ZR36057_SPGPPCR_SOFT_RESET\tBIT(24)\n\n#define ZR36057_GPPGCR1         0x02c\t \n\n#define ZR36057_MCSAR           0x030\t \n\n#define ZR36057_MCTCR           0x034\t \n#define ZR36057_MCTCR_COD_TIME          BIT(30)\n#define ZR36057_MCTCR_C_EMPTY           BIT(29)\n#define ZR36057_MCTCR_C_FLUSH           BIT(28)\n#define ZR36057_MCTCR_COD_GUEST_ID\t20\n#define ZR36057_MCTCR_COD_GUEST_REG\t16\n\n#define ZR36057_MCMPR           0x038\t \n\n#define ZR36057_ISR             0x03c\t \n#define ZR36057_ISR_GIRQ1               BIT(30)\n#define ZR36057_ISR_GIRQ0               BIT(29)\n#define ZR36057_ISR_COD_REP_IRQ         BIT(28)\n#define ZR36057_ISR_JPEG_REP_IRQ        BIT(27)\n\n#define ZR36057_ICR             0x040\t \n#define ZR36057_ICR_GIRQ1               BIT(30)\n#define ZR36057_ICR_GIRQ0               BIT(29)\n#define ZR36057_ICR_COD_REP_IRQ         BIT(28)\n#define ZR36057_ICR_JPEG_REP_IRQ        BIT(27)\n#define ZR36057_ICR_INT_PIN_EN          BIT(24)\n\n#define ZR36057_I2CBR           0x044\t \n#define ZR36057_I2CBR_SDA\t\tBIT(1)\n#define ZR36057_I2CBR_SCL\t\tBIT(0)\n\n#define ZR36057_JMC             0x100\t \n#define ZR36057_JMC_JPG                 BIT(31)\n#define ZR36057_JMC_JPG_EXP_MODE        (0 << 29)\n#define ZR36057_JMC_JPG_CMP_MODE        BIT(29)\n#define ZR36057_JMC_MJPG_EXP_MODE       (2 << 29)\n#define ZR36057_JMC_MJPG_CMP_MODE       (3 << 29)\n#define ZR36057_JMC_RTBUSY_FB           BIT(6)\n#define ZR36057_JMC_GO_EN               BIT(5)\n#define ZR36057_JMC_SYNC_MSTR           BIT(4)\n#define ZR36057_JMC_FLD_PER_BUFF        BIT(3)\n#define ZR36057_JMC_VFIFO_FB            BIT(2)\n#define ZR36057_JMC_CFIFO_FB            BIT(1)\n#define ZR36057_JMC_STLL_LIT_ENDIAN     BIT(0)\n\n#define ZR36057_JPC             0x104\t \n#define ZR36057_JPC_P_RESET             BIT(7)\n#define ZR36057_JPC_COD_TRNS_EN         BIT(5)\n#define ZR36057_JPC_ACTIVE              BIT(0)\n\n#define ZR36057_VSP             0x108\t \n#define ZR36057_VSP_VSYNC_SIZE          16\n#define ZR36057_VSP_FRM_TOT             0\n\n#define ZR36057_HSP             0x10c\t \n#define ZR36057_HSP_HSYNC_START         16\n#define ZR36057_HSP_LINE_TOT            0\n\n#define ZR36057_FHAP            0x110\t \n#define ZR36057_FHAP_NAX                16\n#define ZR36057_FHAP_PAX                0\n\n#define ZR36057_FVAP            0x114\t \n#define ZR36057_FVAP_NAY                16\n#define ZR36057_FVAP_PAY                0\n\n#define ZR36057_FPP             0x118\t \n#define ZR36057_FPP_ODD_EVEN            BIT(0)\n\n#define ZR36057_JCBA            0x11c\t \n\n#define ZR36057_JCFT            0x120\t \n\n#define ZR36057_JCGI            0x124\t \n#define ZR36057_JCGI_JPE_GUEST_ID       4\n#define ZR36057_JCGI_JPE_GUEST_REG      0\n\n#define ZR36057_GCR2            0x12c\t \n\n#define ZR36057_POR             0x200\t \n#define ZR36057_POR_PO_PEN              BIT(25)\n#define ZR36057_POR_PO_TIME             BIT(24)\n#define ZR36057_POR_PO_DIR              BIT(23)\n\n#define ZR36057_STR             0x300\t \n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}