    Lattice Mapping Report File for Design Module 'Addatone_ICE40_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2.0.1.281.2
Mapped on: Mon Mar 23 16:31:56 2020

Design Information
------------------

Command line:   map Addatone_ICE40_impl_1_syn.udb
     D:/Eurorack/Addatone/Addatone_ICE40/src/constraints.pdc -o
     Addatone_ICE40_impl_1_map.udb -mp Addatone_ICE40_impl_1.mrp -hierrpt -gui
     -msgset D:/Eurorack/Addatone/Addatone_ICE40/promote.xml

Design Summary
--------------

   Number of slice registers: 318 out of  5280 (6%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           665 out of  5280 (13%)
      Number of logic LUT4s:             423
      Number of inserted feedthru LUT4s: 138
      Number of replicated LUT4s:          2
      Number of ripple logic:             51 (102 LUT4s)
   Number of IO sites used:   10 out of 39 (26%)
      Number of IO sites used for general PIOs: 10
      Number of IO sites used for I3Cs: 0 out of 2 (0%)
      Number of IO sites used for PIOs+I3Cs: 10 out of 36 (28%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  4
      Net i_Clock_c: 1 loads, 1 rising, 0 falling (Driver: Port i_Clock)
      Net Main_Clock: 164 loads, 164 rising, 0 falling (Driver: Pin
     pll_48.lscc_pll_inst.u_PLL_B/OUTCORE)
      Net ADC_Data_Received: 59 loads, 59 rising, 0 falling (Driver: Pin
     adc.o_Data_Received/Q)
      Net adc.Clock_Stable: 68 loads, 68 rising, 0 falling (Driver: Pin
     adc.Clock_Stable_c/Q)
   Number of Clock Enables:  87
      Pin reset_n: 10 loads, 10 SLICEs (Net: reset_n_c)
      Net n4642: 3 loads, 3 SLICEs
      Net n7519: 1 loads, 1 SLICEs
      Net sample_position.n6094: 16 loads, 16 SLICEs
      Net sample_position.n4628: 1 loads, 1 SLICEs
      Net sample_position.n9_adj_1069: 1 loads, 1 SLICEs
      Net n4717: 9 loads, 9 SLICEs
      Net n4716: 9 loads, 9 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net n7901: 1 loads, 1 SLICEs
      Net n5063: 3 loads, 3 SLICEs
      Net n2875: 5 loads, 5 SLICEs
      Net n7587: 1 loads, 1 SLICEs
      Net n4758: 1 loads, 1 SLICEs
      Net genadder[0].adder.n4645: 8 loads, 8 SLICEs
      Net genadder[0].adder.n2868: 4 loads, 4 SLICEs
      Net adc.n3537: 1 loads, 1 SLICEs
      Net adc.n4560: 1 loads, 1 SLICEs
      Net adc.n4582: 1 loads, 1 SLICEs
      Net adc.n4575: 1 loads, 1 SLICEs
      Net adc.n2857: 4 loads, 4 SLICEs
      Net adc.n4553: 1 loads, 1 SLICEs
      Net adc.n4556: 1 loads, 1 SLICEs
      Net adc.n4611: 1 loads, 1 SLICEs
      Net adc.n7911: 1 loads, 1 SLICEs
      Net adc.n4561: 1 loads, 1 SLICEs
      Net adc.n4562: 1 loads, 1 SLICEs
      Net adc.n4579: 1 loads, 1 SLICEs
      Net adc.n4576: 1 loads, 1 SLICEs
      Net adc.n7363: 1 loads, 1 SLICEs
      Net adc.n7368: 1 loads, 1 SLICEs
      Net adc.n4583: 1 loads, 1 SLICEs
      Net adc.n4552: 1 loads, 1 SLICEs
      Net adc.n4554: 1 loads, 1 SLICEs
      Net adc.n4601: 1 loads, 1 SLICEs
      Net adc.n3531: 1 loads, 1 SLICEs
      Net adc.n3944: 1 loads, 1 SLICEs
      Net adc.n4595: 1 loads, 1 SLICEs
      Net adc.n4563: 1 loads, 1 SLICEs
      Net adc.n4573: 1 loads, 1 SLICEs
      Net adc.n3984: 1 loads, 1 SLICEs
      Net adc.n4557: 1 loads, 1 SLICEs
      Net adc.n4571: 1 loads, 1 SLICEs
      Net adc.n4591: 1 loads, 1 SLICEs
      Net adc.n4590: 1 loads, 1 SLICEs
      Net adc.n4592: 1 loads, 1 SLICEs
      Net adc.n4600: 1 loads, 1 SLICEs
      Net adc.n4555: 1 loads, 1 SLICEs
      Net adc.n4593: 1 loads, 1 SLICEs
      Net adc.n4613: 1 loads, 1 SLICEs
      Net adc.n4610: 1 loads, 1 SLICEs
      Net adc.n4612: 1 loads, 1 SLICEs
      Net adc.n4578: 1 loads, 1 SLICEs
      Net adc.n4568: 1 loads, 1 SLICEs
      Net adc.n4598: 1 loads, 1 SLICEs
      Net adc.n4566: 1 loads, 1 SLICEs
      Net adc.n4558: 1 loads, 1 SLICEs
      Net adc.n4565: 1 loads, 1 SLICEs
      Net adc.n4602: 1 loads, 1 SLICEs
      Net adc.n4607: 1 loads, 1 SLICEs
      Net adc.n4603: 1 loads, 1 SLICEs
      Net adc.n4570: 1 loads, 1 SLICEs
      Net adc.n4585: 1 loads, 1 SLICEs
      Net adc.n4586: 1 loads, 1 SLICEs
      Net adc.n4597: 1 loads, 1 SLICEs
      Net adc.n4587: 1 loads, 1 SLICEs

                                    Page 2





Design Summary (cont)
---------------------
      Net adc.n4596: 1 loads, 1 SLICEs
      Net adc.n4608: 1 loads, 1 SLICEs
      Net adc.n4588: 1 loads, 1 SLICEs
      Net adc.n4618: 1 loads, 1 SLICEs
      Net adc.n4617: 1 loads, 1 SLICEs
      Net adc.n4616: 1 loads, 1 SLICEs
      Net adc.n4615: 1 loads, 1 SLICEs
      Net adc.n4564: 1 loads, 1 SLICEs
      Net adc.n4580: 1 loads, 1 SLICEs
      Net adc.n4572: 1 loads, 1 SLICEs
      Net adc.n4605: 1 loads, 1 SLICEs
      Net adc.n4606: 1 loads, 1 SLICEs
      Net adc.n4581: 1 loads, 1 SLICEs
      Net adc.n7708: 1 loads, 1 SLICEs
      Net mult.n4650: 9 loads, 9 SLICEs
      Net mult.n7744: 1 loads, 1 SLICEs
      Net genadder[1].adder.n4652: 8 loads, 8 SLICEs
      Net genadder[1].adder.n4896: 4 loads, 4 SLICEs
      Net sample_output.dac.n4719: 5 loads, 5 SLICEs
      Net sample_output.dac.n2837: 7 loads, 7 SLICEs
      Net sample_output.dac.n12: 1 loads, 1 SLICEs
      Net sample_output.dac.n4673: 1 loads, 1 SLICEs
   Number of LSRs:  20
      Net reset_n_N_191: 35 loads, 35 SLICEs
      Net n4921: 3 loads, 3 SLICEs
      Net sample_position.n2897: 16 loads, 16 SLICEs
      Net sample_position.n4940: 9 loads, 9 SLICEs
      Net n7591: 1 loads, 1 SLICEs
      Net n2660: 9 loads, 9 SLICEs
      Net CS_Stable: 1 loads, 1 SLICEs
      Net Reset_Mult_Scaler: 5 loads, 5 SLICEs
      Net Adder_Clear: 12 loads, 12 SLICEs
      Net n7593: 1 loads, 1 SLICEs
      Net genadder[0].adder.n6058: 1 loads, 1 SLICEs
      Net adc.n5962: 1 loads, 1 SLICEs
      Net adc.n4926: 3 loads, 3 SLICEs
      Net adc.n4948: 3 loads, 3 SLICEs
      Net mult.n2914: 5 loads, 5 SLICEs
      Net genadder[1].adder.n6038: 1 loads, 1 SLICEs
      Net sample_output.n7334: 1 loads, 1 SLICEs
      Net sample_output.n4902: 3 loads, 3 SLICEs
      Net sample_output.n7601: 1 loads, 1 SLICEs
      Net sample_output.dac.n4916: 5 loads, 5 SLICEs
   Top 10 highest fanout non-clock nets:
      Net adc.Data_State: 60 loads
      Net reset_n_c: 52 loads
      Net adc.Receive_Bit[0]: 37 loads
      Net reset_n_N_191: 35 loads
      Net o_Freq_Too_High_N_366: 28 loads
      Net adc.n4481: 26 loads
      Net Harmonic[0]: 22 loads
      Net Receive_Byte[0]: 20 loads
      Net Reset_Mult_Scaler: 20 loads
      Net SM_DAC_Out[0]: 18 loads




                                    Page 3








   Number of warnings:  1
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING - map: The clock port [i_ADC_CS] is assigned to a non clock dedicated
     pin [10], which might affect the clock performance. Use dedicated clock
     resources for the port.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| i_ADC_CS            | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| i_Clock             | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_DAC_CS            | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_DAC_SCK           | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_DAC_MOSI          | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| test                | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| debug               | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| i_ADC_Clock         | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| i_ADC_Data          | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset_n             | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pll_48.lscc_pll_inst.u_PLL_B
  PLL Type:                                     PLL_B
  Input Reference Clock:               PIN      i_Clock_c
  Output Clock(CoreA):                 NODE     Main_Clock
  Output Clock(GlobalA):                        NONE
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE     pll_48.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE     pll_48.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0

                                    Page 4





PLL/DLL Summary (cont)
----------------------
  Feedback Divider:                             0
  VCO Divider:                                  1
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          SHIFTREG_0deg
  PLLOUT_SELECT_PORTB:                          SHIFTREG_0deg
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 0
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

ASIC Components
---------------

Instance Name: pll_48.lscc_pll_inst.u_PLL_B
         Type: PLL

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 68 MB






























                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor
     Corporation,  All rights reserved.
