# NES Verilator ä»¿çœŸæŒ‡å—

æœ¬æŒ‡å—ä»‹ç»å¦‚ä½•ä½¿ç”¨ Verilator å¯¹ NES æ¨¡æ‹Ÿå™¨è¿›è¡Œç¡¬ä»¶çº§ä»¿çœŸã€‚

## æ¦‚è¿°

Verilator æ˜¯ä¸€ä¸ªå¼€æºçš„ Verilog/SystemVerilog ä»¿çœŸå™¨ï¼Œå¯ä»¥å°† Chisel ç”Ÿæˆçš„ Verilog ä»£ç ç¼–è¯‘æˆ C++ å¹¶è¿è¡Œé«˜æ€§èƒ½ä»¿çœŸã€‚

### ä¼˜åŠ¿

- **ç¡¬ä»¶çº§ç²¾ç¡®åº¦**: å®Œå…¨æ¨¡æ‹Ÿç¡¬ä»¶è¡Œä¸º
- **é«˜æ€§èƒ½**: æ¯”ä¼ ç»Ÿä»¿çœŸå™¨å¿« 10-100 å€
- **å¯è°ƒè¯•**: å¯ä»¥æŸ¥çœ‹æ‰€æœ‰ä¿¡å·å’ŒçŠ¶æ€
- **å¯ç»¼åˆ**: éªŒè¯ä»£ç å¯ä»¥åœ¨ FPGA ä¸Šè¿è¡Œ

## ç¯å¢ƒè¦æ±‚

### å¿…éœ€è½¯ä»¶

1. **Verilator** (>= 4.0)
   ```bash
   # Ubuntu/Debian
   sudo apt-get install verilator
   
   # macOS
   brew install verilator
   
   # æˆ–ä»æºç ç¼–è¯‘
   git clone https://github.com/verilator/verilator
   cd verilator
   autoconf
   ./configure
   make
   sudo make install
   ```

2. **C++ ç¼–è¯‘å™¨** (g++ æˆ– clang++)
   ```bash
   # Ubuntu/Debian
   sudo apt-get install build-essential
   
   # macOS
   xcode-select --install
   ```

3. **SBT** (Scala Build Tool)
   - ç”¨äºç”Ÿæˆ Verilog

### å¯é€‰è½¯ä»¶

4. **SDL2** (ä»…å®Œæ•´ç‰ˆ GUI éœ€è¦)
   ```bash
   # Ubuntu/Debian
   sudo apt-get install libsdl2-dev
   
   # macOS
   brew install sdl2
   ```

## å¿«é€Ÿå¼€å§‹

### æ–¹æ³• 1: ä¸€é”®è¿è¡Œï¼ˆæ¨èï¼‰

```bash
# ç®€åŒ–ç‰ˆï¼ˆæ—  GUIï¼Œå¿«é€Ÿæµ‹è¯•ï¼‰
./run_verilator.sh games/your-rom.nes simple

# å®Œæ•´ç‰ˆï¼ˆå¸¦ SDL GUIï¼‰
./run_verilator.sh games/your-rom.nes full
```

### æ–¹æ³• 2: åˆ†æ­¥æ‰§è¡Œ

#### æ­¥éª¤ 1: ç”Ÿæˆ Verilog

```bash
./scripts/generate_verilog.sh
```

è¿™ä¼šï¼š
- ä½¿ç”¨ Chisel ç¼–è¯‘å™¨ç”Ÿæˆ Verilog ä»£ç 
- è¾“å‡ºåˆ° `generated/nes/` ç›®å½•
- ç”Ÿæˆ `NESSystem.v` ä¸»æ¨¡å—

#### æ­¥éª¤ 2: ç¼–è¯‘ä»¿çœŸå™¨

**ç®€åŒ–ç‰ˆï¼ˆæ¨èç”¨äºæµ‹è¯•ï¼‰:**
```bash
./scripts/verilator_build_simple.sh
```

**å®Œæ•´ç‰ˆï¼ˆå¸¦ GUIï¼‰:**
```bash
./scripts/verilator_build.sh
```

ç¼–è¯‘è¿‡ç¨‹ï¼š
- Verilator å°† Verilog è½¬æ¢ä¸º C++
- ç¼–è¯‘ C++ testbench
- é“¾æ¥ç”Ÿæˆå¯æ‰§è¡Œæ–‡ä»¶

#### æ­¥éª¤ 3: è¿è¡Œä»¿çœŸ

**ç®€åŒ–ç‰ˆ:**
```bash
./build/verilator_simple/VNESSystem games/your-rom.nes [å‘¨æœŸæ•°]
```

ç¤ºä¾‹ï¼š
```bash
# è¿è¡Œ 100 ä¸‡å‘¨æœŸ
./build/verilator_simple/VNESSystem games/Super-Contra-X-\(China\)-\(Pirate\).nes 1000000
```

**å®Œæ•´ç‰ˆ:**
```bash
./scripts/verilator_run.sh games/your-rom.nes
```

## ä»¿çœŸæ¨¡å¼å¯¹æ¯”

### ç®€åŒ–ç‰ˆ (Simple)

**ç‰¹ç‚¹:**
- æ—  GUIï¼Œçº¯å‘½ä»¤è¡Œ
- ä¸éœ€è¦ SDL2
- å¿«é€Ÿç¼–è¯‘å’Œè¿è¡Œ
- é€‚åˆè°ƒè¯•å’Œæµ‹è¯•

**è¾“å‡º:**
```
ğŸš€ NES Verilator ç®€åŒ–ä»¿çœŸå™¨
============================
ğŸ”„ å¤ä½ç³»ç»Ÿ...
ğŸ“¦ ROM ä¿¡æ¯:
   PRG ROM: 131072 å­—èŠ‚ (8 x 16KB)
   CHR ROM: 131072 å­—èŠ‚ (16 x 8KB)
   Mapper: 4
â¬†ï¸  åŠ è½½ ROM åˆ°ç¡¬ä»¶...
   PRG: 100%
   CHR: 100%
âœ… ROM åŠ è½½å®Œæˆ
ğŸ® å¼€å§‹ä»¿çœŸ (æœ€å¤š 1000000 å‘¨æœŸ)...
å‘¨æœŸ: 100000 | PC: 0x8234 | A: 0x0 | X: 0x1 | Y: 0x0
ğŸ“º VBlank (å¸§å®Œæˆ)
å‘¨æœŸ: 200000 | PC: 0x8456 | A: 0xff | X: 0x2 | Y: 0x1
...
```

### å®Œæ•´ç‰ˆ (Full)

**ç‰¹ç‚¹:**
- SDL2 å›¾å½¢ç•Œé¢
- å®æ—¶æ˜¾ç¤ºç”»é¢
- æ”¯æŒé”®ç›˜è¾“å…¥
- å®Œæ•´æ¸¸æˆä½“éªŒ

**æ§åˆ¶:**
- æ–¹å‘é”®: ç§»åŠ¨
- Z: A æŒ‰é’®
- X: B æŒ‰é’®
- Enter: Start
- Right Shift: Select
- ESC: é€€å‡º

## æ€§èƒ½ä¼˜åŒ–

### ç¼–è¯‘ä¼˜åŒ–

Verilator å·²é…ç½®ä»¥ä¸‹ä¼˜åŒ–ï¼š
- `-O3`: æœ€é«˜ C++ ä¼˜åŒ–çº§åˆ«
- `--x-assign fast`: å¿«é€Ÿ X èµ‹å€¼
- `--x-initial fast`: å¿«é€Ÿåˆå§‹åŒ–
- `--noassert`: ç¦ç”¨æ–­è¨€ï¼ˆæé«˜é€Ÿåº¦ï¼‰

### ä»¿çœŸé€Ÿåº¦

å…¸å‹æ€§èƒ½ï¼ˆå–å†³äºç¡¬ä»¶ï¼‰ï¼š
- ç®€åŒ–ç‰ˆ: ~1-5 MHzï¼ˆæ¨¡æ‹Ÿ CPU é¢‘ç‡ï¼‰
- å®Œæ•´ç‰ˆ: ~0.5-2 MHzï¼ˆå— GUI é™åˆ¶ï¼‰

å®é™… NES CPU é¢‘ç‡: 1.79 MHz

### æé«˜é€Ÿåº¦çš„æ–¹æ³•

1. **å‡å°‘å‘¨æœŸæ•°**: åªä»¿çœŸéœ€è¦çš„éƒ¨åˆ†
2. **ç¦ç”¨æ³¢å½¢è¿½è¸ª**: ç§»é™¤ `--trace` é€‰é¡¹
3. **ä½¿ç”¨ç®€åŒ–ç‰ˆ**: é¿å… GUI å¼€é”€
4. **ä¼˜åŒ– C++ ä»£ç **: ä¿®æ”¹ testbench

## è°ƒè¯•æŠ€å·§

### 1. æŸ¥çœ‹ CPU çŠ¶æ€

ç®€åŒ–ç‰ˆä¼šå®šæœŸè¾“å‡º CPU å¯„å­˜å™¨ï¼š
```
å‘¨æœŸ: 100000 | PC: 0x8234 | A: 0x0 | X: 0x1 | Y: 0x0
```

### 2. æ£€æµ‹æ­»å¾ªç¯

å¦‚æœ PC é•¿æ—¶é—´ä¸å˜ï¼Œå¯èƒ½é™·å…¥æ­»å¾ªç¯ï¼š
```
âš ï¸  è­¦å‘Š: PC æœªå˜åŒ–ï¼Œå¯èƒ½é™·å…¥æ­»å¾ªç¯
```

### 3. ç›‘æ§ VBlank

æ¯å¸§ç»“æŸæ—¶ä¼šè¾“å‡ºï¼š
```
ğŸ“º VBlank (å¸§å®Œæˆ)
```

### 4. æ³¢å½¢è¿½è¸ª

æ·»åŠ  `--trace` é€‰é¡¹ç”Ÿæˆ VCD æ³¢å½¢æ–‡ä»¶ï¼š
```bash
verilator --trace ...
```

ç„¶åç”¨ GTKWave æŸ¥çœ‹ï¼š
```bash
gtkwave dump.vcd
```

## å¸¸è§é—®é¢˜

### Q: ç¼–è¯‘å¤±è´¥ "verilator: command not found"

**A:** Verilator æœªå®‰è£…æˆ–ä¸åœ¨ PATH ä¸­
```bash
# æ£€æŸ¥å®‰è£…
which verilator
verilator --version

# é‡æ–°å®‰è£…
sudo apt-get install verilator  # Linux
brew install verilator          # macOS
```

### Q: "SDL2 not found"

**A:** åªæœ‰å®Œæ•´ç‰ˆéœ€è¦ SDL2ï¼Œå¯ä»¥ï¼š
1. å®‰è£… SDL2: `sudo apt-get install libsdl2-dev`
2. æˆ–ä½¿ç”¨ç®€åŒ–ç‰ˆ: `./run_verilator.sh rom.nes simple`

### Q: ä»¿çœŸé€Ÿåº¦å¤ªæ…¢

**A:** å°è¯•ï¼š
1. ä½¿ç”¨ç®€åŒ–ç‰ˆï¼ˆæ—  GUIï¼‰
2. å‡å°‘ä»¿çœŸå‘¨æœŸæ•°
3. ç¦ç”¨æ³¢å½¢è¿½è¸ª
4. ä½¿ç”¨æ›´å¿«çš„ CPU

### Q: "Verilog file not found"

**A:** å…ˆç”Ÿæˆ Verilogï¼š
```bash
./scripts/generate_verilog.sh
```

### Q: ROM åŠ è½½å¤±è´¥

**A:** æ£€æŸ¥ï¼š
1. ROM æ–‡ä»¶è·¯å¾„æ˜¯å¦æ­£ç¡®
2. ROM æ–‡ä»¶æ˜¯å¦æ˜¯æœ‰æ•ˆçš„ iNES æ ¼å¼
3. æ–‡ä»¶æƒé™æ˜¯å¦æ­£ç¡®

## é«˜çº§ç”¨æ³•

### è‡ªå®šä¹‰ä»¿çœŸå‘¨æœŸ

```bash
# ä»¿çœŸ 500 ä¸‡å‘¨æœŸï¼ˆçº¦ 3 ç§’ï¼‰
./build/verilator_simple/VNESSystem rom.nes 5000000
```

### ä¿®æ”¹ Testbench

ç¼–è¾‘ `verilator/nes_testbench_simple.cpp`:
```cpp
// æ·»åŠ è‡ªå®šä¹‰è°ƒè¯•è¾“å‡º
std::cout << "è‡ªå®šä¹‰ä¿¡æ¯: " << dut->io_debug_pc << std::endl;
```

é‡æ–°ç¼–è¯‘ï¼š
```bash
./scripts/verilator_build_simple.sh
```

### ç”Ÿæˆæ³¢å½¢æ–‡ä»¶

1. ä¿®æ”¹æ„å»ºè„šæœ¬ï¼Œæ·»åŠ  `--trace`
2. åœ¨ testbench ä¸­æ·»åŠ ï¼š
```cpp
#include "verilated_vcd_c.h"
VerilatedVcdC* tfp = new VerilatedVcdC;
dut->trace(tfp, 99);
tfp->open("wave.vcd");
// åœ¨æ¯ä¸ªå‘¨æœŸè°ƒç”¨
tfp->dump(cycle_count);
```

### è¿æ¥åˆ° FPGA

ç”Ÿæˆçš„ Verilog å¯ä»¥ç›´æ¥ç”¨äº FPGA ç»¼åˆï¼š
```bash
# ä½¿ç”¨ Vivado/Quartus ç­‰å·¥å…·
# æ·»åŠ  generated/nes/NESSystem.v
# é…ç½®æ—¶é’Ÿå’Œ I/O
```

## ä¸å…¶ä»–ä»¿çœŸæ–¹å¼å¯¹æ¯”

| æ–¹å¼ | é€Ÿåº¦ | ç²¾ç¡®åº¦ | æ˜“ç”¨æ€§ | ç”¨é€” |
|------|------|--------|--------|------|
| Chisel æµ‹è¯• | æ…¢ | é«˜ | é«˜ | å•å…ƒæµ‹è¯• |
| Verilator | å¿« | é«˜ | ä¸­ | ç³»ç»Ÿä»¿çœŸ |
| Scala æ¨¡æ‹Ÿå™¨ | ä¸­ | ä¸­ | é«˜ | å¿«é€ŸåŸå‹ |
| FPGA | æœ€å¿« | æœ€é«˜ | ä½ | æœ€ç»ˆéƒ¨ç½² |

## ä¸‹ä¸€æ­¥

- å°è¯•ä¸åŒçš„ ROM
- ä¿®æ”¹ testbench æ·»åŠ åŠŸèƒ½
- ä¼˜åŒ–æ€§èƒ½
- å‡†å¤‡ FPGA éƒ¨ç½²

## å‚è€ƒèµ„æ–™

- [Verilator å®˜æ–¹æ–‡æ¡£](https://verilator.org/guide/latest/)
- [Chisel æ–‡æ¡£](https://www.chisel-lang.org/)
- [NES å¼€å‘ Wiki](https://wiki.nesdev.com/)
