Analysis & Synthesis report for memory_interfaced_risc_machine_top
Sat Jun 05 03:15:01 2021
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for cpu:CPU_RAM|RAM:RW_MEM|altsyncram:mem_rtl_0|altsyncram_l4u1:auto_generated
 15. Parameter Settings for User Entity Instance: cpu:CPU_RAM
 16. Parameter Settings for User Entity Instance: cpu:CPU_RAM|vDFFE:LED_REGISTER
 17. Parameter Settings for User Entity Instance: cpu:CPU_RAM|vDFFE:Instruction_Register
 18. Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP
 19. Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|regfile:U0
 20. Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|regfile:U0|vDFFE:reg_en[0].R
 21. Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|regfile:U0|vDFFE:reg_en[1].R
 22. Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|regfile:U0|vDFFE:reg_en[2].R
 23. Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|regfile:U0|vDFFE:reg_en[3].R
 24. Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|regfile:U0|vDFFE:reg_en[4].R
 25. Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|regfile:U0|vDFFE:reg_en[5].R
 26. Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|regfile:U0|vDFFE:reg_en[6].R
 27. Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|regfile:U0|vDFFE:reg_en[7].R
 28. Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|vDFFE:A
 29. Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|vDFFE:B
 30. Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|vDFFE:C
 31. Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|vDFFE:status
 32. Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|shifter:U1
 33. Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|ALU:U2
 34. Parameter Settings for User Entity Instance: cpu:CPU_RAM|RAM:RW_MEM
 35. Parameter Settings for User Entity Instance: cpu:CPU_RAM|vDFFE:DATA_ADDRESS
 36. Parameter Settings for User Entity Instance: cpu:CPU_RAM|vDFFE:PROGRAM_COUNTER
 37. Parameter Settings for Inferred Entity Instance: cpu:CPU_RAM|RAM:RW_MEM|altsyncram:mem_rtl_0
 38. altsyncram Parameter Settings by Entity Instance
 39. Port Connectivity Checks: "cpu:CPU_RAM|datapath:DP"
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages
 43. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Jun 05 03:15:01 2021      ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                   ; memory_interfaced_risc_machine_top         ;
; Top-level Entity Name           ; memory_interfaced_risc_machine_top         ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 243                                        ;
; Total pins                      ; 67                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 4,096                                      ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                             ;
+---------------------------------------------------------------------------------+------------------------------------+------------------------------------+
; Option                                                                          ; Setting                            ; Default Value                      ;
+---------------------------------------------------------------------------------+------------------------------------+------------------------------------+
; Device                                                                          ; 5CSEMA5F31C6                       ;                                    ;
; Top-level entity name                                                           ; memory_interfaced_risc_machine_top ; memory_interfaced_risc_machine_top ;
; Family name                                                                     ; Cyclone V                          ; Cyclone V                          ;
; Use smart compilation                                                           ; Off                                ; Off                                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                                 ; On                                 ;
; Enable compact report table                                                     ; Off                                ; Off                                ;
; Restructure Multiplexers                                                        ; Auto                               ; Auto                               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                                ; Off                                ;
; Create Debugging Nodes for IP Cores                                             ; Off                                ; Off                                ;
; Preserve fewer node names                                                       ; On                                 ; On                                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                                ; Off                                ;
; Verilog Version                                                                 ; Verilog_2001                       ; Verilog_2001                       ;
; VHDL Version                                                                    ; VHDL_1993                          ; VHDL_1993                          ;
; State Machine Processing                                                        ; Auto                               ; Auto                               ;
; Safe State Machine                                                              ; Off                                ; Off                                ;
; Extract Verilog State Machines                                                  ; On                                 ; On                                 ;
; Extract VHDL State Machines                                                     ; On                                 ; On                                 ;
; Ignore Verilog initial constructs                                               ; Off                                ; Off                                ;
; Iteration limit for constant Verilog loops                                      ; 5000                               ; 5000                               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                                ; 250                                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                                 ; On                                 ;
; Infer RAMs from Raw Logic                                                       ; On                                 ; On                                 ;
; Parallel Synthesis                                                              ; On                                 ; On                                 ;
; DSP Block Balancing                                                             ; Auto                               ; Auto                               ;
; NOT Gate Push-Back                                                              ; On                                 ; On                                 ;
; Power-Up Don't Care                                                             ; On                                 ; On                                 ;
; Remove Redundant Logic Cells                                                    ; Off                                ; Off                                ;
; Remove Duplicate Registers                                                      ; On                                 ; On                                 ;
; Ignore CARRY Buffers                                                            ; Off                                ; Off                                ;
; Ignore CASCADE Buffers                                                          ; Off                                ; Off                                ;
; Ignore GLOBAL Buffers                                                           ; Off                                ; Off                                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                                ; Off                                ;
; Ignore LCELL Buffers                                                            ; Off                                ; Off                                ;
; Ignore SOFT Buffers                                                             ; On                                 ; On                                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                                ; Off                                ;
; Optimization Technique                                                          ; Balanced                           ; Balanced                           ;
; Carry Chain Length                                                              ; 70                                 ; 70                                 ;
; Auto Carry Chains                                                               ; On                                 ; On                                 ;
; Auto Open-Drain Pins                                                            ; On                                 ; On                                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                                ; Off                                ;
; Auto ROM Replacement                                                            ; On                                 ; On                                 ;
; Auto RAM Replacement                                                            ; On                                 ; On                                 ;
; Auto DSP Block Replacement                                                      ; On                                 ; On                                 ;
; Auto Shift Register Replacement                                                 ; Auto                               ; Auto                               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                               ; Auto                               ;
; Auto Clock Enable Replacement                                                   ; On                                 ; On                                 ;
; Strict RAM Replacement                                                          ; Off                                ; Off                                ;
; Allow Synchronous Control Signals                                               ; On                                 ; On                                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                                ; Off                                ;
; Auto Resource Sharing                                                           ; Off                                ; Off                                ;
; Allow Any RAM Size For Recognition                                              ; Off                                ; Off                                ;
; Allow Any ROM Size For Recognition                                              ; Off                                ; Off                                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                                ; Off                                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                                 ; On                                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                                ; Off                                ;
; Timing-Driven Synthesis                                                         ; On                                 ; On                                 ;
; Report Parameter Settings                                                       ; On                                 ; On                                 ;
; Report Source Assignments                                                       ; On                                 ; On                                 ;
; Report Connectivity Checks                                                      ; On                                 ; On                                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                                ; Off                                ;
; Synchronization Register Chain Length                                           ; 3                                  ; 3                                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation                 ; Normal compilation                 ;
; HDL message level                                                               ; Level2                             ; Level2                             ;
; Suppress Register Optimization Related Messages                                 ; Off                                ; Off                                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                               ; 5000                               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                               ; 5000                               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                                ; 100                                ;
; Clock MUX Protection                                                            ; On                                 ; On                                 ;
; Auto Gated Clock Conversion                                                     ; Off                                ; Off                                ;
; Block Design Naming                                                             ; Auto                               ; Auto                               ;
; SDC constraint protection                                                       ; Off                                ; Off                                ;
; Synthesis Effort                                                                ; Auto                               ; Auto                               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                                 ; On                                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                                ; Off                                ;
; Analysis & Synthesis Message Level                                              ; Medium                             ; Medium                             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                               ; Auto                               ;
; Resource Aware Inference For Block RAM                                          ; On                                 ; On                                 ;
; Synthesis Seed                                                                  ; 1                                  ; 1                                  ;
; Automatic Parallel Synthesis                                                    ; On                                 ; On                                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                                ; Off                                ;
+---------------------------------------------------------------------------------+------------------------------------+------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                                            ; Library ;
+-----------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; vDFFE.sv                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Memory Interfaced RISC Machine/vDFFE.sv                                                        ;         ;
; shifter.sv                                                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Memory Interfaced RISC Machine/shifter.sv                                                      ;         ;
; regfile.sv                                                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Memory Interfaced RISC Machine/regfile.sv                                                      ;         ;
; ram.sv                                                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Memory Interfaced RISC Machine/ram.sv                                                          ;         ;
; memory_interfaced_risc_machine_top.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Memory Interfaced RISC Machine/memory_interfaced_risc_machine_top.sv                           ;         ;
; instruction_decoder.sv                                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Memory Interfaced RISC Machine/instruction_decoder.sv                                          ;         ;
; fsm.sv                                                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Memory Interfaced RISC Machine/fsm.sv                                                          ;         ;
; datapath.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Memory Interfaced RISC Machine/datapath.sv                                                     ;         ;
; cpu.sv                                                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Memory Interfaced RISC Machine/cpu.sv                                                          ;         ;
; ALU.sv                                                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Memory Interfaced RISC Machine/ALU.sv                                                          ;         ;
; altsyncram.tdf                                                  ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                           ;         ;
; stratix_ram_block.inc                                           ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                    ;         ;
; lpm_mux.inc                                                     ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                              ;         ;
; lpm_decode.inc                                                  ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                           ;         ;
; aglobal150.inc                                                  ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                                                                           ;         ;
; a_rdenreg.inc                                                   ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                            ;         ;
; altrom.inc                                                      ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                                                                               ;         ;
; altram.inc                                                      ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                                                                               ;         ;
; altdpram.inc                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                                                                             ;         ;
; db/altsyncram_l4u1.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Memory Interfaced RISC Machine/db/altsyncram_l4u1.tdf                                          ;         ;
; db/memory_interfaced_risc_machine_top.ram0_ram_435e26e7.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Memory Interfaced RISC Machine/db/memory_interfaced_risc_machine_top.ram0_ram_435e26e7.hdl.mif ;         ;
+-----------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 212          ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 315          ;
;     -- 7 input functions                    ; 0            ;
;     -- 6 input functions                    ; 89           ;
;     -- 5 input functions                    ; 47           ;
;     -- 4 input functions                    ; 100          ;
;     -- <=3 input functions                  ; 79           ;
;                                             ;              ;
; Dedicated logic registers                   ; 243          ;
;                                             ;              ;
; I/O pins                                    ; 67           ;
; Total MLAB memory bits                      ; 0            ;
; Total block memory bits                     ; 4096         ;
;                                             ;              ;
; Total DSP Blocks                            ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 259          ;
; Total fan-out                               ; 2444         ;
; Average fan-out                             ; 3.45         ;
+---------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                    ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                            ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
; |memory_interfaced_risc_machine_top          ; 315 (2)           ; 243 (0)      ; 4096              ; 0          ; 67   ; 0            ; |memory_interfaced_risc_machine_top                                                                            ; work         ;
;    |cpu:CPU_RAM|                             ; 285 (41)          ; 243 (0)      ; 4096              ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM                                                                ; work         ;
;       |RAM:RW_MEM|                           ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|RAM:RW_MEM                                                     ; work         ;
;          |altsyncram:mem_rtl_0|              ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|RAM:RW_MEM|altsyncram:mem_rtl_0                                ; work         ;
;             |altsyncram_l4u1:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|RAM:RW_MEM|altsyncram:mem_rtl_0|altsyncram_l4u1:auto_generated ; work         ;
;       |datapath:DP|                          ; 123 (34)          ; 176 (0)      ; 0                 ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|datapath:DP                                                    ; work         ;
;          |ALU:U2|                            ; 33 (33)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|datapath:DP|ALU:U2                                             ; work         ;
;          |regfile:U0|                        ; 56 (56)           ; 128 (0)      ; 0                 ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|datapath:DP|regfile:U0                                         ; work         ;
;             |vDFFE:reg_en[0].R|              ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|datapath:DP|regfile:U0|vDFFE:reg_en[0].R                       ; work         ;
;             |vDFFE:reg_en[1].R|              ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|datapath:DP|regfile:U0|vDFFE:reg_en[1].R                       ; work         ;
;             |vDFFE:reg_en[2].R|              ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|datapath:DP|regfile:U0|vDFFE:reg_en[2].R                       ; work         ;
;             |vDFFE:reg_en[3].R|              ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|datapath:DP|regfile:U0|vDFFE:reg_en[3].R                       ; work         ;
;             |vDFFE:reg_en[4].R|              ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|datapath:DP|regfile:U0|vDFFE:reg_en[4].R                       ; work         ;
;             |vDFFE:reg_en[5].R|              ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|datapath:DP|regfile:U0|vDFFE:reg_en[5].R                       ; work         ;
;             |vDFFE:reg_en[6].R|              ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|datapath:DP|regfile:U0|vDFFE:reg_en[6].R                       ; work         ;
;             |vDFFE:reg_en[7].R|              ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|datapath:DP|regfile:U0|vDFFE:reg_en[7].R                       ; work         ;
;          |vDFFE:A|                           ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|datapath:DP|vDFFE:A                                            ; work         ;
;          |vDFFE:B|                           ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|datapath:DP|vDFFE:B                                            ; work         ;
;          |vDFFE:C|                           ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|datapath:DP|vDFFE:C                                            ; work         ;
;       |fsm:FSM_CONTROLLER|                   ; 118 (118)         ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|fsm:FSM_CONTROLLER                                             ; work         ;
;       |instruction_decoder:INST_DEC|         ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|instruction_decoder:INST_DEC                                   ; work         ;
;       |vDFFE:DATA_ADDRESS|                   ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|vDFFE:DATA_ADDRESS                                             ; work         ;
;       |vDFFE:Instruction_Register|           ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|vDFFE:Instruction_Register                                     ; work         ;
;       |vDFFE:LED_REGISTER|                   ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|vDFFE:LED_REGISTER                                             ; work         ;
;       |vDFFE:PROGRAM_COUNTER|                ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|vDFFE:PROGRAM_COUNTER                                          ; work         ;
;    |sseg:H0|                                 ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|sseg:H0                                                                    ; work         ;
;    |sseg:H1|                                 ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|sseg:H1                                                                    ; work         ;
;    |sseg:H2|                                 ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|sseg:H2                                                                    ; work         ;
;    |sseg:H3|                                 ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_interfaced_risc_machine_top|sseg:H3                                                                    ; work         ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------------------------+
; Name                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                             ;
+---------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------------------------+
; cpu:CPU_RAM|RAM:RW_MEM|altsyncram:mem_rtl_0|altsyncram_l4u1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; db/memory_interfaced_risc_machine_top.ram0_RAM_435e26e7.hdl.mif ;
+---------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; cpu:CPU_RAM|fsm:FSM_CONTROLLER|state[5] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1   ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 243   ;
; Number of registers using Synchronous Clear  ; 9     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 25    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 218   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------+
; Inverted Register Statistics                       ;
+------------------------------------------+---------+
; Inverted Register                        ; Fan out ;
+------------------------------------------+---------+
; cpu:CPU_RAM|fsm:FSM_CONTROLLER|state[23] ; 13      ;
; cpu:CPU_RAM|fsm:FSM_CONTROLLER|state[20] ; 17      ;
; Total number of inverted registers = 2   ;         ;
+------------------------------------------+---------+


+------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                 ;
+------------------------------------+----------------------------------+------+
; Register Name                      ; Megafunction                     ; Type ;
+------------------------------------+----------------------------------+------+
; cpu:CPU_RAM|RAM:RW_MEM|dout[0..15] ; cpu:CPU_RAM|RAM:RW_MEM|mem_rtl_0 ; RAM  ;
+------------------------------------+----------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|datapath:DP|vDFFE:C|out[15]       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|instruction_decoder:INST_DEC|Mux0 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|datapath:DP|Mux6                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|datapath:DP|Mux14                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|Mux24                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|Mux6                              ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|datapath:DP|Bin[13]               ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |memory_interfaced_risc_machine_top|cpu:CPU_RAM|datapath:DP|regfile:U0|Mux12      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for cpu:CPU_RAM|RAM:RW_MEM|altsyncram:mem_rtl_0|altsyncram_l4u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_RAM ;
+----------------+----------+------------------------------+
; Parameter Name ; Value    ; Type                         ;
+----------------+----------+------------------------------+
; data_width     ; 16       ; Signed Integer               ;
; filename       ; data.txt ; String                       ;
+----------------+----------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_RAM|vDFFE:LED_REGISTER ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_RAM|vDFFE:Instruction_Register ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; data_width     ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|regfile:U0 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|regfile:U0|vDFFE:reg_en[0].R ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|regfile:U0|vDFFE:reg_en[1].R ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|regfile:U0|vDFFE:reg_en[2].R ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|regfile:U0|vDFFE:reg_en[3].R ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|regfile:U0|vDFFE:reg_en[4].R ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|regfile:U0|vDFFE:reg_en[5].R ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|regfile:U0|vDFFE:reg_en[6].R ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|regfile:U0|vDFFE:reg_en[7].R ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|vDFFE:A ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|vDFFE:B ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|vDFFE:C ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|vDFFE:status ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_width     ; 3     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|shifter:U1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_RAM|datapath:DP|ALU:U2 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_RAM|RAM:RW_MEM ;
+----------------+----------+-----------------------------------------+
; Parameter Name ; Value    ; Type                                    ;
+----------------+----------+-----------------------------------------+
; data_width     ; 16       ; Signed Integer                          ;
; addr_width     ; 8        ; Signed Integer                          ;
; filename       ; data.txt ; String                                  ;
+----------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_RAM|vDFFE:DATA_ADDRESS ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; data_width     ; 9     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_RAM|vDFFE:PROGRAM_COUNTER ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; data_width     ; 9     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:CPU_RAM|RAM:RW_MEM|altsyncram:mem_rtl_0                          ;
+------------------------------------+-----------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                           ; Type           ;
+------------------------------------+-----------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                               ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                              ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                             ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                              ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                             ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                               ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                                       ; Untyped        ;
; WIDTH_A                            ; 16                                                              ; Untyped        ;
; WIDTHAD_A                          ; 8                                                               ; Untyped        ;
; NUMWORDS_A                         ; 256                                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                    ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                            ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                            ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                            ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                            ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                            ; Untyped        ;
; WIDTH_B                            ; 16                                                              ; Untyped        ;
; WIDTHAD_B                          ; 8                                                               ; Untyped        ;
; NUMWORDS_B                         ; 256                                                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                          ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                          ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                          ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                                          ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                    ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                          ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                            ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                            ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                            ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                            ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                            ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                            ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                               ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                               ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                            ; Untyped        ;
; BYTE_SIZE                          ; 8                                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                            ; Untyped        ;
; INIT_FILE                          ; db/memory_interfaced_risc_machine_top.ram0_RAM_435e26e7.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                          ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                 ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                           ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                           ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                               ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_l4u1                                                 ; Untyped        ;
+------------------------------------+-----------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 1                                           ;
; Entity Instance                           ; cpu:CPU_RAM|RAM:RW_MEM|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                   ;
;     -- WIDTH_A                            ; 16                                          ;
;     -- NUMWORDS_A                         ; 256                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 16                                          ;
;     -- NUMWORDS_B                         ; 256                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                    ;
+-------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:CPU_RAM|datapath:DP"                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Z_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; V_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; N_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 243                         ;
;     CLR               ; 25                          ;
;     ENA               ; 193                         ;
;     ENA SCLR          ; 9                           ;
;     ENA SLD           ; 16                          ;
; arriav_lcell_comb     ; 321                         ;
;     arith             ; 26                          ;
;         1 data inputs ; 10                          ;
;         4 data inputs ; 14                          ;
;         5 data inputs ; 2                           ;
;     normal            ; 295                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 54                          ;
;         4 data inputs ; 86                          ;
;         5 data inputs ; 45                          ;
;         6 data inputs ; 89                          ;
; boundary_port         ; 67                          ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.29                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Sat Jun 05 03:14:53 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off memory_interfaced_risc_machine -c memory_interfaced_risc_machine_top
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file vdffe.sv
    Info (12023): Found entity 1: vDFFE
Info (12021): Found 1 design units, including 1 entities, in source file shifter.sv
    Info (12023): Found entity 1: shifter
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file ram.sv
    Info (12023): Found entity 1: RAM
Info (12021): Found 2 design units, including 2 entities, in source file memory_interfaced_risc_machine_top.sv
    Info (12023): Found entity 1: memory_interfaced_risc_machine_top
    Info (12023): Found entity 2: sseg
Info (12021): Found 1 design units, including 1 entities, in source file instruction_decoder.sv
    Info (12023): Found entity 1: instruction_decoder
Info (12021): Found 1 design units, including 1 entities, in source file fsm.sv
    Info (12023): Found entity 1: fsm
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file cpu.sv
    Info (12023): Found entity 1: cpu
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU
Warning (10222): Verilog HDL Parameter Declaration warning at cpu.sv(18): Parameter Declaration in module "cpu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at cpu.sv(19): Parameter Declaration in module "cpu" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "memory_interfaced_risc_machine_top" for the top level hierarchy
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:CPU_RAM"
Info (12128): Elaborating entity "vDFFE" for hierarchy "cpu:CPU_RAM|vDFFE:LED_REGISTER"
Info (12128): Elaborating entity "vDFFE" for hierarchy "cpu:CPU_RAM|vDFFE:Instruction_Register"
Info (12128): Elaborating entity "instruction_decoder" for hierarchy "cpu:CPU_RAM|instruction_decoder:INST_DEC"
Info (10264): Verilog HDL Case Statement information at instruction_decoder.sv(29): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "datapath" for hierarchy "cpu:CPU_RAM|datapath:DP"
Info (12128): Elaborating entity "regfile" for hierarchy "cpu:CPU_RAM|datapath:DP|regfile:U0"
Info (12128): Elaborating entity "vDFFE" for hierarchy "cpu:CPU_RAM|datapath:DP|vDFFE:status"
Info (12128): Elaborating entity "shifter" for hierarchy "cpu:CPU_RAM|datapath:DP|shifter:U1"
Info (12128): Elaborating entity "ALU" for hierarchy "cpu:CPU_RAM|datapath:DP|ALU:U2"
Info (12128): Elaborating entity "fsm" for hierarchy "cpu:CPU_RAM|fsm:FSM_CONTROLLER"
Info (12128): Elaborating entity "RAM" for hierarchy "cpu:CPU_RAM|RAM:RW_MEM"
Info (12128): Elaborating entity "vDFFE" for hierarchy "cpu:CPU_RAM|vDFFE:DATA_ADDRESS"
Info (12128): Elaborating entity "sseg" for hierarchy "sseg:H0"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "cpu:CPU_RAM|mdata[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:CPU_RAM|mdata[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:CPU_RAM|mdata[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:CPU_RAM|mdata[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:CPU_RAM|mdata[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:CPU_RAM|mdata[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:CPU_RAM|mdata[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:CPU_RAM|mdata[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:CPU_RAM|mdata[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:CPU_RAM|mdata[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:CPU_RAM|mdata[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:CPU_RAM|mdata[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:CPU_RAM|mdata[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:CPU_RAM|mdata[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:CPU_RAM|mdata[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:CPU_RAM|mdata[15]" feeding internal logic into a wire
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:CPU_RAM|RAM:RW_MEM|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/memory_interfaced_risc_machine_top.ram0_RAM_435e26e7.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "cpu:CPU_RAM|RAM:RW_MEM|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "cpu:CPU_RAM|RAM:RW_MEM|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/memory_interfaced_risc_machine_top.ram0_RAM_435e26e7.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l4u1.tdf
    Info (12023): Found entity 1: altsyncram_l4u1
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at VCC
    Warning (13410): Pin "HEX4[1]" is stuck at VCC
    Warning (13410): Pin "HEX4[2]" is stuck at VCC
    Warning (13410): Pin "HEX4[3]" is stuck at VCC
    Warning (13410): Pin "HEX4[4]" is stuck at VCC
    Warning (13410): Pin "HEX4[5]" is stuck at VCC
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at VCC
    Warning (13410): Pin "HEX5[1]" is stuck at VCC
    Warning (13410): Pin "HEX5[2]" is stuck at VCC
    Warning (13410): Pin "HEX5[3]" is stuck at VCC
    Warning (13410): Pin "HEX5[4]" is stuck at VCC
    Warning (13410): Pin "HEX5[5]" is stuck at VCC
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Memory Interfaced RISC Machine/output_files/memory_interfaced_risc_machine_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "CLOCK_50"
Info (21057): Implemented 590 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 507 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 4916 megabytes
    Info: Processing ended: Sat Jun 05 03:15:01 2021
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Memory Interfaced RISC Machine/output_files/memory_interfaced_risc_machine_top.map.smsg.


