<!-- ğŸš€ Fancy VLSI GitHub Profile README by Nishant Kumar Jha -->

<!-- ğŸ¯ Banner Header with Image -->
<p align="center">
  <img src="./banner.png" alt="VLSI Banner" width="100%" />
</p>

<!-- âŒ¨ï¸ Typing Effect in Neon Pink & White (Inspired by Reference Image) -->
<p align="center">
  <img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&size=24&pause=1000&color=FFFFFF&width=700&height=60&center=true&vCenter=true&repeat=Infinity&lines=Hi%2C+I'm+Nishant+Kumar+Jha;%F0%9F%8E%93+ Final-Year+ECE+Undergrad+%7C+RTL+%7C+DFT+%7C+STA+Enthusiast" />
</p>


<!-- ğŸ–ï¸ Badges -->
<p align="center">
  <a href="https://nishant-jha-portfolio.lovable.app" target="_blank">
    <img src="https://img.shields.io/badge/-Portfolio-black?style=for-the-badge&logo=firefox&logoColor=white" />
  </a>
  <a href="https://www.linkedin.com/in/nishant-jha777/" target="_blank">
    <img src="https://img.shields.io/badge/-LinkedIn-0A66C2?style=for-the-badge&logo=linkedin&logoColor=white" />
  </a>
  <a href="mailto:jhanishant0123@gmail.com">
    <img src="https://img.shields.io/badge/-Email-black?style=for-the-badge&logo=gmail&logoColor=white" />
  </a>
</p>

---

## ğŸ§  About Me

ğŸ“ Final-year B.Tech in Electronics & Communication Engineering  
ğŸ›ï¸ Guru Ghasidas Vishwavidyalaya, Bilaspur  
ğŸ’¡ VLSI-Focused | RTL Design | DFT | STA

I'm passionate about building scalable digital systems and RTL design flows using Verilog and FPGA tools. I love optimizing performance through better architectures and exploring SRAM/FIFO structures at both schematic and code level.

ğŸ› ï¸ Tools I Use:  
**Xilinx Vivado**, **Cadence Virtuoso**, **ModelSim**, **GTKWave**, **NI Multisim**

---

## ğŸš€ Highlight Projects

ğŸ”¹ **5-Stage Pipelined RISC-V CPU (RV32I)**  
â†³ Hazard detection, forwarding logic, 100% functional coverage  
ğŸ“ [GitHub Repo](https://github.com/jhanishant0123/RISC-V-Based-5-Stage-Pipelined-Processor)

ğŸ”¹ **64-bit SRAM Design (Cadence Virtuoso)**  
â†³ Custom 6T cell, DRC/LVS checked, delay & power simulated

ğŸ”¹ **FIFO Architectures (Sync + Async)**  
â†³ Designed with metastability handling and cross-domain clocking

ğŸ”¹ **Single/Dual-Port RAMs (Vivado)**  
â†³ Verified Verilog modules, testbenches, timing validation

---

## ğŸ’» Technical Skills

| Area             | Tools & Technologies                            |
|------------------|-------------------------------------------------|
| RTL Design       | Verilog, basic SystemVerilog, FSMs              |
| VLSI Tools       | Xilinx Vivado, Cadence Virtuoso, ModelSim       |
| Memory Design    | SRAM (6T), FIFO, RAM (Single/Dual-Port)         |
| Programming      | C, C++, Python                                  |
| Workflow         | Git, Linux CLI, Markdown, VS Code               |

---

## ğŸ“ VLSI Certifications

- **VLSI Design Flow (RTL to GDS)** â€“ IIIT Delhi  
- **CMOS Digital VLSI Design** â€“ IIT Roorkee  
- **C-Based VLSI Design** â€“ IIT Guwahati  
- **Analog VLSI Design** â€“ IIT Kanpur

---

## ğŸ† Highlights & Roles

- ğŸ§ª Intern â€“ Codec Technologies (RTL + HDL Projects)  
- ğŸ’¼ Marketing Lead â€“ Silicon Society, GGV  
- ğŸ§ Volunteer â€“ NSS + Equilibrio Solasta  
- ğŸš€ Internshala Student Partner â€“ April 2025 â€“ Present

---

## ğŸ“Š GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=jhanishant0123&show_icons=true&theme=radical" width="48%" />
  <img src="https://streak-stats.demolab.com?user=jhanishant0123&theme=dark" width="48%" />
</p>

<p align="center">
  <img src="https://github-readme-activity-graph.cyclic.app/graph?username=jhanishant0123&theme=react-dark" />
</p>

---

## ğŸ”— Quick Links

[ğŸ“‚ My Projects](https://github.com/jhanishant0123?tab=repositories)  
[ğŸ“„ Resume](https://drive.google.com/file/d/1NJPo7Qt06sDi8CZutqz6FoHfZTJdDD3u/view?usp=sharing)  
[ğŸŒ Portfolio Website](https://nishant-jha-portfolio.lovable.app)

<p align="center">
  <a href="mailto:jhanishant0123@gmail.com">
    <img src="https://img.shields.io/badge/-Email-black?style=for-the-badge&logo=gmail&logoColor=white" />
  </a>
  <a href="https://www.linkedin.com/in/nishant-jha777/">
    <img src="https://img.shields.io/badge/-LinkedIn-0A66C2?style=for-the-badge&logo=linkedin&logoColor=white" />
  </a>
</p>

---

> ğŸš€ *â€œGreat chips come from clean code and clear timing.â€ â€“ Nishant Jha*
