

================================================================
== Vitis HLS Report for 'chensy'
================================================================
* Date:           Sun Feb  2 20:37:43 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        rinos
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  11.710 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1  |        ?|        ?|        27|         21|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     85|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|    1148|   1295|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    463|    -|
|Register         |        -|    -|     536|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|    1684|   1843|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |faddfsub_32ns_32ns_32_6_no_dsp_1_U2    |faddfsub_32ns_32ns_32_6_no_dsp_1    |        0|   0|  278|  392|    0|
    |faddfsub_32ns_32ns_32_6_no_dsp_1_U3    |faddfsub_32ns_32ns_32_6_no_dsp_1    |        0|   0|  278|  392|    0|
    |faddfsub_32ns_32ns_32_7_full_dsp_1_U1  |faddfsub_32ns_32ns_32_7_full_dsp_1  |        0|   2|  306|  231|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U5       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  140|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|   8| 1148| 1295|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_251_p2   |         +|   0|  0|  38|          31|           1|
    |ap_condition_244     |       and|   0|  0|   2|           1|           1|
    |ap_condition_590     |       and|   0|  0|   2|           1|           1|
    |ap_condition_594     |       and|   0|  0|   2|           1|           1|
    |icmp_ln12_fu_245_p2  |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  85|          67|          38|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  113|         22|    1|         22|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_load      |    9|          2|   31|         62|
    |ap_sig_allocacmp_x_load      |   13|          3|   32|         96|
    |ap_sig_allocacmp_y_load      |    9|          2|   32|         64|
    |ap_sig_allocacmp_z_load      |   13|          3|   32|         96|
    |grp_fu_150_opcode            |   13|          3|    2|          6|
    |grp_fu_150_p0                |   13|          3|   32|         96|
    |grp_fu_150_p1                |   13|          3|   32|         96|
    |grp_fu_154_opcode            |   13|          3|    2|          6|
    |grp_fu_154_p0                |   25|          6|   32|        192|
    |grp_fu_154_p1                |   21|          5|   32|        160|
    |grp_fu_159_opcode            |   13|          3|    2|          6|
    |grp_fu_159_p0                |   13|          3|   32|         96|
    |grp_fu_159_p1                |   13|          3|   32|         96|
    |grp_fu_163_p0                |   29|          7|   32|        224|
    |grp_fu_163_p1                |   25|          6|   32|        192|
    |grp_fu_169_p0                |   17|          4|   32|        128|
    |grp_fu_169_p1                |   17|          4|   32|        128|
    |i_fu_76                      |    9|          2|   31|         62|
    |w_fu_72                      |    9|          2|   32|         64|
    |x_fu_60                      |    9|          2|   32|         64|
    |y_fu_64                      |    9|          2|   32|         64|
    |z_fu_68                      |    9|          2|   32|         64|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  463|        103|  617|       2092|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |alpha_read_reg_376           |  32|   0|   32|          0|
    |ap_CS_fsm                    |  21|   0|   21|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |beta_read_reg_366            |  32|   0|   32|          0|
    |dt_read_reg_381              |  32|   0|   32|          0|
    |epsilon_read_reg_356         |  32|   0|   32|          0|
    |gamma_read_reg_361           |  32|   0|   32|          0|
    |i_fu_76                      |  31|   0|   31|          0|
    |icmp_ln12_reg_387            |   1|   0|    1|          0|
    |mul7_reg_407                 |  32|   0|   32|          0|
    |reg_196                      |  32|   0|   32|          0|
    |w_fu_72                      |  32|   0|   32|          0|
    |w_load_reg_419               |  32|   0|   32|          0|
    |x_fu_60                      |  32|   0|   32|          0|
    |x_load_reg_391               |  32|   0|   32|          0|
    |y_fu_64                      |  32|   0|   32|          0|
    |y_load_reg_412               |  32|   0|   32|          0|
    |z_fu_68                      |  32|   0|   32|          0|
    |z_load_reg_400               |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 536|   0|  536|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|          chensy|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|          chensy|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|          chensy|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|          chensy|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|          chensy|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|          chensy|  return value|
|dt              |   in|   32|     ap_none|              dt|        scalar|
|num_iterations  |   in|   32|     ap_none|  num_iterations|        scalar|
|alpha           |   in|   32|     ap_none|           alpha|        scalar|
|sigma           |   in|   32|     ap_none|           sigma|        scalar|
|beta            |   in|   32|     ap_none|            beta|        scalar|
|gamma           |   in|   32|     ap_none|           gamma|        scalar|
|epsilon         |   in|   32|     ap_none|         epsilon|        scalar|
|x_out           |  out|   32|      ap_vld|           x_out|       pointer|
|x_out_ap_vld    |  out|    1|      ap_vld|           x_out|       pointer|
|y_out           |  out|   32|      ap_vld|           y_out|       pointer|
|y_out_ap_vld    |  out|    1|      ap_vld|           y_out|       pointer|
|z_out           |  out|   32|      ap_vld|           z_out|       pointer|
|z_out_ap_vld    |  out|    1|      ap_vld|           z_out|       pointer|
|w_out           |  out|   32|      ap_vld|           w_out|       pointer|
|w_out_ap_vld    |  out|    1|      ap_vld|           w_out|       pointer|
+----------------+-----+-----+------------+----------------+--------------+

