<stg><name>inner_layer_3</name>


<trans_list>

<trans id="107" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="2" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="12" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="32">
<![CDATA[
entry:0 %neuron_index = alloca i32 1

]]></Node>
<StgValue><ssdm name="neuron_index"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:1 %store_ln128 = store i6 32, i6 %neuron_index

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
entry:2 %br_ln128 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body:0 %neuron_index_2 = load i6 %neuron_index

]]></Node>
<StgValue><ssdm name="neuron_index_2"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body:1 %icmp_ln128 = icmp_eq  i6 %neuron_index_2, i6 48

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:2 %br_ln128 = br i1 %icmp_ln128, void %for.body.split_ifconv, void %for.inc.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="6">
<![CDATA[
for.body.split_ifconv:0 %sext_ln128 = sext i6 %neuron_index_2

]]></Node>
<StgValue><ssdm name="sext_ln128"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="8">
<![CDATA[
for.body.split_ifconv:1 %zext_ln128 = zext i8 %sext_ln128

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:4 %NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="8">
<![CDATA[
for.body.split_ifconv:5 %NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
for.inc.i.preheader:0 %call_ln0 = call void @inner_layer_3_Pipeline_NEURONS_STATE_RESET_LOOP, i1 %NEURONS_STATE

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="8">
<![CDATA[
for.body.split_ifconv:5 %NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="33" op_0_bw="16">
<![CDATA[
for.body.split_ifconv:6 %sext_ln171 = sext i16 %NEURONS_MEMBRANE_load

]]></Node>
<StgValue><ssdm name="sext_ln171"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body.split_ifconv:7 %mul_ln171 = mul i33 %sext_ln171, i33 59296

]]></Node>
<StgValue><ssdm name="mul_ln171"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:8 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %mul_ln171, i32 32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split_ifconv:9 %leaked_membrane = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %mul_ln171, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="leaked_membrane"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:10 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %mul_ln171, i32 31

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:11 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %mul_ln171, i32 15

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:17 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %mul_ln171, i32 32

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:38 %BIASES_addr = getelementptr i8 %BIASES, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="BIASES_addr"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
for.body.split_ifconv:39 %BIASES_load = load i8 %BIASES_addr

]]></Node>
<StgValue><ssdm name="BIASES_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="1">
<![CDATA[
for.body.split_ifconv:12 %zext_ln171 = zext i1 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln171"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split_ifconv:13 %leaked_membrane_3 = add i16 %zext_ln171, i16 %leaked_membrane

]]></Node>
<StgValue><ssdm name="leaked_membrane_3"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:14 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %leaked_membrane_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:15 %xor_ln171 = xor i1 %tmp_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln171"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:16 %and_ln171 = and i1 %tmp_10, i1 %xor_ln171

]]></Node>
<StgValue><ssdm name="and_ln171"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:18 %xor_ln171_8 = xor i1 %tmp_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln171_8"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:19 %or_ln171_4 = or i1 %tmp_12, i1 %xor_ln171_8

]]></Node>
<StgValue><ssdm name="or_ln171_4"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:20 %xor_ln171_9 = xor i1 %tmp_13, i1 %or_ln171_4

]]></Node>
<StgValue><ssdm name="xor_ln171_9"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:21 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %mul_ln171, i32 32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:22 %xor_ln171_11 = xor i1 %tmp_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln171_11"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:23 %or_ln171_6 = or i1 %or_ln171_4, i1 %xor_ln171_11

]]></Node>
<StgValue><ssdm name="or_ln171_6"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:24 %and_ln171_6 = and i1 %tmp_13, i1 %or_ln171_6

]]></Node>
<StgValue><ssdm name="and_ln171_6"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:25 %and_ln171_7 = and i1 %and_ln171, i1 %tmp_13

]]></Node>
<StgValue><ssdm name="and_ln171_7"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:26 %xor_ln171_6 = xor i1 %xor_ln171_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln171_6"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:27 %or_ln171 = or i1 %tmp_12, i1 %xor_ln171_6

]]></Node>
<StgValue><ssdm name="or_ln171"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:28 %xor_ln171_7 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln171_7"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:29 %and_ln171_8 = and i1 %or_ln171, i1 %xor_ln171_7

]]></Node>
<StgValue><ssdm name="and_ln171_8"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:30 %and_ln171_9 = and i1 %tmp_12, i1 %and_ln171_6

]]></Node>
<StgValue><ssdm name="and_ln171_9"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:31 %or_ln171_5 = or i1 %and_ln171_7, i1 %and_ln171_9

]]></Node>
<StgValue><ssdm name="or_ln171_5"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:32 %xor_ln171_10 = xor i1 %or_ln171_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln171_10"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:33 %and_ln171_10 = and i1 %tmp, i1 %xor_ln171_10

]]></Node>
<StgValue><ssdm name="and_ln171_10"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body.split_ifconv:34 %select_ln171 = select i1 %and_ln171_8, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln171"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:35 %or_ln171_2 = or i1 %and_ln171_8, i1 %and_ln171_10

]]></Node>
<StgValue><ssdm name="or_ln171_2"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body.split_ifconv:36 %leaked_membrane_4 = select i1 %or_ln171_2, i16 %select_ln171, i16 %leaked_membrane_3

]]></Node>
<StgValue><ssdm name="leaked_membrane_4"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
for.body.split_ifconv:39 %BIASES_load = load i8 %BIASES_addr

]]></Node>
<StgValue><ssdm name="BIASES_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split_ifconv:2 %speclooptripcount_ln128 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln128"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split_ifconv:3 %specloopname_ln128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="16">
<![CDATA[
for.body.split_ifconv:37 %sext_ln131 = sext i16 %leaked_membrane_4

]]></Node>
<StgValue><ssdm name="sext_ln131"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="17" op_0_bw="8">
<![CDATA[
for.body.split_ifconv:40 %sext_ln131_1 = sext i8 %BIASES_load

]]></Node>
<StgValue><ssdm name="sext_ln131_1"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="8">
<![CDATA[
for.body.split_ifconv:41 %sext_ln131_2 = sext i8 %BIASES_load

]]></Node>
<StgValue><ssdm name="sext_ln131_2"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.split_ifconv:42 %add_ln131 = add i17 %sext_ln131, i17 %sext_ln131_1

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:43 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln131, i32 16

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split_ifconv:44 %add_ln131_1 = add i16 %leaked_membrane_4, i16 %sext_ln131_2

]]></Node>
<StgValue><ssdm name="add_ln131_1"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split_ifconv:45 %store_ln131 = store i16 %add_ln131_1, i8 %NEURONS_MEMBRANE_addr

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:46 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln131_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:47 %xor_ln131 = xor i1 %tmp_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln131"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:48 %and_ln131 = and i1 %tmp_16, i1 %xor_ln131

]]></Node>
<StgValue><ssdm name="and_ln131"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:49 %xor_ln131_1 = xor i1 %tmp_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln131_1"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:50 %and_ln131_1 = and i1 %tmp_15, i1 %xor_ln131_1

]]></Node>
<StgValue><ssdm name="and_ln131_1"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:51 %xor_ln131_2 = xor i1 %tmp_15, i1 %tmp_16

]]></Node>
<StgValue><ssdm name="xor_ln131_2"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split_ifconv:52 %br_ln131 = br i1 %xor_ln131_2, void %WEIGHTS_LOOP_3, void %if.end.i.i.i246

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln131_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i246:0 %br_ln131 = br i1 %and_ln131, void %if.else.i.i.i258, void %if.then2.i.i.i257

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln131_2" val="1"/>
<literal name="and_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i258:0 %br_ln131 = br i1 %and_ln131_1, void %if.end15.i.i.i265, void %if.then9.i.i.i264

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="78" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln131_2" val="1"/>
<literal name="and_ln131" val="0"/>
<literal name="and_ln131_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then9.i.i.i264:0 %store_ln131 = store i16 32768, i8 %NEURONS_MEMBRANE_addr

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln131_2" val="1"/>
<literal name="and_ln131" val="0"/>
<literal name="and_ln131_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
if.then9.i.i.i264:1 %br_ln131 = br void %if.end15.i.i.i265

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln131_2" val="1"/>
<literal name="and_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i265:0 %br_ln131 = br void %WEIGHTS_LOOP_3

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln131_2" val="1"/>
<literal name="and_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then2.i.i.i257:0 %store_ln131 = store i16 32767, i8 %NEURONS_MEMBRANE_addr

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln131_2" val="1"/>
<literal name="and_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
if.then2.i.i.i257:1 %br_ln131 = br void %WEIGHTS_LOOP_3

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
WEIGHTS_LOOP_3:0 %WEIGHTS_INDEX_addr = getelementptr i14 %WEIGHTS_INDEX, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_addr"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="8">
<![CDATA[
WEIGHTS_LOOP_3:1 %weight_index = load i8 %WEIGHTS_INDEX_addr

]]></Node>
<StgValue><ssdm name="weight_index"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
WEIGHTS_LOOP_3:2 %add_i_i156 = add i6 %neuron_index_2, i6 1

]]></Node>
<StgValue><ssdm name="add_i_i156"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="6">
<![CDATA[
WEIGHTS_LOOP_3:3 %conv_i133_cast_cast = sext i6 %add_i_i156

]]></Node>
<StgValue><ssdm name="conv_i133_cast_cast"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="8">
<![CDATA[
WEIGHTS_LOOP_3:4 %conv_i133_cast_cast_cast = zext i8 %conv_i133_cast_cast

]]></Node>
<StgValue><ssdm name="conv_i133_cast_cast_cast"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
WEIGHTS_LOOP_3:5 %WEIGHTS_INDEX_addr_2 = getelementptr i14 %WEIGHTS_INDEX, i64 0, i64 %conv_i133_cast_cast_cast

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_addr_2"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="8">
<![CDATA[
WEIGHTS_LOOP_3:6 %WEIGHTS_INDEX_load = load i8 %WEIGHTS_INDEX_addr_2

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="90" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="8">
<![CDATA[
WEIGHTS_LOOP_3:1 %weight_index = load i8 %WEIGHTS_INDEX_addr

]]></Node>
<StgValue><ssdm name="weight_index"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="8">
<![CDATA[
WEIGHTS_LOOP_3:6 %WEIGHTS_INDEX_load = load i8 %WEIGHTS_INDEX_addr_2

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_load"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="14">
<![CDATA[
WEIGHTS_LOOP_3:7 %trunc_ln133 = trunc i14 %weight_index

]]></Node>
<StgValue><ssdm name="trunc_ln133"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="6" op_3_bw="14" op_4_bw="8" op_5_bw="1" op_6_bw="16" op_7_bw="8" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
WEIGHTS_LOOP_3:8 %call_ln133 = call void @inner_layer_3_Pipeline_WEIGHTS_LOOP_3, i14 %weight_index, i6 %neuron_index_2, i14 %WEIGHTS_INDEX_load, i8 %trunc_ln133, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln133"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="94" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="6" op_3_bw="14" op_4_bw="8" op_5_bw="1" op_6_bw="16" op_7_bw="8" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
WEIGHTS_LOOP_3:8 %call_ln133 = call void @inner_layer_3_Pipeline_WEIGHTS_LOOP_3, i14 %weight_index, i6 %neuron_index_2, i14 %WEIGHTS_INDEX_load, i8 %trunc_ln133, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln133"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="95" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
WEIGHTS_LOOP_3:9 %NEURONS_MEMBRANE_load_2 = load i8 %NEURONS_MEMBRANE_addr

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="96" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
WEIGHTS_LOOP_3:9 %NEURONS_MEMBRANE_load_2 = load i8 %NEURONS_MEMBRANE_addr

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load_2"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
WEIGHTS_LOOP_3:10 %icmp_ln178 = icmp_sgt  i16 %NEURONS_MEMBRANE_load_2, i16 126

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
WEIGHTS_LOOP_3:11 %br_ln178 = br i1 %icmp_ln178, void %_Z34update_neuron_state_reset_membrane7ap_uintILi16EES0_.exit, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:0 %NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="NEURONS_STATE_addr"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then.i:1 %store_ln180 = store i1 1, i8 %NEURONS_STATE_addr

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then.i:2 %store_ln181 = store i16 0, i8 %NEURONS_MEMBRANE_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:3 %br_ln182 = br void %_Z34update_neuron_state_reset_membrane7ap_uintILi16EES0_.exit

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z34update_neuron_state_reset_membrane7ap_uintILi16EES0_.exit:0 %store_ln128 = store i6 %add_i_i156, i6 %neuron_index

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
_Z34update_neuron_state_reset_membrane7ap_uintILi16EES0_.exit:1 %br_ln128 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="105" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
for.inc.i.preheader:0 %call_ln0 = call void @inner_layer_3_Pipeline_NEURONS_STATE_RESET_LOOP, i1 %NEURONS_STATE

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0">
<![CDATA[
for.inc.i.preheader:1 %ret_ln145 = ret

]]></Node>
<StgValue><ssdm name="ret_ln145"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
