---
title: "Chapter 03 Training"
author: "Course authors (Git file)"
aspectratio: 169
theme: "CambridgeUS"
colortheme: "rose"
fonttheme: "professionalfonts"
logo: icons/common.jpg
date:
section-titles: false
toc: true
---

# Chapter 3 - Verilog - TRAINING - Common

## LSFR
### Analyse parts of the Verilog source

Find combinational and synchronous parts in

* Code 
* Schematic

### Generate schematic and JSON

Generate
* Schematic
* JSON

### yosys  file

Read the .ys file



