{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717660704942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717660704942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 04:58:24 2024 " "Processing started: Thu Jun  6 04:58:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717660704942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717660704942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SistemaDeIrrigacao -c SistemaDeIrrigacao " "Command: quartus_map --read_settings_files=on --write_settings_files=off SistemaDeIrrigacao -c SistemaDeIrrigacao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717660704942 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717660705212 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717660705213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717660712624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717660712624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemanivel.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemanivel.v" { { "Info" "ISGN_ENTITY_NAME" "1 sistemaNivel " "Found entity 1: sistemaNivel" {  } { { "sistemaNivel.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/sistemaNivel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717660712625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717660712625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemairrigacao.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemairrigacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 sistemaIrrigacao " "Found entity 1: sistemaIrrigacao" {  } { { "sistemaIrrigacao.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/sistemaIrrigacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717660712627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717660712627 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a decod7seg.v(2) " "Verilog HDL Declaration information at decod7seg.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "decod7seg.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/decod7seg.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717660712628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b decod7seg.v(3) " "Verilog HDL Declaration information at decod7seg.v(3): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "decod7seg.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/decod7seg.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717660712629 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c decod7seg.v(4) " "Verilog HDL Declaration information at decod7seg.v(4): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "decod7seg.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/decod7seg.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717660712629 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d decod7seg.v(5) " "Verilog HDL Declaration information at decod7seg.v(5): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "decod7seg.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/decod7seg.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717660712629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decod7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod7seg " "Found entity 1: decod7seg" {  } { { "decod7seg.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/decod7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717660712629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717660712629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717660712630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717660712630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_count.v 1 1 " "Found 1 design units, including 1 entities, in source file down_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 down_count " "Found entity 1: down_count" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717660712632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717660712632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file jk_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 jk_ff " "Found entity 1: jk_ff" {  } { { "jk_ff.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/jk_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717660712633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717660712633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocamento_coluna_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file deslocamento_coluna_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 deslocamento_coluna_leds " "Found entity 1: deslocamento_coluna_leds" {  } { { "deslocamento_coluna_leds.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/deslocamento_coluna_leds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717660712635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717660712635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor7seg " "Found entity 1: divisor7seg" {  } { { "divisor7seg.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/divisor7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717660712638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717660712638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorleds.v 1 1 " "Found 1 design units, including 1 entities, in source file divisorleds.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisorLeds " "Found entity 1: divisorLeds" {  } { { "divisorLeds.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/divisorLeds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717660712641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717660712641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717660712642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717660712642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_counter_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_counter_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_counter_2bit " "Found entity 1: binary_counter_2bit" {  } { { "binary_counter_2bit.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/binary_counter_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717660712644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717660712644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file matriz7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz7seg " "Found entity 1: matriz7seg" {  } { { "matriz7seg.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/matriz7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717660712646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717660712646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "mux_4x1.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/mux_4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717660712647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717660712647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1teste.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1teste " "Found entity 1: mux2to1teste" {  } { { "mux2to1teste.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/mux2to1teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717660712649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717660712649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cheio main.v(36) " "Verilog HDL Implicit Net warning at main.v(36): created implicit net for \"Cheio\"" {  } { { "main.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/main.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Medio main.v(36) " "Verilog HDL Implicit Net warning at main.v(36): created implicit net for \"Medio\"" {  } { { "main.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/main.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Baixo main.v(37) " "Verilog HDL Implicit Net warning at main.v(37): created implicit net for \"Baixo\"" {  } { { "main.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/main.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n0 down_count.v(18) " "Verilog HDL Implicit Net warning at down_count.v(18): created implicit net for \"n0\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1 down_count.v(19) " "Verilog HDL Implicit Net warning at down_count.v(19): created implicit net for \"n1\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n2 down_count.v(20) " "Verilog HDL Implicit Net warning at down_count.v(20): created implicit net for \"n2\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n3 down_count.v(21) " "Verilog HDL Implicit Net warning at down_count.v(21): created implicit net for \"n3\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n4 down_count.v(22) " "Verilog HDL Implicit Net warning at down_count.v(22): created implicit net for \"n4\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a0 down_count.v(25) " "Verilog HDL Implicit Net warning at down_count.v(25): created implicit net for \"a0\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 down_count.v(26) " "Verilog HDL Implicit Net warning at down_count.v(26): created implicit net for \"a1\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a2 down_count.v(27) " "Verilog HDL Implicit Net warning at down_count.v(27): created implicit net for \"a2\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a3 down_count.v(28) " "Verilog HDL Implicit Net warning at down_count.v(28): created implicit net for \"a3\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a4 down_count.v(29) " "Verilog HDL Implicit Net warning at down_count.v(29): created implicit net for \"a4\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a5 down_count.v(30) " "Verilog HDL Implicit Net warning at down_count.v(30): created implicit net for \"a5\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a6 down_count.v(31) " "Verilog HDL Implicit Net warning at down_count.v(31): created implicit net for \"a6\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a7 down_count.v(32) " "Verilog HDL Implicit Net warning at down_count.v(32): created implicit net for \"a7\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a8 down_count.v(33) " "Verilog HDL Implicit Net warning at down_count.v(33): created implicit net for \"a8\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a9 down_count.v(34) " "Verilog HDL Implicit Net warning at down_count.v(34): created implicit net for \"a9\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na0 down_count.v(37) " "Verilog HDL Implicit Net warning at down_count.v(37): created implicit net for \"na0\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na1 down_count.v(38) " "Verilog HDL Implicit Net warning at down_count.v(38): created implicit net for \"na1\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na2 down_count.v(39) " "Verilog HDL Implicit Net warning at down_count.v(39): created implicit net for \"na2\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na3 down_count.v(40) " "Verilog HDL Implicit Net warning at down_count.v(40): created implicit net for \"na3\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na4 down_count.v(41) " "Verilog HDL Implicit Net warning at down_count.v(41): created implicit net for \"na4\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na5 down_count.v(42) " "Verilog HDL Implicit Net warning at down_count.v(42): created implicit net for \"na5\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na6 down_count.v(43) " "Verilog HDL Implicit Net warning at down_count.v(43): created implicit net for \"na6\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na7 down_count.v(44) " "Verilog HDL Implicit Net warning at down_count.v(44): created implicit net for \"na7\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na8 down_count.v(45) " "Verilog HDL Implicit Net warning at down_count.v(45): created implicit net for \"na8\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o0 down_count.v(45) " "Verilog HDL Implicit Net warning at down_count.v(45): created implicit net for \"o0\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o1 down_count.v(49) " "Verilog HDL Implicit Net warning at down_count.v(49): created implicit net for \"o1\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o2 down_count.v(50) " "Verilog HDL Implicit Net warning at down_count.v(50): created implicit net for \"o2\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o3 down_count.v(51) " "Verilog HDL Implicit Net warning at down_count.v(51): created implicit net for \"o3\"" {  } { { "down_count.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712650 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(98) " "Verilog HDL Instantiation warning at main.v(98): instance has no name" {  } { { "main.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/main.v" 98 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717660712652 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717660712678 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk7seg main.v(24) " "Output port \"clk7seg\" at main.v(24) has no driver" {  } { { "main.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/main.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717660712681 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sistemaIrrigacao sistemaIrrigacao:irrigacao_inst " "Elaborating entity \"sistemaIrrigacao\" for hierarchy \"sistemaIrrigacao:irrigacao_inst\"" {  } { { "main.v" "irrigacao_inst" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/main.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sistemaNivel sistemaNivel:nivel_inst " "Elaborating entity \"sistemaNivel\" for hierarchy \"sistemaNivel:nivel_inst\"" {  } { { "main.v" "nivel_inst" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/main.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorLeds divisorLeds:divisor " "Elaborating entity \"divisorLeds\" for hierarchy \"divisorLeds:divisor\"" {  } { { "main.v" "divisor" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/main.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff divisorLeds:divisor\|d_ff:dff_0 " "Elaborating entity \"d_ff\" for hierarchy \"divisorLeds:divisor\|d_ff:dff_0\"" {  } { { "divisorLeds.v" "dff_0" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/divisorLeds.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocamento_coluna_leds deslocamento_coluna_leds:dc " "Elaborating entity \"deslocamento_coluna_leds\" for hierarchy \"deslocamento_coluna_leds:dc\"" {  } { { "main.v" "dc" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/main.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz7seg matriz7seg:m7 " "Elaborating entity \"matriz7seg\" for hierarchy \"matriz7seg:m7\"" {  } { { "main.v" "m7" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/main.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor7seg matriz7seg:m7\|divisor7seg:d1 " "Elaborating entity \"divisor7seg\" for hierarchy \"matriz7seg:m7\|divisor7seg:d1\"" {  } { { "matriz7seg.v" "d1" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/matriz7seg.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712700 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "q\[9\] 0 divisor7seg.v(7) " "Net \"q\[9\]\" at divisor7seg.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "divisor7seg.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/divisor7seg.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717660712701 "|main|matriz7seg:m7|divisor7seg:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_count matriz7seg:m7\|down_count:us " "Elaborating entity \"down_count\" for hierarchy \"matriz7seg:m7\|down_count:us\"" {  } { { "matriz7seg.v" "us" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/matriz7seg.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jk_ff matriz7seg:m7\|down_count:us\|jk_ff:ff0 " "Elaborating entity \"jk_ff\" for hierarchy \"matriz7seg:m7\|down_count:us\|jk_ff:ff0\"" {  } { { "down_count.v" "ff0" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/down_count.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 matriz7seg:m7\|mux2to1:mux_u_min " "Elaborating entity \"mux2to1\" for hierarchy \"matriz7seg:m7\|mux2to1:mux_u_min\"" {  } { { "matriz7seg.v" "mux_u_min" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/matriz7seg.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod7seg decod7seg:dec0 " "Elaborating entity \"decod7seg\" for hierarchy \"decod7seg:dec0\"" {  } { { "main.v" "dec0" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/main.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_counter_2bit binary_counter_2bit:comb_117 " "Elaborating entity \"binary_counter_2bit\" for hierarchy \"binary_counter_2bit:comb_117\"" {  } { { "main.v" "comb_117" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/main.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 mux_4x1:mux4x1 " "Elaborating entity \"mux_4x1\" for hierarchy \"mux_4x1:mux4x1\"" {  } { { "main.v" "mux4x1" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/main.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717660712714 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1717660712899 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "clk7seg GND " "Pin \"clk7seg\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/main.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717660712997 "|main|clk7seg"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717660712997 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "jk_ff.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/jk_ff.v" 7 -1 0 } } { "matriz7seg.v" "" { Text "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/matriz7seg.v" 15 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1717660712998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "176 " "Implemented 176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717660713034 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717660713034 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717660713034 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717660713034 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/output_files/SistemaDeIrrigacao.map.smsg " "Generated suppressed messages file C:/Users/danlu/OneDrive/Documentos/GitHub/MI-CD-TP02-GP2-PBL2/SistemadeIrrigacao/output_files/SistemaDeIrrigacao.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717660713066 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717660713081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 04:58:33 2024 " "Processing ended: Thu Jun  6 04:58:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717660713081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717660713081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717660713081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717660713081 ""}
