INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_decoder/RISC_V_decoder.srcs/sources_1/new/decoder_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_decoder/RISC_V_decoder.srcs/sim_1/new/tb_decoder_riscv_obf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decoder_riscv_obf
