create_project -force Streaming_2_D_FIR_Filter_fil .
set_property target_language VHDL [current_project]
set_property part xc7z020clg484-1 [current_project]
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Adjust_Sync_Signals.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Aligned_Demux.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Aligned_Pulse.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Aligned_Pulse1.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Aligned_to_Second_Pulse.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Bit_Set.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/decoder.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Delay_balance.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Detect_Frame_End.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Detect_Frame_Start.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Detect_Line_End.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Detect_Line_Start.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Detect_Valid.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Dynamic_RAM_Blocks.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/eML_Counter.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/eML_Counter_block.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/eML_Counter_block1.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/eML_Counter_block2.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/eML_Counter_block3.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/eML_Counter_block4.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/eML_Counter_block5.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/eML_Counter_block6.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Hold_Valid_Counter.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Initial_Line_Skip.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Line_Memory.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Line_Memory_Bank.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Line_Memory_Controller.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Line_Selector.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Make_Neighborhood.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Make_Neighborhood_block.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Out_Row_Count.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Pos_Edge_Detect.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Pos_Edge_Detect1.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/RAM_Blocks.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Read_Col_Counter.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Read_Control.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Read_Line_Count.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Read_Line_Counter1.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Repeat_Counter.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Select_All_Output_Rows.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/SimpleDualPortRAM_generic.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Streaming_2_D_FIR_Filter.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Streaming_2_D_FIR_Filter_pkg.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Sync_Demux.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/SyncMux.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Time_Distance.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Time_Distance_block.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Write_Col_Counter.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_VHDL/fil_videosharp_sim/Write_Line_Counter.vhd}
create_ip -name clk_wiz -vendor xilinx.com -library ip -module_name clk_wiz_0
set_property -dict [list  CONFIG.PRIM_IN_FREQ {100.000} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25}] [get_ips clk_wiz_0]
create_ip -name fifo_generator -vendor xilinx.com -library ip -module_name jtag_mac_fifo
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {8} CONFIG.Input_Depth {4096} CONFIG.Read_Data_Count {true}  CONFIG.Use_Embedded_Registers {false} CONFIG.read_data_count_width {12} CONFIG.Almost_Full_Flag {true}] [get_ips jtag_mac_fifo]
create_ip -name fifo_generator -vendor xilinx.com -library ip -module_name simcycle_fifo
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {16} CONFIG.Input_Depth {16} CONFIG.Use_Embedded_Registers {false} ] [get_ips simcycle_fifo]
generate_target all [get_ips] -force
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/filsrc/jtag_mac.v}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/filsrc/jtag_mac_fifo_wrapper.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/filsrc/simcycle_fifo_wrapper.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/filsrc/mwfil_dpscram.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/filsrc/mwfil_udfifo.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/filsrc/mwfil_bus2dut.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/filsrc/mwfil_chifcore.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/filsrc/mwfil_controller.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/filsrc/mwfil_dut2bus.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/filsrc/Streaming_2_D_FIR_Filter_wrapper.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/filsrc/mwfil_chiftop.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/filsrc/Streaming_2_D_FIR_Filter_fil.vhd}
add_files -norecurse {D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/filsrc/Streaming_2_D_FIR_Filter_fil.xdc}
set_property top Streaming_2_D_FIR_Filter_fil [current_fileset]
launch_runs synth_1
wait_on_run synth_1
if {[get_property PROGRESS [get_runs synth_1]] != "100%"} {  
  error "ERROR: Synthesis failed" 
}
close_project
