Simulator report for model8
Wed Oct 23 21:00:32 2024
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |MODEL8|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 100.0 us     ;
; Simulation Netlist Size     ; 336 nodes    ;
; Simulation Coverage         ;      71.31 % ;
; Total Number of Transitions ; 37410        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C5F256C6  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                            ;
+--------------------------------------------------------------------------------------------+------------------+---------------+
; Option                                                                                     ; Setting          ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------+---------------+
; Simulation mode                                                                            ; Timing           ; Timing        ;
; Start time                                                                                 ; 0 ns             ; 0 ns          ;
; Simulation results format                                                                  ; CVWF             ;               ;
; Vector input source                                                                        ; MODEL8/MODEL.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On               ; On            ;
; Check outputs                                                                              ; Off              ; Off           ;
; Report simulation coverage                                                                 ; On               ; On            ;
; Display complete 1/0 value coverage report                                                 ; On               ; On            ;
; Display missing 1-value coverage report                                                    ; On               ; On            ;
; Display missing 0-value coverage report                                                    ; On               ; On            ;
; Detect setup and hold time violations                                                      ; Off              ; Off           ;
; Detect glitches                                                                            ; Off              ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off              ; Off           ;
; Generate Signal Activity File                                                              ; Off              ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off              ; Off           ;
; Group bus channels in simulation results                                                   ; Off              ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On               ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE       ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off              ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off              ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto             ; Auto          ;
+--------------------------------------------------------------------------------------------+------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------------------------------------------------+
; |MODEL8|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      71.31 % ;
; Total nodes checked                                 ; 336          ;
; Total output ports checked                          ; 352          ;
; Total output ports with complete 1/0-value coverage ; 251          ;
; Total output ports with no 1/0-value coverage       ; 96           ;
; Total output ports with no 1-value coverage         ; 101          ;
; Total output ports with no 0-value coverage         ; 96           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                         ; Output Port Name                                                                                                     ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_reg_bit1a[2] ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[2]               ; regout           ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_reg_bit1a[1] ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[1]               ; regout           ;
; |MODEL8|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0    ; |MODEL8|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|q_a[0]             ; portadataout0    ;
; |MODEL8|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0    ; |MODEL8|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|q_a[1]             ; portadataout1    ;
; |MODEL8|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0    ; |MODEL8|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|q_a[2]             ; portadataout2    ;
; |MODEL8|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0    ; |MODEL8|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|q_a[3]             ; portadataout3    ;
; |MODEL8|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0    ; |MODEL8|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|q_a[4]             ; portadataout4    ;
; |MODEL8|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0    ; |MODEL8|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|q_a[5]             ; portadataout5    ;
; |MODEL8|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0    ; |MODEL8|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|q_a[6]             ; portadataout6    ;
; |MODEL8|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0    ; |MODEL8|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|q_a[7]             ; portadataout7    ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_reg_bit1a[0] ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[0]               ; regout           ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita0   ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita0      ; combout          ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita0   ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita1   ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita1      ; combout          ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita1   ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita2   ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita2      ; combout          ;
; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[3]                                                                               ; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[3]                                                                                  ; regout           ;
; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[2]                                                                               ; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[2]                                                                                  ; regout           ;
; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[1]                                                                               ; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[1]                                                                                  ; regout           ;
; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[0]                                                                               ; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[0]                                                                                  ; regout           ;
; |MODEL8|ALU:inst1|ALU181:inst|Add0~10                                                                             ; |MODEL8|ALU:inst1|ALU181:inst|Add0~10                                                                                ; cout             ;
; |MODEL8|ALU:inst1|ALU181:inst|Add0~11                                                                             ; |MODEL8|ALU:inst1|ALU181:inst|Add0~11                                                                                ; combout          ;
; |MODEL8|ALU:inst1|ALU181:inst|Add0~11                                                                             ; |MODEL8|ALU:inst1|ALU181:inst|Add0~12                                                                                ; cout             ;
; |MODEL8|ALU:inst1|ALU181:inst|Add0~13                                                                             ; |MODEL8|ALU:inst1|ALU181:inst|Add0~13                                                                                ; combout          ;
; |MODEL8|ALU:inst1|ALU181:inst|Add0~13                                                                             ; |MODEL8|ALU:inst1|ALU181:inst|Add0~14                                                                                ; cout             ;
; |MODEL8|ALU:inst1|ALU181:inst|Add0~15                                                                             ; |MODEL8|ALU:inst1|ALU181:inst|Add0~15                                                                                ; combout          ;
; |MODEL8|ALU:inst1|ALU181:inst|Add0~15                                                                             ; |MODEL8|ALU:inst1|ALU181:inst|Add0~16                                                                                ; cout             ;
; |MODEL8|ALU:inst1|ALU181:inst|Add0~17                                                                             ; |MODEL8|ALU:inst1|ALU181:inst|Add0~17                                                                                ; combout          ;
; |MODEL8|ALU:inst1|ALU181:inst|Add0~17                                                                             ; |MODEL8|ALU:inst1|ALU181:inst|Add0~18                                                                                ; cout             ;
; |MODEL8|ALU:inst1|ALU181:inst|Add0~19                                                                             ; |MODEL8|ALU:inst1|ALU181:inst|Add0~19                                                                                ; combout          ;
; |MODEL8|ALU:inst1|ALU181:inst|Add0~19                                                                             ; |MODEL8|ALU:inst1|ALU181:inst|Add0~20                                                                                ; cout             ;
; |MODEL8|ALU:inst1|ALU181:inst|Add0~21                                                                             ; |MODEL8|ALU:inst1|ALU181:inst|Add0~21                                                                                ; combout          ;
; |MODEL8|ALU:inst1|ALU181:inst|Add0~21                                                                             ; |MODEL8|ALU:inst1|ALU181:inst|Add0~22                                                                                ; cout             ;
; |MODEL8|ALU:inst1|ALU181:inst|Add0~23                                                                             ; |MODEL8|ALU:inst1|ALU181:inst|Add0~23                                                                                ; combout          ;
; |MODEL8|ALU:inst1|ALU181:inst|Add0~23                                                                             ; |MODEL8|ALU:inst1|ALU181:inst|Add0~24                                                                                ; cout             ;
; |MODEL8|ALU:inst1|ALU181:inst|Add0~25                                                                             ; |MODEL8|ALU:inst1|ALU181:inst|Add0~25                                                                                ; combout          ;
; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[3]~4                                                                             ; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[3]~4                                                                                ; combout          ;
; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[2]~5                                                                             ; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[2]~5                                                                                ; combout          ;
; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[1]~6                                                                             ; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[1]~6                                                                                ; combout          ;
; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[0]~7                                                                             ; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[0]~7                                                                                ; combout          ;
; |MODEL8|step:inst6|inst                                                                                           ; |MODEL8|step:inst6|inst                                                                                              ; regout           ;
; |MODEL8|step:inst6|inst1                                                                                          ; |MODEL8|step:inst6|inst1                                                                                             ; regout           ;
; |MODEL8|step:inst6|inst2                                                                                          ; |MODEL8|step:inst6|inst2                                                                                             ; regout           ;
; |MODEL8|step:inst6|inst3                                                                                          ; |MODEL8|step:inst6|inst3                                                                                             ; regout           ;
; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[2]                                                                               ; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[2]                                                                                  ; regout           ;
; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[1]                                                                               ; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[1]                                                                                  ; regout           ;
; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[0]                                                                               ; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[0]                                                                                  ; regout           ;
; |MODEL8|CTL:inst5|DFF_8:inst1|Q1[7]                                                                               ; |MODEL8|CTL:inst5|DFF_8:inst1|Q1[7]                                                                                  ; regout           ;
; |MODEL8|CTL:inst5|DFF_8:inst1|Q1[6]                                                                               ; |MODEL8|CTL:inst5|DFF_8:inst1|Q1[6]                                                                                  ; regout           ;
; |MODEL8|CTL:inst5|DFF_8:inst1|Q1[5]                                                                               ; |MODEL8|CTL:inst5|DFF_8:inst1|Q1[5]                                                                                  ; regout           ;
; |MODEL8|CTL:inst5|DFF_8:inst1|Q1[4]                                                                               ; |MODEL8|CTL:inst5|DFF_8:inst1|Q1[4]                                                                                  ; regout           ;
; |MODEL8|CTL:inst5|DFF_8:inst1|Q1[3]                                                                               ; |MODEL8|CTL:inst5|DFF_8:inst1|Q1[3]                                                                                  ; regout           ;
; |MODEL8|CTL:inst5|DFF_8:inst1|Q1[2]                                                                               ; |MODEL8|CTL:inst5|DFF_8:inst1|Q1[2]                                                                                  ; regout           ;
; |MODEL8|CTL:inst5|DFF_8:inst1|Q1[1]                                                                               ; |MODEL8|CTL:inst5|DFF_8:inst1|Q1[1]                                                                                  ; regout           ;
; |MODEL8|CTL:inst5|DFF_8:inst1|Q1[0]                                                                               ; |MODEL8|CTL:inst5|DFF_8:inst1|Q1[0]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst|Q1[3]                                                                                ; |MODEL8|REG1:inst|DFF_8:inst|Q1[3]                                                                                   ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst|Q1[2]                                                                                ; |MODEL8|REG1:inst|DFF_8:inst|Q1[2]                                                                                   ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst|Q1[1]                                                                                ; |MODEL8|REG1:inst|DFF_8:inst|Q1[1]                                                                                   ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst|Q1[0]                                                                                ; |MODEL8|REG1:inst|DFF_8:inst|Q1[0]                                                                                   ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst1|Q1[3]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst1|Q1[3]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst1|Q1[2]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst1|Q1[2]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst1|Q1[1]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst1|Q1[1]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst1|Q1[0]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst1|Q1[0]                                                                                  ; regout           ;
; |MODEL8|CTL:inst5|SM:inst|state.s0                                                                                ; |MODEL8|CTL:inst5|SM:inst|state.s0                                                                                   ; regout           ;
; |MODEL8|CTL:inst5|SM:inst|state.s1                                                                                ; |MODEL8|CTL:inst5|SM:inst|state.s1                                                                                   ; regout           ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]~24                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]~24                                                 ; combout          ;
; |MODEL8|CTL:inst5|SM:inst|state.s2                                                                                ; |MODEL8|CTL:inst5|SM:inst|state.s2                                                                                   ; regout           ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]~25                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]~25                                                 ; combout          ;
; |MODEL8|CTL:inst5|SM:inst|state.s3                                                                                ; |MODEL8|CTL:inst5|SM:inst|state.s3                                                                                   ; regout           ;
; |MODEL8|CTL:inst5|SM:inst|state.s6                                                                                ; |MODEL8|CTL:inst5|SM:inst|state.s6                                                                                   ; regout           ;
; |MODEL8|CTL:inst5|SM:inst|Selector7~0                                                                             ; |MODEL8|CTL:inst5|SM:inst|Selector7~0                                                                                ; combout          ;
; |MODEL8|CTL:inst5|SM:inst|Selector8~0                                                                             ; |MODEL8|CTL:inst5|SM:inst|Selector8~0                                                                                ; combout          ;
; |MODEL8|REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[7]~0                                    ; |MODEL8|REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[7]~0                                       ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]~26                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]~26                                                 ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]~27                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]~27                                                 ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]~28                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]~28                                                 ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[6]~29                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[6]~29                                                 ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[6]~30                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[6]~30                                                 ; combout          ;
; |MODEL8|REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[6]~1                                    ; |MODEL8|REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[6]~1                                       ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[6]~31                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[6]~31                                                 ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~32                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~32                                                 ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~33                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~33                                                 ; combout          ;
; |MODEL8|REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[5]~2                                    ; |MODEL8|REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[5]~2                                       ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~34                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~34                                                 ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[4]~35                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[4]~35                                                 ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[4]~36                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[4]~36                                                 ; combout          ;
; |MODEL8|REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[4]~3                                    ; |MODEL8|REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[4]~3                                       ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[4]~37                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[4]~37                                                 ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]~38                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]~38                                                 ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]~39                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]~39                                                 ; combout          ;
; |MODEL8|REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[3]~4                                    ; |MODEL8|REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[3]~4                                       ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]~40                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]~40                                                 ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~41                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~41                                                 ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~42                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~42                                                 ; combout          ;
; |MODEL8|REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[2]~5                                    ; |MODEL8|REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[2]~5                                       ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~43                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~43                                                 ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[1]~44                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[1]~44                                                 ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[1]~45                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[1]~45                                                 ; combout          ;
; |MODEL8|REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[1]~6                                    ; |MODEL8|REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[1]~6                                       ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[1]~46                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[1]~46                                                 ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~47                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~47                                                 ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~48                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~48                                                 ; combout          ;
; |MODEL8|REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[0]~7                                    ; |MODEL8|REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[0]~7                                       ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~49                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~49                                                 ; combout          ;
; |MODEL8|CTL:inst5|SM:inst|Selector0~0                                                                             ; |MODEL8|CTL:inst5|SM:inst|Selector0~0                                                                                ; combout          ;
; |MODEL8|CTL:inst5|SM:inst|Selector3~0                                                                             ; |MODEL8|CTL:inst5|SM:inst|Selector3~0                                                                                ; combout          ;
; |MODEL8|CTL:inst5|SM:inst|Equal0~0                                                                                ; |MODEL8|CTL:inst5|SM:inst|Equal0~0                                                                                   ; combout          ;
; |MODEL8|CTL:inst5|SM:inst|Selector1~0                                                                             ; |MODEL8|CTL:inst5|SM:inst|Selector1~0                                                                                ; combout          ;
; |MODEL8|CTL:inst5|SM:inst|Equal0~1                                                                                ; |MODEL8|CTL:inst5|SM:inst|Equal0~1                                                                                   ; combout          ;
; |MODEL8|CTL:inst5|SM:inst|Selector1~1                                                                             ; |MODEL8|CTL:inst5|SM:inst|Selector1~1                                                                                ; combout          ;
; |MODEL8|CTL:inst5|SM:inst|Selector2~0                                                                             ; |MODEL8|CTL:inst5|SM:inst|Selector2~0                                                                                ; combout          ;
; |MODEL8|CTL:inst5|SM:inst|Selector3~1                                                                             ; |MODEL8|CTL:inst5|SM:inst|Selector3~1                                                                                ; combout          ;
; |MODEL8|CTL:inst5|SM:inst|Selector3~2                                                                             ; |MODEL8|CTL:inst5|SM:inst|Selector3~2                                                                                ; combout          ;
; |MODEL8|CTL:inst5|SM:inst|Selector6~0                                                                             ; |MODEL8|CTL:inst5|SM:inst|Selector6~0                                                                                ; combout          ;
; |MODEL8|RAM:inst2|inst2                                                                                           ; |MODEL8|RAM:inst2|inst2                                                                                              ; combout          ;
; |MODEL8|CTL:inst5|inst3                                                                                           ; |MODEL8|CTL:inst5|inst3                                                                                              ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|Equal1~0                                                                           ; |MODEL8|REG1:inst|IN_SEL:inst3|Equal1~0                                                                              ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[7]~2                                                                          ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[7]~2                                                                             ; combout          ;
; |MODEL8|CTL:inst5|SM:inst|state.s4                                                                                ; |MODEL8|CTL:inst5|SM:inst|state.s4                                                                                   ; regout           ;
; |MODEL8|CTL:inst5|SM:inst|state.s5                                                                                ; |MODEL8|CTL:inst5|SM:inst|state.s5                                                                                   ; regout           ;
; |MODEL8|REG1:inst|IN_SEL:inst3|Equal0~0                                                                           ; |MODEL8|REG1:inst|IN_SEL:inst3|Equal0~0                                                                              ; combout          ;
; |MODEL8|REG1:inst|inst4                                                                                           ; |MODEL8|REG1:inst|inst4                                                                                              ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[6]~3                                                                          ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[6]~3                                                                             ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[5]~4                                                                          ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[5]~4                                                                             ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[4]~5                                                                          ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[4]~5                                                                             ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[3]~6                                                                          ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[3]~6                                                                             ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[2]~7                                                                          ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[2]~7                                                                             ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[1]~8                                                                          ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[1]~8                                                                             ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[0]~9                                                                          ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[0]~9                                                                             ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|Equal3~0                                                                           ; |MODEL8|REG1:inst|IN_SEL:inst3|Equal3~0                                                                              ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[7]~6                                                                          ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[7]~6                                                                             ; combout          ;
; |MODEL8|CTL:inst5|SM:inst|CTL~0                                                                                   ; |MODEL8|CTL:inst5|SM:inst|CTL~0                                                                                      ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|Equal2~0                                                                           ; |MODEL8|REG1:inst|IN_SEL:inst3|Equal2~0                                                                              ; combout          ;
; |MODEL8|REG1:inst|inst5                                                                                           ; |MODEL8|REG1:inst|inst5                                                                                              ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[6]~7                                                                          ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[6]~7                                                                             ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[5]~8                                                                          ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[5]~8                                                                             ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[4]~9                                                                          ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[4]~9                                                                             ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[3]~10                                                                         ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[3]~10                                                                            ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[2]~11                                                                         ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[2]~11                                                                            ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[1]~12                                                                         ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[1]~12                                                                            ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[0]~13                                                                         ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[0]~13                                                                            ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[7]~2                                                                          ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[7]~2                                                                             ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[6]~3                                                                          ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[6]~3                                                                             ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[5]~4                                                                          ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[5]~4                                                                             ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[4]~5                                                                          ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[4]~5                                                                             ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[3]~6                                                                          ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[3]~6                                                                             ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[2]~7                                                                          ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[2]~7                                                                             ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[1]~8                                                                          ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[1]~8                                                                             ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[0]~9                                                                          ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[0]~9                                                                             ; combout          ;
; |MODEL8|PC:inst3|inst1                                                                                            ; |MODEL8|PC:inst3|inst1                                                                                               ; combout          ;
; |MODEL8|ALU:inst1|ALU181:inst|Add0~1                                                                              ; |MODEL8|ALU:inst1|ALU181:inst|Add0~1                                                                                 ; combout          ;
; |MODEL8|ALU:inst1|ALU181:inst|Add0~2                                                                              ; |MODEL8|ALU:inst1|ALU181:inst|Add0~2                                                                                 ; combout          ;
; |MODEL8|ALU:inst1|ALU181:inst|Add0~3                                                                              ; |MODEL8|ALU:inst1|ALU181:inst|Add0~3                                                                                 ; combout          ;
; |MODEL8|ALU:inst1|ALU181:inst|Add0~4                                                                              ; |MODEL8|ALU:inst1|ALU181:inst|Add0~4                                                                                 ; combout          ;
; |MODEL8|ALU:inst1|ALU181:inst|Add0~5                                                                              ; |MODEL8|ALU:inst1|ALU181:inst|Add0~5                                                                                 ; combout          ;
; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[2]                                                                               ; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[2]                                                                                  ; regout           ;
; |MODEL8|ALU:inst1|ALU181:inst|Add0~6                                                                              ; |MODEL8|ALU:inst1|ALU181:inst|Add0~6                                                                                 ; combout          ;
; |MODEL8|ALU:inst1|ALU181:inst|Add0~7                                                                              ; |MODEL8|ALU:inst1|ALU181:inst|Add0~7                                                                                 ; combout          ;
; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[0]                                                                               ; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[0]                                                                                  ; regout           ;
; |MODEL8|ALU:inst1|ALU181:inst|Add0~8                                                                              ; |MODEL8|ALU:inst1|ALU181:inst|Add0~8                                                                                 ; combout          ;
; |MODEL8|CTL:inst5|SM:inst|Equal1~0                                                                                ; |MODEL8|CTL:inst5|SM:inst|Equal1~0                                                                                   ; combout          ;
; |MODEL8|CTL:inst5|SM:inst|Selector4~0                                                                             ; |MODEL8|CTL:inst5|SM:inst|Selector4~0                                                                                ; combout          ;
; |MODEL8|CTL:inst5|SM:inst|Equal2~0                                                                                ; |MODEL8|CTL:inst5|SM:inst|Equal2~0                                                                                   ; combout          ;
; |MODEL8|CTL:inst5|SM:inst|Selector5~0                                                                             ; |MODEL8|CTL:inst5|SM:inst|Selector5~0                                                                                ; combout          ;
; |MODEL8|CTL:inst5|SM:inst|CTL[12]~1                                                                               ; |MODEL8|CTL:inst5|SM:inst|CTL[12]~1                                                                                  ; combout          ;
; |MODEL8|CTL:inst5|SM:inst|CTL[13]~2                                                                               ; |MODEL8|CTL:inst5|SM:inst|CTL[13]~2                                                                                  ; combout          ;
; |MODEL8|ALU:inst1|inst4                                                                                           ; |MODEL8|ALU:inst1|inst4                                                                                              ; combout          ;
; |MODEL8|ALU:inst1|inst3                                                                                           ; |MODEL8|ALU:inst1|inst3                                                                                              ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]~50                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]~50                                                 ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[6]~51                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[6]~51                                                 ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~52                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~52                                                 ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[4]~53                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[4]~53                                                 ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]~54                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]~54                                                 ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~55                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~55                                                 ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[1]~56                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[1]~56                                                 ; combout          ;
; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~57                                              ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~57                                                 ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[7]~10                                                                         ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[7]~10                                                                            ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[7]~14                                                                         ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[7]~14                                                                            ; combout          ;
; |MODEL8|step:inst6|inst~0                                                                                         ; |MODEL8|step:inst6|inst~0                                                                                            ; combout          ;
; |MODEL8|step:inst6|inst1~0                                                                                        ; |MODEL8|step:inst6|inst1~0                                                                                           ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[7]                                                                            ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[7]                                                                               ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[2]                                                                            ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[2]                                                                               ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[1]                                                                            ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[1]                                                                               ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[7]                                                                            ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[7]                                                                               ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[4]                                                                            ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[4]                                                                               ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[3]                                                                            ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[3]                                                                               ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[2]                                                                            ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[2]                                                                               ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[1]                                                                            ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[1]                                                                               ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[0]                                                                            ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[0]                                                                               ; combout          ;
; |MODEL8|ALU:inst1|ALU181:inst|F9[7]                                                                               ; |MODEL8|ALU:inst1|ALU181:inst|F9[7]                                                                                  ; combout          ;
; |MODEL8|ALU:inst1|ALU181:inst|F9[6]                                                                               ; |MODEL8|ALU:inst1|ALU181:inst|F9[6]                                                                                  ; combout          ;
; |MODEL8|ALU:inst1|ALU181:inst|F9[5]                                                                               ; |MODEL8|ALU:inst1|ALU181:inst|F9[5]                                                                                  ; combout          ;
; |MODEL8|ALU:inst1|ALU181:inst|F9[4]                                                                               ; |MODEL8|ALU:inst1|ALU181:inst|F9[4]                                                                                  ; combout          ;
; |MODEL8|ALU:inst1|ALU181:inst|F9[3]                                                                               ; |MODEL8|ALU:inst1|ALU181:inst|F9[3]                                                                                  ; combout          ;
; |MODEL8|ALU:inst1|ALU181:inst|F9[2]                                                                               ; |MODEL8|ALU:inst1|ALU181:inst|F9[2]                                                                                  ; combout          ;
; |MODEL8|ALU:inst1|ALU181:inst|F9[1]                                                                               ; |MODEL8|ALU:inst1|ALU181:inst|F9[1]                                                                                  ; combout          ;
; |MODEL8|ALU:inst1|ALU181:inst|F9[0]                                                                               ; |MODEL8|ALU:inst1|ALU181:inst|F9[0]                                                                                  ; combout          ;
; |MODEL8|BUS[7]                                                                                                    ; |MODEL8|BUS[7]                                                                                                       ; padio            ;
; |MODEL8|BUS[6]                                                                                                    ; |MODEL8|BUS[6]                                                                                                       ; padio            ;
; |MODEL8|BUS[5]                                                                                                    ; |MODEL8|BUS[5]                                                                                                       ; padio            ;
; |MODEL8|BUS[4]                                                                                                    ; |MODEL8|BUS[4]                                                                                                       ; padio            ;
; |MODEL8|BUS[3]                                                                                                    ; |MODEL8|BUS[3]                                                                                                       ; padio            ;
; |MODEL8|BUS[2]                                                                                                    ; |MODEL8|BUS[2]                                                                                                       ; padio            ;
; |MODEL8|BUS[1]                                                                                                    ; |MODEL8|BUS[1]                                                                                                       ; padio            ;
; |MODEL8|BUS[0]                                                                                                    ; |MODEL8|BUS[0]                                                                                                       ; padio            ;
; |MODEL8|T1                                                                                                        ; |MODEL8|T1                                                                                                           ; padio            ;
; |MODEL8|T2                                                                                                        ; |MODEL8|T2                                                                                                           ; padio            ;
; |MODEL8|T3                                                                                                        ; |MODEL8|T3                                                                                                           ; padio            ;
; |MODEL8|T4                                                                                                        ; |MODEL8|T4                                                                                                           ; padio            ;
; |MODEL8|A[2]                                                                                                      ; |MODEL8|A[2]                                                                                                         ; padio            ;
; |MODEL8|A[1]                                                                                                      ; |MODEL8|A[1]                                                                                                         ; padio            ;
; |MODEL8|A[0]                                                                                                      ; |MODEL8|A[0]                                                                                                         ; padio            ;
; |MODEL8|I[7]                                                                                                      ; |MODEL8|I[7]                                                                                                         ; padio            ;
; |MODEL8|I[6]                                                                                                      ; |MODEL8|I[6]                                                                                                         ; padio            ;
; |MODEL8|I[5]                                                                                                      ; |MODEL8|I[5]                                                                                                         ; padio            ;
; |MODEL8|I[4]                                                                                                      ; |MODEL8|I[4]                                                                                                         ; padio            ;
; |MODEL8|I[3]                                                                                                      ; |MODEL8|I[3]                                                                                                         ; padio            ;
; |MODEL8|I[2]                                                                                                      ; |MODEL8|I[2]                                                                                                         ; padio            ;
; |MODEL8|I[1]                                                                                                      ; |MODEL8|I[1]                                                                                                         ; padio            ;
; |MODEL8|I[0]                                                                                                      ; |MODEL8|I[0]                                                                                                         ; padio            ;
; |MODEL8|R0[3]                                                                                                     ; |MODEL8|R0[3]                                                                                                        ; padio            ;
; |MODEL8|R0[2]                                                                                                     ; |MODEL8|R0[2]                                                                                                        ; padio            ;
; |MODEL8|R0[1]                                                                                                     ; |MODEL8|R0[1]                                                                                                        ; padio            ;
; |MODEL8|R0[0]                                                                                                     ; |MODEL8|R0[0]                                                                                                        ; padio            ;
; |MODEL8|R1[3]                                                                                                     ; |MODEL8|R1[3]                                                                                                        ; padio            ;
; |MODEL8|R1[2]                                                                                                     ; |MODEL8|R1[2]                                                                                                        ; padio            ;
; |MODEL8|R1[1]                                                                                                     ; |MODEL8|R1[1]                                                                                                        ; padio            ;
; |MODEL8|R1[0]                                                                                                     ; |MODEL8|R1[0]                                                                                                        ; padio            ;
; |MODEL8|CLK                                                                                                       ; |MODEL8|CLK~corein                                                                                                   ; combout          ;
; |MODEL8|INPUT[3]                                                                                                  ; |MODEL8|INPUT[3]~corein                                                                                              ; combout          ;
; |MODEL8|INPUT[2]                                                                                                  ; |MODEL8|INPUT[2]~corein                                                                                              ; combout          ;
; |MODEL8|INPUT[1]                                                                                                  ; |MODEL8|INPUT[1]~corein                                                                                              ; combout          ;
; |MODEL8|INPUT[0]                                                                                                  ; |MODEL8|INPUT[0]~corein                                                                                              ; combout          ;
; |MODEL8|ALU:inst1|inst4~clkctrl                                                                                   ; |MODEL8|ALU:inst1|inst4~clkctrl                                                                                      ; outclk           ;
; |MODEL8|PC:inst3|inst1~clkctrl                                                                                    ; |MODEL8|PC:inst3|inst1~clkctrl                                                                                       ; outclk           ;
; |MODEL8|ALU:inst1|inst3~clkctrl                                                                                   ; |MODEL8|ALU:inst1|inst3~clkctrl                                                                                      ; outclk           ;
; |MODEL8|CTL:inst5|SM:inst|CTL~0clkctrl                                                                            ; |MODEL8|CTL:inst5|SM:inst|CTL~0clkctrl                                                                               ; outclk           ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[7]~14clkctrl                                                                  ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[7]~14clkctrl                                                                     ; outclk           ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[7]~10clkctrl                                                                  ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[7]~10clkctrl                                                                     ; outclk           ;
; |MODEL8|RAM:inst2|inst2~clkctrl                                                                                   ; |MODEL8|RAM:inst2|inst2~clkctrl                                                                                      ; outclk           ;
; |MODEL8|step:inst6|inst2~feeder                                                                                   ; |MODEL8|step:inst6|inst2~feeder                                                                                      ; combout          ;
; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[7]~feeder                                                                        ; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[7]~feeder                                                                           ; combout          ;
; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[6]~feeder                                                                        ; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[6]~feeder                                                                           ; combout          ;
; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[5]~feeder                                                                        ; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[5]~feeder                                                                           ; combout          ;
; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[4]~feeder                                                                        ; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[4]~feeder                                                                           ; combout          ;
; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[3]~feeder                                                                        ; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[3]~feeder                                                                           ; combout          ;
; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[2]~feeder                                                                        ; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[2]~feeder                                                                           ; combout          ;
; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[1]~feeder                                                                        ; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[1]~feeder                                                                           ; combout          ;
; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[0]~feeder                                                                        ; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[0]~feeder                                                                           ; combout          ;
; |MODEL8|REG1:inst|DFF_8:inst|Q1[3]~feeder                                                                         ; |MODEL8|REG1:inst|DFF_8:inst|Q1[3]~feeder                                                                            ; combout          ;
; |MODEL8|REG1:inst|DFF_8:inst|Q1[0]~feeder                                                                         ; |MODEL8|REG1:inst|DFF_8:inst|Q1[0]~feeder                                                                            ; combout          ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                         ; Output Port Name                                                                                                     ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_reg_bit1a[7] ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[7]               ; regout           ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_reg_bit1a[6] ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[6]               ; regout           ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_reg_bit1a[5] ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[5]               ; regout           ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_reg_bit1a[4] ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[4]               ; regout           ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_reg_bit1a[3] ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[3]               ; regout           ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita2   ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita3   ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita3      ; combout          ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita3   ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita4   ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita4      ; combout          ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita4   ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita5   ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita5      ; combout          ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita5   ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita6   ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita6      ; combout          ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita6   ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita7   ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita7      ; combout          ;
; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[7]                                                                               ; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[7]                                                                                  ; regout           ;
; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[6]                                                                               ; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[6]                                                                                  ; regout           ;
; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[5]                                                                               ; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[5]                                                                                  ; regout           ;
; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[4]                                                                               ; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[4]                                                                                  ; regout           ;
; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[7]~0                                                                             ; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[7]~0                                                                                ; combout          ;
; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[6]~1                                                                             ; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[6]~1                                                                                ; combout          ;
; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[5]~2                                                                             ; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[5]~2                                                                                ; combout          ;
; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[4]~3                                                                             ; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[4]~3                                                                                ; combout          ;
; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[7]                                                                               ; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[7]                                                                                  ; regout           ;
; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[6]                                                                               ; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[6]                                                                                  ; regout           ;
; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[5]                                                                               ; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[5]                                                                                  ; regout           ;
; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[4]                                                                               ; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[4]                                                                                  ; regout           ;
; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[3]                                                                               ; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[3]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst|Q1[7]                                                                                ; |MODEL8|REG1:inst|DFF_8:inst|Q1[7]                                                                                   ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst|Q1[6]                                                                                ; |MODEL8|REG1:inst|DFF_8:inst|Q1[6]                                                                                   ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst|Q1[5]                                                                                ; |MODEL8|REG1:inst|DFF_8:inst|Q1[5]                                                                                   ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst|Q1[4]                                                                                ; |MODEL8|REG1:inst|DFF_8:inst|Q1[4]                                                                                   ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst1|Q1[7]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst1|Q1[7]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst1|Q1[6]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst1|Q1[6]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst1|Q1[5]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst1|Q1[5]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst1|Q1[4]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst1|Q1[4]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst2|Q1[7]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst2|Q1[7]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst2|Q1[6]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst2|Q1[6]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst2|Q1[5]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst2|Q1[5]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst2|Q1[4]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst2|Q1[4]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst2|Q1[3]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst2|Q1[3]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst2|Q1[2]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst2|Q1[2]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst2|Q1[1]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst2|Q1[1]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst2|Q1[0]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst2|Q1[0]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[7]~0                ; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[7]~0                   ; combout          ;
; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[6]~1                ; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[6]~1                   ; combout          ;
; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[5]~2                ; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[5]~2                   ; combout          ;
; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[4]~3                ; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[4]~3                   ; combout          ;
; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[3]~4                ; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[3]~4                   ; combout          ;
; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[2]~5                ; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[2]~5                   ; combout          ;
; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[1]~6                ; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[1]~6                   ; combout          ;
; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[0]~7                ; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[0]~7                   ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|Equal5~0                                                                           ; |MODEL8|REG1:inst|IN_SEL:inst3|Equal5~0                                                                              ; combout          ;
; |MODEL8|REG1:inst|inst6                                                                                           ; |MODEL8|REG1:inst|inst6                                                                                              ; combout          ;
; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[7]                                                                               ; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[7]                                                                                  ; regout           ;
; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[6]                                                                               ; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[6]                                                                                  ; regout           ;
; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[5]                                                                               ; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[5]                                                                                  ; regout           ;
; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[4]                                                                               ; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[4]                                                                                  ; regout           ;
; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[3]                                                                               ; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[3]                                                                                  ; regout           ;
; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[1]                                                                               ; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[1]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[7]~10                                                                         ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[7]~10                                                                            ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[6]                                                                            ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R0[6]                                                                               ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[6]                                                                            ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[6]                                                                               ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[5]                                                                            ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R1[5]                                                                               ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[7]                                                                            ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[7]                                                                               ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[5]                                                                            ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[5]                                                                               ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[4]                                                                            ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[4]                                                                               ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[3]                                                                            ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[3]                                                                               ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[2]                                                                            ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[2]                                                                               ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[1]                                                                            ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[1]                                                                               ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[0]                                                                            ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[0]                                                                               ; combout          ;
; |MODEL8|A[7]                                                                                                      ; |MODEL8|A[7]                                                                                                         ; padio            ;
; |MODEL8|A[6]                                                                                                      ; |MODEL8|A[6]                                                                                                         ; padio            ;
; |MODEL8|A[5]                                                                                                      ; |MODEL8|A[5]                                                                                                         ; padio            ;
; |MODEL8|A[4]                                                                                                      ; |MODEL8|A[4]                                                                                                         ; padio            ;
; |MODEL8|A[3]                                                                                                      ; |MODEL8|A[3]                                                                                                         ; padio            ;
; |MODEL8|R0[7]                                                                                                     ; |MODEL8|R0[7]                                                                                                        ; padio            ;
; |MODEL8|R0[6]                                                                                                     ; |MODEL8|R0[6]                                                                                                        ; padio            ;
; |MODEL8|R0[5]                                                                                                     ; |MODEL8|R0[5]                                                                                                        ; padio            ;
; |MODEL8|R0[4]                                                                                                     ; |MODEL8|R0[4]                                                                                                        ; padio            ;
; |MODEL8|R1[7]                                                                                                     ; |MODEL8|R1[7]                                                                                                        ; padio            ;
; |MODEL8|R1[6]                                                                                                     ; |MODEL8|R1[6]                                                                                                        ; padio            ;
; |MODEL8|R1[5]                                                                                                     ; |MODEL8|R1[5]                                                                                                        ; padio            ;
; |MODEL8|R1[4]                                                                                                     ; |MODEL8|R1[4]                                                                                                        ; padio            ;
; |MODEL8|R2[7]                                                                                                     ; |MODEL8|R2[7]                                                                                                        ; padio            ;
; |MODEL8|R2[6]                                                                                                     ; |MODEL8|R2[6]                                                                                                        ; padio            ;
; |MODEL8|R2[5]                                                                                                     ; |MODEL8|R2[5]                                                                                                        ; padio            ;
; |MODEL8|R2[4]                                                                                                     ; |MODEL8|R2[4]                                                                                                        ; padio            ;
; |MODEL8|R2[3]                                                                                                     ; |MODEL8|R2[3]                                                                                                        ; padio            ;
; |MODEL8|R2[2]                                                                                                     ; |MODEL8|R2[2]                                                                                                        ; padio            ;
; |MODEL8|R2[1]                                                                                                     ; |MODEL8|R2[1]                                                                                                        ; padio            ;
; |MODEL8|R2[0]                                                                                                     ; |MODEL8|R2[0]                                                                                                        ; padio            ;
; |MODEL8|RST                                                                                                       ; |MODEL8|RST~corein                                                                                                   ; combout          ;
; |MODEL8|INPUT[7]                                                                                                  ; |MODEL8|INPUT[7]~corein                                                                                              ; combout          ;
; |MODEL8|INPUT[6]                                                                                                  ; |MODEL8|INPUT[6]~corein                                                                                              ; combout          ;
; |MODEL8|INPUT[5]                                                                                                  ; |MODEL8|INPUT[5]~corein                                                                                              ; combout          ;
; |MODEL8|INPUT[4]                                                                                                  ; |MODEL8|INPUT[4]~corein                                                                                              ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[7]~10clkctrl                                                                  ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[7]~10clkctrl                                                                     ; outclk           ;
; |MODEL8|REG1:inst|DFF_8:inst|Q1[5]~feeder                                                                         ; |MODEL8|REG1:inst|DFF_8:inst|Q1[5]~feeder                                                                            ; combout          ;
; |MODEL8|REG1:inst|DFF_8:inst|Q1[4]~feeder                                                                         ; |MODEL8|REG1:inst|DFF_8:inst|Q1[4]~feeder                                                                            ; combout          ;
; |MODEL8|REG1:inst|DFF_8:inst2|Q1[6]~feeder                                                                        ; |MODEL8|REG1:inst|DFF_8:inst2|Q1[6]~feeder                                                                           ; combout          ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                         ; Output Port Name                                                                                                     ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_reg_bit1a[7] ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[7]               ; regout           ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_reg_bit1a[6] ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[6]               ; regout           ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_reg_bit1a[5] ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[5]               ; regout           ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_reg_bit1a[4] ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[4]               ; regout           ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_reg_bit1a[3] ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[3]               ; regout           ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita2   ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita3   ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita3      ; combout          ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita3   ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita4   ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita4      ; combout          ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita4   ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita5   ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita5      ; combout          ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita5   ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita6   ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita6      ; combout          ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita6   ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita7   ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|counter_comb_bita7      ; combout          ;
; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[7]                                                                               ; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[7]                                                                                  ; regout           ;
; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[6]                                                                               ; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[6]                                                                                  ; regout           ;
; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[5]                                                                               ; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[5]                                                                                  ; regout           ;
; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[4]                                                                               ; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[4]                                                                                  ; regout           ;
; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[7]~0                                                                             ; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[7]~0                                                                                ; combout          ;
; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[6]~1                                                                             ; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[6]~1                                                                                ; combout          ;
; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[5]~2                                                                             ; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[5]~2                                                                                ; combout          ;
; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[4]~3                                                                             ; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[4]~3                                                                                ; combout          ;
; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[7]                                                                               ; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[7]                                                                                  ; regout           ;
; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[6]                                                                               ; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[6]                                                                                  ; regout           ;
; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[5]                                                                               ; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[5]                                                                                  ; regout           ;
; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[4]                                                                               ; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[4]                                                                                  ; regout           ;
; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[3]                                                                               ; |MODEL8|RAM:inst2|DFF_8:inst1|Q1[3]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst|Q1[7]                                                                                ; |MODEL8|REG1:inst|DFF_8:inst|Q1[7]                                                                                   ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst|Q1[6]                                                                                ; |MODEL8|REG1:inst|DFF_8:inst|Q1[6]                                                                                   ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst|Q1[5]                                                                                ; |MODEL8|REG1:inst|DFF_8:inst|Q1[5]                                                                                   ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst|Q1[4]                                                                                ; |MODEL8|REG1:inst|DFF_8:inst|Q1[4]                                                                                   ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst1|Q1[7]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst1|Q1[7]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst1|Q1[6]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst1|Q1[6]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst1|Q1[5]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst1|Q1[5]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst1|Q1[4]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst1|Q1[4]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst2|Q1[7]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst2|Q1[7]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst2|Q1[6]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst2|Q1[6]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst2|Q1[5]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst2|Q1[5]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst2|Q1[4]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst2|Q1[4]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst2|Q1[3]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst2|Q1[3]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst2|Q1[2]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst2|Q1[2]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst2|Q1[1]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst2|Q1[1]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|DFF_8:inst2|Q1[0]                                                                               ; |MODEL8|REG1:inst|DFF_8:inst2|Q1[0]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[7]~0                ; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[7]~0                   ; combout          ;
; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[6]~1                ; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[6]~1                   ; combout          ;
; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[5]~2                ; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[5]~2                   ; combout          ;
; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[4]~3                ; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[4]~3                   ; combout          ;
; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[3]~4                ; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[3]~4                   ; combout          ;
; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[2]~5                ; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[2]~5                   ; combout          ;
; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[1]~6                ; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[1]~6                   ; combout          ;
; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[0]~7                ; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[0]~7                   ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|Equal5~0                                                                           ; |MODEL8|REG1:inst|IN_SEL:inst3|Equal5~0                                                                              ; combout          ;
; |MODEL8|REG1:inst|inst6                                                                                           ; |MODEL8|REG1:inst|inst6                                                                                              ; combout          ;
; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[7]                                                                               ; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[7]                                                                                  ; regout           ;
; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[6]                                                                               ; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[6]                                                                                  ; regout           ;
; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[5]                                                                               ; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[5]                                                                                  ; regout           ;
; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[4]                                                                               ; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[4]                                                                                  ; regout           ;
; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[3]                                                                               ; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[3]                                                                                  ; regout           ;
; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[1]                                                                               ; |MODEL8|ALU:inst1|DFF_8:inst2|Q1[1]                                                                                  ; regout           ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[7]~10                                                                         ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[7]~10                                                                            ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[7]                                                                            ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[7]                                                                               ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[5]                                                                            ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[5]                                                                               ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[4]                                                                            ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[4]                                                                               ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[3]                                                                            ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[3]                                                                               ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[2]                                                                            ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[2]                                                                               ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[1]                                                                            ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[1]                                                                               ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[0]                                                                            ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[0]                                                                               ; combout          ;
; |MODEL8|A[7]                                                                                                      ; |MODEL8|A[7]                                                                                                         ; padio            ;
; |MODEL8|A[6]                                                                                                      ; |MODEL8|A[6]                                                                                                         ; padio            ;
; |MODEL8|A[5]                                                                                                      ; |MODEL8|A[5]                                                                                                         ; padio            ;
; |MODEL8|A[4]                                                                                                      ; |MODEL8|A[4]                                                                                                         ; padio            ;
; |MODEL8|A[3]                                                                                                      ; |MODEL8|A[3]                                                                                                         ; padio            ;
; |MODEL8|R0[7]                                                                                                     ; |MODEL8|R0[7]                                                                                                        ; padio            ;
; |MODEL8|R0[6]                                                                                                     ; |MODEL8|R0[6]                                                                                                        ; padio            ;
; |MODEL8|R0[5]                                                                                                     ; |MODEL8|R0[5]                                                                                                        ; padio            ;
; |MODEL8|R0[4]                                                                                                     ; |MODEL8|R0[4]                                                                                                        ; padio            ;
; |MODEL8|R1[7]                                                                                                     ; |MODEL8|R1[7]                                                                                                        ; padio            ;
; |MODEL8|R1[6]                                                                                                     ; |MODEL8|R1[6]                                                                                                        ; padio            ;
; |MODEL8|R1[5]                                                                                                     ; |MODEL8|R1[5]                                                                                                        ; padio            ;
; |MODEL8|R1[4]                                                                                                     ; |MODEL8|R1[4]                                                                                                        ; padio            ;
; |MODEL8|R2[7]                                                                                                     ; |MODEL8|R2[7]                                                                                                        ; padio            ;
; |MODEL8|R2[6]                                                                                                     ; |MODEL8|R2[6]                                                                                                        ; padio            ;
; |MODEL8|R2[5]                                                                                                     ; |MODEL8|R2[5]                                                                                                        ; padio            ;
; |MODEL8|R2[4]                                                                                                     ; |MODEL8|R2[4]                                                                                                        ; padio            ;
; |MODEL8|R2[3]                                                                                                     ; |MODEL8|R2[3]                                                                                                        ; padio            ;
; |MODEL8|R2[2]                                                                                                     ; |MODEL8|R2[2]                                                                                                        ; padio            ;
; |MODEL8|R2[1]                                                                                                     ; |MODEL8|R2[1]                                                                                                        ; padio            ;
; |MODEL8|R2[0]                                                                                                     ; |MODEL8|R2[0]                                                                                                        ; padio            ;
; |MODEL8|RST                                                                                                       ; |MODEL8|RST~corein                                                                                                   ; combout          ;
; |MODEL8|INPUT[7]                                                                                                  ; |MODEL8|INPUT[7]~corein                                                                                              ; combout          ;
; |MODEL8|INPUT[6]                                                                                                  ; |MODEL8|INPUT[6]~corein                                                                                              ; combout          ;
; |MODEL8|INPUT[5]                                                                                                  ; |MODEL8|INPUT[5]~corein                                                                                              ; combout          ;
; |MODEL8|INPUT[4]                                                                                                  ; |MODEL8|INPUT[4]~corein                                                                                              ; combout          ;
; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[7]~10clkctrl                                                                  ; |MODEL8|REG1:inst|IN_SEL:inst3|D_R2[7]~10clkctrl                                                                     ; outclk           ;
; |MODEL8|REG1:inst|DFF_8:inst2|Q1[6]~feeder                                                                        ; |MODEL8|REG1:inst|DFF_8:inst2|Q1[6]~feeder                                                                           ; combout          ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Wed Oct 23 21:00:32 2024
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off model8 -c model8
Warning: Ignored duplicate of assignment XR_ROOT_REGION for node ""
Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node ""
Warning: Ignored duplicate of assignment XR_ROOT_REGION for node ""
Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node ""
Info: Using vector source file "MODEL8/MODEL.vwf"
Warning: Ignored duplicate of assignment XR_ROOT_REGION for node ""
Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node ""
Warning: Ignored duplicate of assignment XR_ROOT_REGION for node ""
Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node ""
Info: Inverted registers were found during simulation
    Info: Register: |MODEL8|step:inst6|inst
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      71.31 %
Info: Number of transitions in simulation is 37410
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4319 megabytes
    Info: Processing ended: Wed Oct 23 21:00:32 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


