// Seed: 2703135355
module module_0 (
    output tri0 id_0,
    input tri id_1,
    input wire id_2,
    input uwire id_3,
    output tri1 id_4,
    input supply1 id_5,
    output tri0 id_6,
    input wor id_7,
    input tri id_8,
    output tri0 id_9,
    output tri1 id_10
);
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    output supply0 id_2,
    output wire id_3,
    output wand id_4,
    output supply0 id_5,
    output logic id_6,
    input wor id_7,
    output uwire id_8,
    input supply1 id_9
);
  always_comb id_6 <= 1;
  always @*;
  assign id_4 = 1;
  module_0(
      id_2, id_0, id_1, id_9, id_5, id_0, id_2, id_1, id_1, id_3, id_8
  ); id_11(
      .id_0(id_4)
  );
  wire id_12;
endmodule
