C * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c=> * * * cv1_circcmb3 b2 b0 b1 * * * cr8_pboole * cu1_struct_0 b0 * * * ck1_circcmb3 b0 b1 b2 * * * * ck5_facirc_1 b0 b1 b2 * * * ck2_circcmb3 b0 b1 b2 
+ * ! / b0  * ! / b1  * * c=> * * c& * cv1_relat_1 b1 * * c& * cv2_relat_1 b1 * * c& * * cv4_relat_1 b1 b0 * cv1_funct_1 b1 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 b1 * * cv4_relat_1 b2 b0 
+ * ! / b0  * ! / b1  * * c=> * * c& * cv1_relat_1 b1 * * c& * cv2_relat_1 b1 * * c& * * cv4_relat_1 b1 b0 * * c& * cv1_funct_1 b1 * * cv1_partfun1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 b1 * * cv1_partfun1 b2 b0 
+ * ! / b0  * * c=> * cv4_funct_1 b0 * ! / b1  * * c=> * * cm1_subset_1 b1 b0 * * c& * cv1_relat_1 b1 * cv1_funct_1 b1 
+ * ! / b0  * * c=> * * cm1_subset_1 b0 ck4_ordinal1 * cv7_ordinal1 b0 
+ * ! / b0  * * c=> * cl1_struct_0 b0 * ! / b1  * * c=> * * cl2_msualg_1 b1 b0 * * c<=> * * cv4_msualg_1 b1 b0 * cv2_relat_1 * * cu3_msualg_1 b0 b1 
+ * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c=> * * * cv1_circcmb3 b2 b0 b1 * ! / b3  * * c=> * * cm1_subset_1 b3 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c<=> * * c= b3 * * * ck1_circcmb3 b0 b1 b2 * * c& * * * cv1_circuit2 b3 b0 b1 * c? / b4  * * c& * * cm1_subset_1 b4 ck5_numbers * * * cr8_pboole * cu1_struct_0 b0 b3 * * * * ck5_facirc_1 b0 b1 b2 b4 
+ * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c=> * * * cv1_circcmb3 b2 b0 b1 * ! / b3  * * c=> * * cm1_subset_1 b3 ck5_numbers * * c<=> * * c= b3 * * * ck2_circcmb3 b0 b1 b2 * * c& * * * cv1_circuit2 * * * * ck5_facirc_1 b0 b1 b2 b3 b0 b1 * ! / b4  * * c=> * * cm1_subset_1 b4 ck5_numbers * c~ * * c& * c~ * * cr1_xxreal_0 b3 b4 * * * cv1_circuit2 * * * * ck5_facirc_1 b0 b1 b2 b4 b0 b1 
+ * ! / b0  * ! / b1  * ! / b2  * * c=> * * c& * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * * c& * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * cm1_subset_1 * * * ck1_circcmb3 b0 b1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 
+ * ! / b0  * ! / b1  * ! / b2  * * c=> * * c& * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * * c& * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * cm1_subset_1 * * * ck2_circcmb3 b0 b1 b2 ck5_numbers 
+ * ! / b0  * ! / b1  * ! / b2  * ! / b3  * * c=> * * c& * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * * c& * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * * c& * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * cv7_ordinal1 b3 * * cm1_subset_1 * * * * ck5_facirc_1 b0 b1 b2 b3 * ck4_card_3 * * cu3_msualg_1 b0 b1 
+ * ! / b0  * * c=> * cl1_msualg_1 b0 * cl5_struct_0 b0 
+ * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * cl3_msualg_1 b1 b0 * * cl2_msualg_1 b1 b0 
+ * ! / b0  * * c=> * cl5_struct_0 b0 * cl1_struct_0 b0 
+ * ! / b0  * ! / b1  * * c=> * * c& * cl1_struct_0 b0 * * cl2_msualg_1 b1 b0 * * c& * cv1_relat_1 * * cu3_msualg_1 b0 b1 * * c& * * cv4_relat_1 * * cu3_msualg_1 b0 b1 * cu1_struct_0 b0 * * c& * cv1_funct_1 * * cu3_msualg_1 b0 b1 * * cv1_partfun1 * * cu3_msualg_1 b0 b1 * cu1_struct_0 b0 
+ * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * cl1_struct_0 b0 * c~ * cv1_xboole_0 * cu1_struct_0 b0 
+ * ! / b0  * * c=> * * c& * cv1_relat_1 b0 * cv1_funct_1 b0 * cv4_funct_1 * ck4_card_3 b0 
+ * * c= ck5_numbers ck4_ordinal1 
+ * ! / b0  * ! / b1  * ! / b2  * * c=> * * c& * c~ * cv1_xboole_0 b0 * * c& * * c& * cv1_relat_1 b1 * * c& * * cv4_relat_1 b1 b0 * * c& * cv1_funct_1 b1 * * cv1_partfun1 b1 b0 * * c& * cv1_relat_1 b2 * * c& * * cv4_relat_1 b2 b0 * * c& * cv1_funct_1 b2 * * cv1_partfun1 b2 b0 * * c<=> * * * cr8_pboole b0 b1 b2 * * c= b1 b2 
+ * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * ! / b3  * * c=> * * cm1_subset_1 b3 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c=> * ! / b4  * * c= * * ck1_funct_1 * * ck12_card_3 * * cu3_msualg_1 b0 b1 b4 b2 * * ck1_funct_1 * * ck12_card_3 * * cu3_msualg_1 b0 b1 b4 b3 * * * cr8_pboole * cu1_struct_0 b0 b2 b3 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c<=> * * * cv1_circcmb3 b2 b0 b1 * c? / b3  * * c& * * cm1_subset_1 b3 ck5_numbers * * * cv1_circuit2 * * * * ck5_facirc_1 b0 b1 b2 b3 b0 b1 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * c~ * cv2_struct_0 b1 * * c& * c~ * cv11_struct_0 b1 * * c& * cv2_msafree2 b1 * cl1_msualg_1 b1 * ! / b2  * * c=> * * c& * c~ * cv2_struct_0 b2 * * c& * c~ * cv11_struct_0 b2 * * c& * cv2_msafree2 b2 * cl1_msualg_1 b2 * * c=> * * c& * * cr1_xboole_0 * ck2_msafree2 b0 * ck3_msafree2 b1 * * c= b2 * * ck2_circcomb b0 b1 * ! / b3  * * c=> * * c& * * cv4_msualg_1 b3 b0 * * c& * * cv4_msafree2 b3 b0 * * cl3_msualg_1 b3 b0 * ! / b4  * * c=> * * c& * * cv4_msualg_1 b4 b1 * * c& * * cv4_msafree2 b4 b1 * * cl3_msualg_1 b4 b1 * ! / b5  * * c=> * * c& * * cv4_msualg_1 b5 b2 * * c& * * cv4_msafree2 b5 b2 * * cl3_msualg_1 b5 b2 * * c=> * * c& * * * * cr2_circcomb b0 b1 b3 b4 * * c= b5 * * * * ck3_circcomb b0 b1 b3 b4 * ! / b6  * * c=> * * cm1_subset_1 b6 * ck4_card_3 * * cu3_msualg_1 b2 b5 * ! / b7  * * c=> * * cm1_subset_1 b7 * ck4_card_3 * * cu3_msualg_1 b0 b3 * * c=> * * c= b7 * * ck5_relat_1 b6 * cu1_struct_0 b0 * ! / b8  * * c=> * cv7_ordinal1 b8 * * c= * * ck5_relat_1 * * * * ck5_facirc_1 b2 b5 b6 b8 * cu1_struct_0 b0 * * * * ck5_facirc_1 b0 b3 b7 b8 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * ! / b3  * * c=> * cv7_ordinal1 b3 * ! / b4  * * c=> * cv7_ordinal1 b4 * * c= * * * * ck5_facirc_1 b0 b1 b2 * * ck2_xcmplx_0 b3 b4 * * * * ck5_facirc_1 b0 b1 * * * * ck5_facirc_1 b0 b1 b2 b3 b4 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * * c<=> * * cv2_circcmb3 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * * cv1_circcmb3 b2 b0 b1 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * ! / b3  * * c=> * cv7_ordinal1 b3 * * c= * * * * ck5_facirc_1 b0 b1 b2 * * ck1_nat_1 b3 c1 * * * ck6_circuit2 b0 b1 * * * * ck5_facirc_1 b0 b1 b2 b3 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c=> * * * cv1_circuit2 b2 b0 b1 * ! / b3  * * c=> * cv7_ordinal1 b3 * * c= * * * * ck5_facirc_1 b0 b1 b2 b3 b2 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c= * * * * ck5_facirc_1 b0 b1 b2 ck6_numbers b2 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * c~ * cv2_struct_0 b1 * * c& * c~ * cv11_struct_0 b1 * * c& * cv2_msafree2 b1 * cl1_msualg_1 b1 * ! / b2  * * c=> * * c& * c~ * cv2_struct_0 b2 * * c& * c~ * cv11_struct_0 b2 * * c& * cv2_msafree2 b2 * cl1_msualg_1 b2 * * c=> * * c& * * cr1_xboole_0 * ck2_msafree2 b1 * ck3_msafree2 b0 * * c= b2 * * ck2_circcomb b0 b1 * ! / b3  * * c=> * * c& * * cv4_msualg_1 b3 b0 * * c& * * cv4_msafree2 b3 b0 * * cl3_msualg_1 b3 b0 * ! / b4  * * c=> * * c& * * cv4_msualg_1 b4 b1 * * c& * * cv4_msafree2 b4 b1 * * cl3_msualg_1 b4 b1 * ! / b5  * * c=> * * c& * * cv4_msualg_1 b5 b2 * * c& * * cv4_msafree2 b5 b2 * * cl3_msualg_1 b5 b2 * * c=> * * c& * * * * cr2_circcomb b0 b1 b3 b4 * * c= b5 * * * * ck3_circcomb b0 b1 b3 b4 * ! / b6  * * c=> * * cm1_subset_1 b6 * ck4_card_3 * * cu3_msualg_1 b2 b5 * ! / b7  * * c=> * * cm1_subset_1 b7 * ck4_card_3 * * cu3_msualg_1 b1 b4 * * c=> * * c= b7 * * ck5_relat_1 b6 * cu1_struct_0 b1 * ! / b8  * * c=> * cv7_ordinal1 b8 * * c= * * ck5_relat_1 * * * * ck5_facirc_1 b2 b5 b6 b8 * cu1_struct_0 b1 * * * * ck5_facirc_1 b1 b4 b7 b8 
- * ! / b0  * ! / b1  * ! / b2  * ! / b3  * ! / b4  * ! / b5  * * c=> * * c& * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * * c& * * c& * c~ * cv2_struct_0 b1 * * c& * c~ * cv11_struct_0 b1 * * c& * cv2_msafree2 b1 * cl1_msualg_1 b1 * * c& * * c& * * cv4_msualg_1 b2 b0 * * c& * * cv4_msafree2 b2 b0 * * cl3_msualg_1 b2 b0 * * c& * * c& * * cv4_msualg_1 b3 b1 * * c& * * cv4_msafree2 b3 b1 * * cl3_msualg_1 b3 b1 * * c& * * cm1_subset_1 b4 * ck4_card_3 * * cu3_msualg_1 b1 b3 * * cm1_subset_1 b5 * ck4_card_3 * * cu3_msualg_1 b0 b2 * * c=> * * c& * * c= * * ck5_relat_1 * * * * ck5_facirc_1 b1 b3 b4 ck6_numbers * cu1_struct_0 b0 * * * * ck5_facirc_1 b0 b2 b5 ck6_numbers * ! / b6  * * c=> * cv7_ordinal1 b6 * * c=> * * c= * * ck5_relat_1 * * * * ck5_facirc_1 b1 b3 b4 b6 * cu1_struct_0 b0 * * * * ck5_facirc_1 b0 b2 b5 b6 * * c= * * ck5_relat_1 * * * * ck5_facirc_1 b1 b3 b4 * * ck1_nat_1 b6 c1 * cu1_struct_0 b0 * * * * ck5_facirc_1 b0 b2 b5 * * ck1_nat_1 b6 c1 * ! / b6  * * c=> * cv7_ordinal1 b6 * * c= * * ck5_relat_1 * * * * ck5_facirc_1 b1 b3 b4 b6 * cu1_struct_0 b0 * * * * ck5_facirc_1 b0 b2 b5 b6 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * ! / b3  * * c=> * cv7_ordinal1 b3 * ! / b4  * * c=> * * cm1_subset_1 b4 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c<=> * * c= b4 * * * * ck5_facirc_1 b0 b1 b2 b3 * c? / b5  * * c& * * c& * cv1_funct_1 b5 * * c& * * * cv1_funct_2 b5 ck5_numbers * ck4_card_3 * * cu3_msualg_1 b0 b1 * * cm1_subset_1 b5 * ck1_zfmisc_1 * * ck2_zfmisc_1 ck5_numbers * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c& * * c= b4 * * * ck8_nat_1 * ck4_card_3 * * cu3_msualg_1 b0 b1 b5 b3 * * c& * * c= * * * ck8_nat_1 * ck4_card_3 * * cu3_msualg_1 b0 b1 b5 ck6_numbers b2 * ! / b6  * * c=> * cv7_ordinal1 b6 * * c= * * * ck8_nat_1 * ck4_card_3 * * cu3_msualg_1 b0 b1 b5 * * ck1_nat_1 b6 c1 * * * ck6_circuit2 b0 b1 * * * ck8_nat_1 * ck4_card_3 * * cu3_msualg_1 b0 b1 b5 b6 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * c~ * cv2_struct_0 b1 * * c& * c~ * cv11_struct_0 b1 * * c& * cv2_msafree2 b1 * cl1_msualg_1 b1 * ! / b2  * * c=> * * c& * c~ * cv2_struct_0 b2 * * c& * c~ * cv11_struct_0 b2 * * c& * cv2_msafree2 b2 * cl1_msualg_1 b2 * * c=> * * c& * * cr1_xboole_0 * ck2_msafree2 b0 * ck3_msafree2 b1 * * c= b2 * * ck2_circcomb b0 b1 * ! / b3  * * c=> * * c& * * cv4_msualg_1 b3 b0 * * c& * * cv4_msafree2 b3 b0 * * cl3_msualg_1 b3 b0 * ! / b4  * * c=> * * c& * * cv4_msualg_1 b4 b1 * * c& * * cv4_msafree2 b4 b1 * * cl3_msualg_1 b4 b1 * ! / b5  * * c=> * * c& * * cv4_msualg_1 b5 b2 * * c& * * cv4_msafree2 b5 b2 * * cl3_msualg_1 b5 b2 * * c=> * * c& * * * * cr2_circcomb b0 b1 b3 b4 * * c= b5 * * * * ck3_circcomb b0 b1 b3 b4 * ! / b6  * * c=> * * cm1_subset_1 b6 * ck4_card_3 * * cu3_msualg_1 b0 b3 * ! / b7  * * c=> * * cm1_subset_1 b7 * ck4_card_3 * * cu3_msualg_1 b1 b4 * ! / b8  * * c=> * * cm1_subset_1 b8 * ck4_card_3 * * cu3_msualg_1 b2 b5 * * c=> * * c& * * c= b6 * * ck5_relat_1 b8 * cu1_struct_0 b0 * * c& * * c= b7 * * ck5_relat_1 b8 * cu1_struct_0 b1 * * * cv1_circuit2 b6 b0 b3 * ! / b9  * * c=> * cv7_ordinal1 b9 * * c= * * ck5_relat_1 * * * * ck5_facirc_1 b2 b5 b8 b9 * cu1_struct_0 b1 * * * * ck5_facirc_1 b1 b4 b7 b9 
- * ! / b0  * ! / b1  * ! / b2  * ! / b3  * ! / b4  * ! / b5  * * c=> * * c& * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * * c& * * c& * c~ * cv2_struct_0 b1 * * c& * c~ * cv11_struct_0 b1 * * c& * cv2_msafree2 b1 * cl1_msualg_1 b1 * * c& * * c& * * cv4_msualg_1 b2 b0 * * c& * * cv4_msafree2 b2 b0 * * cl3_msualg_1 b2 b0 * * c& * * c& * * cv4_msualg_1 b3 b1 * * c& * * cv4_msafree2 b3 b1 * * cl3_msualg_1 b3 b1 * * c& * * cm1_subset_1 b4 * ck4_card_3 * * cu3_msualg_1 b0 b2 * * cm1_subset_1 b5 * ck4_card_3 * * cu3_msualg_1 b1 b3 * * c=> * * c& * * c= * * ck5_relat_1 * * * * ck5_facirc_1 b1 b3 b5 ck6_numbers * cu1_struct_0 b0 * * * * ck5_facirc_1 b0 b2 b4 ck6_numbers * ! / b6  * * c=> * cv7_ordinal1 b6 * * c=> * * c= * * ck5_relat_1 * * * * ck5_facirc_1 b1 b3 b5 b6 * cu1_struct_0 b0 * * * * ck5_facirc_1 b0 b2 b4 b6 * * c= * * ck5_relat_1 * * * * ck5_facirc_1 b1 b3 b5 * * ck1_nat_1 b6 c1 * cu1_struct_0 b0 * * * * ck5_facirc_1 b0 b2 b4 * * ck1_nat_1 b6 c1 * ! / b6  * * c=> * cv7_ordinal1 b6 * * c= * * ck5_relat_1 * * * * ck5_facirc_1 b1 b3 b5 b6 * cu1_struct_0 b0 * * * * ck5_facirc_1 b0 b2 b4 b6 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c= * * * * ck5_facirc_1 b0 b1 b2 c1 * * * ck6_circuit2 b0 b1 b2 
- * ! / b0  * ! / b1  * ! / b2  * * c=> * * c& * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * * c& * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c=> * * c& * * c= * * * * ck5_facirc_1 b0 b1 b2 ck6_numbers b2 * ! / b3  * * c=> * cv7_ordinal1 b3 * * c=> * * c= * * * * ck5_facirc_1 b0 b1 b2 b3 b2 * * c= * * * * ck5_facirc_1 b0 b1 b2 * * ck1_nat_1 b3 c1 b2 * ! / b3  * * c=> * cv7_ordinal1 b3 * * c= * * * * ck5_facirc_1 b0 b1 b2 b3 b2 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * c~ * cv2_struct_0 b1 * * c& * c~ * cv11_struct_0 b1 * * c& * cv2_msafree2 b1 * cl1_msualg_1 b1 * ! / b2  * * c=> * * c& * c~ * cv2_struct_0 b2 * * c& * c~ * cv11_struct_0 b2 * * c& * cv2_msafree2 b2 * cl1_msualg_1 b2 * * c=> * * c& * * cr1_xboole_0 * ck2_msafree2 b0 * ck3_msafree2 b1 * * c& * * cr1_xboole_0 * ck2_msafree2 b1 * ck3_msafree2 b0 * * c= b2 * * ck2_circcomb b0 b1 * ! / b3  * * c=> * * c& * * cv4_msualg_1 b3 b0 * * c& * * cv4_msafree2 b3 b0 * * cl3_msualg_1 b3 b0 * ! / b4  * * c=> * * c& * * cv4_msualg_1 b4 b1 * * c& * * cv4_msafree2 b4 b1 * * cl3_msualg_1 b4 b1 * ! / b5  * * c=> * * c& * * cv4_msualg_1 b5 b2 * * c& * * cv4_msafree2 b5 b2 * * cl3_msualg_1 b5 b2 * * c=> * * c& * * * * cr2_circcomb b0 b1 b3 b4 * * c= b5 * * * * ck3_circcomb b0 b1 b3 b4 * ! / b6  * * c=> * cv7_ordinal1 b6 * ! / b7  * * c=> * cv7_ordinal1 b7 * ! / b8  * * c=> * * cm1_subset_1 b8 * ck4_card_3 * * cu3_msualg_1 b2 b5 * ! / b9  * * c=> * * cm1_subset_1 b9 * ck4_card_3 * * cu3_msualg_1 b0 b3 * * c=> * * c= b9 * * ck5_relat_1 b8 * cu1_struct_0 b0 * ! / b10  * * c=> * * cm1_subset_1 b10 * ck4_card_3 * * cu3_msualg_1 b1 b4 * * c=> * * c& * * c= b10 * * ck5_relat_1 b8 * cu1_struct_0 b1 * * c& * * * cv1_circuit2 * * * * ck5_facirc_1 b0 b3 b9 b6 b0 b3 * * * cv1_circuit2 * * * * ck5_facirc_1 b1 b4 b10 b7 b1 b4 * * * cv1_circuit2 * * * * ck5_facirc_1 b2 b5 b8 * * ck4_xxreal_0 b6 b7 b2 b5 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * c~ * cv2_struct_0 b1 * * c& * c~ * cv11_struct_0 b1 * * c& * cv2_msafree2 b1 * cl1_msualg_1 b1 * ! / b2  * * c=> * * c& * c~ * cv2_struct_0 b2 * * c& * c~ * cv11_struct_0 b2 * * c& * cv2_msafree2 b2 * cl1_msualg_1 b2 * * c=> * * c& * * cr1_xboole_0 * ck2_msafree2 b0 * ck3_msafree2 b1 * * c& * * cr1_xboole_0 * ck2_msafree2 b1 * ck3_msafree2 b0 * * c= b2 * * ck2_circcomb b0 b1 * ! / b3  * * c=> * * c& * * cv4_msualg_1 b3 b0 * * c& * * cv4_msafree2 b3 b0 * * cl3_msualg_1 b3 b0 * ! / b4  * * c=> * * c& * * cv4_msualg_1 b4 b1 * * c& * * cv4_msafree2 b4 b1 * * cl3_msualg_1 b4 b1 * ! / b5  * * c=> * * c& * * cv4_msualg_1 b5 b2 * * c& * * cv4_msafree2 b5 b2 * * cl3_msualg_1 b5 b2 * * c=> * * c& * * * * cr2_circcomb b0 b1 b3 b4 * * c= b5 * * * * ck3_circcomb b0 b1 b3 b4 * ! / b6  * * c=> * cv7_ordinal1 b6 * ! / b7  * * c=> * * cm1_subset_1 b7 * ck4_card_3 * * cu3_msualg_1 b2 b5 * ! / b8  * * c=> * * cm1_subset_1 b8 * ck4_card_3 * * cu3_msualg_1 b0 b3 * * c=> * * c= b8 * * ck5_relat_1 b7 * cu1_struct_0 b0 * ! / b9  * * c=> * * cm1_subset_1 b9 * ck4_card_3 * * cu3_msualg_1 b1 b4 * c~ * * c& * * c= b9 * * ck5_relat_1 b7 * cu1_struct_0 b1 * * c& * c~ * * c& * * * cv1_circuit2 * * * * ck5_facirc_1 b0 b3 b8 b6 b0 b3 * * * cv1_circuit2 * * * * ck5_facirc_1 b1 b4 b9 b6 b1 b4 * * * cv1_circuit2 * * * * ck5_facirc_1 b2 b5 b7 b6 b2 b5 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * c~ * cv2_struct_0 b1 * * c& * c~ * cv11_struct_0 b1 * * c& * cv2_msafree2 b1 * cl1_msualg_1 b1 * ! / b2  * * c=> * * c& * c~ * cv2_struct_0 b2 * * c& * c~ * cv11_struct_0 b2 * * c& * cv2_msafree2 b2 * cl1_msualg_1 b2 * * c=> * * c& * * cr1_xboole_0 * ck2_msafree2 b0 * ck3_msafree2 b1 * * c& * * cr1_xboole_0 * ck2_msafree2 b1 * ck3_msafree2 b0 * * c= b2 * * ck2_circcomb b0 b1 * ! / b3  * * c=> * * c& * * cv4_msualg_1 b3 b0 * * c& * * cv4_msafree2 b3 b0 * * cl3_msualg_1 b3 b0 * ! / b4  * * c=> * * c& * * cv4_msualg_1 b4 b1 * * c& * * cv4_msafree2 b4 b1 * * cl3_msualg_1 b4 b1 * ! / b5  * * c=> * * c& * * cv4_msualg_1 b5 b2 * * c& * * cv4_msafree2 b5 b2 * * cl3_msualg_1 b5 b2 * * c=> * * c& * * * * cr2_circcomb b0 b1 b3 b4 * * c= b5 * * * * ck3_circcomb b0 b1 b3 b4 * ! / b6  * * c=> * * cm1_subset_1 b6 * ck4_card_3 * * cu3_msualg_1 b2 b5 * ! / b7  * * c=> * * cm1_subset_1 b7 * ck4_card_3 * * cu3_msualg_1 b0 b3 * * c=> * * c= b7 * * ck5_relat_1 b6 * cu1_struct_0 b0 * ! / b8  * * c=> * * cm1_subset_1 b8 * ck4_card_3 * * cu3_msualg_1 b1 b4 * * c=> * * c= b8 * * ck5_relat_1 b6 * cu1_struct_0 b1 * ! / b9  * * c=> * cv7_ordinal1 b9 * * c= * * * * ck5_facirc_1 b2 b5 b6 b9 * * ck1_funct_4 * * * * ck5_facirc_1 b0 b3 b7 b9 * * * * ck5_facirc_1 b1 b4 b8 b9 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * c~ * cv2_struct_0 b1 * * c& * c~ * cv11_struct_0 b1 * * c& * cv2_msafree2 b1 * cl1_msualg_1 b1 * ! / b2  * * c=> * * c& * c~ * cv2_struct_0 b2 * * c& * c~ * cv11_struct_0 b2 * * c& * cv2_msafree2 b2 * cl1_msualg_1 b2 * * c=> * * c& * * cr1_xboole_0 * ck2_msafree2 b0 * ck3_msafree2 b1 * * c= b2 * * ck2_circcomb b0 b1 * ! / b3  * * c=> * * c& * * cv4_msualg_1 b3 b0 * * c& * * cv4_msafree2 b3 b0 * * cl3_msualg_1 b3 b0 * ! / b4  * * c=> * * c& * * cv4_msualg_1 b4 b1 * * c& * * cv4_msafree2 b4 b1 * * cl3_msualg_1 b4 b1 * ! / b5  * * c=> * * c& * * cv4_msualg_1 b5 b2 * * c& * * cv4_msafree2 b5 b2 * * cl3_msualg_1 b5 b2 * * c=> * * c& * * * * cr2_circcomb b0 b1 b3 b4 * * c= b5 * * * * ck3_circcomb b0 b1 b3 b4 * ! / b6  * * c=> * cv7_ordinal1 b6 * ! / b7  * * c=> * cv7_ordinal1 b7 * ! / b8  * * c=> * * cm1_subset_1 b8 * ck4_card_3 * * cu3_msualg_1 b2 b5 * ! / b9  * * c=> * * cm1_subset_1 b9 * ck4_card_3 * * cu3_msualg_1 b0 b3 * ! / b10  * * c=> * * cm1_subset_1 b10 * ck4_card_3 * * cu3_msualg_1 b1 b4 * * c=> * * c& * * c= b9 * * ck5_relat_1 b8 * cu1_struct_0 b0 * * c& * * * cv1_circuit2 * * * * ck5_facirc_1 b0 b3 b9 b6 b0 b3 * * c& * * c= b10 * * ck5_relat_1 * * * * ck5_facirc_1 b2 b5 b8 b6 * cu1_struct_0 b1 * * * cv1_circuit2 * * * * ck5_facirc_1 b1 b4 b10 b7 b1 b4 * * * cv1_circuit2 * * * * ck5_facirc_1 b2 b5 b8 * * ck2_xcmplx_0 b6 b7 b2 b5 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * ! / b3  * * c=> * cv7_ordinal1 b3 * ! / b4  * * c=> * cv7_ordinal1 b4 * * c=> * * c& * * * cv1_circuit2 * * * * ck5_facirc_1 b0 b1 b2 b3 b0 b1 * * cr1_xxreal_0 b3 b4 * * c= * * * * ck5_facirc_1 b0 b1 b2 b4 * * * * ck5_facirc_1 b0 b1 b2 b3 
