
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 12.4 Build EDK_MS4.81d
# Sun Apr 15 17:06:36 2012
# Target Board:  Digilent Nexys 2-1200 Board Rev C
# Family:    spartan3e
# Device:    XC3S1200E
# Package:   FG320
# Speed Grade:  -4
# Processor number: 1
# Processor 1: microblaze_0
# System clock frequency: 50.0
# Debug Interface: On-Chip HW Debug Module
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_Push_Buttons_3Bit_GPIO_IO_I_pin = fpga_0_Push_Buttons_3Bit_GPIO_IO_I_pin, DIR = I, VEC = [0:2]
 PORT fpga_0_RS232_PORT_RX_pin = fpga_0_RS232_PORT_RX_pin, DIR = I
 PORT fpga_0_RS232_PORT_TX_pin = fpga_0_RS232_PORT_TX_pin, DIR = O
 PORT fpga_0_Micron_RAM_Mem_A_pin = fpga_0_Micron_RAM_Mem_A_pin_vslice_9_31_concat, DIR = O, VEC = [9:31]
 PORT fpga_0_Micron_RAM_Mem_OEN_pin = fpga_0_Micron_RAM_Mem_OEN_pin, DIR = O
 PORT fpga_0_Micron_RAM_Mem_WEN_pin = fpga_0_Micron_RAM_Mem_WEN_pin, DIR = O
 PORT fpga_0_Micron_RAM_Mem_BEN_pin = fpga_0_Micron_RAM_Mem_BEN_pin, DIR = O, VEC = [0:3]
 PORT fpga_0_Micron_RAM_Mem_DQ_pin = fpga_0_Micron_RAM_Mem_DQ_pin, DIR = IO, VEC = [0:31]
 PORT fpga_0_clk_1_sys_clk_pin = dcm_clk_s, DIR = I, SIGIS = CLK, CLK_FREQ = 50000000
 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 1


BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER C_AREA_OPTIMIZED = 1
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER HW_VER = 8.00.b
 PARAMETER C_ICACHE_BASEADDR = 0x41000000
 PARAMETER C_ICACHE_HIGHADDR = 0x41ffffff
 PARAMETER C_DCACHE_BASEADDR = 0x41000000
 PARAMETER C_DCACHE_HIGHADDR = 0x41ffffff
 BUS_INTERFACE DLMB = dlmb
 BUS_INTERFACE ILMB = ilmb
 BUS_INTERFACE DPLB = mb_plb
 BUS_INTERFACE IPLB = mb_plb
 BUS_INTERFACE DEBUG = microblaze_0_mdm_bus
 BUS_INTERFACE IXCL = microblaze_0_IXCL
 BUS_INTERFACE DXCL = microblaze_0_DXCL
 PORT MB_RESET = mb_reset
 PORT INTERRUPT = microblaze_0_Interrupt
END

BEGIN plb_v46
 PARAMETER INSTANCE = mb_plb
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_50_0000MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = clk_50_0000MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = clk_50_0000MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr
 PARAMETER HW_VER = 2.10.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = dlmb
 BUS_INTERFACE BRAM_PORT = dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr
 PARAMETER HW_VER = 2.10.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = ilmb
 BUS_INTERFACE BRAM_PORT = ilmb_port
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_port
 BUS_INTERFACE PORTB = dlmb_port
END

BEGIN xps_gpio
 PARAMETER INSTANCE = Push_Buttons_3Bit
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_GPIO_WIDTH = 3
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_IS_DUAL = 0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_BASEADDR = 0x81400000
 PARAMETER C_HIGHADDR = 0x8140ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT IP2INTC_Irpt = Push_Buttons_3Bit_IP2INTC_Irpt
 PORT GPIO_IO_I = fpga_0_Push_Buttons_3Bit_GPIO_IO_I_pin
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = RS232_PORT
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BASEADDR = 0x84000000
 PARAMETER C_HIGHADDR = 0x8400ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT RX = fpga_0_RS232_PORT_RX_pin
 PORT TX = fpga_0_RS232_PORT_TX_pin
END

BEGIN xps_mch_emc
 PARAMETER INSTANCE = Micron_RAM
 PARAMETER C_NUM_BANKS_MEM = 1
 PARAMETER C_NUM_CHANNELS = 2
 PARAMETER C_MEM0_WIDTH = 32
 PARAMETER C_MAX_MEM_WIDTH = 32
 PARAMETER C_INCLUDE_DATAWIDTH_MATCHING_0 = 1
 PARAMETER C_SYNCH_MEM_0 = 0
 PARAMETER C_TCEDV_PS_MEM_0 = 85000
 PARAMETER C_TAVDV_PS_MEM_0 = 85000
 PARAMETER C_THZCE_PS_MEM_0 = 8000
 PARAMETER C_THZOE_PS_MEM_0 = 8000
 PARAMETER C_TWC_PS_MEM_0 = 85000
 PARAMETER C_TWP_PS_MEM_0 = 55000
 PARAMETER C_TLZWE_PS_MEM_0 = 5000
 PARAMETER HW_VER = 3.01.a
 PARAMETER C_INCLUDE_PLB_IPIF = 0
 PARAMETER C_INCLUDE_WRBUF = 0
 PARAMETER C_MEM0_BASEADDR = 0x41000000
 PARAMETER C_MEM0_HIGHADDR = 0x41ffffff
 BUS_INTERFACE MCH0 = microblaze_0_IXCL
 BUS_INTERFACE MCH1 = microblaze_0_DXCL
 PORT RdClk = clk_50_0000MHz
 PORT Mem_A = 0b000000000 & fpga_0_Micron_RAM_Mem_A_pin_vslice_9_31_concat
 PORT Mem_OEN = fpga_0_Micron_RAM_Mem_OEN_pin
 PORT Mem_WEN = fpga_0_Micron_RAM_Mem_WEN_pin
 PORT Mem_BEN = fpga_0_Micron_RAM_Mem_BEN_pin
 PORT Mem_DQ = fpga_0_Micron_RAM_Mem_DQ_pin
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_CLKIN_FREQ = 50000000
 PARAMETER C_CLKOUT0_FREQ = 50000000
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_GROUP = NONE
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER HW_VER = 4.01.a
 PARAMETER C_DEVICE = 3s1200e
 PARAMETER C_PACKAGE = fg320
 PARAMETER C_SPEEDGRADE = -4
 PARAMETER C_CLKOUT1_FREQ = 100000000
 PORT CLKIN = dcm_clk_s
 PORT CLKOUT0 = clk_50_0000MHz
 PORT RST = sys_rst_s
 PORT LOCKED = Dcm_all_locked
 PORT CLKOUT1 = clock_generator_0_CLKOUT1
END

BEGIN mdm
 PARAMETER INSTANCE = mdm_0
 PARAMETER C_MB_DBG_PORTS = 1
 PARAMETER C_USE_UART = 1
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_BASEADDR = 0x84400000
 PARAMETER C_HIGHADDR = 0x8440ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_mdm_bus
 PORT Debug_SYS_Rst = Debug_SYS_Rst
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER HW_VER = 3.00.a
 PORT Slowest_sync_clk = clk_50_0000MHz
 PORT Ext_Reset_In = sys_rst_s
 PORT MB_Debug_Sys_Rst = Debug_SYS_Rst
 PORT Dcm_locked = Dcm_all_locked
 PORT MB_Reset = mb_reset
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Peripheral_Reset = sys_periph_reset
END

BEGIN xps_intc
 PARAMETER INSTANCE = xps_intc_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_IRQ_IS_LEVEL = 0
 PARAMETER C_BASEADDR = 0x81800000
 PARAMETER C_HIGHADDR = 0x8180ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT Intr = decisiontreeclean_0_IP2INTC_Irpt
 PORT Irq = microblaze_0_Interrupt
END

BEGIN decisiontreeclean
 PARAMETER INSTANCE = decisiontreeclean_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0xce600000
 PARAMETER C_HIGHADDR = 0xce60ffff
 PARAMETER C_MEM0_BASEADDR = 0x81818000
 PARAMETER C_MEM0_HIGHADDR = 0x81818fff
 PARAMETER C_MEM1_BASEADDR = 0x81814000
 PARAMETER C_MEM1_HIGHADDR = 0x81814fff
 PARAMETER C_MEM2_BASEADDR = 0x8181c800
 PARAMETER C_MEM2_HIGHADDR = 0x8181cfff
 BUS_INTERFACE SPLB = mb_plb
 PORT IP2INTC_Irpt = decisiontreeclean_0_IP2INTC_Irpt
 PORT user_clk2x = clock_generator_0_CLKOUT1
END

BEGIN xps_central_dma
 PARAMETER INSTANCE = xps_central_dma_0
 PARAMETER HW_VER = 2.03.a
 PARAMETER C_BASEADDR = 0x80200000
 PARAMETER C_HIGHADDR = 0x8020ffff
 BUS_INTERFACE MPLB = mb_plb
 BUS_INTERFACE SPLB = mb_plb
 PORT IP2INTC_Irpt = xps_central_dma_0_IP2INTC_Irpt
END

