[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 3088024 heartbeat IPC: 3.238 cumulative IPC: 3.238 (Simulation time: 00 hr 00 min 20 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 3088024 cumulative IPC: 3.238 (Simulation time: 00 hr 00 min 20 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 3088024 cumulative IPC: 3.238 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 24297902 heartbeat IPC: 0.4715 cumulative IPC: 0.4715 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 45105012 heartbeat IPC: 0.4806 cumulative IPC: 0.476 (Simulation time: 00 hr 04 min 08 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 65089329 heartbeat IPC: 0.5004 cumulative IPC: 0.4839 (Simulation time: 00 hr 05 min 55 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 84376878 heartbeat IPC: 0.5185 cumulative IPC: 0.4921 (Simulation time: 00 hr 07 min 39 sec)
Simulation finished CPU 0 instructions: 50000000 cycles: 99804165 cumulative IPC: 0.501 (Simulation time: 00 hr 09 min 18 sec)
Simulation complete CPU 0 instructions: 50000000 cycles: 99804165 cumulative IPC: 0.501 (Simulation time: 00 hr 09 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 619.lbm_s-2676B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.501 instructions: 50000000 cycles: 99804165
CPU 0 Branch Prediction Accuracy: 95.94% MPKI: 0.6505 Average ROB Occupancy at Mispredict: 211.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.6505
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      58518 HIT:      26765 MISS:      31753 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      58518 HIT:      26765 MISS:      31753 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 190.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    6268180 HIT:    1776013 MISS:    4492167 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     507942 HIT:          2 MISS:     507940 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:    2864208 HIT:     540085 MISS:    2324123 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    2864274 HIT:    1206363 MISS:    1657911 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      31756 HIT:      29563 MISS:       2193 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 226.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8020392 HIT:    8020392 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    8020392 HIT:    8020392 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11862340 HIT:    7652429 MISS:    4209911 MSHR_MERGE:     805939
cpu0->cpu0_L1D LOAD         ACCESS:    3113103 HIT:    1921635 MISS:    1191468 MSHR_MERGE:     683526
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    8717452 HIT:    5730765 MISS:    2986687 MSHR_MERGE:     122413
cpu0->cpu0_L1D TRANSLATION  ACCESS:      31785 HIT:         29 MISS:      31756 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 306.7 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5971066 HIT:    5971066 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    5971066 HIT:    5971066 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   11119474 HIT:   11016573 MISS:     102901 MSHR_MERGE:      44383
cpu0->cpu0_DTLB LOAD         ACCESS:   11119474 HIT:   11016573 MISS:     102901 MSHR_MERGE:      44383
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 109.1 cycles
cpu0->LLC TOTAL        ACCESS:    5158319 HIT:    2966374 MISS:    2191945 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     507940 HIT:         19 MISS:     507921 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:    2324119 HIT:     800421 MISS:    1523698 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:    2324067 HIT:    2163975 MISS:     160092 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2193 HIT:       1959 MISS:        234 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 441.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     103953
  ROW_BUFFER_MISS:    1927899
  AVG DBUS CONGESTED CYCLE: 7.143
Channel 0 WQ ROW_BUFFER_HIT:     252525
  ROW_BUFFER_MISS:    1308901
  FULL:          0
Channel 0 REFRESHES ISSUED:       8317
