// Seed: 2869502930
module module_0 (
    input wor id_0,
    input tri id_1,
    output supply1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output uwire id_7,
    input supply0 id_8,
    input tri0 id_9
    , id_22, id_23,
    input uwire id_10
    , id_24,
    input wor id_11,
    input wor id_12,
    input supply1 id_13,
    input tri1 id_14,
    input wire id_15,
    input wor id_16,
    input wire id_17,
    input uwire id_18,
    input uwire id_19,
    input wor id_20
);
  assign id_23 = id_16;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output wire id_2,
    input supply0 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input wor id_6,
    input tri1 id_7,
    input wor id_8,
    input uwire id_9,
    input tri id_10,
    output supply1 id_11,
    input tri id_12,
    output tri0 id_13,
    input tri id_14,
    input tri1 id_15,
    output wire id_16,
    input wire id_17,
    input uwire id_18,
    output supply0 id_19,
    output tri1 id_20,
    output tri1 id_21
    , id_31,
    output wor id_22,
    input supply1 id_23,
    output wor id_24,
    input wire id_25
    , id_32,
    input uwire id_26,
    input supply0 id_27,
    output tri0 id_28,
    input tri0 id_29
);
  wire id_33;
  module_0(
      id_4,
      id_29,
      id_21,
      id_15,
      id_13,
      id_10,
      id_6,
      id_11,
      id_26,
      id_15,
      id_5,
      id_29,
      id_27,
      id_0,
      id_18,
      id_3,
      id_15,
      id_18,
      id_26,
      id_9,
      id_9
  );
endmodule
