<div class="table-wrap"><table class="confluenceTable"><thead><tr><th class="highlight-green confluenceTh" data-highlight-colour="green"><div class="tablesorter-header-inner">Feature</div></th><th class="highlight-green confluenceTh" data-highlight-colour="green"><div class="tablesorter-header-inner">Effected Units</div></th><th class="highlight-green confluenceTh" data-highlight-colour="green"><div class="tablesorter-header-inner">Design Owner</div></th><th class="highlight-green confluenceTh" colspan="1" data-highlight-colour="green">Design ETA</th><th class="highlight-green confluenceTh" data-highlight-colour="green"><div class="tablesorter-header-inner">Design status</div></th><th class="highlight-green confluenceTh" colspan="1" data-highlight-colour="green">Verification Owner</th><th class="highlight-green confluenceTh" colspan="1" data-highlight-colour="green">Verification ETA</th><th class="highlight-green confluenceTh" colspan="1" data-highlight-colour="green">Verification Status</th><th class="highlight-green confluenceTh" colspan="1" data-highlight-colour="green">SW changes</th><th class="highlight-green confluenceTh" colspan="1" data-highlight-colour="green"><div class="tablesorter-header-inner">Comment</div></th></tr></thead><tbody><tr><td class="confluenceTd">DCE ATT area improvement</td><td class="confluenceTd">DCE</td><td class="confluenceTd">Parimal</td><td colspan="1" class="confluenceTd">06/12</td><td class="confluenceTd"> </td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td class="confluenceTd">DCE Snoop filter area reduction</td><td class="confluenceTd">DCE</td><td class="confluenceTd">Parimal</td><td colspan="1" class="confluenceTd"><span>Done</span></td><td class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Abhinav</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">New parameter</td><td colspan="1" class="confluenceTd">Not on master yet, on branch. will merge after initial verification on branch</td></tr><tr><td colspan="1" class="confluenceTd">MemGen changes related to DCE Sf changes</td><td colspan="1" class="confluenceTd">Memgen</td><td colspan="1" class="confluenceTd">Travis / Parimal</td><td colspan="1" class="confluenceTd">06/20</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">AIU PCIe non coherent bypass buffer</td><td colspan="1" class="confluenceTd">AIU</td><td colspan="1" class="confluenceTd">Mike</td><td colspan="1" class="confluenceTd">06/16</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Satya</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">New parameter</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">ECC on SFI for resiliency</td><td colspan="1" class="confluenceTd">All units</td><td colspan="1" class="confluenceTd">Shilpa / Parimal</td><td colspan="1" class="confluenceTd">06/16</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Sugun</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">New parameter and changes to prot per bit widths</td><td colspan="1" class="confluenceTd">ECC per byte verification only. As FlexNoc support is not available at present. Scope out effort to do ECC64 with basic testing (FlexNoc 3.4.1).</td></tr><tr><td colspan="1" class="confluenceTd">DCE changes 8 to 64 bit interface</td><td colspan="1" class="confluenceTd">DCE</td><td colspan="1" class="confluenceTd">Parimal</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">SW parameter changes</td><td colspan="1" class="confluenceTd">Necessary to enable ECC64</td></tr><tr><td colspan="1" class="confluenceTd">Correctable errors tracking changes</td><td colspan="1" class="confluenceTd">All units</td><td colspan="1" class="confluenceTd">Shilpa / Khaleel</td><td colspan="1" class="confluenceTd">06/20</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Sugun</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd"><span>Fault Controller register changes </span></td><td colspan="1" class="confluenceTd">All units</td><td colspan="1" class="confluenceTd">Khaleel</td><td colspan="1" class="confluenceTd">06/20</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Sugun</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Variable delay in resiliency (1 to 4)</td><td colspan="1" class="confluenceTd">All units</td><td colspan="1" class="confluenceTd">Khaleel</td><td colspan="1" class="confluenceTd">06/13</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Sugun</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">New parameter for delay</td><td colspan="1" class="confluenceTd">Only One setting for all blocks to be verified</td></tr><tr><td colspan="1" class="confluenceTd">programmable flops for AIU ACE interface</td><td colspan="1" class="confluenceTd">AIU</td><td colspan="1" class="confluenceTd">Mike</td><td colspan="1" class="confluenceTd">06/16</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Satya</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">OTT programmable depth (dynamic with limitations ???)</td><td colspan="1" class="confluenceTd">AIU / NCB</td><td colspan="1" class="confluenceTd">Mike / Boon</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Chirag</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Advance feature for evaluation purposes only, limited verification.</td></tr><tr><td colspan="1" class="confluenceTd">NCB write BW improvements</td><td colspan="1" class="confluenceTd">NCB</td><td colspan="1" class="confluenceTd">Mike</td><td colspan="1" class="confluenceTd">06/15</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Muffadal</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Minimum number of NCB OTT entries to 2</td><td colspan="1" class="confluenceTd">NCB</td><td colspan="1" class="confluenceTd">Boon</td><td colspan="1" class="confluenceTd"><span>Done</span></td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><p>SW scope -&gt; Change Arch document to support minimum of 4 OTT entries.</p><p>Note: RTL changes are simple which have been done and checked-in for 2.2. Verification is going to verify this for 3.0</p></td></tr><tr><td colspan="1" class="confluenceTd">nProcs = 0</td><td colspan="1" class="confluenceTd">CSPS</td><td colspan="1" class="confluenceTd">Sanjay</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">assuming low verification effort -&gt; change arch document to not support nProcs = 0</td></tr><tr><td colspan="1" class="confluenceTd">DMI Interleaved assertions</td><td colspan="1" class="confluenceTd">Customer TB</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">sugun</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">beatAlign widget uses wSfiHurry parameter for pressure signal width</td><td colspan="1" class="confluenceTd">All</td><td colspan="1" class="confluenceTd">Travis</td><td colspan="1" class="confluenceTd">06/20</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">ACHL change</td></tr><tr><td colspan="1" class="confluenceTd">NCB FIFO size optimizations</td><td colspan="1" class="confluenceTd">NCB</td><td colspan="1" class="confluenceTd">Boon</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Muffadal</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Reduce width of sfiSlvFifo when snoops are not present</td><td colspan="1" class="confluenceTd">AIU</td><td colspan="1" class="confluenceTd">Mike</td><td colspan="1" class="confluenceTd">06/23</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Regression only</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Possible area savings</td></tr><tr><td colspan="1" class="confluenceTd">Remove high bits of opcode flops in STT</td><td colspan="1" class="confluenceTd">AIU</td><td colspan="1" class="confluenceTd">Mike</td><td colspan="1" class="confluenceTd">06/23</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Regression only</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><span>Possible area savings </span></td></tr><tr><td colspan="1" class="confluenceTd">Remove any remaining obsolete flops in OTT/STT from old Bridge and IoCache configs</td><td colspan="1" class="confluenceTd">AIU</td><td colspan="1" class="confluenceTd">Mike</td><td colspan="1" class="confluenceTd">06/23</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Regression only</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><span>Possible area savings </span></td></tr></tbody></table></div><p> </p><p> </p><p> </p><p> </p>