Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Sep 29 16:59:53 2017
| Host         : Berna running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file wave_gen_top_control_sets_placed.rpt
| Design       : wave_gen_top
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    43 |
| Unused register locations in slices containing registers |   132 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           17 |
| No           | No                    | Yes                    |             113 |           31 |
| No           | Yes                   | No                     |             134 |           49 |
| Yes          | No                    | No                     |              43 |           12 |
| Yes          | No                    | Yes                    |              50 |           11 |
| Yes          | Yes                   | No                     |             229 |           65 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                   |                                                          Enable Signal                                                          |                                                           Set/Reset Signal                                                          | Slice Load Count | Bel Load Count |
+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                                 | U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  U0_wave_gen/clk_gen_i0/clk_samp                  |                                                                                                                                 | U0_wave_gen/clk_gen_i0/rst_meta_reg                                                                                                 |                1 |              2 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                                 | U0_wave_gen/rst_i                                                                                                                   |                1 |              2 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                                 | U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                         |                1 |              2 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                                 | U0_wave_gen/clk_gen_i0/rst_meta_reg                                                                                                 |                1 |              2 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                                 | U0_wave_gen/rst_i                                                                                                                   |                1 |              2 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                                 | U0_wave_gen/clk_gen_i0/rst_meta_reg                                                                                                 |                1 |              2 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                                 | U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                                 | U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                                 | U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              4 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2 | U0_wave_gen/dac_spi_i0/bit_cnt[4]_i_1_n_0                                                                                       | U0_wave_gen/rst_gen_i0/reset_bridge_clk_tx_i0/rst_clk_tx                                                                            |                2 |              4 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2 | U0_wave_gen/uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt[3]_i_1_n_0                                                                | U0_wave_gen/rst_gen_i0/reset_bridge_clk_tx_i0/rst_clk_tx                                                                            |                1 |              4 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1 | U0_wave_gen/resp_gen_i0/char_cnt                                                                                                | U0_wave_gen/resp_gen_i0/char_cnt[3]_i_1_n_0                                                                                         |                1 |              4 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1 | U0_wave_gen/cmd_parse_i0/cur_cmd                                                                                                | U0_wave_gen/rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                            |                2 |              7 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                                 |                                                                                                                                     |                5 |              8 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2 | U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   | U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                1 |              8 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1 | U0_wave_gen/uart_rx_i0/uart_rx_ctl_i0/send_char_reg[0]                                                                          | U0_wave_gen/rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                            |                5 |              8 |
|  U0_wave_gen/clk_gen_i0/clk_samp                  | U0_wave_gen/samp_gen_i0/samp_cnt0                                                                                               | U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/SR[0]                                                                            |                2 |             10 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                                 | U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1 | U0_wave_gen/cmd_parse_i0/cmd_samp_ram_addr[9]_i_1_n_0                                                                           | U0_wave_gen/rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                            |                2 |             10 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1 | U0_wave_gen/cmd_parse_i0/nsamp                                                                                                  | U0_wave_gen/rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                            |                2 |             11 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2 | U0_wave_gen/clkx_nsamp_i0/meta_harden_bus_new_i0/E[0]                                                                           |                                                                                                                                     |                3 |             11 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1 | U0_wave_gen/cmd_parse_i0/E[0]                                                                                                   | U0_wave_gen/rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                            |                4 |             11 |
|  U0_wave_gen/clk_gen_i0/clk_samp                  |                                                                                                                                 | U0_wave_gen/rst_gen_i0/reset_bridge_clk_samp_i0/rst_clk_samp                                                                        |                4 |             12 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1 | U0_wave_gen/resp_gen_i0/to_bcd_i0/bcd_out_reg[0]_0                                                                              | U0_wave_gen/rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                            |                7 |             12 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1 | U0_wave_gen/cmd_parse_i0/prescale                                                                                               | U0_wave_gen/rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                            |                3 |             16 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2 | U0_wave_gen/clkx_pre_i0/meta_harden_bus_new_i0/E[0]                                                                             |                                                                                                                                     |                6 |             16 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1 | U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15][0]                                                                                | U0_wave_gen/rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                            |                3 |             16 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1 | U0_wave_gen/cmd_parse_i0/cmd_samp_ram_din[15]_i_1_n_0                                                                           | U0_wave_gen/rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                            |                4 |             16 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1 | U0_wave_gen/cmd_parse_i0/bus_samp_src_reg[15]_0[0]                                                                              | U0_wave_gen/rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                            |                3 |             16 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1 | U0_wave_gen/cmd_parse_i0/send_resp_data[15]_i_1_n_0                                                                             | U0_wave_gen/rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                            |                8 |             16 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1 | U0_wave_gen/cmd_parse_i0/speed                                                                                                  | U0_wave_gen/rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                            |                4 |             16 |
|  U0_wave_gen/clk_gen_i0/clk_samp                  | U0_wave_gen/samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt_reg[0]                                                             | U0_wave_gen/rst_gen_i0/reset_bridge_clk_samp_i0/rst_clk_samp                                                                        |                4 |             16 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2 | U0_wave_gen/clkx_spd_i0/meta_harden_bus_new_i0/E[0]                                                                             |                                                                                                                                     |                3 |             16 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                                 | U0_wave_gen/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/SR[0]                                                                   |                4 |             18 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                                 |                                                                                                                                     |               12 |             19 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2 | U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[9][0] | U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                5 |             20 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1 | U0_wave_gen/cmd_parse_i0/arg_sav                                                                                                | U0_wave_gen/rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                            |                7 |             28 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1 | U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                6 |             30 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                                 | U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                9 |             40 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                                 | U0_wave_gen/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                9 |             40 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                                 | U0_wave_gen/rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                            |               23 |             48 |
|  U0_wave_gen/clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                                 | U0_wave_gen/rst_gen_i0/reset_bridge_clk_tx_i0/rst_clk_tx                                                                            |               18 |             56 |
+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     6 |
| 3      |                     2 |
| 4      |                     4 |
| 7      |                     1 |
| 8      |                     3 |
| 10     |                     3 |
| 11     |                     3 |
| 12     |                     2 |
| 16+    |                    18 |
+--------+-----------------------+


