<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Test Structure Using the DC Interface</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part38.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part40.htm">Next &gt;</a></p><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark38">&zwnj;</a>Test Structure Using the DC Interface</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s6" style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a href="part38.htm#bookmark41" class="a">The following diagram shows the AXI memory channel modules interaction with the GDDR6 subsystems via the DC interface. There are four GDDR6 subsystems, namely GDDR6 1, 2, 5 and 6, that support the direct-to-fabric connect interface as shown in the figure. The desired subsystem can be specified as shown in the table </a><a href="part38.htm#bookmark41" class="s5">GDDR6 Subsystem Control ID</a><a href="part38.htm#bookmark41" class="a">. In this reference design, all DC interfaces are connected to channel 0 of the GDDR6 subsystems. </a><a href="https://www.achronix.com/documentation/speedster7t-gddr6-user-guide-ug091" class="a" target="_blank">For further details on the DC interface connection, refer to the </a><a href="https://www.achronix.com/documentation/speedster7t-gddr6-user-guide-ug091" class="s4" target="_blank">Speedster7t GDDR6 User Guide </a>(UG091)<span class="p">.</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 70pt;text-indent: 0pt;text-align: left;"><span><img width="505" height="416" alt="image" src="Image_347.png"/></span></p><h1 style="padding-top: 12pt;padding-left: 40pt;text-indent: 0pt;text-align: left;">Figure 4 â€¢ Speedster7t AC7t1400 and AC7t1500 Generator/Checker Logic Via DC Interface</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part40.htm">Simulation</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part38.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part40.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
