{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 28,
    "design__inferred_latch__count": 0,
    "design__instance__count": 7586,
    "design__instance__area": 93350.9,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C": 1,
    "design__max_cap_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "power__internal__total": 0.002404344268143177,
    "power__switching__total": 0.0020748458337038755,
    "power__leakage__total": 3.9028682294883765e-06,
    "power__total": 0.004483093041926622,
    "clock__skew__worst_hold__corner:nom_fast_1p32V_m40C": 0.41463306184308796,
    "clock__skew__worst_setup__corner:nom_fast_1p32V_m40C": 0.41463306184308796,
    "timing__hold__ws__corner:nom_fast_1p32V_m40C": 0.11106854639272432,
    "timing__setup__ws__corner:nom_fast_1p32V_m40C": 6.7027159053552605,
    "timing__hold__tns__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup__tns__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold__wns__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup__wns__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C": 0.111069,
    "timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C": 6.702716,
    "timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_slew_violation__count__corner:nom_slow_1p08V_125C": 0,
    "design__max_fanout_violation__count__corner:nom_slow_1p08V_125C": 1,
    "design__max_cap_violation__count__corner:nom_slow_1p08V_125C": 0,
    "clock__skew__worst_hold__corner:nom_slow_1p08V_125C": 0.9552399142064031,
    "clock__skew__worst_setup__corner:nom_slow_1p08V_125C": 0.9552399142064031,
    "timing__hold__ws__corner:nom_slow_1p08V_125C": 0.46395705257539,
    "timing__setup__ws__corner:nom_slow_1p08V_125C": 2.0614746049243498,
    "timing__hold__tns__corner:nom_slow_1p08V_125C": 0,
    "timing__setup__tns__corner:nom_slow_1p08V_125C": 0,
    "timing__hold__wns__corner:nom_slow_1p08V_125C": 0,
    "timing__setup__wns__corner:nom_slow_1p08V_125C": 0,
    "timing__hold_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__hold_r2r__ws__corner:nom_slow_1p08V_125C": 0.463957,
    "timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__setup_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__setup_r2r__ws__corner:nom_slow_1p08V_125C": 2.061475,
    "timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
    "design__max_slew_violation__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_fanout_violation__count__corner:nom_typ_1p20V_25C": 1,
    "design__max_cap_violation__count__corner:nom_typ_1p20V_25C": 0,
    "clock__skew__worst_hold__corner:nom_typ_1p20V_25C": 0.6154338879378595,
    "clock__skew__worst_setup__corner:nom_typ_1p20V_25C": 0.6154338879378595,
    "timing__hold__ws__corner:nom_typ_1p20V_25C": 0.24144276150665706,
    "timing__setup__ws__corner:nom_typ_1p20V_25C": 5.009877099417921,
    "timing__hold__tns__corner:nom_typ_1p20V_25C": 0,
    "timing__setup__tns__corner:nom_typ_1p20V_25C": 0,
    "timing__hold__wns__corner:nom_typ_1p20V_25C": 0,
    "timing__setup__wns__corner:nom_typ_1p20V_25C": 0,
    "timing__hold_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__hold_r2r__ws__corner:nom_typ_1p20V_25C": 0.241443,
    "timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__setup_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__setup_r2r__ws__corner:nom_typ_1p20V_25C": 5.009877,
    "timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 1,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": 0.9552399142064031,
    "clock__skew__worst_setup": 0.41463306184308796,
    "timing__hold__ws": 0.11106854639272432,
    "timing__setup__ws": 2.0614746049243498,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.111069,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 2.061475,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 500.0 200.0",
    "design__core__bbox": "2.88 3.78 496.8 192.78",
    "design__io": 45,
    "design__die__area": 100000,
    "design__core__area": 93350.9,
    "design__instance__count__stdcell": 2637,
    "design__instance__area__stdcell": 38214.9,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__area__padcells": 0,
    "design__instance__count__cover": 0,
    "design__instance__area__cover": 0,
    "design__instance__utilization": 0.409368,
    "design__instance__utilization__stdcell": 0.409368,
    "design__rows": 50,
    "design__rows:CoreSite": 50,
    "design__sites": 51450,
    "design__sites:CoreSite": 51450,
    "design__instance__count__class:buffer": 6,
    "design__instance__area__class:buffer": 76.2048,
    "design__instance__count__class:inverter": 115,
    "design__instance__area__class:inverter": 711.245,
    "design__instance__count__class:clock_gate_cell": 1,
    "design__instance__area__class:clock_gate_cell": 27.216,
    "design__instance__count__class:sequential_cell": 184,
    "design__instance__area__class:sequential_cell": 9228.04,
    "design__instance__count__class:multi_input_combinational_cell": 1901,
    "design__instance__area__class:multi_input_combinational_cell": 19893.1,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count": 0,
    "design__instance__count__class:timing_repair_buffer": 327,
    "design__instance__area__class:timing_repair_buffer": 6453.82,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 97730.3,
    "design__violations": 0,
    "design__instance__count__class:clock_buffer": 76,
    "design__instance__area__class:clock_buffer": 1678.32,
    "design__instance__count__class:clock_inverter": 27,
    "design__instance__area__class:clock_inverter": 146.966,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 35,
    "global_route__vias": 24789,
    "global_route__wirelength": 163289,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "antenna_diodes_count": 0,
    "route__net": 2635,
    "route__net__special": 2,
    "route__drc_errors__iter:0": 1958,
    "route__wirelength__iter:0": 113729,
    "route__drc_errors__iter:1": 1201,
    "route__wirelength__iter:1": 112677,
    "route__drc_errors__iter:2": 1087,
    "route__wirelength__iter:2": 112451,
    "route__drc_errors__iter:3": 51,
    "route__wirelength__iter:3": 112144,
    "route__drc_errors__iter:4": 0,
    "route__wirelength__iter:4": 112142,
    "route__drc_errors": 0,
    "route__wirelength": 112142,
    "route__vias": 23191,
    "route__vias__singlecut": 23191,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 9,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 447.92,
    "design__instance__count__class:fill_cell": 4949,
    "design__instance__area__class:fill_cell": 55136,
    "timing__unannotated_net__count__corner:nom_fast_1p32V_m40C": 30,
    "timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__unannotated_net__count__corner:nom_slow_1p08V_125C": 30,
    "timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C": 0,
    "timing__unannotated_net__count__corner:nom_typ_1p20V_25C": 30,
    "timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C": 0,
    "timing__unannotated_net__count": 30,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C": 1.19855,
    "design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C": 1.19963,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C": 0.00145283,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C": 0.00138356,
    "design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C": 0.000332872,
    "design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C": 0.00138356,
    "design_powergrid__voltage__worst": 0.00138356,
    "design_powergrid__voltage__worst__net:VPWR": 1.19855,
    "design_powergrid__drop__worst": 0.00145283,
    "design_powergrid__drop__worst__net:VPWR": 0.00145283,
    "design_powergrid__voltage__worst__net:VGND": 0.00138356,
    "design_powergrid__drop__worst__net:VGND": 0.00138356,
    "ir__voltage__worst": 1.2,
    "ir__drop__avg": 0.000371,
    "ir__drop__worst": 0.00145,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}