#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec 24 22:40:17 2025
# Process ID: 21340
# Current directory: C:/Users/Sanjay/Desktop/Git_repositories/verilog-practice
# Command line: vivado.exe -mode batch -source sim.tcl -tclargs AND_gate ./1_Basic_Logic_Gates/AND_gate
# Log file: C:/Users/Sanjay/Desktop/Git_repositories/verilog-practice/vivado.log
# Journal file: C:/Users/Sanjay/Desktop/Git_repositories/verilog-practice\vivado.jou
# Running On        :DESKTOP-HIU0IK8
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :AMD Ryzen AI 7 350 w/ Radeon 860M
# CPU Frequency     :1996 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :33439 MB
# Swap memory       :10200 MB
# Total Virtual     :43640 MB
# Available Virtual :16132 MB
#-----------------------------------------------------------
source sim.tcl
# set module_name      [lindex $argv 0]
# set module_directory [lindex $argv 1]
# set rtl_file "$module_directory/$module_name.v"
# set tb_file  "$module_directory/${module_name}_tb.v"
# create_project sim_proj ./sim_proj -force
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 567.469 ; gain = 235.734
# add_files $rtl_file
# add_files $tb_file
# set_property top ${module_name}_tb [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AND_gate_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sanjay/Desktop/Git_repositories/verilog-practice/sim_proj/sim_proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AND_gate_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sanjay/Desktop/Git_repositories/verilog-practice/sim_proj/sim_proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AND_gate_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanjay/Desktop/Git_repositories/verilog-practice/1_Basic_Logic_Gates/AND_gate/AND_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanjay/Desktop/Git_repositories/verilog-practice/1_Basic_Logic_Gates/AND_gate/AND_gate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_gate_tb
ERROR: [VRFC 10-4982] syntax error near '+' [C:/Users/Sanjay/Desktop/Git_repositories/verilog-practice/1_Basic_Logic_Gates/AND_gate/AND_gate_tb.v:7]
ERROR: [VRFC 10-8530] module 'AND_gate_tb' is ignored due to previous errors [C:/Users/Sanjay/Desktop/Git_repositories/verilog-practice/1_Basic_Logic_Gates/AND_gate/AND_gate_tb.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Sanjay/Desktop/Git_repositories/verilog-practice/sim_proj/sim_proj.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Sanjay/Desktop/Git_repositories/verilog-practice/sim_proj/sim_proj.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 578.359 ; gain = 10.891
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "sim.tcl" line 14)
INFO: [Common 17-206] Exiting Vivado at Wed Dec 24 22:40:49 2025...
