{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574218036804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574218036819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 20:47:16 2019 " "Processing started: Tue Nov 19 20:47:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574218036819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218036819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218036820 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574218040714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574218040715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218083865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218083864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitextendertb.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitextendertb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitextenderTB " "Found entity 1: bitextenderTB" {  } { { "bitextenderTB.sv" "" { Text "F:/MinComputerARMv4-master/Processor/bitextenderTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218083935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218083935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N flag_generator.sv(1) " "Verilog HDL Declaration information at flag_generator.sv(1): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "flag_generator.sv" "" { Text "F:/MinComputerARMv4-master/Processor/flag_generator.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574218083983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file flag_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_generator " "Found entity 1: flag_generator" {  } { { "flag_generator.sv" "" { Text "F:/MinComputerARMv4-master/Processor/flag_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218084017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218084017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Substractor " "Found entity 1: Substractor" {  } { { "Substractor.sv" "" { Text "F:/MinComputerARMv4-master/Processor/Substractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218084096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218084096 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EnemiesRegister.sv(10) " "Verilog HDL warning at EnemiesRegister.sv(10): extended using \"x\" or \"z\"" {  } { { "EnemiesRegister.sv" "" { Text "F:/MinComputerARMv4-master/Processor/EnemiesRegister.sv" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574218084133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemiesregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemiesregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EnemiesRegister " "Found entity 1: EnemiesRegister" {  } { { "EnemiesRegister.sv" "" { Text "F:/MinComputerARMv4-master/Processor/EnemiesRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218084170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218084170 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataMem.sv(7) " "Verilog HDL warning at dataMem.sv(7): extended using \"x\" or \"z\"" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574218084214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218084250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218084250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "F:/MinComputerARMv4-master/Processor/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218084330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218084330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condLogic " "Found entity 1: condLogic" {  } { { "condLogic.sv" "" { Text "F:/MinComputerARMv4-master/Processor/condLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218084409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218084409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condCheck " "Found entity 1: condCheck" {  } { { "condCheck.sv" "" { Text "F:/MinComputerARMv4-master/Processor/condCheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218084482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218084482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "F:/MinComputerARMv4-master/Processor/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218084576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218084576 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "BombRegister.sv(13) " "Verilog HDL warning at BombRegister.sv(13): extended using \"x\" or \"z\"" {  } { { "BombRegister.sv" "" { Text "F:/MinComputerARMv4-master/Processor/BombRegister.sv" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574218084622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bombregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file bombregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BombRegister " "Found entity 1: BombRegister" {  } { { "BombRegister.sv" "" { Text "F:/MinComputerARMv4-master/Processor/BombRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218084668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218084668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "armstruct.sv 1 1 " "Found 1 design units, including 1 entities, in source file armstruct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ARMStruct " "Found entity 1: ARMStruct" {  } { { "ARMStruct.sv" "" { Text "F:/MinComputerARMv4-master/Processor/ARMStruct.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218084747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218084747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressingdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file addressingdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addressingDecoder " "Found entity 1: addressingDecoder" {  } { { "addressingDecoder.sv" "" { Text "F:/MinComputerARMv4-master/Processor/addressingDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218084828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218084828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMem " "Found entity 1: instructionMem" {  } { { "instructionMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/instructionMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218085005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218085005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file regdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regDecoder " "Found entity 1: regDecoder" {  } { { "regDecoder.sv" "" { Text "F:/MinComputerARMv4-master/Processor/regDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218085099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218085099 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bitextender.sv(11) " "Verilog HDL warning at bitextender.sv(11): extended using \"x\" or \"z\"" {  } { { "bitextender.sv" "" { Text "F:/MinComputerARMv4-master/Processor/bitextender.sv" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574218085137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitextender.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitextender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitextender " "Found entity 1: bitextender" {  } { { "bitextender.sv" "" { Text "F:/MinComputerARMv4-master/Processor/bitextender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218085192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218085192 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(43) " "Verilog HDL warning at decoder.sv(43): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "F:/MinComputerARMv4-master/Processor/decoder.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574218085231 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(74) " "Verilog HDL warning at decoder.sv(74): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "F:/MinComputerARMv4-master/Processor/decoder.sv" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574218085237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "F:/MinComputerARMv4-master/Processor/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218085280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218085280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "F:/MinComputerARMv4-master/Processor/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218085360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218085360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.sv" "" { Text "F:/MinComputerARMv4-master/Processor/fulladder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218085459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218085459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_nBits " "Found entity 1: mux2x1_nBits" {  } { { "mux2x1_nBits.sv" "" { Text "F:/MinComputerARMv4-master/Processor/mux2x1_nBits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218085553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218085553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.sv" "" { Text "F:/MinComputerARMv4-master/Processor/mux2x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218085644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218085644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALU.sv(1) " "Verilog HDL Declaration information at ALU.sv(1): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU.sv" "" { Text "F:/MinComputerARMv4-master/Processor/ALU.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574218085682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "F:/MinComputerARMv4-master/Processor/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218085743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218085743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.sv" "" { Text "F:/MinComputerARMv4-master/Processor/and_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218085828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218085828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_not " "Found entity 1: mux_not" {  } { { "mux_not.sv" "" { Text "F:/MinComputerARMv4-master/Processor/mux_not.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218085921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218085921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_result.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_result.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_result " "Found entity 1: mux_result" {  } { { "mux_result.sv" "" { Text "F:/MinComputerARMv4-master/Processor/mux_result.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218086015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218086015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "or_gate.sv" "" { Text "F:/MinComputerARMv4-master/Processor/or_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218086110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218086110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sar.sv 1 1 " "Found 1 design units, including 1 entities, in source file sar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sar " "Found entity 1: sar" {  } { { "sar.sv" "" { Text "F:/MinComputerARMv4-master/Processor/sar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218086208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218086208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc.sv 1 1 " "Found 1 design units, including 1 entities, in source file sc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sc " "Found entity 1: sc" {  } { { "sc.sv" "" { Text "F:/MinComputerARMv4-master/Processor/sc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218086316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218086316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll.sv 1 1 " "Found 1 design units, including 1 entities, in source file sll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "sll.sv" "" { Text "F:/MinComputerARMv4-master/Processor/sll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218086412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218086412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slr.sv 1 1 " "Found 1 design units, including 1 entities, in source file slr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slr " "Found entity 1: slr" {  } { { "slr.sv" "" { Text "F:/MinComputerARMv4-master/Processor/slr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218086513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218086513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "xor_gate.sv" "" { Text "F:/MinComputerARMv4-master/Processor/xor_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218086611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218086611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "FlipFlop.sv" "" { Text "F:/MinComputerARMv4-master/Processor/FlipFlop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218086702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218086702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bankreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file bankreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bankReg " "Found entity 1: bankReg" {  } { { "bankReg.sv" "" { Text "F:/MinComputerARMv4-master/Processor/bankReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218086796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218086796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toptb.sv 1 1 " "Found 1 design units, including 1 entities, in source file toptb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topTB " "Found entity 1: topTB" {  } { { "topTB.sv" "" { Text "F:/MinComputerARMv4-master/Processor/topTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218086898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218086898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboarddriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboarddriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KeyboardDriver " "Found entity 1: KeyboardDriver" {  } { { "KeyboardDriver.sv" "" { Text "F:/MinComputerARMv4-master/Processor/KeyboardDriver.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218087004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218087004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboarddriver_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboarddriver_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KeyboardDriver_testbench " "Found entity 1: KeyboardDriver_testbench" {  } { { "KeyboardDriver_testbench.sv" "" { Text "F:/MinComputerARMv4-master/Processor/KeyboardDriver_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218087109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218087109 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "KeyboardRegister.sv(7) " "Verilog HDL warning at KeyboardRegister.sv(7): extended using \"x\" or \"z\"" {  } { { "KeyboardRegister.sv" "" { Text "F:/MinComputerARMv4-master/Processor/KeyboardRegister.sv" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574218087173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboardregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KeyboardRegister " "Found entity 1: KeyboardRegister" {  } { { "KeyboardRegister.sv" "" { Text "F:/MinComputerARMv4-master/Processor/KeyboardRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218087234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218087234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.sv" "" { Text "F:/MinComputerARMv4-master/Processor/mux4x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574218087319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218087319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1selector.sv 0 0 " "Found 0 design units, including 0 entities, in source file mux4x1selector.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218087418 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.sv(22) " "Verilog HDL Instantiation warning at top.sv(22): instance has no name" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1574218087423 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.sv(24) " "Verilog HDL Instantiation warning at top.sv(24): instance has no name" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1574218087423 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574218087834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARMStruct ARMStruct:arm " "Elaborating entity \"ARMStruct\" for hierarchy \"ARMStruct:arm\"" {  } { { "top.sv" "arm" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218087878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ARMStruct:arm\|ControlUnit:controller " "Elaborating entity \"ControlUnit\" for hierarchy \"ARMStruct:arm\|ControlUnit:controller\"" {  } { { "ARMStruct.sv" "controller" { Text "F:/MinComputerARMv4-master/Processor/ARMStruct.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218087926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder ARMStruct:arm\|ControlUnit:controller\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"ARMStruct:arm\|ControlUnit:controller\|decoder:dec\"" {  } { { "ControlUnit.sv" "dec" { Text "F:/MinComputerARMv4-master/Processor/ControlUnit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218087971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condLogic ARMStruct:arm\|ControlUnit:controller\|condLogic:cl " "Elaborating entity \"condLogic\" for hierarchy \"ARMStruct:arm\|ControlUnit:controller\|condLogic:cl\"" {  } { { "ControlUnit.sv" "cl" { Text "F:/MinComputerARMv4-master/Processor/ControlUnit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218088039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop ARMStruct:arm\|ControlUnit:controller\|condLogic:cl\|FlipFlop:flagreg1 " "Elaborating entity \"FlipFlop\" for hierarchy \"ARMStruct:arm\|ControlUnit:controller\|condLogic:cl\|FlipFlop:flagreg1\"" {  } { { "condLogic.sv" "flagreg1" { Text "F:/MinComputerARMv4-master/Processor/condLogic.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218088107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condCheck ARMStruct:arm\|ControlUnit:controller\|condLogic:cl\|condCheck:cc " "Elaborating entity \"condCheck\" for hierarchy \"ARMStruct:arm\|ControlUnit:controller\|condLogic:cl\|condCheck:cc\"" {  } { { "condLogic.sv" "cc" { Text "F:/MinComputerARMv4-master/Processor/condLogic.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218088212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath ARMStruct:arm\|datapath:Datapath " "Elaborating entity \"datapath\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\"" {  } { { "ARMStruct.sv" "Datapath" { Text "F:/MinComputerARMv4-master/Processor/ARMStruct.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218088279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_nBits ARMStruct:arm\|datapath:Datapath\|mux2x1_nBits:pcmux " "Elaborating entity \"mux2x1_nBits\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|mux2x1_nBits:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "F:/MinComputerARMv4-master/Processor/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218088326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop ARMStruct:arm\|datapath:Datapath\|FlipFlop:pcreg " "Elaborating entity \"FlipFlop\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|FlipFlop:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "F:/MinComputerARMv4-master/Processor/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218088395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder ARMStruct:arm\|datapath:Datapath\|fulladder:pcadd1 " "Elaborating entity \"fulladder\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|fulladder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "F:/MinComputerARMv4-master/Processor/datapath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218088457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_nBits ARMStruct:arm\|datapath:Datapath\|mux2x1_nBits:ra1mux " "Elaborating entity \"mux2x1_nBits\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|mux2x1_nBits:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "F:/MinComputerARMv4-master/Processor/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218088537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bankReg ARMStruct:arm\|datapath:Datapath\|bankReg:rf " "Elaborating entity \"bankReg\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|bankReg:rf\"" {  } { { "datapath.sv" "rf" { Text "F:/MinComputerARMv4-master/Processor/datapath.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218088628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitextender ARMStruct:arm\|datapath:Datapath\|bitextender:ext " "Elaborating entity \"bitextender\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|bitextender:ext\"" {  } { { "datapath.sv" "ext" { Text "F:/MinComputerARMv4-master/Processor/datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218088726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ARMStruct:arm\|datapath:Datapath\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\"" {  } { { "datapath.sv" "alu" { Text "F:/MinComputerARMv4-master/Processor/datapath.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218088826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate ARMStruct:arm\|datapath:Datapath\|ALU:alu\|and_gate:and_module " "Elaborating entity \"and_gate\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|and_gate:and_module\"" {  } { { "ALU.sv" "and_module" { Text "F:/MinComputerARMv4-master/Processor/ALU.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218088877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate ARMStruct:arm\|datapath:Datapath\|ALU:alu\|or_gate:or_module " "Elaborating entity \"or_gate\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|or_gate:or_module\"" {  } { { "ALU.sv" "or_module" { Text "F:/MinComputerARMv4-master/Processor/ALU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218088956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate ARMStruct:arm\|datapath:Datapath\|ALU:alu\|xor_gate:xor_module " "Elaborating entity \"xor_gate\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|xor_gate:xor_module\"" {  } { { "ALU.sv" "xor_module" { Text "F:/MinComputerARMv4-master/Processor/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218089029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_not ARMStruct:arm\|datapath:Datapath\|ALU:alu\|mux_not:mux_not_module " "Elaborating entity \"mux_not\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|mux_not:mux_not_module\"" {  } { { "ALU.sv" "mux_not_module" { Text "F:/MinComputerARMv4-master/Processor/ALU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218089086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder ARMStruct:arm\|datapath:Datapath\|ALU:alu\|fulladder:fulladder_module " "Elaborating entity \"fulladder\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|fulladder:fulladder_module\"" {  } { { "ALU.sv" "fulladder_module" { Text "F:/MinComputerARMv4-master/Processor/ALU.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218089148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slr ARMStruct:arm\|datapath:Datapath\|ALU:alu\|slr:slr_module " "Elaborating entity \"slr\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|slr:slr_module\"" {  } { { "ALU.sv" "slr_module" { Text "F:/MinComputerARMv4-master/Processor/ALU.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218089196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll ARMStruct:arm\|datapath:Datapath\|ALU:alu\|sll:sll_module " "Elaborating entity \"sll\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|sll:sll_module\"" {  } { { "ALU.sv" "sll_module" { Text "F:/MinComputerARMv4-master/Processor/ALU.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218089273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_result ARMStruct:arm\|datapath:Datapath\|ALU:alu\|mux_result:mux_result_module " "Elaborating entity \"mux_result\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|mux_result:mux_result_module\"" {  } { { "ALU.sv" "mux_result_module" { Text "F:/MinComputerARMv4-master/Processor/ALU.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218089339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_generator ARMStruct:arm\|datapath:Datapath\|ALU:alu\|flag_generator:flag_generator_module " "Elaborating entity \"flag_generator\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|flag_generator:flag_generator_module\"" {  } { { "ALU.sv" "flag_generator_module" { Text "F:/MinComputerARMv4-master/Processor/ALU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218089388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sar ARMStruct:arm\|datapath:Datapath\|ALU:alu\|sar:sar_module " "Elaborating entity \"sar\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|sar:sar_module\"" {  } { { "ALU.sv" "sar_module" { Text "F:/MinComputerARMv4-master/Processor/ALU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218089436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc ARMStruct:arm\|datapath:Datapath\|ALU:alu\|sc:sc_module " "Elaborating entity \"sc\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|sc:sc_module\"" {  } { { "ALU.sv" "sc_module" { Text "F:/MinComputerARMv4-master/Processor/ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218089500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMem instructionMem:imem " "Elaborating entity \"instructionMem\" for hierarchy \"instructionMem:imem\"" {  } { { "top.sv" "imem" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218089591 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ram instructionMem.sv(5) " "Verilog HDL warning at instructionMem.sv(5): object ram used but never assigned" {  } { { "instructionMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/instructionMem.sv" 5 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1574218089593 "|top|instructionMem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressingDecoder addressingDecoder:addrDeco " "Elaborating entity \"addressingDecoder\" for hierarchy \"addressingDecoder:addrDeco\"" {  } { { "top.sv" "addrDeco" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218089964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:deme " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:deme\"" {  } { { "top.sv" "deme" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218090285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EnemiesRegister EnemiesRegister:er " "Elaborating entity \"EnemiesRegister\" for hierarchy \"EnemiesRegister:er\"" {  } { { "top.sv" "er" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218092592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BombRegister BombRegister:br " "Elaborating entity \"BombRegister\" for hierarchy \"BombRegister:br\"" {  } { { "top.sv" "br" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218093964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyboardRegister KeyboardRegister:comb_3 " "Elaborating entity \"KeyboardRegister\" for hierarchy \"KeyboardRegister:comb_3\"" {  } { { "top.sv" "comb_3" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218094373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyboardDriver KeyboardDriver:comb_4 " "Elaborating entity \"KeyboardDriver\" for hierarchy \"KeyboardDriver:comb_4\"" {  } { { "top.sv" "comb_4" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218094738 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ARMStruct:arm\|datapath:Datapath\|bankReg:rf\|rf " "RAM logic \"ARMStruct:arm\|datapath:Datapath\|bankReg:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "bankReg.sv" "rf" { Text "F:/MinComputerARMv4-master/Processor/bankReg.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1574218098489 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1574218098489 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[0\] " "Converted tri-state buffer \"dataMem:deme\|RD\[0\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[1\] " "Converted tri-state buffer \"dataMem:deme\|RD\[1\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[2\] " "Converted tri-state buffer \"dataMem:deme\|RD\[2\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[3\] " "Converted tri-state buffer \"dataMem:deme\|RD\[3\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[4\] " "Converted tri-state buffer \"dataMem:deme\|RD\[4\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[5\] " "Converted tri-state buffer \"dataMem:deme\|RD\[5\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[6\] " "Converted tri-state buffer \"dataMem:deme\|RD\[6\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[7\] " "Converted tri-state buffer \"dataMem:deme\|RD\[7\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[8\] " "Converted tri-state buffer \"dataMem:deme\|RD\[8\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[9\] " "Converted tri-state buffer \"dataMem:deme\|RD\[9\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[10\] " "Converted tri-state buffer \"dataMem:deme\|RD\[10\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[11\] " "Converted tri-state buffer \"dataMem:deme\|RD\[11\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[12\] " "Converted tri-state buffer \"dataMem:deme\|RD\[12\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[13\] " "Converted tri-state buffer \"dataMem:deme\|RD\[13\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[14\] " "Converted tri-state buffer \"dataMem:deme\|RD\[14\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[15\] " "Converted tri-state buffer \"dataMem:deme\|RD\[15\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[16\] " "Converted tri-state buffer \"dataMem:deme\|RD\[16\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[17\] " "Converted tri-state buffer \"dataMem:deme\|RD\[17\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[18\] " "Converted tri-state buffer \"dataMem:deme\|RD\[18\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[19\] " "Converted tri-state buffer \"dataMem:deme\|RD\[19\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[20\] " "Converted tri-state buffer \"dataMem:deme\|RD\[20\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[21\] " "Converted tri-state buffer \"dataMem:deme\|RD\[21\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[22\] " "Converted tri-state buffer \"dataMem:deme\|RD\[22\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[23\] " "Converted tri-state buffer \"dataMem:deme\|RD\[23\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[24\] " "Converted tri-state buffer \"dataMem:deme\|RD\[24\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[25\] " "Converted tri-state buffer \"dataMem:deme\|RD\[25\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[26\] " "Converted tri-state buffer \"dataMem:deme\|RD\[26\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[27\] " "Converted tri-state buffer \"dataMem:deme\|RD\[27\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[28\] " "Converted tri-state buffer \"dataMem:deme\|RD\[28\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[29\] " "Converted tri-state buffer \"dataMem:deme\|RD\[29\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[30\] " "Converted tri-state buffer \"dataMem:deme\|RD\[30\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[31\] " "Converted tri-state buffer \"dataMem:deme\|RD\[31\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "F:/MinComputerARMv4-master/Processor/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574218098492 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1574218098492 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[0\] GND " "Pin \"WriteData\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[1\] GND " "Pin \"WriteData\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[2\] GND " "Pin \"WriteData\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[3\] GND " "Pin \"WriteData\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[4\] GND " "Pin \"WriteData\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[5\] GND " "Pin \"WriteData\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[6\] GND " "Pin \"WriteData\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[7\] GND " "Pin \"WriteData\[7\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[8\] GND " "Pin \"WriteData\[8\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[9\] GND " "Pin \"WriteData\[9\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[10\] GND " "Pin \"WriteData\[10\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[11\] GND " "Pin \"WriteData\[11\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[12\] GND " "Pin \"WriteData\[12\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[13\] GND " "Pin \"WriteData\[13\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[14\] GND " "Pin \"WriteData\[14\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[15\] GND " "Pin \"WriteData\[15\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[16\] GND " "Pin \"WriteData\[16\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[17\] GND " "Pin \"WriteData\[17\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[18\] GND " "Pin \"WriteData\[18\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[19\] GND " "Pin \"WriteData\[19\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[20\] GND " "Pin \"WriteData\[20\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[21\] GND " "Pin \"WriteData\[21\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[22\] GND " "Pin \"WriteData\[22\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[23\] GND " "Pin \"WriteData\[23\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[24\] GND " "Pin \"WriteData\[24\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[25\] GND " "Pin \"WriteData\[25\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[26\] GND " "Pin \"WriteData\[26\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[27\] GND " "Pin \"WriteData\[27\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[28\] GND " "Pin \"WriteData\[28\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[29\] GND " "Pin \"WriteData\[29\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[30\] GND " "Pin \"WriteData\[30\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[31\] GND " "Pin \"WriteData\[31\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|WriteData[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[0\] GND " "Pin \"DataAdr\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[1\] GND " "Pin \"DataAdr\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[2\] GND " "Pin \"DataAdr\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[3\] GND " "Pin \"DataAdr\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[4\] GND " "Pin \"DataAdr\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[5\] GND " "Pin \"DataAdr\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[6\] GND " "Pin \"DataAdr\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[7\] GND " "Pin \"DataAdr\[7\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[8\] GND " "Pin \"DataAdr\[8\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[9\] GND " "Pin \"DataAdr\[9\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[10\] GND " "Pin \"DataAdr\[10\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[11\] GND " "Pin \"DataAdr\[11\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[12\] GND " "Pin \"DataAdr\[12\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[13\] GND " "Pin \"DataAdr\[13\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[14\] GND " "Pin \"DataAdr\[14\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[15\] GND " "Pin \"DataAdr\[15\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[16\] GND " "Pin \"DataAdr\[16\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[17\] GND " "Pin \"DataAdr\[17\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[18\] GND " "Pin \"DataAdr\[18\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[19\] GND " "Pin \"DataAdr\[19\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[20\] GND " "Pin \"DataAdr\[20\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[21\] GND " "Pin \"DataAdr\[21\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[22\] GND " "Pin \"DataAdr\[22\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[23\] GND " "Pin \"DataAdr\[23\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[24\] GND " "Pin \"DataAdr\[24\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[25\] GND " "Pin \"DataAdr\[25\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[26\] GND " "Pin \"DataAdr\[26\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[27\] GND " "Pin \"DataAdr\[27\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[28\] GND " "Pin \"DataAdr\[28\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[29\] GND " "Pin \"DataAdr\[29\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[30\] GND " "Pin \"DataAdr\[30\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[31\] GND " "Pin \"DataAdr\[31\]\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|DataAdr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemWrite GND " "Pin \"MemWrite\" is stuck at GND" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574218100181 "|top|MemWrite"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574218100181 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "480 " "480 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574218100366 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/MinComputerARMv4-master/Processor/output_files/Processor.map.smsg " "Generated suppressed messages file F:/MinComputerARMv4-master/Processor/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218101172 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574218104623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574218104623 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574218106460 "|top|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data " "No output dependent on input pin \"data\"" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574218106460 "|top|data"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top.sv" "" { Text "F:/MinComputerARMv4-master/Processor/top.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574218106460 "|top|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574218106460 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574218106460 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574218106460 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574218106460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "667 " "Peak virtual memory: 667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574218107888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 20:48:27 2019 " "Processing ended: Tue Nov 19 20:48:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574218107888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574218107888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574218107888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574218107888 ""}
