Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Sep  5 00:20:05 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/default/mul10/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  100         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (100)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (100)
5. checking no_input_delay (19)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (100)
--------------------------
 There are 100 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src11_reg[0]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src12_reg[0]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src13_reg[0]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src14_reg[0]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src15_reg[0]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src16_reg[0]/C
src16_reg[1]/C
src16_reg[2]/C
src17_reg[0]/C
src17_reg[1]/C
src18_reg[0]/C
src1_reg[0]/C
src1_reg[1]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (100)
--------------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src11_reg[0]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src12_reg[0]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src13_reg[0]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src14_reg[0]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src15_reg[0]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src16_reg[0]/D
src16_reg[1]/D
src16_reg[2]/D
src17_reg[0]/D
src17_reg[1]/D
src18_reg[0]/D
src1_reg[0]/D
src1_reg[1]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  120          inf        0.000                      0                  120           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.739ns  (logic 4.805ns (54.979%)  route 3.934ns (45.021%))
  Logic Levels:           9  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           0.991     1.332    compressor/comp/gpc0/O1[2]
    SLICE_X1Y67                                                       r  compressor/comp/gpc0/lut2_prop0/I1
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.097     1.429 r  compressor/comp/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.429    compressor/comp/gpc0/lut2_prop0_n_0
    SLICE_X1Y67                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.881 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.583     2.464    compressor/comp/gpc28/dst[1]
    SLICE_X1Y68                                                       r  compressor/comp/gpc28/lut4_prop1/I2
    SLICE_X1Y68          LUT3 (Prop_lut3_I2_O)        0.234     2.698 r  compressor/comp/gpc28/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.698    compressor/comp/gpc28/lut4_prop1_n_0
    SLICE_X1Y68                                                       r  compressor/comp/gpc28/carry4_inst0/S[1]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.130 r  compressor/comp/gpc28/carry4_inst0/O[2]
                         net (fo=1, routed)           0.702     3.832    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene8_0[1]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst1/S[2]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.531     4.363 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.363    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[7]
    SLICE_X0Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CI
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.452 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.452    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[11]
    SLICE_X0Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CI
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.682 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/O[1]
                         net (fo=1, routed)           1.658     6.340    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.399     8.739 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.739    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.704ns  (logic 4.910ns (56.408%)  route 3.794ns (43.592%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           0.991     1.332    compressor/comp/gpc0/O1[2]
    SLICE_X1Y67                                                       r  compressor/comp/gpc0/lut2_prop0/I1
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.097     1.429 r  compressor/comp/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.429    compressor/comp/gpc0/lut2_prop0_n_0
    SLICE_X1Y67                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.881 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.583     2.464    compressor/comp/gpc28/dst[1]
    SLICE_X1Y68                                                       r  compressor/comp/gpc28/lut4_prop1/I2
    SLICE_X1Y68          LUT3 (Prop_lut3_I2_O)        0.234     2.698 r  compressor/comp/gpc28/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.698    compressor/comp/gpc28/lut4_prop1_n_0
    SLICE_X1Y68                                                       r  compressor/comp/gpc28/carry4_inst0/S[1]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.130 r  compressor/comp/gpc28/carry4_inst0/O[2]
                         net (fo=1, routed)           0.702     3.832    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene8_0[1]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst1/S[2]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.531     4.363 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.363    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[7]
    SLICE_X0Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CI
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.452 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.452    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[11]
    SLICE_X0Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CI
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.541 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     4.541    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[15]
    SLICE_X0Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst4/CI
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.771 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst4/O[1]
                         net (fo=1, routed)           1.518     6.289    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.415     8.704 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.704    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.665ns  (logic 4.728ns (54.564%)  route 3.937ns (45.436%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           0.991     1.332    compressor/comp/gpc0/O1[2]
    SLICE_X1Y67                                                       r  compressor/comp/gpc0/lut2_prop0/I1
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.097     1.429 r  compressor/comp/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.429    compressor/comp/gpc0/lut2_prop0_n_0
    SLICE_X1Y67                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.881 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.583     2.464    compressor/comp/gpc28/dst[1]
    SLICE_X1Y68                                                       r  compressor/comp/gpc28/lut4_prop1/I2
    SLICE_X1Y68          LUT3 (Prop_lut3_I2_O)        0.234     2.698 r  compressor/comp/gpc28/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.698    compressor/comp/gpc28/lut4_prop1_n_0
    SLICE_X1Y68                                                       r  compressor/comp/gpc28/carry4_inst0/S[1]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.130 r  compressor/comp/gpc28/carry4_inst0/O[2]
                         net (fo=1, routed)           0.702     3.832    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene8_0[1]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst1/S[2]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.531     4.363 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.363    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[7]
    SLICE_X0Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CI
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.597 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/O[3]
                         net (fo=1, routed)           1.660     6.258    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.407     8.665 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.665    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.649ns  (logic 4.874ns (56.349%)  route 3.775ns (43.651%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           0.991     1.332    compressor/comp/gpc0/O1[2]
    SLICE_X1Y67                                                       r  compressor/comp/gpc0/lut2_prop0/I1
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.097     1.429 r  compressor/comp/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.429    compressor/comp/gpc0/lut2_prop0_n_0
    SLICE_X1Y67                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.881 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.583     2.464    compressor/comp/gpc28/dst[1]
    SLICE_X1Y68                                                       r  compressor/comp/gpc28/lut4_prop1/I2
    SLICE_X1Y68          LUT3 (Prop_lut3_I2_O)        0.234     2.698 r  compressor/comp/gpc28/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.698    compressor/comp/gpc28/lut4_prop1_n_0
    SLICE_X1Y68                                                       r  compressor/comp/gpc28/carry4_inst0/S[1]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.130 r  compressor/comp/gpc28/carry4_inst0/O[2]
                         net (fo=1, routed)           0.702     3.832    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene8_0[1]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst1/S[2]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.531     4.363 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.363    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[7]
    SLICE_X0Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CI
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.452 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.452    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[11]
    SLICE_X0Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CI
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.541 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     4.541    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[15]
    SLICE_X0Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst4/CI
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     4.722 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst4/O[2]
                         net (fo=1, routed)           1.499     6.221    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.428     8.649 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.649    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.644ns  (logic 4.692ns (54.281%)  route 3.952ns (45.719%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           0.991     1.332    compressor/comp/gpc0/O1[2]
    SLICE_X1Y67                                                       r  compressor/comp/gpc0/lut2_prop0/I1
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.097     1.429 r  compressor/comp/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.429    compressor/comp/gpc0/lut2_prop0_n_0
    SLICE_X1Y67                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.881 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.583     2.464    compressor/comp/gpc28/dst[1]
    SLICE_X1Y68                                                       r  compressor/comp/gpc28/lut4_prop1/I2
    SLICE_X1Y68          LUT3 (Prop_lut3_I2_O)        0.234     2.698 r  compressor/comp/gpc28/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.698    compressor/comp/gpc28/lut4_prop1_n_0
    SLICE_X1Y68                                                       r  compressor/comp/gpc28/carry4_inst0/S[1]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.130 r  compressor/comp/gpc28/carry4_inst0/O[2]
                         net (fo=1, routed)           0.702     3.832    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene8_0[1]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst1/S[2]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.531     4.363 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.363    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[7]
    SLICE_X0Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CI
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     4.544 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/O[2]
                         net (fo=1, routed)           1.675     6.220    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.424     8.644 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.644    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.640ns  (logic 4.832ns (55.930%)  route 3.808ns (44.070%))
  Logic Levels:           9  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           0.991     1.332    compressor/comp/gpc0/O1[2]
    SLICE_X1Y67                                                       r  compressor/comp/gpc0/lut2_prop0/I1
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.097     1.429 r  compressor/comp/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.429    compressor/comp/gpc0/lut2_prop0_n_0
    SLICE_X1Y67                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.881 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.583     2.464    compressor/comp/gpc28/dst[1]
    SLICE_X1Y68                                                       r  compressor/comp/gpc28/lut4_prop1/I2
    SLICE_X1Y68          LUT3 (Prop_lut3_I2_O)        0.234     2.698 r  compressor/comp/gpc28/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.698    compressor/comp/gpc28/lut4_prop1_n_0
    SLICE_X1Y68                                                       r  compressor/comp/gpc28/carry4_inst0/S[1]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.130 r  compressor/comp/gpc28/carry4_inst0/O[2]
                         net (fo=1, routed)           0.702     3.832    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene8_0[1]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst1/S[2]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.531     4.363 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.363    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[7]
    SLICE_X0Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CI
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.452 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.452    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[11]
    SLICE_X0Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CI
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.686 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/O[3]
                         net (fo=1, routed)           1.531     6.218    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.422     8.640 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.640    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.634ns  (logic 4.846ns (56.130%)  route 3.788ns (43.870%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           0.991     1.332    compressor/comp/gpc0/O1[2]
    SLICE_X1Y67                                                       r  compressor/comp/gpc0/lut2_prop0/I1
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.097     1.429 r  compressor/comp/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.429    compressor/comp/gpc0/lut2_prop0_n_0
    SLICE_X1Y67                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.881 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.583     2.464    compressor/comp/gpc28/dst[1]
    SLICE_X1Y68                                                       r  compressor/comp/gpc28/lut4_prop1/I2
    SLICE_X1Y68          LUT3 (Prop_lut3_I2_O)        0.234     2.698 r  compressor/comp/gpc28/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.698    compressor/comp/gpc28/lut4_prop1_n_0
    SLICE_X1Y68                                                       r  compressor/comp/gpc28/carry4_inst0/S[1]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.130 r  compressor/comp/gpc28/carry4_inst0/O[2]
                         net (fo=1, routed)           0.702     3.832    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene8_0[1]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst1/S[2]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.531     4.363 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.363    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[7]
    SLICE_X0Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CI
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.452 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.452    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[11]
    SLICE_X0Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CI
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.541 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     4.541    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[15]
    SLICE_X0Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst4/CI
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.700 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst4/O[0]
                         net (fo=1, routed)           1.511     6.212    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.422     8.634 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.634    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.632ns  (logic 4.859ns (56.291%)  route 3.773ns (43.709%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           0.991     1.332    compressor/comp/gpc0/O1[2]
    SLICE_X1Y67                                                       r  compressor/comp/gpc0/lut2_prop0/I1
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.097     1.429 r  compressor/comp/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.429    compressor/comp/gpc0/lut2_prop0_n_0
    SLICE_X1Y67                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.881 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.583     2.464    compressor/comp/gpc28/dst[1]
    SLICE_X1Y68                                                       r  compressor/comp/gpc28/lut4_prop1/I2
    SLICE_X1Y68          LUT3 (Prop_lut3_I2_O)        0.234     2.698 r  compressor/comp/gpc28/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.698    compressor/comp/gpc28/lut4_prop1_n_0
    SLICE_X1Y68                                                       r  compressor/comp/gpc28/carry4_inst0/S[1]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.130 r  compressor/comp/gpc28/carry4_inst0/O[2]
                         net (fo=1, routed)           0.702     3.832    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene8_0[1]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst1/S[2]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.531     4.363 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.363    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[7]
    SLICE_X0Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CI
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.452 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.452    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[11]
    SLICE_X0Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CI
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.541 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     4.541    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[15]
    SLICE_X0Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst4/CI
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.714 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst4/CO[2]
                         net (fo=1, routed)           1.496     6.211    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.421     8.632 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.632    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.566ns  (logic 4.735ns (55.280%)  route 3.831ns (44.720%))
  Logic Levels:           9  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           0.991     1.332    compressor/comp/gpc0/O1[2]
    SLICE_X1Y67                                                       r  compressor/comp/gpc0/lut2_prop0/I1
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.097     1.429 r  compressor/comp/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.429    compressor/comp/gpc0/lut2_prop0_n_0
    SLICE_X1Y67                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.881 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.583     2.464    compressor/comp/gpc28/dst[1]
    SLICE_X1Y68                                                       r  compressor/comp/gpc28/lut4_prop1/I2
    SLICE_X1Y68          LUT3 (Prop_lut3_I2_O)        0.234     2.698 r  compressor/comp/gpc28/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.698    compressor/comp/gpc28/lut4_prop1_n_0
    SLICE_X1Y68                                                       r  compressor/comp/gpc28/carry4_inst0/S[1]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.130 r  compressor/comp/gpc28/carry4_inst0/O[2]
                         net (fo=1, routed)           0.702     3.832    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene8_0[1]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst1/S[2]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.531     4.363 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.363    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[7]
    SLICE_X0Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CI
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.452 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.452    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[11]
    SLICE_X0Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CI
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.611 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/O[0]
                         net (fo=1, routed)           1.554     6.166    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.400     8.566 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.566    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.552ns  (logic 4.759ns (55.648%)  route 3.793ns (44.352%))
  Logic Levels:           9  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           0.991     1.332    compressor/comp/gpc0/O1[2]
    SLICE_X1Y67                                                       r  compressor/comp/gpc0/lut2_prop0/I1
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.097     1.429 r  compressor/comp/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.429    compressor/comp/gpc0/lut2_prop0_n_0
    SLICE_X1Y67                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.881 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.583     2.464    compressor/comp/gpc28/dst[1]
    SLICE_X1Y68                                                       r  compressor/comp/gpc28/lut4_prop1/I2
    SLICE_X1Y68          LUT3 (Prop_lut3_I2_O)        0.234     2.698 r  compressor/comp/gpc28/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.698    compressor/comp/gpc28/lut4_prop1_n_0
    SLICE_X1Y68                                                       r  compressor/comp/gpc28/carry4_inst0/S[1]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.130 r  compressor/comp/gpc28/carry4_inst0/O[2]
                         net (fo=1, routed)           0.702     3.832    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene8_0[1]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst1/S[2]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.531     4.363 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.363    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[7]
    SLICE_X0Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CI
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.452 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.452    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[11]
    SLICE_X0Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CI
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     4.633 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/O[2]
                         net (fo=1, routed)           1.516     6.150    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.402     8.552 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.552    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src11_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.586%)  route 0.108ns (43.414%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  src11_reg[0]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src11_reg[0]/Q
                         net (fo=2, routed)           0.108     0.249    src11[0]
    SLICE_X3Y70          FDRE                                         r  src11_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.586%)  route 0.108ns (43.414%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  src13_reg[0]/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src13_reg[0]/Q
                         net (fo=3, routed)           0.108     0.249    src13[0]
    SLICE_X3Y73          FDRE                                         r  src13_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.640%)  route 0.112ns (44.360%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE                         0.000     0.000 r  src7_reg[1]/C
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src7_reg[1]/Q
                         net (fo=5, routed)           0.112     0.253    src7[1]
    SLICE_X4Y67          FDRE                                         r  src7_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.068%)  route 0.120ns (45.932%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE                         0.000     0.000 r  src10_reg[7]/C
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[7]/Q
                         net (fo=5, routed)           0.120     0.261    src10[7]
    SLICE_X5Y72          FDRE                                         r  src10_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.888%)  route 0.121ns (46.112%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE                         0.000     0.000 r  src11_reg[1]/C
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src11_reg[1]/Q
                         net (fo=3, routed)           0.121     0.262    src11[1]
    SLICE_X2Y71          FDRE                                         r  src11_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.792%)  route 0.121ns (46.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  src4_reg[3]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src4_reg[3]/Q
                         net (fo=5, routed)           0.121     0.262    src4[3]
    SLICE_X2Y68          FDRE                                         r  src4_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.319%)  route 0.123ns (46.681%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  src3_reg[1]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src3_reg[1]/Q
                         net (fo=7, routed)           0.123     0.264    src3[1]
    SLICE_X0Y67          FDRE                                         r  src3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.128ns (48.336%)  route 0.137ns (51.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE                         0.000     0.000 r  src12_reg[4]/C
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src12_reg[4]/Q
                         net (fo=5, routed)           0.137     0.265    src12[4]
    SLICE_X5Y72          FDRE                                         r  src12_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.142%)  route 0.124ns (46.858%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE                         0.000     0.000 r  src7_reg[4]/C
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src7_reg[4]/Q
                         net (fo=5, routed)           0.124     0.265    src7[4]
    SLICE_X5Y67          FDRE                                         r  src7_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.913%)  route 0.125ns (47.087%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  src4_reg[2]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src4_reg[2]/Q
                         net (fo=2, routed)           0.125     0.266    src4[2]
    SLICE_X0Y68          FDRE                                         r  src4_reg[3]/D
  -------------------------------------------------------------------    -------------------





