$date
	Mon Jul 30 15:01:05 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100fs
$end
$scope module tb_basic_ndro $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ set $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 % internal_state_1 $end
$var wire 1 # reset $end
$var wire 1 $ set $end
$var wire 1 ! out $end
$var reg 1 & internal_out $end
$var integer 32 ' state [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
0&
z%
0$
0#
0"
0!
$end
#200
b1 '
1$
#300
0$
#400
b0 '
1#
#500
0#
#600
1"
#700
