#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr  3 19:25:07 2023
# Process ID: 35764
# Current directory: E:/desk/code/verilog/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent39360 E:\desk\code\verilog\project_2\project_2.xpr
# Log file: E:/desk/code/verilog/project_2/vivado.log
# Journal file: E:/desk/code/verilog/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/desk/code/verilog/project_2/project_2.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips blk_mem_gen_0]
generate_target all [get_files  E:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files E:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
launch_runs blk_mem_gen_0_synth_1 -jobs 8
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files E:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory E:/desk/code/verilog/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir E:/desk/code/verilog/project_2/project_2.ip_user_files -ipstatic_source_dir E:/desk/code/verilog/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/desk/code/verilog/project_2/project_2.cache/compile_simlib/modelsim} {questa=E:/desk/code/verilog/project_2/project_2.cache/compile_simlib/questa} {riviera=E:/desk/code/verilog/project_2/project_2.cache/compile_simlib/riviera} {activehdl=E:/desk/code/verilog/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_ips blk_mem_gen_0]
generate_target all [get_files  E:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files E:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs blk_mem_gen_0_synth_1 -jobs 8
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files E:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory E:/desk/code/verilog/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir E:/desk/code/verilog/project_2/project_2.ip_user_files -ipstatic_source_dir E:/desk/code/verilog/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/desk/code/verilog/project_2/project_2.cache/compile_simlib/modelsim} {questa=E:/desk/code/verilog/project_2/project_2.cache/compile_simlib/questa} {riviera=E:/desk/code/verilog/project_2/project_2.cache/compile_simlib/riviera} {activehdl=E:/desk/code/verilog/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
