// Seed: 270434285
module module_0 (
    input tri0 id_0,
    output tri id_1,
    input tri1 id_2,
    output supply0 id_3,
    inout wand id_4,
    output uwire id_5
);
  wire id_7;
  id_8 :
  assert property (@(posedge 1 == id_4) id_0 == 1 == 1) id_8 = id_2;
endmodule
module module_1 (
    inout tri id_0,
    output tri1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri0 id_4
);
  module_0(
      id_3, id_0, id_4, id_0, id_0, id_1
  );
  wire id_6;
  wire id_7;
endmodule
