/****************************************************************************
 Name			: sgx530defs.h
 Author			: Autogenerated
 Copyright		: 2006-2007 by Imagination Technologies Limited.
                  All rights reserved. No part of this software, either
                  material or conceptual may be copied or distributed,
                  transmitted, transcribed, stored in a retrieval system or
                  translated into any human or computer language in any form
                  by any means, electronic, mechanical, manual or otherwise,
                  or disclosed to third parties without the express written
                  permission of Imagination Technologies Limited,
                  Home Park Estate, Kings Langley, Hertfordshire,
                  WD4 8LZ, U.K.
 Description 	:

 Program Type	: Autogenerated C -- do not edit

 Version	 	: $Revision: 1.20 $

 Modifications	:
 $Log: sgx530defs.h $

****************************************************************************/

#ifndef _SGX530DEFS_H_
#define _SGX530DEFS_H_

/*****************************************************************************
 Autogenerated file: Do not edit
*****************************************************************************/

/* Register EUR_CR_CLKGATECTL */
#define EUR_CR_CLKGATECTL                   0x0000
#define EUR_CR_CLKGATECTL_2D_CLKG_MASK      0x00000003U
#define EUR_CR_CLKGATECTL_2D_CLKG_SHIFT     0

#define EUR_CR_CLKGATECTL_ISP_CLKG_MASK     0x00000030U
#define EUR_CR_CLKGATECTL_ISP_CLKG_SHIFT    4

#define EUR_CR_CLKGATECTL_TSP_CLKG_MASK     0x00000300U
#define EUR_CR_CLKGATECTL_TSP_CLKG_SHIFT    8

#define EUR_CR_CLKGATECTL_TA_CLKG_MASK      0x00003000U
#define EUR_CR_CLKGATECTL_TA_CLKG_SHIFT     12

#define EUR_CR_CLKGATECTL_DPM_CLKG_MASK     0x00030000U
#define EUR_CR_CLKGATECTL_DPM_CLKG_SHIFT    16

#define EUR_CR_CLKGATECTL_USE_CLKG_MASK     0x00300000U
#define EUR_CR_CLKGATECTL_USE_CLKG_SHIFT    20

#define EUR_CR_CLKGATECTL_AUTO_MAN_REG_MASK 0x01000000U
#define EUR_CR_CLKGATECTL_AUTO_MAN_REG_SHIFT 24

/* Register EUR_CR_CLKGATESTATUS */
#define EUR_CR_CLKGATESTATUS                0x0004
#define EUR_CR_CLKGATESTATUS_2D_CLKS_MASK   0x00000001U
#define EUR_CR_CLKGATESTATUS_2D_CLKS_SHIFT  0

#define EUR_CR_CLKGATESTATUS_ISP_CLKS_MASK  0x00000010U
#define EUR_CR_CLKGATESTATUS_ISP_CLKS_SHIFT 4

#define EUR_CR_CLKGATESTATUS_TSP_CLKS_MASK  0x00000100U
#define EUR_CR_CLKGATESTATUS_TSP_CLKS_SHIFT 8

#define EUR_CR_CLKGATESTATUS_TA_CLKS_MASK   0x00001000U
#define EUR_CR_CLKGATESTATUS_TA_CLKS_SHIFT  12

#define EUR_CR_CLKGATESTATUS_DPM_CLKS_MASK  0x00010000U
#define EUR_CR_CLKGATESTATUS_DPM_CLKS_SHIFT 16

#define EUR_CR_CLKGATESTATUS_USE_CLKS_MASK  0x00100000U
#define EUR_CR_CLKGATESTATUS_USE_CLKS_SHIFT 20

/* Register EUR_CR_CLKGATECTLOVR */
#define EUR_CR_CLKGATECTLOVR                0x0008
#define EUR_CR_CLKGATECTLOVR_2D_CLKO_MASK   0x00000003U
#define EUR_CR_CLKGATECTLOVR_2D_CLKO_SHIFT  0

#define EUR_CR_CLKGATECTLOVR_ISP_CLKO_MASK  0x00000030U
#define EUR_CR_CLKGATECTLOVR_ISP_CLKO_SHIFT 4

#define EUR_CR_CLKGATECTLOVR_TSP_CLKO_MASK  0x00000300U
#define EUR_CR_CLKGATECTLOVR_TSP_CLKO_SHIFT 8

#define EUR_CR_CLKGATECTLOVR_TA_CLKO_MASK   0x00003000U
#define EUR_CR_CLKGATECTLOVR_TA_CLKO_SHIFT  12

#define EUR_CR_CLKGATECTLOVR_DPM_CLKO_MASK  0x00030000U
#define EUR_CR_CLKGATECTLOVR_DPM_CLKO_SHIFT 16

#define EUR_CR_CLKGATECTLOVR_USE_CLKO_MASK  0x00300000U
#define EUR_CR_CLKGATECTLOVR_USE_CLKO_SHIFT 20

/* Register EUR_CR_CORE_ID */
#define EUR_CR_CORE_ID                      0x0010
#define EUR_CR_CORE_ID_CONFIG_MASK          0x0000FFFFU
#define EUR_CR_CORE_ID_CONFIG_SHIFT         0

#define EUR_CR_CORE_ID_ID_MASK              0xFFFF0000U
#define EUR_CR_CORE_ID_ID_SHIFT             16

/* Register EUR_CR_CORE_REVISION */
#define EUR_CR_CORE_REVISION                0x0014
#define EUR_CR_CORE_REVISION_MAINTENANCE_MASK 0x000000FFU
#define EUR_CR_CORE_REVISION_MAINTENANCE_SHIFT 0

#define EUR_CR_CORE_REVISION_MINOR_MASK     0x0000FF00U
#define EUR_CR_CORE_REVISION_MINOR_SHIFT    8

#define EUR_CR_CORE_REVISION_MAJOR_MASK     0x00FF0000U
#define EUR_CR_CORE_REVISION_MAJOR_SHIFT    16

#define EUR_CR_CORE_REVISION_DESIGNER_MASK  0xFF000000U
#define EUR_CR_CORE_REVISION_DESIGNER_SHIFT 24

/* Register EUR_CR_DESIGNER_REV_FIELD1 */
#define EUR_CR_DESIGNER_REV_FIELD1          0x0018
#define EUR_CR_DESIGNER_REV_FIELD1_DESIGNER_REV_FIELD1_MASK 0xFFFFFFFFU
#define EUR_CR_DESIGNER_REV_FIELD1_DESIGNER_REV_FIELD1_SHIFT 0

/* Register EUR_CR_DESIGNER_REV_FIELD2 */
#define EUR_CR_DESIGNER_REV_FIELD2          0x001C
#define EUR_CR_DESIGNER_REV_FIELD2_DESIGNER_REV_FIELD2_MASK 0xFFFFFFFFU
#define EUR_CR_DESIGNER_REV_FIELD2_DESIGNER_REV_FIELD2_SHIFT 0

/* Register EUR_CR_PERF */
#define EUR_CR_PERF                         0x0040
#define EUR_CR_PERF_COUNTER_0_CLR_MASK      0x00000001U
#define EUR_CR_PERF_COUNTER_0_CLR_SHIFT     0

#define EUR_CR_PERF_COUNTER_1_CLR_MASK      0x00000002U
#define EUR_CR_PERF_COUNTER_1_CLR_SHIFT     1

#define EUR_CR_PERF_COUNTER_2_CLR_MASK      0x00000004U
#define EUR_CR_PERF_COUNTER_2_CLR_SHIFT     2

#define EUR_CR_PERF_COUNTER_3_CLR_MASK      0x00000008U
#define EUR_CR_PERF_COUNTER_3_CLR_SHIFT     3

#define EUR_CR_PERF_COUNTER_4_CLR_MASK      0x00000010U
#define EUR_CR_PERF_COUNTER_4_CLR_SHIFT     4

#define EUR_CR_PERF_COUNTER_5_CLR_MASK      0x00000020U
#define EUR_CR_PERF_COUNTER_5_CLR_SHIFT     5

#define EUR_CR_PERF_COUNTER_6_CLR_MASK      0x00000040U
#define EUR_CR_PERF_COUNTER_6_CLR_SHIFT     6

#define EUR_CR_PERF_COUNTER_7_CLR_MASK      0x00000080U
#define EUR_CR_PERF_COUNTER_7_CLR_SHIFT     7

#define EUR_CR_PERF_COUNTER_8_CLR_MASK      0x00000100U
#define EUR_CR_PERF_COUNTER_8_CLR_SHIFT     8

#define EUR_CR_PERF_COUNTER_SELECT_MASK     0x00001E00U
#define EUR_CR_PERF_COUNTER_SELECT_SHIFT    9

/* Register EUR_CR_PERF_COUNTER0 */
#define EUR_CR_PERF_COUNTER0                0x0044
#define EUR_CR_PERF_COUNTER0_0_MASK         0xFFFFFFFFU
#define EUR_CR_PERF_COUNTER0_0_SHIFT        0

/* Register EUR_CR_PERF_COUNTER1 */
#define EUR_CR_PERF_COUNTER1                0x0048
#define EUR_CR_PERF_COUNTER1_1_MASK         0xFFFFFFFFU
#define EUR_CR_PERF_COUNTER1_1_SHIFT        0

/* Register EUR_CR_PERF_COUNTER2 */
#define EUR_CR_PERF_COUNTER2                0x004C
#define EUR_CR_PERF_COUNTER2_2_MASK         0xFFFFFFFFU
#define EUR_CR_PERF_COUNTER2_2_SHIFT        0

/* Register EUR_CR_PERF_COUNTER3 */
#define EUR_CR_PERF_COUNTER3                0x0050
#define EUR_CR_PERF_COUNTER3_3_MASK         0xFFFFFFFFU
#define EUR_CR_PERF_COUNTER3_3_SHIFT        0

/* Register EUR_CR_PERF_COUNTER4 */
#define EUR_CR_PERF_COUNTER4                0x0054
#define EUR_CR_PERF_COUNTER4_4_MASK         0xFFFFFFFFU
#define EUR_CR_PERF_COUNTER4_4_SHIFT        0

/* Register EUR_CR_PERF_COUNTER5 */
#define EUR_CR_PERF_COUNTER5                0x0058
#define EUR_CR_PERF_COUNTER5_5_MASK         0xFFFFFFFFU
#define EUR_CR_PERF_COUNTER5_5_SHIFT        0

/* Register EUR_CR_PERF_COUNTER6 */
#define EUR_CR_PERF_COUNTER6                0x005C
#define EUR_CR_PERF_COUNTER6_6_MASK         0xFFFFFFFFU
#define EUR_CR_PERF_COUNTER6_6_SHIFT        0

/* Register EUR_CR_PERF_COUNTER7 */
#define EUR_CR_PERF_COUNTER7                0x0060
#define EUR_CR_PERF_COUNTER7_7_MASK         0xFFFFFFFFU
#define EUR_CR_PERF_COUNTER7_7_SHIFT        0

/* Register EUR_CR_PERF_COUNTER8 */
#define EUR_CR_PERF_COUNTER8                0x0064
#define EUR_CR_PERF_COUNTER8_8_MASK         0xFFFFFFFFU
#define EUR_CR_PERF_COUNTER8_8_SHIFT        0

/* Register EUR_CR_SOFT_RESET */
#define EUR_CR_SOFT_RESET                   0x0080
#define EUR_CR_SOFT_RESET_BIF_RESET_MASK    0x00000001U
#define EUR_CR_SOFT_RESET_BIF_RESET_SHIFT   0

#define EUR_CR_SOFT_RESET_TWOD_RESET_MASK   0x00000002U
#define EUR_CR_SOFT_RESET_TWOD_RESET_SHIFT  1

#define EUR_CR_SOFT_RESET_DPM_RESET_MASK    0x00000004U
#define EUR_CR_SOFT_RESET_DPM_RESET_SHIFT   2

#define EUR_CR_SOFT_RESET_TA_RESET_MASK     0x00000008U
#define EUR_CR_SOFT_RESET_TA_RESET_SHIFT    3

#define EUR_CR_SOFT_RESET_USE_RESET_MASK    0x00000010U
#define EUR_CR_SOFT_RESET_USE_RESET_SHIFT   4

#define EUR_CR_SOFT_RESET_ISP_RESET_MASK    0x00000020U
#define EUR_CR_SOFT_RESET_ISP_RESET_SHIFT   5

#define EUR_CR_SOFT_RESET_TSP_RESET_MASK    0x00000040U
#define EUR_CR_SOFT_RESET_TSP_RESET_SHIFT   6

/* Register EUR_CR_TRIGGER */
#define EUR_CR_TRIGGER                      0x0100
#define EUR_CR_TRIGGER_COUNT_MASK           0x0000003FU
#define EUR_CR_TRIGGER_COUNT_SHIFT          0

/* Register EUR_CR_EVENT_HOST_ENABLE2 */
#define EUR_CR_EVENT_HOST_ENABLE2           0x0110
#define EUR_CR_EVENT_HOST_ENABLE2_TRIG_TA_MASK 0x00000010U
#define EUR_CR_EVENT_HOST_ENABLE2_TRIG_TA_SHIFT 4

#define EUR_CR_EVENT_HOST_ENABLE2_TRIG_3D_MASK 0x00000008U
#define EUR_CR_EVENT_HOST_ENABLE2_TRIG_3D_SHIFT 3

#define EUR_CR_EVENT_HOST_ENABLE2_TRIG_DL_MASK 0x00000004U
#define EUR_CR_EVENT_HOST_ENABLE2_TRIG_DL_SHIFT 2

#define EUR_CR_EVENT_HOST_ENABLE2_DPM_3D_FREE_LOAD_MASK 0x00000002U
#define EUR_CR_EVENT_HOST_ENABLE2_DPM_3D_FREE_LOAD_SHIFT 1

#define EUR_CR_EVENT_HOST_ENABLE2_DPM_TA_FREE_LOAD_MASK 0x00000001U
#define EUR_CR_EVENT_HOST_ENABLE2_DPM_TA_FREE_LOAD_SHIFT 0

/* Register EUR_CR_EVENT_HOST_CLEAR2 */
#define EUR_CR_EVENT_HOST_CLEAR2            0x0114
#define EUR_CR_EVENT_HOST_CLEAR2_TRIG_TA_MASK 0x00000010U
#define EUR_CR_EVENT_HOST_CLEAR2_TRIG_TA_SHIFT 4

#define EUR_CR_EVENT_HOST_CLEAR2_TRIG_3D_MASK 0x00000008U
#define EUR_CR_EVENT_HOST_CLEAR2_TRIG_3D_SHIFT 3

#define EUR_CR_EVENT_HOST_CLEAR2_TRIG_DL_MASK 0x00000004U
#define EUR_CR_EVENT_HOST_CLEAR2_TRIG_DL_SHIFT 2

#define EUR_CR_EVENT_HOST_CLEAR2_DPM_3D_FREE_LOAD_MASK 0x00000002U
#define EUR_CR_EVENT_HOST_CLEAR2_DPM_3D_FREE_LOAD_SHIFT 1

#define EUR_CR_EVENT_HOST_CLEAR2_DPM_TA_FREE_LOAD_MASK 0x00000001U
#define EUR_CR_EVENT_HOST_CLEAR2_DPM_TA_FREE_LOAD_SHIFT 0

/* Register EUR_CR_EVENT_STATUS2 */
#define EUR_CR_EVENT_STATUS2                0x0118
#define EUR_CR_EVENT_STATUS2_TRIG_TA_MASK   0x00000010U
#define EUR_CR_EVENT_STATUS2_TRIG_TA_SHIFT  4

#define EUR_CR_EVENT_STATUS2_TRIG_3D_MASK   0x00000008U
#define EUR_CR_EVENT_STATUS2_TRIG_3D_SHIFT  3

#define EUR_CR_EVENT_STATUS2_TRIG_DL_MASK   0x00000004U
#define EUR_CR_EVENT_STATUS2_TRIG_DL_SHIFT  2

#define EUR_CR_EVENT_STATUS2_DPM_3D_FREE_LOAD_MASK 0x00000002U
#define EUR_CR_EVENT_STATUS2_DPM_3D_FREE_LOAD_SHIFT 1

#define EUR_CR_EVENT_STATUS2_DPM_TA_FREE_LOAD_MASK 0x00000001U
#define EUR_CR_EVENT_STATUS2_DPM_TA_FREE_LOAD_SHIFT 0

/* Register EUR_CR_EVENT_STATUS */
#define EUR_CR_EVENT_STATUS                 0x012CU
#define EUR_CR_EVENT_STATUS_MASTER_INTERRUPT_MASK 0x80000000U
#define EUR_CR_EVENT_STATUS_MASTER_INTERRUPT_SHIFT 31

#define EUR_CR_EVENT_STATUS_TIMER_MASK      0x20000000U
#define EUR_CR_EVENT_STATUS_TIMER_SHIFT     29

#define EUR_CR_EVENT_STATUS_TA_DPM_FAULT_MASK 0x10000000U
#define EUR_CR_EVENT_STATUS_TA_DPM_FAULT_SHIFT 28

#define EUR_CR_EVENT_STATUS_TWOD_COMPLETE_MASK 0x08000000U
#define EUR_CR_EVENT_STATUS_TWOD_COMPLETE_SHIFT 27

#define EUR_CR_EVENT_STATUS_MADD_CACHE_INVALCOMPLETE_MASK 0x04000000U
#define EUR_CR_EVENT_STATUS_MADD_CACHE_INVALCOMPLETE_SHIFT 26

#define EUR_CR_EVENT_STATUS_DPM_OUT_OF_MEMORY_ZLS_MASK 0x02000000U
#define EUR_CR_EVENT_STATUS_DPM_OUT_OF_MEMORY_ZLS_SHIFT 25

#define EUR_CR_EVENT_STATUS_DPM_TA_MEM_FREE_MASK 0x01000000U
#define EUR_CR_EVENT_STATUS_DPM_TA_MEM_FREE_SHIFT 24

#define EUR_CR_EVENT_STATUS_ISP_END_TILE_MASK 0x00800000U
#define EUR_CR_EVENT_STATUS_ISP_END_TILE_SHIFT 23

#define EUR_CR_EVENT_STATUS_DPM_INITEND_MASK 0x00400000U
#define EUR_CR_EVENT_STATUS_DPM_INITEND_SHIFT 22

#define EUR_CR_EVENT_STATUS_OTPM_LOADED_MASK 0x00200000U
#define EUR_CR_EVENT_STATUS_OTPM_LOADED_SHIFT 21

#define EUR_CR_EVENT_STATUS_OTPM_INV_MASK   0x00100000U
#define EUR_CR_EVENT_STATUS_OTPM_INV_SHIFT  20

#define EUR_CR_EVENT_STATUS_OTPM_FLUSHED_MASK 0x00080000U
#define EUR_CR_EVENT_STATUS_OTPM_FLUSHED_SHIFT 19

#define EUR_CR_EVENT_STATUS_PIXELBE_END_RENDER_MASK 0x00040000U
#define EUR_CR_EVENT_STATUS_PIXELBE_END_RENDER_SHIFT 18

#define EUR_CR_EVENT_STATUS_ISP_HALT_MASK   0x00020000U
#define EUR_CR_EVENT_STATUS_ISP_HALT_SHIFT  17

#define EUR_CR_EVENT_STATUS_ISP_VISIBILITY_FAIL_MASK 0x00010000U
#define EUR_CR_EVENT_STATUS_ISP_VISIBILITY_FAIL_SHIFT 16

#define EUR_CR_EVENT_STATUS_BREAKPOINT_MASK 0x00008000U
#define EUR_CR_EVENT_STATUS_BREAKPOINT_SHIFT 15

#define EUR_CR_EVENT_STATUS_SW_EVENT_MASK   0x00004000U
#define EUR_CR_EVENT_STATUS_SW_EVENT_SHIFT  14

#define EUR_CR_EVENT_STATUS_TA_FINISHED_MASK 0x00002000U
#define EUR_CR_EVENT_STATUS_TA_FINISHED_SHIFT 13

#define EUR_CR_EVENT_STATUS_TA_TERMINATE_MASK 0x00001000U
#define EUR_CR_EVENT_STATUS_TA_TERMINATE_SHIFT 12

#define EUR_CR_EVENT_STATUS_TPC_CLEAR_MASK  0x00000800U
#define EUR_CR_EVENT_STATUS_TPC_CLEAR_SHIFT 11

#define EUR_CR_EVENT_STATUS_TPC_FLUSH_MASK  0x00000400U
#define EUR_CR_EVENT_STATUS_TPC_FLUSH_SHIFT 10

#define EUR_CR_EVENT_STATUS_DPM_CONTROL_CLEAR_MASK 0x00000200U
#define EUR_CR_EVENT_STATUS_DPM_CONTROL_CLEAR_SHIFT 9

#define EUR_CR_EVENT_STATUS_DPM_CONTROL_LOAD_MASK 0x00000100U
#define EUR_CR_EVENT_STATUS_DPM_CONTROL_LOAD_SHIFT 8

#define EUR_CR_EVENT_STATUS_DPM_CONTROL_STORE_MASK 0x00000080U
#define EUR_CR_EVENT_STATUS_DPM_CONTROL_STORE_SHIFT 7

#define EUR_CR_EVENT_STATUS_DPM_STATE_CLEAR_MASK 0x00000040U
#define EUR_CR_EVENT_STATUS_DPM_STATE_CLEAR_SHIFT 6

#define EUR_CR_EVENT_STATUS_DPM_STATE_LOAD_MASK 0x00000020U
#define EUR_CR_EVENT_STATUS_DPM_STATE_LOAD_SHIFT 5

#define EUR_CR_EVENT_STATUS_DPM_STATE_STORE_MASK 0x00000010U
#define EUR_CR_EVENT_STATUS_DPM_STATE_STORE_SHIFT 4

#define EUR_CR_EVENT_STATUS_DPM_REACHED_MEM_THRESH_MASK 0x00000008U
#define EUR_CR_EVENT_STATUS_DPM_REACHED_MEM_THRESH_SHIFT 3

#define EUR_CR_EVENT_STATUS_DPM_OUT_OF_MEMORY_GBL_MASK 0x00000004U
#define EUR_CR_EVENT_STATUS_DPM_OUT_OF_MEMORY_GBL_SHIFT 2

#define EUR_CR_EVENT_STATUS_DPM_OUT_OF_MEMORY_MT_MASK 0x00000002U
#define EUR_CR_EVENT_STATUS_DPM_OUT_OF_MEMORY_MT_SHIFT 1

#define EUR_CR_EVENT_STATUS_DPM_3D_MEM_FREE_MASK 0x00000001U
#define EUR_CR_EVENT_STATUS_DPM_3D_MEM_FREE_SHIFT 0

/* Register EUR_CR_EVENT_HOST_ENABLE */
#define EUR_CR_EVENT_HOST_ENABLE            0x0130
#define EUR_CR_EVENT_HOST_ENABLE_MASTER_INTERRUPT_MASK 0x80000000U
#define EUR_CR_EVENT_HOST_ENABLE_MASTER_INTERRUPT_SHIFT 31

#define EUR_CR_EVENT_HOST_ENABLE_TIMER_MASK 0x20000000U
#define EUR_CR_EVENT_HOST_ENABLE_TIMER_SHIFT 29

#define EUR_CR_EVENT_HOST_ENABLE_TA_DPM_FAULT_MASK 0x10000000U
#define EUR_CR_EVENT_HOST_ENABLE_TA_DPM_FAULT_SHIFT 28

#define EUR_CR_EVENT_HOST_ENABLE_TWOD_COMPLETE_MASK 0x08000000U
#define EUR_CR_EVENT_HOST_ENABLE_TWOD_COMPLETE_SHIFT 27

#define EUR_CR_EVENT_HOST_ENABLE_MADD_CACHE_INVALCOMPLETE_MASK 0x04000000U
#define EUR_CR_EVENT_HOST_ENABLE_MADD_CACHE_INVALCOMPLETE_SHIFT 26

#define EUR_CR_EVENT_HOST_ENABLE_DPM_OUT_OF_MEMORY_ZLS_MASK 0x02000000U
#define EUR_CR_EVENT_HOST_ENABLE_DPM_OUT_OF_MEMORY_ZLS_SHIFT 25

#define EUR_CR_EVENT_HOST_ENABLE_DPM_TA_MEM_FREE_MASK 0x01000000U
#define EUR_CR_EVENT_HOST_ENABLE_DPM_TA_MEM_FREE_SHIFT 24

#define EUR_CR_EVENT_HOST_ENABLE_ISP_END_TILE_MASK 0x00800000U
#define EUR_CR_EVENT_HOST_ENABLE_ISP_END_TILE_SHIFT 23

#define EUR_CR_EVENT_HOST_ENABLE_DPM_INITEND_MASK 0x00400000U
#define EUR_CR_EVENT_HOST_ENABLE_DPM_INITEND_SHIFT 22

#define EUR_CR_EVENT_HOST_ENABLE_OTPM_LOADED_MASK 0x00200000U
#define EUR_CR_EVENT_HOST_ENABLE_OTPM_LOADED_SHIFT 21

#define EUR_CR_EVENT_HOST_ENABLE_OTPM_INV_MASK 0x00100000U
#define EUR_CR_EVENT_HOST_ENABLE_OTPM_INV_SHIFT 20

#define EUR_CR_EVENT_HOST_ENABLE_OTPM_FLUSHED_MASK 0x00080000U
#define EUR_CR_EVENT_HOST_ENABLE_OTPM_FLUSHED_SHIFT 19

#define EUR_CR_EVENT_HOST_ENABLE_PIXELBE_END_RENDER_MASK 0x00040000U
#define EUR_CR_EVENT_HOST_ENABLE_PIXELBE_END_RENDER_SHIFT 18

#define EUR_CR_EVENT_HOST_ENABLE_ISP_HALT_MASK 0x00020000U
#define EUR_CR_EVENT_HOST_ENABLE_ISP_HALT_SHIFT 17

#define EUR_CR_EVENT_HOST_ENABLE_ISP_VISIBILITY_FAIL_MASK 0x00010000U
#define EUR_CR_EVENT_HOST_ENABLE_ISP_VISIBILITY_FAIL_SHIFT 16

#define EUR_CR_EVENT_HOST_ENABLE_BREAKPOINT_MASK 0x00008000U
#define EUR_CR_EVENT_HOST_ENABLE_BREAKPOINT_SHIFT 15

#define EUR_CR_EVENT_HOST_ENABLE_SW_EVENT_MASK 0x00004000U
#define EUR_CR_EVENT_HOST_ENABLE_SW_EVENT_SHIFT 14

#define EUR_CR_EVENT_HOST_ENABLE_TA_FINISHED_MASK 0x00002000U
#define EUR_CR_EVENT_HOST_ENABLE_TA_FINISHED_SHIFT 13

#define EUR_CR_EVENT_HOST_ENABLE_TA_TERMINATE_MASK 0x00001000U
#define EUR_CR_EVENT_HOST_ENABLE_TA_TERMINATE_SHIFT 12

#define EUR_CR_EVENT_HOST_ENABLE_TPC_CLEAR_MASK 0x00000800U
#define EUR_CR_EVENT_HOST_ENABLE_TPC_CLEAR_SHIFT 11

#define EUR_CR_EVENT_HOST_ENABLE_TPC_FLUSH_MASK 0x00000400U
#define EUR_CR_EVENT_HOST_ENABLE_TPC_FLUSH_SHIFT 10

#define EUR_CR_EVENT_HOST_ENABLE_DPM_CONTROL_CLEAR_MASK 0x00000200U
#define EUR_CR_EVENT_HOST_ENABLE_DPM_CONTROL_CLEAR_SHIFT 9

#define EUR_CR_EVENT_HOST_ENABLE_DPM_CONTROL_LOAD_MASK 0x00000100U
#define EUR_CR_EVENT_HOST_ENABLE_DPM_CONTROL_LOAD_SHIFT 8

#define EUR_CR_EVENT_HOST_ENABLE_DPM_CONTROL_STORE_MASK 0x00000080U
#define EUR_CR_EVENT_HOST_ENABLE_DPM_CONTROL_STORE_SHIFT 7

#define EUR_CR_EVENT_HOST_ENABLE_DPM_STATE_CLEAR_MASK 0x00000040U
#define EUR_CR_EVENT_HOST_ENABLE_DPM_STATE_CLEAR_SHIFT 6

#define EUR_CR_EVENT_HOST_ENABLE_DPM_STATE_LOAD_MASK 0x00000020U
#define EUR_CR_EVENT_HOST_ENABLE_DPM_STATE_LOAD_SHIFT 5

#define EUR_CR_EVENT_HOST_ENABLE_DPM_STATE_STORE_MASK 0x00000010U
#define EUR_CR_EVENT_HOST_ENABLE_DPM_STATE_STORE_SHIFT 4

#define EUR_CR_EVENT_HOST_ENABLE_DPM_REACHED_MEM_THRESH_MASK 0x00000008U
#define EUR_CR_EVENT_HOST_ENABLE_DPM_REACHED_MEM_THRESH_SHIFT 3

#define EUR_CR_EVENT_HOST_ENABLE_DPM_OUT_OF_MEMORY_GBL_MASK 0x00000004U
#define EUR_CR_EVENT_HOST_ENABLE_DPM_OUT_OF_MEMORY_GBL_SHIFT 2

#define EUR_CR_EVENT_HOST_ENABLE_DPM_OUT_OF_MEMORY_MT_MASK 0x00000002U
#define EUR_CR_EVENT_HOST_ENABLE_DPM_OUT_OF_MEMORY_MT_SHIFT 1

#define EUR_CR_EVENT_HOST_ENABLE_DPM_3D_MEM_FREE_MASK 0x00000001U
#define EUR_CR_EVENT_HOST_ENABLE_DPM_3D_MEM_FREE_SHIFT 0

/* Register EUR_CR_EVENT_HOST_CLEAR */
#define EUR_CR_EVENT_HOST_CLEAR             0x0134
#define EUR_CR_EVENT_HOST_CLEAR_MASTER_INTERRUPT_MASK 0x80000000U
#define EUR_CR_EVENT_HOST_CLEAR_MASTER_INTERRUPT_SHIFT 31

#define EUR_CR_EVENT_HOST_CLEAR_TIMER_MASK  0x20000000U
#define EUR_CR_EVENT_HOST_CLEAR_TIMER_SHIFT 29

#define EUR_CR_EVENT_HOST_CLEAR_TA_DPM_FAULT_MASK 0x10000000U
#define EUR_CR_EVENT_HOST_CLEAR_TA_DPM_FAULT_SHIFT 28

#define EUR_CR_EVENT_HOST_CLEAR_TWOD_COMPLETE_MASK 0x08000000U
#define EUR_CR_EVENT_HOST_CLEAR_TWOD_COMPLETE_SHIFT 27

#define EUR_CR_EVENT_HOST_CLEAR_MADD_CACHE_INVALCOMPLETE_MASK 0x04000000U
#define EUR_CR_EVENT_HOST_CLEAR_MADD_CACHE_INVALCOMPLETE_SHIFT 26

#define EUR_CR_EVENT_HOST_CLEAR_DPM_OUT_OF_MEMORY_ZLS_MASK 0x02000000U
#define EUR_CR_EVENT_HOST_CLEAR_DPM_OUT_OF_MEMORY_ZLS_SHIFT 25

#define EUR_CR_EVENT_HOST_CLEAR_DPM_TA_MEM_FREE_MASK 0x01000000U
#define EUR_CR_EVENT_HOST_CLEAR_DPM_TA_MEM_FREE_SHIFT 24

#define EUR_CR_EVENT_HOST_CLEAR_ISP_END_TILE_MASK 0x00800000U
#define EUR_CR_EVENT_HOST_CLEAR_ISP_END_TILE_SHIFT 23

#define EUR_CR_EVENT_HOST_CLEAR_DPM_INITEND_MASK 0x00400000U
#define EUR_CR_EVENT_HOST_CLEAR_DPM_INITEND_SHIFT 22

#define EUR_CR_EVENT_HOST_CLEAR_OTPM_LOADED_MASK 0x00200000U
#define EUR_CR_EVENT_HOST_CLEAR_OTPM_LOADED_SHIFT 21

#define EUR_CR_EVENT_HOST_CLEAR_OTPM_INV_MASK 0x00100000U
#define EUR_CR_EVENT_HOST_CLEAR_OTPM_INV_SHIFT 20

#define EUR_CR_EVENT_HOST_CLEAR_OTPM_FLUSHED_MASK 0x00080000U
#define EUR_CR_EVENT_HOST_CLEAR_OTPM_FLUSHED_SHIFT 19

#define EUR_CR_EVENT_HOST_CLEAR_PIXELBE_END_RENDER_MASK 0x00040000U
#define EUR_CR_EVENT_HOST_CLEAR_PIXELBE_END_RENDER_SHIFT 18

#define EUR_CR_EVENT_HOST_CLEAR_ISP_HALT_MASK 0x00020000U
#define EUR_CR_EVENT_HOST_CLEAR_ISP_HALT_SHIFT 17

#define EUR_CR_EVENT_HOST_CLEAR_ISP_VISIBILITY_FAIL_MASK 0x00010000U
#define EUR_CR_EVENT_HOST_CLEAR_ISP_VISIBILITY_FAIL_SHIFT 16

#define EUR_CR_EVENT_HOST_CLEAR_BREAKPOINT_MASK 0x00008000U
#define EUR_CR_EVENT_HOST_CLEAR_BREAKPOINT_SHIFT 15

#define EUR_CR_EVENT_HOST_CLEAR_SW_EVENT_MASK 0x00004000U
#define EUR_CR_EVENT_HOST_CLEAR_SW_EVENT_SHIFT 14

#define EUR_CR_EVENT_HOST_CLEAR_TA_FINISHED_MASK 0x00002000U
#define EUR_CR_EVENT_HOST_CLEAR_TA_FINISHED_SHIFT 13

#define EUR_CR_EVENT_HOST_CLEAR_TA_TERMINATE_MASK 0x00001000U
#define EUR_CR_EVENT_HOST_CLEAR_TA_TERMINATE_SHIFT 12

#define EUR_CR_EVENT_HOST_CLEAR_TPC_CLEAR_MASK 0x00000800U
#define EUR_CR_EVENT_HOST_CLEAR_TPC_CLEAR_SHIFT 11

#define EUR_CR_EVENT_HOST_CLEAR_TPC_FLUSH_MASK 0x00000400U
#define EUR_CR_EVENT_HOST_CLEAR_TPC_FLUSH_SHIFT 10

#define EUR_CR_EVENT_HOST_CLEAR_DPM_CONTROL_CLEAR_MASK 0x00000200U
#define EUR_CR_EVENT_HOST_CLEAR_DPM_CONTROL_CLEAR_SHIFT 9

#define EUR_CR_EVENT_HOST_CLEAR_DPM_CONTROL_LOAD_MASK 0x00000100U
#define EUR_CR_EVENT_HOST_CLEAR_DPM_CONTROL_LOAD_SHIFT 8

#define EUR_CR_EVENT_HOST_CLEAR_DPM_CONTROL_STORE_MASK 0x00000080U
#define EUR_CR_EVENT_HOST_CLEAR_DPM_CONTROL_STORE_SHIFT 7

#define EUR_CR_EVENT_HOST_CLEAR_DPM_STATE_CLEAR_MASK 0x00000040U
#define EUR_CR_EVENT_HOST_CLEAR_DPM_STATE_CLEAR_SHIFT 6

#define EUR_CR_EVENT_HOST_CLEAR_DPM_STATE_LOAD_MASK 0x00000020U
#define EUR_CR_EVENT_HOST_CLEAR_DPM_STATE_LOAD_SHIFT 5

#define EUR_CR_EVENT_HOST_CLEAR_DPM_STATE_STORE_MASK 0x00000010U
#define EUR_CR_EVENT_HOST_CLEAR_DPM_STATE_STORE_SHIFT 4

#define EUR_CR_EVENT_HOST_CLEAR_DPM_REACHED_MEM_THRESH_MASK 0x00000008U
#define EUR_CR_EVENT_HOST_CLEAR_DPM_REACHED_MEM_THRESH_SHIFT 3

#define EUR_CR_EVENT_HOST_CLEAR_DPM_OUT_OF_MEMORY_GBL_MASK 0x00000004U
#define EUR_CR_EVENT_HOST_CLEAR_DPM_OUT_OF_MEMORY_GBL_SHIFT 2

#define EUR_CR_EVENT_HOST_CLEAR_DPM_OUT_OF_MEMORY_MT_MASK 0x00000002U
#define EUR_CR_EVENT_HOST_CLEAR_DPM_OUT_OF_MEMORY_MT_SHIFT 1

#define EUR_CR_EVENT_HOST_CLEAR_DPM_3D_MEM_FREE_MASK 0x00000001U
#define EUR_CR_EVENT_HOST_CLEAR_DPM_3D_MEM_FREE_SHIFT 0

/* Register EUR_CR_PDS_CACHE_STATUS */
#define EUR_CR_PDS_CACHE_STATUS             0x0138
#define EUR_CR_PDS_CACHE_STATUS_DSC1_INV3_MASK 0x00000100U
#define EUR_CR_PDS_CACHE_STATUS_DSC1_INV3_SHIFT 8

#define EUR_CR_PDS_CACHE_STATUS_DSC1_INV2_MASK 0x00000080U
#define EUR_CR_PDS_CACHE_STATUS_DSC1_INV2_SHIFT 7

#define EUR_CR_PDS_CACHE_STATUS_DSC1_INV1_MASK 0x00000040U
#define EUR_CR_PDS_CACHE_STATUS_DSC1_INV1_SHIFT 6

#define EUR_CR_PDS_CACHE_STATUS_DSC1_INV0_MASK 0x00000020U
#define EUR_CR_PDS_CACHE_STATUS_DSC1_INV0_SHIFT 5

#define EUR_CR_PDS_CACHE_STATUS_DSC0_INV3_MASK 0x00000010U
#define EUR_CR_PDS_CACHE_STATUS_DSC0_INV3_SHIFT 4

#define EUR_CR_PDS_CACHE_STATUS_DSC0_INV2_MASK 0x00000008U
#define EUR_CR_PDS_CACHE_STATUS_DSC0_INV2_SHIFT 3

#define EUR_CR_PDS_CACHE_STATUS_DSC0_INV1_MASK 0x00000004U
#define EUR_CR_PDS_CACHE_STATUS_DSC0_INV1_SHIFT 2

#define EUR_CR_PDS_CACHE_STATUS_DSC0_INV0_MASK 0x00000002U
#define EUR_CR_PDS_CACHE_STATUS_DSC0_INV0_SHIFT 1

#define EUR_CR_PDS_CACHE_STATUS_CSC_INV_MASK 0x00000001U
#define EUR_CR_PDS_CACHE_STATUS_CSC_INV_SHIFT 0

/* Register EUR_CR_PDS_CACHE_HOST_ENABLE */
#define EUR_CR_PDS_CACHE_HOST_ENABLE        0x013C
#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC1_INV3_MASK 0x00000100U
#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC1_INV3_SHIFT 8

#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC1_INV2_MASK 0x00000080U
#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC1_INV2_SHIFT 7

#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC1_INV1_MASK 0x00000040U
#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC1_INV1_SHIFT 6

#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC1_INV0_MASK 0x00000020U
#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC1_INV0_SHIFT 5

#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC0_INV3_MASK 0x00000010U
#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC0_INV3_SHIFT 4

#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC0_INV2_MASK 0x00000008U
#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC0_INV2_SHIFT 3

#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC0_INV1_MASK 0x00000004U
#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC0_INV1_SHIFT 2

#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC0_INV0_MASK 0x00000002U
#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC0_INV0_SHIFT 1

#define EUR_CR_PDS_CACHE_HOST_ENABLE_CSC_INV_MASK 0x00000001U
#define EUR_CR_PDS_CACHE_HOST_ENABLE_CSC_INV_SHIFT 0

/* Register EUR_CR_PDS_CACHE_HOST_CLEAR */
#define EUR_CR_PDS_CACHE_HOST_CLEAR         0x0140
#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC1_INV3_MASK 0x00000100U
#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC1_INV3_SHIFT 8

#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC1_INV2_MASK 0x00000080U
#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC1_INV2_SHIFT 7

#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC1_INV1_MASK 0x00000040U
#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC1_INV1_SHIFT 6

#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC1_INV0_MASK 0x00000020U
#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC1_INV0_SHIFT 5

#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC0_INV3_MASK 0x00000010U
#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC0_INV3_SHIFT 4

#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC0_INV2_MASK 0x00000008U
#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC0_INV2_SHIFT 3

#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC0_INV1_MASK 0x00000004U
#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC0_INV1_SHIFT 2

#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC0_INV0_MASK 0x00000002U
#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC0_INV0_SHIFT 1

#define EUR_CR_PDS_CACHE_HOST_CLEAR_CSC_INV_MASK 0x00000001U
#define EUR_CR_PDS_CACHE_HOST_CLEAR_CSC_INV_SHIFT 0

/* Register EUR_CR_VDM_START */
#define EUR_CR_VDM_START                    0x0200
#define EUR_CR_VDM_START_PULSE_MASK         0x00000001U
#define EUR_CR_VDM_START_PULSE_SHIFT        0

/* Register EUR_CR_TE_AA */
#define EUR_CR_TE_AA                        0x0204
#define EUR_CR_TE_AA_Y_MASK                 0x40000000U
#define EUR_CR_TE_AA_Y_SHIFT                30

#define EUR_CR_TE_AA_X_MASK                 0x80000000U
#define EUR_CR_TE_AA_X_SHIFT                31

/* Register EUR_CR_TE_MTILE1 */
#define EUR_CR_TE_MTILE1                    0x0208
#define EUR_CR_TE_MTILE1_X3_MASK            0x000000FFU
#define EUR_CR_TE_MTILE1_X3_SHIFT           0

#define EUR_CR_TE_MTILE1_X2_MASK            0x000FF000U
#define EUR_CR_TE_MTILE1_X2_SHIFT           12

#define EUR_CR_TE_MTILE1_X1_MASK            0x3FC00000U
#define EUR_CR_TE_MTILE1_X1_SHIFT           22

#define EUR_CR_TE_MTILE1_NUMBER_MASK        0x80000000U
#define EUR_CR_TE_MTILE1_NUMBER_SHIFT       31

/* Register EUR_CR_TE_MTILE2 */
#define EUR_CR_TE_MTILE2                    0x020C
#define EUR_CR_TE_MTILE2_Y3_MASK            0x000000FFU
#define EUR_CR_TE_MTILE2_Y3_SHIFT           0

#define EUR_CR_TE_MTILE2_Y2_MASK            0x000FF000U
#define EUR_CR_TE_MTILE2_Y2_SHIFT           12

#define EUR_CR_TE_MTILE2_Y1_MASK            0x3FC00000U
#define EUR_CR_TE_MTILE2_Y1_SHIFT           22

/* Register EUR_CR_TE_SCREEN */
#define EUR_CR_TE_SCREEN                    0x0210
#define EUR_CR_TE_SCREEN_XMAX_MASK          0x000000FFU
#define EUR_CR_TE_SCREEN_XMAX_SHIFT         0

#define EUR_CR_TE_SCREEN_YMAX_MASK          0x000FF000U
#define EUR_CR_TE_SCREEN_YMAX_SHIFT         12

/* Register EUR_CR_TE_MTILE */
#define EUR_CR_TE_MTILE                     0x0214
#define EUR_CR_TE_MTILE_STRIDE_MASK         0x0003FFFFU
#define EUR_CR_TE_MTILE_STRIDE_SHIFT        0

/* Register EUR_CR_TE_PSG */
#define EUR_CR_TE_PSG                       0x0218
#define EUR_CR_TE_PSG_FORCENEWSTATE_MASK    0x00040000U
#define EUR_CR_TE_PSG_FORCENEWSTATE_SHIFT   18

#define EUR_CR_TE_PSG_PADZEROS_MASK         0x00080000U
#define EUR_CR_TE_PSG_PADZEROS_SHIFT        19

#define EUR_CR_TE_PSG_ZSTOREENABLE_MASK     0x00100000U
#define EUR_CR_TE_PSG_ZSTOREENABLE_SHIFT    20

#define EUR_CR_TE_PSG_ZLOADENABLE_MASK      0x00200000U
#define EUR_CR_TE_PSG_ZLOADENABLE_SHIFT     21

#define EUR_CR_TE_PSG_COMPLETEONTERMINATE_MASK 0x00400000U
#define EUR_CR_TE_PSG_COMPLETEONTERMINATE_SHIFT 22

#define EUR_CR_TE_PSG_ZONLYRENDER_MASK      0x00800000U
#define EUR_CR_TE_PSG_ZONLYRENDER_SHIFT     23

#define EUR_CR_TE_PSG_ENABLE_CONTEXT_STATE_RESTORE_MASK 0x01000000U
#define EUR_CR_TE_PSG_ENABLE_CONTEXT_STATE_RESTORE_SHIFT 24

/* Register EUR_CR_TE_PSGREGION_BASE */
#define EUR_CR_TE_PSGREGION_BASE            0x021C
#define EUR_CR_TE_PSGREGION_BASE_ADDR_MASK  0x0FFFFFC0U
#define EUR_CR_TE_PSGREGION_BASE_ADDR_SHIFT 6

/* Register EUR_CR_TE_TPC_BASE */
#define EUR_CR_TE_TPC_BASE                  0x0220
#define EUR_CR_TE_TPC_BASE_ADDR_MASK        0x0FFFFFC0U
#define EUR_CR_TE_TPC_BASE_ADDR_SHIFT       6

/* Register EUR_CR_TE_TPCCONTROL */
#define EUR_CR_TE_TPCCONTROL                0x0224
#define EUR_CR_TE_TPCCONTROL_FLUSH_MASK     0x40000000U
#define EUR_CR_TE_TPCCONTROL_FLUSH_SHIFT    30

#define EUR_CR_TE_TPCCONTROL_CLEAR_MASK     0x80000000U
#define EUR_CR_TE_TPCCONTROL_CLEAR_SHIFT    31

/* Register EUR_CR_TE_RGNBBOX_X */
#define EUR_CR_TE_RGNBBOX_X                 0x0228
#define EUR_CR_TE_RGNBBOX_X_MIN_MASK        0x000001FFU
#define EUR_CR_TE_RGNBBOX_X_MIN_SHIFT       0

#define EUR_CR_TE_RGNBBOX_X_MAX_MASK        0x01FF0000U
#define EUR_CR_TE_RGNBBOX_X_MAX_SHIFT       16

/* Register EUR_CR_TE_RGNBBOX_Y */
#define EUR_CR_TE_RGNBBOX_Y                 0x022C
#define EUR_CR_TE_RGNBBOX_Y_MIN_MASK        0x000001FFU
#define EUR_CR_TE_RGNBBOX_Y_MIN_SHIFT       0

#define EUR_CR_TE_RGNBBOX_Y_MAX_MASK        0x01FF0000U
#define EUR_CR_TE_RGNBBOX_Y_MAX_SHIFT       16

/* Register EUR_CR_MTE_OTPM_CSM_FLUSH_BASE */
#define EUR_CR_MTE_OTPM_CSM_FLUSH_BASE      0x0230
#define EUR_CR_MTE_OTPM_CSM_FLUSH_BASE_ADDR_MASK 0x0FFFFFF0U
#define EUR_CR_MTE_OTPM_CSM_FLUSH_BASE_ADDR_SHIFT 4

/* Register EUR_CR_MTE_OTPM_CSM_LOAD_BASE */
#define EUR_CR_MTE_OTPM_CSM_LOAD_BASE       0x0234
#define EUR_CR_MTE_OTPM_CSM_LOAD_BASE_ADDR_MASK 0x0FFFFFF0U
#define EUR_CR_MTE_OTPM_CSM_LOAD_BASE_ADDR_SHIFT 4

/* Register EUR_CR_VDM_CTRL_STREAM_BASE */
#define EUR_CR_VDM_CTRL_STREAM_BASE         0x0238
#define EUR_CR_VDM_CTRL_STREAM_BASE_ADDR_MASK 0x0FFFFFFCU
#define EUR_CR_VDM_CTRL_STREAM_BASE_ADDR_SHIFT 2

/* Register EUR_CR_MTE_CTRL */
#define EUR_CR_MTE_CTRL                     0x023C
#define EUR_CR_MTE_CTRL_GLOBALMACROTILETHRESH_MASK 0x0000001FU
#define EUR_CR_MTE_CTRL_GLOBALMACROTILETHRESH_SHIFT 0

#define EUR_CR_MTE_CTRL_WCLAMPEN_MASK       0x00000020U
#define EUR_CR_MTE_CTRL_WCLAMPEN_SHIFT      5

#define EUR_CR_MTE_CTRL_PSOCULL_DISABLE_MASK 0x00000040U
#define EUR_CR_MTE_CTRL_PSOCULL_DISABLE_SHIFT 6

#define EUR_CR_MTE_CTRL_OPENGL_MASK         0x00000080U
#define EUR_CR_MTE_CTRL_OPENGL_SHIFT        7

#define EUR_CR_MTE_CTRL_NUM_PARTITIONS_MASK 0x00000100U
#define EUR_CR_MTE_CTRL_NUM_PARTITIONS_SHIFT 8

#define EUR_CR_MTE_CTRL_TE_PAD64_MASK       0x00000200U
#define EUR_CR_MTE_CTRL_TE_PAD64_SHIFT      9

#define EUR_CR_MTE_CTRL_TE_PAD128_MASK      0x00000400U
#define EUR_CR_MTE_CTRL_TE_PAD128_SHIFT     10

/* Register EUR_CR_MTE_WCOMPARE */
#define EUR_CR_MTE_WCOMPARE                 0x0240
#define EUR_CR_MTE_WCOMPARE_VALUE_MASK      0xFFFFFFFFU
#define EUR_CR_MTE_WCOMPARE_VALUE_SHIFT     0

/* Register EUR_CR_MTE_WCLAMP */
#define EUR_CR_MTE_WCLAMP                   0x0244
#define EUR_CR_MTE_WCLAMP_VALUE_MASK        0xFFFFFFFFU
#define EUR_CR_MTE_WCLAMP_VALUE_SHIFT       0

/* Register EUR_CR_MTE_SCREEN */
#define EUR_CR_MTE_SCREEN                   0x0248
#define EUR_CR_MTE_SCREEN_PIXXMAX_MASK      0x00000FFFU
#define EUR_CR_MTE_SCREEN_PIXXMAX_SHIFT     0

#define EUR_CR_MTE_SCREEN_PIXYMAX_MASK      0x00FFF000U
#define EUR_CR_MTE_SCREEN_PIXYMAX_SHIFT     12

/* Register EUR_CR_MTE_OTPM_OP */
#define EUR_CR_MTE_OTPM_OP                  0x024C
#define EUR_CR_MTE_OTPM_OP_CSM_INV_MASK     0x00000001U
#define EUR_CR_MTE_OTPM_OP_CSM_INV_SHIFT    0

#define EUR_CR_MTE_OTPM_OP_CSM_LOAD_MASK    0x00000002U
#define EUR_CR_MTE_OTPM_OP_CSM_LOAD_SHIFT   1

#define EUR_CR_MTE_OTPM_OP_CSM_FLUSH_MASK   0x00000004U
#define EUR_CR_MTE_OTPM_OP_CSM_FLUSH_SHIFT  2

/* Register EUR_CR_MTE_MULTISAMPLECTL */
#define EUR_CR_MTE_MULTISAMPLECTL           0x0250
#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_X0_MASK 0x0000000FU
#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_X0_SHIFT 0

#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_Y0_MASK 0x000000F0U
#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_Y0_SHIFT 4

#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_X1_MASK 0x00000F00U
#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_X1_SHIFT 8

#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_Y1_MASK 0x0000F000U
#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_Y1_SHIFT 12

#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_X2_MASK 0x000F0000U
#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_X2_SHIFT 16

#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_Y2_MASK 0x00F00000U
#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_Y2_SHIFT 20

#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_X3_MASK 0x0F000000U
#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_X3_SHIFT 24

#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_Y3_MASK 0xF0000000U
#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_Y3_SHIFT 28

/* Register EUR_CR_MTE_SIG1 */
#define EUR_CR_MTE_SIG1                     0x026C
#define EUR_CR_MTE_SIG1_TE_SIGNATURE_MASK   0xFFFFFFFFU
#define EUR_CR_MTE_SIG1_TE_SIGNATURE_SHIFT  0

/* Register EUR_CR_MTE_SIG2 */
#define EUR_CR_MTE_SIG2                     0x0270
#define EUR_CR_MTE_SIG2_MEM_SIGNATURE_MASK  0xFFFFFFFFU
#define EUR_CR_MTE_SIG2_MEM_SIGNATURE_SHIFT 0

/* Register EUR_CR_TE_STATE */
#define EUR_CR_TE_STATE                     0x0274
#define EUR_CR_TE_STATE_ABORTED_MTILE_MASK  0x0000FFFFU
#define EUR_CR_TE_STATE_ABORTED_MTILE_SHIFT 0

#define EUR_CR_TE_STATE_ISP_STATE_ID_MASK   0x001F0000U
#define EUR_CR_TE_STATE_ISP_STATE_ID_SHIFT  16

/* Register EUR_CR_CLIP_SIG1 */
#define EUR_CR_CLIP_SIG1                    0x0304
#define EUR_CR_CLIP_SIG1_CLIP_SIGNATURE_MASK 0xFFFFFFFFU
#define EUR_CR_CLIP_SIG1_CLIP_SIGNATURE_SHIFT 0

/* Register EUR_CR_PIXELBE_SIG01 */
#define EUR_CR_PIXELBE_SIG01                0x0308
#define EUR_CR_PIXELBE_SIG01_SIGNATURE_MASK 0xFFFFFFFFU
#define EUR_CR_PIXELBE_SIG01_SIGNATURE_SHIFT 0

/* Register EUR_CR_PIXELBE_SIG02 */
#define EUR_CR_PIXELBE_SIG02                0x030C
#define EUR_CR_PIXELBE_SIG02_SIGNATURE_MASK 0xFFFFFFFFU
#define EUR_CR_PIXELBE_SIG02_SIGNATURE_SHIFT 0

/* Register EUR_CR_VDM_CONTEXT_STORE_START */
#define EUR_CR_VDM_CONTEXT_STORE_START      0x0330
#define EUR_CR_VDM_CONTEXT_STORE_START_PUSLE_MASK 0x00000001U
#define EUR_CR_VDM_CONTEXT_STORE_START_PULSE_SHIFT 0

/* Register EUR_CR_VDM_CONTEXT_STORE_STREAM */
#define EUR_CR_VDM_CONTEXT_STORE_STREAM     0x0334
#define EUR_CR_VDM_CONTEXT_STORE_STREAM_ADDR_MASK 0x0FFFFFFCU
#define EUR_CR_VDM_CONTEXT_STORE_STREAM_ADDR_SHIFT 2

/* Register EUR_CR_VDM_CONTEXT_STORE_INDEX */
#define EUR_CR_VDM_CONTEXT_STORE_INDEX      0x0338
#define EUR_CR_VDM_CONTEXT_STORE_INDEX_ADDR_MASK 0x007FFFFFU
#define EUR_CR_VDM_CONTEXT_STORE_INDEX_ADDR_SHIFT 0

/* Register EUR_CR_VDM_CONTEXT_STORE_STATUS */
#define EUR_CR_VDM_CONTEXT_STORE_STATUS     0x033C
#define EUR_CR_VDM_CONTEXT_STORE_STATUS_COMPLETE_MASK 0x00000001U
#define EUR_CR_VDM_CONTEXT_STORE_STATUS_COMPLETE_SHIFT 0

#define EUR_CR_VDM_CONTEXT_STORE_STATUS_PROCESS_MASK 0x00000010U
#define EUR_CR_VDM_CONTEXT_STORE_STATUS_PROCESS_SHIFT 4

#define EUR_CR_VDM_CONTEXT_STORE_STATUS_NA_MASK 0x00000100U
#define EUR_CR_VDM_CONTEXT_STORE_STATUS_NA_SHIFT 8

/* Register EUR_CR_VDM_CONTEXT_STORE_STATE0 */
#define EUR_CR_VDM_CONTEXT_STORE_STATE0     0x0340
#define EUR_CR_VDM_CONTEXT_STORE_STATE0_TAPDSSTATE_BASEADDR_MASK 0x003FFFFFU
#define EUR_CR_VDM_CONTEXT_STORE_STATE0_TAPDSSTATE_BASEADDR_SHIFT 0

#define EUR_CR_VDM_CONTEXT_STORE_STATE0_TAPDSSTATE_COMPLEX_MASK 0x10000000U
#define EUR_CR_VDM_CONTEXT_STORE_STATE0_TAPDSSTATE_COMPLEX_SHIFT 28

#define EUR_CR_VDM_CONTEXT_STORE_STATE0_TAPDSSTATE_TERMINATE_MASK 0x20000000U
#define EUR_CR_VDM_CONTEXT_STORE_STATE0_TAPDSSTATE_TERMINATE_SHIFT 29

/* Register EUR_CR_VDM_CONTEXT_STORE_STATE1 */
#define EUR_CR_VDM_CONTEXT_STORE_STATE1     0x0344
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_USEATTRIBUTESIZE_MASK 0x000000FFU
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_USEATTRIBUTESIZE_SHIFT 0

#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_SECONDARY_MASK 0x00000100U
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_SECONDARY_SHIFT 8

#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_PARTITIONS_MASK 0x00000E00U
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_PARTITIONS_SHIFT 9

#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_PARTIAL_MASK 0x00001000U
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_PARTIAL_SHIFT 12

#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_USEPIPE_MASK 0x00006000U
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_USEPIPE_SHIFT 13

#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_SD_MASK 0x00008000U
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_SD_SHIFT 15

#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_SEC_EXEC_MASK 0x00010000U
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_SEC_EXEC_SHIFT 16

#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_MTE_EMIT_MASK 0x00020000U
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_MTE_EMIT_SHIFT 17

#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_DEBUG_MASK 0x01000000U
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_DEBUG_SHIFT 24

#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_DATASIZE_MASK 0xFC000000U
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_DATASIZE_SHIFT 26

/* Register EUR_CR_VDM_WAIT_FOR_KICK */
#define EUR_CR_VDM_WAIT_FOR_KICK            0x0348
#define EUR_CR_VDM_WAIT_FOR_KICK_STATUS_MASK 0x00000001U
#define EUR_CR_VDM_WAIT_FOR_KICK_STATUS_SHIFT 0

/* Register EUR_CR_VDM_CONTEXT_STORE_WRAP_INDEX */
#define EUR_CR_VDM_CONTEXT_STORE_WRAP_INDEX 0x034C
#define EUR_CR_VDM_CONTEXT_STORE_WRAP_INDEX_COUNT_MASK 0x003FFFFFU
#define EUR_CR_VDM_CONTEXT_STORE_WRAP_INDEX_COUNT_SHIFT 0

/* Register EUR_CR_VDM_CONTEXT_STORE_WRAPPED */
#define EUR_CR_VDM_CONTEXT_STORE_WRAPPED    0x0350
#define EUR_CR_VDM_CONTEXT_STORE_WRAPPED_COUNT_MASK 0x003FFFFFU
#define EUR_CR_VDM_CONTEXT_STORE_WRAPPED_COUNT_SHIFT 0

#define EUR_CR_VDM_CONTEXT_STORE_WRAPPED_WINDING_MASK (1UL << 22)

/* Register EUR_CR_VDM_CONTEXT_STORE_FAN */
#define EUR_CR_VDM_CONTEXT_STORE_FAN        0x0354
#define EUR_CR_VDM_CONTEXT_STORE_FAN_INDEX_MASK 0x03FFFFFFU
#define EUR_CR_VDM_CONTEXT_STORE_FAN_INDEX_SHIFT 0

#define	EUR_CR_VDM_CONTEXT_STORE_FAN_INDEX_ENABLE_MASK	(1UL << 24)
#define	EUR_CR_VDM_CONTEXT_STORE_FAN_WINDING_MASK	(1UL << 25)

/* Register EUR_CR_VDM_CONTEXT_STORE_WRAP */
#define EUR_CR_VDM_CONTEXT_STORE_WRAP       0x0358
#define EUR_CR_VDM_CONTEXT_STORE_WRAP_RESUME_MASK 0x00FFFFFFU
#define EUR_CR_VDM_CONTEXT_STORE_WRAP_RESUME_SHIFT 0

#define	EUR_CR_VDM_CONTEXT_STORE_WRAP_RESUME_ONE_BLOCK_MASK		(1UL << 22)
#define	EUR_CR_VDM_CONTEXT_STORE_WRAP_RESUME_TWO_BLOCK_MASK		(3UL << 22)

/* Register EUR_CR_PIXELBE */
#define EUR_CR_PIXELBE                      0x0400
#define EUR_CR_PIXELBE_ALPHATHRESHOLD_MASK  0x000000FFU
#define EUR_CR_PIXELBE_ALPHATHRESHOLD_SHIFT 0

#define EUR_CR_PIXELBE_IDF_USE_FBADDR_MASK  0x00000100U
#define EUR_CR_PIXELBE_IDF_USE_FBADDR_SHIFT 8

/* Register EUR_CR_ISP_RENDER */
#define EUR_CR_ISP_RENDER                   0x0404
#define EUR_CR_ISP_RENDER_TYPE_MASK         0x00000003U
#define EUR_CR_ISP_RENDER_TYPE_SHIFT        0

/* Register EUR_CR_ISP_RGN_BASE */
#define EUR_CR_ISP_RGN_BASE                 0x0408
#define EUR_CR_ISP_RGN_BASE_ADDR_MASK       0x0FFFFFFCU
#define EUR_CR_ISP_RGN_BASE_ADDR_SHIFT      2

/* Register EUR_CR_ISP_RENDBOX1 */
#define EUR_CR_ISP_RENDBOX1                 0x040C
#define EUR_CR_ISP_RENDBOX1_Y_MASK          0x000000FFU
#define EUR_CR_ISP_RENDBOX1_Y_SHIFT         0

#define EUR_CR_ISP_RENDBOX1_X_MASK          0x00FF0000U
#define EUR_CR_ISP_RENDBOX1_X_SHIFT         16

/* Register EUR_CR_ISP_RENDBOX2 */
#define EUR_CR_ISP_RENDBOX2                 0x0410
#define EUR_CR_ISP_RENDBOX2_Y_MASK          0x000000FFU
#define EUR_CR_ISP_RENDBOX2_Y_SHIFT         0

#define EUR_CR_ISP_RENDBOX2_X_MASK          0x00FF0000U
#define EUR_CR_ISP_RENDBOX2_X_SHIFT         16

/* Register EUR_CR_ISP_IPFMISC */
#define EUR_CR_ISP_IPFMISC                  0x0414
#define EUR_CR_ISP_IPFMISC_VALIDID_MASK     0x0000003FU
#define EUR_CR_ISP_IPFMISC_VALIDID_SHIFT    0

#define EUR_CR_ISP_IPFMISC_PROCESSEMPTY_MASK 0x00000100U
#define EUR_CR_ISP_IPFMISC_PROCESSEMPTY_SHIFT 8

#define EUR_CR_ISP_IPFMISC_UPASSSTART_MASK  0x000F0000U
#define EUR_CR_ISP_IPFMISC_UPASSSTART_SHIFT 16

#define EUR_CR_ISP_IPFMISC_TTE_SCALE_MASK   0x03000000U
#define EUR_CR_ISP_IPFMISC_TTE_SCALE_SHIFT  24

/* Register EUR_CR_ISP_OGL_MODE */
#define EUR_CR_ISP_OGL_MODE                 0x0418
#define EUR_CR_ISP_OGL_MODE_ENABLE_MASK     0x00000001U
#define EUR_CR_ISP_OGL_MODE_ENABLE_SHIFT    0

/* Register EUR_CR_ISP_PERPENDICULAR */
#define EUR_CR_ISP_PERPENDICULAR            0x041C
#define EUR_CR_ISP_PERPENDICULAR_THRESHOLD_MASK 0x7FFFFFF0U
#define EUR_CR_ISP_PERPENDICULAR_THRESHOLD_SHIFT 4

/* Register EUR_CR_ISP_CULLVALUE */
#define EUR_CR_ISP_CULLVALUE                0x0420
#define EUR_CR_ISP_CULLVALUE_THRESHOLD_MASK 0x7FFFFFF0U
#define EUR_CR_ISP_CULLVALUE_THRESHOLD_SHIFT 4

/* Register EUR_CR_ISP_DBIAS */
#define EUR_CR_ISP_DBIAS                    0x0424
#define EUR_CR_ISP_DBIAS_UNITSADJ_MASK      0x000000FFU
#define EUR_CR_ISP_DBIAS_UNITSADJ_SHIFT     0

#define EUR_CR_ISP_DBIAS_FACTORADJ_MASK     0x0000FF00U
#define EUR_CR_ISP_DBIAS_FACTORADJ_SHIFT    8

/* Register EUR_CR_ISP_START_RENDER */
#define EUR_CR_ISP_START_RENDER             0x0428
#define EUR_CR_ISP_START_RENDER_PULSE_MASK  0x00000001U
#define EUR_CR_ISP_START_RENDER_PULSE_SHIFT 0

/* Register EUR_CR_3D_AA_MODE */
#define EUR_CR_3D_AA_MODE                   0x042C
#define EUR_CR_3D_AA_MODE_ENABLE_MASK       0x00000001U
#define EUR_CR_3D_AA_MODE_ENABLE_SHIFT      0

/* Register EUR_CR_ISP_BREAK */
#define EUR_CR_ISP_BREAK                    0x0430
#define EUR_CR_ISP_BREAK_HALT_MASK          0x00000001U
#define EUR_CR_ISP_BREAK_HALT_SHIFT         0

#define EUR_CR_ISP_BREAK_RESUME_MASK        0x00000010U
#define EUR_CR_ISP_BREAK_RESUME_SHIFT       4

/* Register EUR_CR_ISP_3DCONTEXT */
#define EUR_CR_ISP_3DCONTEXT                0x0434
#define EUR_CR_ISP_3DCONTEXT_STORE_MASK     0x00000001U
#define EUR_CR_ISP_3DCONTEXT_STORE_SHIFT    0

/* Register EUR_CR_ISP_FPU */
#define EUR_CR_ISP_FPU                      0x0438
#define EUR_CR_ISP_FPU_SIGNATURE_MASK       0xFFFFFFFFU
#define EUR_CR_ISP_FPU_SIGNATURE_SHIFT      0

/* Register EUR_CR_TSP_PARAMETER_CACHE */
#define EUR_CR_TSP_PARAMETER_CACHE          0x043C
#define EUR_CR_TSP_PARAMETER_CACHE_INVALIDATE_MASK 0x00000001U
#define EUR_CR_TSP_PARAMETER_CACHE_INVALIDATE_SHIFT 0

/* Register EUR_CR_TSP_PARAMETER_FETCH */
#define EUR_CR_TSP_PARAMETER_FETCH          0x0440
#define EUR_CR_TSP_PARAMETER_FETCH_TTE_SCALE_MASK 0x00000003U
#define EUR_CR_TSP_PARAMETER_FETCH_TTE_SCALE_SHIFT 0

/* Register EUR_CR_ISP_ZLSCTL */
#define EUR_CR_ISP_ZLSCTL                   0x0480
#define EUR_CR_ISP_ZLSCTL_LOADTILED_MASK    0x00000001U
#define EUR_CR_ISP_ZLSCTL_LOADTILED_SHIFT   0

#define EUR_CR_ISP_ZLSCTL_SLOADEN_MASK      0x00000002U
#define EUR_CR_ISP_ZLSCTL_SLOADEN_SHIFT     1

#define EUR_CR_ISP_ZLSCTL_ZLOADEN_MASK      0x00000004U
#define EUR_CR_ISP_ZLSCTL_ZLOADEN_SHIFT     2

#define EUR_CR_ISP_ZLSCTL_STORETILED_MASK   0x00000008U
#define EUR_CR_ISP_ZLSCTL_STORETILED_SHIFT  3

#define EUR_CR_ISP_ZLSCTL_ZSTOREEN_MASK     0x00000010U
#define EUR_CR_ISP_ZLSCTL_ZSTOREEN_SHIFT    4

#define EUR_CR_ISP_ZLSCTL_FORCEZLOAD_MASK   0x00000020U
#define EUR_CR_ISP_ZLSCTL_FORCEZLOAD_SHIFT  5

#define EUR_CR_ISP_ZLSCTL_FORCEZSTORE_MASK  0x00000040U
#define EUR_CR_ISP_ZLSCTL_FORCEZSTORE_SHIFT 6

#define EUR_CR_ISP_ZLSCTL_SSTOREEN_MASK     0x00000080U
#define EUR_CR_ISP_ZLSCTL_SSTOREEN_SHIFT    7

#define EUR_CR_ISP_ZLSCTL_ZLSEXTENT_MASK    0x0000FF00U
#define EUR_CR_ISP_ZLSCTL_ZLSEXTENT_SHIFT   8

#define EUR_CR_ISP_ZLSCTL_ZLOADFORMAT_MASK  0x00030000U
#define EUR_CR_ISP_ZLSCTL_ZLOADFORMAT_SHIFT 16

#define EUR_CR_ISP_ZLSCTL_ZSTOREFORMAT_MASK 0x000C0000U
#define EUR_CR_ISP_ZLSCTL_ZSTOREFORMAT_SHIFT 18

#define EUR_CR_ISP_ZLSCTL_ZONLYRENDER_MASK  0x00100000U
#define EUR_CR_ISP_ZLSCTL_ZONLYRENDER_SHIFT 20

#define EUR_CR_ISP_ZLSCTL_LOADMASK_MASK     0x00200000U
#define EUR_CR_ISP_ZLSCTL_LOADMASK_SHIFT    21

#define EUR_CR_ISP_ZLSCTL_STOREMASK_MASK    0x00400000U
#define EUR_CR_ISP_ZLSCTL_STOREMASK_SHIFT   22

/* Register EUR_CR_ISP_ZLOAD_BASE */
#define EUR_CR_ISP_ZLOAD_BASE               0x0484
#define EUR_CR_ISP_ZLOAD_BASE_ADDR_MASK     0x03FFFFF0U
#define EUR_CR_ISP_ZLOAD_BASE_ADDR_SHIFT    4

/* Register EUR_CR_ISP_ZSTORE_BASE */
#define EUR_CR_ISP_ZSTORE_BASE              0x0488
#define EUR_CR_ISP_ZSTORE_BASE_ADDR_MASK    0x03FFFFF0U
#define EUR_CR_ISP_ZSTORE_BASE_ADDR_SHIFT   4

/* Register EUR_CR_ISP_STENCIL_LOAD_BASE */
#define EUR_CR_ISP_STENCIL_LOAD_BASE        0x048C
#define EUR_CR_ISP_STENCIL_LOAD_BASE_ADDR_MASK 0x03FFFFF0U
#define EUR_CR_ISP_STENCIL_LOAD_BASE_ADDR_SHIFT 4

#define EUR_CR_ISP_STENCIL_LOAD_BASE_ENABLE_MASK 0x80000000U
#define EUR_CR_ISP_STENCIL_LOAD_BASE_ENABLE_SHIFT 31

/* Register EUR_CR_ISP_STENCIL_STORE_BASE */
#define EUR_CR_ISP_STENCIL_STORE_BASE       0x0490
#define EUR_CR_ISP_STENCIL_STORE_BASE_ADDR_MASK 0x03FFFFF0U
#define EUR_CR_ISP_STENCIL_STORE_BASE_ADDR_SHIFT 4

#define EUR_CR_ISP_STENCIL_STORE_BASE_ENABLE_MASK 0x80000000U
#define EUR_CR_ISP_STENCIL_STORE_BASE_ENABLE_SHIFT 31

/* Register EUR_CR_ISP_VISTEST_CTRL */
#define EUR_CR_ISP_VISTEST_CTRL             0x0494
#define EUR_CR_ISP_VISTEST_CTRL_CLEAR0_MASK 0x00000001U
#define EUR_CR_ISP_VISTEST_CTRL_CLEAR0_SHIFT 0

#define EUR_CR_ISP_VISTEST_CTRL_CLEAR1_MASK 0x00000002U
#define EUR_CR_ISP_VISTEST_CTRL_CLEAR1_SHIFT 1

#define EUR_CR_ISP_VISTEST_CTRL_CLEAR2_MASK 0x00000004U
#define EUR_CR_ISP_VISTEST_CTRL_CLEAR2_SHIFT 2

#define EUR_CR_ISP_VISTEST_CTRL_CLEAR3_MASK 0x00000008U
#define EUR_CR_ISP_VISTEST_CTRL_CLEAR3_SHIFT 3

#define EUR_CR_ISP_VISTEST_CTRL_CLEAR4_MASK 0x00000010U
#define EUR_CR_ISP_VISTEST_CTRL_CLEAR4_SHIFT 4

#define EUR_CR_ISP_VISTEST_CTRL_CLEAR5_MASK 0x00000020U
#define EUR_CR_ISP_VISTEST_CTRL_CLEAR5_SHIFT 5

#define EUR_CR_ISP_VISTEST_CTRL_CLEAR6_MASK 0x00000040U
#define EUR_CR_ISP_VISTEST_CTRL_CLEAR6_SHIFT 6

#define EUR_CR_ISP_VISTEST_CTRL_CLEAR7_MASK 0x00000080U
#define EUR_CR_ISP_VISTEST_CTRL_CLEAR7_SHIFT 7

/* Register EUR_CR_ISP_VISTEST_VISIBLE0 */
#define EUR_CR_ISP_VISTEST_VISIBLE0         0x0498
#define EUR_CR_ISP_VISTEST_VISIBLE0_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_ISP_VISTEST_VISIBLE0_COUNT_SHIFT 0

/* Register EUR_CR_ISP_VISTEST_VISIBLE1 */
#define EUR_CR_ISP_VISTEST_VISIBLE1         0x049C
#define EUR_CR_ISP_VISTEST_VISIBLE1_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_ISP_VISTEST_VISIBLE1_COUNT_SHIFT 0

/* Register EUR_CR_ISP_VISTEST_VISIBLE2 */
#define EUR_CR_ISP_VISTEST_VISIBLE2         0x04A0
#define EUR_CR_ISP_VISTEST_VISIBLE2_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_ISP_VISTEST_VISIBLE2_COUNT_SHIFT 0

/* Register EUR_CR_ISP_VISTEST_VISIBLE3 */
#define EUR_CR_ISP_VISTEST_VISIBLE3         0x04A4
#define EUR_CR_ISP_VISTEST_VISIBLE3_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_ISP_VISTEST_VISIBLE3_COUNT_SHIFT 0

/* Register EUR_CR_ISP_VISTEST_VISIBLE4 */
#define EUR_CR_ISP_VISTEST_VISIBLE4         0x04A8
#define EUR_CR_ISP_VISTEST_VISIBLE4_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_ISP_VISTEST_VISIBLE4_COUNT_SHIFT 0

/* Register EUR_CR_ISP_VISTEST_VISIBLE5 */
#define EUR_CR_ISP_VISTEST_VISIBLE5         0x04AC
#define EUR_CR_ISP_VISTEST_VISIBLE5_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_ISP_VISTEST_VISIBLE5_COUNT_SHIFT 0

/* Register EUR_CR_ISP_VISTEST_VISIBLE6 */
#define EUR_CR_ISP_VISTEST_VISIBLE6         0x04B0
#define EUR_CR_ISP_VISTEST_VISIBLE6_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_ISP_VISTEST_VISIBLE6_COUNT_SHIFT 0

/* Register EUR_CR_ISP_VISTEST_VISIBLE7 */
#define EUR_CR_ISP_VISTEST_VISIBLE7         0x04B4
#define EUR_CR_ISP_VISTEST_VISIBLE7_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_ISP_VISTEST_VISIBLE7_COUNT_SHIFT 0

/* Register EUR_CR_ISP_BGOBJDEPTH */
#define EUR_CR_ISP_BGOBJDEPTH               0x04B8
#define EUR_CR_ISP_BGOBJDEPTH_VALUE_MASK    0xFFFFFFFFU
#define EUR_CR_ISP_BGOBJDEPTH_VALUE_SHIFT   0

/* Register EUR_CR_ISP_BGOBJ */
#define EUR_CR_ISP_BGOBJ                    0x04BC
#define EUR_CR_ISP_BGOBJ_STENCIL_MASK       0x000000FFU
#define EUR_CR_ISP_BGOBJ_STENCIL_SHIFT      0

#define EUR_CR_ISP_BGOBJ_MASK_MASK          0x00000100U
#define EUR_CR_ISP_BGOBJ_MASK_SHIFT         8U

#define EUR_CR_ISP_BGOBJ_ENABLEBGTAG_MASK   0x00000200U
#define EUR_CR_ISP_BGOBJ_ENABLEBGTAG_SHIFT  9

/* Register EUR_CR_ISP_BGOBJTAG */
#define EUR_CR_ISP_BGOBJTAG                 0x04C4
#define EUR_CR_ISP_BGOBJTAG_VERTEXPTR_MASK  0x003FFFFFU
#define EUR_CR_ISP_BGOBJTAG_VERTEXPTR_SHIFT 0

#define EUR_CR_ISP_BGOBJTAG_TSPDATASIZE_MASK 0x3F000000U
#define EUR_CR_ISP_BGOBJTAG_TSPDATASIZE_SHIFT 24

/* Register EUR_CR_ISP_MULTISAMPLECTL */
#define EUR_CR_ISP_MULTISAMPLECTL           0x04C8
#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_X0_MASK 0x0000000FU
#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_X0_SHIFT 0

#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_Y0_MASK 0x000000F0U
#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_Y0_SHIFT 4

#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_X1_MASK 0x00000F00U
#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_X1_SHIFT 8

#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_Y1_MASK 0x0000F000U
#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_Y1_SHIFT 12

#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_X2_MASK 0x000F0000U
#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_X2_SHIFT 16

#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_Y2_MASK 0x00F00000U
#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_Y2_SHIFT 20

#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_X3_MASK 0x0F000000U
#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_X3_SHIFT 24

#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_Y3_MASK 0xF0000000U
#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_Y3_SHIFT 28

/* Register EUR_CR_ISP_SIG1 */
#define EUR_CR_ISP_SIG1                     0x04CC
#define EUR_CR_ISP_SIG1_PRECALC_MASK        0xFFFFFFFFU
#define EUR_CR_ISP_SIG1_PRECALC_SHIFT       0

/* Register EUR_CR_ISP_SIG2 */
#define EUR_CR_ISP_SIG2                     0x04D0
#define EUR_CR_ISP_SIG2_EDGE_MASK           0xFFFFFFFFU
#define EUR_CR_ISP_SIG2_EDGE_SHIFT          0

/* Register EUR_CR_ISP_SIG3 */
#define EUR_CR_ISP_SIG3                     0x04D4
#define EUR_CR_ISP_SIG3_TAGWRITE_MASK       0xFFFFFFFFU
#define EUR_CR_ISP_SIG3_TAGWRITE_SHIFT      0

/* Register EUR_CR_ISP_SIG4 */
#define EUR_CR_ISP_SIG4                     0x04D8
#define EUR_CR_ISP_SIG4_SPAN_MASK           0xFFFFFFFFU
#define EUR_CR_ISP_SIG4_SPAN_SHIFT          0

/* Register EUR_CR_ISP_TAGCTRL */
#define EUR_CR_ISP_TAGCTRL                  0x04DC
#define EUR_CR_ISP_TAGCTRL_SLOWFPT_MASK     0x00000004U
#define EUR_CR_ISP_TAGCTRL_SLOWFPT_SHIFT    2

#define EUR_CR_ISP_TAGCTRL_FORCE_PT_OFF_MASK 0x00000002U
#define EUR_CR_ISP_TAGCTRL_FORCE_PT_OFF_SHIFT 1

#define EUR_CR_ISP_TAGCTRL_SAFE_MASK        0x00000001U
#define EUR_CR_ISP_TAGCTRL_SAFE_SHIFT       0

/* Register EUR_CR_ISP_STATUS1 */
#define EUR_CR_ISP_STATUS1                  0x04E0
#define EUR_CR_ISP_STATUS1_CTRL_STREAM_POS_MASK 0x03FFFFFCU
#define EUR_CR_ISP_STATUS1_CTRL_STREAM_POS_SHIFT 2

/* Register EUR_CR_ISP_STATUS2 */
#define EUR_CR_ISP_STATUS2                  0x04E4
#define EUR_CR_ISP_STATUS2_PRIM_NUM_MASK    0x001F0000U
#define EUR_CR_ISP_STATUS2_PRIM_NUM_SHIFT   16

#define EUR_CR_ISP_STATUS2_TILE_Y_MASK      0x0000FF00U
#define EUR_CR_ISP_STATUS2_TILE_Y_SHIFT     8

#define EUR_CR_ISP_STATUS2_TILE_X_MASK      0x000000FFU
#define EUR_CR_ISP_STATUS2_TILE_X_SHIFT     0

/* Register EUR_CR_ISP_DEPTHSORT */
#define EUR_CR_ISP_DEPTHSORT                0x04E8
#define EUR_CR_ISP_DEPTHSORT_DETERMINISTIC_MASK 0x00000001U
#define EUR_CR_ISP_DEPTHSORT_DETERMINISTIC_SHIFT 0

#define EUR_CR_ISP_DEPTHSORT_FB_ABC_ORDER_MASK 0x00000100U
#define EUR_CR_ISP_DEPTHSORT_FB_ABC_ORDER_SHIFT 8

/* Register EUR_CR_PIXELBE_EMIT */
#define EUR_CR_PIXELBE_EMIT                 0x04EC
#define EUR_CR_PIXELBE_EMIT_STATUS0_MASK    0x00000001U
#define EUR_CR_PIXELBE_EMIT_STATUS0_SHIFT   0

#define EUR_CR_PIXELBE_EMIT_STATUS1_MASK    0x00000002U
#define EUR_CR_PIXELBE_EMIT_STATUS1_SHIFT   1

/* Register EUR_CR_DPM_3D_PAGE_TABLE_BASE */
#define EUR_CR_DPM_3D_PAGE_TABLE_BASE       0x0600
#define EUR_CR_DPM_3D_PAGE_TABLE_BASE_ADDR_MASK 0x0FFFFFF0U
#define EUR_CR_DPM_3D_PAGE_TABLE_BASE_ADDR_SHIFT 4

/* Register EUR_CR_DPM_3D_FREE_LIST */
#define EUR_CR_DPM_3D_FREE_LIST             0x0604
#define EUR_CR_DPM_3D_FREE_LIST_TAIL_MASK   0x3FFF0000U
#define EUR_CR_DPM_3D_FREE_LIST_TAIL_SHIFT  16

#define EUR_CR_DPM_3D_FREE_LIST_HEAD_MASK   0x00003FFFU
#define EUR_CR_DPM_3D_FREE_LIST_HEAD_SHIFT  0

/* Register EUR_CR_DPM_PDS_PAGE_THRESHOLD */
#define EUR_CR_DPM_PDS_PAGE_THRESHOLD       0x0614
#define EUR_CR_DPM_PDS_PAGE_THRESHOLD_VALUE_MASK 0x00003FFFU
#define EUR_CR_DPM_PDS_PAGE_THRESHOLD_VALUE_SHIFT 0

/* Register EUR_CR_DPM_TA_ALLOC_PAGE_TABLE_BASE */
#define EUR_CR_DPM_TA_ALLOC_PAGE_TABLE_BASE 0x0618
#define EUR_CR_DPM_TA_ALLOC_PAGE_TABLE_BASE_ADDR_MASK 0x0FFFFFF0U
#define EUR_CR_DPM_TA_ALLOC_PAGE_TABLE_BASE_ADDR_SHIFT 4

/* Register EUR_CR_DPM_TA_ALLOC_FREE_LIST */
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST       0x061C
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_TAIL_MASK 0x3FFF0000U
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_TAIL_SHIFT 16

#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_HEAD_MASK 0x00003FFFU
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_HEAD_SHIFT 0

/* Register EUR_CR_DPM_TA_PAGE_THRESHOLD */
#define EUR_CR_DPM_TA_PAGE_THRESHOLD        0x0620
#define EUR_CR_DPM_TA_PAGE_THRESHOLD_VALUE_MASK 0x00003FFFU
#define EUR_CR_DPM_TA_PAGE_THRESHOLD_VALUE_SHIFT 0

/* Register EUR_CR_DPM_ZLS_PAGE_THRESHOLD */
#define EUR_CR_DPM_ZLS_PAGE_THRESHOLD       0x0624
#define EUR_CR_DPM_ZLS_PAGE_THRESHOLD_VALUE_MASK 0x00003FFFU
#define EUR_CR_DPM_ZLS_PAGE_THRESHOLD_VALUE_SHIFT 0

/* Register EUR_CR_DPM_TA_GLOBAL_LIST */
#define EUR_CR_DPM_TA_GLOBAL_LIST           0x0628
#define EUR_CR_DPM_TA_GLOBAL_LIST_POLICY_MASK 0x00010000U
#define EUR_CR_DPM_TA_GLOBAL_LIST_POLICY_SHIFT 16

#define EUR_CR_DPM_TA_GLOBAL_LIST_SIZE_MASK 0x00003FFFU
#define EUR_CR_DPM_TA_GLOBAL_LIST_SIZE_SHIFT 0

/* Register EUR_CR_DPM_STATE_TABLE_BASE */
#define EUR_CR_DPM_STATE_TABLE_BASE         0x062C
#define EUR_CR_DPM_STATE_TABLE_BASE_ADDR_MASK 0x0FFFFFF0U
#define EUR_CR_DPM_STATE_TABLE_BASE_ADDR_SHIFT 4

/* Register EUR_CR_DPM_STATE_CONTEXT_ID */
#define EUR_CR_DPM_STATE_CONTEXT_ID         0x0630
#define EUR_CR_DPM_STATE_CONTEXT_ID_ALLOC_MASK 0x00000004U
#define EUR_CR_DPM_STATE_CONTEXT_ID_ALLOC_SHIFT 2

#define EUR_CR_DPM_STATE_CONTEXT_ID_DALLOC_MASK 0x00000002U
#define EUR_CR_DPM_STATE_CONTEXT_ID_DALLOC_SHIFT 1

#define EUR_CR_DPM_STATE_CONTEXT_ID_LS_MASK 0x00000001U
#define EUR_CR_DPM_STATE_CONTEXT_ID_LS_SHIFT 0

/* Register EUR_CR_DPM_CONTROL_TABLE_BASE */
#define EUR_CR_DPM_CONTROL_TABLE_BASE       0x0634
#define EUR_CR_DPM_CONTROL_TABLE_BASE_ADDR_MASK 0x0FFFFFF0U
#define EUR_CR_DPM_CONTROL_TABLE_BASE_ADDR_SHIFT 4

/* Register EUR_CR_DPM_START_OF_CONTEXT_PAGES_ALLOCATED */
#define EUR_CR_DPM_START_OF_CONTEXT_PAGES_ALLOCATED 0x0638
#define EUR_CR_DPM_START_OF_CONTEXT_PAGES_ALLOCATED_LOCAL_MASK 0x00003FFFU
#define EUR_CR_DPM_START_OF_CONTEXT_PAGES_ALLOCATED_LOCAL_SHIFT 0

#define EUR_CR_DPM_START_OF_CONTEXT_PAGES_ALLOCATED_GLOBAL_MASK 0x3FFF0000U
#define EUR_CR_DPM_START_OF_CONTEXT_PAGES_ALLOCATED_GLOBAL_SHIFT 16

/* Register EUR_CR_DPM_3D_DEALLOCATE */
#define EUR_CR_DPM_3D_DEALLOCATE            0x063C
#define EUR_CR_DPM_3D_DEALLOCATE_GLOBAL_MASK 0x00000001U
#define EUR_CR_DPM_3D_DEALLOCATE_GLOBAL_SHIFT 0

#define EUR_CR_DPM_3D_DEALLOCATE_ENABLE_MASK 0x00000002U
#define EUR_CR_DPM_3D_DEALLOCATE_ENABLE_SHIFT 1

/* Register EUR_CR_DPM_ALLOC */
#define EUR_CR_DPM_ALLOC                    0x0640
#define EUR_CR_DPM_ALLOC_PAGE_MASK          0x00003FFFU
#define EUR_CR_DPM_ALLOC_PAGE_SHIFT         0

#define EUR_CR_DPM_ALLOC_PAGE_VALID_MASK    0x00010000U
#define EUR_CR_DPM_ALLOC_PAGE_VALID_SHIFT   16

#define EUR_CR_DPM_ALLOC_PAGE_OUTOFMEMORY_MASK 0x00020000U
#define EUR_CR_DPM_ALLOC_PAGE_OUTOFMEMORY_SHIFT 17

/* Register EUR_CR_DPM_DALLOC */
#define EUR_CR_DPM_DALLOC                   0x0644
#define EUR_CR_DPM_DALLOC_PAGE_MASK         0x00003FFFU
#define EUR_CR_DPM_DALLOC_PAGE_SHIFT        0

#define EUR_CR_DPM_DALLOC_PAGE_FREE_MASK    0x00010000U
#define EUR_CR_DPM_DALLOC_PAGE_FREE_SHIFT   16

/* Register EUR_CR_DPM_TA_ALLOC */
#define EUR_CR_DPM_TA_ALLOC                 0x0648
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_PREVIOUS_MASK 0x3FFF0000U
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_PREVIOUS_SHIFT 16

/* Register EUR_CR_DPM_3D */
#define EUR_CR_DPM_3D                       0x064C
#define EUR_CR_DPM_3D_FREE_LIST_PREVIOUS_MASK 0x3FFF0000U
#define EUR_CR_DPM_3D_FREE_LIST_PREVIOUS_SHIFT 16

/* Register EUR_CR_DPM_PARTIAL_RENDER */
#define EUR_CR_DPM_PARTIAL_RENDER           0x0658
#define EUR_CR_DPM_PARTIAL_RENDER_ENABLE_MASK 0x00000001U
#define EUR_CR_DPM_PARTIAL_RENDER_ENABLE_SHIFT 0

/* Register EUR_CR_DPM_LSS_PARTIAL_CONTEXT */
#define EUR_CR_DPM_LSS_PARTIAL_CONTEXT      0x065C
#define EUR_CR_DPM_LSS_PARTIAL_CONTEXT_OPERATION_MASK 0x00000001U
#define EUR_CR_DPM_LSS_PARTIAL_CONTEXT_OPERATION_SHIFT 0

/* Register EUR_CR_DPM_START_OF_3D_CONTEXT_PAGES_ALLOCATED */
#define EUR_CR_DPM_START_OF_3D_CONTEXT_PAGES_ALLOCATED 0x0660
#define EUR_CR_DPM_START_OF_3D_CONTEXT_PAGES_ALLOCATED_LOCAL_MASK 0x00003FFFU
#define EUR_CR_DPM_START_OF_3D_CONTEXT_PAGES_ALLOCATED_LOCAL_SHIFT 0

#define EUR_CR_DPM_START_OF_3D_CONTEXT_PAGES_ALLOCATED_GLOBAL_MASK 0x3FFF0000U
#define EUR_CR_DPM_START_OF_3D_CONTEXT_PAGES_ALLOCATED_GLOBAL_SHIFT 16

/* Register EUR_CR_DPM_TASK_3D_FREE */
#define EUR_CR_DPM_TASK_3D_FREE             0x0680
#define EUR_CR_DPM_TASK_3D_FREE_LOAD_MASK   0x00000001U
#define EUR_CR_DPM_TASK_3D_FREE_LOAD_SHIFT  0

/* Register EUR_CR_DPM_TASK_TA_FREE */
#define EUR_CR_DPM_TASK_TA_FREE             0x0684
#define EUR_CR_DPM_TASK_TA_FREE_LOAD_MASK   0x00000001U
#define EUR_CR_DPM_TASK_TA_FREE_LOAD_SHIFT  0

/* Register EUR_CR_DPM_TASK_STATE */
#define EUR_CR_DPM_TASK_STATE               0x0694
#define EUR_CR_DPM_TASK_STATE_STORE_MASK    0x00000001U
#define EUR_CR_DPM_TASK_STATE_STORE_SHIFT   0

#define EUR_CR_DPM_TASK_STATE_CLEAR_MASK    0x00000002U
#define EUR_CR_DPM_TASK_STATE_CLEAR_SHIFT   1

#define EUR_CR_DPM_TASK_STATE_LOAD_MASK     0x00000004U
#define EUR_CR_DPM_TASK_STATE_LOAD_SHIFT    2

/* Register EUR_CR_DPM_TASK_CONTROL */
#define EUR_CR_DPM_TASK_CONTROL             0x0698
#define EUR_CR_DPM_TASK_CONTROL_STORE_MASK  0x00000001U
#define EUR_CR_DPM_TASK_CONTROL_STORE_SHIFT 0

#define EUR_CR_DPM_TASK_CONTROL_CLEAR_MASK  0x00000002U
#define EUR_CR_DPM_TASK_CONTROL_CLEAR_SHIFT 1

#define EUR_CR_DPM_TASK_CONTROL_LOAD_MASK   0x00000004U
#define EUR_CR_DPM_TASK_CONTROL_LOAD_SHIFT  2

/* Register EUR_CR_DPM_OUTOFMEM */
#define EUR_CR_DPM_OUTOFMEM                 0x069C
#define EUR_CR_DPM_OUTOFMEM_RESTART_MASK    0x00000001U
#define EUR_CR_DPM_OUTOFMEM_RESTART_SHIFT   0

#define EUR_CR_DPM_OUTOFMEM_ABORT_MASK      0x00000002U
#define EUR_CR_DPM_OUTOFMEM_ABORT_SHIFT     1

#define EUR_CR_DPM_OUTOFMEM_ABORTALL_MASK   0x00000004U
#define EUR_CR_DPM_OUTOFMEM_ABORTALL_SHIFT  2

/* Register EUR_CR_DPM_FREE_CONTEXT */
#define EUR_CR_DPM_FREE_CONTEXT             0x06A0
#define EUR_CR_DPM_FREE_CONTEXT_NOW_MASK    0x00000001U
#define EUR_CR_DPM_FREE_CONTEXT_NOW_SHIFT   0

/* Register EUR_CR_DPM_3D_TIMEOUT */
#define EUR_CR_DPM_3D_TIMEOUT               0x06A4
#define EUR_CR_DPM_3D_TIMEOUT_NOW_MASK      0x00000001U
#define EUR_CR_DPM_3D_TIMEOUT_NOW_SHIFT     0

/* Register EUR_CR_DPM_TA_EVM */
#define EUR_CR_DPM_TA_EVM                   0x06A8
#define EUR_CR_DPM_TA_EVM_INIT_MASK         0x00000001U
#define EUR_CR_DPM_TA_EVM_INIT_SHIFT        0

/* Register EUR_CR_DPM_TA_ALLOC_FREE_LIST_STATUS1 */
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_STATUS1 0x0700
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_STATUS1_HEAD_MASK 0x00003FFFU
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_STATUS1_HEAD_SHIFT 0

#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_STATUS1_TAIL_MASK 0x3FFF0000U
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_STATUS1_TAIL_SHIFT 16

/* Register EUR_CR_DPM_3D_FREE_LIST_STATUS1 */
#define EUR_CR_DPM_3D_FREE_LIST_STATUS1     0x070C
#define EUR_CR_DPM_3D_FREE_LIST_STATUS1_TAIL_MASK 0x3FFF0000U
#define EUR_CR_DPM_3D_FREE_LIST_STATUS1_TAIL_SHIFT 16

#define EUR_CR_DPM_3D_FREE_LIST_STATUS1_HEAD_MASK 0x00003FFFU
#define EUR_CR_DPM_3D_FREE_LIST_STATUS1_HEAD_SHIFT 0

/* Register EUR_CR_DPM_TA_ALLOC_FREE_LIST_STATUS2 */
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_STATUS2 0x0710
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_STATUS2_PREVIOUS_MASK 0x00003FFFU
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_STATUS2_PREVIOUS_SHIFT 0

/* Register EUR_CR_DPM_3D_FREE_LIST_STATUS2 */
#define EUR_CR_DPM_3D_FREE_LIST_STATUS2     0x071C
#define EUR_CR_DPM_3D_FREE_LIST_STATUS2_PREVIOUS_MASK 0x00003FFFU
#define EUR_CR_DPM_3D_FREE_LIST_STATUS2_PREVIOUS_SHIFT 0

/* Register EUR_CR_DPM_ABORT_STATUS_MTILE */
#define EUR_CR_DPM_ABORT_STATUS_MTILE       0x0720
#define EUR_CR_DPM_ABORT_STATUS_MTILE_INDEX_MASK 0x0000000FU
#define EUR_CR_DPM_ABORT_STATUS_MTILE_INDEX_SHIFT 0

#define EUR_CR_DPM_ABORT_STATUS_MTILE_GLOBAL_MASK 0x00000010U
#define EUR_CR_DPM_ABORT_STATUS_MTILE_GLOBAL_SHIFT 4

/* Register EUR_CR_DPM_PAGE_STATUS */
#define EUR_CR_DPM_PAGE_STATUS              0x0724
#define EUR_CR_DPM_PAGE_STATUS_TOTAL_MASK   0x00003FFFU
#define EUR_CR_DPM_PAGE_STATUS_TOTAL_SHIFT  0

#define EUR_CR_DPM_PAGE_STATUS_TA_MASK      0x3FFF0000U
#define EUR_CR_DPM_PAGE_STATUS_TA_SHIFT     16

/* Register EUR_CR_DPM_PAGE */
#define EUR_CR_DPM_PAGE                     0x0728
#define EUR_CR_DPM_PAGE_STATUS_3D_MASK      0x00003FFFU
#define EUR_CR_DPM_PAGE_STATUS_3D_SHIFT     0

/* Register EUR_CR_DPM_GLOBAL_PAGE_STATUS */
#define EUR_CR_DPM_GLOBAL_PAGE_STATUS       0x072C
#define EUR_CR_DPM_GLOBAL_PAGE_STATUS_TOTAL_MASK 0x00003FFFU
#define EUR_CR_DPM_GLOBAL_PAGE_STATUS_TOTAL_SHIFT 0

#define EUR_CR_DPM_GLOBAL_PAGE_STATUS_TA_MASK 0x3FFF0000U
#define EUR_CR_DPM_GLOBAL_PAGE_STATUS_TA_SHIFT 16

/* Register EUR_CR_DPM_GLOBAL_PAGE */
#define EUR_CR_DPM_GLOBAL_PAGE              0x0730
#define EUR_CR_DPM_GLOBAL_PAGE_STATUS_3D_MASK 0x00003FFFU
#define EUR_CR_DPM_GLOBAL_PAGE_STATUS_3D_SHIFT 0

/* Register EUR_CR_DPM_REQUESTING */
#define EUR_CR_DPM_REQUESTING               0x0734
#define EUR_CR_DPM_REQUESTING_SOURCE_MASK   0x00000003U
#define EUR_CR_DPM_REQUESTING_SOURCE_SHIFT  0

/* Register EUR_CR_DPM_RGN_HDR_PARSER */
#define EUR_CR_DPM_RGN_HDR_PARSER           0x0738
#define EUR_CR_DPM_RGN_HDR_PARSER_IDLE_MASK 0x00000001U
#define EUR_CR_DPM_RGN_HDR_PARSER_IDLE_SHIFT 0

/* Register EUR_CR_TSP_CONFIG */
#define EUR_CR_TSP_CONFIG                   0x0800
#define EUR_CR_TSP_CONFIG_CEMEDGE_DONTFILTER_MASK 0x00000004U
#define EUR_CR_TSP_CONFIG_CEMEDGE_DONTFILTER_SHIFT 2

#define EUR_CR_TSP_CONFIG_CEMGRAD_DONTNEGATE_MASK 0x00000002U
#define EUR_CR_TSP_CONFIG_CEMGRAD_DONTNEGATE_SHIFT 1

/* Register EUR_CR_CACHE_CTRL */
#define EUR_CR_CACHE_CTRL                   0x0804
#define EUR_CR_CACHE_CTRL_PARTDM0_MASK      0x0000000FU
#define EUR_CR_CACHE_CTRL_PARTDM0_SHIFT     0

#define EUR_CR_CACHE_CTRL_PARTDM1_MASK      0x000000F0U
#define EUR_CR_CACHE_CTRL_PARTDM1_SHIFT     4

#define EUR_CR_CACHE_CTRL_PARTDM2_MASK      0x00000F00U
#define EUR_CR_CACHE_CTRL_PARTDM2_SHIFT     8

#define EUR_CR_CACHE_CTRL_PARTDM3_MASK      0x0000F000U
#define EUR_CR_CACHE_CTRL_PARTDM3_SHIFT     12

#define EUR_CR_CACHE_CTRL_L1P0OFF_MASK      0x02000000U
#define EUR_CR_CACHE_CTRL_L1P0OFF_SHIFT     25

#define EUR_CR_CACHE_CTRL_L1P1OFF_MASK      0x04000000U
#define EUR_CR_CACHE_CTRL_L1P1OFF_SHIFT     26

#define EUR_CR_CACHE_CTRL_INVALIDATE_MASK   0x10000000U
#define EUR_CR_CACHE_CTRL_INVALIDATE_SHIFT  28

#define EUR_CR_CACHE_CTRL_L0P0OFF_MASK      0x20000000U
#define EUR_CR_CACHE_CTRL_L0P0OFF_SHIFT     29

/* Register EUR_CR_USE_CTRL */
#define EUR_CR_USE_CTRL                     0x0A00
#define EUR_CR_USE_CTRL_KILL_DM_MASK        0x00000003U
#define EUR_CR_USE_CTRL_KILL_DM_SHIFT       0

#define EUR_CR_USE_CTRL_KILL_MODE_MASK      0x0000000CU
#define EUR_CR_USE_CTRL_KILL_MODE_SHIFT     2

#define EUR_CR_USE_CTRL_INSTLIMIT_MASK      0x0007C000U
#define EUR_CR_USE_CTRL_INSTLIMIT_SHIFT     14

#define EUR_CR_USE_CTRL_REGBOUND_ZERO_MASK  0x00080000U
#define EUR_CR_USE_CTRL_REGBOUND_ZERO_SHIFT 19
/*
	Controls whether out-of-range indexed-mode MOE register numbers redirect to 0 for alpha (when set) or 1 (when cleared)
 0	RETURN_ONE
 1	RETURN_ZERO
*/
#define EUR_CR_USE_CTRL_REGBOUND_ZERO_RETURN_ONE  0x00000000

#define EUR_CR_USE_CTRL_REGBOUND_ZERO_RETURN_ZERO 0x00080000


/* Register EUR_CR_USE_LD_REDIRECT */
#define EUR_CR_USE_LD_REDIRECT              0x0A04
#define EUR_CR_USE_LD_REDIRECT_ADDR_MASK    0xFFFFFFF0U
#define EUR_CR_USE_LD_REDIRECT_ADDR_SHIFT   4

/* Register EUR_CR_USE_CACHE */
#define EUR_CR_USE_CACHE                    0x0A08
#define EUR_CR_USE_CACHE_INVALIDATE_MASK    0x00000001U
#define EUR_CR_USE_CACHE_INVALIDATE_SHIFT   0

/* Register EUR_CR_EVENT_PDS_ENABLE2 */
#define EUR_CR_EVENT_PDS_ENABLE2            0x0A50
#define EUR_CR_EVENT_PDS_ENABLE2_TRIG_TA_MASK 0x00000010U
#define EUR_CR_EVENT_PDS_ENABLE2_TRIG_TA_SHIFT 4

#define EUR_CR_EVENT_PDS_ENABLE2_TRIG_3D_MASK 0x00000008U
#define EUR_CR_EVENT_PDS_ENABLE2_TRIG_3D_SHIFT 3

#define EUR_CR_EVENT_PDS_ENABLE2_TRIG_DL_MASK 0x00000004U
#define EUR_CR_EVENT_PDS_ENABLE2_TRIG_DL_SHIFT 2

#define EUR_CR_EVENT_PDS_ENABLE2_DPM_3D_FREE_LOAD_MASK 0x00000002U
#define EUR_CR_EVENT_PDS_ENABLE2_DPM_3D_FREE_LOAD_SHIFT 1

#define EUR_CR_EVENT_PDS_ENABLE2_DPM_TA_FREE_LOAD_MASK 0x00000001U
#define EUR_CR_EVENT_PDS_ENABLE2_DPM_TA_FREE_LOAD_SHIFT 0

/* Register EUR_CR_PDS_CACHE_ENABLE */
#define EUR_CR_PDS_CACHE_ENABLE             0x0A54
#define EUR_CR_PDS_CACHE_ENABLE_DSC1_INV3_MASK 0x00000100U
#define EUR_CR_PDS_CACHE_ENABLE_DSC1_INV3_SHIFT 8

#define EUR_CR_PDS_CACHE_ENABLE_DSC1_INV2_MASK 0x00000080U
#define EUR_CR_PDS_CACHE_ENABLE_DSC1_INV2_SHIFT 7

#define EUR_CR_PDS_CACHE_ENABLE_DSC1_INV1_MASK 0x00000040U
#define EUR_CR_PDS_CACHE_ENABLE_DSC1_INV1_SHIFT 6

#define EUR_CR_PDS_CACHE_ENABLE_DSC1_INV0_MASK 0x00000020U
#define EUR_CR_PDS_CACHE_ENABLE_DSC1_INV0_SHIFT 5

#define EUR_CR_PDS_CACHE_ENABLE_DSC0_INV3_MASK 0x00000010U
#define EUR_CR_PDS_CACHE_ENABLE_DSC0_INV3_SHIFT 4

#define EUR_CR_PDS_CACHE_ENABLE_DSC0_INV2_MASK 0x00000008U
#define EUR_CR_PDS_CACHE_ENABLE_DSC0_INV2_SHIFT 3

#define EUR_CR_PDS_CACHE_ENABLE_DSC0_INV1_MASK 0x00000004U
#define EUR_CR_PDS_CACHE_ENABLE_DSC0_INV1_SHIFT 2

#define EUR_CR_PDS_CACHE_ENABLE_DSC0_INV0_MASK 0x00000002U
#define EUR_CR_PDS_CACHE_ENABLE_DSC0_INV0_SHIFT 1

#define EUR_CR_PDS_CACHE_ENABLE_CSC_INV_MASK 0x00000001U
#define EUR_CR_PDS_CACHE_ENABLE_CSC_INV_SHIFT 0

/* Register EUR_CR_EVENT_PDS_ENABLE */
#define EUR_CR_EVENT_PDS_ENABLE             0x0A58
#define EUR_CR_EVENT_PDS_ENABLE_TIMER_MASK  0x20000000U
#define EUR_CR_EVENT_PDS_ENABLE_TIMER_SHIFT 29

#define EUR_CR_EVENT_PDS_ENABLE_TA_DPM_FAULT_MASK 0x10000000U
#define EUR_CR_EVENT_PDS_ENABLE_TA_DPM_FAULT_SHIFT 28

#define EUR_CR_EVENT_PDS_ENABLE_TWOD_COMPLETE_MASK 0x08000000U
#define EUR_CR_EVENT_PDS_ENABLE_TWOD_COMPLETE_SHIFT 27

#define EUR_CR_EVENT_PDS_ENABLE_MADD_CACHE_INVALCOMPLETE_MASK 0x04000000U
#define EUR_CR_EVENT_PDS_ENABLE_MADD_CACHE_INVALCOMPLETE_SHIFT 26

#define EUR_CR_EVENT_PDS_ENABLE_DPM_OUT_OF_MEMORY_ZLS_MASK 0x02000000U
#define EUR_CR_EVENT_PDS_ENABLE_DPM_OUT_OF_MEMORY_ZLS_SHIFT 25

#define EUR_CR_EVENT_PDS_ENABLE_DPM_TA_MEM_FREE_MASK 0x01000000U
#define EUR_CR_EVENT_PDS_ENABLE_DPM_TA_MEM_FREE_SHIFT 24

#define EUR_CR_EVENT_PDS_ENABLE_ISP_END_PASS_MASK 0x00800000U
#define EUR_CR_EVENT_PDS_ENABLE_ISP_END_PASS_SHIFT 23

#define EUR_CR_EVENT_PDS_ENABLE_DPM_INITEND_MASK 0x00400000U
#define EUR_CR_EVENT_PDS_ENABLE_DPM_INITEND_SHIFT 22

#define EUR_CR_EVENT_PDS_ENABLE_OTPM_LOADED_MASK 0x00200000U
#define EUR_CR_EVENT_PDS_ENABLE_OTPM_LOADED_SHIFT 21

#define EUR_CR_EVENT_PDS_ENABLE_OTPM_INV_MASK 0x00100000U
#define EUR_CR_EVENT_PDS_ENABLE_OTPM_INV_SHIFT 20

#define EUR_CR_EVENT_PDS_ENABLE_OTPM_FLUSHED_MASK 0x00080000U
#define EUR_CR_EVENT_PDS_ENABLE_OTPM_FLUSHED_SHIFT 19

#define EUR_CR_EVENT_PDS_ENABLE_PIXELBE_END_RENDER_MASK 0x00040000U
#define EUR_CR_EVENT_PDS_ENABLE_PIXELBE_END_RENDER_SHIFT 18

#define EUR_CR_EVENT_PDS_ENABLE_ISP_HALT_MASK 0x00020000U
#define EUR_CR_EVENT_PDS_ENABLE_ISP_HALT_SHIFT 17

#define EUR_CR_EVENT_PDS_ENABLE_ISP_VISIBILITY_FAIL_MASK 0x00010000U
#define EUR_CR_EVENT_PDS_ENABLE_ISP_VISIBILITY_FAIL_SHIFT 16

#define EUR_CR_EVENT_PDS_ENABLE_BREAKPOINT_MASK 0x00008000U
#define EUR_CR_EVENT_PDS_ENABLE_BREAKPOINT_SHIFT 15

#define EUR_CR_EVENT_PDS_ENABLE_SW_EVENT_MASK 0x00004000U
#define EUR_CR_EVENT_PDS_ENABLE_SW_EVENT_SHIFT 14

#define EUR_CR_EVENT_PDS_ENABLE_TA_FINISHED_MASK 0x00002000U
#define EUR_CR_EVENT_PDS_ENABLE_TA_FINISHED_SHIFT 13

#define EUR_CR_EVENT_PDS_ENABLE_TA_TERMINATE_MASK 0x00001000U
#define EUR_CR_EVENT_PDS_ENABLE_TA_TERMINATE_SHIFT 12

#define EUR_CR_EVENT_PDS_ENABLE_TPC_CLEAR_MASK 0x00000800U
#define EUR_CR_EVENT_PDS_ENABLE_TPC_CLEAR_SHIFT 11

#define EUR_CR_EVENT_PDS_ENABLE_TPC_FLUSH_MASK 0x00000400U
#define EUR_CR_EVENT_PDS_ENABLE_TPC_FLUSH_SHIFT 10

#define EUR_CR_EVENT_PDS_ENABLE_DPM_CONTROL_CLEAR_MASK 0x00000200U
#define EUR_CR_EVENT_PDS_ENABLE_DPM_CONTROL_CLEAR_SHIFT 9

#define EUR_CR_EVENT_PDS_ENABLE_DPM_CONTROL_LOAD_MASK 0x00000100U
#define EUR_CR_EVENT_PDS_ENABLE_DPM_CONTROL_LOAD_SHIFT 8

#define EUR_CR_EVENT_PDS_ENABLE_DPM_CONTROL_STORE_MASK 0x00000080U
#define EUR_CR_EVENT_PDS_ENABLE_DPM_CONTROL_STORE_SHIFT 7

#define EUR_CR_EVENT_PDS_ENABLE_DPM_STATE_CLEAR_MASK 0x00000040U
#define EUR_CR_EVENT_PDS_ENABLE_DPM_STATE_CLEAR_SHIFT 6

#define EUR_CR_EVENT_PDS_ENABLE_DPM_STATE_LOAD_MASK 0x00000020U
#define EUR_CR_EVENT_PDS_ENABLE_DPM_STATE_LOAD_SHIFT 5

#define EUR_CR_EVENT_PDS_ENABLE_DPM_STATE_STORE_MASK 0x00000010U
#define EUR_CR_EVENT_PDS_ENABLE_DPM_STATE_STORE_SHIFT 4

#define EUR_CR_EVENT_PDS_ENABLE_DPM_REACHED_MEM_THRESH_MASK 0x00000008U
#define EUR_CR_EVENT_PDS_ENABLE_DPM_REACHED_MEM_THRESH_SHIFT 3

#define EUR_CR_EVENT_PDS_ENABLE_DPM_OUT_OF_MEMORY_GBL_MASK 0x00000004U
#define EUR_CR_EVENT_PDS_ENABLE_DPM_OUT_OF_MEMORY_GBL_SHIFT 2

#define EUR_CR_EVENT_PDS_ENABLE_DPM_OUT_OF_MEMORY_MT_MASK 0x00000002U
#define EUR_CR_EVENT_PDS_ENABLE_DPM_OUT_OF_MEMORY_MT_SHIFT 1

#define EUR_CR_EVENT_PDS_ENABLE_DPM_3D_MEM_FREE_MASK 0x00000001U
#define EUR_CR_EVENT_PDS_ENABLE_DPM_3D_MEM_FREE_SHIFT 0

/* Register EUR_CR_EVENT_PIXEL_PDS_EXEC */
#define EUR_CR_EVENT_PIXEL_PDS_EXEC         0x0A5C
#define EUR_CR_EVENT_PIXEL_PDS_EXEC_ADDR_MASK 0x03FFFFF0U
#define EUR_CR_EVENT_PIXEL_PDS_EXEC_ADDR_SHIFT 4

/* Register EUR_CR_EVENT_PIXEL_PDS_DATA */
#define EUR_CR_EVENT_PIXEL_PDS_DATA         0x0A60
#define EUR_CR_EVENT_PIXEL_PDS_DATA_SIZE_MASK 0x0000003FU
#define EUR_CR_EVENT_PIXEL_PDS_DATA_SIZE_SHIFT 0

/* Register EUR_CR_EVENT_PIXEL_PDS_INFO */
#define EUR_CR_EVENT_PIXEL_PDS_INFO         0x0A64
#define EUR_CR_EVENT_PIXEL_PDS_INFO_USESECEXEC_MASK 0x02000000U
#define EUR_CR_EVENT_PIXEL_PDS_INFO_USESECEXEC_SHIFT 25

#define EUR_CR_EVENT_PIXEL_PDS_INFO_ATTRIBUTE_SIZE_MASK 0x003FE000U
#define EUR_CR_EVENT_PIXEL_PDS_INFO_ATTRIBUTE_SIZE_SHIFT 13

#define EUR_CR_EVENT_PIXEL_PDS_INFO_DM_MASK 0x00001800U
#define EUR_CR_EVENT_PIXEL_PDS_INFO_DM_SHIFT 11
/*
	Event
*/
#define EUR_CR_EVENT_PIXEL_PDS_INFO_DM_EVENT      0x00001800

/*
	Reserved
*/
#define EUR_CR_EVENT_PIXEL_PDS_INFO_DM_RESERVED   0x00001000

/*
	Pixel
*/
#define EUR_CR_EVENT_PIXEL_PDS_INFO_DM_PIXEL      0x00000800

/*
	Vertex
*/
#define EUR_CR_EVENT_PIXEL_PDS_INFO_DM_VERTEX     0x00000000


#define EUR_CR_EVENT_PIXEL_PDS_INFO_PNS_MASK 0x00000400U
#define EUR_CR_EVENT_PIXEL_PDS_INFO_PNS_SHIFT 10

#define EUR_CR_EVENT_PIXEL_PDS_INFO_USE_PIPELINE_MASK 0x00000300U
#define EUR_CR_EVENT_PIXEL_PDS_INFO_USE_PIPELINE_SHIFT 8
/*
	Both pipes
*/
#define EUR_CR_EVENT_PIXEL_PDS_INFO_USE_PIPELINE_BOTH 0x00000300

/*
	Pipe 1
*/
#define EUR_CR_EVENT_PIXEL_PDS_INFO_USE_PIPELINE_1 0x00000200

/*
	Pipe 0
*/
#define EUR_CR_EVENT_PIXEL_PDS_INFO_USE_PIPELINE_0 0x00000100

/*
	Data master chooses
*/
#define EUR_CR_EVENT_PIXEL_PDS_INFO_USE_PIPELINE_DM 0x00000000


#define EUR_CR_EVENT_PIXEL_PDS_INFO_ODS_MASK 0x000000FEU
#define EUR_CR_EVENT_PIXEL_PDS_INFO_ODS_SHIFT 1

#define EUR_CR_EVENT_PIXEL_PDS_INFO_SD_MASK 0x00000001U
#define EUR_CR_EVENT_PIXEL_PDS_INFO_SD_SHIFT 0

/* Register EUR_CR_EVENT_OTHER_PDS_EXEC */
#define EUR_CR_EVENT_OTHER_PDS_EXEC         0x0A68
#define EUR_CR_EVENT_OTHER_PDS_EXEC_ADDR_MASK 0x03FFFFF0U
#define EUR_CR_EVENT_OTHER_PDS_EXEC_ADDR_SHIFT 4

/* Register EUR_CR_EVENT_OTHER_PDS_DATA */
#define EUR_CR_EVENT_OTHER_PDS_DATA         0x0A6C
#define EUR_CR_EVENT_OTHER_PDS_DATA_SIZE_MASK 0x0000003FU
#define EUR_CR_EVENT_OTHER_PDS_DATA_SIZE_SHIFT 0

/* Register EUR_CR_EVENT_OTHER_PDS_INFO */
#define EUR_CR_EVENT_OTHER_PDS_INFO         0x0A70
#define EUR_CR_EVENT_OTHER_PDS_INFO_USESECEXEC_MASK 0x02000000U
#define EUR_CR_EVENT_OTHER_PDS_INFO_USESECEXEC_SHIFT 25

#define EUR_CR_EVENT_OTHER_PDS_INFO_OBUFFER_REQD_MASK 0x01C00000U
#define EUR_CR_EVENT_OTHER_PDS_INFO_OBUFFER_REQD_SHIFT 22

#define EUR_CR_EVENT_OTHER_PDS_INFO_ATTRIBUTE_SIZE_MASK 0x003FE000U
#define EUR_CR_EVENT_OTHER_PDS_INFO_ATTRIBUTE_SIZE_SHIFT 13

#define EUR_CR_EVENT_OTHER_PDS_INFO_DM_MASK 0x00001800U
#define EUR_CR_EVENT_OTHER_PDS_INFO_DM_SHIFT 11
/*
	Event
*/
#define EUR_CR_EVENT_OTHER_PDS_INFO_DM_EVENT      0x00001800

/*
	Reserved
*/
#define EUR_CR_EVENT_OTHER_PDS_INFO_DM_RESERVED   0x00001000

/*
	Pixel
*/
#define EUR_CR_EVENT_OTHER_PDS_INFO_DM_PIXEL      0x00000800

/*
	Vertex
*/
#define EUR_CR_EVENT_OTHER_PDS_INFO_DM_VERTEX     0x00000000


#define EUR_CR_EVENT_OTHER_PDS_INFO_PNS_MASK 0x00000400U
#define EUR_CR_EVENT_OTHER_PDS_INFO_PNS_SHIFT 10

#define EUR_CR_EVENT_OTHER_PDS_INFO_USE_PIPELINE_MASK 0x00000300U
#define EUR_CR_EVENT_OTHER_PDS_INFO_USE_PIPELINE_SHIFT 8
/*
	Both pipes
*/
#define EUR_CR_EVENT_OTHER_PDS_INFO_USE_PIPELINE_BOTH 0x00000300

/*
	Pipe 1
*/
#define EUR_CR_EVENT_OTHER_PDS_INFO_USE_PIPELINE_1 0x00000200

/*
	Pipe 0
*/
#define EUR_CR_EVENT_OTHER_PDS_INFO_USE_PIPELINE_0 0x00000100

/*
	Data master chooses
*/
#define EUR_CR_EVENT_OTHER_PDS_INFO_USE_PIPELINE_DM 0x00000000


#define EUR_CR_EVENT_OTHER_PDS_INFO_ODS_MASK 0x000000FEU
#define EUR_CR_EVENT_OTHER_PDS_INFO_ODS_SHIFT 1

#define EUR_CR_EVENT_OTHER_PDS_INFO_SD_MASK 0x00000001U
#define EUR_CR_EVENT_OTHER_PDS_INFO_SD_SHIFT 0

/* Register EUR_CR_DMS_CTRL */
#define EUR_CR_DMS_CTRL                     0x0A74
#define EUR_CR_DMS_CTRL_MAX_NUM_VERTEX_PARTITIONS_MASK 0x0E000000U
#define EUR_CR_DMS_CTRL_MAX_NUM_VERTEX_PARTITIONS_SHIFT 25

#define EUR_CR_DMS_CTRL_MAX_NUM_PIXEL_PARTITIONS_MASK 0x01C00000U
#define EUR_CR_DMS_CTRL_MAX_NUM_PIXEL_PARTITIONS_SHIFT 22

#define EUR_CR_DMS_CTRL_MAX_NUM_EDM_TASKS_MASK 0x003F0000U
#define EUR_CR_DMS_CTRL_MAX_NUM_EDM_TASKS_SHIFT 16

#define EUR_CR_DMS_CTRL_MAX_NUM_VERTEX_TASKS_MASK 0x0000FC00U
#define EUR_CR_DMS_CTRL_MAX_NUM_VERTEX_TASKS_SHIFT 10

#define EUR_CR_DMS_CTRL_MAX_NUM_PIXEL_TASKS_MASK 0x000003F0U
#define EUR_CR_DMS_CTRL_MAX_NUM_PIXEL_TASKS_SHIFT 4

#define EUR_CR_DMS_CTRL_DISABLE_DM_MASK     0x0000000FU
#define EUR_CR_DMS_CTRL_DISABLE_DM_SHIFT    0

/* Register EUR_CR_DMS_AGE */
#define EUR_CR_DMS_AGE                      0x0A78
#define EUR_CR_DMS_AGE_ENABLE_MASK          0x00010000U
#define EUR_CR_DMS_AGE_ENABLE_SHIFT         16

#define EUR_CR_DMS_AGE_VALUE_MASK           0x0000FFFFU
#define EUR_CR_DMS_AGE_VALUE_SHIFT          0

/* Register EUR_CR_USE_G0 */
#define EUR_CR_USE_G0                       0x0A7C
#define EUR_CR_USE_G0_P_MASK                0x000000FFU
#define EUR_CR_USE_G0_P_SHIFT               0

/* Register EUR_CR_USE_G1 */
#define EUR_CR_USE_G1                       0x0A80
#define EUR_CR_USE_G1_P_MASK                0x000000FFU
#define EUR_CR_USE_G1_P_SHIFT               0

/* Register EUR_CR_USE_FILTER0_LEFT */
#define EUR_CR_USE_FILTER0_LEFT             0x0A84
#define EUR_CR_USE_FILTER0_LEFT_TAP3_MASK   0x000000FFU
#define EUR_CR_USE_FILTER0_LEFT_TAP3_SHIFT  0

#define EUR_CR_USE_FILTER0_LEFT_TAP2_MASK   0x0000FF00U
#define EUR_CR_USE_FILTER0_LEFT_TAP2_SHIFT  8

#define EUR_CR_USE_FILTER0_LEFT_TAP1_MASK   0x00FF0000U
#define EUR_CR_USE_FILTER0_LEFT_TAP1_SHIFT  16

#define EUR_CR_USE_FILTER0_LEFT_TAP0_MASK   0xFF000000U
#define EUR_CR_USE_FILTER0_LEFT_TAP0_SHIFT  24

/* Register EUR_CR_USE_FILTER0_RIGHT */
#define EUR_CR_USE_FILTER0_RIGHT            0x0A88
#define EUR_CR_USE_FILTER0_RIGHT_TAP7_MASK  0x000000FFU
#define EUR_CR_USE_FILTER0_RIGHT_TAP7_SHIFT 0

#define EUR_CR_USE_FILTER0_RIGHT_TAP6_MASK  0x0000FF00U
#define EUR_CR_USE_FILTER0_RIGHT_TAP6_SHIFT 8

#define EUR_CR_USE_FILTER0_RIGHT_TAP5_MASK  0x00FF0000U
#define EUR_CR_USE_FILTER0_RIGHT_TAP5_SHIFT 16

#define EUR_CR_USE_FILTER0_RIGHT_TAP4_MASK  0xFF000000U
#define EUR_CR_USE_FILTER0_RIGHT_TAP4_SHIFT 24

/* Register EUR_CR_USE_FILTER0_EXTRA */
#define EUR_CR_USE_FILTER0_EXTRA            0x0A8C
#define EUR_CR_USE_FILTER0_EXTRA_SHR_MASK   0x0000000FU
#define EUR_CR_USE_FILTER0_EXTRA_SHR_SHIFT  0

#define EUR_CR_USE_FILTER0_EXTRA_CONSTANT_MASK 0x000FFFF0U
#define EUR_CR_USE_FILTER0_EXTRA_CONSTANT_SHIFT 4

/* Register EUR_CR_USE_FILTER1_LEFT */
#define EUR_CR_USE_FILTER1_LEFT             0x0A90
#define EUR_CR_USE_FILTER1_LEFT_TAP3_MASK   0x000000FFU
#define EUR_CR_USE_FILTER1_LEFT_TAP3_SHIFT  0

#define EUR_CR_USE_FILTER1_LEFT_TAP2_MASK   0x0000FF00U
#define EUR_CR_USE_FILTER1_LEFT_TAP2_SHIFT  8

#define EUR_CR_USE_FILTER1_LEFT_TAP1_MASK   0x00FF0000U
#define EUR_CR_USE_FILTER1_LEFT_TAP1_SHIFT  16

#define EUR_CR_USE_FILTER1_LEFT_TAP0_MASK   0xFF000000U
#define EUR_CR_USE_FILTER1_LEFT_TAP0_SHIFT  24

/* Register EUR_CR_USE_FILTER1_RIGHT */
#define EUR_CR_USE_FILTER1_RIGHT            0x0A94
#define EUR_CR_USE_FILTER1_RIGHT_TAP7_MASK  0x000000FFU
#define EUR_CR_USE_FILTER1_RIGHT_TAP7_SHIFT 0

#define EUR_CR_USE_FILTER1_RIGHT_TAP6_MASK  0x0000FF00U
#define EUR_CR_USE_FILTER1_RIGHT_TAP6_SHIFT 8

#define EUR_CR_USE_FILTER1_RIGHT_TAP5_MASK  0x00FF0000U
#define EUR_CR_USE_FILTER1_RIGHT_TAP5_SHIFT 16

#define EUR_CR_USE_FILTER1_RIGHT_TAP4_MASK  0xFF000000U
#define EUR_CR_USE_FILTER1_RIGHT_TAP4_SHIFT 24

/* Register EUR_CR_USE_FILTER1_EXTRA */
#define EUR_CR_USE_FILTER1_EXTRA            0x0A98
#define EUR_CR_USE_FILTER1_EXTRA_SHR_MASK   0x0000000FU
#define EUR_CR_USE_FILTER1_EXTRA_SHR_SHIFT  0

#define EUR_CR_USE_FILTER1_EXTRA_CONSTANT_MASK 0x000FFFF0U
#define EUR_CR_USE_FILTER1_EXTRA_CONSTANT_SHIFT 4

/* Register EUR_CR_USE_FILTER_TABLE */
#define EUR_CR_USE_FILTER_TABLE             0x0A9C
#define EUR_CR_USE_FILTER_TABLE_SEL_MASK    0x00000003U
#define EUR_CR_USE_FILTER_TABLE_SEL_SHIFT   0

/* Register EUR_CR_USE_ST_RANGE */
#define EUR_CR_USE_ST_RANGE                 0x0AA0
#define EUR_CR_USE_ST_RANGE_VALUE_MASK      0xFFFFFFFFU
#define EUR_CR_USE_ST_RANGE_VALUE_SHIFT     0

/* Register EUR_CR_USE0_DM_SLOT */
#define EUR_CR_USE0_DM_SLOT                 0x0AA4
#define EUR_CR_USE0_DM_SLOT_15_MASK         0xC0000000U
#define EUR_CR_USE0_DM_SLOT_15_SHIFT        30

#define EUR_CR_USE0_DM_SLOT_14_MASK         0x30000000U
#define EUR_CR_USE0_DM_SLOT_14_SHIFT        28

#define EUR_CR_USE0_DM_SLOT_13_MASK         0x0C000000U
#define EUR_CR_USE0_DM_SLOT_13_SHIFT        26

#define EUR_CR_USE0_DM_SLOT_12_MASK         0x03000000U
#define EUR_CR_USE0_DM_SLOT_12_SHIFT        24

#define EUR_CR_USE0_DM_SLOT_11_MASK         0x00C00000U
#define EUR_CR_USE0_DM_SLOT_11_SHIFT        22

#define EUR_CR_USE0_DM_SLOT_10_MASK         0x00300000U
#define EUR_CR_USE0_DM_SLOT_10_SHIFT        20

#define EUR_CR_USE0_DM_SLOT_9_MASK          0x000C0000U
#define EUR_CR_USE0_DM_SLOT_9_SHIFT         18

#define EUR_CR_USE0_DM_SLOT_8_MASK          0x00030000U
#define EUR_CR_USE0_DM_SLOT_8_SHIFT         16

#define EUR_CR_USE0_DM_SLOT_7_MASK          0x0000C000U
#define EUR_CR_USE0_DM_SLOT_7_SHIFT         14

#define EUR_CR_USE0_DM_SLOT_6_MASK          0x00003000U
#define EUR_CR_USE0_DM_SLOT_6_SHIFT         12

#define EUR_CR_USE0_DM_SLOT_5_MASK          0x00000C00U
#define EUR_CR_USE0_DM_SLOT_5_SHIFT         10

#define EUR_CR_USE0_DM_SLOT_4_MASK          0x00000300U
#define EUR_CR_USE0_DM_SLOT_4_SHIFT         8

#define EUR_CR_USE0_DM_SLOT_3_MASK          0x000000C0U
#define EUR_CR_USE0_DM_SLOT_3_SHIFT         6

#define EUR_CR_USE0_DM_SLOT_2_MASK          0x00000030U
#define EUR_CR_USE0_DM_SLOT_2_SHIFT         4

#define EUR_CR_USE0_DM_SLOT_1_MASK          0x0000000CU
#define EUR_CR_USE0_DM_SLOT_1_SHIFT         2

#define EUR_CR_USE0_DM_SLOT_0_MASK          0x00000003U
#define EUR_CR_USE0_DM_SLOT_0_SHIFT         0

/* Register EUR_CR_USE1_DM_SLOT */
#define EUR_CR_USE1_DM_SLOT                 0x0AA8
#define EUR_CR_USE1_DM_SLOT_15_MASK         0xC0000000U
#define EUR_CR_USE1_DM_SLOT_15_SHIFT        30

#define EUR_CR_USE1_DM_SLOT_14_MASK         0x30000000U
#define EUR_CR_USE1_DM_SLOT_14_SHIFT        28

#define EUR_CR_USE1_DM_SLOT_13_MASK         0x0C000000U
#define EUR_CR_USE1_DM_SLOT_13_SHIFT        26

#define EUR_CR_USE1_DM_SLOT_12_MASK         0x03000000U
#define EUR_CR_USE1_DM_SLOT_12_SHIFT        24

#define EUR_CR_USE1_DM_SLOT_11_MASK         0x00C00000U
#define EUR_CR_USE1_DM_SLOT_11_SHIFT        22

#define EUR_CR_USE1_DM_SLOT_10_MASK         0x00300000U
#define EUR_CR_USE1_DM_SLOT_10_SHIFT        20

#define EUR_CR_USE1_DM_SLOT_9_MASK          0x000C0000U
#define EUR_CR_USE1_DM_SLOT_9_SHIFT         18

#define EUR_CR_USE1_DM_SLOT_8_MASK          0x00030000U
#define EUR_CR_USE1_DM_SLOT_8_SHIFT         16

#define EUR_CR_USE1_DM_SLOT_7_MASK          0x0000C000U
#define EUR_CR_USE1_DM_SLOT_7_SHIFT         14

#define EUR_CR_USE1_DM_SLOT_6_MASK          0x00003000U
#define EUR_CR_USE1_DM_SLOT_6_SHIFT         12

#define EUR_CR_USE1_DM_SLOT_5_MASK          0x00000C00U
#define EUR_CR_USE1_DM_SLOT_5_SHIFT         10

#define EUR_CR_USE1_DM_SLOT_4_MASK          0x00000300U
#define EUR_CR_USE1_DM_SLOT_4_SHIFT         8

#define EUR_CR_USE1_DM_SLOT_3_MASK          0x000000C0U
#define EUR_CR_USE1_DM_SLOT_3_SHIFT         6

#define EUR_CR_USE1_DM_SLOT_2_MASK          0x00000030U
#define EUR_CR_USE1_DM_SLOT_2_SHIFT         4

#define EUR_CR_USE1_DM_SLOT_1_MASK          0x0000000CU
#define EUR_CR_USE1_DM_SLOT_1_SHIFT         2

#define EUR_CR_USE1_DM_SLOT_0_MASK          0x00000003U
#define EUR_CR_USE1_DM_SLOT_0_SHIFT         0

/* Register EUR_CR_USE_EXEF */
#define EUR_CR_USE_EXEF                     0x0AB4
#define EUR_CR_USE_EXEF_COFF_MASK           0x000007FFU
#define EUR_CR_USE_EXEF_COFF_SHIFT          0

#define EUR_CR_USE_EXEF_COFFEXT_MASK        0x00007800U
#define EUR_CR_USE_EXEF_COFFEXT_SHIFT       11

#define EUR_CR_USE_EXEF_CBASE_MASK          0x00078000U
#define EUR_CR_USE_EXEF_CBASE_SHIFT         15

/* Register EUR_CR_PDS_EXEC_BASE */
#define EUR_CR_PDS_EXEC_BASE                0x0AB8
#define EUR_CR_PDS_EXEC_BASE_ADDR_MASK      0x0FF00000U
#define EUR_CR_PDS_EXEC_BASE_ADDR_SHIFT     20

/* Register EUR_CR_PDS */
#define EUR_CR_PDS                          0x0ABC
#define EUR_CR_PDS_DOUT_TIMEOUT_DISABLE_MASK 0x00000040U
#define EUR_CR_PDS_DOUT_TIMEOUT_DISABLE_SHIFT 6

#define EUR_CR_PDS_ATTRIBUTE_CHUNK_START_MASK 0x0000003FU
#define EUR_CR_PDS_ATTRIBUTE_CHUNK_START_SHIFT 0

/* Register EUR_CR_EVENT_KICKER */
#define EUR_CR_EVENT_KICKER                 0x0AC4
#define EUR_CR_EVENT_KICKER_ADDRESS_MASK    0x0FFFFFF0U
#define EUR_CR_EVENT_KICKER_ADDRESS_SHIFT   4

/* Register EUR_CR_EVENT_KICK */
#define EUR_CR_EVENT_KICK                   0x0AC8
#define EUR_CR_EVENT_KICK_NOW_MASK          0x00000001U
#define EUR_CR_EVENT_KICK_NOW_SHIFT         0

/* Register EUR_CR_EVENT_TIMER */
#define EUR_CR_EVENT_TIMER                  0x0ACC
#define EUR_CR_EVENT_TIMER_ENABLE_MASK      0x01000000U
#define EUR_CR_EVENT_TIMER_ENABLE_SHIFT     24

#define EUR_CR_EVENT_TIMER_VALUE_MASK       0x00FFFFFFU
#define EUR_CR_EVENT_TIMER_VALUE_SHIFT      0

/* Register EUR_CR_PDS_INV0 */
#define EUR_CR_PDS_INV0                     0x0AD0
#define EUR_CR_PDS_INV0_DSC_MASK            0x00000001U
#define EUR_CR_PDS_INV0_DSC_SHIFT           0

/* Register EUR_CR_PDS_INV1 */
#define EUR_CR_PDS_INV1                     0x0AD4
#define EUR_CR_PDS_INV1_DSC_MASK            0x00000001U
#define EUR_CR_PDS_INV1_DSC_SHIFT           0

/* Register EUR_CR_PDS_INV2 */
#define EUR_CR_PDS_INV2                     0x0AD8
#define EUR_CR_PDS_INV2_DSC_MASK            0x00000001U
#define EUR_CR_PDS_INV2_DSC_SHIFT           0

/* Register EUR_CR_PDS_INV3 */
#define EUR_CR_PDS_INV3                     0x0ADC
#define EUR_CR_PDS_INV3_DSC_MASK            0x00000001U
#define EUR_CR_PDS_INV3_DSC_SHIFT           0

/* Register EUR_CR_PDS_INV_CSC */
#define EUR_CR_PDS_INV_CSC                  0x0AE0
#define EUR_CR_PDS_INV_CSC_KICK_MASK        0x00000001U
#define EUR_CR_PDS_INV_CSC_KICK_SHIFT       0

/* Register EUR_CR_USE_GLOBCOM0 */
#define EUR_CR_USE_GLOBCOM0                 0x0AE4
#define EUR_CR_USE_GLOBCOM0_COUNT_MASK      0x000000FFU
#define EUR_CR_USE_GLOBCOM0_COUNT_SHIFT     0

/* Register EUR_CR_USE_GLOBCOM1 */
#define EUR_CR_USE_GLOBCOM1                 0x0AE8
#define EUR_CR_USE_GLOBCOM1_COUNT_MASK      0x000000FFU
#define EUR_CR_USE_GLOBCOM1_COUNT_SHIFT     0

/* Register EUR_CR_USE_GLOBCOM2 */
#define EUR_CR_USE_GLOBCOM2                 0x0AEC
#define EUR_CR_USE_GLOBCOM2_COUNT_MASK      0x000000FFU
#define EUR_CR_USE_GLOBCOM2_COUNT_SHIFT     0

/* Register EUR_CR_USE_GLOBCOM3 */
#define EUR_CR_USE_GLOBCOM3                 0x0AF0
#define EUR_CR_USE_GLOBCOM3_COUNT_MASK      0x000000FFU
#define EUR_CR_USE_GLOBCOM3_COUNT_SHIFT     0

/* Register EUR_CR_USE_GLOBCOM4 */
#define EUR_CR_USE_GLOBCOM4                 0x0AF4
#define EUR_CR_USE_GLOBCOM4_COUNT_MASK      0x000000FFU
#define EUR_CR_USE_GLOBCOM4_COUNT_SHIFT     0

/* Register EUR_CR_USE_GLOBCOM5 */
#define EUR_CR_USE_GLOBCOM5                 0x0AF8
#define EUR_CR_USE_GLOBCOM5_COUNT_MASK      0x000000FFU
#define EUR_CR_USE_GLOBCOM5_COUNT_SHIFT     0

/* Register EUR_CR_USE_GLOBCOM6 */
#define EUR_CR_USE_GLOBCOM6                 0x0AFC
#define EUR_CR_USE_GLOBCOM6_COUNT_MASK      0x000000FFU
#define EUR_CR_USE_GLOBCOM6_COUNT_SHIFT     0

/* Register EUR_CR_USE_GLOBCOM7 */
#define EUR_CR_USE_GLOBCOM7                 0x0B00
#define EUR_CR_USE_GLOBCOM7_COUNT_MASK      0x000000FFU
#define EUR_CR_USE_GLOBCOM7_COUNT_SHIFT     0

/* Register EUR_CR_LOOPBACK */
#define EUR_CR_LOOPBACK                     0x0B04
#define EUR_CR_LOOPBACK_STATUS_MASK         0x00000001U
#define EUR_CR_LOOPBACK_STATUS_SHIFT        0

/* Register EUR_CR_USE0_SERV_PIXEL */
#define EUR_CR_USE0_SERV_PIXEL              0x0B08
#define EUR_CR_USE0_SERV_PIXEL_COUNT_MASK   0x0000FFFFU
#define EUR_CR_USE0_SERV_PIXEL_COUNT_SHIFT  0

#define EUR_CR_USE0_SERV_PIXEL_EMPTY_MASK   0x00010000U
#define EUR_CR_USE0_SERV_PIXEL_EMPTY_SHIFT  16

/* Register EUR_CR_USE0_SERV_VERTEX */
#define EUR_CR_USE0_SERV_VERTEX             0x0B0C
#define EUR_CR_USE0_SERV_VERTEX_COUNT_MASK  0x0000FFFFU
#define EUR_CR_USE0_SERV_VERTEX_COUNT_SHIFT 0

#define EUR_CR_USE0_SERV_VERTEX_EMPTY_MASK  0x00010000U
#define EUR_CR_USE0_SERV_VERTEX_EMPTY_SHIFT 16

/* Register EUR_CR_USE0_SERV_EVENT */
#define EUR_CR_USE0_SERV_EVENT              0x0B10
#define EUR_CR_USE0_SERV_EVENT_COUNT_MASK   0x0000FFFFU
#define EUR_CR_USE0_SERV_EVENT_COUNT_SHIFT  0

#define EUR_CR_USE0_SERV_EVENT_EMPTY_MASK   0x00010000U
#define EUR_CR_USE0_SERV_EVENT_EMPTY_SHIFT  16

/* Register EUR_CR_USE1_SERV_PIXEL */
#define EUR_CR_USE1_SERV_PIXEL              0x0B14
#define EUR_CR_USE1_SERV_PIXEL_COUNT_MASK   0x0000FFFFU
#define EUR_CR_USE1_SERV_PIXEL_COUNT_SHIFT  0

#define EUR_CR_USE1_SERV_PIXEL_EMPTY_MASK   0x00010000U
#define EUR_CR_USE1_SERV_PIXEL_EMPTY_SHIFT  16

/* Register EUR_CR_USE1_SERV_VERTEX */
#define EUR_CR_USE1_SERV_VERTEX             0x0B18
#define EUR_CR_USE1_SERV_VERTEX_COUNT_MASK  0x0000FFFFU
#define EUR_CR_USE1_SERV_VERTEX_COUNT_SHIFT 0

#define EUR_CR_USE1_SERV_VERTEX_EMPTY_MASK  0x00010000U
#define EUR_CR_USE1_SERV_VERTEX_EMPTY_SHIFT 16

/* Register EUR_CR_USE1_SERV_EVENT */
#define EUR_CR_USE1_SERV_EVENT              0x0B1C
#define EUR_CR_USE1_SERV_EVENT_COUNT_MASK   0x0000FFFFU
#define EUR_CR_USE1_SERV_EVENT_COUNT_SHIFT  0

#define EUR_CR_USE1_SERV_EVENT_EMPTY_MASK   0x00010000U
#define EUR_CR_USE1_SERV_EVENT_EMPTY_SHIFT  16

/* Register EUR_CR_USE_FILTER2_LEFT */
#define EUR_CR_USE_FILTER2_LEFT             0x0B20
#define EUR_CR_USE_FILTER2_LEFT_TAP3_MASK   0x000000FFU
#define EUR_CR_USE_FILTER2_LEFT_TAP3_SHIFT  0

#define EUR_CR_USE_FILTER2_LEFT_TAP0_MASK   0xFF000000U
#define EUR_CR_USE_FILTER2_LEFT_TAP0_SHIFT  24

/* Register EUR_CR_USE_FILTER2_RIGHT */
#define EUR_CR_USE_FILTER2_RIGHT            0x0B24
#define EUR_CR_USE_FILTER2_RIGHT_TAP6_MASK  0x0000FF00U
#define EUR_CR_USE_FILTER2_RIGHT_TAP6_SHIFT 8

/* Register EUR_CR_USE_FILTER2_EXTRA */
#define EUR_CR_USE_FILTER2_EXTRA            0x0B28
#define EUR_CR_USE_FILTER2_EXTRA_SHR_MASK   0x0000000FU
#define EUR_CR_USE_FILTER2_EXTRA_SHR_SHIFT  0

#define EUR_CR_USE_FILTER2_EXTRA_CONSTANT_MASK 0x000FFFF0U
#define EUR_CR_USE_FILTER2_EXTRA_CONSTANT_SHIFT 4

/* Register EUR_CR_PDS_PC_BASE */
#define EUR_CR_PDS_PC_BASE                  0x0B2C
#define EUR_CR_PDS_PC_BASE_ADDRESS_MASK     0x3FFFFFFFU
#define EUR_CR_PDS_PC_BASE_ADDRESS_SHIFT    0

/* Register EUR_CR_USE_MOE */
#define EUR_CR_USE_MOE                      0x0B30
#define EUR_CR_USE_MOE_FSFASEL_MASK         0x00000001U
#define EUR_CR_USE_MOE_FSFASEL_SHIFT        0

#define EUR_CR_USE_MOE_CFASEL_MASK          0x00000100U
#define EUR_CR_USE_MOE_CFASEL_SHIFT         8

/* Register EUR_CR_BIF_CTRL */
#define EUR_CR_BIF_CTRL                     0x0C00
#define EUR_CR_BIF_CTRL_NOREORDER_MASK      0x00000001U
#define EUR_CR_BIF_CTRL_NOREORDER_SHIFT     0

#define EUR_CR_BIF_CTRL_PAUSE_MASK          0x00000002U
#define EUR_CR_BIF_CTRL_PAUSE_SHIFT         1

#define EUR_CR_BIF_CTRL_FLUSH_MASK          0x00000004U
#define EUR_CR_BIF_CTRL_FLUSH_SHIFT         2

#define EUR_CR_BIF_CTRL_INVALDC_MASK        0x00000008U
#define EUR_CR_BIF_CTRL_INVALDC_SHIFT       3

#define EUR_CR_BIF_CTRL_CLEAR_FAULT_MASK    0x00000010U
#define EUR_CR_BIF_CTRL_CLEAR_FAULT_SHIFT   4

#define EUR_CR_BIF_CTRL_MMU_BYPASS_CACHE_MASK 0x00000100U
#define EUR_CR_BIF_CTRL_MMU_BYPASS_CACHE_SHIFT 8

#define EUR_CR_BIF_CTRL_MMU_BYPASS_VDM_MASK 0x00000200U
#define EUR_CR_BIF_CTRL_MMU_BYPASS_VDM_SHIFT 9

#define EUR_CR_BIF_CTRL_MMU_BYPASS_TE_MASK  0x00000400U
#define EUR_CR_BIF_CTRL_MMU_BYPASS_TE_SHIFT 10

#define EUR_CR_BIF_CTRL_MMU_BYPASS_TWOD_MASK 0x00000800U
#define EUR_CR_BIF_CTRL_MMU_BYPASS_TWOD_SHIFT 11

#define EUR_CR_BIF_CTRL_MMU_BYPASS_PBE_MASK 0x00001000U
#define EUR_CR_BIF_CTRL_MMU_BYPASS_PBE_SHIFT 12

#define EUR_CR_BIF_CTRL_MMU_BYPASS_TSPP_MASK 0x00002000U
#define EUR_CR_BIF_CTRL_MMU_BYPASS_TSPP_SHIFT 13

#define EUR_CR_BIF_CTRL_MMU_BYPASS_ISP_MASK 0x00004000U
#define EUR_CR_BIF_CTRL_MMU_BYPASS_ISP_SHIFT 14

#define EUR_CR_BIF_CTRL_MMU_BYPASS_USE_MASK 0x00008000U
#define EUR_CR_BIF_CTRL_MMU_BYPASS_USE_SHIFT 15

/* Register EUR_CR_BIF_INT_STAT */
#define EUR_CR_BIF_INT_STAT                 0x0C04
#define EUR_CR_BIF_INT_STAT_FAULT_MASK      0x00003FFFU
#define EUR_CR_BIF_INT_STAT_FAULT_SHIFT     0

#define EUR_CR_BIF_INT_STAT_PF_N_RW_MASK    0x00004000U
#define EUR_CR_BIF_INT_STAT_PF_N_RW_SHIFT   14

#define EUR_CR_BIF_INT_STAT_FLUSH_COMPLETE_MASK 0x00008000U
#define EUR_CR_BIF_INT_STAT_FLUSH_COMPLETE_SHIFT 15

/* Register EUR_CR_BIF_FAULT */
#define EUR_CR_BIF_FAULT                    0x0C08
#define EUR_CR_BIF_FAULT_ADDR_MASK          0x0FFFF000U
#define EUR_CR_BIF_FAULT_ADDR_SHIFT         12

/* Register EUR_CR_BIF_DIR_LIST_BASE0 */
#define EUR_CR_BIF_DIR_LIST_BASE0           0x0C84
#define EUR_CR_BIF_DIR_LIST_BASE0_ADDR_MASK 0xFFFFF000U
#define EUR_CR_BIF_DIR_LIST_BASE0_ADDR_SHIFT 12

/* Register EUR_CR_BIF_TWOD_REQ_BASE */
#define EUR_CR_BIF_TWOD_REQ_BASE            0x0C88
#define EUR_CR_BIF_TWOD_REQ_BASE_ADDR_MASK  0x0FF00000U
#define EUR_CR_BIF_TWOD_REQ_BASE_ADDR_SHIFT 20

/* Register EUR_CR_BIF_TA_REQ_BASE */
#define EUR_CR_BIF_TA_REQ_BASE              0x0C90
#define EUR_CR_BIF_TA_REQ_BASE_ADDR_MASK    0x0FF00000U
#define EUR_CR_BIF_TA_REQ_BASE_ADDR_SHIFT   20

/* Register EUR_CR_BIF_MEM_REQ_STAT */
#define EUR_CR_BIF_MEM_REQ_STAT             0x0CA8
#define EUR_CR_BIF_MEM_REQ_STAT_READS_MASK  0x000000FFU
#define EUR_CR_BIF_MEM_REQ_STAT_READS_SHIFT 0

/* Register EUR_CR_BIF_3D_REQ_BASE */
#define EUR_CR_BIF_3D_REQ_BASE              0x0CAC
#define EUR_CR_BIF_3D_REQ_BASE_ADDR_MASK    0x0FF00000U
#define EUR_CR_BIF_3D_REQ_BASE_ADDR_SHIFT   20

/* Register EUR_CR_BIF_ZLS_REQ_BASE */
#define EUR_CR_BIF_ZLS_REQ_BASE             0x0CB0
#define EUR_CR_BIF_ZLS_REQ_BASE_ADDR_MASK   0x0FF00000U
#define EUR_CR_BIF_ZLS_REQ_BASE_ADDR_SHIFT  20

/* Register EUR_CR_2D_SIG */
#define EUR_CR_2D_SIG                       0x0E00
#define EUR_CR_2D_SIG_RESULT_MASK           0xFFFFFFFFU
#define EUR_CR_2D_SIG_RESULT_SHIFT          0

/* Register EUR_CR_2D_BLIT_STATUS */
#define EUR_CR_2D_BLIT_STATUS               0x0E04
#define EUR_CR_2D_BLIT_STATUS_COMPLETE_MASK 0x00FFFFFFU
#define EUR_CR_2D_BLIT_STATUS_COMPLETE_SHIFT 0

#define EUR_CR_2D_BLIT_STATUS_BUSY_MASK     0x01000000U
#define EUR_CR_2D_BLIT_STATUS_BUSY_SHIFT    24

/* Register EUR_CR_2D_TEST_MODE */
#define EUR_CR_2D_TEST_MODE                 0x0E08
#define EUR_CR_2D_TEST_MODE_ENABLE_MASK     0x00000003U
#define EUR_CR_2D_TEST_MODE_ENABLE_SHIFT    0

/* Register EUR_CR_2D_SIG_RESULT */
#define EUR_CR_2D_SIG_RESULT                0x0E0C
#define EUR_CR_2D_SIG_RESULT_CLEAR_MASK     0x00000001U
#define EUR_CR_2D_SIG_RESULT_CLEAR_SHIFT    0

/* Register EUR_CR_2D_VIRTUAL_FIFO_0 */
#define EUR_CR_2D_VIRTUAL_FIFO_0            0x0E10
#define EUR_CR_2D_VIRTUAL_FIFO_0_ENABLE_MASK 0x00000001U
#define EUR_CR_2D_VIRTUAL_FIFO_0_ENABLE_SHIFT 0

#define EUR_CR_2D_VIRTUAL_FIFO_0_FLOWRATE_MASK 0x0000000EU
#define EUR_CR_2D_VIRTUAL_FIFO_0_FLOWRATE_SHIFT 1

#define EUR_CR_2D_VIRTUAL_FIFO_0_FLOWRATE_DIV_MASK 0x00000FF0U
#define EUR_CR_2D_VIRTUAL_FIFO_0_FLOWRATE_DIV_SHIFT 4

#define EUR_CR_2D_VIRTUAL_FIFO_0_FLOWRATE_MUL_MASK 0x0000F000U
#define EUR_CR_2D_VIRTUAL_FIFO_0_FLOWRATE_MUL_SHIFT 12

/* Register EUR_CR_2D_VIRTUAL_FIFO_1 */
#define EUR_CR_2D_VIRTUAL_FIFO_1            0x0E14
#define EUR_CR_2D_VIRTUAL_FIFO_1_MIN_ACC_MASK 0x00000FFFU
#define EUR_CR_2D_VIRTUAL_FIFO_1_MIN_ACC_SHIFT 0

#define EUR_CR_2D_VIRTUAL_FIFO_1_MAX_ACC_MASK 0x00FFF000U
#define EUR_CR_2D_VIRTUAL_FIFO_1_MAX_ACC_SHIFT 12

#define EUR_CR_2D_VIRTUAL_FIFO_1_MIN_METRIC_MASK 0xFF000000U
#define EUR_CR_2D_VIRTUAL_FIFO_1_MIN_METRIC_SHIFT 24

/* Register EUR_CR_EMU_CYCLE_COUNT */
#define EUR_CR_EMU_CYCLE_COUNT              0x0E80
#define EUR_CR_EMU_CYCLE_COUNT_RESET_MASK   0x00000001U
#define EUR_CR_EMU_CYCLE_COUNT_RESET_SHIFT  0

/* Register EUR_CR_EMU_TA_PHASE */
#define EUR_CR_EMU_TA_PHASE                 0x0E84
#define EUR_CR_EMU_TA_PHASE_COUNT_MASK      0xFFFFFFFFU
#define EUR_CR_EMU_TA_PHASE_COUNT_SHIFT     0

/* Register EUR_CR_EMU_3D_PHASE */
#define EUR_CR_EMU_3D_PHASE                 0x0E88
#define EUR_CR_EMU_3D_PHASE_COUNT_MASK      0xFFFFFFFFU
#define EUR_CR_EMU_3D_PHASE_COUNT_SHIFT     0

/* Register EUR_CR_EMU_TA_CYCLE */
#define EUR_CR_EMU_TA_CYCLE                 0x0E8C
#define EUR_CR_EMU_TA_CYCLE_COUNT_MASK      0xFFFFFFFFU
#define EUR_CR_EMU_TA_CYCLE_COUNT_SHIFT     0

/* Register EUR_CR_EMU_3D_CYCLE */
#define EUR_CR_EMU_3D_CYCLE                 0x0E90
#define EUR_CR_EMU_3D_CYCLE_COUNT_MASK      0xFFFFFFFFU
#define EUR_CR_EMU_3D_CYCLE_COUNT_SHIFT     0

/* Register EUR_CR_EMU_MEM_READ */
#define EUR_CR_EMU_MEM_READ                 0x0EB4
#define EUR_CR_EMU_MEM_READ_COUNT_MASK      0xFFFFFFFFU
#define EUR_CR_EMU_MEM_READ_COUNT_SHIFT     0

/* Register EUR_CR_EMU_TA_OR_3D_CYCLE */
#define EUR_CR_EMU_TA_OR_3D_CYCLE           0x0EB8
#define EUR_CR_EMU_TA_OR_3D_CYCLE_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_EMU_TA_OR_3D_CYCLE_COUNT_SHIFT 0

/* Register EUR_CR_EMU_MEM_WRITE */
#define EUR_CR_EMU_MEM_WRITE                0x0EBC
#define EUR_CR_EMU_MEM_WRITE_COUNT_MASK     0xFFFFFFFFU
#define EUR_CR_EMU_MEM_WRITE_COUNT_SHIFT    0

/* Register EUR_CR_EMU_MEM_BYTE_WRITE */
#define EUR_CR_EMU_MEM_BYTE_WRITE           0x0EC0
#define EUR_CR_EMU_MEM_BYTE_WRITE_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_EMU_MEM_BYTE_WRITE_COUNT_SHIFT 0

/* Register EUR_CR_AXI_CACHE */
#define EUR_CR_AXI_CACHE                    0x0F00
#define EUR_CR_AXI_CACHE_WRITE_MASK         0x000000F0U
#define EUR_CR_AXI_CACHE_WRITE_SHIFT        4

#define EUR_CR_AXI_CACHE_READ_MASK          0x0000000FU
#define EUR_CR_AXI_CACHE_READ_SHIFT         0

/* Register EUR_CR_AXI_EXACCESS */
#define EUR_CR_AXI_EXACCESS                 0x0F04
#define EUR_CR_AXI_EXACCESS_ENABLE_MASK     0x00000001U
#define EUR_CR_AXI_EXACCESS_ENABLE_SHIFT    0


/* Table EUR_CR_USE_CODE_BASE */

/* Register EUR_CR_USE_CODE_BASE */
#define EUR_CR_USE_CODE_BASE(X)     (0x0A0C + (4 * (X)))
#define EUR_CR_USE_CODE_BASE_ADDR_MASK      0x00FFFFFFU
#define EUR_CR_USE_CODE_BASE_ADDR_SHIFT     0

#define EUR_CR_USE_CODE_BASE_DM_MASK        0x03000000U
#define EUR_CR_USE_CODE_BASE_DM_SHIFT       24

/* Number of entries in table EUR_CR_USE_CODE_BASE */

#define EUR_CR_USE_CODE_BASE_SIZE_UINT32 16
#define EUR_CR_USE_CODE_BASE_NUM_ENTRIES 16

#if defined(SGX_FEATURE_SYSTEM_CACHE)
#define EUR_CR_MNE_CR_CTRL						0x0D00
#define EUR_CR_MNE_CR_CTRL_BYP_CC_N_MASK		0x00010000U
#define EUR_CR_MNE_CR_CTRL_BYP_CC_N_SHIFT		16

#define EUR_CR_MNE_CR_CTRL_BYP_CC_MASK			0x00008000U
#define EUR_CR_MNE_CR_CTRL_BYP_CC_SHIFT			15

#define EUR_CR_MNE_CR_CTRL_USE_INVAL_ADDR_MASK	0x00007800U
#define EUR_CR_MNE_CR_CTRL_USE_INVAL_ADDR_SHIFT	11

#define EUR_CR_MNE_CR_CTRL_BYPASS_ALL_MASK		0x00000400U
#define EUR_CR_MNE_CR_CTRL_BYPASS_ALL_SHIFT		10

#define EUR_CR_MNE_CR_CTRL_BYPASS_MASK			0x000003E0U
#define EUR_CR_MNE_CR_CTRL_BYPASS_SHIFT			5

#define EUR_CR_MNE_CR_CTRL_PAUSE_MASK			0x00000010U
#define EUR_CR_MNE_CR_CTRL_PAUSE_SHIFT			4

#define EUR_CR_MNE_CR_CTRL_INVAL_PREQ_MASK		0x0000000EU
#define EUR_CR_MNE_CR_CTRL_INVAL_PREQ_SHIFT		1
#define EUR_CR_MNE_CR_CTRL_INVAL_PREQ_PDS_MASK (1UL<<EUR_CR_MNE_CR_CTRL_INVAL_PREQ_SHIFT+2)
#define EUR_CR_MNE_CR_CTRL_INVAL_PREQ_USEC_MASK (1UL<<EUR_CR_MNE_CR_CTRL_INVAL_PREQ_SHIFT+1)
#define EUR_CR_MNE_CR_CTRL_INVAL_PREQ_CACHE_MASK (1UL<<EUR_CR_MNE_CR_CTRL_INVAL_PREQ_SHIFT)

#define EUR_CR_MNE_CR_CTRL_INVAL_ALL_MASK		0x00000001U
#define EUR_CR_MNE_CR_CTRL_INVAL_ALL_SHIFT		0

#define EUR_CR_MNE_CR_USE_INVAL					0x0D04
#define EUR_CR_MNE_CR_USE_INVAL_ADDR_MASK		0xFFFFFFFFU
#define EUR_CR_MNE_CR_USE_INVAL_ADDR_SHIFT		0

#define EUR_CR_MNE_CR_STAT					0x0D08
#define EUR_CR_MNE_CR_STAT_PAUSED_MASK		0x00000400U
#define EUR_CR_MNE_CR_STAT_PAUSED_SHIFT		10

#define EUR_CR_MNE_CR_STAT_READS_MASK		0x000003FFU
#define EUR_CR_MNE_CR_STAT_READS_SHIFT		0

#define EUR_CR_MNE_CR_STAT_STATS			0x0D0C
#define EUR_CR_MNE_CR_STAT_STATS_RST_MASK	0x000FFFF0U
#define EUR_CR_MNE_CR_STAT_STATS_RST_SHIFT	4

#define EUR_CR_MNE_CR_STAT_STATS_SEL_MASK	0x0000000FU
#define EUR_CR_MNE_CR_STAT_STATS_SEL_SHIFT	0

#define EUR_CR_MNE_CR_STAT_STATS_OUT				0x0D10
#define EUR_CR_MNE_CR_STAT_STATS_OUT_VALUE_MASK		0xFFFFFFFFU
#define EUR_CR_MNE_CR_STAT_STATS_OUT_VALUE_SHIFT	0

#define EUR_CR_MNE_CR_EVENT_STATUS				0x0D14
#define EUR_CR_MNE_CR_EVENT_STATUS_INVAL_MASK	0x00000001U
#define EUR_CR_MNE_CR_EVENT_STATUS_INVAL_SHIFT	0

#define EUR_CR_MNE_CR_EVENT_CLEAR				0x0D18
#define EUR_CR_MNE_CR_EVENT_CLEAR_INVAL_MASK	0x00000001U
#define EUR_CR_MNE_CR_EVENT_CLEAR_INVAL_SHIFT	0

#define EUR_CR_MNE_CR_CTRL_INVAL				0x0D20
#endif

/* Register EUR_CR_SIM_3D_FRAME_COUNT */
#define EUR_CR_SIM_3D_FRAME_COUNT           0x1000
/* Register EUR_CR_SIM_TA_FRAME_COUNT */
#define EUR_CR_SIM_TA_FRAME_COUNT           0x1004

#endif /* _SGX530DEFS_H_ */

/*****************************************************************************
 End of file (sgx530defs.h)
*****************************************************************************/
