## ****************************************************************************
## ****************************************************************************
## Copyright SoC Design Research Group, All rights reserved.    
## Electronics and Telecommunications Research Institute (ETRI)
##
## THESE DOCUMENTS CONTAIN CONFIDENTIAL INFORMATION AND KNOWLEDGE 
## WHICH IS THE PROPERTY OF ETRI. NO PART OF THIS PUBLICATION IS 
## TO BE USED FOR ANY OTHER PURPOSE, AND THESE ARE NOT TO BE 
## REPRODUCED, COPIED, DISCLOSED, TRANSMITTED, STORED IN A RETRIEVAL 
## SYSTEM OR TRANSLATED INTO ANY OTHER HUMAN OR COMPUTER LANGUAGE, 
## IN ANY FORM, BY ANY MEANS, IN WHOLE OR IN PART, WITHOUT THE 
## COMPLETE PRIOR WRITTEN PERMISSION OF ETRI.
## ****************************************************************************
## Apr.19,2017, Sukho Lee (shlee99@etri.re.kr)
## ****************************************************************************
## ****************************************************************************
##Pmod Header JB Lower

set_property -dict { PACKAGE_PIN AJ26   IOSTANDARD LVCMOS18 } [get_ports { i2c_readymade_sclk_list[0] }]; #IO_L24P_T3_RS1_15 Sch=jb_p[4]  -#7
set_property -dict { PACKAGE_PIN AL28  IOSTANDARD LVCMOS18 } [get_ports { i2c_readymade_sdata_list[0] }]; #IO_L24N_T3_RS0_15 Sch=jb_n[4] -#8

set_property PULLUP true [get_ports i2c_readymade_sclk_list[0] ]
set_property PULLUP true [get_ports i2c_readymade_sdata_list[0] ]



