$date
	Sun Oct 23 03:12:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#508844
b101 !
1"
#508846
b101 &
b101 %
1$
#508847
0"
#508850
b10000 &
b10000 %
#508854
b1000 &
b1000 %
#508858
b100 &
b100 %
#508862
b10 &
b10 %
#508866
b1 &
b1 %
1#
#508870
b0 &
0#
b0 %
0$
#1455890
b1101 &
b1101 %
1$
b1101 !
1"
#1455891
0"
#1455894
b101000 &
b101000 %
#1455898
b10100 &
b10100 %
#1455902
b1010 &
b1010 %
#1455906
b101 &
b101 %
#1455910
b10000 &
b10000 %
#1455914
b1000 &
b1000 %
#1455918
b100 &
b100 %
#1455922
b10 &
b10 %
#1455926
b1 &
1#
b1 %
#1455930
b0 &
b0 %
0#
0$
#2453292
b100 !
1"
#2453294
b100 &
b100 %
1$
#2453295
0"
#2453298
b10 &
b10 %
#2453302
b1 &
1#
b1 %
#2453306
b0 &
b0 %
0#
0$
#4500012
