
DroneBoat.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000caa4  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000770  0800cb60  0800cb60  0000db60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d2d0  0800d2d0  0000f1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d2d0  0800d2d0  0000e2d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d2d8  0800d2d8  0000f1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d2d8  0800d2d8  0000e2d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d2dc  0800d2dc  0000e2dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800d2e0  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000045c  200001d8  0800d4b8  0000f1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000634  0800d4b8  0000f634  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000f1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d89e  00000000  00000000  0000f200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002381  00000000  00000000  0001ca9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b18  00000000  00000000  0001ee20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008ab  00000000  00000000  0001f938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c9bd  00000000  00000000  000201e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ef30  00000000  00000000  0003cba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b3924  00000000  00000000  0004bad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ff3f4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c5c  00000000  00000000  000ff438  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  00103094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200001d8 	.word	0x200001d8
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800cb48 	.word	0x0800cb48

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200001dc 	.word	0x200001dc
 8000100:	0800cb48 	.word	0x0800cb48

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			@ (mov r8, r8)

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	@ 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			@ (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	@ 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	@ 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			@ (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			@ (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 f91f 	bl	800167c <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 f863 	bl	8001514 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 f911 	bl	800167c <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			@ (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f907 	bl	800167c <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			@ (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 f88d 	bl	800159c <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			@ (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 f883 	bl	800159c <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			@ (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	@ (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	@ (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			@ (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f874 	bl	80005c0 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			@ (mov r8, r8)

080004e4 <__aeabi_d2uiz>:
 80004e4:	b570      	push	{r4, r5, r6, lr}
 80004e6:	2200      	movs	r2, #0
 80004e8:	4b0c      	ldr	r3, [pc, #48]	@ (800051c <__aeabi_d2uiz+0x38>)
 80004ea:	0004      	movs	r4, r0
 80004ec:	000d      	movs	r5, r1
 80004ee:	f7ff ffcf 	bl	8000490 <__aeabi_dcmpge>
 80004f2:	2800      	cmp	r0, #0
 80004f4:	d104      	bne.n	8000500 <__aeabi_d2uiz+0x1c>
 80004f6:	0020      	movs	r0, r4
 80004f8:	0029      	movs	r1, r5
 80004fa:	f002 f83f 	bl	800257c <__aeabi_d2iz>
 80004fe:	bd70      	pop	{r4, r5, r6, pc}
 8000500:	4b06      	ldr	r3, [pc, #24]	@ (800051c <__aeabi_d2uiz+0x38>)
 8000502:	2200      	movs	r2, #0
 8000504:	0020      	movs	r0, r4
 8000506:	0029      	movs	r1, r5
 8000508:	f001 fc0c 	bl	8001d24 <__aeabi_dsub>
 800050c:	f002 f836 	bl	800257c <__aeabi_d2iz>
 8000510:	2380      	movs	r3, #128	@ 0x80
 8000512:	061b      	lsls	r3, r3, #24
 8000514:	469c      	mov	ip, r3
 8000516:	4460      	add	r0, ip
 8000518:	e7f1      	b.n	80004fe <__aeabi_d2uiz+0x1a>
 800051a:	46c0      	nop			@ (mov r8, r8)
 800051c:	41e00000 	.word	0x41e00000

08000520 <__aeabi_d2lz>:
 8000520:	b570      	push	{r4, r5, r6, lr}
 8000522:	2200      	movs	r2, #0
 8000524:	2300      	movs	r3, #0
 8000526:	0004      	movs	r4, r0
 8000528:	000d      	movs	r5, r1
 800052a:	f7ff ff93 	bl	8000454 <__aeabi_dcmplt>
 800052e:	2800      	cmp	r0, #0
 8000530:	d108      	bne.n	8000544 <__aeabi_d2lz+0x24>
 8000532:	0020      	movs	r0, r4
 8000534:	0029      	movs	r1, r5
 8000536:	f000 f80f 	bl	8000558 <__aeabi_d2ulz>
 800053a:	0002      	movs	r2, r0
 800053c:	000b      	movs	r3, r1
 800053e:	0010      	movs	r0, r2
 8000540:	0019      	movs	r1, r3
 8000542:	bd70      	pop	{r4, r5, r6, pc}
 8000544:	2380      	movs	r3, #128	@ 0x80
 8000546:	061b      	lsls	r3, r3, #24
 8000548:	18e9      	adds	r1, r5, r3
 800054a:	0020      	movs	r0, r4
 800054c:	f000 f804 	bl	8000558 <__aeabi_d2ulz>
 8000550:	2300      	movs	r3, #0
 8000552:	4242      	negs	r2, r0
 8000554:	418b      	sbcs	r3, r1
 8000556:	e7f2      	b.n	800053e <__aeabi_d2lz+0x1e>

08000558 <__aeabi_d2ulz>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	2200      	movs	r2, #0
 800055c:	4b0b      	ldr	r3, [pc, #44]	@ (800058c <__aeabi_d2ulz+0x34>)
 800055e:	000d      	movs	r5, r1
 8000560:	0004      	movs	r4, r0
 8000562:	f001 f8f9 	bl	8001758 <__aeabi_dmul>
 8000566:	f7ff ffbd 	bl	80004e4 <__aeabi_d2uiz>
 800056a:	0006      	movs	r6, r0
 800056c:	f002 f870 	bl	8002650 <__aeabi_ui2d>
 8000570:	2200      	movs	r2, #0
 8000572:	4b07      	ldr	r3, [pc, #28]	@ (8000590 <__aeabi_d2ulz+0x38>)
 8000574:	f001 f8f0 	bl	8001758 <__aeabi_dmul>
 8000578:	0002      	movs	r2, r0
 800057a:	000b      	movs	r3, r1
 800057c:	0020      	movs	r0, r4
 800057e:	0029      	movs	r1, r5
 8000580:	f001 fbd0 	bl	8001d24 <__aeabi_dsub>
 8000584:	f7ff ffae 	bl	80004e4 <__aeabi_d2uiz>
 8000588:	0031      	movs	r1, r6
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	3df00000 	.word	0x3df00000
 8000590:	41f00000 	.word	0x41f00000

08000594 <__aeabi_l2d>:
 8000594:	b570      	push	{r4, r5, r6, lr}
 8000596:	0006      	movs	r6, r0
 8000598:	0008      	movs	r0, r1
 800059a:	f002 f82b 	bl	80025f4 <__aeabi_i2d>
 800059e:	2200      	movs	r2, #0
 80005a0:	4b06      	ldr	r3, [pc, #24]	@ (80005bc <__aeabi_l2d+0x28>)
 80005a2:	f001 f8d9 	bl	8001758 <__aeabi_dmul>
 80005a6:	000d      	movs	r5, r1
 80005a8:	0004      	movs	r4, r0
 80005aa:	0030      	movs	r0, r6
 80005ac:	f002 f850 	bl	8002650 <__aeabi_ui2d>
 80005b0:	002b      	movs	r3, r5
 80005b2:	0022      	movs	r2, r4
 80005b4:	f000 f8d0 	bl	8000758 <__aeabi_dadd>
 80005b8:	bd70      	pop	{r4, r5, r6, pc}
 80005ba:	46c0      	nop			@ (mov r8, r8)
 80005bc:	41f00000 	.word	0x41f00000

080005c0 <__udivmoddi4>:
 80005c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005c2:	4657      	mov	r7, sl
 80005c4:	464e      	mov	r6, r9
 80005c6:	4645      	mov	r5, r8
 80005c8:	46de      	mov	lr, fp
 80005ca:	b5e0      	push	{r5, r6, r7, lr}
 80005cc:	0004      	movs	r4, r0
 80005ce:	000d      	movs	r5, r1
 80005d0:	4692      	mov	sl, r2
 80005d2:	4699      	mov	r9, r3
 80005d4:	b083      	sub	sp, #12
 80005d6:	428b      	cmp	r3, r1
 80005d8:	d830      	bhi.n	800063c <__udivmoddi4+0x7c>
 80005da:	d02d      	beq.n	8000638 <__udivmoddi4+0x78>
 80005dc:	4649      	mov	r1, r9
 80005de:	4650      	mov	r0, sl
 80005e0:	f002 f8fa 	bl	80027d8 <__clzdi2>
 80005e4:	0029      	movs	r1, r5
 80005e6:	0006      	movs	r6, r0
 80005e8:	0020      	movs	r0, r4
 80005ea:	f002 f8f5 	bl	80027d8 <__clzdi2>
 80005ee:	1a33      	subs	r3, r6, r0
 80005f0:	4698      	mov	r8, r3
 80005f2:	3b20      	subs	r3, #32
 80005f4:	d434      	bmi.n	8000660 <__udivmoddi4+0xa0>
 80005f6:	469b      	mov	fp, r3
 80005f8:	4653      	mov	r3, sl
 80005fa:	465a      	mov	r2, fp
 80005fc:	4093      	lsls	r3, r2
 80005fe:	4642      	mov	r2, r8
 8000600:	001f      	movs	r7, r3
 8000602:	4653      	mov	r3, sl
 8000604:	4093      	lsls	r3, r2
 8000606:	001e      	movs	r6, r3
 8000608:	42af      	cmp	r7, r5
 800060a:	d83b      	bhi.n	8000684 <__udivmoddi4+0xc4>
 800060c:	42af      	cmp	r7, r5
 800060e:	d100      	bne.n	8000612 <__udivmoddi4+0x52>
 8000610:	e079      	b.n	8000706 <__udivmoddi4+0x146>
 8000612:	465b      	mov	r3, fp
 8000614:	1ba4      	subs	r4, r4, r6
 8000616:	41bd      	sbcs	r5, r7
 8000618:	2b00      	cmp	r3, #0
 800061a:	da00      	bge.n	800061e <__udivmoddi4+0x5e>
 800061c:	e076      	b.n	800070c <__udivmoddi4+0x14c>
 800061e:	2200      	movs	r2, #0
 8000620:	2300      	movs	r3, #0
 8000622:	9200      	str	r2, [sp, #0]
 8000624:	9301      	str	r3, [sp, #4]
 8000626:	2301      	movs	r3, #1
 8000628:	465a      	mov	r2, fp
 800062a:	4093      	lsls	r3, r2
 800062c:	9301      	str	r3, [sp, #4]
 800062e:	2301      	movs	r3, #1
 8000630:	4642      	mov	r2, r8
 8000632:	4093      	lsls	r3, r2
 8000634:	9300      	str	r3, [sp, #0]
 8000636:	e029      	b.n	800068c <__udivmoddi4+0xcc>
 8000638:	4282      	cmp	r2, r0
 800063a:	d9cf      	bls.n	80005dc <__udivmoddi4+0x1c>
 800063c:	2200      	movs	r2, #0
 800063e:	2300      	movs	r3, #0
 8000640:	9200      	str	r2, [sp, #0]
 8000642:	9301      	str	r3, [sp, #4]
 8000644:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <__udivmoddi4+0x8e>
 800064a:	601c      	str	r4, [r3, #0]
 800064c:	605d      	str	r5, [r3, #4]
 800064e:	9800      	ldr	r0, [sp, #0]
 8000650:	9901      	ldr	r1, [sp, #4]
 8000652:	b003      	add	sp, #12
 8000654:	bcf0      	pop	{r4, r5, r6, r7}
 8000656:	46bb      	mov	fp, r7
 8000658:	46b2      	mov	sl, r6
 800065a:	46a9      	mov	r9, r5
 800065c:	46a0      	mov	r8, r4
 800065e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000660:	4642      	mov	r2, r8
 8000662:	469b      	mov	fp, r3
 8000664:	2320      	movs	r3, #32
 8000666:	1a9b      	subs	r3, r3, r2
 8000668:	4652      	mov	r2, sl
 800066a:	40da      	lsrs	r2, r3
 800066c:	4641      	mov	r1, r8
 800066e:	0013      	movs	r3, r2
 8000670:	464a      	mov	r2, r9
 8000672:	408a      	lsls	r2, r1
 8000674:	0017      	movs	r7, r2
 8000676:	4642      	mov	r2, r8
 8000678:	431f      	orrs	r7, r3
 800067a:	4653      	mov	r3, sl
 800067c:	4093      	lsls	r3, r2
 800067e:	001e      	movs	r6, r3
 8000680:	42af      	cmp	r7, r5
 8000682:	d9c3      	bls.n	800060c <__udivmoddi4+0x4c>
 8000684:	2200      	movs	r2, #0
 8000686:	2300      	movs	r3, #0
 8000688:	9200      	str	r2, [sp, #0]
 800068a:	9301      	str	r3, [sp, #4]
 800068c:	4643      	mov	r3, r8
 800068e:	2b00      	cmp	r3, #0
 8000690:	d0d8      	beq.n	8000644 <__udivmoddi4+0x84>
 8000692:	07fb      	lsls	r3, r7, #31
 8000694:	0872      	lsrs	r2, r6, #1
 8000696:	431a      	orrs	r2, r3
 8000698:	4646      	mov	r6, r8
 800069a:	087b      	lsrs	r3, r7, #1
 800069c:	e00e      	b.n	80006bc <__udivmoddi4+0xfc>
 800069e:	42ab      	cmp	r3, r5
 80006a0:	d101      	bne.n	80006a6 <__udivmoddi4+0xe6>
 80006a2:	42a2      	cmp	r2, r4
 80006a4:	d80c      	bhi.n	80006c0 <__udivmoddi4+0x100>
 80006a6:	1aa4      	subs	r4, r4, r2
 80006a8:	419d      	sbcs	r5, r3
 80006aa:	2001      	movs	r0, #1
 80006ac:	1924      	adds	r4, r4, r4
 80006ae:	416d      	adcs	r5, r5
 80006b0:	2100      	movs	r1, #0
 80006b2:	3e01      	subs	r6, #1
 80006b4:	1824      	adds	r4, r4, r0
 80006b6:	414d      	adcs	r5, r1
 80006b8:	2e00      	cmp	r6, #0
 80006ba:	d006      	beq.n	80006ca <__udivmoddi4+0x10a>
 80006bc:	42ab      	cmp	r3, r5
 80006be:	d9ee      	bls.n	800069e <__udivmoddi4+0xde>
 80006c0:	3e01      	subs	r6, #1
 80006c2:	1924      	adds	r4, r4, r4
 80006c4:	416d      	adcs	r5, r5
 80006c6:	2e00      	cmp	r6, #0
 80006c8:	d1f8      	bne.n	80006bc <__udivmoddi4+0xfc>
 80006ca:	9800      	ldr	r0, [sp, #0]
 80006cc:	9901      	ldr	r1, [sp, #4]
 80006ce:	465b      	mov	r3, fp
 80006d0:	1900      	adds	r0, r0, r4
 80006d2:	4169      	adcs	r1, r5
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	db24      	blt.n	8000722 <__udivmoddi4+0x162>
 80006d8:	002b      	movs	r3, r5
 80006da:	465a      	mov	r2, fp
 80006dc:	4644      	mov	r4, r8
 80006de:	40d3      	lsrs	r3, r2
 80006e0:	002a      	movs	r2, r5
 80006e2:	40e2      	lsrs	r2, r4
 80006e4:	001c      	movs	r4, r3
 80006e6:	465b      	mov	r3, fp
 80006e8:	0015      	movs	r5, r2
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	db2a      	blt.n	8000744 <__udivmoddi4+0x184>
 80006ee:	0026      	movs	r6, r4
 80006f0:	409e      	lsls	r6, r3
 80006f2:	0033      	movs	r3, r6
 80006f4:	0026      	movs	r6, r4
 80006f6:	4647      	mov	r7, r8
 80006f8:	40be      	lsls	r6, r7
 80006fa:	0032      	movs	r2, r6
 80006fc:	1a80      	subs	r0, r0, r2
 80006fe:	4199      	sbcs	r1, r3
 8000700:	9000      	str	r0, [sp, #0]
 8000702:	9101      	str	r1, [sp, #4]
 8000704:	e79e      	b.n	8000644 <__udivmoddi4+0x84>
 8000706:	42a3      	cmp	r3, r4
 8000708:	d8bc      	bhi.n	8000684 <__udivmoddi4+0xc4>
 800070a:	e782      	b.n	8000612 <__udivmoddi4+0x52>
 800070c:	4642      	mov	r2, r8
 800070e:	2320      	movs	r3, #32
 8000710:	2100      	movs	r1, #0
 8000712:	1a9b      	subs	r3, r3, r2
 8000714:	2200      	movs	r2, #0
 8000716:	9100      	str	r1, [sp, #0]
 8000718:	9201      	str	r2, [sp, #4]
 800071a:	2201      	movs	r2, #1
 800071c:	40da      	lsrs	r2, r3
 800071e:	9201      	str	r2, [sp, #4]
 8000720:	e785      	b.n	800062e <__udivmoddi4+0x6e>
 8000722:	4642      	mov	r2, r8
 8000724:	2320      	movs	r3, #32
 8000726:	1a9b      	subs	r3, r3, r2
 8000728:	002a      	movs	r2, r5
 800072a:	4646      	mov	r6, r8
 800072c:	409a      	lsls	r2, r3
 800072e:	0023      	movs	r3, r4
 8000730:	40f3      	lsrs	r3, r6
 8000732:	4644      	mov	r4, r8
 8000734:	4313      	orrs	r3, r2
 8000736:	002a      	movs	r2, r5
 8000738:	40e2      	lsrs	r2, r4
 800073a:	001c      	movs	r4, r3
 800073c:	465b      	mov	r3, fp
 800073e:	0015      	movs	r5, r2
 8000740:	2b00      	cmp	r3, #0
 8000742:	dad4      	bge.n	80006ee <__udivmoddi4+0x12e>
 8000744:	4642      	mov	r2, r8
 8000746:	002f      	movs	r7, r5
 8000748:	2320      	movs	r3, #32
 800074a:	0026      	movs	r6, r4
 800074c:	4097      	lsls	r7, r2
 800074e:	1a9b      	subs	r3, r3, r2
 8000750:	40de      	lsrs	r6, r3
 8000752:	003b      	movs	r3, r7
 8000754:	4333      	orrs	r3, r6
 8000756:	e7cd      	b.n	80006f4 <__udivmoddi4+0x134>

08000758 <__aeabi_dadd>:
 8000758:	b5f0      	push	{r4, r5, r6, r7, lr}
 800075a:	464f      	mov	r7, r9
 800075c:	4646      	mov	r6, r8
 800075e:	46d6      	mov	lr, sl
 8000760:	b5c0      	push	{r6, r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	9000      	str	r0, [sp, #0]
 8000766:	9101      	str	r1, [sp, #4]
 8000768:	030e      	lsls	r6, r1, #12
 800076a:	004c      	lsls	r4, r1, #1
 800076c:	0fcd      	lsrs	r5, r1, #31
 800076e:	0a71      	lsrs	r1, r6, #9
 8000770:	9e00      	ldr	r6, [sp, #0]
 8000772:	005f      	lsls	r7, r3, #1
 8000774:	0f76      	lsrs	r6, r6, #29
 8000776:	430e      	orrs	r6, r1
 8000778:	9900      	ldr	r1, [sp, #0]
 800077a:	9200      	str	r2, [sp, #0]
 800077c:	9301      	str	r3, [sp, #4]
 800077e:	00c9      	lsls	r1, r1, #3
 8000780:	4689      	mov	r9, r1
 8000782:	0319      	lsls	r1, r3, #12
 8000784:	0d7b      	lsrs	r3, r7, #21
 8000786:	4698      	mov	r8, r3
 8000788:	9b01      	ldr	r3, [sp, #4]
 800078a:	0a49      	lsrs	r1, r1, #9
 800078c:	0fdb      	lsrs	r3, r3, #31
 800078e:	469c      	mov	ip, r3
 8000790:	9b00      	ldr	r3, [sp, #0]
 8000792:	9a00      	ldr	r2, [sp, #0]
 8000794:	0f5b      	lsrs	r3, r3, #29
 8000796:	430b      	orrs	r3, r1
 8000798:	4641      	mov	r1, r8
 800079a:	0d64      	lsrs	r4, r4, #21
 800079c:	00d2      	lsls	r2, r2, #3
 800079e:	1a61      	subs	r1, r4, r1
 80007a0:	4565      	cmp	r5, ip
 80007a2:	d100      	bne.n	80007a6 <__aeabi_dadd+0x4e>
 80007a4:	e0a6      	b.n	80008f4 <__aeabi_dadd+0x19c>
 80007a6:	2900      	cmp	r1, #0
 80007a8:	dd72      	ble.n	8000890 <__aeabi_dadd+0x138>
 80007aa:	4647      	mov	r7, r8
 80007ac:	2f00      	cmp	r7, #0
 80007ae:	d100      	bne.n	80007b2 <__aeabi_dadd+0x5a>
 80007b0:	e0dd      	b.n	800096e <__aeabi_dadd+0x216>
 80007b2:	4fcc      	ldr	r7, [pc, #816]	@ (8000ae4 <__aeabi_dadd+0x38c>)
 80007b4:	42bc      	cmp	r4, r7
 80007b6:	d100      	bne.n	80007ba <__aeabi_dadd+0x62>
 80007b8:	e19a      	b.n	8000af0 <__aeabi_dadd+0x398>
 80007ba:	2701      	movs	r7, #1
 80007bc:	2938      	cmp	r1, #56	@ 0x38
 80007be:	dc17      	bgt.n	80007f0 <__aeabi_dadd+0x98>
 80007c0:	2780      	movs	r7, #128	@ 0x80
 80007c2:	043f      	lsls	r7, r7, #16
 80007c4:	433b      	orrs	r3, r7
 80007c6:	291f      	cmp	r1, #31
 80007c8:	dd00      	ble.n	80007cc <__aeabi_dadd+0x74>
 80007ca:	e1dd      	b.n	8000b88 <__aeabi_dadd+0x430>
 80007cc:	2720      	movs	r7, #32
 80007ce:	1a78      	subs	r0, r7, r1
 80007d0:	001f      	movs	r7, r3
 80007d2:	4087      	lsls	r7, r0
 80007d4:	46ba      	mov	sl, r7
 80007d6:	0017      	movs	r7, r2
 80007d8:	40cf      	lsrs	r7, r1
 80007da:	4684      	mov	ip, r0
 80007dc:	0038      	movs	r0, r7
 80007de:	4657      	mov	r7, sl
 80007e0:	4307      	orrs	r7, r0
 80007e2:	4660      	mov	r0, ip
 80007e4:	4082      	lsls	r2, r0
 80007e6:	40cb      	lsrs	r3, r1
 80007e8:	1e50      	subs	r0, r2, #1
 80007ea:	4182      	sbcs	r2, r0
 80007ec:	1af6      	subs	r6, r6, r3
 80007ee:	4317      	orrs	r7, r2
 80007f0:	464b      	mov	r3, r9
 80007f2:	1bdf      	subs	r7, r3, r7
 80007f4:	45b9      	cmp	r9, r7
 80007f6:	4180      	sbcs	r0, r0
 80007f8:	4240      	negs	r0, r0
 80007fa:	1a36      	subs	r6, r6, r0
 80007fc:	0233      	lsls	r3, r6, #8
 80007fe:	d400      	bmi.n	8000802 <__aeabi_dadd+0xaa>
 8000800:	e0ff      	b.n	8000a02 <__aeabi_dadd+0x2aa>
 8000802:	0276      	lsls	r6, r6, #9
 8000804:	0a76      	lsrs	r6, r6, #9
 8000806:	2e00      	cmp	r6, #0
 8000808:	d100      	bne.n	800080c <__aeabi_dadd+0xb4>
 800080a:	e13c      	b.n	8000a86 <__aeabi_dadd+0x32e>
 800080c:	0030      	movs	r0, r6
 800080e:	f001 ffc5 	bl	800279c <__clzsi2>
 8000812:	0003      	movs	r3, r0
 8000814:	3b08      	subs	r3, #8
 8000816:	2120      	movs	r1, #32
 8000818:	0038      	movs	r0, r7
 800081a:	1aca      	subs	r2, r1, r3
 800081c:	40d0      	lsrs	r0, r2
 800081e:	409e      	lsls	r6, r3
 8000820:	0002      	movs	r2, r0
 8000822:	409f      	lsls	r7, r3
 8000824:	4332      	orrs	r2, r6
 8000826:	429c      	cmp	r4, r3
 8000828:	dd00      	ble.n	800082c <__aeabi_dadd+0xd4>
 800082a:	e1a6      	b.n	8000b7a <__aeabi_dadd+0x422>
 800082c:	1b18      	subs	r0, r3, r4
 800082e:	3001      	adds	r0, #1
 8000830:	1a09      	subs	r1, r1, r0
 8000832:	003e      	movs	r6, r7
 8000834:	408f      	lsls	r7, r1
 8000836:	40c6      	lsrs	r6, r0
 8000838:	1e7b      	subs	r3, r7, #1
 800083a:	419f      	sbcs	r7, r3
 800083c:	0013      	movs	r3, r2
 800083e:	408b      	lsls	r3, r1
 8000840:	4337      	orrs	r7, r6
 8000842:	431f      	orrs	r7, r3
 8000844:	40c2      	lsrs	r2, r0
 8000846:	003b      	movs	r3, r7
 8000848:	0016      	movs	r6, r2
 800084a:	2400      	movs	r4, #0
 800084c:	4313      	orrs	r3, r2
 800084e:	d100      	bne.n	8000852 <__aeabi_dadd+0xfa>
 8000850:	e1df      	b.n	8000c12 <__aeabi_dadd+0x4ba>
 8000852:	077b      	lsls	r3, r7, #29
 8000854:	d100      	bne.n	8000858 <__aeabi_dadd+0x100>
 8000856:	e332      	b.n	8000ebe <__aeabi_dadd+0x766>
 8000858:	230f      	movs	r3, #15
 800085a:	003a      	movs	r2, r7
 800085c:	403b      	ands	r3, r7
 800085e:	2b04      	cmp	r3, #4
 8000860:	d004      	beq.n	800086c <__aeabi_dadd+0x114>
 8000862:	1d3a      	adds	r2, r7, #4
 8000864:	42ba      	cmp	r2, r7
 8000866:	41bf      	sbcs	r7, r7
 8000868:	427f      	negs	r7, r7
 800086a:	19f6      	adds	r6, r6, r7
 800086c:	0233      	lsls	r3, r6, #8
 800086e:	d400      	bmi.n	8000872 <__aeabi_dadd+0x11a>
 8000870:	e323      	b.n	8000eba <__aeabi_dadd+0x762>
 8000872:	4b9c      	ldr	r3, [pc, #624]	@ (8000ae4 <__aeabi_dadd+0x38c>)
 8000874:	3401      	adds	r4, #1
 8000876:	429c      	cmp	r4, r3
 8000878:	d100      	bne.n	800087c <__aeabi_dadd+0x124>
 800087a:	e0b4      	b.n	80009e6 <__aeabi_dadd+0x28e>
 800087c:	4b9a      	ldr	r3, [pc, #616]	@ (8000ae8 <__aeabi_dadd+0x390>)
 800087e:	0564      	lsls	r4, r4, #21
 8000880:	401e      	ands	r6, r3
 8000882:	0d64      	lsrs	r4, r4, #21
 8000884:	0777      	lsls	r7, r6, #29
 8000886:	08d2      	lsrs	r2, r2, #3
 8000888:	0276      	lsls	r6, r6, #9
 800088a:	4317      	orrs	r7, r2
 800088c:	0b36      	lsrs	r6, r6, #12
 800088e:	e0ac      	b.n	80009ea <__aeabi_dadd+0x292>
 8000890:	2900      	cmp	r1, #0
 8000892:	d100      	bne.n	8000896 <__aeabi_dadd+0x13e>
 8000894:	e07e      	b.n	8000994 <__aeabi_dadd+0x23c>
 8000896:	4641      	mov	r1, r8
 8000898:	1b09      	subs	r1, r1, r4
 800089a:	2c00      	cmp	r4, #0
 800089c:	d000      	beq.n	80008a0 <__aeabi_dadd+0x148>
 800089e:	e160      	b.n	8000b62 <__aeabi_dadd+0x40a>
 80008a0:	0034      	movs	r4, r6
 80008a2:	4648      	mov	r0, r9
 80008a4:	4304      	orrs	r4, r0
 80008a6:	d100      	bne.n	80008aa <__aeabi_dadd+0x152>
 80008a8:	e1c9      	b.n	8000c3e <__aeabi_dadd+0x4e6>
 80008aa:	1e4c      	subs	r4, r1, #1
 80008ac:	2901      	cmp	r1, #1
 80008ae:	d100      	bne.n	80008b2 <__aeabi_dadd+0x15a>
 80008b0:	e22e      	b.n	8000d10 <__aeabi_dadd+0x5b8>
 80008b2:	4d8c      	ldr	r5, [pc, #560]	@ (8000ae4 <__aeabi_dadd+0x38c>)
 80008b4:	42a9      	cmp	r1, r5
 80008b6:	d100      	bne.n	80008ba <__aeabi_dadd+0x162>
 80008b8:	e224      	b.n	8000d04 <__aeabi_dadd+0x5ac>
 80008ba:	2701      	movs	r7, #1
 80008bc:	2c38      	cmp	r4, #56	@ 0x38
 80008be:	dc11      	bgt.n	80008e4 <__aeabi_dadd+0x18c>
 80008c0:	0021      	movs	r1, r4
 80008c2:	291f      	cmp	r1, #31
 80008c4:	dd00      	ble.n	80008c8 <__aeabi_dadd+0x170>
 80008c6:	e20b      	b.n	8000ce0 <__aeabi_dadd+0x588>
 80008c8:	2420      	movs	r4, #32
 80008ca:	0037      	movs	r7, r6
 80008cc:	4648      	mov	r0, r9
 80008ce:	1a64      	subs	r4, r4, r1
 80008d0:	40a7      	lsls	r7, r4
 80008d2:	40c8      	lsrs	r0, r1
 80008d4:	4307      	orrs	r7, r0
 80008d6:	4648      	mov	r0, r9
 80008d8:	40a0      	lsls	r0, r4
 80008da:	40ce      	lsrs	r6, r1
 80008dc:	1e44      	subs	r4, r0, #1
 80008de:	41a0      	sbcs	r0, r4
 80008e0:	1b9b      	subs	r3, r3, r6
 80008e2:	4307      	orrs	r7, r0
 80008e4:	1bd7      	subs	r7, r2, r7
 80008e6:	42ba      	cmp	r2, r7
 80008e8:	4192      	sbcs	r2, r2
 80008ea:	4252      	negs	r2, r2
 80008ec:	4665      	mov	r5, ip
 80008ee:	4644      	mov	r4, r8
 80008f0:	1a9e      	subs	r6, r3, r2
 80008f2:	e783      	b.n	80007fc <__aeabi_dadd+0xa4>
 80008f4:	2900      	cmp	r1, #0
 80008f6:	dc00      	bgt.n	80008fa <__aeabi_dadd+0x1a2>
 80008f8:	e09c      	b.n	8000a34 <__aeabi_dadd+0x2dc>
 80008fa:	4647      	mov	r7, r8
 80008fc:	2f00      	cmp	r7, #0
 80008fe:	d167      	bne.n	80009d0 <__aeabi_dadd+0x278>
 8000900:	001f      	movs	r7, r3
 8000902:	4317      	orrs	r7, r2
 8000904:	d100      	bne.n	8000908 <__aeabi_dadd+0x1b0>
 8000906:	e0e4      	b.n	8000ad2 <__aeabi_dadd+0x37a>
 8000908:	1e48      	subs	r0, r1, #1
 800090a:	2901      	cmp	r1, #1
 800090c:	d100      	bne.n	8000910 <__aeabi_dadd+0x1b8>
 800090e:	e19b      	b.n	8000c48 <__aeabi_dadd+0x4f0>
 8000910:	4f74      	ldr	r7, [pc, #464]	@ (8000ae4 <__aeabi_dadd+0x38c>)
 8000912:	42b9      	cmp	r1, r7
 8000914:	d100      	bne.n	8000918 <__aeabi_dadd+0x1c0>
 8000916:	e0eb      	b.n	8000af0 <__aeabi_dadd+0x398>
 8000918:	2701      	movs	r7, #1
 800091a:	0001      	movs	r1, r0
 800091c:	2838      	cmp	r0, #56	@ 0x38
 800091e:	dc11      	bgt.n	8000944 <__aeabi_dadd+0x1ec>
 8000920:	291f      	cmp	r1, #31
 8000922:	dd00      	ble.n	8000926 <__aeabi_dadd+0x1ce>
 8000924:	e1c7      	b.n	8000cb6 <__aeabi_dadd+0x55e>
 8000926:	2720      	movs	r7, #32
 8000928:	1a78      	subs	r0, r7, r1
 800092a:	001f      	movs	r7, r3
 800092c:	4684      	mov	ip, r0
 800092e:	4087      	lsls	r7, r0
 8000930:	0010      	movs	r0, r2
 8000932:	40c8      	lsrs	r0, r1
 8000934:	4307      	orrs	r7, r0
 8000936:	4660      	mov	r0, ip
 8000938:	4082      	lsls	r2, r0
 800093a:	40cb      	lsrs	r3, r1
 800093c:	1e50      	subs	r0, r2, #1
 800093e:	4182      	sbcs	r2, r0
 8000940:	18f6      	adds	r6, r6, r3
 8000942:	4317      	orrs	r7, r2
 8000944:	444f      	add	r7, r9
 8000946:	454f      	cmp	r7, r9
 8000948:	4180      	sbcs	r0, r0
 800094a:	4240      	negs	r0, r0
 800094c:	1836      	adds	r6, r6, r0
 800094e:	0233      	lsls	r3, r6, #8
 8000950:	d557      	bpl.n	8000a02 <__aeabi_dadd+0x2aa>
 8000952:	4b64      	ldr	r3, [pc, #400]	@ (8000ae4 <__aeabi_dadd+0x38c>)
 8000954:	3401      	adds	r4, #1
 8000956:	429c      	cmp	r4, r3
 8000958:	d045      	beq.n	80009e6 <__aeabi_dadd+0x28e>
 800095a:	2101      	movs	r1, #1
 800095c:	4b62      	ldr	r3, [pc, #392]	@ (8000ae8 <__aeabi_dadd+0x390>)
 800095e:	087a      	lsrs	r2, r7, #1
 8000960:	401e      	ands	r6, r3
 8000962:	4039      	ands	r1, r7
 8000964:	430a      	orrs	r2, r1
 8000966:	07f7      	lsls	r7, r6, #31
 8000968:	4317      	orrs	r7, r2
 800096a:	0876      	lsrs	r6, r6, #1
 800096c:	e771      	b.n	8000852 <__aeabi_dadd+0xfa>
 800096e:	001f      	movs	r7, r3
 8000970:	4317      	orrs	r7, r2
 8000972:	d100      	bne.n	8000976 <__aeabi_dadd+0x21e>
 8000974:	e0ad      	b.n	8000ad2 <__aeabi_dadd+0x37a>
 8000976:	1e4f      	subs	r7, r1, #1
 8000978:	46bc      	mov	ip, r7
 800097a:	2901      	cmp	r1, #1
 800097c:	d100      	bne.n	8000980 <__aeabi_dadd+0x228>
 800097e:	e182      	b.n	8000c86 <__aeabi_dadd+0x52e>
 8000980:	4f58      	ldr	r7, [pc, #352]	@ (8000ae4 <__aeabi_dadd+0x38c>)
 8000982:	42b9      	cmp	r1, r7
 8000984:	d100      	bne.n	8000988 <__aeabi_dadd+0x230>
 8000986:	e190      	b.n	8000caa <__aeabi_dadd+0x552>
 8000988:	4661      	mov	r1, ip
 800098a:	2701      	movs	r7, #1
 800098c:	2938      	cmp	r1, #56	@ 0x38
 800098e:	dd00      	ble.n	8000992 <__aeabi_dadd+0x23a>
 8000990:	e72e      	b.n	80007f0 <__aeabi_dadd+0x98>
 8000992:	e718      	b.n	80007c6 <__aeabi_dadd+0x6e>
 8000994:	4f55      	ldr	r7, [pc, #340]	@ (8000aec <__aeabi_dadd+0x394>)
 8000996:	1c61      	adds	r1, r4, #1
 8000998:	4239      	tst	r1, r7
 800099a:	d000      	beq.n	800099e <__aeabi_dadd+0x246>
 800099c:	e0d0      	b.n	8000b40 <__aeabi_dadd+0x3e8>
 800099e:	0031      	movs	r1, r6
 80009a0:	4648      	mov	r0, r9
 80009a2:	001f      	movs	r7, r3
 80009a4:	4301      	orrs	r1, r0
 80009a6:	4317      	orrs	r7, r2
 80009a8:	2c00      	cmp	r4, #0
 80009aa:	d000      	beq.n	80009ae <__aeabi_dadd+0x256>
 80009ac:	e13d      	b.n	8000c2a <__aeabi_dadd+0x4d2>
 80009ae:	2900      	cmp	r1, #0
 80009b0:	d100      	bne.n	80009b4 <__aeabi_dadd+0x25c>
 80009b2:	e1bc      	b.n	8000d2e <__aeabi_dadd+0x5d6>
 80009b4:	2f00      	cmp	r7, #0
 80009b6:	d000      	beq.n	80009ba <__aeabi_dadd+0x262>
 80009b8:	e1bf      	b.n	8000d3a <__aeabi_dadd+0x5e2>
 80009ba:	464b      	mov	r3, r9
 80009bc:	2100      	movs	r1, #0
 80009be:	08d8      	lsrs	r0, r3, #3
 80009c0:	0777      	lsls	r7, r6, #29
 80009c2:	4307      	orrs	r7, r0
 80009c4:	08f0      	lsrs	r0, r6, #3
 80009c6:	0306      	lsls	r6, r0, #12
 80009c8:	054c      	lsls	r4, r1, #21
 80009ca:	0b36      	lsrs	r6, r6, #12
 80009cc:	0d64      	lsrs	r4, r4, #21
 80009ce:	e00c      	b.n	80009ea <__aeabi_dadd+0x292>
 80009d0:	4f44      	ldr	r7, [pc, #272]	@ (8000ae4 <__aeabi_dadd+0x38c>)
 80009d2:	42bc      	cmp	r4, r7
 80009d4:	d100      	bne.n	80009d8 <__aeabi_dadd+0x280>
 80009d6:	e08b      	b.n	8000af0 <__aeabi_dadd+0x398>
 80009d8:	2701      	movs	r7, #1
 80009da:	2938      	cmp	r1, #56	@ 0x38
 80009dc:	dcb2      	bgt.n	8000944 <__aeabi_dadd+0x1ec>
 80009de:	2780      	movs	r7, #128	@ 0x80
 80009e0:	043f      	lsls	r7, r7, #16
 80009e2:	433b      	orrs	r3, r7
 80009e4:	e79c      	b.n	8000920 <__aeabi_dadd+0x1c8>
 80009e6:	2600      	movs	r6, #0
 80009e8:	2700      	movs	r7, #0
 80009ea:	0524      	lsls	r4, r4, #20
 80009ec:	4334      	orrs	r4, r6
 80009ee:	07ed      	lsls	r5, r5, #31
 80009f0:	432c      	orrs	r4, r5
 80009f2:	0038      	movs	r0, r7
 80009f4:	0021      	movs	r1, r4
 80009f6:	b002      	add	sp, #8
 80009f8:	bce0      	pop	{r5, r6, r7}
 80009fa:	46ba      	mov	sl, r7
 80009fc:	46b1      	mov	r9, r6
 80009fe:	46a8      	mov	r8, r5
 8000a00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a02:	077b      	lsls	r3, r7, #29
 8000a04:	d004      	beq.n	8000a10 <__aeabi_dadd+0x2b8>
 8000a06:	230f      	movs	r3, #15
 8000a08:	403b      	ands	r3, r7
 8000a0a:	2b04      	cmp	r3, #4
 8000a0c:	d000      	beq.n	8000a10 <__aeabi_dadd+0x2b8>
 8000a0e:	e728      	b.n	8000862 <__aeabi_dadd+0x10a>
 8000a10:	08f8      	lsrs	r0, r7, #3
 8000a12:	4b34      	ldr	r3, [pc, #208]	@ (8000ae4 <__aeabi_dadd+0x38c>)
 8000a14:	0777      	lsls	r7, r6, #29
 8000a16:	4307      	orrs	r7, r0
 8000a18:	08f0      	lsrs	r0, r6, #3
 8000a1a:	429c      	cmp	r4, r3
 8000a1c:	d000      	beq.n	8000a20 <__aeabi_dadd+0x2c8>
 8000a1e:	e24a      	b.n	8000eb6 <__aeabi_dadd+0x75e>
 8000a20:	003b      	movs	r3, r7
 8000a22:	4303      	orrs	r3, r0
 8000a24:	d059      	beq.n	8000ada <__aeabi_dadd+0x382>
 8000a26:	2680      	movs	r6, #128	@ 0x80
 8000a28:	0336      	lsls	r6, r6, #12
 8000a2a:	4306      	orrs	r6, r0
 8000a2c:	0336      	lsls	r6, r6, #12
 8000a2e:	4c2d      	ldr	r4, [pc, #180]	@ (8000ae4 <__aeabi_dadd+0x38c>)
 8000a30:	0b36      	lsrs	r6, r6, #12
 8000a32:	e7da      	b.n	80009ea <__aeabi_dadd+0x292>
 8000a34:	2900      	cmp	r1, #0
 8000a36:	d061      	beq.n	8000afc <__aeabi_dadd+0x3a4>
 8000a38:	4641      	mov	r1, r8
 8000a3a:	1b09      	subs	r1, r1, r4
 8000a3c:	2c00      	cmp	r4, #0
 8000a3e:	d100      	bne.n	8000a42 <__aeabi_dadd+0x2ea>
 8000a40:	e0b9      	b.n	8000bb6 <__aeabi_dadd+0x45e>
 8000a42:	4c28      	ldr	r4, [pc, #160]	@ (8000ae4 <__aeabi_dadd+0x38c>)
 8000a44:	45a0      	cmp	r8, r4
 8000a46:	d100      	bne.n	8000a4a <__aeabi_dadd+0x2f2>
 8000a48:	e1a5      	b.n	8000d96 <__aeabi_dadd+0x63e>
 8000a4a:	2701      	movs	r7, #1
 8000a4c:	2938      	cmp	r1, #56	@ 0x38
 8000a4e:	dc13      	bgt.n	8000a78 <__aeabi_dadd+0x320>
 8000a50:	2480      	movs	r4, #128	@ 0x80
 8000a52:	0424      	lsls	r4, r4, #16
 8000a54:	4326      	orrs	r6, r4
 8000a56:	291f      	cmp	r1, #31
 8000a58:	dd00      	ble.n	8000a5c <__aeabi_dadd+0x304>
 8000a5a:	e1c8      	b.n	8000dee <__aeabi_dadd+0x696>
 8000a5c:	2420      	movs	r4, #32
 8000a5e:	0037      	movs	r7, r6
 8000a60:	4648      	mov	r0, r9
 8000a62:	1a64      	subs	r4, r4, r1
 8000a64:	40a7      	lsls	r7, r4
 8000a66:	40c8      	lsrs	r0, r1
 8000a68:	4307      	orrs	r7, r0
 8000a6a:	4648      	mov	r0, r9
 8000a6c:	40a0      	lsls	r0, r4
 8000a6e:	40ce      	lsrs	r6, r1
 8000a70:	1e44      	subs	r4, r0, #1
 8000a72:	41a0      	sbcs	r0, r4
 8000a74:	199b      	adds	r3, r3, r6
 8000a76:	4307      	orrs	r7, r0
 8000a78:	18bf      	adds	r7, r7, r2
 8000a7a:	4297      	cmp	r7, r2
 8000a7c:	4192      	sbcs	r2, r2
 8000a7e:	4252      	negs	r2, r2
 8000a80:	4644      	mov	r4, r8
 8000a82:	18d6      	adds	r6, r2, r3
 8000a84:	e763      	b.n	800094e <__aeabi_dadd+0x1f6>
 8000a86:	0038      	movs	r0, r7
 8000a88:	f001 fe88 	bl	800279c <__clzsi2>
 8000a8c:	0003      	movs	r3, r0
 8000a8e:	3318      	adds	r3, #24
 8000a90:	2b1f      	cmp	r3, #31
 8000a92:	dc00      	bgt.n	8000a96 <__aeabi_dadd+0x33e>
 8000a94:	e6bf      	b.n	8000816 <__aeabi_dadd+0xbe>
 8000a96:	003a      	movs	r2, r7
 8000a98:	3808      	subs	r0, #8
 8000a9a:	4082      	lsls	r2, r0
 8000a9c:	429c      	cmp	r4, r3
 8000a9e:	dd00      	ble.n	8000aa2 <__aeabi_dadd+0x34a>
 8000aa0:	e083      	b.n	8000baa <__aeabi_dadd+0x452>
 8000aa2:	1b1b      	subs	r3, r3, r4
 8000aa4:	1c58      	adds	r0, r3, #1
 8000aa6:	281f      	cmp	r0, #31
 8000aa8:	dc00      	bgt.n	8000aac <__aeabi_dadd+0x354>
 8000aaa:	e1b4      	b.n	8000e16 <__aeabi_dadd+0x6be>
 8000aac:	0017      	movs	r7, r2
 8000aae:	3b1f      	subs	r3, #31
 8000ab0:	40df      	lsrs	r7, r3
 8000ab2:	2820      	cmp	r0, #32
 8000ab4:	d005      	beq.n	8000ac2 <__aeabi_dadd+0x36a>
 8000ab6:	2340      	movs	r3, #64	@ 0x40
 8000ab8:	1a1b      	subs	r3, r3, r0
 8000aba:	409a      	lsls	r2, r3
 8000abc:	1e53      	subs	r3, r2, #1
 8000abe:	419a      	sbcs	r2, r3
 8000ac0:	4317      	orrs	r7, r2
 8000ac2:	2400      	movs	r4, #0
 8000ac4:	2f00      	cmp	r7, #0
 8000ac6:	d00a      	beq.n	8000ade <__aeabi_dadd+0x386>
 8000ac8:	077b      	lsls	r3, r7, #29
 8000aca:	d000      	beq.n	8000ace <__aeabi_dadd+0x376>
 8000acc:	e6c4      	b.n	8000858 <__aeabi_dadd+0x100>
 8000ace:	0026      	movs	r6, r4
 8000ad0:	e79e      	b.n	8000a10 <__aeabi_dadd+0x2b8>
 8000ad2:	464b      	mov	r3, r9
 8000ad4:	000c      	movs	r4, r1
 8000ad6:	08d8      	lsrs	r0, r3, #3
 8000ad8:	e79b      	b.n	8000a12 <__aeabi_dadd+0x2ba>
 8000ada:	2700      	movs	r7, #0
 8000adc:	4c01      	ldr	r4, [pc, #4]	@ (8000ae4 <__aeabi_dadd+0x38c>)
 8000ade:	2600      	movs	r6, #0
 8000ae0:	e783      	b.n	80009ea <__aeabi_dadd+0x292>
 8000ae2:	46c0      	nop			@ (mov r8, r8)
 8000ae4:	000007ff 	.word	0x000007ff
 8000ae8:	ff7fffff 	.word	0xff7fffff
 8000aec:	000007fe 	.word	0x000007fe
 8000af0:	464b      	mov	r3, r9
 8000af2:	0777      	lsls	r7, r6, #29
 8000af4:	08d8      	lsrs	r0, r3, #3
 8000af6:	4307      	orrs	r7, r0
 8000af8:	08f0      	lsrs	r0, r6, #3
 8000afa:	e791      	b.n	8000a20 <__aeabi_dadd+0x2c8>
 8000afc:	4fcd      	ldr	r7, [pc, #820]	@ (8000e34 <__aeabi_dadd+0x6dc>)
 8000afe:	1c61      	adds	r1, r4, #1
 8000b00:	4239      	tst	r1, r7
 8000b02:	d16b      	bne.n	8000bdc <__aeabi_dadd+0x484>
 8000b04:	0031      	movs	r1, r6
 8000b06:	4648      	mov	r0, r9
 8000b08:	4301      	orrs	r1, r0
 8000b0a:	2c00      	cmp	r4, #0
 8000b0c:	d000      	beq.n	8000b10 <__aeabi_dadd+0x3b8>
 8000b0e:	e14b      	b.n	8000da8 <__aeabi_dadd+0x650>
 8000b10:	001f      	movs	r7, r3
 8000b12:	4317      	orrs	r7, r2
 8000b14:	2900      	cmp	r1, #0
 8000b16:	d100      	bne.n	8000b1a <__aeabi_dadd+0x3c2>
 8000b18:	e181      	b.n	8000e1e <__aeabi_dadd+0x6c6>
 8000b1a:	2f00      	cmp	r7, #0
 8000b1c:	d100      	bne.n	8000b20 <__aeabi_dadd+0x3c8>
 8000b1e:	e74c      	b.n	80009ba <__aeabi_dadd+0x262>
 8000b20:	444a      	add	r2, r9
 8000b22:	454a      	cmp	r2, r9
 8000b24:	4180      	sbcs	r0, r0
 8000b26:	18f6      	adds	r6, r6, r3
 8000b28:	4240      	negs	r0, r0
 8000b2a:	1836      	adds	r6, r6, r0
 8000b2c:	0233      	lsls	r3, r6, #8
 8000b2e:	d500      	bpl.n	8000b32 <__aeabi_dadd+0x3da>
 8000b30:	e1b0      	b.n	8000e94 <__aeabi_dadd+0x73c>
 8000b32:	0017      	movs	r7, r2
 8000b34:	4691      	mov	r9, r2
 8000b36:	4337      	orrs	r7, r6
 8000b38:	d000      	beq.n	8000b3c <__aeabi_dadd+0x3e4>
 8000b3a:	e73e      	b.n	80009ba <__aeabi_dadd+0x262>
 8000b3c:	2600      	movs	r6, #0
 8000b3e:	e754      	b.n	80009ea <__aeabi_dadd+0x292>
 8000b40:	4649      	mov	r1, r9
 8000b42:	1a89      	subs	r1, r1, r2
 8000b44:	4688      	mov	r8, r1
 8000b46:	45c1      	cmp	r9, r8
 8000b48:	41bf      	sbcs	r7, r7
 8000b4a:	1af1      	subs	r1, r6, r3
 8000b4c:	427f      	negs	r7, r7
 8000b4e:	1bc9      	subs	r1, r1, r7
 8000b50:	020f      	lsls	r7, r1, #8
 8000b52:	d461      	bmi.n	8000c18 <__aeabi_dadd+0x4c0>
 8000b54:	4647      	mov	r7, r8
 8000b56:	430f      	orrs	r7, r1
 8000b58:	d100      	bne.n	8000b5c <__aeabi_dadd+0x404>
 8000b5a:	e0bd      	b.n	8000cd8 <__aeabi_dadd+0x580>
 8000b5c:	000e      	movs	r6, r1
 8000b5e:	4647      	mov	r7, r8
 8000b60:	e651      	b.n	8000806 <__aeabi_dadd+0xae>
 8000b62:	4cb5      	ldr	r4, [pc, #724]	@ (8000e38 <__aeabi_dadd+0x6e0>)
 8000b64:	45a0      	cmp	r8, r4
 8000b66:	d100      	bne.n	8000b6a <__aeabi_dadd+0x412>
 8000b68:	e100      	b.n	8000d6c <__aeabi_dadd+0x614>
 8000b6a:	2701      	movs	r7, #1
 8000b6c:	2938      	cmp	r1, #56	@ 0x38
 8000b6e:	dd00      	ble.n	8000b72 <__aeabi_dadd+0x41a>
 8000b70:	e6b8      	b.n	80008e4 <__aeabi_dadd+0x18c>
 8000b72:	2480      	movs	r4, #128	@ 0x80
 8000b74:	0424      	lsls	r4, r4, #16
 8000b76:	4326      	orrs	r6, r4
 8000b78:	e6a3      	b.n	80008c2 <__aeabi_dadd+0x16a>
 8000b7a:	4eb0      	ldr	r6, [pc, #704]	@ (8000e3c <__aeabi_dadd+0x6e4>)
 8000b7c:	1ae4      	subs	r4, r4, r3
 8000b7e:	4016      	ands	r6, r2
 8000b80:	077b      	lsls	r3, r7, #29
 8000b82:	d000      	beq.n	8000b86 <__aeabi_dadd+0x42e>
 8000b84:	e73f      	b.n	8000a06 <__aeabi_dadd+0x2ae>
 8000b86:	e743      	b.n	8000a10 <__aeabi_dadd+0x2b8>
 8000b88:	000f      	movs	r7, r1
 8000b8a:	0018      	movs	r0, r3
 8000b8c:	3f20      	subs	r7, #32
 8000b8e:	40f8      	lsrs	r0, r7
 8000b90:	4684      	mov	ip, r0
 8000b92:	2920      	cmp	r1, #32
 8000b94:	d003      	beq.n	8000b9e <__aeabi_dadd+0x446>
 8000b96:	2740      	movs	r7, #64	@ 0x40
 8000b98:	1a79      	subs	r1, r7, r1
 8000b9a:	408b      	lsls	r3, r1
 8000b9c:	431a      	orrs	r2, r3
 8000b9e:	1e53      	subs	r3, r2, #1
 8000ba0:	419a      	sbcs	r2, r3
 8000ba2:	4663      	mov	r3, ip
 8000ba4:	0017      	movs	r7, r2
 8000ba6:	431f      	orrs	r7, r3
 8000ba8:	e622      	b.n	80007f0 <__aeabi_dadd+0x98>
 8000baa:	48a4      	ldr	r0, [pc, #656]	@ (8000e3c <__aeabi_dadd+0x6e4>)
 8000bac:	1ae1      	subs	r1, r4, r3
 8000bae:	4010      	ands	r0, r2
 8000bb0:	0747      	lsls	r7, r0, #29
 8000bb2:	08c0      	lsrs	r0, r0, #3
 8000bb4:	e707      	b.n	80009c6 <__aeabi_dadd+0x26e>
 8000bb6:	0034      	movs	r4, r6
 8000bb8:	4648      	mov	r0, r9
 8000bba:	4304      	orrs	r4, r0
 8000bbc:	d100      	bne.n	8000bc0 <__aeabi_dadd+0x468>
 8000bbe:	e0fa      	b.n	8000db6 <__aeabi_dadd+0x65e>
 8000bc0:	1e4c      	subs	r4, r1, #1
 8000bc2:	2901      	cmp	r1, #1
 8000bc4:	d100      	bne.n	8000bc8 <__aeabi_dadd+0x470>
 8000bc6:	e0d7      	b.n	8000d78 <__aeabi_dadd+0x620>
 8000bc8:	4f9b      	ldr	r7, [pc, #620]	@ (8000e38 <__aeabi_dadd+0x6e0>)
 8000bca:	42b9      	cmp	r1, r7
 8000bcc:	d100      	bne.n	8000bd0 <__aeabi_dadd+0x478>
 8000bce:	e0e2      	b.n	8000d96 <__aeabi_dadd+0x63e>
 8000bd0:	2701      	movs	r7, #1
 8000bd2:	2c38      	cmp	r4, #56	@ 0x38
 8000bd4:	dd00      	ble.n	8000bd8 <__aeabi_dadd+0x480>
 8000bd6:	e74f      	b.n	8000a78 <__aeabi_dadd+0x320>
 8000bd8:	0021      	movs	r1, r4
 8000bda:	e73c      	b.n	8000a56 <__aeabi_dadd+0x2fe>
 8000bdc:	4c96      	ldr	r4, [pc, #600]	@ (8000e38 <__aeabi_dadd+0x6e0>)
 8000bde:	42a1      	cmp	r1, r4
 8000be0:	d100      	bne.n	8000be4 <__aeabi_dadd+0x48c>
 8000be2:	e0dd      	b.n	8000da0 <__aeabi_dadd+0x648>
 8000be4:	444a      	add	r2, r9
 8000be6:	454a      	cmp	r2, r9
 8000be8:	4180      	sbcs	r0, r0
 8000bea:	18f3      	adds	r3, r6, r3
 8000bec:	4240      	negs	r0, r0
 8000bee:	1818      	adds	r0, r3, r0
 8000bf0:	07c7      	lsls	r7, r0, #31
 8000bf2:	0852      	lsrs	r2, r2, #1
 8000bf4:	4317      	orrs	r7, r2
 8000bf6:	0846      	lsrs	r6, r0, #1
 8000bf8:	0752      	lsls	r2, r2, #29
 8000bfa:	d005      	beq.n	8000c08 <__aeabi_dadd+0x4b0>
 8000bfc:	220f      	movs	r2, #15
 8000bfe:	000c      	movs	r4, r1
 8000c00:	403a      	ands	r2, r7
 8000c02:	2a04      	cmp	r2, #4
 8000c04:	d000      	beq.n	8000c08 <__aeabi_dadd+0x4b0>
 8000c06:	e62c      	b.n	8000862 <__aeabi_dadd+0x10a>
 8000c08:	0776      	lsls	r6, r6, #29
 8000c0a:	08ff      	lsrs	r7, r7, #3
 8000c0c:	4337      	orrs	r7, r6
 8000c0e:	0900      	lsrs	r0, r0, #4
 8000c10:	e6d9      	b.n	80009c6 <__aeabi_dadd+0x26e>
 8000c12:	2700      	movs	r7, #0
 8000c14:	2600      	movs	r6, #0
 8000c16:	e6e8      	b.n	80009ea <__aeabi_dadd+0x292>
 8000c18:	4649      	mov	r1, r9
 8000c1a:	1a57      	subs	r7, r2, r1
 8000c1c:	42ba      	cmp	r2, r7
 8000c1e:	4192      	sbcs	r2, r2
 8000c20:	1b9e      	subs	r6, r3, r6
 8000c22:	4252      	negs	r2, r2
 8000c24:	4665      	mov	r5, ip
 8000c26:	1ab6      	subs	r6, r6, r2
 8000c28:	e5ed      	b.n	8000806 <__aeabi_dadd+0xae>
 8000c2a:	2900      	cmp	r1, #0
 8000c2c:	d000      	beq.n	8000c30 <__aeabi_dadd+0x4d8>
 8000c2e:	e0c6      	b.n	8000dbe <__aeabi_dadd+0x666>
 8000c30:	2f00      	cmp	r7, #0
 8000c32:	d167      	bne.n	8000d04 <__aeabi_dadd+0x5ac>
 8000c34:	2680      	movs	r6, #128	@ 0x80
 8000c36:	2500      	movs	r5, #0
 8000c38:	4c7f      	ldr	r4, [pc, #508]	@ (8000e38 <__aeabi_dadd+0x6e0>)
 8000c3a:	0336      	lsls	r6, r6, #12
 8000c3c:	e6d5      	b.n	80009ea <__aeabi_dadd+0x292>
 8000c3e:	4665      	mov	r5, ip
 8000c40:	000c      	movs	r4, r1
 8000c42:	001e      	movs	r6, r3
 8000c44:	08d0      	lsrs	r0, r2, #3
 8000c46:	e6e4      	b.n	8000a12 <__aeabi_dadd+0x2ba>
 8000c48:	444a      	add	r2, r9
 8000c4a:	454a      	cmp	r2, r9
 8000c4c:	4180      	sbcs	r0, r0
 8000c4e:	18f3      	adds	r3, r6, r3
 8000c50:	4240      	negs	r0, r0
 8000c52:	1818      	adds	r0, r3, r0
 8000c54:	0011      	movs	r1, r2
 8000c56:	0203      	lsls	r3, r0, #8
 8000c58:	d400      	bmi.n	8000c5c <__aeabi_dadd+0x504>
 8000c5a:	e096      	b.n	8000d8a <__aeabi_dadd+0x632>
 8000c5c:	4b77      	ldr	r3, [pc, #476]	@ (8000e3c <__aeabi_dadd+0x6e4>)
 8000c5e:	0849      	lsrs	r1, r1, #1
 8000c60:	4018      	ands	r0, r3
 8000c62:	07c3      	lsls	r3, r0, #31
 8000c64:	430b      	orrs	r3, r1
 8000c66:	0844      	lsrs	r4, r0, #1
 8000c68:	0749      	lsls	r1, r1, #29
 8000c6a:	d100      	bne.n	8000c6e <__aeabi_dadd+0x516>
 8000c6c:	e129      	b.n	8000ec2 <__aeabi_dadd+0x76a>
 8000c6e:	220f      	movs	r2, #15
 8000c70:	401a      	ands	r2, r3
 8000c72:	2a04      	cmp	r2, #4
 8000c74:	d100      	bne.n	8000c78 <__aeabi_dadd+0x520>
 8000c76:	e0ea      	b.n	8000e4e <__aeabi_dadd+0x6f6>
 8000c78:	1d1f      	adds	r7, r3, #4
 8000c7a:	429f      	cmp	r7, r3
 8000c7c:	41b6      	sbcs	r6, r6
 8000c7e:	4276      	negs	r6, r6
 8000c80:	1936      	adds	r6, r6, r4
 8000c82:	2402      	movs	r4, #2
 8000c84:	e6c4      	b.n	8000a10 <__aeabi_dadd+0x2b8>
 8000c86:	4649      	mov	r1, r9
 8000c88:	1a8f      	subs	r7, r1, r2
 8000c8a:	45b9      	cmp	r9, r7
 8000c8c:	4180      	sbcs	r0, r0
 8000c8e:	1af6      	subs	r6, r6, r3
 8000c90:	4240      	negs	r0, r0
 8000c92:	1a36      	subs	r6, r6, r0
 8000c94:	0233      	lsls	r3, r6, #8
 8000c96:	d406      	bmi.n	8000ca6 <__aeabi_dadd+0x54e>
 8000c98:	0773      	lsls	r3, r6, #29
 8000c9a:	08ff      	lsrs	r7, r7, #3
 8000c9c:	2101      	movs	r1, #1
 8000c9e:	431f      	orrs	r7, r3
 8000ca0:	08f0      	lsrs	r0, r6, #3
 8000ca2:	e690      	b.n	80009c6 <__aeabi_dadd+0x26e>
 8000ca4:	4665      	mov	r5, ip
 8000ca6:	2401      	movs	r4, #1
 8000ca8:	e5ab      	b.n	8000802 <__aeabi_dadd+0xaa>
 8000caa:	464b      	mov	r3, r9
 8000cac:	0777      	lsls	r7, r6, #29
 8000cae:	08d8      	lsrs	r0, r3, #3
 8000cb0:	4307      	orrs	r7, r0
 8000cb2:	08f0      	lsrs	r0, r6, #3
 8000cb4:	e6b4      	b.n	8000a20 <__aeabi_dadd+0x2c8>
 8000cb6:	000f      	movs	r7, r1
 8000cb8:	0018      	movs	r0, r3
 8000cba:	3f20      	subs	r7, #32
 8000cbc:	40f8      	lsrs	r0, r7
 8000cbe:	4684      	mov	ip, r0
 8000cc0:	2920      	cmp	r1, #32
 8000cc2:	d003      	beq.n	8000ccc <__aeabi_dadd+0x574>
 8000cc4:	2740      	movs	r7, #64	@ 0x40
 8000cc6:	1a79      	subs	r1, r7, r1
 8000cc8:	408b      	lsls	r3, r1
 8000cca:	431a      	orrs	r2, r3
 8000ccc:	1e53      	subs	r3, r2, #1
 8000cce:	419a      	sbcs	r2, r3
 8000cd0:	4663      	mov	r3, ip
 8000cd2:	0017      	movs	r7, r2
 8000cd4:	431f      	orrs	r7, r3
 8000cd6:	e635      	b.n	8000944 <__aeabi_dadd+0x1ec>
 8000cd8:	2500      	movs	r5, #0
 8000cda:	2400      	movs	r4, #0
 8000cdc:	2600      	movs	r6, #0
 8000cde:	e684      	b.n	80009ea <__aeabi_dadd+0x292>
 8000ce0:	000c      	movs	r4, r1
 8000ce2:	0035      	movs	r5, r6
 8000ce4:	3c20      	subs	r4, #32
 8000ce6:	40e5      	lsrs	r5, r4
 8000ce8:	2920      	cmp	r1, #32
 8000cea:	d005      	beq.n	8000cf8 <__aeabi_dadd+0x5a0>
 8000cec:	2440      	movs	r4, #64	@ 0x40
 8000cee:	1a61      	subs	r1, r4, r1
 8000cf0:	408e      	lsls	r6, r1
 8000cf2:	4649      	mov	r1, r9
 8000cf4:	4331      	orrs	r1, r6
 8000cf6:	4689      	mov	r9, r1
 8000cf8:	4648      	mov	r0, r9
 8000cfa:	1e41      	subs	r1, r0, #1
 8000cfc:	4188      	sbcs	r0, r1
 8000cfe:	0007      	movs	r7, r0
 8000d00:	432f      	orrs	r7, r5
 8000d02:	e5ef      	b.n	80008e4 <__aeabi_dadd+0x18c>
 8000d04:	08d2      	lsrs	r2, r2, #3
 8000d06:	075f      	lsls	r7, r3, #29
 8000d08:	4665      	mov	r5, ip
 8000d0a:	4317      	orrs	r7, r2
 8000d0c:	08d8      	lsrs	r0, r3, #3
 8000d0e:	e687      	b.n	8000a20 <__aeabi_dadd+0x2c8>
 8000d10:	1a17      	subs	r7, r2, r0
 8000d12:	42ba      	cmp	r2, r7
 8000d14:	4192      	sbcs	r2, r2
 8000d16:	1b9e      	subs	r6, r3, r6
 8000d18:	4252      	negs	r2, r2
 8000d1a:	1ab6      	subs	r6, r6, r2
 8000d1c:	0233      	lsls	r3, r6, #8
 8000d1e:	d4c1      	bmi.n	8000ca4 <__aeabi_dadd+0x54c>
 8000d20:	0773      	lsls	r3, r6, #29
 8000d22:	08ff      	lsrs	r7, r7, #3
 8000d24:	4665      	mov	r5, ip
 8000d26:	2101      	movs	r1, #1
 8000d28:	431f      	orrs	r7, r3
 8000d2a:	08f0      	lsrs	r0, r6, #3
 8000d2c:	e64b      	b.n	80009c6 <__aeabi_dadd+0x26e>
 8000d2e:	2f00      	cmp	r7, #0
 8000d30:	d07b      	beq.n	8000e2a <__aeabi_dadd+0x6d2>
 8000d32:	4665      	mov	r5, ip
 8000d34:	001e      	movs	r6, r3
 8000d36:	4691      	mov	r9, r2
 8000d38:	e63f      	b.n	80009ba <__aeabi_dadd+0x262>
 8000d3a:	1a81      	subs	r1, r0, r2
 8000d3c:	4688      	mov	r8, r1
 8000d3e:	45c1      	cmp	r9, r8
 8000d40:	41a4      	sbcs	r4, r4
 8000d42:	1af1      	subs	r1, r6, r3
 8000d44:	4264      	negs	r4, r4
 8000d46:	1b09      	subs	r1, r1, r4
 8000d48:	2480      	movs	r4, #128	@ 0x80
 8000d4a:	0424      	lsls	r4, r4, #16
 8000d4c:	4221      	tst	r1, r4
 8000d4e:	d077      	beq.n	8000e40 <__aeabi_dadd+0x6e8>
 8000d50:	1a10      	subs	r0, r2, r0
 8000d52:	4282      	cmp	r2, r0
 8000d54:	4192      	sbcs	r2, r2
 8000d56:	0007      	movs	r7, r0
 8000d58:	1b9e      	subs	r6, r3, r6
 8000d5a:	4252      	negs	r2, r2
 8000d5c:	1ab6      	subs	r6, r6, r2
 8000d5e:	4337      	orrs	r7, r6
 8000d60:	d000      	beq.n	8000d64 <__aeabi_dadd+0x60c>
 8000d62:	e0a0      	b.n	8000ea6 <__aeabi_dadd+0x74e>
 8000d64:	4665      	mov	r5, ip
 8000d66:	2400      	movs	r4, #0
 8000d68:	2600      	movs	r6, #0
 8000d6a:	e63e      	b.n	80009ea <__aeabi_dadd+0x292>
 8000d6c:	075f      	lsls	r7, r3, #29
 8000d6e:	08d2      	lsrs	r2, r2, #3
 8000d70:	4665      	mov	r5, ip
 8000d72:	4317      	orrs	r7, r2
 8000d74:	08d8      	lsrs	r0, r3, #3
 8000d76:	e653      	b.n	8000a20 <__aeabi_dadd+0x2c8>
 8000d78:	1881      	adds	r1, r0, r2
 8000d7a:	4291      	cmp	r1, r2
 8000d7c:	4192      	sbcs	r2, r2
 8000d7e:	18f0      	adds	r0, r6, r3
 8000d80:	4252      	negs	r2, r2
 8000d82:	1880      	adds	r0, r0, r2
 8000d84:	0203      	lsls	r3, r0, #8
 8000d86:	d500      	bpl.n	8000d8a <__aeabi_dadd+0x632>
 8000d88:	e768      	b.n	8000c5c <__aeabi_dadd+0x504>
 8000d8a:	0747      	lsls	r7, r0, #29
 8000d8c:	08c9      	lsrs	r1, r1, #3
 8000d8e:	430f      	orrs	r7, r1
 8000d90:	08c0      	lsrs	r0, r0, #3
 8000d92:	2101      	movs	r1, #1
 8000d94:	e617      	b.n	80009c6 <__aeabi_dadd+0x26e>
 8000d96:	08d2      	lsrs	r2, r2, #3
 8000d98:	075f      	lsls	r7, r3, #29
 8000d9a:	4317      	orrs	r7, r2
 8000d9c:	08d8      	lsrs	r0, r3, #3
 8000d9e:	e63f      	b.n	8000a20 <__aeabi_dadd+0x2c8>
 8000da0:	000c      	movs	r4, r1
 8000da2:	2600      	movs	r6, #0
 8000da4:	2700      	movs	r7, #0
 8000da6:	e620      	b.n	80009ea <__aeabi_dadd+0x292>
 8000da8:	2900      	cmp	r1, #0
 8000daa:	d156      	bne.n	8000e5a <__aeabi_dadd+0x702>
 8000dac:	075f      	lsls	r7, r3, #29
 8000dae:	08d2      	lsrs	r2, r2, #3
 8000db0:	4317      	orrs	r7, r2
 8000db2:	08d8      	lsrs	r0, r3, #3
 8000db4:	e634      	b.n	8000a20 <__aeabi_dadd+0x2c8>
 8000db6:	000c      	movs	r4, r1
 8000db8:	001e      	movs	r6, r3
 8000dba:	08d0      	lsrs	r0, r2, #3
 8000dbc:	e629      	b.n	8000a12 <__aeabi_dadd+0x2ba>
 8000dbe:	08c1      	lsrs	r1, r0, #3
 8000dc0:	0770      	lsls	r0, r6, #29
 8000dc2:	4301      	orrs	r1, r0
 8000dc4:	08f0      	lsrs	r0, r6, #3
 8000dc6:	2f00      	cmp	r7, #0
 8000dc8:	d062      	beq.n	8000e90 <__aeabi_dadd+0x738>
 8000dca:	2480      	movs	r4, #128	@ 0x80
 8000dcc:	0324      	lsls	r4, r4, #12
 8000dce:	4220      	tst	r0, r4
 8000dd0:	d007      	beq.n	8000de2 <__aeabi_dadd+0x68a>
 8000dd2:	08de      	lsrs	r6, r3, #3
 8000dd4:	4226      	tst	r6, r4
 8000dd6:	d104      	bne.n	8000de2 <__aeabi_dadd+0x68a>
 8000dd8:	4665      	mov	r5, ip
 8000dda:	0030      	movs	r0, r6
 8000ddc:	08d1      	lsrs	r1, r2, #3
 8000dde:	075b      	lsls	r3, r3, #29
 8000de0:	4319      	orrs	r1, r3
 8000de2:	0f4f      	lsrs	r7, r1, #29
 8000de4:	00c9      	lsls	r1, r1, #3
 8000de6:	08c9      	lsrs	r1, r1, #3
 8000de8:	077f      	lsls	r7, r7, #29
 8000dea:	430f      	orrs	r7, r1
 8000dec:	e618      	b.n	8000a20 <__aeabi_dadd+0x2c8>
 8000dee:	000c      	movs	r4, r1
 8000df0:	0030      	movs	r0, r6
 8000df2:	3c20      	subs	r4, #32
 8000df4:	40e0      	lsrs	r0, r4
 8000df6:	4684      	mov	ip, r0
 8000df8:	2920      	cmp	r1, #32
 8000dfa:	d005      	beq.n	8000e08 <__aeabi_dadd+0x6b0>
 8000dfc:	2440      	movs	r4, #64	@ 0x40
 8000dfe:	1a61      	subs	r1, r4, r1
 8000e00:	408e      	lsls	r6, r1
 8000e02:	4649      	mov	r1, r9
 8000e04:	4331      	orrs	r1, r6
 8000e06:	4689      	mov	r9, r1
 8000e08:	4648      	mov	r0, r9
 8000e0a:	1e41      	subs	r1, r0, #1
 8000e0c:	4188      	sbcs	r0, r1
 8000e0e:	4661      	mov	r1, ip
 8000e10:	0007      	movs	r7, r0
 8000e12:	430f      	orrs	r7, r1
 8000e14:	e630      	b.n	8000a78 <__aeabi_dadd+0x320>
 8000e16:	2120      	movs	r1, #32
 8000e18:	2700      	movs	r7, #0
 8000e1a:	1a09      	subs	r1, r1, r0
 8000e1c:	e50e      	b.n	800083c <__aeabi_dadd+0xe4>
 8000e1e:	001e      	movs	r6, r3
 8000e20:	2f00      	cmp	r7, #0
 8000e22:	d000      	beq.n	8000e26 <__aeabi_dadd+0x6ce>
 8000e24:	e522      	b.n	800086c <__aeabi_dadd+0x114>
 8000e26:	2400      	movs	r4, #0
 8000e28:	e758      	b.n	8000cdc <__aeabi_dadd+0x584>
 8000e2a:	2500      	movs	r5, #0
 8000e2c:	2400      	movs	r4, #0
 8000e2e:	2600      	movs	r6, #0
 8000e30:	e5db      	b.n	80009ea <__aeabi_dadd+0x292>
 8000e32:	46c0      	nop			@ (mov r8, r8)
 8000e34:	000007fe 	.word	0x000007fe
 8000e38:	000007ff 	.word	0x000007ff
 8000e3c:	ff7fffff 	.word	0xff7fffff
 8000e40:	4647      	mov	r7, r8
 8000e42:	430f      	orrs	r7, r1
 8000e44:	d100      	bne.n	8000e48 <__aeabi_dadd+0x6f0>
 8000e46:	e747      	b.n	8000cd8 <__aeabi_dadd+0x580>
 8000e48:	000e      	movs	r6, r1
 8000e4a:	46c1      	mov	r9, r8
 8000e4c:	e5b5      	b.n	80009ba <__aeabi_dadd+0x262>
 8000e4e:	08df      	lsrs	r7, r3, #3
 8000e50:	0764      	lsls	r4, r4, #29
 8000e52:	2102      	movs	r1, #2
 8000e54:	4327      	orrs	r7, r4
 8000e56:	0900      	lsrs	r0, r0, #4
 8000e58:	e5b5      	b.n	80009c6 <__aeabi_dadd+0x26e>
 8000e5a:	0019      	movs	r1, r3
 8000e5c:	08c0      	lsrs	r0, r0, #3
 8000e5e:	0777      	lsls	r7, r6, #29
 8000e60:	4307      	orrs	r7, r0
 8000e62:	4311      	orrs	r1, r2
 8000e64:	08f0      	lsrs	r0, r6, #3
 8000e66:	2900      	cmp	r1, #0
 8000e68:	d100      	bne.n	8000e6c <__aeabi_dadd+0x714>
 8000e6a:	e5d9      	b.n	8000a20 <__aeabi_dadd+0x2c8>
 8000e6c:	2180      	movs	r1, #128	@ 0x80
 8000e6e:	0309      	lsls	r1, r1, #12
 8000e70:	4208      	tst	r0, r1
 8000e72:	d007      	beq.n	8000e84 <__aeabi_dadd+0x72c>
 8000e74:	08dc      	lsrs	r4, r3, #3
 8000e76:	420c      	tst	r4, r1
 8000e78:	d104      	bne.n	8000e84 <__aeabi_dadd+0x72c>
 8000e7a:	08d2      	lsrs	r2, r2, #3
 8000e7c:	075b      	lsls	r3, r3, #29
 8000e7e:	431a      	orrs	r2, r3
 8000e80:	0017      	movs	r7, r2
 8000e82:	0020      	movs	r0, r4
 8000e84:	0f7b      	lsrs	r3, r7, #29
 8000e86:	00ff      	lsls	r7, r7, #3
 8000e88:	08ff      	lsrs	r7, r7, #3
 8000e8a:	075b      	lsls	r3, r3, #29
 8000e8c:	431f      	orrs	r7, r3
 8000e8e:	e5c7      	b.n	8000a20 <__aeabi_dadd+0x2c8>
 8000e90:	000f      	movs	r7, r1
 8000e92:	e5c5      	b.n	8000a20 <__aeabi_dadd+0x2c8>
 8000e94:	4b12      	ldr	r3, [pc, #72]	@ (8000ee0 <__aeabi_dadd+0x788>)
 8000e96:	08d2      	lsrs	r2, r2, #3
 8000e98:	4033      	ands	r3, r6
 8000e9a:	075f      	lsls	r7, r3, #29
 8000e9c:	025b      	lsls	r3, r3, #9
 8000e9e:	2401      	movs	r4, #1
 8000ea0:	4317      	orrs	r7, r2
 8000ea2:	0b1e      	lsrs	r6, r3, #12
 8000ea4:	e5a1      	b.n	80009ea <__aeabi_dadd+0x292>
 8000ea6:	4226      	tst	r6, r4
 8000ea8:	d012      	beq.n	8000ed0 <__aeabi_dadd+0x778>
 8000eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8000ee0 <__aeabi_dadd+0x788>)
 8000eac:	4665      	mov	r5, ip
 8000eae:	0002      	movs	r2, r0
 8000eb0:	2401      	movs	r4, #1
 8000eb2:	401e      	ands	r6, r3
 8000eb4:	e4e6      	b.n	8000884 <__aeabi_dadd+0x12c>
 8000eb6:	0021      	movs	r1, r4
 8000eb8:	e585      	b.n	80009c6 <__aeabi_dadd+0x26e>
 8000eba:	0017      	movs	r7, r2
 8000ebc:	e5a8      	b.n	8000a10 <__aeabi_dadd+0x2b8>
 8000ebe:	003a      	movs	r2, r7
 8000ec0:	e4d4      	b.n	800086c <__aeabi_dadd+0x114>
 8000ec2:	08db      	lsrs	r3, r3, #3
 8000ec4:	0764      	lsls	r4, r4, #29
 8000ec6:	431c      	orrs	r4, r3
 8000ec8:	0027      	movs	r7, r4
 8000eca:	2102      	movs	r1, #2
 8000ecc:	0900      	lsrs	r0, r0, #4
 8000ece:	e57a      	b.n	80009c6 <__aeabi_dadd+0x26e>
 8000ed0:	08c0      	lsrs	r0, r0, #3
 8000ed2:	0777      	lsls	r7, r6, #29
 8000ed4:	4307      	orrs	r7, r0
 8000ed6:	4665      	mov	r5, ip
 8000ed8:	2100      	movs	r1, #0
 8000eda:	08f0      	lsrs	r0, r6, #3
 8000edc:	e573      	b.n	80009c6 <__aeabi_dadd+0x26e>
 8000ede:	46c0      	nop			@ (mov r8, r8)
 8000ee0:	ff7fffff 	.word	0xff7fffff

08000ee4 <__aeabi_ddiv>:
 8000ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ee6:	46de      	mov	lr, fp
 8000ee8:	4645      	mov	r5, r8
 8000eea:	4657      	mov	r7, sl
 8000eec:	464e      	mov	r6, r9
 8000eee:	b5e0      	push	{r5, r6, r7, lr}
 8000ef0:	b087      	sub	sp, #28
 8000ef2:	9200      	str	r2, [sp, #0]
 8000ef4:	9301      	str	r3, [sp, #4]
 8000ef6:	030b      	lsls	r3, r1, #12
 8000ef8:	0b1b      	lsrs	r3, r3, #12
 8000efa:	469b      	mov	fp, r3
 8000efc:	0fca      	lsrs	r2, r1, #31
 8000efe:	004b      	lsls	r3, r1, #1
 8000f00:	0004      	movs	r4, r0
 8000f02:	4680      	mov	r8, r0
 8000f04:	0d5b      	lsrs	r3, r3, #21
 8000f06:	9202      	str	r2, [sp, #8]
 8000f08:	d100      	bne.n	8000f0c <__aeabi_ddiv+0x28>
 8000f0a:	e098      	b.n	800103e <__aeabi_ddiv+0x15a>
 8000f0c:	4a7c      	ldr	r2, [pc, #496]	@ (8001100 <__aeabi_ddiv+0x21c>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d037      	beq.n	8000f82 <__aeabi_ddiv+0x9e>
 8000f12:	4659      	mov	r1, fp
 8000f14:	0f42      	lsrs	r2, r0, #29
 8000f16:	00c9      	lsls	r1, r1, #3
 8000f18:	430a      	orrs	r2, r1
 8000f1a:	2180      	movs	r1, #128	@ 0x80
 8000f1c:	0409      	lsls	r1, r1, #16
 8000f1e:	4311      	orrs	r1, r2
 8000f20:	00c2      	lsls	r2, r0, #3
 8000f22:	4690      	mov	r8, r2
 8000f24:	4a77      	ldr	r2, [pc, #476]	@ (8001104 <__aeabi_ddiv+0x220>)
 8000f26:	4689      	mov	r9, r1
 8000f28:	4692      	mov	sl, r2
 8000f2a:	449a      	add	sl, r3
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	2400      	movs	r4, #0
 8000f30:	9303      	str	r3, [sp, #12]
 8000f32:	9e00      	ldr	r6, [sp, #0]
 8000f34:	9f01      	ldr	r7, [sp, #4]
 8000f36:	033b      	lsls	r3, r7, #12
 8000f38:	0b1b      	lsrs	r3, r3, #12
 8000f3a:	469b      	mov	fp, r3
 8000f3c:	007b      	lsls	r3, r7, #1
 8000f3e:	0030      	movs	r0, r6
 8000f40:	0d5b      	lsrs	r3, r3, #21
 8000f42:	0ffd      	lsrs	r5, r7, #31
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d059      	beq.n	8000ffc <__aeabi_ddiv+0x118>
 8000f48:	4a6d      	ldr	r2, [pc, #436]	@ (8001100 <__aeabi_ddiv+0x21c>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d048      	beq.n	8000fe0 <__aeabi_ddiv+0xfc>
 8000f4e:	4659      	mov	r1, fp
 8000f50:	0f72      	lsrs	r2, r6, #29
 8000f52:	00c9      	lsls	r1, r1, #3
 8000f54:	430a      	orrs	r2, r1
 8000f56:	2180      	movs	r1, #128	@ 0x80
 8000f58:	0409      	lsls	r1, r1, #16
 8000f5a:	4311      	orrs	r1, r2
 8000f5c:	468b      	mov	fp, r1
 8000f5e:	4969      	ldr	r1, [pc, #420]	@ (8001104 <__aeabi_ddiv+0x220>)
 8000f60:	00f2      	lsls	r2, r6, #3
 8000f62:	468c      	mov	ip, r1
 8000f64:	4651      	mov	r1, sl
 8000f66:	4463      	add	r3, ip
 8000f68:	1acb      	subs	r3, r1, r3
 8000f6a:	469a      	mov	sl, r3
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	9e02      	ldr	r6, [sp, #8]
 8000f70:	406e      	eors	r6, r5
 8000f72:	b2f6      	uxtb	r6, r6
 8000f74:	2c0f      	cmp	r4, #15
 8000f76:	d900      	bls.n	8000f7a <__aeabi_ddiv+0x96>
 8000f78:	e0ce      	b.n	8001118 <__aeabi_ddiv+0x234>
 8000f7a:	4b63      	ldr	r3, [pc, #396]	@ (8001108 <__aeabi_ddiv+0x224>)
 8000f7c:	00a4      	lsls	r4, r4, #2
 8000f7e:	591b      	ldr	r3, [r3, r4]
 8000f80:	469f      	mov	pc, r3
 8000f82:	465a      	mov	r2, fp
 8000f84:	4302      	orrs	r2, r0
 8000f86:	4691      	mov	r9, r2
 8000f88:	d000      	beq.n	8000f8c <__aeabi_ddiv+0xa8>
 8000f8a:	e090      	b.n	80010ae <__aeabi_ddiv+0x1ca>
 8000f8c:	469a      	mov	sl, r3
 8000f8e:	2302      	movs	r3, #2
 8000f90:	4690      	mov	r8, r2
 8000f92:	2408      	movs	r4, #8
 8000f94:	9303      	str	r3, [sp, #12]
 8000f96:	e7cc      	b.n	8000f32 <__aeabi_ddiv+0x4e>
 8000f98:	46cb      	mov	fp, r9
 8000f9a:	4642      	mov	r2, r8
 8000f9c:	9d02      	ldr	r5, [sp, #8]
 8000f9e:	9903      	ldr	r1, [sp, #12]
 8000fa0:	2902      	cmp	r1, #2
 8000fa2:	d100      	bne.n	8000fa6 <__aeabi_ddiv+0xc2>
 8000fa4:	e1de      	b.n	8001364 <__aeabi_ddiv+0x480>
 8000fa6:	2903      	cmp	r1, #3
 8000fa8:	d100      	bne.n	8000fac <__aeabi_ddiv+0xc8>
 8000faa:	e08d      	b.n	80010c8 <__aeabi_ddiv+0x1e4>
 8000fac:	2901      	cmp	r1, #1
 8000fae:	d000      	beq.n	8000fb2 <__aeabi_ddiv+0xce>
 8000fb0:	e179      	b.n	80012a6 <__aeabi_ddiv+0x3c2>
 8000fb2:	002e      	movs	r6, r5
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	2400      	movs	r4, #0
 8000fba:	4690      	mov	r8, r2
 8000fbc:	051b      	lsls	r3, r3, #20
 8000fbe:	4323      	orrs	r3, r4
 8000fc0:	07f6      	lsls	r6, r6, #31
 8000fc2:	4333      	orrs	r3, r6
 8000fc4:	4640      	mov	r0, r8
 8000fc6:	0019      	movs	r1, r3
 8000fc8:	b007      	add	sp, #28
 8000fca:	bcf0      	pop	{r4, r5, r6, r7}
 8000fcc:	46bb      	mov	fp, r7
 8000fce:	46b2      	mov	sl, r6
 8000fd0:	46a9      	mov	r9, r5
 8000fd2:	46a0      	mov	r8, r4
 8000fd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	2400      	movs	r4, #0
 8000fda:	4690      	mov	r8, r2
 8000fdc:	4b48      	ldr	r3, [pc, #288]	@ (8001100 <__aeabi_ddiv+0x21c>)
 8000fde:	e7ed      	b.n	8000fbc <__aeabi_ddiv+0xd8>
 8000fe0:	465a      	mov	r2, fp
 8000fe2:	9b00      	ldr	r3, [sp, #0]
 8000fe4:	431a      	orrs	r2, r3
 8000fe6:	4b49      	ldr	r3, [pc, #292]	@ (800110c <__aeabi_ddiv+0x228>)
 8000fe8:	469c      	mov	ip, r3
 8000fea:	44e2      	add	sl, ip
 8000fec:	2a00      	cmp	r2, #0
 8000fee:	d159      	bne.n	80010a4 <__aeabi_ddiv+0x1c0>
 8000ff0:	2302      	movs	r3, #2
 8000ff2:	431c      	orrs	r4, r3
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	2102      	movs	r1, #2
 8000ff8:	469b      	mov	fp, r3
 8000ffa:	e7b8      	b.n	8000f6e <__aeabi_ddiv+0x8a>
 8000ffc:	465a      	mov	r2, fp
 8000ffe:	9b00      	ldr	r3, [sp, #0]
 8001000:	431a      	orrs	r2, r3
 8001002:	d049      	beq.n	8001098 <__aeabi_ddiv+0x1b4>
 8001004:	465b      	mov	r3, fp
 8001006:	2b00      	cmp	r3, #0
 8001008:	d100      	bne.n	800100c <__aeabi_ddiv+0x128>
 800100a:	e19c      	b.n	8001346 <__aeabi_ddiv+0x462>
 800100c:	4658      	mov	r0, fp
 800100e:	f001 fbc5 	bl	800279c <__clzsi2>
 8001012:	0002      	movs	r2, r0
 8001014:	0003      	movs	r3, r0
 8001016:	3a0b      	subs	r2, #11
 8001018:	271d      	movs	r7, #29
 800101a:	9e00      	ldr	r6, [sp, #0]
 800101c:	1aba      	subs	r2, r7, r2
 800101e:	0019      	movs	r1, r3
 8001020:	4658      	mov	r0, fp
 8001022:	40d6      	lsrs	r6, r2
 8001024:	3908      	subs	r1, #8
 8001026:	4088      	lsls	r0, r1
 8001028:	0032      	movs	r2, r6
 800102a:	4302      	orrs	r2, r0
 800102c:	4693      	mov	fp, r2
 800102e:	9a00      	ldr	r2, [sp, #0]
 8001030:	408a      	lsls	r2, r1
 8001032:	4937      	ldr	r1, [pc, #220]	@ (8001110 <__aeabi_ddiv+0x22c>)
 8001034:	4453      	add	r3, sl
 8001036:	468a      	mov	sl, r1
 8001038:	2100      	movs	r1, #0
 800103a:	449a      	add	sl, r3
 800103c:	e797      	b.n	8000f6e <__aeabi_ddiv+0x8a>
 800103e:	465b      	mov	r3, fp
 8001040:	4303      	orrs	r3, r0
 8001042:	4699      	mov	r9, r3
 8001044:	d021      	beq.n	800108a <__aeabi_ddiv+0x1a6>
 8001046:	465b      	mov	r3, fp
 8001048:	2b00      	cmp	r3, #0
 800104a:	d100      	bne.n	800104e <__aeabi_ddiv+0x16a>
 800104c:	e169      	b.n	8001322 <__aeabi_ddiv+0x43e>
 800104e:	4658      	mov	r0, fp
 8001050:	f001 fba4 	bl	800279c <__clzsi2>
 8001054:	230b      	movs	r3, #11
 8001056:	425b      	negs	r3, r3
 8001058:	469c      	mov	ip, r3
 800105a:	0002      	movs	r2, r0
 800105c:	4484      	add	ip, r0
 800105e:	4666      	mov	r6, ip
 8001060:	231d      	movs	r3, #29
 8001062:	1b9b      	subs	r3, r3, r6
 8001064:	0026      	movs	r6, r4
 8001066:	0011      	movs	r1, r2
 8001068:	4658      	mov	r0, fp
 800106a:	40de      	lsrs	r6, r3
 800106c:	3908      	subs	r1, #8
 800106e:	4088      	lsls	r0, r1
 8001070:	0033      	movs	r3, r6
 8001072:	4303      	orrs	r3, r0
 8001074:	4699      	mov	r9, r3
 8001076:	0023      	movs	r3, r4
 8001078:	408b      	lsls	r3, r1
 800107a:	4698      	mov	r8, r3
 800107c:	4b25      	ldr	r3, [pc, #148]	@ (8001114 <__aeabi_ddiv+0x230>)
 800107e:	2400      	movs	r4, #0
 8001080:	1a9b      	subs	r3, r3, r2
 8001082:	469a      	mov	sl, r3
 8001084:	2300      	movs	r3, #0
 8001086:	9303      	str	r3, [sp, #12]
 8001088:	e753      	b.n	8000f32 <__aeabi_ddiv+0x4e>
 800108a:	2300      	movs	r3, #0
 800108c:	4698      	mov	r8, r3
 800108e:	469a      	mov	sl, r3
 8001090:	3301      	adds	r3, #1
 8001092:	2404      	movs	r4, #4
 8001094:	9303      	str	r3, [sp, #12]
 8001096:	e74c      	b.n	8000f32 <__aeabi_ddiv+0x4e>
 8001098:	2301      	movs	r3, #1
 800109a:	431c      	orrs	r4, r3
 800109c:	2300      	movs	r3, #0
 800109e:	2101      	movs	r1, #1
 80010a0:	469b      	mov	fp, r3
 80010a2:	e764      	b.n	8000f6e <__aeabi_ddiv+0x8a>
 80010a4:	2303      	movs	r3, #3
 80010a6:	0032      	movs	r2, r6
 80010a8:	2103      	movs	r1, #3
 80010aa:	431c      	orrs	r4, r3
 80010ac:	e75f      	b.n	8000f6e <__aeabi_ddiv+0x8a>
 80010ae:	469a      	mov	sl, r3
 80010b0:	2303      	movs	r3, #3
 80010b2:	46d9      	mov	r9, fp
 80010b4:	240c      	movs	r4, #12
 80010b6:	9303      	str	r3, [sp, #12]
 80010b8:	e73b      	b.n	8000f32 <__aeabi_ddiv+0x4e>
 80010ba:	2300      	movs	r3, #0
 80010bc:	2480      	movs	r4, #128	@ 0x80
 80010be:	4698      	mov	r8, r3
 80010c0:	2600      	movs	r6, #0
 80010c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001100 <__aeabi_ddiv+0x21c>)
 80010c4:	0324      	lsls	r4, r4, #12
 80010c6:	e779      	b.n	8000fbc <__aeabi_ddiv+0xd8>
 80010c8:	2480      	movs	r4, #128	@ 0x80
 80010ca:	465b      	mov	r3, fp
 80010cc:	0324      	lsls	r4, r4, #12
 80010ce:	431c      	orrs	r4, r3
 80010d0:	0324      	lsls	r4, r4, #12
 80010d2:	002e      	movs	r6, r5
 80010d4:	4690      	mov	r8, r2
 80010d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001100 <__aeabi_ddiv+0x21c>)
 80010d8:	0b24      	lsrs	r4, r4, #12
 80010da:	e76f      	b.n	8000fbc <__aeabi_ddiv+0xd8>
 80010dc:	2480      	movs	r4, #128	@ 0x80
 80010de:	464b      	mov	r3, r9
 80010e0:	0324      	lsls	r4, r4, #12
 80010e2:	4223      	tst	r3, r4
 80010e4:	d002      	beq.n	80010ec <__aeabi_ddiv+0x208>
 80010e6:	465b      	mov	r3, fp
 80010e8:	4223      	tst	r3, r4
 80010ea:	d0f0      	beq.n	80010ce <__aeabi_ddiv+0x1ea>
 80010ec:	2480      	movs	r4, #128	@ 0x80
 80010ee:	464b      	mov	r3, r9
 80010f0:	0324      	lsls	r4, r4, #12
 80010f2:	431c      	orrs	r4, r3
 80010f4:	0324      	lsls	r4, r4, #12
 80010f6:	9e02      	ldr	r6, [sp, #8]
 80010f8:	4b01      	ldr	r3, [pc, #4]	@ (8001100 <__aeabi_ddiv+0x21c>)
 80010fa:	0b24      	lsrs	r4, r4, #12
 80010fc:	e75e      	b.n	8000fbc <__aeabi_ddiv+0xd8>
 80010fe:	46c0      	nop			@ (mov r8, r8)
 8001100:	000007ff 	.word	0x000007ff
 8001104:	fffffc01 	.word	0xfffffc01
 8001108:	0800cd88 	.word	0x0800cd88
 800110c:	fffff801 	.word	0xfffff801
 8001110:	000003f3 	.word	0x000003f3
 8001114:	fffffc0d 	.word	0xfffffc0d
 8001118:	45cb      	cmp	fp, r9
 800111a:	d200      	bcs.n	800111e <__aeabi_ddiv+0x23a>
 800111c:	e0f8      	b.n	8001310 <__aeabi_ddiv+0x42c>
 800111e:	d100      	bne.n	8001122 <__aeabi_ddiv+0x23e>
 8001120:	e0f3      	b.n	800130a <__aeabi_ddiv+0x426>
 8001122:	2301      	movs	r3, #1
 8001124:	425b      	negs	r3, r3
 8001126:	469c      	mov	ip, r3
 8001128:	4644      	mov	r4, r8
 800112a:	4648      	mov	r0, r9
 800112c:	2500      	movs	r5, #0
 800112e:	44e2      	add	sl, ip
 8001130:	465b      	mov	r3, fp
 8001132:	0e17      	lsrs	r7, r2, #24
 8001134:	021b      	lsls	r3, r3, #8
 8001136:	431f      	orrs	r7, r3
 8001138:	0c19      	lsrs	r1, r3, #16
 800113a:	043b      	lsls	r3, r7, #16
 800113c:	0212      	lsls	r2, r2, #8
 800113e:	9700      	str	r7, [sp, #0]
 8001140:	0c1f      	lsrs	r7, r3, #16
 8001142:	4691      	mov	r9, r2
 8001144:	9102      	str	r1, [sp, #8]
 8001146:	9703      	str	r7, [sp, #12]
 8001148:	f7ff f87e 	bl	8000248 <__aeabi_uidivmod>
 800114c:	0002      	movs	r2, r0
 800114e:	437a      	muls	r2, r7
 8001150:	040b      	lsls	r3, r1, #16
 8001152:	0c21      	lsrs	r1, r4, #16
 8001154:	4680      	mov	r8, r0
 8001156:	4319      	orrs	r1, r3
 8001158:	428a      	cmp	r2, r1
 800115a:	d909      	bls.n	8001170 <__aeabi_ddiv+0x28c>
 800115c:	9f00      	ldr	r7, [sp, #0]
 800115e:	2301      	movs	r3, #1
 8001160:	46bc      	mov	ip, r7
 8001162:	425b      	negs	r3, r3
 8001164:	4461      	add	r1, ip
 8001166:	469c      	mov	ip, r3
 8001168:	44e0      	add	r8, ip
 800116a:	428f      	cmp	r7, r1
 800116c:	d800      	bhi.n	8001170 <__aeabi_ddiv+0x28c>
 800116e:	e15c      	b.n	800142a <__aeabi_ddiv+0x546>
 8001170:	1a88      	subs	r0, r1, r2
 8001172:	9902      	ldr	r1, [sp, #8]
 8001174:	f7ff f868 	bl	8000248 <__aeabi_uidivmod>
 8001178:	9a03      	ldr	r2, [sp, #12]
 800117a:	0424      	lsls	r4, r4, #16
 800117c:	4342      	muls	r2, r0
 800117e:	0409      	lsls	r1, r1, #16
 8001180:	0c24      	lsrs	r4, r4, #16
 8001182:	0003      	movs	r3, r0
 8001184:	430c      	orrs	r4, r1
 8001186:	42a2      	cmp	r2, r4
 8001188:	d906      	bls.n	8001198 <__aeabi_ddiv+0x2b4>
 800118a:	9900      	ldr	r1, [sp, #0]
 800118c:	3b01      	subs	r3, #1
 800118e:	468c      	mov	ip, r1
 8001190:	4464      	add	r4, ip
 8001192:	42a1      	cmp	r1, r4
 8001194:	d800      	bhi.n	8001198 <__aeabi_ddiv+0x2b4>
 8001196:	e142      	b.n	800141e <__aeabi_ddiv+0x53a>
 8001198:	1aa0      	subs	r0, r4, r2
 800119a:	4642      	mov	r2, r8
 800119c:	0412      	lsls	r2, r2, #16
 800119e:	431a      	orrs	r2, r3
 80011a0:	4693      	mov	fp, r2
 80011a2:	464b      	mov	r3, r9
 80011a4:	4659      	mov	r1, fp
 80011a6:	0c1b      	lsrs	r3, r3, #16
 80011a8:	001f      	movs	r7, r3
 80011aa:	9304      	str	r3, [sp, #16]
 80011ac:	040b      	lsls	r3, r1, #16
 80011ae:	4649      	mov	r1, r9
 80011b0:	0409      	lsls	r1, r1, #16
 80011b2:	0c09      	lsrs	r1, r1, #16
 80011b4:	000c      	movs	r4, r1
 80011b6:	0c1b      	lsrs	r3, r3, #16
 80011b8:	435c      	muls	r4, r3
 80011ba:	0c12      	lsrs	r2, r2, #16
 80011bc:	437b      	muls	r3, r7
 80011be:	4688      	mov	r8, r1
 80011c0:	4351      	muls	r1, r2
 80011c2:	437a      	muls	r2, r7
 80011c4:	0c27      	lsrs	r7, r4, #16
 80011c6:	46bc      	mov	ip, r7
 80011c8:	185b      	adds	r3, r3, r1
 80011ca:	4463      	add	r3, ip
 80011cc:	4299      	cmp	r1, r3
 80011ce:	d903      	bls.n	80011d8 <__aeabi_ddiv+0x2f4>
 80011d0:	2180      	movs	r1, #128	@ 0x80
 80011d2:	0249      	lsls	r1, r1, #9
 80011d4:	468c      	mov	ip, r1
 80011d6:	4462      	add	r2, ip
 80011d8:	0c19      	lsrs	r1, r3, #16
 80011da:	0424      	lsls	r4, r4, #16
 80011dc:	041b      	lsls	r3, r3, #16
 80011de:	0c24      	lsrs	r4, r4, #16
 80011e0:	188a      	adds	r2, r1, r2
 80011e2:	191c      	adds	r4, r3, r4
 80011e4:	4290      	cmp	r0, r2
 80011e6:	d302      	bcc.n	80011ee <__aeabi_ddiv+0x30a>
 80011e8:	d116      	bne.n	8001218 <__aeabi_ddiv+0x334>
 80011ea:	42a5      	cmp	r5, r4
 80011ec:	d214      	bcs.n	8001218 <__aeabi_ddiv+0x334>
 80011ee:	465b      	mov	r3, fp
 80011f0:	9f00      	ldr	r7, [sp, #0]
 80011f2:	3b01      	subs	r3, #1
 80011f4:	444d      	add	r5, r9
 80011f6:	9305      	str	r3, [sp, #20]
 80011f8:	454d      	cmp	r5, r9
 80011fa:	419b      	sbcs	r3, r3
 80011fc:	46bc      	mov	ip, r7
 80011fe:	425b      	negs	r3, r3
 8001200:	4463      	add	r3, ip
 8001202:	18c0      	adds	r0, r0, r3
 8001204:	4287      	cmp	r7, r0
 8001206:	d300      	bcc.n	800120a <__aeabi_ddiv+0x326>
 8001208:	e102      	b.n	8001410 <__aeabi_ddiv+0x52c>
 800120a:	4282      	cmp	r2, r0
 800120c:	d900      	bls.n	8001210 <__aeabi_ddiv+0x32c>
 800120e:	e129      	b.n	8001464 <__aeabi_ddiv+0x580>
 8001210:	d100      	bne.n	8001214 <__aeabi_ddiv+0x330>
 8001212:	e124      	b.n	800145e <__aeabi_ddiv+0x57a>
 8001214:	9b05      	ldr	r3, [sp, #20]
 8001216:	469b      	mov	fp, r3
 8001218:	1b2c      	subs	r4, r5, r4
 800121a:	42a5      	cmp	r5, r4
 800121c:	41ad      	sbcs	r5, r5
 800121e:	9b00      	ldr	r3, [sp, #0]
 8001220:	1a80      	subs	r0, r0, r2
 8001222:	426d      	negs	r5, r5
 8001224:	1b40      	subs	r0, r0, r5
 8001226:	4283      	cmp	r3, r0
 8001228:	d100      	bne.n	800122c <__aeabi_ddiv+0x348>
 800122a:	e10f      	b.n	800144c <__aeabi_ddiv+0x568>
 800122c:	9902      	ldr	r1, [sp, #8]
 800122e:	f7ff f80b 	bl	8000248 <__aeabi_uidivmod>
 8001232:	9a03      	ldr	r2, [sp, #12]
 8001234:	040b      	lsls	r3, r1, #16
 8001236:	4342      	muls	r2, r0
 8001238:	0c21      	lsrs	r1, r4, #16
 800123a:	0005      	movs	r5, r0
 800123c:	4319      	orrs	r1, r3
 800123e:	428a      	cmp	r2, r1
 8001240:	d900      	bls.n	8001244 <__aeabi_ddiv+0x360>
 8001242:	e0cb      	b.n	80013dc <__aeabi_ddiv+0x4f8>
 8001244:	1a88      	subs	r0, r1, r2
 8001246:	9902      	ldr	r1, [sp, #8]
 8001248:	f7fe fffe 	bl	8000248 <__aeabi_uidivmod>
 800124c:	9a03      	ldr	r2, [sp, #12]
 800124e:	0424      	lsls	r4, r4, #16
 8001250:	4342      	muls	r2, r0
 8001252:	0409      	lsls	r1, r1, #16
 8001254:	0c24      	lsrs	r4, r4, #16
 8001256:	0003      	movs	r3, r0
 8001258:	430c      	orrs	r4, r1
 800125a:	42a2      	cmp	r2, r4
 800125c:	d900      	bls.n	8001260 <__aeabi_ddiv+0x37c>
 800125e:	e0ca      	b.n	80013f6 <__aeabi_ddiv+0x512>
 8001260:	4641      	mov	r1, r8
 8001262:	1aa4      	subs	r4, r4, r2
 8001264:	042a      	lsls	r2, r5, #16
 8001266:	431a      	orrs	r2, r3
 8001268:	9f04      	ldr	r7, [sp, #16]
 800126a:	0413      	lsls	r3, r2, #16
 800126c:	0c1b      	lsrs	r3, r3, #16
 800126e:	4359      	muls	r1, r3
 8001270:	4640      	mov	r0, r8
 8001272:	437b      	muls	r3, r7
 8001274:	469c      	mov	ip, r3
 8001276:	0c15      	lsrs	r5, r2, #16
 8001278:	4368      	muls	r0, r5
 800127a:	0c0b      	lsrs	r3, r1, #16
 800127c:	4484      	add	ip, r0
 800127e:	4463      	add	r3, ip
 8001280:	437d      	muls	r5, r7
 8001282:	4298      	cmp	r0, r3
 8001284:	d903      	bls.n	800128e <__aeabi_ddiv+0x3aa>
 8001286:	2080      	movs	r0, #128	@ 0x80
 8001288:	0240      	lsls	r0, r0, #9
 800128a:	4684      	mov	ip, r0
 800128c:	4465      	add	r5, ip
 800128e:	0c18      	lsrs	r0, r3, #16
 8001290:	0409      	lsls	r1, r1, #16
 8001292:	041b      	lsls	r3, r3, #16
 8001294:	0c09      	lsrs	r1, r1, #16
 8001296:	1940      	adds	r0, r0, r5
 8001298:	185b      	adds	r3, r3, r1
 800129a:	4284      	cmp	r4, r0
 800129c:	d327      	bcc.n	80012ee <__aeabi_ddiv+0x40a>
 800129e:	d023      	beq.n	80012e8 <__aeabi_ddiv+0x404>
 80012a0:	2301      	movs	r3, #1
 80012a2:	0035      	movs	r5, r6
 80012a4:	431a      	orrs	r2, r3
 80012a6:	4b94      	ldr	r3, [pc, #592]	@ (80014f8 <__aeabi_ddiv+0x614>)
 80012a8:	4453      	add	r3, sl
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	dd60      	ble.n	8001370 <__aeabi_ddiv+0x48c>
 80012ae:	0751      	lsls	r1, r2, #29
 80012b0:	d000      	beq.n	80012b4 <__aeabi_ddiv+0x3d0>
 80012b2:	e086      	b.n	80013c2 <__aeabi_ddiv+0x4de>
 80012b4:	002e      	movs	r6, r5
 80012b6:	08d1      	lsrs	r1, r2, #3
 80012b8:	465a      	mov	r2, fp
 80012ba:	01d2      	lsls	r2, r2, #7
 80012bc:	d506      	bpl.n	80012cc <__aeabi_ddiv+0x3e8>
 80012be:	465a      	mov	r2, fp
 80012c0:	4b8e      	ldr	r3, [pc, #568]	@ (80014fc <__aeabi_ddiv+0x618>)
 80012c2:	401a      	ands	r2, r3
 80012c4:	2380      	movs	r3, #128	@ 0x80
 80012c6:	4693      	mov	fp, r2
 80012c8:	00db      	lsls	r3, r3, #3
 80012ca:	4453      	add	r3, sl
 80012cc:	4a8c      	ldr	r2, [pc, #560]	@ (8001500 <__aeabi_ddiv+0x61c>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	dd00      	ble.n	80012d4 <__aeabi_ddiv+0x3f0>
 80012d2:	e680      	b.n	8000fd6 <__aeabi_ddiv+0xf2>
 80012d4:	465a      	mov	r2, fp
 80012d6:	0752      	lsls	r2, r2, #29
 80012d8:	430a      	orrs	r2, r1
 80012da:	4690      	mov	r8, r2
 80012dc:	465a      	mov	r2, fp
 80012de:	055b      	lsls	r3, r3, #21
 80012e0:	0254      	lsls	r4, r2, #9
 80012e2:	0b24      	lsrs	r4, r4, #12
 80012e4:	0d5b      	lsrs	r3, r3, #21
 80012e6:	e669      	b.n	8000fbc <__aeabi_ddiv+0xd8>
 80012e8:	0035      	movs	r5, r6
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d0db      	beq.n	80012a6 <__aeabi_ddiv+0x3c2>
 80012ee:	9d00      	ldr	r5, [sp, #0]
 80012f0:	1e51      	subs	r1, r2, #1
 80012f2:	46ac      	mov	ip, r5
 80012f4:	4464      	add	r4, ip
 80012f6:	42ac      	cmp	r4, r5
 80012f8:	d200      	bcs.n	80012fc <__aeabi_ddiv+0x418>
 80012fa:	e09e      	b.n	800143a <__aeabi_ddiv+0x556>
 80012fc:	4284      	cmp	r4, r0
 80012fe:	d200      	bcs.n	8001302 <__aeabi_ddiv+0x41e>
 8001300:	e0e1      	b.n	80014c6 <__aeabi_ddiv+0x5e2>
 8001302:	d100      	bne.n	8001306 <__aeabi_ddiv+0x422>
 8001304:	e0ee      	b.n	80014e4 <__aeabi_ddiv+0x600>
 8001306:	000a      	movs	r2, r1
 8001308:	e7ca      	b.n	80012a0 <__aeabi_ddiv+0x3bc>
 800130a:	4542      	cmp	r2, r8
 800130c:	d900      	bls.n	8001310 <__aeabi_ddiv+0x42c>
 800130e:	e708      	b.n	8001122 <__aeabi_ddiv+0x23e>
 8001310:	464b      	mov	r3, r9
 8001312:	07dc      	lsls	r4, r3, #31
 8001314:	0858      	lsrs	r0, r3, #1
 8001316:	4643      	mov	r3, r8
 8001318:	085b      	lsrs	r3, r3, #1
 800131a:	431c      	orrs	r4, r3
 800131c:	4643      	mov	r3, r8
 800131e:	07dd      	lsls	r5, r3, #31
 8001320:	e706      	b.n	8001130 <__aeabi_ddiv+0x24c>
 8001322:	f001 fa3b 	bl	800279c <__clzsi2>
 8001326:	2315      	movs	r3, #21
 8001328:	469c      	mov	ip, r3
 800132a:	4484      	add	ip, r0
 800132c:	0002      	movs	r2, r0
 800132e:	4663      	mov	r3, ip
 8001330:	3220      	adds	r2, #32
 8001332:	2b1c      	cmp	r3, #28
 8001334:	dc00      	bgt.n	8001338 <__aeabi_ddiv+0x454>
 8001336:	e692      	b.n	800105e <__aeabi_ddiv+0x17a>
 8001338:	0023      	movs	r3, r4
 800133a:	3808      	subs	r0, #8
 800133c:	4083      	lsls	r3, r0
 800133e:	4699      	mov	r9, r3
 8001340:	2300      	movs	r3, #0
 8001342:	4698      	mov	r8, r3
 8001344:	e69a      	b.n	800107c <__aeabi_ddiv+0x198>
 8001346:	f001 fa29 	bl	800279c <__clzsi2>
 800134a:	0002      	movs	r2, r0
 800134c:	0003      	movs	r3, r0
 800134e:	3215      	adds	r2, #21
 8001350:	3320      	adds	r3, #32
 8001352:	2a1c      	cmp	r2, #28
 8001354:	dc00      	bgt.n	8001358 <__aeabi_ddiv+0x474>
 8001356:	e65f      	b.n	8001018 <__aeabi_ddiv+0x134>
 8001358:	9900      	ldr	r1, [sp, #0]
 800135a:	3808      	subs	r0, #8
 800135c:	4081      	lsls	r1, r0
 800135e:	2200      	movs	r2, #0
 8001360:	468b      	mov	fp, r1
 8001362:	e666      	b.n	8001032 <__aeabi_ddiv+0x14e>
 8001364:	2200      	movs	r2, #0
 8001366:	002e      	movs	r6, r5
 8001368:	2400      	movs	r4, #0
 800136a:	4690      	mov	r8, r2
 800136c:	4b65      	ldr	r3, [pc, #404]	@ (8001504 <__aeabi_ddiv+0x620>)
 800136e:	e625      	b.n	8000fbc <__aeabi_ddiv+0xd8>
 8001370:	002e      	movs	r6, r5
 8001372:	2101      	movs	r1, #1
 8001374:	1ac9      	subs	r1, r1, r3
 8001376:	2938      	cmp	r1, #56	@ 0x38
 8001378:	dd00      	ble.n	800137c <__aeabi_ddiv+0x498>
 800137a:	e61b      	b.n	8000fb4 <__aeabi_ddiv+0xd0>
 800137c:	291f      	cmp	r1, #31
 800137e:	dc7e      	bgt.n	800147e <__aeabi_ddiv+0x59a>
 8001380:	4861      	ldr	r0, [pc, #388]	@ (8001508 <__aeabi_ddiv+0x624>)
 8001382:	0014      	movs	r4, r2
 8001384:	4450      	add	r0, sl
 8001386:	465b      	mov	r3, fp
 8001388:	4082      	lsls	r2, r0
 800138a:	4083      	lsls	r3, r0
 800138c:	40cc      	lsrs	r4, r1
 800138e:	1e50      	subs	r0, r2, #1
 8001390:	4182      	sbcs	r2, r0
 8001392:	4323      	orrs	r3, r4
 8001394:	431a      	orrs	r2, r3
 8001396:	465b      	mov	r3, fp
 8001398:	40cb      	lsrs	r3, r1
 800139a:	0751      	lsls	r1, r2, #29
 800139c:	d009      	beq.n	80013b2 <__aeabi_ddiv+0x4ce>
 800139e:	210f      	movs	r1, #15
 80013a0:	4011      	ands	r1, r2
 80013a2:	2904      	cmp	r1, #4
 80013a4:	d005      	beq.n	80013b2 <__aeabi_ddiv+0x4ce>
 80013a6:	1d11      	adds	r1, r2, #4
 80013a8:	4291      	cmp	r1, r2
 80013aa:	4192      	sbcs	r2, r2
 80013ac:	4252      	negs	r2, r2
 80013ae:	189b      	adds	r3, r3, r2
 80013b0:	000a      	movs	r2, r1
 80013b2:	0219      	lsls	r1, r3, #8
 80013b4:	d400      	bmi.n	80013b8 <__aeabi_ddiv+0x4d4>
 80013b6:	e09b      	b.n	80014f0 <__aeabi_ddiv+0x60c>
 80013b8:	2200      	movs	r2, #0
 80013ba:	2301      	movs	r3, #1
 80013bc:	2400      	movs	r4, #0
 80013be:	4690      	mov	r8, r2
 80013c0:	e5fc      	b.n	8000fbc <__aeabi_ddiv+0xd8>
 80013c2:	210f      	movs	r1, #15
 80013c4:	4011      	ands	r1, r2
 80013c6:	2904      	cmp	r1, #4
 80013c8:	d100      	bne.n	80013cc <__aeabi_ddiv+0x4e8>
 80013ca:	e773      	b.n	80012b4 <__aeabi_ddiv+0x3d0>
 80013cc:	1d11      	adds	r1, r2, #4
 80013ce:	4291      	cmp	r1, r2
 80013d0:	4192      	sbcs	r2, r2
 80013d2:	4252      	negs	r2, r2
 80013d4:	002e      	movs	r6, r5
 80013d6:	08c9      	lsrs	r1, r1, #3
 80013d8:	4493      	add	fp, r2
 80013da:	e76d      	b.n	80012b8 <__aeabi_ddiv+0x3d4>
 80013dc:	9b00      	ldr	r3, [sp, #0]
 80013de:	3d01      	subs	r5, #1
 80013e0:	469c      	mov	ip, r3
 80013e2:	4461      	add	r1, ip
 80013e4:	428b      	cmp	r3, r1
 80013e6:	d900      	bls.n	80013ea <__aeabi_ddiv+0x506>
 80013e8:	e72c      	b.n	8001244 <__aeabi_ddiv+0x360>
 80013ea:	428a      	cmp	r2, r1
 80013ec:	d800      	bhi.n	80013f0 <__aeabi_ddiv+0x50c>
 80013ee:	e729      	b.n	8001244 <__aeabi_ddiv+0x360>
 80013f0:	1e85      	subs	r5, r0, #2
 80013f2:	4461      	add	r1, ip
 80013f4:	e726      	b.n	8001244 <__aeabi_ddiv+0x360>
 80013f6:	9900      	ldr	r1, [sp, #0]
 80013f8:	3b01      	subs	r3, #1
 80013fa:	468c      	mov	ip, r1
 80013fc:	4464      	add	r4, ip
 80013fe:	42a1      	cmp	r1, r4
 8001400:	d900      	bls.n	8001404 <__aeabi_ddiv+0x520>
 8001402:	e72d      	b.n	8001260 <__aeabi_ddiv+0x37c>
 8001404:	42a2      	cmp	r2, r4
 8001406:	d800      	bhi.n	800140a <__aeabi_ddiv+0x526>
 8001408:	e72a      	b.n	8001260 <__aeabi_ddiv+0x37c>
 800140a:	1e83      	subs	r3, r0, #2
 800140c:	4464      	add	r4, ip
 800140e:	e727      	b.n	8001260 <__aeabi_ddiv+0x37c>
 8001410:	4287      	cmp	r7, r0
 8001412:	d000      	beq.n	8001416 <__aeabi_ddiv+0x532>
 8001414:	e6fe      	b.n	8001214 <__aeabi_ddiv+0x330>
 8001416:	45a9      	cmp	r9, r5
 8001418:	d900      	bls.n	800141c <__aeabi_ddiv+0x538>
 800141a:	e6fb      	b.n	8001214 <__aeabi_ddiv+0x330>
 800141c:	e6f5      	b.n	800120a <__aeabi_ddiv+0x326>
 800141e:	42a2      	cmp	r2, r4
 8001420:	d800      	bhi.n	8001424 <__aeabi_ddiv+0x540>
 8001422:	e6b9      	b.n	8001198 <__aeabi_ddiv+0x2b4>
 8001424:	1e83      	subs	r3, r0, #2
 8001426:	4464      	add	r4, ip
 8001428:	e6b6      	b.n	8001198 <__aeabi_ddiv+0x2b4>
 800142a:	428a      	cmp	r2, r1
 800142c:	d800      	bhi.n	8001430 <__aeabi_ddiv+0x54c>
 800142e:	e69f      	b.n	8001170 <__aeabi_ddiv+0x28c>
 8001430:	46bc      	mov	ip, r7
 8001432:	1e83      	subs	r3, r0, #2
 8001434:	4698      	mov	r8, r3
 8001436:	4461      	add	r1, ip
 8001438:	e69a      	b.n	8001170 <__aeabi_ddiv+0x28c>
 800143a:	000a      	movs	r2, r1
 800143c:	4284      	cmp	r4, r0
 800143e:	d000      	beq.n	8001442 <__aeabi_ddiv+0x55e>
 8001440:	e72e      	b.n	80012a0 <__aeabi_ddiv+0x3bc>
 8001442:	454b      	cmp	r3, r9
 8001444:	d000      	beq.n	8001448 <__aeabi_ddiv+0x564>
 8001446:	e72b      	b.n	80012a0 <__aeabi_ddiv+0x3bc>
 8001448:	0035      	movs	r5, r6
 800144a:	e72c      	b.n	80012a6 <__aeabi_ddiv+0x3c2>
 800144c:	4b2a      	ldr	r3, [pc, #168]	@ (80014f8 <__aeabi_ddiv+0x614>)
 800144e:	4a2f      	ldr	r2, [pc, #188]	@ (800150c <__aeabi_ddiv+0x628>)
 8001450:	4453      	add	r3, sl
 8001452:	4592      	cmp	sl, r2
 8001454:	db43      	blt.n	80014de <__aeabi_ddiv+0x5fa>
 8001456:	2201      	movs	r2, #1
 8001458:	2100      	movs	r1, #0
 800145a:	4493      	add	fp, r2
 800145c:	e72c      	b.n	80012b8 <__aeabi_ddiv+0x3d4>
 800145e:	42ac      	cmp	r4, r5
 8001460:	d800      	bhi.n	8001464 <__aeabi_ddiv+0x580>
 8001462:	e6d7      	b.n	8001214 <__aeabi_ddiv+0x330>
 8001464:	2302      	movs	r3, #2
 8001466:	425b      	negs	r3, r3
 8001468:	469c      	mov	ip, r3
 800146a:	9900      	ldr	r1, [sp, #0]
 800146c:	444d      	add	r5, r9
 800146e:	454d      	cmp	r5, r9
 8001470:	419b      	sbcs	r3, r3
 8001472:	44e3      	add	fp, ip
 8001474:	468c      	mov	ip, r1
 8001476:	425b      	negs	r3, r3
 8001478:	4463      	add	r3, ip
 800147a:	18c0      	adds	r0, r0, r3
 800147c:	e6cc      	b.n	8001218 <__aeabi_ddiv+0x334>
 800147e:	201f      	movs	r0, #31
 8001480:	4240      	negs	r0, r0
 8001482:	1ac3      	subs	r3, r0, r3
 8001484:	4658      	mov	r0, fp
 8001486:	40d8      	lsrs	r0, r3
 8001488:	2920      	cmp	r1, #32
 800148a:	d004      	beq.n	8001496 <__aeabi_ddiv+0x5b2>
 800148c:	4659      	mov	r1, fp
 800148e:	4b20      	ldr	r3, [pc, #128]	@ (8001510 <__aeabi_ddiv+0x62c>)
 8001490:	4453      	add	r3, sl
 8001492:	4099      	lsls	r1, r3
 8001494:	430a      	orrs	r2, r1
 8001496:	1e53      	subs	r3, r2, #1
 8001498:	419a      	sbcs	r2, r3
 800149a:	2307      	movs	r3, #7
 800149c:	0019      	movs	r1, r3
 800149e:	4302      	orrs	r2, r0
 80014a0:	2400      	movs	r4, #0
 80014a2:	4011      	ands	r1, r2
 80014a4:	4213      	tst	r3, r2
 80014a6:	d009      	beq.n	80014bc <__aeabi_ddiv+0x5d8>
 80014a8:	3308      	adds	r3, #8
 80014aa:	4013      	ands	r3, r2
 80014ac:	2b04      	cmp	r3, #4
 80014ae:	d01d      	beq.n	80014ec <__aeabi_ddiv+0x608>
 80014b0:	1d13      	adds	r3, r2, #4
 80014b2:	4293      	cmp	r3, r2
 80014b4:	4189      	sbcs	r1, r1
 80014b6:	001a      	movs	r2, r3
 80014b8:	4249      	negs	r1, r1
 80014ba:	0749      	lsls	r1, r1, #29
 80014bc:	08d2      	lsrs	r2, r2, #3
 80014be:	430a      	orrs	r2, r1
 80014c0:	4690      	mov	r8, r2
 80014c2:	2300      	movs	r3, #0
 80014c4:	e57a      	b.n	8000fbc <__aeabi_ddiv+0xd8>
 80014c6:	4649      	mov	r1, r9
 80014c8:	9f00      	ldr	r7, [sp, #0]
 80014ca:	004d      	lsls	r5, r1, #1
 80014cc:	454d      	cmp	r5, r9
 80014ce:	4189      	sbcs	r1, r1
 80014d0:	46bc      	mov	ip, r7
 80014d2:	4249      	negs	r1, r1
 80014d4:	4461      	add	r1, ip
 80014d6:	46a9      	mov	r9, r5
 80014d8:	3a02      	subs	r2, #2
 80014da:	1864      	adds	r4, r4, r1
 80014dc:	e7ae      	b.n	800143c <__aeabi_ddiv+0x558>
 80014de:	2201      	movs	r2, #1
 80014e0:	4252      	negs	r2, r2
 80014e2:	e746      	b.n	8001372 <__aeabi_ddiv+0x48e>
 80014e4:	4599      	cmp	r9, r3
 80014e6:	d3ee      	bcc.n	80014c6 <__aeabi_ddiv+0x5e2>
 80014e8:	000a      	movs	r2, r1
 80014ea:	e7aa      	b.n	8001442 <__aeabi_ddiv+0x55e>
 80014ec:	2100      	movs	r1, #0
 80014ee:	e7e5      	b.n	80014bc <__aeabi_ddiv+0x5d8>
 80014f0:	0759      	lsls	r1, r3, #29
 80014f2:	025b      	lsls	r3, r3, #9
 80014f4:	0b1c      	lsrs	r4, r3, #12
 80014f6:	e7e1      	b.n	80014bc <__aeabi_ddiv+0x5d8>
 80014f8:	000003ff 	.word	0x000003ff
 80014fc:	feffffff 	.word	0xfeffffff
 8001500:	000007fe 	.word	0x000007fe
 8001504:	000007ff 	.word	0x000007ff
 8001508:	0000041e 	.word	0x0000041e
 800150c:	fffffc02 	.word	0xfffffc02
 8001510:	0000043e 	.word	0x0000043e

08001514 <__eqdf2>:
 8001514:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001516:	4657      	mov	r7, sl
 8001518:	46de      	mov	lr, fp
 800151a:	464e      	mov	r6, r9
 800151c:	4645      	mov	r5, r8
 800151e:	b5e0      	push	{r5, r6, r7, lr}
 8001520:	000d      	movs	r5, r1
 8001522:	0004      	movs	r4, r0
 8001524:	0fe8      	lsrs	r0, r5, #31
 8001526:	4683      	mov	fp, r0
 8001528:	0309      	lsls	r1, r1, #12
 800152a:	0fd8      	lsrs	r0, r3, #31
 800152c:	0b09      	lsrs	r1, r1, #12
 800152e:	4682      	mov	sl, r0
 8001530:	4819      	ldr	r0, [pc, #100]	@ (8001598 <__eqdf2+0x84>)
 8001532:	468c      	mov	ip, r1
 8001534:	031f      	lsls	r7, r3, #12
 8001536:	0069      	lsls	r1, r5, #1
 8001538:	005e      	lsls	r6, r3, #1
 800153a:	0d49      	lsrs	r1, r1, #21
 800153c:	0b3f      	lsrs	r7, r7, #12
 800153e:	0d76      	lsrs	r6, r6, #21
 8001540:	4281      	cmp	r1, r0
 8001542:	d018      	beq.n	8001576 <__eqdf2+0x62>
 8001544:	4286      	cmp	r6, r0
 8001546:	d00f      	beq.n	8001568 <__eqdf2+0x54>
 8001548:	2001      	movs	r0, #1
 800154a:	42b1      	cmp	r1, r6
 800154c:	d10d      	bne.n	800156a <__eqdf2+0x56>
 800154e:	45bc      	cmp	ip, r7
 8001550:	d10b      	bne.n	800156a <__eqdf2+0x56>
 8001552:	4294      	cmp	r4, r2
 8001554:	d109      	bne.n	800156a <__eqdf2+0x56>
 8001556:	45d3      	cmp	fp, sl
 8001558:	d01c      	beq.n	8001594 <__eqdf2+0x80>
 800155a:	2900      	cmp	r1, #0
 800155c:	d105      	bne.n	800156a <__eqdf2+0x56>
 800155e:	4660      	mov	r0, ip
 8001560:	4320      	orrs	r0, r4
 8001562:	1e43      	subs	r3, r0, #1
 8001564:	4198      	sbcs	r0, r3
 8001566:	e000      	b.n	800156a <__eqdf2+0x56>
 8001568:	2001      	movs	r0, #1
 800156a:	bcf0      	pop	{r4, r5, r6, r7}
 800156c:	46bb      	mov	fp, r7
 800156e:	46b2      	mov	sl, r6
 8001570:	46a9      	mov	r9, r5
 8001572:	46a0      	mov	r8, r4
 8001574:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001576:	2001      	movs	r0, #1
 8001578:	428e      	cmp	r6, r1
 800157a:	d1f6      	bne.n	800156a <__eqdf2+0x56>
 800157c:	4661      	mov	r1, ip
 800157e:	4339      	orrs	r1, r7
 8001580:	000f      	movs	r7, r1
 8001582:	4317      	orrs	r7, r2
 8001584:	4327      	orrs	r7, r4
 8001586:	d1f0      	bne.n	800156a <__eqdf2+0x56>
 8001588:	465b      	mov	r3, fp
 800158a:	4652      	mov	r2, sl
 800158c:	1a98      	subs	r0, r3, r2
 800158e:	1e43      	subs	r3, r0, #1
 8001590:	4198      	sbcs	r0, r3
 8001592:	e7ea      	b.n	800156a <__eqdf2+0x56>
 8001594:	2000      	movs	r0, #0
 8001596:	e7e8      	b.n	800156a <__eqdf2+0x56>
 8001598:	000007ff 	.word	0x000007ff

0800159c <__gedf2>:
 800159c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800159e:	4657      	mov	r7, sl
 80015a0:	464e      	mov	r6, r9
 80015a2:	4645      	mov	r5, r8
 80015a4:	46de      	mov	lr, fp
 80015a6:	b5e0      	push	{r5, r6, r7, lr}
 80015a8:	000d      	movs	r5, r1
 80015aa:	030e      	lsls	r6, r1, #12
 80015ac:	0049      	lsls	r1, r1, #1
 80015ae:	0d49      	lsrs	r1, r1, #21
 80015b0:	468a      	mov	sl, r1
 80015b2:	0fdf      	lsrs	r7, r3, #31
 80015b4:	0fe9      	lsrs	r1, r5, #31
 80015b6:	46bc      	mov	ip, r7
 80015b8:	b083      	sub	sp, #12
 80015ba:	4f2f      	ldr	r7, [pc, #188]	@ (8001678 <__gedf2+0xdc>)
 80015bc:	0004      	movs	r4, r0
 80015be:	4680      	mov	r8, r0
 80015c0:	9101      	str	r1, [sp, #4]
 80015c2:	0058      	lsls	r0, r3, #1
 80015c4:	0319      	lsls	r1, r3, #12
 80015c6:	4691      	mov	r9, r2
 80015c8:	0b36      	lsrs	r6, r6, #12
 80015ca:	0b09      	lsrs	r1, r1, #12
 80015cc:	0d40      	lsrs	r0, r0, #21
 80015ce:	45ba      	cmp	sl, r7
 80015d0:	d01d      	beq.n	800160e <__gedf2+0x72>
 80015d2:	42b8      	cmp	r0, r7
 80015d4:	d00d      	beq.n	80015f2 <__gedf2+0x56>
 80015d6:	4657      	mov	r7, sl
 80015d8:	2f00      	cmp	r7, #0
 80015da:	d12a      	bne.n	8001632 <__gedf2+0x96>
 80015dc:	4334      	orrs	r4, r6
 80015de:	2800      	cmp	r0, #0
 80015e0:	d124      	bne.n	800162c <__gedf2+0x90>
 80015e2:	430a      	orrs	r2, r1
 80015e4:	d036      	beq.n	8001654 <__gedf2+0xb8>
 80015e6:	2c00      	cmp	r4, #0
 80015e8:	d141      	bne.n	800166e <__gedf2+0xd2>
 80015ea:	4663      	mov	r3, ip
 80015ec:	0058      	lsls	r0, r3, #1
 80015ee:	3801      	subs	r0, #1
 80015f0:	e015      	b.n	800161e <__gedf2+0x82>
 80015f2:	4311      	orrs	r1, r2
 80015f4:	d138      	bne.n	8001668 <__gedf2+0xcc>
 80015f6:	4653      	mov	r3, sl
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d101      	bne.n	8001600 <__gedf2+0x64>
 80015fc:	4326      	orrs	r6, r4
 80015fe:	d0f4      	beq.n	80015ea <__gedf2+0x4e>
 8001600:	9b01      	ldr	r3, [sp, #4]
 8001602:	4563      	cmp	r3, ip
 8001604:	d107      	bne.n	8001616 <__gedf2+0x7a>
 8001606:	9b01      	ldr	r3, [sp, #4]
 8001608:	0058      	lsls	r0, r3, #1
 800160a:	3801      	subs	r0, #1
 800160c:	e007      	b.n	800161e <__gedf2+0x82>
 800160e:	4326      	orrs	r6, r4
 8001610:	d12a      	bne.n	8001668 <__gedf2+0xcc>
 8001612:	4550      	cmp	r0, sl
 8001614:	d021      	beq.n	800165a <__gedf2+0xbe>
 8001616:	2001      	movs	r0, #1
 8001618:	9b01      	ldr	r3, [sp, #4]
 800161a:	425f      	negs	r7, r3
 800161c:	4338      	orrs	r0, r7
 800161e:	b003      	add	sp, #12
 8001620:	bcf0      	pop	{r4, r5, r6, r7}
 8001622:	46bb      	mov	fp, r7
 8001624:	46b2      	mov	sl, r6
 8001626:	46a9      	mov	r9, r5
 8001628:	46a0      	mov	r8, r4
 800162a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800162c:	2c00      	cmp	r4, #0
 800162e:	d0dc      	beq.n	80015ea <__gedf2+0x4e>
 8001630:	e7e6      	b.n	8001600 <__gedf2+0x64>
 8001632:	2800      	cmp	r0, #0
 8001634:	d0ef      	beq.n	8001616 <__gedf2+0x7a>
 8001636:	9b01      	ldr	r3, [sp, #4]
 8001638:	4563      	cmp	r3, ip
 800163a:	d1ec      	bne.n	8001616 <__gedf2+0x7a>
 800163c:	4582      	cmp	sl, r0
 800163e:	dcea      	bgt.n	8001616 <__gedf2+0x7a>
 8001640:	dbe1      	blt.n	8001606 <__gedf2+0x6a>
 8001642:	428e      	cmp	r6, r1
 8001644:	d8e7      	bhi.n	8001616 <__gedf2+0x7a>
 8001646:	d1de      	bne.n	8001606 <__gedf2+0x6a>
 8001648:	45c8      	cmp	r8, r9
 800164a:	d8e4      	bhi.n	8001616 <__gedf2+0x7a>
 800164c:	2000      	movs	r0, #0
 800164e:	45c8      	cmp	r8, r9
 8001650:	d2e5      	bcs.n	800161e <__gedf2+0x82>
 8001652:	e7d8      	b.n	8001606 <__gedf2+0x6a>
 8001654:	2c00      	cmp	r4, #0
 8001656:	d0e2      	beq.n	800161e <__gedf2+0x82>
 8001658:	e7dd      	b.n	8001616 <__gedf2+0x7a>
 800165a:	4311      	orrs	r1, r2
 800165c:	d104      	bne.n	8001668 <__gedf2+0xcc>
 800165e:	9b01      	ldr	r3, [sp, #4]
 8001660:	4563      	cmp	r3, ip
 8001662:	d1d8      	bne.n	8001616 <__gedf2+0x7a>
 8001664:	2000      	movs	r0, #0
 8001666:	e7da      	b.n	800161e <__gedf2+0x82>
 8001668:	2002      	movs	r0, #2
 800166a:	4240      	negs	r0, r0
 800166c:	e7d7      	b.n	800161e <__gedf2+0x82>
 800166e:	9b01      	ldr	r3, [sp, #4]
 8001670:	4563      	cmp	r3, ip
 8001672:	d0e6      	beq.n	8001642 <__gedf2+0xa6>
 8001674:	e7cf      	b.n	8001616 <__gedf2+0x7a>
 8001676:	46c0      	nop			@ (mov r8, r8)
 8001678:	000007ff 	.word	0x000007ff

0800167c <__ledf2>:
 800167c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800167e:	4657      	mov	r7, sl
 8001680:	464e      	mov	r6, r9
 8001682:	4645      	mov	r5, r8
 8001684:	46de      	mov	lr, fp
 8001686:	b5e0      	push	{r5, r6, r7, lr}
 8001688:	000d      	movs	r5, r1
 800168a:	030e      	lsls	r6, r1, #12
 800168c:	0049      	lsls	r1, r1, #1
 800168e:	0d49      	lsrs	r1, r1, #21
 8001690:	468a      	mov	sl, r1
 8001692:	0fdf      	lsrs	r7, r3, #31
 8001694:	0fe9      	lsrs	r1, r5, #31
 8001696:	46bc      	mov	ip, r7
 8001698:	b083      	sub	sp, #12
 800169a:	4f2e      	ldr	r7, [pc, #184]	@ (8001754 <__ledf2+0xd8>)
 800169c:	0004      	movs	r4, r0
 800169e:	4680      	mov	r8, r0
 80016a0:	9101      	str	r1, [sp, #4]
 80016a2:	0058      	lsls	r0, r3, #1
 80016a4:	0319      	lsls	r1, r3, #12
 80016a6:	4691      	mov	r9, r2
 80016a8:	0b36      	lsrs	r6, r6, #12
 80016aa:	0b09      	lsrs	r1, r1, #12
 80016ac:	0d40      	lsrs	r0, r0, #21
 80016ae:	45ba      	cmp	sl, r7
 80016b0:	d01e      	beq.n	80016f0 <__ledf2+0x74>
 80016b2:	42b8      	cmp	r0, r7
 80016b4:	d00d      	beq.n	80016d2 <__ledf2+0x56>
 80016b6:	4657      	mov	r7, sl
 80016b8:	2f00      	cmp	r7, #0
 80016ba:	d127      	bne.n	800170c <__ledf2+0x90>
 80016bc:	4334      	orrs	r4, r6
 80016be:	2800      	cmp	r0, #0
 80016c0:	d133      	bne.n	800172a <__ledf2+0xae>
 80016c2:	430a      	orrs	r2, r1
 80016c4:	d034      	beq.n	8001730 <__ledf2+0xb4>
 80016c6:	2c00      	cmp	r4, #0
 80016c8:	d140      	bne.n	800174c <__ledf2+0xd0>
 80016ca:	4663      	mov	r3, ip
 80016cc:	0058      	lsls	r0, r3, #1
 80016ce:	3801      	subs	r0, #1
 80016d0:	e015      	b.n	80016fe <__ledf2+0x82>
 80016d2:	4311      	orrs	r1, r2
 80016d4:	d112      	bne.n	80016fc <__ledf2+0x80>
 80016d6:	4653      	mov	r3, sl
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d101      	bne.n	80016e0 <__ledf2+0x64>
 80016dc:	4326      	orrs	r6, r4
 80016de:	d0f4      	beq.n	80016ca <__ledf2+0x4e>
 80016e0:	9b01      	ldr	r3, [sp, #4]
 80016e2:	4563      	cmp	r3, ip
 80016e4:	d01d      	beq.n	8001722 <__ledf2+0xa6>
 80016e6:	2001      	movs	r0, #1
 80016e8:	9b01      	ldr	r3, [sp, #4]
 80016ea:	425f      	negs	r7, r3
 80016ec:	4338      	orrs	r0, r7
 80016ee:	e006      	b.n	80016fe <__ledf2+0x82>
 80016f0:	4326      	orrs	r6, r4
 80016f2:	d103      	bne.n	80016fc <__ledf2+0x80>
 80016f4:	4550      	cmp	r0, sl
 80016f6:	d1f6      	bne.n	80016e6 <__ledf2+0x6a>
 80016f8:	4311      	orrs	r1, r2
 80016fa:	d01c      	beq.n	8001736 <__ledf2+0xba>
 80016fc:	2002      	movs	r0, #2
 80016fe:	b003      	add	sp, #12
 8001700:	bcf0      	pop	{r4, r5, r6, r7}
 8001702:	46bb      	mov	fp, r7
 8001704:	46b2      	mov	sl, r6
 8001706:	46a9      	mov	r9, r5
 8001708:	46a0      	mov	r8, r4
 800170a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800170c:	2800      	cmp	r0, #0
 800170e:	d0ea      	beq.n	80016e6 <__ledf2+0x6a>
 8001710:	9b01      	ldr	r3, [sp, #4]
 8001712:	4563      	cmp	r3, ip
 8001714:	d1e7      	bne.n	80016e6 <__ledf2+0x6a>
 8001716:	4582      	cmp	sl, r0
 8001718:	dce5      	bgt.n	80016e6 <__ledf2+0x6a>
 800171a:	db02      	blt.n	8001722 <__ledf2+0xa6>
 800171c:	428e      	cmp	r6, r1
 800171e:	d8e2      	bhi.n	80016e6 <__ledf2+0x6a>
 8001720:	d00e      	beq.n	8001740 <__ledf2+0xc4>
 8001722:	9b01      	ldr	r3, [sp, #4]
 8001724:	0058      	lsls	r0, r3, #1
 8001726:	3801      	subs	r0, #1
 8001728:	e7e9      	b.n	80016fe <__ledf2+0x82>
 800172a:	2c00      	cmp	r4, #0
 800172c:	d0cd      	beq.n	80016ca <__ledf2+0x4e>
 800172e:	e7d7      	b.n	80016e0 <__ledf2+0x64>
 8001730:	2c00      	cmp	r4, #0
 8001732:	d0e4      	beq.n	80016fe <__ledf2+0x82>
 8001734:	e7d7      	b.n	80016e6 <__ledf2+0x6a>
 8001736:	9b01      	ldr	r3, [sp, #4]
 8001738:	2000      	movs	r0, #0
 800173a:	4563      	cmp	r3, ip
 800173c:	d0df      	beq.n	80016fe <__ledf2+0x82>
 800173e:	e7d2      	b.n	80016e6 <__ledf2+0x6a>
 8001740:	45c8      	cmp	r8, r9
 8001742:	d8d0      	bhi.n	80016e6 <__ledf2+0x6a>
 8001744:	2000      	movs	r0, #0
 8001746:	45c8      	cmp	r8, r9
 8001748:	d2d9      	bcs.n	80016fe <__ledf2+0x82>
 800174a:	e7ea      	b.n	8001722 <__ledf2+0xa6>
 800174c:	9b01      	ldr	r3, [sp, #4]
 800174e:	4563      	cmp	r3, ip
 8001750:	d0e4      	beq.n	800171c <__ledf2+0xa0>
 8001752:	e7c8      	b.n	80016e6 <__ledf2+0x6a>
 8001754:	000007ff 	.word	0x000007ff

08001758 <__aeabi_dmul>:
 8001758:	b5f0      	push	{r4, r5, r6, r7, lr}
 800175a:	4657      	mov	r7, sl
 800175c:	464e      	mov	r6, r9
 800175e:	46de      	mov	lr, fp
 8001760:	4645      	mov	r5, r8
 8001762:	b5e0      	push	{r5, r6, r7, lr}
 8001764:	001f      	movs	r7, r3
 8001766:	030b      	lsls	r3, r1, #12
 8001768:	0b1b      	lsrs	r3, r3, #12
 800176a:	0016      	movs	r6, r2
 800176c:	469a      	mov	sl, r3
 800176e:	0fca      	lsrs	r2, r1, #31
 8001770:	004b      	lsls	r3, r1, #1
 8001772:	0004      	movs	r4, r0
 8001774:	4691      	mov	r9, r2
 8001776:	b085      	sub	sp, #20
 8001778:	0d5b      	lsrs	r3, r3, #21
 800177a:	d100      	bne.n	800177e <__aeabi_dmul+0x26>
 800177c:	e1cf      	b.n	8001b1e <__aeabi_dmul+0x3c6>
 800177e:	4acd      	ldr	r2, [pc, #820]	@ (8001ab4 <__aeabi_dmul+0x35c>)
 8001780:	4293      	cmp	r3, r2
 8001782:	d055      	beq.n	8001830 <__aeabi_dmul+0xd8>
 8001784:	4651      	mov	r1, sl
 8001786:	0f42      	lsrs	r2, r0, #29
 8001788:	00c9      	lsls	r1, r1, #3
 800178a:	430a      	orrs	r2, r1
 800178c:	2180      	movs	r1, #128	@ 0x80
 800178e:	0409      	lsls	r1, r1, #16
 8001790:	4311      	orrs	r1, r2
 8001792:	00c2      	lsls	r2, r0, #3
 8001794:	4690      	mov	r8, r2
 8001796:	4ac8      	ldr	r2, [pc, #800]	@ (8001ab8 <__aeabi_dmul+0x360>)
 8001798:	468a      	mov	sl, r1
 800179a:	4693      	mov	fp, r2
 800179c:	449b      	add	fp, r3
 800179e:	2300      	movs	r3, #0
 80017a0:	2500      	movs	r5, #0
 80017a2:	9302      	str	r3, [sp, #8]
 80017a4:	033c      	lsls	r4, r7, #12
 80017a6:	007b      	lsls	r3, r7, #1
 80017a8:	0ffa      	lsrs	r2, r7, #31
 80017aa:	9601      	str	r6, [sp, #4]
 80017ac:	0b24      	lsrs	r4, r4, #12
 80017ae:	0d5b      	lsrs	r3, r3, #21
 80017b0:	9200      	str	r2, [sp, #0]
 80017b2:	d100      	bne.n	80017b6 <__aeabi_dmul+0x5e>
 80017b4:	e188      	b.n	8001ac8 <__aeabi_dmul+0x370>
 80017b6:	4abf      	ldr	r2, [pc, #764]	@ (8001ab4 <__aeabi_dmul+0x35c>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d100      	bne.n	80017be <__aeabi_dmul+0x66>
 80017bc:	e092      	b.n	80018e4 <__aeabi_dmul+0x18c>
 80017be:	4abe      	ldr	r2, [pc, #760]	@ (8001ab8 <__aeabi_dmul+0x360>)
 80017c0:	4694      	mov	ip, r2
 80017c2:	4463      	add	r3, ip
 80017c4:	449b      	add	fp, r3
 80017c6:	2d0a      	cmp	r5, #10
 80017c8:	dc42      	bgt.n	8001850 <__aeabi_dmul+0xf8>
 80017ca:	00e4      	lsls	r4, r4, #3
 80017cc:	0f73      	lsrs	r3, r6, #29
 80017ce:	4323      	orrs	r3, r4
 80017d0:	2480      	movs	r4, #128	@ 0x80
 80017d2:	4649      	mov	r1, r9
 80017d4:	0424      	lsls	r4, r4, #16
 80017d6:	431c      	orrs	r4, r3
 80017d8:	00f3      	lsls	r3, r6, #3
 80017da:	9301      	str	r3, [sp, #4]
 80017dc:	9b00      	ldr	r3, [sp, #0]
 80017de:	2000      	movs	r0, #0
 80017e0:	4059      	eors	r1, r3
 80017e2:	b2cb      	uxtb	r3, r1
 80017e4:	9303      	str	r3, [sp, #12]
 80017e6:	2d02      	cmp	r5, #2
 80017e8:	dc00      	bgt.n	80017ec <__aeabi_dmul+0x94>
 80017ea:	e094      	b.n	8001916 <__aeabi_dmul+0x1be>
 80017ec:	2301      	movs	r3, #1
 80017ee:	40ab      	lsls	r3, r5
 80017f0:	001d      	movs	r5, r3
 80017f2:	23a6      	movs	r3, #166	@ 0xa6
 80017f4:	002a      	movs	r2, r5
 80017f6:	00db      	lsls	r3, r3, #3
 80017f8:	401a      	ands	r2, r3
 80017fa:	421d      	tst	r5, r3
 80017fc:	d000      	beq.n	8001800 <__aeabi_dmul+0xa8>
 80017fe:	e229      	b.n	8001c54 <__aeabi_dmul+0x4fc>
 8001800:	2390      	movs	r3, #144	@ 0x90
 8001802:	009b      	lsls	r3, r3, #2
 8001804:	421d      	tst	r5, r3
 8001806:	d100      	bne.n	800180a <__aeabi_dmul+0xb2>
 8001808:	e24d      	b.n	8001ca6 <__aeabi_dmul+0x54e>
 800180a:	2300      	movs	r3, #0
 800180c:	2480      	movs	r4, #128	@ 0x80
 800180e:	4699      	mov	r9, r3
 8001810:	0324      	lsls	r4, r4, #12
 8001812:	4ba8      	ldr	r3, [pc, #672]	@ (8001ab4 <__aeabi_dmul+0x35c>)
 8001814:	0010      	movs	r0, r2
 8001816:	464a      	mov	r2, r9
 8001818:	051b      	lsls	r3, r3, #20
 800181a:	4323      	orrs	r3, r4
 800181c:	07d2      	lsls	r2, r2, #31
 800181e:	4313      	orrs	r3, r2
 8001820:	0019      	movs	r1, r3
 8001822:	b005      	add	sp, #20
 8001824:	bcf0      	pop	{r4, r5, r6, r7}
 8001826:	46bb      	mov	fp, r7
 8001828:	46b2      	mov	sl, r6
 800182a:	46a9      	mov	r9, r5
 800182c:	46a0      	mov	r8, r4
 800182e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001830:	4652      	mov	r2, sl
 8001832:	4302      	orrs	r2, r0
 8001834:	4690      	mov	r8, r2
 8001836:	d000      	beq.n	800183a <__aeabi_dmul+0xe2>
 8001838:	e1ac      	b.n	8001b94 <__aeabi_dmul+0x43c>
 800183a:	469b      	mov	fp, r3
 800183c:	2302      	movs	r3, #2
 800183e:	4692      	mov	sl, r2
 8001840:	2508      	movs	r5, #8
 8001842:	9302      	str	r3, [sp, #8]
 8001844:	e7ae      	b.n	80017a4 <__aeabi_dmul+0x4c>
 8001846:	9b00      	ldr	r3, [sp, #0]
 8001848:	46a2      	mov	sl, r4
 800184a:	4699      	mov	r9, r3
 800184c:	9b01      	ldr	r3, [sp, #4]
 800184e:	4698      	mov	r8, r3
 8001850:	9b02      	ldr	r3, [sp, #8]
 8001852:	2b02      	cmp	r3, #2
 8001854:	d100      	bne.n	8001858 <__aeabi_dmul+0x100>
 8001856:	e1ca      	b.n	8001bee <__aeabi_dmul+0x496>
 8001858:	2b03      	cmp	r3, #3
 800185a:	d100      	bne.n	800185e <__aeabi_dmul+0x106>
 800185c:	e192      	b.n	8001b84 <__aeabi_dmul+0x42c>
 800185e:	2b01      	cmp	r3, #1
 8001860:	d110      	bne.n	8001884 <__aeabi_dmul+0x12c>
 8001862:	2300      	movs	r3, #0
 8001864:	2400      	movs	r4, #0
 8001866:	2200      	movs	r2, #0
 8001868:	e7d4      	b.n	8001814 <__aeabi_dmul+0xbc>
 800186a:	2201      	movs	r2, #1
 800186c:	087b      	lsrs	r3, r7, #1
 800186e:	403a      	ands	r2, r7
 8001870:	4313      	orrs	r3, r2
 8001872:	4652      	mov	r2, sl
 8001874:	07d2      	lsls	r2, r2, #31
 8001876:	4313      	orrs	r3, r2
 8001878:	4698      	mov	r8, r3
 800187a:	4653      	mov	r3, sl
 800187c:	085b      	lsrs	r3, r3, #1
 800187e:	469a      	mov	sl, r3
 8001880:	9b03      	ldr	r3, [sp, #12]
 8001882:	4699      	mov	r9, r3
 8001884:	465b      	mov	r3, fp
 8001886:	1c58      	adds	r0, r3, #1
 8001888:	2380      	movs	r3, #128	@ 0x80
 800188a:	00db      	lsls	r3, r3, #3
 800188c:	445b      	add	r3, fp
 800188e:	2b00      	cmp	r3, #0
 8001890:	dc00      	bgt.n	8001894 <__aeabi_dmul+0x13c>
 8001892:	e1b1      	b.n	8001bf8 <__aeabi_dmul+0x4a0>
 8001894:	4642      	mov	r2, r8
 8001896:	0752      	lsls	r2, r2, #29
 8001898:	d00b      	beq.n	80018b2 <__aeabi_dmul+0x15a>
 800189a:	220f      	movs	r2, #15
 800189c:	4641      	mov	r1, r8
 800189e:	400a      	ands	r2, r1
 80018a0:	2a04      	cmp	r2, #4
 80018a2:	d006      	beq.n	80018b2 <__aeabi_dmul+0x15a>
 80018a4:	4642      	mov	r2, r8
 80018a6:	1d11      	adds	r1, r2, #4
 80018a8:	4541      	cmp	r1, r8
 80018aa:	4192      	sbcs	r2, r2
 80018ac:	4688      	mov	r8, r1
 80018ae:	4252      	negs	r2, r2
 80018b0:	4492      	add	sl, r2
 80018b2:	4652      	mov	r2, sl
 80018b4:	01d2      	lsls	r2, r2, #7
 80018b6:	d506      	bpl.n	80018c6 <__aeabi_dmul+0x16e>
 80018b8:	4652      	mov	r2, sl
 80018ba:	4b80      	ldr	r3, [pc, #512]	@ (8001abc <__aeabi_dmul+0x364>)
 80018bc:	401a      	ands	r2, r3
 80018be:	2380      	movs	r3, #128	@ 0x80
 80018c0:	4692      	mov	sl, r2
 80018c2:	00db      	lsls	r3, r3, #3
 80018c4:	18c3      	adds	r3, r0, r3
 80018c6:	4a7e      	ldr	r2, [pc, #504]	@ (8001ac0 <__aeabi_dmul+0x368>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	dd00      	ble.n	80018ce <__aeabi_dmul+0x176>
 80018cc:	e18f      	b.n	8001bee <__aeabi_dmul+0x496>
 80018ce:	4642      	mov	r2, r8
 80018d0:	08d1      	lsrs	r1, r2, #3
 80018d2:	4652      	mov	r2, sl
 80018d4:	0752      	lsls	r2, r2, #29
 80018d6:	430a      	orrs	r2, r1
 80018d8:	4651      	mov	r1, sl
 80018da:	055b      	lsls	r3, r3, #21
 80018dc:	024c      	lsls	r4, r1, #9
 80018de:	0b24      	lsrs	r4, r4, #12
 80018e0:	0d5b      	lsrs	r3, r3, #21
 80018e2:	e797      	b.n	8001814 <__aeabi_dmul+0xbc>
 80018e4:	4b73      	ldr	r3, [pc, #460]	@ (8001ab4 <__aeabi_dmul+0x35c>)
 80018e6:	4326      	orrs	r6, r4
 80018e8:	469c      	mov	ip, r3
 80018ea:	44e3      	add	fp, ip
 80018ec:	2e00      	cmp	r6, #0
 80018ee:	d100      	bne.n	80018f2 <__aeabi_dmul+0x19a>
 80018f0:	e16f      	b.n	8001bd2 <__aeabi_dmul+0x47a>
 80018f2:	2303      	movs	r3, #3
 80018f4:	4649      	mov	r1, r9
 80018f6:	431d      	orrs	r5, r3
 80018f8:	9b00      	ldr	r3, [sp, #0]
 80018fa:	4059      	eors	r1, r3
 80018fc:	b2cb      	uxtb	r3, r1
 80018fe:	9303      	str	r3, [sp, #12]
 8001900:	2d0a      	cmp	r5, #10
 8001902:	dd00      	ble.n	8001906 <__aeabi_dmul+0x1ae>
 8001904:	e133      	b.n	8001b6e <__aeabi_dmul+0x416>
 8001906:	2301      	movs	r3, #1
 8001908:	40ab      	lsls	r3, r5
 800190a:	001d      	movs	r5, r3
 800190c:	2303      	movs	r3, #3
 800190e:	9302      	str	r3, [sp, #8]
 8001910:	2288      	movs	r2, #136	@ 0x88
 8001912:	422a      	tst	r2, r5
 8001914:	d197      	bne.n	8001846 <__aeabi_dmul+0xee>
 8001916:	4642      	mov	r2, r8
 8001918:	4643      	mov	r3, r8
 800191a:	0412      	lsls	r2, r2, #16
 800191c:	0c12      	lsrs	r2, r2, #16
 800191e:	0016      	movs	r6, r2
 8001920:	9801      	ldr	r0, [sp, #4]
 8001922:	0c1d      	lsrs	r5, r3, #16
 8001924:	0c03      	lsrs	r3, r0, #16
 8001926:	0400      	lsls	r0, r0, #16
 8001928:	0c00      	lsrs	r0, r0, #16
 800192a:	4346      	muls	r6, r0
 800192c:	46b4      	mov	ip, r6
 800192e:	001e      	movs	r6, r3
 8001930:	436e      	muls	r6, r5
 8001932:	9600      	str	r6, [sp, #0]
 8001934:	0016      	movs	r6, r2
 8001936:	0007      	movs	r7, r0
 8001938:	435e      	muls	r6, r3
 800193a:	4661      	mov	r1, ip
 800193c:	46b0      	mov	r8, r6
 800193e:	436f      	muls	r7, r5
 8001940:	0c0e      	lsrs	r6, r1, #16
 8001942:	44b8      	add	r8, r7
 8001944:	4446      	add	r6, r8
 8001946:	42b7      	cmp	r7, r6
 8001948:	d905      	bls.n	8001956 <__aeabi_dmul+0x1fe>
 800194a:	2180      	movs	r1, #128	@ 0x80
 800194c:	0249      	lsls	r1, r1, #9
 800194e:	4688      	mov	r8, r1
 8001950:	9f00      	ldr	r7, [sp, #0]
 8001952:	4447      	add	r7, r8
 8001954:	9700      	str	r7, [sp, #0]
 8001956:	4661      	mov	r1, ip
 8001958:	0409      	lsls	r1, r1, #16
 800195a:	0c09      	lsrs	r1, r1, #16
 800195c:	0c37      	lsrs	r7, r6, #16
 800195e:	0436      	lsls	r6, r6, #16
 8001960:	468c      	mov	ip, r1
 8001962:	0031      	movs	r1, r6
 8001964:	4461      	add	r1, ip
 8001966:	9101      	str	r1, [sp, #4]
 8001968:	0011      	movs	r1, r2
 800196a:	0c26      	lsrs	r6, r4, #16
 800196c:	0424      	lsls	r4, r4, #16
 800196e:	0c24      	lsrs	r4, r4, #16
 8001970:	4361      	muls	r1, r4
 8001972:	468c      	mov	ip, r1
 8001974:	0021      	movs	r1, r4
 8001976:	4369      	muls	r1, r5
 8001978:	4689      	mov	r9, r1
 800197a:	4661      	mov	r1, ip
 800197c:	0c09      	lsrs	r1, r1, #16
 800197e:	4688      	mov	r8, r1
 8001980:	4372      	muls	r2, r6
 8001982:	444a      	add	r2, r9
 8001984:	4442      	add	r2, r8
 8001986:	4375      	muls	r5, r6
 8001988:	4591      	cmp	r9, r2
 800198a:	d903      	bls.n	8001994 <__aeabi_dmul+0x23c>
 800198c:	2180      	movs	r1, #128	@ 0x80
 800198e:	0249      	lsls	r1, r1, #9
 8001990:	4688      	mov	r8, r1
 8001992:	4445      	add	r5, r8
 8001994:	0c11      	lsrs	r1, r2, #16
 8001996:	4688      	mov	r8, r1
 8001998:	4661      	mov	r1, ip
 800199a:	0409      	lsls	r1, r1, #16
 800199c:	0c09      	lsrs	r1, r1, #16
 800199e:	468c      	mov	ip, r1
 80019a0:	0412      	lsls	r2, r2, #16
 80019a2:	4462      	add	r2, ip
 80019a4:	18b9      	adds	r1, r7, r2
 80019a6:	9102      	str	r1, [sp, #8]
 80019a8:	4651      	mov	r1, sl
 80019aa:	0c09      	lsrs	r1, r1, #16
 80019ac:	468c      	mov	ip, r1
 80019ae:	4651      	mov	r1, sl
 80019b0:	040f      	lsls	r7, r1, #16
 80019b2:	0c3f      	lsrs	r7, r7, #16
 80019b4:	0039      	movs	r1, r7
 80019b6:	4341      	muls	r1, r0
 80019b8:	4445      	add	r5, r8
 80019ba:	4688      	mov	r8, r1
 80019bc:	4661      	mov	r1, ip
 80019be:	4341      	muls	r1, r0
 80019c0:	468a      	mov	sl, r1
 80019c2:	4641      	mov	r1, r8
 80019c4:	4660      	mov	r0, ip
 80019c6:	0c09      	lsrs	r1, r1, #16
 80019c8:	4689      	mov	r9, r1
 80019ca:	4358      	muls	r0, r3
 80019cc:	437b      	muls	r3, r7
 80019ce:	4453      	add	r3, sl
 80019d0:	444b      	add	r3, r9
 80019d2:	459a      	cmp	sl, r3
 80019d4:	d903      	bls.n	80019de <__aeabi_dmul+0x286>
 80019d6:	2180      	movs	r1, #128	@ 0x80
 80019d8:	0249      	lsls	r1, r1, #9
 80019da:	4689      	mov	r9, r1
 80019dc:	4448      	add	r0, r9
 80019de:	0c19      	lsrs	r1, r3, #16
 80019e0:	4689      	mov	r9, r1
 80019e2:	4641      	mov	r1, r8
 80019e4:	0409      	lsls	r1, r1, #16
 80019e6:	0c09      	lsrs	r1, r1, #16
 80019e8:	4688      	mov	r8, r1
 80019ea:	0039      	movs	r1, r7
 80019ec:	4361      	muls	r1, r4
 80019ee:	041b      	lsls	r3, r3, #16
 80019f0:	4443      	add	r3, r8
 80019f2:	4688      	mov	r8, r1
 80019f4:	4661      	mov	r1, ip
 80019f6:	434c      	muls	r4, r1
 80019f8:	4371      	muls	r1, r6
 80019fa:	468c      	mov	ip, r1
 80019fc:	4641      	mov	r1, r8
 80019fe:	4377      	muls	r7, r6
 8001a00:	0c0e      	lsrs	r6, r1, #16
 8001a02:	193f      	adds	r7, r7, r4
 8001a04:	19f6      	adds	r6, r6, r7
 8001a06:	4448      	add	r0, r9
 8001a08:	42b4      	cmp	r4, r6
 8001a0a:	d903      	bls.n	8001a14 <__aeabi_dmul+0x2bc>
 8001a0c:	2180      	movs	r1, #128	@ 0x80
 8001a0e:	0249      	lsls	r1, r1, #9
 8001a10:	4689      	mov	r9, r1
 8001a12:	44cc      	add	ip, r9
 8001a14:	9902      	ldr	r1, [sp, #8]
 8001a16:	9f00      	ldr	r7, [sp, #0]
 8001a18:	4689      	mov	r9, r1
 8001a1a:	0431      	lsls	r1, r6, #16
 8001a1c:	444f      	add	r7, r9
 8001a1e:	4689      	mov	r9, r1
 8001a20:	4641      	mov	r1, r8
 8001a22:	4297      	cmp	r7, r2
 8001a24:	4192      	sbcs	r2, r2
 8001a26:	040c      	lsls	r4, r1, #16
 8001a28:	0c24      	lsrs	r4, r4, #16
 8001a2a:	444c      	add	r4, r9
 8001a2c:	18ff      	adds	r7, r7, r3
 8001a2e:	4252      	negs	r2, r2
 8001a30:	1964      	adds	r4, r4, r5
 8001a32:	18a1      	adds	r1, r4, r2
 8001a34:	429f      	cmp	r7, r3
 8001a36:	419b      	sbcs	r3, r3
 8001a38:	4688      	mov	r8, r1
 8001a3a:	4682      	mov	sl, r0
 8001a3c:	425b      	negs	r3, r3
 8001a3e:	4699      	mov	r9, r3
 8001a40:	4590      	cmp	r8, r2
 8001a42:	4192      	sbcs	r2, r2
 8001a44:	42ac      	cmp	r4, r5
 8001a46:	41a4      	sbcs	r4, r4
 8001a48:	44c2      	add	sl, r8
 8001a4a:	44d1      	add	r9, sl
 8001a4c:	4252      	negs	r2, r2
 8001a4e:	4264      	negs	r4, r4
 8001a50:	4314      	orrs	r4, r2
 8001a52:	4599      	cmp	r9, r3
 8001a54:	419b      	sbcs	r3, r3
 8001a56:	4582      	cmp	sl, r0
 8001a58:	4192      	sbcs	r2, r2
 8001a5a:	425b      	negs	r3, r3
 8001a5c:	4252      	negs	r2, r2
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	464a      	mov	r2, r9
 8001a62:	0c36      	lsrs	r6, r6, #16
 8001a64:	19a4      	adds	r4, r4, r6
 8001a66:	18e3      	adds	r3, r4, r3
 8001a68:	4463      	add	r3, ip
 8001a6a:	025b      	lsls	r3, r3, #9
 8001a6c:	0dd2      	lsrs	r2, r2, #23
 8001a6e:	431a      	orrs	r2, r3
 8001a70:	9901      	ldr	r1, [sp, #4]
 8001a72:	4692      	mov	sl, r2
 8001a74:	027a      	lsls	r2, r7, #9
 8001a76:	430a      	orrs	r2, r1
 8001a78:	1e50      	subs	r0, r2, #1
 8001a7a:	4182      	sbcs	r2, r0
 8001a7c:	0dff      	lsrs	r7, r7, #23
 8001a7e:	4317      	orrs	r7, r2
 8001a80:	464a      	mov	r2, r9
 8001a82:	0252      	lsls	r2, r2, #9
 8001a84:	4317      	orrs	r7, r2
 8001a86:	46b8      	mov	r8, r7
 8001a88:	01db      	lsls	r3, r3, #7
 8001a8a:	d500      	bpl.n	8001a8e <__aeabi_dmul+0x336>
 8001a8c:	e6ed      	b.n	800186a <__aeabi_dmul+0x112>
 8001a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ac4 <__aeabi_dmul+0x36c>)
 8001a90:	9a03      	ldr	r2, [sp, #12]
 8001a92:	445b      	add	r3, fp
 8001a94:	4691      	mov	r9, r2
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	dc00      	bgt.n	8001a9c <__aeabi_dmul+0x344>
 8001a9a:	e0ac      	b.n	8001bf6 <__aeabi_dmul+0x49e>
 8001a9c:	003a      	movs	r2, r7
 8001a9e:	0752      	lsls	r2, r2, #29
 8001aa0:	d100      	bne.n	8001aa4 <__aeabi_dmul+0x34c>
 8001aa2:	e710      	b.n	80018c6 <__aeabi_dmul+0x16e>
 8001aa4:	220f      	movs	r2, #15
 8001aa6:	4658      	mov	r0, fp
 8001aa8:	403a      	ands	r2, r7
 8001aaa:	2a04      	cmp	r2, #4
 8001aac:	d000      	beq.n	8001ab0 <__aeabi_dmul+0x358>
 8001aae:	e6f9      	b.n	80018a4 <__aeabi_dmul+0x14c>
 8001ab0:	e709      	b.n	80018c6 <__aeabi_dmul+0x16e>
 8001ab2:	46c0      	nop			@ (mov r8, r8)
 8001ab4:	000007ff 	.word	0x000007ff
 8001ab8:	fffffc01 	.word	0xfffffc01
 8001abc:	feffffff 	.word	0xfeffffff
 8001ac0:	000007fe 	.word	0x000007fe
 8001ac4:	000003ff 	.word	0x000003ff
 8001ac8:	0022      	movs	r2, r4
 8001aca:	4332      	orrs	r2, r6
 8001acc:	d06f      	beq.n	8001bae <__aeabi_dmul+0x456>
 8001ace:	2c00      	cmp	r4, #0
 8001ad0:	d100      	bne.n	8001ad4 <__aeabi_dmul+0x37c>
 8001ad2:	e0c2      	b.n	8001c5a <__aeabi_dmul+0x502>
 8001ad4:	0020      	movs	r0, r4
 8001ad6:	f000 fe61 	bl	800279c <__clzsi2>
 8001ada:	0002      	movs	r2, r0
 8001adc:	0003      	movs	r3, r0
 8001ade:	3a0b      	subs	r2, #11
 8001ae0:	201d      	movs	r0, #29
 8001ae2:	1a82      	subs	r2, r0, r2
 8001ae4:	0030      	movs	r0, r6
 8001ae6:	0019      	movs	r1, r3
 8001ae8:	40d0      	lsrs	r0, r2
 8001aea:	3908      	subs	r1, #8
 8001aec:	408c      	lsls	r4, r1
 8001aee:	0002      	movs	r2, r0
 8001af0:	4322      	orrs	r2, r4
 8001af2:	0034      	movs	r4, r6
 8001af4:	408c      	lsls	r4, r1
 8001af6:	4659      	mov	r1, fp
 8001af8:	1acb      	subs	r3, r1, r3
 8001afa:	4986      	ldr	r1, [pc, #536]	@ (8001d14 <__aeabi_dmul+0x5bc>)
 8001afc:	468b      	mov	fp, r1
 8001afe:	449b      	add	fp, r3
 8001b00:	2d0a      	cmp	r5, #10
 8001b02:	dd00      	ble.n	8001b06 <__aeabi_dmul+0x3ae>
 8001b04:	e6a4      	b.n	8001850 <__aeabi_dmul+0xf8>
 8001b06:	4649      	mov	r1, r9
 8001b08:	9b00      	ldr	r3, [sp, #0]
 8001b0a:	9401      	str	r4, [sp, #4]
 8001b0c:	4059      	eors	r1, r3
 8001b0e:	b2cb      	uxtb	r3, r1
 8001b10:	0014      	movs	r4, r2
 8001b12:	2000      	movs	r0, #0
 8001b14:	9303      	str	r3, [sp, #12]
 8001b16:	2d02      	cmp	r5, #2
 8001b18:	dd00      	ble.n	8001b1c <__aeabi_dmul+0x3c4>
 8001b1a:	e667      	b.n	80017ec <__aeabi_dmul+0x94>
 8001b1c:	e6fb      	b.n	8001916 <__aeabi_dmul+0x1be>
 8001b1e:	4653      	mov	r3, sl
 8001b20:	4303      	orrs	r3, r0
 8001b22:	4698      	mov	r8, r3
 8001b24:	d03c      	beq.n	8001ba0 <__aeabi_dmul+0x448>
 8001b26:	4653      	mov	r3, sl
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d100      	bne.n	8001b2e <__aeabi_dmul+0x3d6>
 8001b2c:	e0a3      	b.n	8001c76 <__aeabi_dmul+0x51e>
 8001b2e:	4650      	mov	r0, sl
 8001b30:	f000 fe34 	bl	800279c <__clzsi2>
 8001b34:	230b      	movs	r3, #11
 8001b36:	425b      	negs	r3, r3
 8001b38:	469c      	mov	ip, r3
 8001b3a:	0002      	movs	r2, r0
 8001b3c:	4484      	add	ip, r0
 8001b3e:	0011      	movs	r1, r2
 8001b40:	4650      	mov	r0, sl
 8001b42:	3908      	subs	r1, #8
 8001b44:	4088      	lsls	r0, r1
 8001b46:	231d      	movs	r3, #29
 8001b48:	4680      	mov	r8, r0
 8001b4a:	4660      	mov	r0, ip
 8001b4c:	1a1b      	subs	r3, r3, r0
 8001b4e:	0020      	movs	r0, r4
 8001b50:	40d8      	lsrs	r0, r3
 8001b52:	0003      	movs	r3, r0
 8001b54:	4640      	mov	r0, r8
 8001b56:	4303      	orrs	r3, r0
 8001b58:	469a      	mov	sl, r3
 8001b5a:	0023      	movs	r3, r4
 8001b5c:	408b      	lsls	r3, r1
 8001b5e:	4698      	mov	r8, r3
 8001b60:	4b6c      	ldr	r3, [pc, #432]	@ (8001d14 <__aeabi_dmul+0x5bc>)
 8001b62:	2500      	movs	r5, #0
 8001b64:	1a9b      	subs	r3, r3, r2
 8001b66:	469b      	mov	fp, r3
 8001b68:	2300      	movs	r3, #0
 8001b6a:	9302      	str	r3, [sp, #8]
 8001b6c:	e61a      	b.n	80017a4 <__aeabi_dmul+0x4c>
 8001b6e:	2d0f      	cmp	r5, #15
 8001b70:	d000      	beq.n	8001b74 <__aeabi_dmul+0x41c>
 8001b72:	e0c9      	b.n	8001d08 <__aeabi_dmul+0x5b0>
 8001b74:	2380      	movs	r3, #128	@ 0x80
 8001b76:	4652      	mov	r2, sl
 8001b78:	031b      	lsls	r3, r3, #12
 8001b7a:	421a      	tst	r2, r3
 8001b7c:	d002      	beq.n	8001b84 <__aeabi_dmul+0x42c>
 8001b7e:	421c      	tst	r4, r3
 8001b80:	d100      	bne.n	8001b84 <__aeabi_dmul+0x42c>
 8001b82:	e092      	b.n	8001caa <__aeabi_dmul+0x552>
 8001b84:	2480      	movs	r4, #128	@ 0x80
 8001b86:	4653      	mov	r3, sl
 8001b88:	0324      	lsls	r4, r4, #12
 8001b8a:	431c      	orrs	r4, r3
 8001b8c:	0324      	lsls	r4, r4, #12
 8001b8e:	4642      	mov	r2, r8
 8001b90:	0b24      	lsrs	r4, r4, #12
 8001b92:	e63e      	b.n	8001812 <__aeabi_dmul+0xba>
 8001b94:	469b      	mov	fp, r3
 8001b96:	2303      	movs	r3, #3
 8001b98:	4680      	mov	r8, r0
 8001b9a:	250c      	movs	r5, #12
 8001b9c:	9302      	str	r3, [sp, #8]
 8001b9e:	e601      	b.n	80017a4 <__aeabi_dmul+0x4c>
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	469a      	mov	sl, r3
 8001ba4:	469b      	mov	fp, r3
 8001ba6:	3301      	adds	r3, #1
 8001ba8:	2504      	movs	r5, #4
 8001baa:	9302      	str	r3, [sp, #8]
 8001bac:	e5fa      	b.n	80017a4 <__aeabi_dmul+0x4c>
 8001bae:	2101      	movs	r1, #1
 8001bb0:	430d      	orrs	r5, r1
 8001bb2:	2d0a      	cmp	r5, #10
 8001bb4:	dd00      	ble.n	8001bb8 <__aeabi_dmul+0x460>
 8001bb6:	e64b      	b.n	8001850 <__aeabi_dmul+0xf8>
 8001bb8:	4649      	mov	r1, r9
 8001bba:	9800      	ldr	r0, [sp, #0]
 8001bbc:	4041      	eors	r1, r0
 8001bbe:	b2c9      	uxtb	r1, r1
 8001bc0:	9103      	str	r1, [sp, #12]
 8001bc2:	2d02      	cmp	r5, #2
 8001bc4:	dc00      	bgt.n	8001bc8 <__aeabi_dmul+0x470>
 8001bc6:	e096      	b.n	8001cf6 <__aeabi_dmul+0x59e>
 8001bc8:	2300      	movs	r3, #0
 8001bca:	2400      	movs	r4, #0
 8001bcc:	2001      	movs	r0, #1
 8001bce:	9301      	str	r3, [sp, #4]
 8001bd0:	e60c      	b.n	80017ec <__aeabi_dmul+0x94>
 8001bd2:	4649      	mov	r1, r9
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	9a00      	ldr	r2, [sp, #0]
 8001bd8:	432b      	orrs	r3, r5
 8001bda:	4051      	eors	r1, r2
 8001bdc:	b2ca      	uxtb	r2, r1
 8001bde:	9203      	str	r2, [sp, #12]
 8001be0:	2b0a      	cmp	r3, #10
 8001be2:	dd00      	ble.n	8001be6 <__aeabi_dmul+0x48e>
 8001be4:	e634      	b.n	8001850 <__aeabi_dmul+0xf8>
 8001be6:	2d00      	cmp	r5, #0
 8001be8:	d157      	bne.n	8001c9a <__aeabi_dmul+0x542>
 8001bea:	9b03      	ldr	r3, [sp, #12]
 8001bec:	4699      	mov	r9, r3
 8001bee:	2400      	movs	r4, #0
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	4b49      	ldr	r3, [pc, #292]	@ (8001d18 <__aeabi_dmul+0x5c0>)
 8001bf4:	e60e      	b.n	8001814 <__aeabi_dmul+0xbc>
 8001bf6:	4658      	mov	r0, fp
 8001bf8:	2101      	movs	r1, #1
 8001bfa:	1ac9      	subs	r1, r1, r3
 8001bfc:	2938      	cmp	r1, #56	@ 0x38
 8001bfe:	dd00      	ble.n	8001c02 <__aeabi_dmul+0x4aa>
 8001c00:	e62f      	b.n	8001862 <__aeabi_dmul+0x10a>
 8001c02:	291f      	cmp	r1, #31
 8001c04:	dd56      	ble.n	8001cb4 <__aeabi_dmul+0x55c>
 8001c06:	221f      	movs	r2, #31
 8001c08:	4654      	mov	r4, sl
 8001c0a:	4252      	negs	r2, r2
 8001c0c:	1ad3      	subs	r3, r2, r3
 8001c0e:	40dc      	lsrs	r4, r3
 8001c10:	2920      	cmp	r1, #32
 8001c12:	d007      	beq.n	8001c24 <__aeabi_dmul+0x4cc>
 8001c14:	4b41      	ldr	r3, [pc, #260]	@ (8001d1c <__aeabi_dmul+0x5c4>)
 8001c16:	4642      	mov	r2, r8
 8001c18:	469c      	mov	ip, r3
 8001c1a:	4653      	mov	r3, sl
 8001c1c:	4460      	add	r0, ip
 8001c1e:	4083      	lsls	r3, r0
 8001c20:	431a      	orrs	r2, r3
 8001c22:	4690      	mov	r8, r2
 8001c24:	4642      	mov	r2, r8
 8001c26:	2107      	movs	r1, #7
 8001c28:	1e53      	subs	r3, r2, #1
 8001c2a:	419a      	sbcs	r2, r3
 8001c2c:	000b      	movs	r3, r1
 8001c2e:	4322      	orrs	r2, r4
 8001c30:	4013      	ands	r3, r2
 8001c32:	2400      	movs	r4, #0
 8001c34:	4211      	tst	r1, r2
 8001c36:	d009      	beq.n	8001c4c <__aeabi_dmul+0x4f4>
 8001c38:	230f      	movs	r3, #15
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	2b04      	cmp	r3, #4
 8001c3e:	d05d      	beq.n	8001cfc <__aeabi_dmul+0x5a4>
 8001c40:	1d11      	adds	r1, r2, #4
 8001c42:	4291      	cmp	r1, r2
 8001c44:	419b      	sbcs	r3, r3
 8001c46:	000a      	movs	r2, r1
 8001c48:	425b      	negs	r3, r3
 8001c4a:	075b      	lsls	r3, r3, #29
 8001c4c:	08d2      	lsrs	r2, r2, #3
 8001c4e:	431a      	orrs	r2, r3
 8001c50:	2300      	movs	r3, #0
 8001c52:	e5df      	b.n	8001814 <__aeabi_dmul+0xbc>
 8001c54:	9b03      	ldr	r3, [sp, #12]
 8001c56:	4699      	mov	r9, r3
 8001c58:	e5fa      	b.n	8001850 <__aeabi_dmul+0xf8>
 8001c5a:	9801      	ldr	r0, [sp, #4]
 8001c5c:	f000 fd9e 	bl	800279c <__clzsi2>
 8001c60:	0002      	movs	r2, r0
 8001c62:	0003      	movs	r3, r0
 8001c64:	3215      	adds	r2, #21
 8001c66:	3320      	adds	r3, #32
 8001c68:	2a1c      	cmp	r2, #28
 8001c6a:	dc00      	bgt.n	8001c6e <__aeabi_dmul+0x516>
 8001c6c:	e738      	b.n	8001ae0 <__aeabi_dmul+0x388>
 8001c6e:	9a01      	ldr	r2, [sp, #4]
 8001c70:	3808      	subs	r0, #8
 8001c72:	4082      	lsls	r2, r0
 8001c74:	e73f      	b.n	8001af6 <__aeabi_dmul+0x39e>
 8001c76:	f000 fd91 	bl	800279c <__clzsi2>
 8001c7a:	2315      	movs	r3, #21
 8001c7c:	469c      	mov	ip, r3
 8001c7e:	4484      	add	ip, r0
 8001c80:	0002      	movs	r2, r0
 8001c82:	4663      	mov	r3, ip
 8001c84:	3220      	adds	r2, #32
 8001c86:	2b1c      	cmp	r3, #28
 8001c88:	dc00      	bgt.n	8001c8c <__aeabi_dmul+0x534>
 8001c8a:	e758      	b.n	8001b3e <__aeabi_dmul+0x3e6>
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	4698      	mov	r8, r3
 8001c90:	0023      	movs	r3, r4
 8001c92:	3808      	subs	r0, #8
 8001c94:	4083      	lsls	r3, r0
 8001c96:	469a      	mov	sl, r3
 8001c98:	e762      	b.n	8001b60 <__aeabi_dmul+0x408>
 8001c9a:	001d      	movs	r5, r3
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	2400      	movs	r4, #0
 8001ca0:	2002      	movs	r0, #2
 8001ca2:	9301      	str	r3, [sp, #4]
 8001ca4:	e5a2      	b.n	80017ec <__aeabi_dmul+0x94>
 8001ca6:	9002      	str	r0, [sp, #8]
 8001ca8:	e632      	b.n	8001910 <__aeabi_dmul+0x1b8>
 8001caa:	431c      	orrs	r4, r3
 8001cac:	9b00      	ldr	r3, [sp, #0]
 8001cae:	9a01      	ldr	r2, [sp, #4]
 8001cb0:	4699      	mov	r9, r3
 8001cb2:	e5ae      	b.n	8001812 <__aeabi_dmul+0xba>
 8001cb4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d20 <__aeabi_dmul+0x5c8>)
 8001cb6:	4652      	mov	r2, sl
 8001cb8:	18c3      	adds	r3, r0, r3
 8001cba:	4640      	mov	r0, r8
 8001cbc:	409a      	lsls	r2, r3
 8001cbe:	40c8      	lsrs	r0, r1
 8001cc0:	4302      	orrs	r2, r0
 8001cc2:	4640      	mov	r0, r8
 8001cc4:	4098      	lsls	r0, r3
 8001cc6:	0003      	movs	r3, r0
 8001cc8:	1e58      	subs	r0, r3, #1
 8001cca:	4183      	sbcs	r3, r0
 8001ccc:	4654      	mov	r4, sl
 8001cce:	431a      	orrs	r2, r3
 8001cd0:	40cc      	lsrs	r4, r1
 8001cd2:	0753      	lsls	r3, r2, #29
 8001cd4:	d009      	beq.n	8001cea <__aeabi_dmul+0x592>
 8001cd6:	230f      	movs	r3, #15
 8001cd8:	4013      	ands	r3, r2
 8001cda:	2b04      	cmp	r3, #4
 8001cdc:	d005      	beq.n	8001cea <__aeabi_dmul+0x592>
 8001cde:	1d13      	adds	r3, r2, #4
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	4192      	sbcs	r2, r2
 8001ce4:	4252      	negs	r2, r2
 8001ce6:	18a4      	adds	r4, r4, r2
 8001ce8:	001a      	movs	r2, r3
 8001cea:	0223      	lsls	r3, r4, #8
 8001cec:	d508      	bpl.n	8001d00 <__aeabi_dmul+0x5a8>
 8001cee:	2301      	movs	r3, #1
 8001cf0:	2400      	movs	r4, #0
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	e58e      	b.n	8001814 <__aeabi_dmul+0xbc>
 8001cf6:	4689      	mov	r9, r1
 8001cf8:	2400      	movs	r4, #0
 8001cfa:	e58b      	b.n	8001814 <__aeabi_dmul+0xbc>
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	e7a5      	b.n	8001c4c <__aeabi_dmul+0x4f4>
 8001d00:	0763      	lsls	r3, r4, #29
 8001d02:	0264      	lsls	r4, r4, #9
 8001d04:	0b24      	lsrs	r4, r4, #12
 8001d06:	e7a1      	b.n	8001c4c <__aeabi_dmul+0x4f4>
 8001d08:	9b00      	ldr	r3, [sp, #0]
 8001d0a:	46a2      	mov	sl, r4
 8001d0c:	4699      	mov	r9, r3
 8001d0e:	9b01      	ldr	r3, [sp, #4]
 8001d10:	4698      	mov	r8, r3
 8001d12:	e737      	b.n	8001b84 <__aeabi_dmul+0x42c>
 8001d14:	fffffc0d 	.word	0xfffffc0d
 8001d18:	000007ff 	.word	0x000007ff
 8001d1c:	0000043e 	.word	0x0000043e
 8001d20:	0000041e 	.word	0x0000041e

08001d24 <__aeabi_dsub>:
 8001d24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d26:	4657      	mov	r7, sl
 8001d28:	464e      	mov	r6, r9
 8001d2a:	4645      	mov	r5, r8
 8001d2c:	46de      	mov	lr, fp
 8001d2e:	b5e0      	push	{r5, r6, r7, lr}
 8001d30:	b083      	sub	sp, #12
 8001d32:	9000      	str	r0, [sp, #0]
 8001d34:	9101      	str	r1, [sp, #4]
 8001d36:	030c      	lsls	r4, r1, #12
 8001d38:	004d      	lsls	r5, r1, #1
 8001d3a:	0fce      	lsrs	r6, r1, #31
 8001d3c:	0a61      	lsrs	r1, r4, #9
 8001d3e:	9c00      	ldr	r4, [sp, #0]
 8001d40:	005f      	lsls	r7, r3, #1
 8001d42:	0f64      	lsrs	r4, r4, #29
 8001d44:	430c      	orrs	r4, r1
 8001d46:	9900      	ldr	r1, [sp, #0]
 8001d48:	9200      	str	r2, [sp, #0]
 8001d4a:	9301      	str	r3, [sp, #4]
 8001d4c:	00c8      	lsls	r0, r1, #3
 8001d4e:	0319      	lsls	r1, r3, #12
 8001d50:	0d7b      	lsrs	r3, r7, #21
 8001d52:	4699      	mov	r9, r3
 8001d54:	9b01      	ldr	r3, [sp, #4]
 8001d56:	4fcc      	ldr	r7, [pc, #816]	@ (8002088 <__aeabi_dsub+0x364>)
 8001d58:	0fdb      	lsrs	r3, r3, #31
 8001d5a:	469c      	mov	ip, r3
 8001d5c:	0a4b      	lsrs	r3, r1, #9
 8001d5e:	9900      	ldr	r1, [sp, #0]
 8001d60:	4680      	mov	r8, r0
 8001d62:	0f49      	lsrs	r1, r1, #29
 8001d64:	4319      	orrs	r1, r3
 8001d66:	9b00      	ldr	r3, [sp, #0]
 8001d68:	468b      	mov	fp, r1
 8001d6a:	00da      	lsls	r2, r3, #3
 8001d6c:	4692      	mov	sl, r2
 8001d6e:	0d6d      	lsrs	r5, r5, #21
 8001d70:	45b9      	cmp	r9, r7
 8001d72:	d100      	bne.n	8001d76 <__aeabi_dsub+0x52>
 8001d74:	e0bf      	b.n	8001ef6 <__aeabi_dsub+0x1d2>
 8001d76:	2301      	movs	r3, #1
 8001d78:	4661      	mov	r1, ip
 8001d7a:	4059      	eors	r1, r3
 8001d7c:	464b      	mov	r3, r9
 8001d7e:	468c      	mov	ip, r1
 8001d80:	1aeb      	subs	r3, r5, r3
 8001d82:	428e      	cmp	r6, r1
 8001d84:	d075      	beq.n	8001e72 <__aeabi_dsub+0x14e>
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	dc00      	bgt.n	8001d8c <__aeabi_dsub+0x68>
 8001d8a:	e2a3      	b.n	80022d4 <__aeabi_dsub+0x5b0>
 8001d8c:	4649      	mov	r1, r9
 8001d8e:	2900      	cmp	r1, #0
 8001d90:	d100      	bne.n	8001d94 <__aeabi_dsub+0x70>
 8001d92:	e0ce      	b.n	8001f32 <__aeabi_dsub+0x20e>
 8001d94:	42bd      	cmp	r5, r7
 8001d96:	d100      	bne.n	8001d9a <__aeabi_dsub+0x76>
 8001d98:	e200      	b.n	800219c <__aeabi_dsub+0x478>
 8001d9a:	2701      	movs	r7, #1
 8001d9c:	2b38      	cmp	r3, #56	@ 0x38
 8001d9e:	dc19      	bgt.n	8001dd4 <__aeabi_dsub+0xb0>
 8001da0:	2780      	movs	r7, #128	@ 0x80
 8001da2:	4659      	mov	r1, fp
 8001da4:	043f      	lsls	r7, r7, #16
 8001da6:	4339      	orrs	r1, r7
 8001da8:	468b      	mov	fp, r1
 8001daa:	2b1f      	cmp	r3, #31
 8001dac:	dd00      	ble.n	8001db0 <__aeabi_dsub+0x8c>
 8001dae:	e1fa      	b.n	80021a6 <__aeabi_dsub+0x482>
 8001db0:	2720      	movs	r7, #32
 8001db2:	1af9      	subs	r1, r7, r3
 8001db4:	468c      	mov	ip, r1
 8001db6:	4659      	mov	r1, fp
 8001db8:	4667      	mov	r7, ip
 8001dba:	40b9      	lsls	r1, r7
 8001dbc:	000f      	movs	r7, r1
 8001dbe:	0011      	movs	r1, r2
 8001dc0:	40d9      	lsrs	r1, r3
 8001dc2:	430f      	orrs	r7, r1
 8001dc4:	4661      	mov	r1, ip
 8001dc6:	408a      	lsls	r2, r1
 8001dc8:	1e51      	subs	r1, r2, #1
 8001dca:	418a      	sbcs	r2, r1
 8001dcc:	4659      	mov	r1, fp
 8001dce:	40d9      	lsrs	r1, r3
 8001dd0:	4317      	orrs	r7, r2
 8001dd2:	1a64      	subs	r4, r4, r1
 8001dd4:	1bc7      	subs	r7, r0, r7
 8001dd6:	42b8      	cmp	r0, r7
 8001dd8:	4180      	sbcs	r0, r0
 8001dda:	4240      	negs	r0, r0
 8001ddc:	1a24      	subs	r4, r4, r0
 8001dde:	0223      	lsls	r3, r4, #8
 8001de0:	d400      	bmi.n	8001de4 <__aeabi_dsub+0xc0>
 8001de2:	e140      	b.n	8002066 <__aeabi_dsub+0x342>
 8001de4:	0264      	lsls	r4, r4, #9
 8001de6:	0a64      	lsrs	r4, r4, #9
 8001de8:	2c00      	cmp	r4, #0
 8001dea:	d100      	bne.n	8001dee <__aeabi_dsub+0xca>
 8001dec:	e154      	b.n	8002098 <__aeabi_dsub+0x374>
 8001dee:	0020      	movs	r0, r4
 8001df0:	f000 fcd4 	bl	800279c <__clzsi2>
 8001df4:	0003      	movs	r3, r0
 8001df6:	3b08      	subs	r3, #8
 8001df8:	2120      	movs	r1, #32
 8001dfa:	0038      	movs	r0, r7
 8001dfc:	1aca      	subs	r2, r1, r3
 8001dfe:	40d0      	lsrs	r0, r2
 8001e00:	409c      	lsls	r4, r3
 8001e02:	0002      	movs	r2, r0
 8001e04:	409f      	lsls	r7, r3
 8001e06:	4322      	orrs	r2, r4
 8001e08:	429d      	cmp	r5, r3
 8001e0a:	dd00      	ble.n	8001e0e <__aeabi_dsub+0xea>
 8001e0c:	e1a6      	b.n	800215c <__aeabi_dsub+0x438>
 8001e0e:	1b58      	subs	r0, r3, r5
 8001e10:	3001      	adds	r0, #1
 8001e12:	1a09      	subs	r1, r1, r0
 8001e14:	003c      	movs	r4, r7
 8001e16:	408f      	lsls	r7, r1
 8001e18:	40c4      	lsrs	r4, r0
 8001e1a:	1e7b      	subs	r3, r7, #1
 8001e1c:	419f      	sbcs	r7, r3
 8001e1e:	0013      	movs	r3, r2
 8001e20:	408b      	lsls	r3, r1
 8001e22:	4327      	orrs	r7, r4
 8001e24:	431f      	orrs	r7, r3
 8001e26:	40c2      	lsrs	r2, r0
 8001e28:	003b      	movs	r3, r7
 8001e2a:	0014      	movs	r4, r2
 8001e2c:	2500      	movs	r5, #0
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	d100      	bne.n	8001e34 <__aeabi_dsub+0x110>
 8001e32:	e1f7      	b.n	8002224 <__aeabi_dsub+0x500>
 8001e34:	077b      	lsls	r3, r7, #29
 8001e36:	d100      	bne.n	8001e3a <__aeabi_dsub+0x116>
 8001e38:	e377      	b.n	800252a <__aeabi_dsub+0x806>
 8001e3a:	230f      	movs	r3, #15
 8001e3c:	0038      	movs	r0, r7
 8001e3e:	403b      	ands	r3, r7
 8001e40:	2b04      	cmp	r3, #4
 8001e42:	d004      	beq.n	8001e4e <__aeabi_dsub+0x12a>
 8001e44:	1d38      	adds	r0, r7, #4
 8001e46:	42b8      	cmp	r0, r7
 8001e48:	41bf      	sbcs	r7, r7
 8001e4a:	427f      	negs	r7, r7
 8001e4c:	19e4      	adds	r4, r4, r7
 8001e4e:	0223      	lsls	r3, r4, #8
 8001e50:	d400      	bmi.n	8001e54 <__aeabi_dsub+0x130>
 8001e52:	e368      	b.n	8002526 <__aeabi_dsub+0x802>
 8001e54:	4b8c      	ldr	r3, [pc, #560]	@ (8002088 <__aeabi_dsub+0x364>)
 8001e56:	3501      	adds	r5, #1
 8001e58:	429d      	cmp	r5, r3
 8001e5a:	d100      	bne.n	8001e5e <__aeabi_dsub+0x13a>
 8001e5c:	e0f4      	b.n	8002048 <__aeabi_dsub+0x324>
 8001e5e:	4b8b      	ldr	r3, [pc, #556]	@ (800208c <__aeabi_dsub+0x368>)
 8001e60:	056d      	lsls	r5, r5, #21
 8001e62:	401c      	ands	r4, r3
 8001e64:	0d6d      	lsrs	r5, r5, #21
 8001e66:	0767      	lsls	r7, r4, #29
 8001e68:	08c0      	lsrs	r0, r0, #3
 8001e6a:	0264      	lsls	r4, r4, #9
 8001e6c:	4307      	orrs	r7, r0
 8001e6e:	0b24      	lsrs	r4, r4, #12
 8001e70:	e0ec      	b.n	800204c <__aeabi_dsub+0x328>
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	dc00      	bgt.n	8001e78 <__aeabi_dsub+0x154>
 8001e76:	e329      	b.n	80024cc <__aeabi_dsub+0x7a8>
 8001e78:	4649      	mov	r1, r9
 8001e7a:	2900      	cmp	r1, #0
 8001e7c:	d000      	beq.n	8001e80 <__aeabi_dsub+0x15c>
 8001e7e:	e0d6      	b.n	800202e <__aeabi_dsub+0x30a>
 8001e80:	4659      	mov	r1, fp
 8001e82:	4311      	orrs	r1, r2
 8001e84:	d100      	bne.n	8001e88 <__aeabi_dsub+0x164>
 8001e86:	e12e      	b.n	80020e6 <__aeabi_dsub+0x3c2>
 8001e88:	1e59      	subs	r1, r3, #1
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d100      	bne.n	8001e90 <__aeabi_dsub+0x16c>
 8001e8e:	e1e6      	b.n	800225e <__aeabi_dsub+0x53a>
 8001e90:	42bb      	cmp	r3, r7
 8001e92:	d100      	bne.n	8001e96 <__aeabi_dsub+0x172>
 8001e94:	e182      	b.n	800219c <__aeabi_dsub+0x478>
 8001e96:	2701      	movs	r7, #1
 8001e98:	000b      	movs	r3, r1
 8001e9a:	2938      	cmp	r1, #56	@ 0x38
 8001e9c:	dc14      	bgt.n	8001ec8 <__aeabi_dsub+0x1a4>
 8001e9e:	2b1f      	cmp	r3, #31
 8001ea0:	dd00      	ble.n	8001ea4 <__aeabi_dsub+0x180>
 8001ea2:	e23c      	b.n	800231e <__aeabi_dsub+0x5fa>
 8001ea4:	2720      	movs	r7, #32
 8001ea6:	1af9      	subs	r1, r7, r3
 8001ea8:	468c      	mov	ip, r1
 8001eaa:	4659      	mov	r1, fp
 8001eac:	4667      	mov	r7, ip
 8001eae:	40b9      	lsls	r1, r7
 8001eb0:	000f      	movs	r7, r1
 8001eb2:	0011      	movs	r1, r2
 8001eb4:	40d9      	lsrs	r1, r3
 8001eb6:	430f      	orrs	r7, r1
 8001eb8:	4661      	mov	r1, ip
 8001eba:	408a      	lsls	r2, r1
 8001ebc:	1e51      	subs	r1, r2, #1
 8001ebe:	418a      	sbcs	r2, r1
 8001ec0:	4659      	mov	r1, fp
 8001ec2:	40d9      	lsrs	r1, r3
 8001ec4:	4317      	orrs	r7, r2
 8001ec6:	1864      	adds	r4, r4, r1
 8001ec8:	183f      	adds	r7, r7, r0
 8001eca:	4287      	cmp	r7, r0
 8001ecc:	4180      	sbcs	r0, r0
 8001ece:	4240      	negs	r0, r0
 8001ed0:	1824      	adds	r4, r4, r0
 8001ed2:	0223      	lsls	r3, r4, #8
 8001ed4:	d400      	bmi.n	8001ed8 <__aeabi_dsub+0x1b4>
 8001ed6:	e0c6      	b.n	8002066 <__aeabi_dsub+0x342>
 8001ed8:	4b6b      	ldr	r3, [pc, #428]	@ (8002088 <__aeabi_dsub+0x364>)
 8001eda:	3501      	adds	r5, #1
 8001edc:	429d      	cmp	r5, r3
 8001ede:	d100      	bne.n	8001ee2 <__aeabi_dsub+0x1be>
 8001ee0:	e0b2      	b.n	8002048 <__aeabi_dsub+0x324>
 8001ee2:	2101      	movs	r1, #1
 8001ee4:	4b69      	ldr	r3, [pc, #420]	@ (800208c <__aeabi_dsub+0x368>)
 8001ee6:	087a      	lsrs	r2, r7, #1
 8001ee8:	401c      	ands	r4, r3
 8001eea:	4039      	ands	r1, r7
 8001eec:	430a      	orrs	r2, r1
 8001eee:	07e7      	lsls	r7, r4, #31
 8001ef0:	4317      	orrs	r7, r2
 8001ef2:	0864      	lsrs	r4, r4, #1
 8001ef4:	e79e      	b.n	8001e34 <__aeabi_dsub+0x110>
 8001ef6:	4b66      	ldr	r3, [pc, #408]	@ (8002090 <__aeabi_dsub+0x36c>)
 8001ef8:	4311      	orrs	r1, r2
 8001efa:	468a      	mov	sl, r1
 8001efc:	18eb      	adds	r3, r5, r3
 8001efe:	2900      	cmp	r1, #0
 8001f00:	d028      	beq.n	8001f54 <__aeabi_dsub+0x230>
 8001f02:	4566      	cmp	r6, ip
 8001f04:	d02c      	beq.n	8001f60 <__aeabi_dsub+0x23c>
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d05b      	beq.n	8001fc2 <__aeabi_dsub+0x29e>
 8001f0a:	2d00      	cmp	r5, #0
 8001f0c:	d100      	bne.n	8001f10 <__aeabi_dsub+0x1ec>
 8001f0e:	e12c      	b.n	800216a <__aeabi_dsub+0x446>
 8001f10:	465b      	mov	r3, fp
 8001f12:	4666      	mov	r6, ip
 8001f14:	075f      	lsls	r7, r3, #29
 8001f16:	08d2      	lsrs	r2, r2, #3
 8001f18:	4317      	orrs	r7, r2
 8001f1a:	08dd      	lsrs	r5, r3, #3
 8001f1c:	003b      	movs	r3, r7
 8001f1e:	432b      	orrs	r3, r5
 8001f20:	d100      	bne.n	8001f24 <__aeabi_dsub+0x200>
 8001f22:	e0e2      	b.n	80020ea <__aeabi_dsub+0x3c6>
 8001f24:	2480      	movs	r4, #128	@ 0x80
 8001f26:	0324      	lsls	r4, r4, #12
 8001f28:	432c      	orrs	r4, r5
 8001f2a:	0324      	lsls	r4, r4, #12
 8001f2c:	4d56      	ldr	r5, [pc, #344]	@ (8002088 <__aeabi_dsub+0x364>)
 8001f2e:	0b24      	lsrs	r4, r4, #12
 8001f30:	e08c      	b.n	800204c <__aeabi_dsub+0x328>
 8001f32:	4659      	mov	r1, fp
 8001f34:	4311      	orrs	r1, r2
 8001f36:	d100      	bne.n	8001f3a <__aeabi_dsub+0x216>
 8001f38:	e0d5      	b.n	80020e6 <__aeabi_dsub+0x3c2>
 8001f3a:	1e59      	subs	r1, r3, #1
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d100      	bne.n	8001f42 <__aeabi_dsub+0x21e>
 8001f40:	e1b9      	b.n	80022b6 <__aeabi_dsub+0x592>
 8001f42:	42bb      	cmp	r3, r7
 8001f44:	d100      	bne.n	8001f48 <__aeabi_dsub+0x224>
 8001f46:	e1b1      	b.n	80022ac <__aeabi_dsub+0x588>
 8001f48:	2701      	movs	r7, #1
 8001f4a:	000b      	movs	r3, r1
 8001f4c:	2938      	cmp	r1, #56	@ 0x38
 8001f4e:	dd00      	ble.n	8001f52 <__aeabi_dsub+0x22e>
 8001f50:	e740      	b.n	8001dd4 <__aeabi_dsub+0xb0>
 8001f52:	e72a      	b.n	8001daa <__aeabi_dsub+0x86>
 8001f54:	4661      	mov	r1, ip
 8001f56:	2701      	movs	r7, #1
 8001f58:	4079      	eors	r1, r7
 8001f5a:	468c      	mov	ip, r1
 8001f5c:	4566      	cmp	r6, ip
 8001f5e:	d1d2      	bne.n	8001f06 <__aeabi_dsub+0x1e2>
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d100      	bne.n	8001f66 <__aeabi_dsub+0x242>
 8001f64:	e0c5      	b.n	80020f2 <__aeabi_dsub+0x3ce>
 8001f66:	2d00      	cmp	r5, #0
 8001f68:	d000      	beq.n	8001f6c <__aeabi_dsub+0x248>
 8001f6a:	e155      	b.n	8002218 <__aeabi_dsub+0x4f4>
 8001f6c:	464b      	mov	r3, r9
 8001f6e:	0025      	movs	r5, r4
 8001f70:	4305      	orrs	r5, r0
 8001f72:	d100      	bne.n	8001f76 <__aeabi_dsub+0x252>
 8001f74:	e212      	b.n	800239c <__aeabi_dsub+0x678>
 8001f76:	1e59      	subs	r1, r3, #1
 8001f78:	468c      	mov	ip, r1
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d100      	bne.n	8001f80 <__aeabi_dsub+0x25c>
 8001f7e:	e249      	b.n	8002414 <__aeabi_dsub+0x6f0>
 8001f80:	4d41      	ldr	r5, [pc, #260]	@ (8002088 <__aeabi_dsub+0x364>)
 8001f82:	42ab      	cmp	r3, r5
 8001f84:	d100      	bne.n	8001f88 <__aeabi_dsub+0x264>
 8001f86:	e28f      	b.n	80024a8 <__aeabi_dsub+0x784>
 8001f88:	2701      	movs	r7, #1
 8001f8a:	2938      	cmp	r1, #56	@ 0x38
 8001f8c:	dc11      	bgt.n	8001fb2 <__aeabi_dsub+0x28e>
 8001f8e:	4663      	mov	r3, ip
 8001f90:	2b1f      	cmp	r3, #31
 8001f92:	dd00      	ble.n	8001f96 <__aeabi_dsub+0x272>
 8001f94:	e25b      	b.n	800244e <__aeabi_dsub+0x72a>
 8001f96:	4661      	mov	r1, ip
 8001f98:	2320      	movs	r3, #32
 8001f9a:	0027      	movs	r7, r4
 8001f9c:	1a5b      	subs	r3, r3, r1
 8001f9e:	0005      	movs	r5, r0
 8001fa0:	4098      	lsls	r0, r3
 8001fa2:	409f      	lsls	r7, r3
 8001fa4:	40cd      	lsrs	r5, r1
 8001fa6:	1e43      	subs	r3, r0, #1
 8001fa8:	4198      	sbcs	r0, r3
 8001faa:	40cc      	lsrs	r4, r1
 8001fac:	432f      	orrs	r7, r5
 8001fae:	4307      	orrs	r7, r0
 8001fb0:	44a3      	add	fp, r4
 8001fb2:	18bf      	adds	r7, r7, r2
 8001fb4:	4297      	cmp	r7, r2
 8001fb6:	4192      	sbcs	r2, r2
 8001fb8:	4252      	negs	r2, r2
 8001fba:	445a      	add	r2, fp
 8001fbc:	0014      	movs	r4, r2
 8001fbe:	464d      	mov	r5, r9
 8001fc0:	e787      	b.n	8001ed2 <__aeabi_dsub+0x1ae>
 8001fc2:	4f34      	ldr	r7, [pc, #208]	@ (8002094 <__aeabi_dsub+0x370>)
 8001fc4:	1c6b      	adds	r3, r5, #1
 8001fc6:	423b      	tst	r3, r7
 8001fc8:	d000      	beq.n	8001fcc <__aeabi_dsub+0x2a8>
 8001fca:	e0b6      	b.n	800213a <__aeabi_dsub+0x416>
 8001fcc:	4659      	mov	r1, fp
 8001fce:	0023      	movs	r3, r4
 8001fd0:	4311      	orrs	r1, r2
 8001fd2:	000f      	movs	r7, r1
 8001fd4:	4303      	orrs	r3, r0
 8001fd6:	2d00      	cmp	r5, #0
 8001fd8:	d000      	beq.n	8001fdc <__aeabi_dsub+0x2b8>
 8001fda:	e126      	b.n	800222a <__aeabi_dsub+0x506>
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d100      	bne.n	8001fe2 <__aeabi_dsub+0x2be>
 8001fe0:	e1c0      	b.n	8002364 <__aeabi_dsub+0x640>
 8001fe2:	2900      	cmp	r1, #0
 8001fe4:	d100      	bne.n	8001fe8 <__aeabi_dsub+0x2c4>
 8001fe6:	e0a1      	b.n	800212c <__aeabi_dsub+0x408>
 8001fe8:	1a83      	subs	r3, r0, r2
 8001fea:	4698      	mov	r8, r3
 8001fec:	465b      	mov	r3, fp
 8001fee:	4540      	cmp	r0, r8
 8001ff0:	41ad      	sbcs	r5, r5
 8001ff2:	1ae3      	subs	r3, r4, r3
 8001ff4:	426d      	negs	r5, r5
 8001ff6:	1b5b      	subs	r3, r3, r5
 8001ff8:	2580      	movs	r5, #128	@ 0x80
 8001ffa:	042d      	lsls	r5, r5, #16
 8001ffc:	422b      	tst	r3, r5
 8001ffe:	d100      	bne.n	8002002 <__aeabi_dsub+0x2de>
 8002000:	e14b      	b.n	800229a <__aeabi_dsub+0x576>
 8002002:	465b      	mov	r3, fp
 8002004:	1a10      	subs	r0, r2, r0
 8002006:	4282      	cmp	r2, r0
 8002008:	4192      	sbcs	r2, r2
 800200a:	1b1c      	subs	r4, r3, r4
 800200c:	0007      	movs	r7, r0
 800200e:	2601      	movs	r6, #1
 8002010:	4663      	mov	r3, ip
 8002012:	4252      	negs	r2, r2
 8002014:	1aa4      	subs	r4, r4, r2
 8002016:	4327      	orrs	r7, r4
 8002018:	401e      	ands	r6, r3
 800201a:	2f00      	cmp	r7, #0
 800201c:	d100      	bne.n	8002020 <__aeabi_dsub+0x2fc>
 800201e:	e142      	b.n	80022a6 <__aeabi_dsub+0x582>
 8002020:	422c      	tst	r4, r5
 8002022:	d100      	bne.n	8002026 <__aeabi_dsub+0x302>
 8002024:	e26d      	b.n	8002502 <__aeabi_dsub+0x7de>
 8002026:	4b19      	ldr	r3, [pc, #100]	@ (800208c <__aeabi_dsub+0x368>)
 8002028:	2501      	movs	r5, #1
 800202a:	401c      	ands	r4, r3
 800202c:	e71b      	b.n	8001e66 <__aeabi_dsub+0x142>
 800202e:	42bd      	cmp	r5, r7
 8002030:	d100      	bne.n	8002034 <__aeabi_dsub+0x310>
 8002032:	e13b      	b.n	80022ac <__aeabi_dsub+0x588>
 8002034:	2701      	movs	r7, #1
 8002036:	2b38      	cmp	r3, #56	@ 0x38
 8002038:	dd00      	ble.n	800203c <__aeabi_dsub+0x318>
 800203a:	e745      	b.n	8001ec8 <__aeabi_dsub+0x1a4>
 800203c:	2780      	movs	r7, #128	@ 0x80
 800203e:	4659      	mov	r1, fp
 8002040:	043f      	lsls	r7, r7, #16
 8002042:	4339      	orrs	r1, r7
 8002044:	468b      	mov	fp, r1
 8002046:	e72a      	b.n	8001e9e <__aeabi_dsub+0x17a>
 8002048:	2400      	movs	r4, #0
 800204a:	2700      	movs	r7, #0
 800204c:	052d      	lsls	r5, r5, #20
 800204e:	4325      	orrs	r5, r4
 8002050:	07f6      	lsls	r6, r6, #31
 8002052:	4335      	orrs	r5, r6
 8002054:	0038      	movs	r0, r7
 8002056:	0029      	movs	r1, r5
 8002058:	b003      	add	sp, #12
 800205a:	bcf0      	pop	{r4, r5, r6, r7}
 800205c:	46bb      	mov	fp, r7
 800205e:	46b2      	mov	sl, r6
 8002060:	46a9      	mov	r9, r5
 8002062:	46a0      	mov	r8, r4
 8002064:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002066:	077b      	lsls	r3, r7, #29
 8002068:	d004      	beq.n	8002074 <__aeabi_dsub+0x350>
 800206a:	230f      	movs	r3, #15
 800206c:	403b      	ands	r3, r7
 800206e:	2b04      	cmp	r3, #4
 8002070:	d000      	beq.n	8002074 <__aeabi_dsub+0x350>
 8002072:	e6e7      	b.n	8001e44 <__aeabi_dsub+0x120>
 8002074:	002b      	movs	r3, r5
 8002076:	08f8      	lsrs	r0, r7, #3
 8002078:	4a03      	ldr	r2, [pc, #12]	@ (8002088 <__aeabi_dsub+0x364>)
 800207a:	0767      	lsls	r7, r4, #29
 800207c:	4307      	orrs	r7, r0
 800207e:	08e5      	lsrs	r5, r4, #3
 8002080:	4293      	cmp	r3, r2
 8002082:	d100      	bne.n	8002086 <__aeabi_dsub+0x362>
 8002084:	e74a      	b.n	8001f1c <__aeabi_dsub+0x1f8>
 8002086:	e0a5      	b.n	80021d4 <__aeabi_dsub+0x4b0>
 8002088:	000007ff 	.word	0x000007ff
 800208c:	ff7fffff 	.word	0xff7fffff
 8002090:	fffff801 	.word	0xfffff801
 8002094:	000007fe 	.word	0x000007fe
 8002098:	0038      	movs	r0, r7
 800209a:	f000 fb7f 	bl	800279c <__clzsi2>
 800209e:	0003      	movs	r3, r0
 80020a0:	3318      	adds	r3, #24
 80020a2:	2b1f      	cmp	r3, #31
 80020a4:	dc00      	bgt.n	80020a8 <__aeabi_dsub+0x384>
 80020a6:	e6a7      	b.n	8001df8 <__aeabi_dsub+0xd4>
 80020a8:	003a      	movs	r2, r7
 80020aa:	3808      	subs	r0, #8
 80020ac:	4082      	lsls	r2, r0
 80020ae:	429d      	cmp	r5, r3
 80020b0:	dd00      	ble.n	80020b4 <__aeabi_dsub+0x390>
 80020b2:	e08a      	b.n	80021ca <__aeabi_dsub+0x4a6>
 80020b4:	1b5b      	subs	r3, r3, r5
 80020b6:	1c58      	adds	r0, r3, #1
 80020b8:	281f      	cmp	r0, #31
 80020ba:	dc00      	bgt.n	80020be <__aeabi_dsub+0x39a>
 80020bc:	e1d8      	b.n	8002470 <__aeabi_dsub+0x74c>
 80020be:	0017      	movs	r7, r2
 80020c0:	3b1f      	subs	r3, #31
 80020c2:	40df      	lsrs	r7, r3
 80020c4:	2820      	cmp	r0, #32
 80020c6:	d005      	beq.n	80020d4 <__aeabi_dsub+0x3b0>
 80020c8:	2340      	movs	r3, #64	@ 0x40
 80020ca:	1a1b      	subs	r3, r3, r0
 80020cc:	409a      	lsls	r2, r3
 80020ce:	1e53      	subs	r3, r2, #1
 80020d0:	419a      	sbcs	r2, r3
 80020d2:	4317      	orrs	r7, r2
 80020d4:	2500      	movs	r5, #0
 80020d6:	2f00      	cmp	r7, #0
 80020d8:	d100      	bne.n	80020dc <__aeabi_dsub+0x3b8>
 80020da:	e0e5      	b.n	80022a8 <__aeabi_dsub+0x584>
 80020dc:	077b      	lsls	r3, r7, #29
 80020de:	d000      	beq.n	80020e2 <__aeabi_dsub+0x3be>
 80020e0:	e6ab      	b.n	8001e3a <__aeabi_dsub+0x116>
 80020e2:	002c      	movs	r4, r5
 80020e4:	e7c6      	b.n	8002074 <__aeabi_dsub+0x350>
 80020e6:	08c0      	lsrs	r0, r0, #3
 80020e8:	e7c6      	b.n	8002078 <__aeabi_dsub+0x354>
 80020ea:	2700      	movs	r7, #0
 80020ec:	2400      	movs	r4, #0
 80020ee:	4dd1      	ldr	r5, [pc, #836]	@ (8002434 <__aeabi_dsub+0x710>)
 80020f0:	e7ac      	b.n	800204c <__aeabi_dsub+0x328>
 80020f2:	4fd1      	ldr	r7, [pc, #836]	@ (8002438 <__aeabi_dsub+0x714>)
 80020f4:	1c6b      	adds	r3, r5, #1
 80020f6:	423b      	tst	r3, r7
 80020f8:	d171      	bne.n	80021de <__aeabi_dsub+0x4ba>
 80020fa:	0023      	movs	r3, r4
 80020fc:	4303      	orrs	r3, r0
 80020fe:	2d00      	cmp	r5, #0
 8002100:	d000      	beq.n	8002104 <__aeabi_dsub+0x3e0>
 8002102:	e14e      	b.n	80023a2 <__aeabi_dsub+0x67e>
 8002104:	4657      	mov	r7, sl
 8002106:	2b00      	cmp	r3, #0
 8002108:	d100      	bne.n	800210c <__aeabi_dsub+0x3e8>
 800210a:	e1b5      	b.n	8002478 <__aeabi_dsub+0x754>
 800210c:	2f00      	cmp	r7, #0
 800210e:	d00d      	beq.n	800212c <__aeabi_dsub+0x408>
 8002110:	1883      	adds	r3, r0, r2
 8002112:	4283      	cmp	r3, r0
 8002114:	4180      	sbcs	r0, r0
 8002116:	445c      	add	r4, fp
 8002118:	4240      	negs	r0, r0
 800211a:	1824      	adds	r4, r4, r0
 800211c:	0222      	lsls	r2, r4, #8
 800211e:	d500      	bpl.n	8002122 <__aeabi_dsub+0x3fe>
 8002120:	e1c8      	b.n	80024b4 <__aeabi_dsub+0x790>
 8002122:	001f      	movs	r7, r3
 8002124:	4698      	mov	r8, r3
 8002126:	4327      	orrs	r7, r4
 8002128:	d100      	bne.n	800212c <__aeabi_dsub+0x408>
 800212a:	e0bc      	b.n	80022a6 <__aeabi_dsub+0x582>
 800212c:	4643      	mov	r3, r8
 800212e:	0767      	lsls	r7, r4, #29
 8002130:	08db      	lsrs	r3, r3, #3
 8002132:	431f      	orrs	r7, r3
 8002134:	08e5      	lsrs	r5, r4, #3
 8002136:	2300      	movs	r3, #0
 8002138:	e04c      	b.n	80021d4 <__aeabi_dsub+0x4b0>
 800213a:	1a83      	subs	r3, r0, r2
 800213c:	4698      	mov	r8, r3
 800213e:	465b      	mov	r3, fp
 8002140:	4540      	cmp	r0, r8
 8002142:	41bf      	sbcs	r7, r7
 8002144:	1ae3      	subs	r3, r4, r3
 8002146:	427f      	negs	r7, r7
 8002148:	1bdb      	subs	r3, r3, r7
 800214a:	021f      	lsls	r7, r3, #8
 800214c:	d47c      	bmi.n	8002248 <__aeabi_dsub+0x524>
 800214e:	4647      	mov	r7, r8
 8002150:	431f      	orrs	r7, r3
 8002152:	d100      	bne.n	8002156 <__aeabi_dsub+0x432>
 8002154:	e0a6      	b.n	80022a4 <__aeabi_dsub+0x580>
 8002156:	001c      	movs	r4, r3
 8002158:	4647      	mov	r7, r8
 800215a:	e645      	b.n	8001de8 <__aeabi_dsub+0xc4>
 800215c:	4cb7      	ldr	r4, [pc, #732]	@ (800243c <__aeabi_dsub+0x718>)
 800215e:	1aed      	subs	r5, r5, r3
 8002160:	4014      	ands	r4, r2
 8002162:	077b      	lsls	r3, r7, #29
 8002164:	d000      	beq.n	8002168 <__aeabi_dsub+0x444>
 8002166:	e780      	b.n	800206a <__aeabi_dsub+0x346>
 8002168:	e784      	b.n	8002074 <__aeabi_dsub+0x350>
 800216a:	464b      	mov	r3, r9
 800216c:	0025      	movs	r5, r4
 800216e:	4305      	orrs	r5, r0
 8002170:	d066      	beq.n	8002240 <__aeabi_dsub+0x51c>
 8002172:	1e5f      	subs	r7, r3, #1
 8002174:	2b01      	cmp	r3, #1
 8002176:	d100      	bne.n	800217a <__aeabi_dsub+0x456>
 8002178:	e0fc      	b.n	8002374 <__aeabi_dsub+0x650>
 800217a:	4dae      	ldr	r5, [pc, #696]	@ (8002434 <__aeabi_dsub+0x710>)
 800217c:	42ab      	cmp	r3, r5
 800217e:	d100      	bne.n	8002182 <__aeabi_dsub+0x45e>
 8002180:	e15e      	b.n	8002440 <__aeabi_dsub+0x71c>
 8002182:	4666      	mov	r6, ip
 8002184:	2f38      	cmp	r7, #56	@ 0x38
 8002186:	dc00      	bgt.n	800218a <__aeabi_dsub+0x466>
 8002188:	e0b4      	b.n	80022f4 <__aeabi_dsub+0x5d0>
 800218a:	2001      	movs	r0, #1
 800218c:	1a17      	subs	r7, r2, r0
 800218e:	42ba      	cmp	r2, r7
 8002190:	4192      	sbcs	r2, r2
 8002192:	465b      	mov	r3, fp
 8002194:	4252      	negs	r2, r2
 8002196:	464d      	mov	r5, r9
 8002198:	1a9c      	subs	r4, r3, r2
 800219a:	e620      	b.n	8001dde <__aeabi_dsub+0xba>
 800219c:	0767      	lsls	r7, r4, #29
 800219e:	08c0      	lsrs	r0, r0, #3
 80021a0:	4307      	orrs	r7, r0
 80021a2:	08e5      	lsrs	r5, r4, #3
 80021a4:	e6ba      	b.n	8001f1c <__aeabi_dsub+0x1f8>
 80021a6:	001f      	movs	r7, r3
 80021a8:	4659      	mov	r1, fp
 80021aa:	3f20      	subs	r7, #32
 80021ac:	40f9      	lsrs	r1, r7
 80021ae:	000f      	movs	r7, r1
 80021b0:	2b20      	cmp	r3, #32
 80021b2:	d005      	beq.n	80021c0 <__aeabi_dsub+0x49c>
 80021b4:	2140      	movs	r1, #64	@ 0x40
 80021b6:	1acb      	subs	r3, r1, r3
 80021b8:	4659      	mov	r1, fp
 80021ba:	4099      	lsls	r1, r3
 80021bc:	430a      	orrs	r2, r1
 80021be:	4692      	mov	sl, r2
 80021c0:	4653      	mov	r3, sl
 80021c2:	1e5a      	subs	r2, r3, #1
 80021c4:	4193      	sbcs	r3, r2
 80021c6:	431f      	orrs	r7, r3
 80021c8:	e604      	b.n	8001dd4 <__aeabi_dsub+0xb0>
 80021ca:	1aeb      	subs	r3, r5, r3
 80021cc:	4d9b      	ldr	r5, [pc, #620]	@ (800243c <__aeabi_dsub+0x718>)
 80021ce:	4015      	ands	r5, r2
 80021d0:	076f      	lsls	r7, r5, #29
 80021d2:	08ed      	lsrs	r5, r5, #3
 80021d4:	032c      	lsls	r4, r5, #12
 80021d6:	055d      	lsls	r5, r3, #21
 80021d8:	0b24      	lsrs	r4, r4, #12
 80021da:	0d6d      	lsrs	r5, r5, #21
 80021dc:	e736      	b.n	800204c <__aeabi_dsub+0x328>
 80021de:	4d95      	ldr	r5, [pc, #596]	@ (8002434 <__aeabi_dsub+0x710>)
 80021e0:	42ab      	cmp	r3, r5
 80021e2:	d100      	bne.n	80021e6 <__aeabi_dsub+0x4c2>
 80021e4:	e0d6      	b.n	8002394 <__aeabi_dsub+0x670>
 80021e6:	1882      	adds	r2, r0, r2
 80021e8:	0021      	movs	r1, r4
 80021ea:	4282      	cmp	r2, r0
 80021ec:	4180      	sbcs	r0, r0
 80021ee:	4459      	add	r1, fp
 80021f0:	4240      	negs	r0, r0
 80021f2:	1808      	adds	r0, r1, r0
 80021f4:	07c7      	lsls	r7, r0, #31
 80021f6:	0852      	lsrs	r2, r2, #1
 80021f8:	4317      	orrs	r7, r2
 80021fa:	0844      	lsrs	r4, r0, #1
 80021fc:	0752      	lsls	r2, r2, #29
 80021fe:	d400      	bmi.n	8002202 <__aeabi_dsub+0x4de>
 8002200:	e185      	b.n	800250e <__aeabi_dsub+0x7ea>
 8002202:	220f      	movs	r2, #15
 8002204:	001d      	movs	r5, r3
 8002206:	403a      	ands	r2, r7
 8002208:	2a04      	cmp	r2, #4
 800220a:	d000      	beq.n	800220e <__aeabi_dsub+0x4ea>
 800220c:	e61a      	b.n	8001e44 <__aeabi_dsub+0x120>
 800220e:	08ff      	lsrs	r7, r7, #3
 8002210:	0764      	lsls	r4, r4, #29
 8002212:	4327      	orrs	r7, r4
 8002214:	0905      	lsrs	r5, r0, #4
 8002216:	e7dd      	b.n	80021d4 <__aeabi_dsub+0x4b0>
 8002218:	465b      	mov	r3, fp
 800221a:	08d2      	lsrs	r2, r2, #3
 800221c:	075f      	lsls	r7, r3, #29
 800221e:	4317      	orrs	r7, r2
 8002220:	08dd      	lsrs	r5, r3, #3
 8002222:	e67b      	b.n	8001f1c <__aeabi_dsub+0x1f8>
 8002224:	2700      	movs	r7, #0
 8002226:	2400      	movs	r4, #0
 8002228:	e710      	b.n	800204c <__aeabi_dsub+0x328>
 800222a:	2b00      	cmp	r3, #0
 800222c:	d000      	beq.n	8002230 <__aeabi_dsub+0x50c>
 800222e:	e0d6      	b.n	80023de <__aeabi_dsub+0x6ba>
 8002230:	2900      	cmp	r1, #0
 8002232:	d000      	beq.n	8002236 <__aeabi_dsub+0x512>
 8002234:	e12f      	b.n	8002496 <__aeabi_dsub+0x772>
 8002236:	2480      	movs	r4, #128	@ 0x80
 8002238:	2600      	movs	r6, #0
 800223a:	4d7e      	ldr	r5, [pc, #504]	@ (8002434 <__aeabi_dsub+0x710>)
 800223c:	0324      	lsls	r4, r4, #12
 800223e:	e705      	b.n	800204c <__aeabi_dsub+0x328>
 8002240:	4666      	mov	r6, ip
 8002242:	465c      	mov	r4, fp
 8002244:	08d0      	lsrs	r0, r2, #3
 8002246:	e717      	b.n	8002078 <__aeabi_dsub+0x354>
 8002248:	465b      	mov	r3, fp
 800224a:	1a17      	subs	r7, r2, r0
 800224c:	42ba      	cmp	r2, r7
 800224e:	4192      	sbcs	r2, r2
 8002250:	1b1c      	subs	r4, r3, r4
 8002252:	2601      	movs	r6, #1
 8002254:	4663      	mov	r3, ip
 8002256:	4252      	negs	r2, r2
 8002258:	1aa4      	subs	r4, r4, r2
 800225a:	401e      	ands	r6, r3
 800225c:	e5c4      	b.n	8001de8 <__aeabi_dsub+0xc4>
 800225e:	1883      	adds	r3, r0, r2
 8002260:	4283      	cmp	r3, r0
 8002262:	4180      	sbcs	r0, r0
 8002264:	445c      	add	r4, fp
 8002266:	4240      	negs	r0, r0
 8002268:	1825      	adds	r5, r4, r0
 800226a:	022a      	lsls	r2, r5, #8
 800226c:	d400      	bmi.n	8002270 <__aeabi_dsub+0x54c>
 800226e:	e0da      	b.n	8002426 <__aeabi_dsub+0x702>
 8002270:	4a72      	ldr	r2, [pc, #456]	@ (800243c <__aeabi_dsub+0x718>)
 8002272:	085b      	lsrs	r3, r3, #1
 8002274:	4015      	ands	r5, r2
 8002276:	07ea      	lsls	r2, r5, #31
 8002278:	431a      	orrs	r2, r3
 800227a:	0869      	lsrs	r1, r5, #1
 800227c:	075b      	lsls	r3, r3, #29
 800227e:	d400      	bmi.n	8002282 <__aeabi_dsub+0x55e>
 8002280:	e14a      	b.n	8002518 <__aeabi_dsub+0x7f4>
 8002282:	230f      	movs	r3, #15
 8002284:	4013      	ands	r3, r2
 8002286:	2b04      	cmp	r3, #4
 8002288:	d100      	bne.n	800228c <__aeabi_dsub+0x568>
 800228a:	e0fc      	b.n	8002486 <__aeabi_dsub+0x762>
 800228c:	1d17      	adds	r7, r2, #4
 800228e:	4297      	cmp	r7, r2
 8002290:	41a4      	sbcs	r4, r4
 8002292:	4264      	negs	r4, r4
 8002294:	2502      	movs	r5, #2
 8002296:	1864      	adds	r4, r4, r1
 8002298:	e6ec      	b.n	8002074 <__aeabi_dsub+0x350>
 800229a:	4647      	mov	r7, r8
 800229c:	001c      	movs	r4, r3
 800229e:	431f      	orrs	r7, r3
 80022a0:	d000      	beq.n	80022a4 <__aeabi_dsub+0x580>
 80022a2:	e743      	b.n	800212c <__aeabi_dsub+0x408>
 80022a4:	2600      	movs	r6, #0
 80022a6:	2500      	movs	r5, #0
 80022a8:	2400      	movs	r4, #0
 80022aa:	e6cf      	b.n	800204c <__aeabi_dsub+0x328>
 80022ac:	08c0      	lsrs	r0, r0, #3
 80022ae:	0767      	lsls	r7, r4, #29
 80022b0:	4307      	orrs	r7, r0
 80022b2:	08e5      	lsrs	r5, r4, #3
 80022b4:	e632      	b.n	8001f1c <__aeabi_dsub+0x1f8>
 80022b6:	1a87      	subs	r7, r0, r2
 80022b8:	465b      	mov	r3, fp
 80022ba:	42b8      	cmp	r0, r7
 80022bc:	4180      	sbcs	r0, r0
 80022be:	1ae4      	subs	r4, r4, r3
 80022c0:	4240      	negs	r0, r0
 80022c2:	1a24      	subs	r4, r4, r0
 80022c4:	0223      	lsls	r3, r4, #8
 80022c6:	d428      	bmi.n	800231a <__aeabi_dsub+0x5f6>
 80022c8:	0763      	lsls	r3, r4, #29
 80022ca:	08ff      	lsrs	r7, r7, #3
 80022cc:	431f      	orrs	r7, r3
 80022ce:	08e5      	lsrs	r5, r4, #3
 80022d0:	2301      	movs	r3, #1
 80022d2:	e77f      	b.n	80021d4 <__aeabi_dsub+0x4b0>
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d100      	bne.n	80022da <__aeabi_dsub+0x5b6>
 80022d8:	e673      	b.n	8001fc2 <__aeabi_dsub+0x29e>
 80022da:	464b      	mov	r3, r9
 80022dc:	1b5f      	subs	r7, r3, r5
 80022de:	003b      	movs	r3, r7
 80022e0:	2d00      	cmp	r5, #0
 80022e2:	d100      	bne.n	80022e6 <__aeabi_dsub+0x5c2>
 80022e4:	e742      	b.n	800216c <__aeabi_dsub+0x448>
 80022e6:	2f38      	cmp	r7, #56	@ 0x38
 80022e8:	dd00      	ble.n	80022ec <__aeabi_dsub+0x5c8>
 80022ea:	e0ec      	b.n	80024c6 <__aeabi_dsub+0x7a2>
 80022ec:	2380      	movs	r3, #128	@ 0x80
 80022ee:	000e      	movs	r6, r1
 80022f0:	041b      	lsls	r3, r3, #16
 80022f2:	431c      	orrs	r4, r3
 80022f4:	2f1f      	cmp	r7, #31
 80022f6:	dc25      	bgt.n	8002344 <__aeabi_dsub+0x620>
 80022f8:	2520      	movs	r5, #32
 80022fa:	0023      	movs	r3, r4
 80022fc:	1bed      	subs	r5, r5, r7
 80022fe:	0001      	movs	r1, r0
 8002300:	40a8      	lsls	r0, r5
 8002302:	40ab      	lsls	r3, r5
 8002304:	40f9      	lsrs	r1, r7
 8002306:	1e45      	subs	r5, r0, #1
 8002308:	41a8      	sbcs	r0, r5
 800230a:	430b      	orrs	r3, r1
 800230c:	40fc      	lsrs	r4, r7
 800230e:	4318      	orrs	r0, r3
 8002310:	465b      	mov	r3, fp
 8002312:	1b1b      	subs	r3, r3, r4
 8002314:	469b      	mov	fp, r3
 8002316:	e739      	b.n	800218c <__aeabi_dsub+0x468>
 8002318:	4666      	mov	r6, ip
 800231a:	2501      	movs	r5, #1
 800231c:	e562      	b.n	8001de4 <__aeabi_dsub+0xc0>
 800231e:	001f      	movs	r7, r3
 8002320:	4659      	mov	r1, fp
 8002322:	3f20      	subs	r7, #32
 8002324:	40f9      	lsrs	r1, r7
 8002326:	468c      	mov	ip, r1
 8002328:	2b20      	cmp	r3, #32
 800232a:	d005      	beq.n	8002338 <__aeabi_dsub+0x614>
 800232c:	2740      	movs	r7, #64	@ 0x40
 800232e:	4659      	mov	r1, fp
 8002330:	1afb      	subs	r3, r7, r3
 8002332:	4099      	lsls	r1, r3
 8002334:	430a      	orrs	r2, r1
 8002336:	4692      	mov	sl, r2
 8002338:	4657      	mov	r7, sl
 800233a:	1e7b      	subs	r3, r7, #1
 800233c:	419f      	sbcs	r7, r3
 800233e:	4663      	mov	r3, ip
 8002340:	431f      	orrs	r7, r3
 8002342:	e5c1      	b.n	8001ec8 <__aeabi_dsub+0x1a4>
 8002344:	003b      	movs	r3, r7
 8002346:	0025      	movs	r5, r4
 8002348:	3b20      	subs	r3, #32
 800234a:	40dd      	lsrs	r5, r3
 800234c:	2f20      	cmp	r7, #32
 800234e:	d004      	beq.n	800235a <__aeabi_dsub+0x636>
 8002350:	2340      	movs	r3, #64	@ 0x40
 8002352:	1bdb      	subs	r3, r3, r7
 8002354:	409c      	lsls	r4, r3
 8002356:	4320      	orrs	r0, r4
 8002358:	4680      	mov	r8, r0
 800235a:	4640      	mov	r0, r8
 800235c:	1e43      	subs	r3, r0, #1
 800235e:	4198      	sbcs	r0, r3
 8002360:	4328      	orrs	r0, r5
 8002362:	e713      	b.n	800218c <__aeabi_dsub+0x468>
 8002364:	2900      	cmp	r1, #0
 8002366:	d09d      	beq.n	80022a4 <__aeabi_dsub+0x580>
 8002368:	2601      	movs	r6, #1
 800236a:	4663      	mov	r3, ip
 800236c:	465c      	mov	r4, fp
 800236e:	4690      	mov	r8, r2
 8002370:	401e      	ands	r6, r3
 8002372:	e6db      	b.n	800212c <__aeabi_dsub+0x408>
 8002374:	1a17      	subs	r7, r2, r0
 8002376:	465b      	mov	r3, fp
 8002378:	42ba      	cmp	r2, r7
 800237a:	4192      	sbcs	r2, r2
 800237c:	1b1c      	subs	r4, r3, r4
 800237e:	4252      	negs	r2, r2
 8002380:	1aa4      	subs	r4, r4, r2
 8002382:	0223      	lsls	r3, r4, #8
 8002384:	d4c8      	bmi.n	8002318 <__aeabi_dsub+0x5f4>
 8002386:	0763      	lsls	r3, r4, #29
 8002388:	08ff      	lsrs	r7, r7, #3
 800238a:	431f      	orrs	r7, r3
 800238c:	4666      	mov	r6, ip
 800238e:	2301      	movs	r3, #1
 8002390:	08e5      	lsrs	r5, r4, #3
 8002392:	e71f      	b.n	80021d4 <__aeabi_dsub+0x4b0>
 8002394:	001d      	movs	r5, r3
 8002396:	2400      	movs	r4, #0
 8002398:	2700      	movs	r7, #0
 800239a:	e657      	b.n	800204c <__aeabi_dsub+0x328>
 800239c:	465c      	mov	r4, fp
 800239e:	08d0      	lsrs	r0, r2, #3
 80023a0:	e66a      	b.n	8002078 <__aeabi_dsub+0x354>
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d100      	bne.n	80023a8 <__aeabi_dsub+0x684>
 80023a6:	e737      	b.n	8002218 <__aeabi_dsub+0x4f4>
 80023a8:	4653      	mov	r3, sl
 80023aa:	08c0      	lsrs	r0, r0, #3
 80023ac:	0767      	lsls	r7, r4, #29
 80023ae:	4307      	orrs	r7, r0
 80023b0:	08e5      	lsrs	r5, r4, #3
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d100      	bne.n	80023b8 <__aeabi_dsub+0x694>
 80023b6:	e5b1      	b.n	8001f1c <__aeabi_dsub+0x1f8>
 80023b8:	2380      	movs	r3, #128	@ 0x80
 80023ba:	031b      	lsls	r3, r3, #12
 80023bc:	421d      	tst	r5, r3
 80023be:	d008      	beq.n	80023d2 <__aeabi_dsub+0x6ae>
 80023c0:	4659      	mov	r1, fp
 80023c2:	08c8      	lsrs	r0, r1, #3
 80023c4:	4218      	tst	r0, r3
 80023c6:	d104      	bne.n	80023d2 <__aeabi_dsub+0x6ae>
 80023c8:	08d2      	lsrs	r2, r2, #3
 80023ca:	0749      	lsls	r1, r1, #29
 80023cc:	430a      	orrs	r2, r1
 80023ce:	0017      	movs	r7, r2
 80023d0:	0005      	movs	r5, r0
 80023d2:	0f7b      	lsrs	r3, r7, #29
 80023d4:	00ff      	lsls	r7, r7, #3
 80023d6:	08ff      	lsrs	r7, r7, #3
 80023d8:	075b      	lsls	r3, r3, #29
 80023da:	431f      	orrs	r7, r3
 80023dc:	e59e      	b.n	8001f1c <__aeabi_dsub+0x1f8>
 80023de:	08c0      	lsrs	r0, r0, #3
 80023e0:	0763      	lsls	r3, r4, #29
 80023e2:	4318      	orrs	r0, r3
 80023e4:	08e5      	lsrs	r5, r4, #3
 80023e6:	2900      	cmp	r1, #0
 80023e8:	d053      	beq.n	8002492 <__aeabi_dsub+0x76e>
 80023ea:	2380      	movs	r3, #128	@ 0x80
 80023ec:	031b      	lsls	r3, r3, #12
 80023ee:	421d      	tst	r5, r3
 80023f0:	d00a      	beq.n	8002408 <__aeabi_dsub+0x6e4>
 80023f2:	4659      	mov	r1, fp
 80023f4:	08cc      	lsrs	r4, r1, #3
 80023f6:	421c      	tst	r4, r3
 80023f8:	d106      	bne.n	8002408 <__aeabi_dsub+0x6e4>
 80023fa:	2601      	movs	r6, #1
 80023fc:	4663      	mov	r3, ip
 80023fe:	0025      	movs	r5, r4
 8002400:	08d0      	lsrs	r0, r2, #3
 8002402:	0749      	lsls	r1, r1, #29
 8002404:	4308      	orrs	r0, r1
 8002406:	401e      	ands	r6, r3
 8002408:	0f47      	lsrs	r7, r0, #29
 800240a:	00c0      	lsls	r0, r0, #3
 800240c:	08c0      	lsrs	r0, r0, #3
 800240e:	077f      	lsls	r7, r7, #29
 8002410:	4307      	orrs	r7, r0
 8002412:	e583      	b.n	8001f1c <__aeabi_dsub+0x1f8>
 8002414:	1883      	adds	r3, r0, r2
 8002416:	4293      	cmp	r3, r2
 8002418:	4192      	sbcs	r2, r2
 800241a:	445c      	add	r4, fp
 800241c:	4252      	negs	r2, r2
 800241e:	18a5      	adds	r5, r4, r2
 8002420:	022a      	lsls	r2, r5, #8
 8002422:	d500      	bpl.n	8002426 <__aeabi_dsub+0x702>
 8002424:	e724      	b.n	8002270 <__aeabi_dsub+0x54c>
 8002426:	076f      	lsls	r7, r5, #29
 8002428:	08db      	lsrs	r3, r3, #3
 800242a:	431f      	orrs	r7, r3
 800242c:	08ed      	lsrs	r5, r5, #3
 800242e:	2301      	movs	r3, #1
 8002430:	e6d0      	b.n	80021d4 <__aeabi_dsub+0x4b0>
 8002432:	46c0      	nop			@ (mov r8, r8)
 8002434:	000007ff 	.word	0x000007ff
 8002438:	000007fe 	.word	0x000007fe
 800243c:	ff7fffff 	.word	0xff7fffff
 8002440:	465b      	mov	r3, fp
 8002442:	08d2      	lsrs	r2, r2, #3
 8002444:	075f      	lsls	r7, r3, #29
 8002446:	4666      	mov	r6, ip
 8002448:	4317      	orrs	r7, r2
 800244a:	08dd      	lsrs	r5, r3, #3
 800244c:	e566      	b.n	8001f1c <__aeabi_dsub+0x1f8>
 800244e:	0025      	movs	r5, r4
 8002450:	3b20      	subs	r3, #32
 8002452:	40dd      	lsrs	r5, r3
 8002454:	4663      	mov	r3, ip
 8002456:	2b20      	cmp	r3, #32
 8002458:	d005      	beq.n	8002466 <__aeabi_dsub+0x742>
 800245a:	2340      	movs	r3, #64	@ 0x40
 800245c:	4661      	mov	r1, ip
 800245e:	1a5b      	subs	r3, r3, r1
 8002460:	409c      	lsls	r4, r3
 8002462:	4320      	orrs	r0, r4
 8002464:	4680      	mov	r8, r0
 8002466:	4647      	mov	r7, r8
 8002468:	1e7b      	subs	r3, r7, #1
 800246a:	419f      	sbcs	r7, r3
 800246c:	432f      	orrs	r7, r5
 800246e:	e5a0      	b.n	8001fb2 <__aeabi_dsub+0x28e>
 8002470:	2120      	movs	r1, #32
 8002472:	2700      	movs	r7, #0
 8002474:	1a09      	subs	r1, r1, r0
 8002476:	e4d2      	b.n	8001e1e <__aeabi_dsub+0xfa>
 8002478:	2f00      	cmp	r7, #0
 800247a:	d100      	bne.n	800247e <__aeabi_dsub+0x75a>
 800247c:	e713      	b.n	80022a6 <__aeabi_dsub+0x582>
 800247e:	465c      	mov	r4, fp
 8002480:	0017      	movs	r7, r2
 8002482:	2500      	movs	r5, #0
 8002484:	e5f6      	b.n	8002074 <__aeabi_dsub+0x350>
 8002486:	08d7      	lsrs	r7, r2, #3
 8002488:	0749      	lsls	r1, r1, #29
 800248a:	2302      	movs	r3, #2
 800248c:	430f      	orrs	r7, r1
 800248e:	092d      	lsrs	r5, r5, #4
 8002490:	e6a0      	b.n	80021d4 <__aeabi_dsub+0x4b0>
 8002492:	0007      	movs	r7, r0
 8002494:	e542      	b.n	8001f1c <__aeabi_dsub+0x1f8>
 8002496:	465b      	mov	r3, fp
 8002498:	2601      	movs	r6, #1
 800249a:	075f      	lsls	r7, r3, #29
 800249c:	08dd      	lsrs	r5, r3, #3
 800249e:	4663      	mov	r3, ip
 80024a0:	08d2      	lsrs	r2, r2, #3
 80024a2:	4317      	orrs	r7, r2
 80024a4:	401e      	ands	r6, r3
 80024a6:	e539      	b.n	8001f1c <__aeabi_dsub+0x1f8>
 80024a8:	465b      	mov	r3, fp
 80024aa:	08d2      	lsrs	r2, r2, #3
 80024ac:	075f      	lsls	r7, r3, #29
 80024ae:	4317      	orrs	r7, r2
 80024b0:	08dd      	lsrs	r5, r3, #3
 80024b2:	e533      	b.n	8001f1c <__aeabi_dsub+0x1f8>
 80024b4:	4a1e      	ldr	r2, [pc, #120]	@ (8002530 <__aeabi_dsub+0x80c>)
 80024b6:	08db      	lsrs	r3, r3, #3
 80024b8:	4022      	ands	r2, r4
 80024ba:	0757      	lsls	r7, r2, #29
 80024bc:	0252      	lsls	r2, r2, #9
 80024be:	2501      	movs	r5, #1
 80024c0:	431f      	orrs	r7, r3
 80024c2:	0b14      	lsrs	r4, r2, #12
 80024c4:	e5c2      	b.n	800204c <__aeabi_dsub+0x328>
 80024c6:	000e      	movs	r6, r1
 80024c8:	2001      	movs	r0, #1
 80024ca:	e65f      	b.n	800218c <__aeabi_dsub+0x468>
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d00d      	beq.n	80024ec <__aeabi_dsub+0x7c8>
 80024d0:	464b      	mov	r3, r9
 80024d2:	1b5b      	subs	r3, r3, r5
 80024d4:	469c      	mov	ip, r3
 80024d6:	2d00      	cmp	r5, #0
 80024d8:	d100      	bne.n	80024dc <__aeabi_dsub+0x7b8>
 80024da:	e548      	b.n	8001f6e <__aeabi_dsub+0x24a>
 80024dc:	2701      	movs	r7, #1
 80024de:	2b38      	cmp	r3, #56	@ 0x38
 80024e0:	dd00      	ble.n	80024e4 <__aeabi_dsub+0x7c0>
 80024e2:	e566      	b.n	8001fb2 <__aeabi_dsub+0x28e>
 80024e4:	2380      	movs	r3, #128	@ 0x80
 80024e6:	041b      	lsls	r3, r3, #16
 80024e8:	431c      	orrs	r4, r3
 80024ea:	e550      	b.n	8001f8e <__aeabi_dsub+0x26a>
 80024ec:	1c6b      	adds	r3, r5, #1
 80024ee:	4d11      	ldr	r5, [pc, #68]	@ (8002534 <__aeabi_dsub+0x810>)
 80024f0:	422b      	tst	r3, r5
 80024f2:	d000      	beq.n	80024f6 <__aeabi_dsub+0x7d2>
 80024f4:	e673      	b.n	80021de <__aeabi_dsub+0x4ba>
 80024f6:	4659      	mov	r1, fp
 80024f8:	0023      	movs	r3, r4
 80024fa:	4311      	orrs	r1, r2
 80024fc:	468a      	mov	sl, r1
 80024fe:	4303      	orrs	r3, r0
 8002500:	e600      	b.n	8002104 <__aeabi_dsub+0x3e0>
 8002502:	0767      	lsls	r7, r4, #29
 8002504:	08c0      	lsrs	r0, r0, #3
 8002506:	2300      	movs	r3, #0
 8002508:	4307      	orrs	r7, r0
 800250a:	08e5      	lsrs	r5, r4, #3
 800250c:	e662      	b.n	80021d4 <__aeabi_dsub+0x4b0>
 800250e:	0764      	lsls	r4, r4, #29
 8002510:	08ff      	lsrs	r7, r7, #3
 8002512:	4327      	orrs	r7, r4
 8002514:	0905      	lsrs	r5, r0, #4
 8002516:	e65d      	b.n	80021d4 <__aeabi_dsub+0x4b0>
 8002518:	08d2      	lsrs	r2, r2, #3
 800251a:	0749      	lsls	r1, r1, #29
 800251c:	4311      	orrs	r1, r2
 800251e:	000f      	movs	r7, r1
 8002520:	2302      	movs	r3, #2
 8002522:	092d      	lsrs	r5, r5, #4
 8002524:	e656      	b.n	80021d4 <__aeabi_dsub+0x4b0>
 8002526:	0007      	movs	r7, r0
 8002528:	e5a4      	b.n	8002074 <__aeabi_dsub+0x350>
 800252a:	0038      	movs	r0, r7
 800252c:	e48f      	b.n	8001e4e <__aeabi_dsub+0x12a>
 800252e:	46c0      	nop			@ (mov r8, r8)
 8002530:	ff7fffff 	.word	0xff7fffff
 8002534:	000007fe 	.word	0x000007fe

08002538 <__aeabi_dcmpun>:
 8002538:	b5f0      	push	{r4, r5, r6, r7, lr}
 800253a:	46c6      	mov	lr, r8
 800253c:	031e      	lsls	r6, r3, #12
 800253e:	0b36      	lsrs	r6, r6, #12
 8002540:	46b0      	mov	r8, r6
 8002542:	4e0d      	ldr	r6, [pc, #52]	@ (8002578 <__aeabi_dcmpun+0x40>)
 8002544:	030c      	lsls	r4, r1, #12
 8002546:	004d      	lsls	r5, r1, #1
 8002548:	005f      	lsls	r7, r3, #1
 800254a:	b500      	push	{lr}
 800254c:	0b24      	lsrs	r4, r4, #12
 800254e:	0d6d      	lsrs	r5, r5, #21
 8002550:	0d7f      	lsrs	r7, r7, #21
 8002552:	42b5      	cmp	r5, r6
 8002554:	d00b      	beq.n	800256e <__aeabi_dcmpun+0x36>
 8002556:	4908      	ldr	r1, [pc, #32]	@ (8002578 <__aeabi_dcmpun+0x40>)
 8002558:	2000      	movs	r0, #0
 800255a:	428f      	cmp	r7, r1
 800255c:	d104      	bne.n	8002568 <__aeabi_dcmpun+0x30>
 800255e:	4646      	mov	r6, r8
 8002560:	4316      	orrs	r6, r2
 8002562:	0030      	movs	r0, r6
 8002564:	1e43      	subs	r3, r0, #1
 8002566:	4198      	sbcs	r0, r3
 8002568:	bc80      	pop	{r7}
 800256a:	46b8      	mov	r8, r7
 800256c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800256e:	4304      	orrs	r4, r0
 8002570:	2001      	movs	r0, #1
 8002572:	2c00      	cmp	r4, #0
 8002574:	d1f8      	bne.n	8002568 <__aeabi_dcmpun+0x30>
 8002576:	e7ee      	b.n	8002556 <__aeabi_dcmpun+0x1e>
 8002578:	000007ff 	.word	0x000007ff

0800257c <__aeabi_d2iz>:
 800257c:	000b      	movs	r3, r1
 800257e:	0002      	movs	r2, r0
 8002580:	b570      	push	{r4, r5, r6, lr}
 8002582:	4d16      	ldr	r5, [pc, #88]	@ (80025dc <__aeabi_d2iz+0x60>)
 8002584:	030c      	lsls	r4, r1, #12
 8002586:	b082      	sub	sp, #8
 8002588:	0049      	lsls	r1, r1, #1
 800258a:	2000      	movs	r0, #0
 800258c:	9200      	str	r2, [sp, #0]
 800258e:	9301      	str	r3, [sp, #4]
 8002590:	0b24      	lsrs	r4, r4, #12
 8002592:	0d49      	lsrs	r1, r1, #21
 8002594:	0fde      	lsrs	r6, r3, #31
 8002596:	42a9      	cmp	r1, r5
 8002598:	dd04      	ble.n	80025a4 <__aeabi_d2iz+0x28>
 800259a:	4811      	ldr	r0, [pc, #68]	@ (80025e0 <__aeabi_d2iz+0x64>)
 800259c:	4281      	cmp	r1, r0
 800259e:	dd03      	ble.n	80025a8 <__aeabi_d2iz+0x2c>
 80025a0:	4b10      	ldr	r3, [pc, #64]	@ (80025e4 <__aeabi_d2iz+0x68>)
 80025a2:	18f0      	adds	r0, r6, r3
 80025a4:	b002      	add	sp, #8
 80025a6:	bd70      	pop	{r4, r5, r6, pc}
 80025a8:	2080      	movs	r0, #128	@ 0x80
 80025aa:	0340      	lsls	r0, r0, #13
 80025ac:	4320      	orrs	r0, r4
 80025ae:	4c0e      	ldr	r4, [pc, #56]	@ (80025e8 <__aeabi_d2iz+0x6c>)
 80025b0:	1a64      	subs	r4, r4, r1
 80025b2:	2c1f      	cmp	r4, #31
 80025b4:	dd08      	ble.n	80025c8 <__aeabi_d2iz+0x4c>
 80025b6:	4b0d      	ldr	r3, [pc, #52]	@ (80025ec <__aeabi_d2iz+0x70>)
 80025b8:	1a5b      	subs	r3, r3, r1
 80025ba:	40d8      	lsrs	r0, r3
 80025bc:	0003      	movs	r3, r0
 80025be:	4258      	negs	r0, r3
 80025c0:	2e00      	cmp	r6, #0
 80025c2:	d1ef      	bne.n	80025a4 <__aeabi_d2iz+0x28>
 80025c4:	0018      	movs	r0, r3
 80025c6:	e7ed      	b.n	80025a4 <__aeabi_d2iz+0x28>
 80025c8:	4b09      	ldr	r3, [pc, #36]	@ (80025f0 <__aeabi_d2iz+0x74>)
 80025ca:	9a00      	ldr	r2, [sp, #0]
 80025cc:	469c      	mov	ip, r3
 80025ce:	0003      	movs	r3, r0
 80025d0:	4461      	add	r1, ip
 80025d2:	408b      	lsls	r3, r1
 80025d4:	40e2      	lsrs	r2, r4
 80025d6:	4313      	orrs	r3, r2
 80025d8:	e7f1      	b.n	80025be <__aeabi_d2iz+0x42>
 80025da:	46c0      	nop			@ (mov r8, r8)
 80025dc:	000003fe 	.word	0x000003fe
 80025e0:	0000041d 	.word	0x0000041d
 80025e4:	7fffffff 	.word	0x7fffffff
 80025e8:	00000433 	.word	0x00000433
 80025ec:	00000413 	.word	0x00000413
 80025f0:	fffffbed 	.word	0xfffffbed

080025f4 <__aeabi_i2d>:
 80025f4:	b570      	push	{r4, r5, r6, lr}
 80025f6:	2800      	cmp	r0, #0
 80025f8:	d016      	beq.n	8002628 <__aeabi_i2d+0x34>
 80025fa:	17c3      	asrs	r3, r0, #31
 80025fc:	18c5      	adds	r5, r0, r3
 80025fe:	405d      	eors	r5, r3
 8002600:	0fc4      	lsrs	r4, r0, #31
 8002602:	0028      	movs	r0, r5
 8002604:	f000 f8ca 	bl	800279c <__clzsi2>
 8002608:	4b10      	ldr	r3, [pc, #64]	@ (800264c <__aeabi_i2d+0x58>)
 800260a:	1a1b      	subs	r3, r3, r0
 800260c:	055b      	lsls	r3, r3, #21
 800260e:	0d5b      	lsrs	r3, r3, #21
 8002610:	280a      	cmp	r0, #10
 8002612:	dc14      	bgt.n	800263e <__aeabi_i2d+0x4a>
 8002614:	0002      	movs	r2, r0
 8002616:	002e      	movs	r6, r5
 8002618:	3215      	adds	r2, #21
 800261a:	4096      	lsls	r6, r2
 800261c:	220b      	movs	r2, #11
 800261e:	1a12      	subs	r2, r2, r0
 8002620:	40d5      	lsrs	r5, r2
 8002622:	032d      	lsls	r5, r5, #12
 8002624:	0b2d      	lsrs	r5, r5, #12
 8002626:	e003      	b.n	8002630 <__aeabi_i2d+0x3c>
 8002628:	2400      	movs	r4, #0
 800262a:	2300      	movs	r3, #0
 800262c:	2500      	movs	r5, #0
 800262e:	2600      	movs	r6, #0
 8002630:	051b      	lsls	r3, r3, #20
 8002632:	432b      	orrs	r3, r5
 8002634:	07e4      	lsls	r4, r4, #31
 8002636:	4323      	orrs	r3, r4
 8002638:	0030      	movs	r0, r6
 800263a:	0019      	movs	r1, r3
 800263c:	bd70      	pop	{r4, r5, r6, pc}
 800263e:	380b      	subs	r0, #11
 8002640:	4085      	lsls	r5, r0
 8002642:	032d      	lsls	r5, r5, #12
 8002644:	2600      	movs	r6, #0
 8002646:	0b2d      	lsrs	r5, r5, #12
 8002648:	e7f2      	b.n	8002630 <__aeabi_i2d+0x3c>
 800264a:	46c0      	nop			@ (mov r8, r8)
 800264c:	0000041e 	.word	0x0000041e

08002650 <__aeabi_ui2d>:
 8002650:	b510      	push	{r4, lr}
 8002652:	1e04      	subs	r4, r0, #0
 8002654:	d010      	beq.n	8002678 <__aeabi_ui2d+0x28>
 8002656:	f000 f8a1 	bl	800279c <__clzsi2>
 800265a:	4b0e      	ldr	r3, [pc, #56]	@ (8002694 <__aeabi_ui2d+0x44>)
 800265c:	1a1b      	subs	r3, r3, r0
 800265e:	055b      	lsls	r3, r3, #21
 8002660:	0d5b      	lsrs	r3, r3, #21
 8002662:	280a      	cmp	r0, #10
 8002664:	dc0f      	bgt.n	8002686 <__aeabi_ui2d+0x36>
 8002666:	220b      	movs	r2, #11
 8002668:	0021      	movs	r1, r4
 800266a:	1a12      	subs	r2, r2, r0
 800266c:	40d1      	lsrs	r1, r2
 800266e:	3015      	adds	r0, #21
 8002670:	030a      	lsls	r2, r1, #12
 8002672:	4084      	lsls	r4, r0
 8002674:	0b12      	lsrs	r2, r2, #12
 8002676:	e001      	b.n	800267c <__aeabi_ui2d+0x2c>
 8002678:	2300      	movs	r3, #0
 800267a:	2200      	movs	r2, #0
 800267c:	051b      	lsls	r3, r3, #20
 800267e:	4313      	orrs	r3, r2
 8002680:	0020      	movs	r0, r4
 8002682:	0019      	movs	r1, r3
 8002684:	bd10      	pop	{r4, pc}
 8002686:	0022      	movs	r2, r4
 8002688:	380b      	subs	r0, #11
 800268a:	4082      	lsls	r2, r0
 800268c:	0312      	lsls	r2, r2, #12
 800268e:	2400      	movs	r4, #0
 8002690:	0b12      	lsrs	r2, r2, #12
 8002692:	e7f3      	b.n	800267c <__aeabi_ui2d+0x2c>
 8002694:	0000041e 	.word	0x0000041e

08002698 <__aeabi_d2f>:
 8002698:	b5f0      	push	{r4, r5, r6, r7, lr}
 800269a:	004b      	lsls	r3, r1, #1
 800269c:	030f      	lsls	r7, r1, #12
 800269e:	0d5b      	lsrs	r3, r3, #21
 80026a0:	4c3a      	ldr	r4, [pc, #232]	@ (800278c <__aeabi_d2f+0xf4>)
 80026a2:	0f45      	lsrs	r5, r0, #29
 80026a4:	b083      	sub	sp, #12
 80026a6:	0a7f      	lsrs	r7, r7, #9
 80026a8:	1c5e      	adds	r6, r3, #1
 80026aa:	432f      	orrs	r7, r5
 80026ac:	9000      	str	r0, [sp, #0]
 80026ae:	9101      	str	r1, [sp, #4]
 80026b0:	0fca      	lsrs	r2, r1, #31
 80026b2:	00c5      	lsls	r5, r0, #3
 80026b4:	4226      	tst	r6, r4
 80026b6:	d00b      	beq.n	80026d0 <__aeabi_d2f+0x38>
 80026b8:	4935      	ldr	r1, [pc, #212]	@ (8002790 <__aeabi_d2f+0xf8>)
 80026ba:	185c      	adds	r4, r3, r1
 80026bc:	2cfe      	cmp	r4, #254	@ 0xfe
 80026be:	dd13      	ble.n	80026e8 <__aeabi_d2f+0x50>
 80026c0:	20ff      	movs	r0, #255	@ 0xff
 80026c2:	2300      	movs	r3, #0
 80026c4:	05c0      	lsls	r0, r0, #23
 80026c6:	4318      	orrs	r0, r3
 80026c8:	07d2      	lsls	r2, r2, #31
 80026ca:	4310      	orrs	r0, r2
 80026cc:	b003      	add	sp, #12
 80026ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026d0:	433d      	orrs	r5, r7
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d101      	bne.n	80026da <__aeabi_d2f+0x42>
 80026d6:	2000      	movs	r0, #0
 80026d8:	e7f4      	b.n	80026c4 <__aeabi_d2f+0x2c>
 80026da:	2d00      	cmp	r5, #0
 80026dc:	d0f0      	beq.n	80026c0 <__aeabi_d2f+0x28>
 80026de:	2380      	movs	r3, #128	@ 0x80
 80026e0:	03db      	lsls	r3, r3, #15
 80026e2:	20ff      	movs	r0, #255	@ 0xff
 80026e4:	433b      	orrs	r3, r7
 80026e6:	e7ed      	b.n	80026c4 <__aeabi_d2f+0x2c>
 80026e8:	2c00      	cmp	r4, #0
 80026ea:	dd0c      	ble.n	8002706 <__aeabi_d2f+0x6e>
 80026ec:	9b00      	ldr	r3, [sp, #0]
 80026ee:	00ff      	lsls	r7, r7, #3
 80026f0:	019b      	lsls	r3, r3, #6
 80026f2:	1e58      	subs	r0, r3, #1
 80026f4:	4183      	sbcs	r3, r0
 80026f6:	0f69      	lsrs	r1, r5, #29
 80026f8:	433b      	orrs	r3, r7
 80026fa:	430b      	orrs	r3, r1
 80026fc:	0759      	lsls	r1, r3, #29
 80026fe:	d127      	bne.n	8002750 <__aeabi_d2f+0xb8>
 8002700:	08db      	lsrs	r3, r3, #3
 8002702:	b2e0      	uxtb	r0, r4
 8002704:	e7de      	b.n	80026c4 <__aeabi_d2f+0x2c>
 8002706:	0021      	movs	r1, r4
 8002708:	3117      	adds	r1, #23
 800270a:	db31      	blt.n	8002770 <__aeabi_d2f+0xd8>
 800270c:	2180      	movs	r1, #128	@ 0x80
 800270e:	201e      	movs	r0, #30
 8002710:	0409      	lsls	r1, r1, #16
 8002712:	4339      	orrs	r1, r7
 8002714:	1b00      	subs	r0, r0, r4
 8002716:	281f      	cmp	r0, #31
 8002718:	dd2d      	ble.n	8002776 <__aeabi_d2f+0xde>
 800271a:	2602      	movs	r6, #2
 800271c:	4276      	negs	r6, r6
 800271e:	1b34      	subs	r4, r6, r4
 8002720:	000e      	movs	r6, r1
 8002722:	40e6      	lsrs	r6, r4
 8002724:	0034      	movs	r4, r6
 8002726:	2820      	cmp	r0, #32
 8002728:	d004      	beq.n	8002734 <__aeabi_d2f+0x9c>
 800272a:	481a      	ldr	r0, [pc, #104]	@ (8002794 <__aeabi_d2f+0xfc>)
 800272c:	4684      	mov	ip, r0
 800272e:	4463      	add	r3, ip
 8002730:	4099      	lsls	r1, r3
 8002732:	430d      	orrs	r5, r1
 8002734:	002b      	movs	r3, r5
 8002736:	1e59      	subs	r1, r3, #1
 8002738:	418b      	sbcs	r3, r1
 800273a:	4323      	orrs	r3, r4
 800273c:	0759      	lsls	r1, r3, #29
 800273e:	d003      	beq.n	8002748 <__aeabi_d2f+0xb0>
 8002740:	210f      	movs	r1, #15
 8002742:	4019      	ands	r1, r3
 8002744:	2904      	cmp	r1, #4
 8002746:	d10b      	bne.n	8002760 <__aeabi_d2f+0xc8>
 8002748:	019b      	lsls	r3, r3, #6
 800274a:	2000      	movs	r0, #0
 800274c:	0a5b      	lsrs	r3, r3, #9
 800274e:	e7b9      	b.n	80026c4 <__aeabi_d2f+0x2c>
 8002750:	210f      	movs	r1, #15
 8002752:	4019      	ands	r1, r3
 8002754:	2904      	cmp	r1, #4
 8002756:	d104      	bne.n	8002762 <__aeabi_d2f+0xca>
 8002758:	019b      	lsls	r3, r3, #6
 800275a:	0a5b      	lsrs	r3, r3, #9
 800275c:	b2e0      	uxtb	r0, r4
 800275e:	e7b1      	b.n	80026c4 <__aeabi_d2f+0x2c>
 8002760:	2400      	movs	r4, #0
 8002762:	3304      	adds	r3, #4
 8002764:	0159      	lsls	r1, r3, #5
 8002766:	d5f7      	bpl.n	8002758 <__aeabi_d2f+0xc0>
 8002768:	3401      	adds	r4, #1
 800276a:	2300      	movs	r3, #0
 800276c:	b2e0      	uxtb	r0, r4
 800276e:	e7a9      	b.n	80026c4 <__aeabi_d2f+0x2c>
 8002770:	2000      	movs	r0, #0
 8002772:	2300      	movs	r3, #0
 8002774:	e7a6      	b.n	80026c4 <__aeabi_d2f+0x2c>
 8002776:	4c08      	ldr	r4, [pc, #32]	@ (8002798 <__aeabi_d2f+0x100>)
 8002778:	191c      	adds	r4, r3, r4
 800277a:	002b      	movs	r3, r5
 800277c:	40a5      	lsls	r5, r4
 800277e:	40c3      	lsrs	r3, r0
 8002780:	40a1      	lsls	r1, r4
 8002782:	1e68      	subs	r0, r5, #1
 8002784:	4185      	sbcs	r5, r0
 8002786:	4329      	orrs	r1, r5
 8002788:	430b      	orrs	r3, r1
 800278a:	e7d7      	b.n	800273c <__aeabi_d2f+0xa4>
 800278c:	000007fe 	.word	0x000007fe
 8002790:	fffffc80 	.word	0xfffffc80
 8002794:	fffffca2 	.word	0xfffffca2
 8002798:	fffffc82 	.word	0xfffffc82

0800279c <__clzsi2>:
 800279c:	211c      	movs	r1, #28
 800279e:	2301      	movs	r3, #1
 80027a0:	041b      	lsls	r3, r3, #16
 80027a2:	4298      	cmp	r0, r3
 80027a4:	d301      	bcc.n	80027aa <__clzsi2+0xe>
 80027a6:	0c00      	lsrs	r0, r0, #16
 80027a8:	3910      	subs	r1, #16
 80027aa:	0a1b      	lsrs	r3, r3, #8
 80027ac:	4298      	cmp	r0, r3
 80027ae:	d301      	bcc.n	80027b4 <__clzsi2+0x18>
 80027b0:	0a00      	lsrs	r0, r0, #8
 80027b2:	3908      	subs	r1, #8
 80027b4:	091b      	lsrs	r3, r3, #4
 80027b6:	4298      	cmp	r0, r3
 80027b8:	d301      	bcc.n	80027be <__clzsi2+0x22>
 80027ba:	0900      	lsrs	r0, r0, #4
 80027bc:	3904      	subs	r1, #4
 80027be:	a202      	add	r2, pc, #8	@ (adr r2, 80027c8 <__clzsi2+0x2c>)
 80027c0:	5c10      	ldrb	r0, [r2, r0]
 80027c2:	1840      	adds	r0, r0, r1
 80027c4:	4770      	bx	lr
 80027c6:	46c0      	nop			@ (mov r8, r8)
 80027c8:	02020304 	.word	0x02020304
 80027cc:	01010101 	.word	0x01010101
	...

080027d8 <__clzdi2>:
 80027d8:	b510      	push	{r4, lr}
 80027da:	2900      	cmp	r1, #0
 80027dc:	d103      	bne.n	80027e6 <__clzdi2+0xe>
 80027de:	f7ff ffdd 	bl	800279c <__clzsi2>
 80027e2:	3020      	adds	r0, #32
 80027e4:	e002      	b.n	80027ec <__clzdi2+0x14>
 80027e6:	0008      	movs	r0, r1
 80027e8:	f7ff ffd8 	bl	800279c <__clzsi2>
 80027ec:	bd10      	pop	{r4, pc}
 80027ee:	46c0      	nop			@ (mov r8, r8)

080027f0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80027f0:	b590      	push	{r4, r7, lr}
 80027f2:	b08b      	sub	sp, #44	@ 0x2c
 80027f4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027f6:	2414      	movs	r4, #20
 80027f8:	193b      	adds	r3, r7, r4
 80027fa:	0018      	movs	r0, r3
 80027fc:	2314      	movs	r3, #20
 80027fe:	001a      	movs	r2, r3
 8002800:	2100      	movs	r1, #0
 8002802:	f007 fa7f 	bl	8009d04 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002806:	4b3d      	ldr	r3, [pc, #244]	@ (80028fc <MX_GPIO_Init+0x10c>)
 8002808:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800280a:	4b3c      	ldr	r3, [pc, #240]	@ (80028fc <MX_GPIO_Init+0x10c>)
 800280c:	2104      	movs	r1, #4
 800280e:	430a      	orrs	r2, r1
 8002810:	635a      	str	r2, [r3, #52]	@ 0x34
 8002812:	4b3a      	ldr	r3, [pc, #232]	@ (80028fc <MX_GPIO_Init+0x10c>)
 8002814:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002816:	2204      	movs	r2, #4
 8002818:	4013      	ands	r3, r2
 800281a:	613b      	str	r3, [r7, #16]
 800281c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800281e:	4b37      	ldr	r3, [pc, #220]	@ (80028fc <MX_GPIO_Init+0x10c>)
 8002820:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002822:	4b36      	ldr	r3, [pc, #216]	@ (80028fc <MX_GPIO_Init+0x10c>)
 8002824:	2120      	movs	r1, #32
 8002826:	430a      	orrs	r2, r1
 8002828:	635a      	str	r2, [r3, #52]	@ 0x34
 800282a:	4b34      	ldr	r3, [pc, #208]	@ (80028fc <MX_GPIO_Init+0x10c>)
 800282c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800282e:	2220      	movs	r2, #32
 8002830:	4013      	ands	r3, r2
 8002832:	60fb      	str	r3, [r7, #12]
 8002834:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002836:	4b31      	ldr	r3, [pc, #196]	@ (80028fc <MX_GPIO_Init+0x10c>)
 8002838:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800283a:	4b30      	ldr	r3, [pc, #192]	@ (80028fc <MX_GPIO_Init+0x10c>)
 800283c:	2101      	movs	r1, #1
 800283e:	430a      	orrs	r2, r1
 8002840:	635a      	str	r2, [r3, #52]	@ 0x34
 8002842:	4b2e      	ldr	r3, [pc, #184]	@ (80028fc <MX_GPIO_Init+0x10c>)
 8002844:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002846:	2201      	movs	r2, #1
 8002848:	4013      	ands	r3, r2
 800284a:	60bb      	str	r3, [r7, #8]
 800284c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800284e:	4b2b      	ldr	r3, [pc, #172]	@ (80028fc <MX_GPIO_Init+0x10c>)
 8002850:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002852:	4b2a      	ldr	r3, [pc, #168]	@ (80028fc <MX_GPIO_Init+0x10c>)
 8002854:	2102      	movs	r1, #2
 8002856:	430a      	orrs	r2, r1
 8002858:	635a      	str	r2, [r3, #52]	@ 0x34
 800285a:	4b28      	ldr	r3, [pc, #160]	@ (80028fc <MX_GPIO_Init+0x10c>)
 800285c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800285e:	2202      	movs	r2, #2
 8002860:	4013      	ands	r3, r2
 8002862:	607b      	str	r3, [r7, #4]
 8002864:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8002866:	23a0      	movs	r3, #160	@ 0xa0
 8002868:	05db      	lsls	r3, r3, #23
 800286a:	2200      	movs	r2, #0
 800286c:	2120      	movs	r1, #32
 800286e:	0018      	movs	r0, r3
 8002870:	f002 fa46 	bl	8004d00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin, GPIO_PIN_RESET);
 8002874:	23f0      	movs	r3, #240	@ 0xf0
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	4821      	ldr	r0, [pc, #132]	@ (8002900 <MX_GPIO_Init+0x110>)
 800287a:	2200      	movs	r2, #0
 800287c:	0019      	movs	r1, r3
 800287e:	f002 fa3f 	bl	8004d00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002882:	193b      	adds	r3, r7, r4
 8002884:	2280      	movs	r2, #128	@ 0x80
 8002886:	0192      	lsls	r2, r2, #6
 8002888:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800288a:	193b      	adds	r3, r7, r4
 800288c:	2288      	movs	r2, #136	@ 0x88
 800288e:	0352      	lsls	r2, r2, #13
 8002890:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002892:	193b      	adds	r3, r7, r4
 8002894:	2200      	movs	r2, #0
 8002896:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002898:	193b      	adds	r3, r7, r4
 800289a:	4a19      	ldr	r2, [pc, #100]	@ (8002900 <MX_GPIO_Init+0x110>)
 800289c:	0019      	movs	r1, r3
 800289e:	0010      	movs	r0, r2
 80028a0:	f001 ffea 	bl	8004878 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 80028a4:	193b      	adds	r3, r7, r4
 80028a6:	2220      	movs	r2, #32
 80028a8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028aa:	193b      	adds	r3, r7, r4
 80028ac:	2201      	movs	r2, #1
 80028ae:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b0:	193b      	adds	r3, r7, r4
 80028b2:	2200      	movs	r2, #0
 80028b4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028b6:	193b      	adds	r3, r7, r4
 80028b8:	2202      	movs	r2, #2
 80028ba:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 80028bc:	193a      	adds	r2, r7, r4
 80028be:	23a0      	movs	r3, #160	@ 0xa0
 80028c0:	05db      	lsls	r3, r3, #23
 80028c2:	0011      	movs	r1, r2
 80028c4:	0018      	movs	r0, r3
 80028c6:	f001 ffd7 	bl	8004878 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin LED4_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin;
 80028ca:	0021      	movs	r1, r4
 80028cc:	187b      	adds	r3, r7, r1
 80028ce:	22f0      	movs	r2, #240	@ 0xf0
 80028d0:	0092      	lsls	r2, r2, #2
 80028d2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028d4:	187b      	adds	r3, r7, r1
 80028d6:	2201      	movs	r2, #1
 80028d8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028da:	187b      	adds	r3, r7, r1
 80028dc:	2200      	movs	r2, #0
 80028de:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028e0:	187b      	adds	r3, r7, r1
 80028e2:	2200      	movs	r2, #0
 80028e4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028e6:	187b      	adds	r3, r7, r1
 80028e8:	4a05      	ldr	r2, [pc, #20]	@ (8002900 <MX_GPIO_Init+0x110>)
 80028ea:	0019      	movs	r1, r3
 80028ec:	0010      	movs	r0, r2
 80028ee:	f001 ffc3 	bl	8004878 <HAL_GPIO_Init>

}
 80028f2:	46c0      	nop			@ (mov r8, r8)
 80028f4:	46bd      	mov	sp, r7
 80028f6:	b00b      	add	sp, #44	@ 0x2c
 80028f8:	bd90      	pop	{r4, r7, pc}
 80028fa:	46c0      	nop			@ (mov r8, r8)
 80028fc:	40021000 	.word	0x40021000
 8002900:	50000800 	.word	0x50000800

08002904 <dbg>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void dbg(const char *s)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)s, strlen(s), HAL_MAX_DELAY);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	0018      	movs	r0, r3
 8002910:	f7fd fbf8 	bl	8000104 <strlen>
 8002914:	0003      	movs	r3, r0
 8002916:	b29a      	uxth	r2, r3
 8002918:	2301      	movs	r3, #1
 800291a:	425b      	negs	r3, r3
 800291c:	6879      	ldr	r1, [r7, #4]
 800291e:	4803      	ldr	r0, [pc, #12]	@ (800292c <dbg+0x28>)
 8002920:	f003 fa4e 	bl	8005dc0 <HAL_UART_Transmit>
}
 8002924:	46c0      	nop			@ (mov r8, r8)
 8002926:	46bd      	mov	sp, r7
 8002928:	b002      	add	sp, #8
 800292a:	bd80      	pop	{r7, pc}
 800292c:	20000450 	.word	0x20000450

08002930 <vdbg>:
static void vdbg(const char *s)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b082      	sub	sp, #8
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
#if VERBOSE
  HAL_UART_Transmit(&huart2, (uint8_t*)s, strlen(s), HAL_MAX_DELAY);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	0018      	movs	r0, r3
 800293c:	f7fd fbe2 	bl	8000104 <strlen>
 8002940:	0003      	movs	r3, r0
 8002942:	b29a      	uxth	r2, r3
 8002944:	2301      	movs	r3, #1
 8002946:	425b      	negs	r3, r3
 8002948:	6879      	ldr	r1, [r7, #4]
 800294a:	4803      	ldr	r0, [pc, #12]	@ (8002958 <vdbg+0x28>)
 800294c:	f003 fa38 	bl	8005dc0 <HAL_UART_Transmit>
#endif
}
 8002950:	46c0      	nop			@ (mov r8, r8)
 8002952:	46bd      	mov	sp, r7
 8002954:	b002      	add	sp, #8
 8002956:	bd80      	pop	{r7, pc}
 8002958:	20000450 	.word	0x20000450

0800295c <StartLoRaRxIT>:

static void StartLoRaRxIT(void) { HAL_UART_Receive_IT(&huart1, &lora_rx_byte, 1); }
 800295c:	b580      	push	{r7, lr}
 800295e:	af00      	add	r7, sp, #0
 8002960:	4904      	ldr	r1, [pc, #16]	@ (8002974 <StartLoRaRxIT+0x18>)
 8002962:	4b05      	ldr	r3, [pc, #20]	@ (8002978 <StartLoRaRxIT+0x1c>)
 8002964:	2201      	movs	r2, #1
 8002966:	0018      	movs	r0, r3
 8002968:	f003 face 	bl	8005f08 <HAL_UART_Receive_IT>
 800296c:	46c0      	nop			@ (mov r8, r8)
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
 8002972:	46c0      	nop			@ (mov r8, r8)
 8002974:	200001f4 	.word	0x200001f4
 8002978:	200003bc 	.word	0x200003bc

0800297c <StartGPSRxIT>:
static void StartGPSRxIT(void)  { HAL_UART_Receive_IT(&hlpuart1, &gps_rx_byte, 1); }
 800297c:	b580      	push	{r7, lr}
 800297e:	af00      	add	r7, sp, #0
 8002980:	4904      	ldr	r1, [pc, #16]	@ (8002994 <StartGPSRxIT+0x18>)
 8002982:	4b05      	ldr	r3, [pc, #20]	@ (8002998 <StartGPSRxIT+0x1c>)
 8002984:	2201      	movs	r2, #1
 8002986:	0018      	movs	r0, r3
 8002988:	f003 fabe 	bl	8005f08 <HAL_UART_Receive_IT>
 800298c:	46c0      	nop			@ (mov r8, r8)
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
 8002992:	46c0      	nop			@ (mov r8, r8)
 8002994:	2000027d 	.word	0x2000027d
 8002998:	20000328 	.word	0x20000328

0800299c <leds_all_off>:

static void leds_all_off(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80029a0:	4b0e      	ldr	r3, [pc, #56]	@ (80029dc <leds_all_off+0x40>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	2140      	movs	r1, #64	@ 0x40
 80029a6:	0018      	movs	r0, r3
 80029a8:	f002 f9aa 	bl	8004d00 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80029ac:	4b0b      	ldr	r3, [pc, #44]	@ (80029dc <leds_all_off+0x40>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	2180      	movs	r1, #128	@ 0x80
 80029b2:	0018      	movs	r0, r3
 80029b4:	f002 f9a4 	bl	8004d00 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 80029b8:	2380      	movs	r3, #128	@ 0x80
 80029ba:	005b      	lsls	r3, r3, #1
 80029bc:	4807      	ldr	r0, [pc, #28]	@ (80029dc <leds_all_off+0x40>)
 80029be:	2200      	movs	r2, #0
 80029c0:	0019      	movs	r1, r3
 80029c2:	f002 f99d 	bl	8004d00 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 80029c6:	2380      	movs	r3, #128	@ 0x80
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	4804      	ldr	r0, [pc, #16]	@ (80029dc <leds_all_off+0x40>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	0019      	movs	r1, r3
 80029d0:	f002 f996 	bl	8004d00 <HAL_GPIO_WritePin>
}
 80029d4:	46c0      	nop			@ (mov r8, r8)
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	46c0      	nop			@ (mov r8, r8)
 80029dc:	50000800 	.word	0x50000800

080029e0 <leds_boot_chase>:

static void leds_boot_chase(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0
  leds_all_off();
 80029e4:	f7ff ffda 	bl	800299c <leds_all_off>
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); HAL_Delay(150); leds_all_off();
 80029e8:	4b18      	ldr	r3, [pc, #96]	@ (8002a4c <leds_boot_chase+0x6c>)
 80029ea:	2201      	movs	r2, #1
 80029ec:	2140      	movs	r1, #64	@ 0x40
 80029ee:	0018      	movs	r0, r3
 80029f0:	f002 f986 	bl	8004d00 <HAL_GPIO_WritePin>
 80029f4:	2096      	movs	r0, #150	@ 0x96
 80029f6:	f001 fd2d 	bl	8004454 <HAL_Delay>
 80029fa:	f7ff ffcf 	bl	800299c <leds_all_off>
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); HAL_Delay(150); leds_all_off();
 80029fe:	4b13      	ldr	r3, [pc, #76]	@ (8002a4c <leds_boot_chase+0x6c>)
 8002a00:	2201      	movs	r2, #1
 8002a02:	2180      	movs	r1, #128	@ 0x80
 8002a04:	0018      	movs	r0, r3
 8002a06:	f002 f97b 	bl	8004d00 <HAL_GPIO_WritePin>
 8002a0a:	2096      	movs	r0, #150	@ 0x96
 8002a0c:	f001 fd22 	bl	8004454 <HAL_Delay>
 8002a10:	f7ff ffc4 	bl	800299c <leds_all_off>
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET); HAL_Delay(150); leds_all_off();
 8002a14:	2380      	movs	r3, #128	@ 0x80
 8002a16:	005b      	lsls	r3, r3, #1
 8002a18:	480c      	ldr	r0, [pc, #48]	@ (8002a4c <leds_boot_chase+0x6c>)
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	0019      	movs	r1, r3
 8002a1e:	f002 f96f 	bl	8004d00 <HAL_GPIO_WritePin>
 8002a22:	2096      	movs	r0, #150	@ 0x96
 8002a24:	f001 fd16 	bl	8004454 <HAL_Delay>
 8002a28:	f7ff ffb8 	bl	800299c <leds_all_off>
  HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_SET); HAL_Delay(150); leds_all_off();
 8002a2c:	2380      	movs	r3, #128	@ 0x80
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	4806      	ldr	r0, [pc, #24]	@ (8002a4c <leds_boot_chase+0x6c>)
 8002a32:	2201      	movs	r2, #1
 8002a34:	0019      	movs	r1, r3
 8002a36:	f002 f963 	bl	8004d00 <HAL_GPIO_WritePin>
 8002a3a:	2096      	movs	r0, #150	@ 0x96
 8002a3c:	f001 fd0a 	bl	8004454 <HAL_Delay>
 8002a40:	f7ff ffac 	bl	800299c <leds_all_off>
}
 8002a44:	46c0      	nop			@ (mov r8, r8)
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	46c0      	nop			@ (mov r8, r8)
 8002a4c:	50000800 	.word	0x50000800

08002a50 <leds_apply_cmd>:

static void leds_apply_cmd(uint8_t cmd)
{
 8002a50:	b590      	push	{r4, r7, lr}
 8002a52:	b089      	sub	sp, #36	@ 0x24
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	0002      	movs	r2, r0
 8002a58:	1dfb      	adds	r3, r7, #7
 8002a5a:	701a      	strb	r2, [r3, #0]
  if(cmd == 0){ leds_all_off(); vdbg("LED SET:0\r\n"); return; }
 8002a5c:	1dfb      	adds	r3, r7, #7
 8002a5e:	781b      	ldrb	r3, [r3, #0]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d106      	bne.n	8002a72 <leds_apply_cmd+0x22>
 8002a64:	f7ff ff9a 	bl	800299c <leds_all_off>
 8002a68:	4b23      	ldr	r3, [pc, #140]	@ (8002af8 <leds_apply_cmd+0xa8>)
 8002a6a:	0018      	movs	r0, r3
 8002a6c:	f7ff ff60 	bl	8002930 <vdbg>
 8002a70:	e03e      	b.n	8002af0 <leds_apply_cmd+0xa0>
  leds_all_off();
 8002a72:	f7ff ff93 	bl	800299c <leds_all_off>
  switch(cmd){
 8002a76:	1dfb      	adds	r3, r7, #7
 8002a78:	781b      	ldrb	r3, [r3, #0]
 8002a7a:	2b04      	cmp	r3, #4
 8002a7c:	d01e      	beq.n	8002abc <leds_apply_cmd+0x6c>
 8002a7e:	dc25      	bgt.n	8002acc <leds_apply_cmd+0x7c>
 8002a80:	2b03      	cmp	r3, #3
 8002a82:	d013      	beq.n	8002aac <leds_apply_cmd+0x5c>
 8002a84:	dc22      	bgt.n	8002acc <leds_apply_cmd+0x7c>
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d002      	beq.n	8002a90 <leds_apply_cmd+0x40>
 8002a8a:	2b02      	cmp	r3, #2
 8002a8c:	d007      	beq.n	8002a9e <leds_apply_cmd+0x4e>
    case 1: HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); break;
    case 2: HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); break;
    case 3: HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET); break;
    case 4: HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_SET); break;
    default: break;
 8002a8e:	e01d      	b.n	8002acc <leds_apply_cmd+0x7c>
    case 1: HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); break;
 8002a90:	4b1a      	ldr	r3, [pc, #104]	@ (8002afc <leds_apply_cmd+0xac>)
 8002a92:	2201      	movs	r2, #1
 8002a94:	2140      	movs	r1, #64	@ 0x40
 8002a96:	0018      	movs	r0, r3
 8002a98:	f002 f932 	bl	8004d00 <HAL_GPIO_WritePin>
 8002a9c:	e017      	b.n	8002ace <leds_apply_cmd+0x7e>
    case 2: HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); break;
 8002a9e:	4b17      	ldr	r3, [pc, #92]	@ (8002afc <leds_apply_cmd+0xac>)
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	2180      	movs	r1, #128	@ 0x80
 8002aa4:	0018      	movs	r0, r3
 8002aa6:	f002 f92b 	bl	8004d00 <HAL_GPIO_WritePin>
 8002aaa:	e010      	b.n	8002ace <leds_apply_cmd+0x7e>
    case 3: HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET); break;
 8002aac:	2380      	movs	r3, #128	@ 0x80
 8002aae:	005b      	lsls	r3, r3, #1
 8002ab0:	4812      	ldr	r0, [pc, #72]	@ (8002afc <leds_apply_cmd+0xac>)
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	0019      	movs	r1, r3
 8002ab6:	f002 f923 	bl	8004d00 <HAL_GPIO_WritePin>
 8002aba:	e008      	b.n	8002ace <leds_apply_cmd+0x7e>
    case 4: HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_SET); break;
 8002abc:	2380      	movs	r3, #128	@ 0x80
 8002abe:	009b      	lsls	r3, r3, #2
 8002ac0:	480e      	ldr	r0, [pc, #56]	@ (8002afc <leds_apply_cmd+0xac>)
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	0019      	movs	r1, r3
 8002ac6:	f002 f91b 	bl	8004d00 <HAL_GPIO_WritePin>
 8002aca:	e000      	b.n	8002ace <leds_apply_cmd+0x7e>
    default: break;
 8002acc:	46c0      	nop			@ (mov r8, r8)
  }
  char s[16]; int n=snprintf(s,sizeof(s),"LED SET:%u\r\n",cmd); if(n>0) vdbg(s);
 8002ace:	1dfb      	adds	r3, r7, #7
 8002ad0:	781b      	ldrb	r3, [r3, #0]
 8002ad2:	4a0b      	ldr	r2, [pc, #44]	@ (8002b00 <leds_apply_cmd+0xb0>)
 8002ad4:	240c      	movs	r4, #12
 8002ad6:	1938      	adds	r0, r7, r4
 8002ad8:	2110      	movs	r1, #16
 8002ada:	f007 f86f 	bl	8009bbc <sniprintf>
 8002ade:	0003      	movs	r3, r0
 8002ae0:	61fb      	str	r3, [r7, #28]
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	dd03      	ble.n	8002af0 <leds_apply_cmd+0xa0>
 8002ae8:	193b      	adds	r3, r7, r4
 8002aea:	0018      	movs	r0, r3
 8002aec:	f7ff ff20 	bl	8002930 <vdbg>
}
 8002af0:	46bd      	mov	sp, r7
 8002af2:	b009      	add	sp, #36	@ 0x24
 8002af4:	bd90      	pop	{r4, r7, pc}
 8002af6:	46c0      	nop			@ (mov r8, r8)
 8002af8:	0800cb60 	.word	0x0800cb60
 8002afc:	50000800 	.word	0x50000800
 8002b00:	0800cb6c 	.word	0x0800cb6c

08002b04 <gps_validate_checksum>:

static int gps_validate_checksum(const char* s)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b086      	sub	sp, #24
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  if(!s || s[0]!='$') return 0;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d003      	beq.n	8002b1a <gps_validate_checksum+0x16>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	781b      	ldrb	r3, [r3, #0]
 8002b16:	2b24      	cmp	r3, #36	@ 0x24
 8002b18:	d001      	beq.n	8002b1e <gps_validate_checksum+0x1a>
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	e0a6      	b.n	8002c6c <gps_validate_checksum+0x168>
  const char* star = strrchr(s, '*');
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	212a      	movs	r1, #42	@ 0x2a
 8002b22:	0018      	movs	r0, r3
 8002b24:	f007 f907 	bl	8009d36 <strrchr>
 8002b28:	0003      	movs	r3, r0
 8002b2a:	60fb      	str	r3, [r7, #12]
  if(!star || star - s < 2) return 0;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d004      	beq.n	8002b3c <gps_validate_checksum+0x38>
 8002b32:	68fa      	ldr	r2, [r7, #12]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	dc01      	bgt.n	8002b40 <gps_validate_checksum+0x3c>
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	e095      	b.n	8002c6c <gps_validate_checksum+0x168>
  uint8_t x = 0;
 8002b40:	2317      	movs	r3, #23
 8002b42:	18fb      	adds	r3, r7, r3
 8002b44:	2200      	movs	r2, #0
 8002b46:	701a      	strb	r2, [r3, #0]
  for(const char* p=s+1; p<star; ++p) x ^= (uint8_t)(*p);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	3301      	adds	r3, #1
 8002b4c:	613b      	str	r3, [r7, #16]
 8002b4e:	e00a      	b.n	8002b66 <gps_validate_checksum+0x62>
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	7819      	ldrb	r1, [r3, #0]
 8002b54:	2217      	movs	r2, #23
 8002b56:	18bb      	adds	r3, r7, r2
 8002b58:	18ba      	adds	r2, r7, r2
 8002b5a:	7812      	ldrb	r2, [r2, #0]
 8002b5c:	404a      	eors	r2, r1
 8002b5e:	701a      	strb	r2, [r3, #0]
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	3301      	adds	r3, #1
 8002b64:	613b      	str	r3, [r7, #16]
 8002b66:	693a      	ldr	r2, [r7, #16]
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d3f0      	bcc.n	8002b50 <gps_validate_checksum+0x4c>
  if(!isxdigit((unsigned char)star[1]) || !isxdigit((unsigned char)star[2])) return 0;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	3301      	adds	r3, #1
 8002b72:	781b      	ldrb	r3, [r3, #0]
 8002b74:	1c5a      	adds	r2, r3, #1
 8002b76:	4b3f      	ldr	r3, [pc, #252]	@ (8002c74 <gps_validate_checksum+0x170>)
 8002b78:	18d3      	adds	r3, r2, r3
 8002b7a:	781b      	ldrb	r3, [r3, #0]
 8002b7c:	001a      	movs	r2, r3
 8002b7e:	2344      	movs	r3, #68	@ 0x44
 8002b80:	4013      	ands	r3, r2
 8002b82:	d00a      	beq.n	8002b9a <gps_validate_checksum+0x96>
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	3302      	adds	r3, #2
 8002b88:	781b      	ldrb	r3, [r3, #0]
 8002b8a:	1c5a      	adds	r2, r3, #1
 8002b8c:	4b39      	ldr	r3, [pc, #228]	@ (8002c74 <gps_validate_checksum+0x170>)
 8002b8e:	18d3      	adds	r3, r2, r3
 8002b90:	781b      	ldrb	r3, [r3, #0]
 8002b92:	001a      	movs	r2, r3
 8002b94:	2344      	movs	r3, #68	@ 0x44
 8002b96:	4013      	ands	r3, r2
 8002b98:	d101      	bne.n	8002b9e <gps_validate_checksum+0x9a>
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	e066      	b.n	8002c6c <gps_validate_checksum+0x168>
  uint8_t h = (uint8_t)((star[1]>='A'&&star[1]<='F') ? 10+star[1]-'A' : (star[1]>='a'&&star[1]<='f') ? 10+star[1]-'a' : star[1]-'0');
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	3301      	adds	r3, #1
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	2b40      	cmp	r3, #64	@ 0x40
 8002ba6:	d90a      	bls.n	8002bbe <gps_validate_checksum+0xba>
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	3301      	adds	r3, #1
 8002bac:	781b      	ldrb	r3, [r3, #0]
 8002bae:	2b46      	cmp	r3, #70	@ 0x46
 8002bb0:	d805      	bhi.n	8002bbe <gps_validate_checksum+0xba>
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	3301      	adds	r3, #1
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	3b37      	subs	r3, #55	@ 0x37
 8002bba:	b2db      	uxtb	r3, r3
 8002bbc:	e014      	b.n	8002be8 <gps_validate_checksum+0xe4>
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	781b      	ldrb	r3, [r3, #0]
 8002bc4:	2b60      	cmp	r3, #96	@ 0x60
 8002bc6:	d90a      	bls.n	8002bde <gps_validate_checksum+0xda>
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	3301      	adds	r3, #1
 8002bcc:	781b      	ldrb	r3, [r3, #0]
 8002bce:	2b66      	cmp	r3, #102	@ 0x66
 8002bd0:	d805      	bhi.n	8002bde <gps_validate_checksum+0xda>
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	3301      	adds	r3, #1
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	3b57      	subs	r3, #87	@ 0x57
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	e004      	b.n	8002be8 <gps_validate_checksum+0xe4>
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	3301      	adds	r3, #1
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	3b30      	subs	r3, #48	@ 0x30
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	220b      	movs	r2, #11
 8002bea:	18ba      	adds	r2, r7, r2
 8002bec:	7013      	strb	r3, [r2, #0]
  uint8_t l = (uint8_t)((star[2]>='A'&&star[2]<='F') ? 10+star[2]-'A' : (star[2]>='a'&&star[2]<='f') ? 10+star[2]-'a' : star[2]-'0');
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	3302      	adds	r3, #2
 8002bf2:	781b      	ldrb	r3, [r3, #0]
 8002bf4:	2b40      	cmp	r3, #64	@ 0x40
 8002bf6:	d90a      	bls.n	8002c0e <gps_validate_checksum+0x10a>
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	3302      	adds	r3, #2
 8002bfc:	781b      	ldrb	r3, [r3, #0]
 8002bfe:	2b46      	cmp	r3, #70	@ 0x46
 8002c00:	d805      	bhi.n	8002c0e <gps_validate_checksum+0x10a>
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	3302      	adds	r3, #2
 8002c06:	781b      	ldrb	r3, [r3, #0]
 8002c08:	3b37      	subs	r3, #55	@ 0x37
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	e014      	b.n	8002c38 <gps_validate_checksum+0x134>
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	3302      	adds	r3, #2
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	2b60      	cmp	r3, #96	@ 0x60
 8002c16:	d90a      	bls.n	8002c2e <gps_validate_checksum+0x12a>
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	3302      	adds	r3, #2
 8002c1c:	781b      	ldrb	r3, [r3, #0]
 8002c1e:	2b66      	cmp	r3, #102	@ 0x66
 8002c20:	d805      	bhi.n	8002c2e <gps_validate_checksum+0x12a>
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	3302      	adds	r3, #2
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	3b57      	subs	r3, #87	@ 0x57
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	e004      	b.n	8002c38 <gps_validate_checksum+0x134>
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	3302      	adds	r3, #2
 8002c32:	781b      	ldrb	r3, [r3, #0]
 8002c34:	3b30      	subs	r3, #48	@ 0x30
 8002c36:	b2db      	uxtb	r3, r3
 8002c38:	210a      	movs	r1, #10
 8002c3a:	187a      	adds	r2, r7, r1
 8002c3c:	7013      	strb	r3, [r2, #0]
  uint8_t want = (uint8_t)((h<<4)|l);
 8002c3e:	230b      	movs	r3, #11
 8002c40:	18fb      	adds	r3, r7, r3
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	b25b      	sxtb	r3, r3
 8002c46:	011b      	lsls	r3, r3, #4
 8002c48:	b25a      	sxtb	r2, r3
 8002c4a:	187b      	adds	r3, r7, r1
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	b25b      	sxtb	r3, r3
 8002c50:	4313      	orrs	r3, r2
 8002c52:	b25a      	sxtb	r2, r3
 8002c54:	2109      	movs	r1, #9
 8002c56:	187b      	adds	r3, r7, r1
 8002c58:	701a      	strb	r2, [r3, #0]
  return x == want;
 8002c5a:	2317      	movs	r3, #23
 8002c5c:	18fa      	adds	r2, r7, r3
 8002c5e:	187b      	adds	r3, r7, r1
 8002c60:	7812      	ldrb	r2, [r2, #0]
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	425a      	negs	r2, r3
 8002c68:	4153      	adcs	r3, r2
 8002c6a:	b2db      	uxtb	r3, r3
}
 8002c6c:	0018      	movs	r0, r3
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	b006      	add	sp, #24
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	0800d0d0 	.word	0x0800d0d0

08002c78 <gps_parse_ddmm_to_e7>:

static int gps_parse_ddmm_to_e7(const char* ddmm, const char* hemi, int32_t* out_e7)
{
 8002c78:	b5b0      	push	{r4, r5, r7, lr}
 8002c7a:	b090      	sub	sp, #64	@ 0x40
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6178      	str	r0, [r7, #20]
 8002c80:	6139      	str	r1, [r7, #16]
 8002c82:	60fa      	str	r2, [r7, #12]
  if(!ddmm || !*ddmm || !out_e7) return 0;
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d006      	beq.n	8002c98 <gps_parse_ddmm_to_e7+0x20>
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d002      	beq.n	8002c98 <gps_parse_ddmm_to_e7+0x20>
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d101      	bne.n	8002c9c <gps_parse_ddmm_to_e7+0x24>
 8002c98:	2300      	movs	r3, #0
 8002c9a:	e085      	b.n	8002da8 <gps_parse_ddmm_to_e7+0x130>
  double v = atof(ddmm);
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	0018      	movs	r0, r3
 8002ca0:	f005 fa2a 	bl	80080f8 <atof>
 8002ca4:	0002      	movs	r2, r0
 8002ca6:	000b      	movs	r3, r1
 8002ca8:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002caa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  int deg = (int)(v / 100.0);
 8002cac:	2200      	movs	r2, #0
 8002cae:	4b40      	ldr	r3, [pc, #256]	@ (8002db0 <gps_parse_ddmm_to_e7+0x138>)
 8002cb0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002cb2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002cb4:	f7fe f916 	bl	8000ee4 <__aeabi_ddiv>
 8002cb8:	0002      	movs	r2, r0
 8002cba:	000b      	movs	r3, r1
 8002cbc:	0010      	movs	r0, r2
 8002cbe:	0019      	movs	r1, r3
 8002cc0:	f7ff fc5c 	bl	800257c <__aeabi_d2iz>
 8002cc4:	0003      	movs	r3, r0
 8002cc6:	627b      	str	r3, [r7, #36]	@ 0x24
  double minutes = v - (deg * 100.0);
 8002cc8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002cca:	f7ff fc93 	bl	80025f4 <__aeabi_i2d>
 8002cce:	2200      	movs	r2, #0
 8002cd0:	4b37      	ldr	r3, [pc, #220]	@ (8002db0 <gps_parse_ddmm_to_e7+0x138>)
 8002cd2:	f7fe fd41 	bl	8001758 <__aeabi_dmul>
 8002cd6:	0002      	movs	r2, r0
 8002cd8:	000b      	movs	r3, r1
 8002cda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002cdc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002cde:	f7ff f821 	bl	8001d24 <__aeabi_dsub>
 8002ce2:	0002      	movs	r2, r0
 8002ce4:	000b      	movs	r3, r1
 8002ce6:	61ba      	str	r2, [r7, #24]
 8002ce8:	61fb      	str	r3, [r7, #28]
  double degs = deg + minutes / 60.0;
 8002cea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002cec:	f7ff fc82 	bl	80025f4 <__aeabi_i2d>
 8002cf0:	0004      	movs	r4, r0
 8002cf2:	000d      	movs	r5, r1
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	4b2f      	ldr	r3, [pc, #188]	@ (8002db4 <gps_parse_ddmm_to_e7+0x13c>)
 8002cf8:	69b8      	ldr	r0, [r7, #24]
 8002cfa:	69f9      	ldr	r1, [r7, #28]
 8002cfc:	f7fe f8f2 	bl	8000ee4 <__aeabi_ddiv>
 8002d00:	0002      	movs	r2, r0
 8002d02:	000b      	movs	r3, r1
 8002d04:	0020      	movs	r0, r4
 8002d06:	0029      	movs	r1, r5
 8002d08:	f7fd fd26 	bl	8000758 <__aeabi_dadd>
 8002d0c:	0002      	movs	r2, r0
 8002d0e:	000b      	movs	r3, r1
 8002d10:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if(hemi && (*hemi=='S' || *hemi=='W')) degs = -degs;
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d012      	beq.n	8002d40 <gps_parse_ddmm_to_e7+0xc8>
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	2b53      	cmp	r3, #83	@ 0x53
 8002d20:	d003      	beq.n	8002d2a <gps_parse_ddmm_to_e7+0xb2>
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	781b      	ldrb	r3, [r3, #0]
 8002d26:	2b57      	cmp	r3, #87	@ 0x57
 8002d28:	d10a      	bne.n	8002d40 <gps_parse_ddmm_to_e7+0xc8>
 8002d2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d2c:	603b      	str	r3, [r7, #0]
 8002d2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d30:	2280      	movs	r2, #128	@ 0x80
 8002d32:	0612      	lsls	r2, r2, #24
 8002d34:	405a      	eors	r2, r3
 8002d36:	607a      	str	r2, [r7, #4]
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	687c      	ldr	r4, [r7, #4]
 8002d3c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002d3e:	63fc      	str	r4, [r7, #60]	@ 0x3c
  long long e7 = (long long)(degs * 1e7);
 8002d40:	2200      	movs	r2, #0
 8002d42:	4b1d      	ldr	r3, [pc, #116]	@ (8002db8 <gps_parse_ddmm_to_e7+0x140>)
 8002d44:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002d46:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002d48:	f7fe fd06 	bl	8001758 <__aeabi_dmul>
 8002d4c:	0002      	movs	r2, r0
 8002d4e:	000b      	movs	r3, r1
 8002d50:	0010      	movs	r0, r2
 8002d52:	0019      	movs	r1, r3
 8002d54:	f7fd fbe4 	bl	8000520 <__aeabi_d2lz>
 8002d58:	0002      	movs	r2, r0
 8002d5a:	000b      	movs	r3, r1
 8002d5c:	633a      	str	r2, [r7, #48]	@ 0x30
 8002d5e:	637b      	str	r3, [r7, #52]	@ 0x34
  if(e7 >  2147483647LL) e7 =  2147483647LL;
 8002d60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	dc07      	bgt.n	8002d76 <gps_parse_ddmm_to_e7+0xfe>
 8002d66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d108      	bne.n	8002d7e <gps_parse_ddmm_to_e7+0x106>
 8002d6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d6e:	2380      	movs	r3, #128	@ 0x80
 8002d70:	061b      	lsls	r3, r3, #24
 8002d72:	429a      	cmp	r2, r3
 8002d74:	d303      	bcc.n	8002d7e <gps_parse_ddmm_to_e7+0x106>
 8002d76:	4a11      	ldr	r2, [pc, #68]	@ (8002dbc <gps_parse_ddmm_to_e7+0x144>)
 8002d78:	2300      	movs	r3, #0
 8002d7a:	633a      	str	r2, [r7, #48]	@ 0x30
 8002d7c:	637b      	str	r3, [r7, #52]	@ 0x34
  if(e7 < -2147483648LL) e7 = -2147483648LL;
 8002d7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d80:	3301      	adds	r3, #1
 8002d82:	db07      	blt.n	8002d94 <gps_parse_ddmm_to_e7+0x11c>
 8002d84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d86:	3301      	adds	r3, #1
 8002d88:	d10a      	bne.n	8002da0 <gps_parse_ddmm_to_e7+0x128>
 8002d8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d8c:	2380      	movs	r3, #128	@ 0x80
 8002d8e:	061b      	lsls	r3, r3, #24
 8002d90:	429a      	cmp	r2, r3
 8002d92:	d205      	bcs.n	8002da0 <gps_parse_ddmm_to_e7+0x128>
 8002d94:	2280      	movs	r2, #128	@ 0x80
 8002d96:	0612      	lsls	r2, r2, #24
 8002d98:	2301      	movs	r3, #1
 8002d9a:	425b      	negs	r3, r3
 8002d9c:	633a      	str	r2, [r7, #48]	@ 0x30
 8002d9e:	637b      	str	r3, [r7, #52]	@ 0x34
  *out_e7 = (int32_t)e7;
 8002da0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	601a      	str	r2, [r3, #0]
  return 1;
 8002da6:	2301      	movs	r3, #1
}
 8002da8:	0018      	movs	r0, r3
 8002daa:	46bd      	mov	sp, r7
 8002dac:	b010      	add	sp, #64	@ 0x40
 8002dae:	bdb0      	pop	{r4, r5, r7, pc}
 8002db0:	40590000 	.word	0x40590000
 8002db4:	404e0000 	.word	0x404e0000
 8002db8:	416312d0 	.word	0x416312d0
 8002dbc:	7fffffff 	.word	0x7fffffff

08002dc0 <gps_parse_rmc>:

static void gps_parse_rmc(char* buf)
{
 8002dc0:	b590      	push	{r4, r7, lr}
 8002dc2:	b0b1      	sub	sp, #196	@ 0xc4
 8002dc4:	af02      	add	r7, sp, #8
 8002dc6:	6078      	str	r0, [r7, #4]
  if(!gps_validate_checksum(buf)) return;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	0018      	movs	r0, r3
 8002dcc:	f7ff fe9a 	bl	8002b04 <gps_validate_checksum>
 8002dd0:	1e03      	subs	r3, r0, #0
 8002dd2:	d100      	bne.n	8002dd6 <gps_parse_rmc+0x16>
 8002dd4:	e10c      	b.n	8002ff0 <gps_parse_rmc+0x230>
  for(char* q=buf; *q; ++q) if(*q=='\r'||*q=='\n') *q=0;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	22b4      	movs	r2, #180	@ 0xb4
 8002dda:	18ba      	adds	r2, r7, r2
 8002ddc:	6013      	str	r3, [r2, #0]
 8002dde:	e015      	b.n	8002e0c <gps_parse_rmc+0x4c>
 8002de0:	22b4      	movs	r2, #180	@ 0xb4
 8002de2:	18bb      	adds	r3, r7, r2
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	2b0d      	cmp	r3, #13
 8002dea:	d004      	beq.n	8002df6 <gps_parse_rmc+0x36>
 8002dec:	18bb      	adds	r3, r7, r2
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	2b0a      	cmp	r3, #10
 8002df4:	d104      	bne.n	8002e00 <gps_parse_rmc+0x40>
 8002df6:	23b4      	movs	r3, #180	@ 0xb4
 8002df8:	18fb      	adds	r3, r7, r3
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	701a      	strb	r2, [r3, #0]
 8002e00:	22b4      	movs	r2, #180	@ 0xb4
 8002e02:	18bb      	adds	r3, r7, r2
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	3301      	adds	r3, #1
 8002e08:	18ba      	adds	r2, r7, r2
 8002e0a:	6013      	str	r3, [r2, #0]
 8002e0c:	23b4      	movs	r3, #180	@ 0xb4
 8002e0e:	18fb      	adds	r3, r7, r3
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	781b      	ldrb	r3, [r3, #0]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d1e3      	bne.n	8002de0 <gps_parse_rmc+0x20>
  const char* toks[16]={0}; int nt=0;
 8002e18:	2350      	movs	r3, #80	@ 0x50
 8002e1a:	18fb      	adds	r3, r7, r3
 8002e1c:	0018      	movs	r0, r3
 8002e1e:	2340      	movs	r3, #64	@ 0x40
 8002e20:	001a      	movs	r2, r3
 8002e22:	2100      	movs	r1, #0
 8002e24:	f006 ff6e 	bl	8009d04 <memset>
 8002e28:	2300      	movs	r3, #0
 8002e2a:	22b0      	movs	r2, #176	@ 0xb0
 8002e2c:	18ba      	adds	r2, r7, r2
 8002e2e:	6013      	str	r3, [r2, #0]
  for(char* t = strtok(buf, ","); t && nt<16; t=strtok(NULL, ",")) toks[nt++]=t;
 8002e30:	4a75      	ldr	r2, [pc, #468]	@ (8003008 <gps_parse_rmc+0x248>)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	0011      	movs	r1, r2
 8002e36:	0018      	movs	r0, r3
 8002e38:	f006 ff92 	bl	8009d60 <strtok>
 8002e3c:	0003      	movs	r3, r0
 8002e3e:	22ac      	movs	r2, #172	@ 0xac
 8002e40:	18ba      	adds	r2, r7, r2
 8002e42:	6013      	str	r3, [r2, #0]
 8002e44:	e014      	b.n	8002e70 <gps_parse_rmc+0xb0>
 8002e46:	21b0      	movs	r1, #176	@ 0xb0
 8002e48:	187b      	adds	r3, r7, r1
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	1c5a      	adds	r2, r3, #1
 8002e4e:	1879      	adds	r1, r7, r1
 8002e50:	600a      	str	r2, [r1, #0]
 8002e52:	2250      	movs	r2, #80	@ 0x50
 8002e54:	18ba      	adds	r2, r7, r2
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	24ac      	movs	r4, #172	@ 0xac
 8002e5a:	1939      	adds	r1, r7, r4
 8002e5c:	6809      	ldr	r1, [r1, #0]
 8002e5e:	5099      	str	r1, [r3, r2]
 8002e60:	4b69      	ldr	r3, [pc, #420]	@ (8003008 <gps_parse_rmc+0x248>)
 8002e62:	0019      	movs	r1, r3
 8002e64:	2000      	movs	r0, #0
 8002e66:	f006 ff7b 	bl	8009d60 <strtok>
 8002e6a:	0003      	movs	r3, r0
 8002e6c:	193a      	adds	r2, r7, r4
 8002e6e:	6013      	str	r3, [r2, #0]
 8002e70:	23ac      	movs	r3, #172	@ 0xac
 8002e72:	18fb      	adds	r3, r7, r3
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d004      	beq.n	8002e84 <gps_parse_rmc+0xc4>
 8002e7a:	23b0      	movs	r3, #176	@ 0xb0
 8002e7c:	18fb      	adds	r3, r7, r3
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	2b0f      	cmp	r3, #15
 8002e82:	dde0      	ble.n	8002e46 <gps_parse_rmc+0x86>
  if(nt < 7) return;
 8002e84:	23b0      	movs	r3, #176	@ 0xb0
 8002e86:	18fb      	adds	r3, r7, r3
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	2b06      	cmp	r3, #6
 8002e8c:	dc00      	bgt.n	8002e90 <gps_parse_rmc+0xd0>
 8002e8e:	e0b1      	b.n	8002ff4 <gps_parse_rmc+0x234>
  if(strncmp(toks[0], "$GPRMC", 6)!=0 && strncmp(toks[0], "$GNRMC", 6)!=0) return;
 8002e90:	2450      	movs	r4, #80	@ 0x50
 8002e92:	193b      	adds	r3, r7, r4
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	495d      	ldr	r1, [pc, #372]	@ (800300c <gps_parse_rmc+0x24c>)
 8002e98:	2206      	movs	r2, #6
 8002e9a:	0018      	movs	r0, r3
 8002e9c:	f006 ff3a 	bl	8009d14 <strncmp>
 8002ea0:	1e03      	subs	r3, r0, #0
 8002ea2:	d009      	beq.n	8002eb8 <gps_parse_rmc+0xf8>
 8002ea4:	193b      	adds	r3, r7, r4
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4959      	ldr	r1, [pc, #356]	@ (8003010 <gps_parse_rmc+0x250>)
 8002eaa:	2206      	movs	r2, #6
 8002eac:	0018      	movs	r0, r3
 8002eae:	f006 ff31 	bl	8009d14 <strncmp>
 8002eb2:	1e03      	subs	r3, r0, #0
 8002eb4:	d000      	beq.n	8002eb8 <gps_parse_rmc+0xf8>
 8002eb6:	e09f      	b.n	8002ff8 <gps_parse_rmc+0x238>

  const char* status = toks[2];
 8002eb8:	2250      	movs	r2, #80	@ 0x50
 8002eba:	18bb      	adds	r3, r7, r2
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	21a8      	movs	r1, #168	@ 0xa8
 8002ec0:	1878      	adds	r0, r7, r1
 8002ec2:	6003      	str	r3, [r0, #0]
  const char* lat    = toks[3];
 8002ec4:	18bb      	adds	r3, r7, r2
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	20a4      	movs	r0, #164	@ 0xa4
 8002eca:	1838      	adds	r0, r7, r0
 8002ecc:	6003      	str	r3, [r0, #0]
  const char* hemiNS = toks[4];
 8002ece:	18bb      	adds	r3, r7, r2
 8002ed0:	691b      	ldr	r3, [r3, #16]
 8002ed2:	20a0      	movs	r0, #160	@ 0xa0
 8002ed4:	1838      	adds	r0, r7, r0
 8002ed6:	6003      	str	r3, [r0, #0]
  const char* lon    = toks[5];
 8002ed8:	18bb      	adds	r3, r7, r2
 8002eda:	695b      	ldr	r3, [r3, #20]
 8002edc:	209c      	movs	r0, #156	@ 0x9c
 8002ede:	1838      	adds	r0, r7, r0
 8002ee0:	6003      	str	r3, [r0, #0]
  const char* hemiEW = toks[6];
 8002ee2:	18bb      	adds	r3, r7, r2
 8002ee4:	699b      	ldr	r3, [r3, #24]
 8002ee6:	2298      	movs	r2, #152	@ 0x98
 8002ee8:	18ba      	adds	r2, r7, r2
 8002eea:	6013      	str	r3, [r2, #0]
  if(!status || (*status!='A' && *status!='a')) { gps_fix_valid = 0; vdbg("GPS NOFIX\r\n"); return; }
 8002eec:	187b      	adds	r3, r7, r1
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d009      	beq.n	8002f08 <gps_parse_rmc+0x148>
 8002ef4:	187b      	adds	r3, r7, r1
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	781b      	ldrb	r3, [r3, #0]
 8002efa:	2b41      	cmp	r3, #65	@ 0x41
 8002efc:	d00c      	beq.n	8002f18 <gps_parse_rmc+0x158>
 8002efe:	187b      	adds	r3, r7, r1
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	781b      	ldrb	r3, [r3, #0]
 8002f04:	2b61      	cmp	r3, #97	@ 0x61
 8002f06:	d007      	beq.n	8002f18 <gps_parse_rmc+0x158>
 8002f08:	4b42      	ldr	r3, [pc, #264]	@ (8003014 <gps_parse_rmc+0x254>)
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	701a      	strb	r2, [r3, #0]
 8002f0e:	4b42      	ldr	r3, [pc, #264]	@ (8003018 <gps_parse_rmc+0x258>)
 8002f10:	0018      	movs	r0, r3
 8002f12:	f7ff fd0d 	bl	8002930 <vdbg>
 8002f16:	e074      	b.n	8003002 <gps_parse_rmc+0x242>

  int32_t lat_e7=0, lon_e7=0;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if(!gps_parse_ddmm_to_e7(lat, hemiNS, &lat_e7)) return;
 8002f20:	234c      	movs	r3, #76	@ 0x4c
 8002f22:	18fa      	adds	r2, r7, r3
 8002f24:	23a0      	movs	r3, #160	@ 0xa0
 8002f26:	18fb      	adds	r3, r7, r3
 8002f28:	6819      	ldr	r1, [r3, #0]
 8002f2a:	23a4      	movs	r3, #164	@ 0xa4
 8002f2c:	18fb      	adds	r3, r7, r3
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	0018      	movs	r0, r3
 8002f32:	f7ff fea1 	bl	8002c78 <gps_parse_ddmm_to_e7>
 8002f36:	1e03      	subs	r3, r0, #0
 8002f38:	d060      	beq.n	8002ffc <gps_parse_rmc+0x23c>
  if(!gps_parse_ddmm_to_e7(lon, hemiEW, &lon_e7)) return;
 8002f3a:	2348      	movs	r3, #72	@ 0x48
 8002f3c:	18fa      	adds	r2, r7, r3
 8002f3e:	2398      	movs	r3, #152	@ 0x98
 8002f40:	18fb      	adds	r3, r7, r3
 8002f42:	6819      	ldr	r1, [r3, #0]
 8002f44:	239c      	movs	r3, #156	@ 0x9c
 8002f46:	18fb      	adds	r3, r7, r3
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	0018      	movs	r0, r3
 8002f4c:	f7ff fe94 	bl	8002c78 <gps_parse_ddmm_to_e7>
 8002f50:	1e03      	subs	r3, r0, #0
 8002f52:	d055      	beq.n	8003000 <gps_parse_rmc+0x240>

  gps_fix_valid = 1;
 8002f54:	4b2f      	ldr	r3, [pc, #188]	@ (8003014 <gps_parse_rmc+0x254>)
 8002f56:	2201      	movs	r2, #1
 8002f58:	701a      	strb	r2, [r3, #0]
  gps_lat_e7 = lat_e7;
 8002f5a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002f5c:	4b2f      	ldr	r3, [pc, #188]	@ (800301c <gps_parse_rmc+0x25c>)
 8002f5e:	601a      	str	r2, [r3, #0]
  gps_lon_e7 = lon_e7;
 8002f60:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002f62:	4b2f      	ldr	r3, [pc, #188]	@ (8003020 <gps_parse_rmc+0x260>)
 8002f64:	601a      	str	r2, [r3, #0]
  gps_last_ms = HAL_GetTick();
 8002f66:	f001 fa6b 	bl	8004440 <HAL_GetTick>
 8002f6a:	0002      	movs	r2, r0
 8002f6c:	4b2d      	ldr	r3, [pc, #180]	@ (8003024 <gps_parse_rmc+0x264>)
 8002f6e:	601a      	str	r2, [r3, #0]

  if(VERBOSE){
    char line[64];
    int n = snprintf(line, sizeof(line), "GPS COORD,%ld,%ld\r\n", (long)gps_lat_e7, (long)gps_lon_e7);
 8002f70:	4b2a      	ldr	r3, [pc, #168]	@ (800301c <gps_parse_rmc+0x25c>)
 8002f72:	6819      	ldr	r1, [r3, #0]
 8002f74:	4b2a      	ldr	r3, [pc, #168]	@ (8003020 <gps_parse_rmc+0x260>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a2b      	ldr	r2, [pc, #172]	@ (8003028 <gps_parse_rmc+0x268>)
 8002f7a:	2008      	movs	r0, #8
 8002f7c:	1838      	adds	r0, r7, r0
 8002f7e:	9300      	str	r3, [sp, #0]
 8002f80:	000b      	movs	r3, r1
 8002f82:	2140      	movs	r1, #64	@ 0x40
 8002f84:	f006 fe1a 	bl	8009bbc <sniprintf>
 8002f88:	0003      	movs	r3, r0
 8002f8a:	2294      	movs	r2, #148	@ 0x94
 8002f8c:	18b9      	adds	r1, r7, r2
 8002f8e:	600b      	str	r3, [r1, #0]
    if(n>0) vdbg("GPS FIX\r\n");
 8002f90:	18bb      	adds	r3, r7, r2
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	dd03      	ble.n	8002fa0 <gps_parse_rmc+0x1e0>
 8002f98:	4b24      	ldr	r3, [pc, #144]	@ (800302c <gps_parse_rmc+0x26c>)
 8002f9a:	0018      	movs	r0, r3
 8002f9c:	f7ff fcc8 	bl	8002930 <vdbg>
    if(n>0) vdbg(line);
 8002fa0:	2394      	movs	r3, #148	@ 0x94
 8002fa2:	18fb      	adds	r3, r7, r3
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	dd04      	ble.n	8002fb4 <gps_parse_rmc+0x1f4>
 8002faa:	2308      	movs	r3, #8
 8002fac:	18fb      	adds	r3, r7, r3
 8002fae:	0018      	movs	r0, r3
 8002fb0:	f7ff fcbe 	bl	8002930 <vdbg>
  }

  if (op_mode == 0)
 8002fb4:	4b1e      	ldr	r3, [pc, #120]	@ (8003030 <gps_parse_rmc+0x270>)
 8002fb6:	781b      	ldrb	r3, [r3, #0]
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d121      	bne.n	8003002 <gps_parse_rmc+0x242>
  {
    char line2[40];
    int n2 = snprintf(line2, sizeof(line2), "%ld,%ld\r\n", (long)gps_lat_e7, (long)gps_lon_e7);
 8002fbe:	4b17      	ldr	r3, [pc, #92]	@ (800301c <gps_parse_rmc+0x25c>)
 8002fc0:	6819      	ldr	r1, [r3, #0]
 8002fc2:	4b17      	ldr	r3, [pc, #92]	@ (8003020 <gps_parse_rmc+0x260>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a1b      	ldr	r2, [pc, #108]	@ (8003034 <gps_parse_rmc+0x274>)
 8002fc8:	2408      	movs	r4, #8
 8002fca:	1938      	adds	r0, r7, r4
 8002fcc:	9300      	str	r3, [sp, #0]
 8002fce:	000b      	movs	r3, r1
 8002fd0:	2128      	movs	r1, #40	@ 0x28
 8002fd2:	f006 fdf3 	bl	8009bbc <sniprintf>
 8002fd6:	0003      	movs	r3, r0
 8002fd8:	2290      	movs	r2, #144	@ 0x90
 8002fda:	18b9      	adds	r1, r7, r2
 8002fdc:	600b      	str	r3, [r1, #0]
    if(n2>0) dbg(line2);
 8002fde:	18bb      	adds	r3, r7, r2
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	dd0d      	ble.n	8003002 <gps_parse_rmc+0x242>
 8002fe6:	193b      	adds	r3, r7, r4
 8002fe8:	0018      	movs	r0, r3
 8002fea:	f7ff fc8b 	bl	8002904 <dbg>
 8002fee:	e008      	b.n	8003002 <gps_parse_rmc+0x242>
  if(!gps_validate_checksum(buf)) return;
 8002ff0:	46c0      	nop			@ (mov r8, r8)
 8002ff2:	e006      	b.n	8003002 <gps_parse_rmc+0x242>
  if(nt < 7) return;
 8002ff4:	46c0      	nop			@ (mov r8, r8)
 8002ff6:	e004      	b.n	8003002 <gps_parse_rmc+0x242>
  if(strncmp(toks[0], "$GPRMC", 6)!=0 && strncmp(toks[0], "$GNRMC", 6)!=0) return;
 8002ff8:	46c0      	nop			@ (mov r8, r8)
 8002ffa:	e002      	b.n	8003002 <gps_parse_rmc+0x242>
  if(!gps_parse_ddmm_to_e7(lat, hemiNS, &lat_e7)) return;
 8002ffc:	46c0      	nop			@ (mov r8, r8)
 8002ffe:	e000      	b.n	8003002 <gps_parse_rmc+0x242>
  if(!gps_parse_ddmm_to_e7(lon, hemiEW, &lon_e7)) return;
 8003000:	46c0      	nop			@ (mov r8, r8)
  }
}
 8003002:	46bd      	mov	sp, r7
 8003004:	b02f      	add	sp, #188	@ 0xbc
 8003006:	bd90      	pop	{r4, r7, pc}
 8003008:	0800cb7c 	.word	0x0800cb7c
 800300c:	0800cb80 	.word	0x0800cb80
 8003010:	0800cb88 	.word	0x0800cb88
 8003014:	20000305 	.word	0x20000305
 8003018:	0800cb90 	.word	0x0800cb90
 800301c:	20000308 	.word	0x20000308
 8003020:	2000030c 	.word	0x2000030c
 8003024:	20000310 	.word	0x20000310
 8003028:	0800cb9c 	.word	0x0800cb9c
 800302c:	0800cbb0 	.word	0x0800cbb0
 8003030:	20000000 	.word	0x20000000
 8003034:	0800cbbc 	.word	0x0800cbbc

08003038 <gps_task>:

static void gps_task(uint32_t now_ms){
 8003038:	b590      	push	{r4, r7, lr}
 800303a:	b0a5      	sub	sp, #148	@ 0x94
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  (void)now_ms;
  if(gps_ready)
 8003040:	4b2e      	ldr	r3, [pc, #184]	@ (80030fc <gps_task+0xc4>)
 8003042:	781b      	ldrb	r3, [r3, #0]
 8003044:	b2db      	uxtb	r3, r3
 8003046:	2b00      	cmp	r3, #0
 8003048:	d053      	beq.n	80030f2 <gps_task+0xba>
  {
    char buf[GPS_LINE_MAX];
    size_t i=0;
 800304a:	2300      	movs	r3, #0
 800304c:	228c      	movs	r2, #140	@ 0x8c
 800304e:	18ba      	adds	r2, r7, r2
 8003050:	6013      	str	r3, [r2, #0]
    while(i<GPS_LINE_MAX-1)
 8003052:	e019      	b.n	8003088 <gps_task+0x50>
    {
      char c = ((volatile char*)gps_line)[i];
 8003054:	218c      	movs	r1, #140	@ 0x8c
 8003056:	187b      	adds	r3, r7, r1
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	4b29      	ldr	r3, [pc, #164]	@ (8003100 <gps_task+0xc8>)
 800305c:	18d2      	adds	r2, r2, r3
 800305e:	208b      	movs	r0, #139	@ 0x8b
 8003060:	183b      	adds	r3, r7, r0
 8003062:	7812      	ldrb	r2, [r2, #0]
 8003064:	701a      	strb	r2, [r3, #0]
      buf[i]=c; if(!c) break; i++;
 8003066:	2308      	movs	r3, #8
 8003068:	18fa      	adds	r2, r7, r3
 800306a:	187b      	adds	r3, r7, r1
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	18d3      	adds	r3, r2, r3
 8003070:	183a      	adds	r2, r7, r0
 8003072:	7812      	ldrb	r2, [r2, #0]
 8003074:	701a      	strb	r2, [r3, #0]
 8003076:	183b      	adds	r3, r7, r0
 8003078:	781b      	ldrb	r3, [r3, #0]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d00a      	beq.n	8003094 <gps_task+0x5c>
 800307e:	187b      	adds	r3, r7, r1
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	3301      	adds	r3, #1
 8003084:	187a      	adds	r2, r7, r1
 8003086:	6013      	str	r3, [r2, #0]
    while(i<GPS_LINE_MAX-1)
 8003088:	238c      	movs	r3, #140	@ 0x8c
 800308a:	18fb      	adds	r3, r7, r3
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	2b7e      	cmp	r3, #126	@ 0x7e
 8003090:	d9e0      	bls.n	8003054 <gps_task+0x1c>
 8003092:	e000      	b.n	8003096 <gps_task+0x5e>
      buf[i]=c; if(!c) break; i++;
 8003094:	46c0      	nop			@ (mov r8, r8)
    }
    buf[GPS_LINE_MAX-1]=0;
 8003096:	2408      	movs	r4, #8
 8003098:	193b      	adds	r3, r7, r4
 800309a:	227f      	movs	r2, #127	@ 0x7f
 800309c:	2100      	movs	r1, #0
 800309e:	5499      	strb	r1, [r3, r2]
    gps_last_rx_ms = HAL_GetTick();
 80030a0:	f001 f9ce 	bl	8004440 <HAL_GetTick>
 80030a4:	0002      	movs	r2, r0
 80030a6:	4b17      	ldr	r3, [pc, #92]	@ (8003104 <gps_task+0xcc>)
 80030a8:	601a      	str	r2, [r3, #0]

    if(strncmp(buf, "$GPRMC", 6)==0 || strncmp(buf, "$GNRMC", 6)==0)
 80030aa:	4917      	ldr	r1, [pc, #92]	@ (8003108 <gps_task+0xd0>)
 80030ac:	193b      	adds	r3, r7, r4
 80030ae:	2206      	movs	r2, #6
 80030b0:	0018      	movs	r0, r3
 80030b2:	f006 fe2f 	bl	8009d14 <strncmp>
 80030b6:	1e03      	subs	r3, r0, #0
 80030b8:	d007      	beq.n	80030ca <gps_task+0x92>
 80030ba:	4914      	ldr	r1, [pc, #80]	@ (800310c <gps_task+0xd4>)
 80030bc:	193b      	adds	r3, r7, r4
 80030be:	2206      	movs	r2, #6
 80030c0:	0018      	movs	r0, r3
 80030c2:	f006 fe27 	bl	8009d14 <strncmp>
 80030c6:	1e03      	subs	r3, r0, #0
 80030c8:	d110      	bne.n	80030ec <gps_task+0xb4>
    {
      if(VERBOSE){ vdbg("GPS << RMC "); vdbg(buf); vdbg("\r\n"); }
 80030ca:	4b11      	ldr	r3, [pc, #68]	@ (8003110 <gps_task+0xd8>)
 80030cc:	0018      	movs	r0, r3
 80030ce:	f7ff fc2f 	bl	8002930 <vdbg>
 80030d2:	2408      	movs	r4, #8
 80030d4:	193b      	adds	r3, r7, r4
 80030d6:	0018      	movs	r0, r3
 80030d8:	f7ff fc2a 	bl	8002930 <vdbg>
 80030dc:	4b0d      	ldr	r3, [pc, #52]	@ (8003114 <gps_task+0xdc>)
 80030de:	0018      	movs	r0, r3
 80030e0:	f7ff fc26 	bl	8002930 <vdbg>
      gps_parse_rmc(buf);
 80030e4:	193b      	adds	r3, r7, r4
 80030e6:	0018      	movs	r0, r3
 80030e8:	f7ff fe6a 	bl	8002dc0 <gps_parse_rmc>
    }
    gps_ready = 0;
 80030ec:	4b03      	ldr	r3, [pc, #12]	@ (80030fc <gps_task+0xc4>)
 80030ee:	2200      	movs	r2, #0
 80030f0:	701a      	strb	r2, [r3, #0]
  }
}
 80030f2:	46c0      	nop			@ (mov r8, r8)
 80030f4:	46bd      	mov	sp, r7
 80030f6:	b025      	add	sp, #148	@ 0x94
 80030f8:	bd90      	pop	{r4, r7, pc}
 80030fa:	46c0      	nop			@ (mov r8, r8)
 80030fc:	20000304 	.word	0x20000304
 8003100:	20000280 	.word	0x20000280
 8003104:	20000314 	.word	0x20000314
 8003108:	0800cb80 	.word	0x0800cb80
 800310c:	0800cb88 	.word	0x0800cb88
 8003110:	0800cbc8 	.word	0x0800cbc8
 8003114:	0800cbd4 	.word	0x0800cbd4

08003118 <lora_send_line>:

static void lora_send_line(const char* s)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b082      	sub	sp, #8
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*)s, strlen(s), HAL_MAX_DELAY);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	0018      	movs	r0, r3
 8003124:	f7fc ffee 	bl	8000104 <strlen>
 8003128:	0003      	movs	r3, r0
 800312a:	b29a      	uxth	r2, r3
 800312c:	2301      	movs	r3, #1
 800312e:	425b      	negs	r3, r3
 8003130:	6879      	ldr	r1, [r7, #4]
 8003132:	4807      	ldr	r0, [pc, #28]	@ (8003150 <lora_send_line+0x38>)
 8003134:	f002 fe44 	bl	8005dc0 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 8003138:	2301      	movs	r3, #1
 800313a:	425b      	negs	r3, r3
 800313c:	4905      	ldr	r1, [pc, #20]	@ (8003154 <lora_send_line+0x3c>)
 800313e:	4804      	ldr	r0, [pc, #16]	@ (8003150 <lora_send_line+0x38>)
 8003140:	2202      	movs	r2, #2
 8003142:	f002 fe3d 	bl	8005dc0 <HAL_UART_Transmit>
}
 8003146:	46c0      	nop			@ (mov r8, r8)
 8003148:	46bd      	mov	sp, r7
 800314a:	b002      	add	sp, #8
 800314c:	bd80      	pop	{r7, pc}
 800314e:	46c0      	nop			@ (mov r8, r8)
 8003150:	200003bc 	.word	0x200003bc
 8003154:	0800cbd4 	.word	0x0800cbd4

08003158 <lora_wait_line>:

static int lora_wait_line(uint32_t timeout_ms)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b084      	sub	sp, #16
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  uint32_t t0 = HAL_GetTick();
 8003160:	f001 f96e 	bl	8004440 <HAL_GetTick>
 8003164:	0003      	movs	r3, r0
 8003166:	60fb      	str	r3, [r7, #12]
  while((HAL_GetTick() - t0) < timeout_ms){
 8003168:	e00c      	b.n	8003184 <lora_wait_line+0x2c>
    if(lora_ready){
 800316a:	4b0d      	ldr	r3, [pc, #52]	@ (80031a0 <lora_wait_line+0x48>)
 800316c:	781b      	ldrb	r3, [r3, #0]
 800316e:	b2db      	uxtb	r3, r3
 8003170:	2b00      	cmp	r3, #0
 8003172:	d004      	beq.n	800317e <lora_wait_line+0x26>
      lora_ready = 0;
 8003174:	4b0a      	ldr	r3, [pc, #40]	@ (80031a0 <lora_wait_line+0x48>)
 8003176:	2200      	movs	r2, #0
 8003178:	701a      	strb	r2, [r3, #0]
      return 1;
 800317a:	2301      	movs	r3, #1
 800317c:	e00b      	b.n	8003196 <lora_wait_line+0x3e>
    }
    HAL_Delay(1);
 800317e:	2001      	movs	r0, #1
 8003180:	f001 f968 	bl	8004454 <HAL_Delay>
  while((HAL_GetTick() - t0) < timeout_ms){
 8003184:	f001 f95c 	bl	8004440 <HAL_GetTick>
 8003188:	0002      	movs	r2, r0
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	1ad3      	subs	r3, r2, r3
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	429a      	cmp	r2, r3
 8003192:	d8ea      	bhi.n	800316a <lora_wait_line+0x12>
  }
  return 0;
 8003194:	2300      	movs	r3, #0
}
 8003196:	0018      	movs	r0, r3
 8003198:	46bd      	mov	sp, r7
 800319a:	b004      	add	sp, #16
 800319c:	bd80      	pop	{r7, pc}
 800319e:	46c0      	nop			@ (mov r8, r8)
 80031a0:	2000027c 	.word	0x2000027c

080031a4 <lora_line_means_ok>:

static int lora_line_means_ok(const char* s)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b082      	sub	sp, #8
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  return s && (
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d039      	beq.n	8003226 <lora_line_means_ok+0x82>
      strstr(s, "OK")       || strstr(s, "+OK")     ||
 80031b2:	4a1f      	ldr	r2, [pc, #124]	@ (8003230 <lora_line_means_ok+0x8c>)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	0011      	movs	r1, r2
 80031b8:	0018      	movs	r0, r3
 80031ba:	f006 fe31 	bl	8009e20 <strstr>
 80031be:	1e03      	subs	r3, r0, #0
  return s && (
 80031c0:	d12f      	bne.n	8003222 <lora_line_means_ok+0x7e>
      strstr(s, "OK")       || strstr(s, "+OK")     ||
 80031c2:	4a1c      	ldr	r2, [pc, #112]	@ (8003234 <lora_line_means_ok+0x90>)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	0011      	movs	r1, r2
 80031c8:	0018      	movs	r0, r3
 80031ca:	f006 fe29 	bl	8009e20 <strstr>
 80031ce:	1e03      	subs	r3, r0, #0
 80031d0:	d127      	bne.n	8003222 <lora_line_means_ok+0x7e>
      strstr(s, "OK+SEND")  || strstr(s, "OK+SENT") ||
 80031d2:	4a19      	ldr	r2, [pc, #100]	@ (8003238 <lora_line_means_ok+0x94>)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	0011      	movs	r1, r2
 80031d8:	0018      	movs	r0, r3
 80031da:	f006 fe21 	bl	8009e20 <strstr>
 80031de:	1e03      	subs	r3, r0, #0
      strstr(s, "OK")       || strstr(s, "+OK")     ||
 80031e0:	d11f      	bne.n	8003222 <lora_line_means_ok+0x7e>
      strstr(s, "OK+SEND")  || strstr(s, "OK+SENT") ||
 80031e2:	4a16      	ldr	r2, [pc, #88]	@ (800323c <lora_line_means_ok+0x98>)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	0011      	movs	r1, r2
 80031e8:	0018      	movs	r0, r3
 80031ea:	f006 fe19 	bl	8009e20 <strstr>
 80031ee:	1e03      	subs	r3, r0, #0
 80031f0:	d117      	bne.n	8003222 <lora_line_means_ok+0x7e>
      strstr(s, "SENT")     || strstr(s, "SENDED")  ||
 80031f2:	4a13      	ldr	r2, [pc, #76]	@ (8003240 <lora_line_means_ok+0x9c>)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	0011      	movs	r1, r2
 80031f8:	0018      	movs	r0, r3
 80031fa:	f006 fe11 	bl	8009e20 <strstr>
 80031fe:	1e03      	subs	r3, r0, #0
      strstr(s, "OK+SEND")  || strstr(s, "OK+SENT") ||
 8003200:	d10f      	bne.n	8003222 <lora_line_means_ok+0x7e>
      strstr(s, "SENT")     || strstr(s, "SENDED")  ||
 8003202:	4a10      	ldr	r2, [pc, #64]	@ (8003244 <lora_line_means_ok+0xa0>)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	0011      	movs	r1, r2
 8003208:	0018      	movs	r0, r3
 800320a:	f006 fe09 	bl	8009e20 <strstr>
 800320e:	1e03      	subs	r3, r0, #0
 8003210:	d107      	bne.n	8003222 <lora_line_means_ok+0x7e>
      strstr(s, "SEND OK")
 8003212:	4a0d      	ldr	r2, [pc, #52]	@ (8003248 <lora_line_means_ok+0xa4>)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	0011      	movs	r1, r2
 8003218:	0018      	movs	r0, r3
 800321a:	f006 fe01 	bl	8009e20 <strstr>
 800321e:	1e03      	subs	r3, r0, #0
      strstr(s, "SENT")     || strstr(s, "SENDED")  ||
 8003220:	d001      	beq.n	8003226 <lora_line_means_ok+0x82>
  return s && (
 8003222:	2301      	movs	r3, #1
 8003224:	e000      	b.n	8003228 <lora_line_means_ok+0x84>
 8003226:	2300      	movs	r3, #0
  );
}
 8003228:	0018      	movs	r0, r3
 800322a:	46bd      	mov	sp, r7
 800322c:	b002      	add	sp, #8
 800322e:	bd80      	pop	{r7, pc}
 8003230:	0800cbd8 	.word	0x0800cbd8
 8003234:	0800cbdc 	.word	0x0800cbdc
 8003238:	0800cbe0 	.word	0x0800cbe0
 800323c:	0800cbe8 	.word	0x0800cbe8
 8003240:	0800cbf0 	.word	0x0800cbf0
 8003244:	0800cbf8 	.word	0x0800cbf8
 8003248:	0800cc00 	.word	0x0800cc00

0800324c <lora_line_means_err>:
static int lora_line_means_err(const char* s)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b082      	sub	sp, #8
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  return s && (strstr(s, "ERROR") || strstr(s, "ERR"));
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d011      	beq.n	800327e <lora_line_means_err+0x32>
 800325a:	4a0b      	ldr	r2, [pc, #44]	@ (8003288 <lora_line_means_err+0x3c>)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	0011      	movs	r1, r2
 8003260:	0018      	movs	r0, r3
 8003262:	f006 fddd 	bl	8009e20 <strstr>
 8003266:	1e03      	subs	r3, r0, #0
 8003268:	d107      	bne.n	800327a <lora_line_means_err+0x2e>
 800326a:	4a08      	ldr	r2, [pc, #32]	@ (800328c <lora_line_means_err+0x40>)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	0011      	movs	r1, r2
 8003270:	0018      	movs	r0, r3
 8003272:	f006 fdd5 	bl	8009e20 <strstr>
 8003276:	1e03      	subs	r3, r0, #0
 8003278:	d001      	beq.n	800327e <lora_line_means_err+0x32>
 800327a:	2301      	movs	r3, #1
 800327c:	e000      	b.n	8003280 <lora_line_means_err+0x34>
 800327e:	2300      	movs	r3, #0
}
 8003280:	0018      	movs	r0, r3
 8003282:	46bd      	mov	sp, r7
 8003284:	b002      	add	sp, #8
 8003286:	bd80      	pop	{r7, pc}
 8003288:	0800cc08 	.word	0x0800cc08
 800328c:	0800cc10 	.word	0x0800cc10

08003290 <lora_cmd_expect_ok>:

static int lora_cmd_expect_ok(const char* cmd, uint32_t timeout_ms){
 8003290:	b580      	push	{r7, lr}
 8003292:	b084      	sub	sp, #16
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	6039      	str	r1, [r7, #0]
  lora_len = 0; lora_ready = 0;
 800329a:	4b28      	ldr	r3, [pc, #160]	@ (800333c <lora_cmd_expect_ok+0xac>)
 800329c:	2200      	movs	r2, #0
 800329e:	601a      	str	r2, [r3, #0]
 80032a0:	4b27      	ldr	r3, [pc, #156]	@ (8003340 <lora_cmd_expect_ok+0xb0>)
 80032a2:	2200      	movs	r2, #0
 80032a4:	701a      	strb	r2, [r3, #0]
  if(VERBOSE){ vdbg("LORA << "); vdbg(cmd); vdbg("\r\n"); }
 80032a6:	4b27      	ldr	r3, [pc, #156]	@ (8003344 <lora_cmd_expect_ok+0xb4>)
 80032a8:	0018      	movs	r0, r3
 80032aa:	f7ff fb41 	bl	8002930 <vdbg>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	0018      	movs	r0, r3
 80032b2:	f7ff fb3d 	bl	8002930 <vdbg>
 80032b6:	4b24      	ldr	r3, [pc, #144]	@ (8003348 <lora_cmd_expect_ok+0xb8>)
 80032b8:	0018      	movs	r0, r3
 80032ba:	f7ff fb39 	bl	8002930 <vdbg>
  lora_send_line(cmd);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	0018      	movs	r0, r3
 80032c2:	f7ff ff29 	bl	8003118 <lora_send_line>
  uint32_t t0 = HAL_GetTick();
 80032c6:	f001 f8bb 	bl	8004440 <HAL_GetTick>
 80032ca:	0003      	movs	r3, r0
 80032cc:	60fb      	str	r3, [r7, #12]
  while((HAL_GetTick() - t0) < timeout_ms)
 80032ce:	e024      	b.n	800331a <lora_cmd_expect_ok+0x8a>
  {
    if(lora_wait_line(50))
 80032d0:	2032      	movs	r0, #50	@ 0x32
 80032d2:	f7ff ff41 	bl	8003158 <lora_wait_line>
 80032d6:	1e03      	subs	r3, r0, #0
 80032d8:	d01f      	beq.n	800331a <lora_cmd_expect_ok+0x8a>
    {
      if(VERBOSE){ vdbg("LORA >> "); vdbg(lora_line); vdbg("\r\n"); }
 80032da:	4b1c      	ldr	r3, [pc, #112]	@ (800334c <lora_cmd_expect_ok+0xbc>)
 80032dc:	0018      	movs	r0, r3
 80032de:	f7ff fb27 	bl	8002930 <vdbg>
 80032e2:	4b1b      	ldr	r3, [pc, #108]	@ (8003350 <lora_cmd_expect_ok+0xc0>)
 80032e4:	0018      	movs	r0, r3
 80032e6:	f7ff fb23 	bl	8002930 <vdbg>
 80032ea:	4b17      	ldr	r3, [pc, #92]	@ (8003348 <lora_cmd_expect_ok+0xb8>)
 80032ec:	0018      	movs	r0, r3
 80032ee:	f7ff fb1f 	bl	8002930 <vdbg>
      if (lora_line_means_ok(lora_line)) { return 1; }
 80032f2:	4b17      	ldr	r3, [pc, #92]	@ (8003350 <lora_cmd_expect_ok+0xc0>)
 80032f4:	0018      	movs	r0, r3
 80032f6:	f7ff ff55 	bl	80031a4 <lora_line_means_ok>
 80032fa:	1e03      	subs	r3, r0, #0
 80032fc:	d001      	beq.n	8003302 <lora_cmd_expect_ok+0x72>
 80032fe:	2301      	movs	r3, #1
 8003300:	e018      	b.n	8003334 <lora_cmd_expect_ok+0xa4>
      if (lora_line_means_err(lora_line)) { return -1; }
 8003302:	4b13      	ldr	r3, [pc, #76]	@ (8003350 <lora_cmd_expect_ok+0xc0>)
 8003304:	0018      	movs	r0, r3
 8003306:	f7ff ffa1 	bl	800324c <lora_line_means_err>
 800330a:	1e03      	subs	r3, r0, #0
 800330c:	d002      	beq.n	8003314 <lora_cmd_expect_ok+0x84>
 800330e:	2301      	movs	r3, #1
 8003310:	425b      	negs	r3, r3
 8003312:	e00f      	b.n	8003334 <lora_cmd_expect_ok+0xa4>
      lora_len = 0;
 8003314:	4b09      	ldr	r3, [pc, #36]	@ (800333c <lora_cmd_expect_ok+0xac>)
 8003316:	2200      	movs	r2, #0
 8003318:	601a      	str	r2, [r3, #0]
  while((HAL_GetTick() - t0) < timeout_ms)
 800331a:	f001 f891 	bl	8004440 <HAL_GetTick>
 800331e:	0002      	movs	r2, r0
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	683a      	ldr	r2, [r7, #0]
 8003326:	429a      	cmp	r2, r3
 8003328:	d8d2      	bhi.n	80032d0 <lora_cmd_expect_ok+0x40>
    }
  }
  if(VERBOSE){ vdbg("LORA >> (timeout)\r\n"); }
 800332a:	4b0a      	ldr	r3, [pc, #40]	@ (8003354 <lora_cmd_expect_ok+0xc4>)
 800332c:	0018      	movs	r0, r3
 800332e:	f7ff faff 	bl	8002930 <vdbg>
  return 0;
 8003332:	2300      	movs	r3, #0
}
 8003334:	0018      	movs	r0, r3
 8003336:	46bd      	mov	sp, r7
 8003338:	b004      	add	sp, #16
 800333a:	bd80      	pop	{r7, pc}
 800333c:	20000278 	.word	0x20000278
 8003340:	2000027c 	.word	0x2000027c
 8003344:	0800cc14 	.word	0x0800cc14
 8003348:	0800cbd4 	.word	0x0800cbd4
 800334c:	0800cc20 	.word	0x0800cc20
 8003350:	200001f8 	.word	0x200001f8
 8003354:	0800cc2c 	.word	0x0800cc2c

08003358 <lora_send_gps_e7>:

static void lora_send_gps_e7(int32_t lat_e7, int32_t lon_e7)
{
 8003358:	b5b0      	push	{r4, r5, r7, lr}
 800335a:	b0b0      	sub	sp, #192	@ 0xc0
 800335c:	af02      	add	r7, sp, #8
 800335e:	6078      	str	r0, [r7, #4]
 8003360:	6039      	str	r1, [r7, #0]
  char payload[64];
  int pn = snprintf(payload, sizeof(payload), "GPS,%ld,%ld", (long)lat_e7, (long)lon_e7);
 8003362:	6879      	ldr	r1, [r7, #4]
 8003364:	4a2a      	ldr	r2, [pc, #168]	@ (8003410 <lora_send_gps_e7+0xb8>)
 8003366:	246c      	movs	r4, #108	@ 0x6c
 8003368:	1938      	adds	r0, r7, r4
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	9300      	str	r3, [sp, #0]
 800336e:	000b      	movs	r3, r1
 8003370:	2140      	movs	r1, #64	@ 0x40
 8003372:	f006 fc23 	bl	8009bbc <sniprintf>
 8003376:	0003      	movs	r3, r0
 8003378:	22b4      	movs	r2, #180	@ 0xb4
 800337a:	18b9      	adds	r1, r7, r2
 800337c:	600b      	str	r3, [r1, #0]
  if(pn <= 0) return;
 800337e:	18bb      	adds	r3, r7, r2
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	2b00      	cmp	r3, #0
 8003384:	dd40      	ble.n	8003408 <lora_send_gps_e7+0xb0>
  char cmd[96];
  int cn = snprintf(cmd, sizeof(cmd), "AT+SEND=0,%d,%s", pn, payload);
 8003386:	18bb      	adds	r3, r7, r2
 8003388:	6819      	ldr	r1, [r3, #0]
 800338a:	4a22      	ldr	r2, [pc, #136]	@ (8003414 <lora_send_gps_e7+0xbc>)
 800338c:	250c      	movs	r5, #12
 800338e:	1978      	adds	r0, r7, r5
 8003390:	193b      	adds	r3, r7, r4
 8003392:	9300      	str	r3, [sp, #0]
 8003394:	000b      	movs	r3, r1
 8003396:	2160      	movs	r1, #96	@ 0x60
 8003398:	f006 fc10 	bl	8009bbc <sniprintf>
 800339c:	0003      	movs	r3, r0
 800339e:	22b0      	movs	r2, #176	@ 0xb0
 80033a0:	18b9      	adds	r1, r7, r2
 80033a2:	600b      	str	r3, [r1, #0]
  if(cn > 0)
 80033a4:	18bb      	adds	r3, r7, r2
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	dd2e      	ble.n	800340a <lora_send_gps_e7+0xb2>
  {
    if(VERBOSE){ vdbg("LORA TX: "); vdbg(payload); vdbg("\r\n"); }
 80033ac:	4b1a      	ldr	r3, [pc, #104]	@ (8003418 <lora_send_gps_e7+0xc0>)
 80033ae:	0018      	movs	r0, r3
 80033b0:	f7ff fabe 	bl	8002930 <vdbg>
 80033b4:	193b      	adds	r3, r7, r4
 80033b6:	0018      	movs	r0, r3
 80033b8:	f7ff faba 	bl	8002930 <vdbg>
 80033bc:	4b17      	ldr	r3, [pc, #92]	@ (800341c <lora_send_gps_e7+0xc4>)
 80033be:	0018      	movs	r0, r3
 80033c0:	f7ff fab6 	bl	8002930 <vdbg>
    int r = lora_cmd_expect_ok(cmd, 5000);
 80033c4:	4a16      	ldr	r2, [pc, #88]	@ (8003420 <lora_send_gps_e7+0xc8>)
 80033c6:	197b      	adds	r3, r7, r5
 80033c8:	0011      	movs	r1, r2
 80033ca:	0018      	movs	r0, r3
 80033cc:	f7ff ff60 	bl	8003290 <lora_cmd_expect_ok>
 80033d0:	0003      	movs	r3, r0
 80033d2:	22ac      	movs	r2, #172	@ 0xac
 80033d4:	18b9      	adds	r1, r7, r2
 80033d6:	600b      	str	r3, [r1, #0]
    if(VERBOSE){
      if     (r > 0)  vdbg("LORA SEND: OK\r\n");
 80033d8:	18bb      	adds	r3, r7, r2
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	dd04      	ble.n	80033ea <lora_send_gps_e7+0x92>
 80033e0:	4b10      	ldr	r3, [pc, #64]	@ (8003424 <lora_send_gps_e7+0xcc>)
 80033e2:	0018      	movs	r0, r3
 80033e4:	f7ff faa4 	bl	8002930 <vdbg>
 80033e8:	e00f      	b.n	800340a <lora_send_gps_e7+0xb2>
      else if(r < 0)  vdbg("LORA SEND: ERROR\r\n");
 80033ea:	23ac      	movs	r3, #172	@ 0xac
 80033ec:	18fb      	adds	r3, r7, r3
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	da04      	bge.n	80033fe <lora_send_gps_e7+0xa6>
 80033f4:	4b0c      	ldr	r3, [pc, #48]	@ (8003428 <lora_send_gps_e7+0xd0>)
 80033f6:	0018      	movs	r0, r3
 80033f8:	f7ff fa9a 	bl	8002930 <vdbg>
 80033fc:	e005      	b.n	800340a <lora_send_gps_e7+0xb2>
      else            vdbg("LORA SEND: TIMEOUT\r\n");
 80033fe:	4b0b      	ldr	r3, [pc, #44]	@ (800342c <lora_send_gps_e7+0xd4>)
 8003400:	0018      	movs	r0, r3
 8003402:	f7ff fa95 	bl	8002930 <vdbg>
 8003406:	e000      	b.n	800340a <lora_send_gps_e7+0xb2>
  if(pn <= 0) return;
 8003408:	46c0      	nop			@ (mov r8, r8)
    }
  }
}
 800340a:	46bd      	mov	sp, r7
 800340c:	b02e      	add	sp, #184	@ 0xb8
 800340e:	bdb0      	pop	{r4, r5, r7, pc}
 8003410:	0800cc40 	.word	0x0800cc40
 8003414:	0800cc4c 	.word	0x0800cc4c
 8003418:	0800cc5c 	.word	0x0800cc5c
 800341c:	0800cbd4 	.word	0x0800cbd4
 8003420:	00001388 	.word	0x00001388
 8003424:	0800cc68 	.word	0x0800cc68
 8003428:	0800cc78 	.word	0x0800cc78
 800342c:	0800cc8c 	.word	0x0800cc8c

08003430 <lora_set_baud>:

static void lora_set_baud(uint32_t baud)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b082      	sub	sp, #8
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  HAL_UART_DeInit(&huart1);
 8003438:	4b0a      	ldr	r3, [pc, #40]	@ (8003464 <lora_set_baud+0x34>)
 800343a:	0018      	movs	r0, r3
 800343c:	f002 fc80 	bl	8005d40 <HAL_UART_DeInit>
  huart1.Init.BaudRate = baud;
 8003440:	4b08      	ldr	r3, [pc, #32]	@ (8003464 <lora_set_baud+0x34>)
 8003442:	687a      	ldr	r2, [r7, #4]
 8003444:	605a      	str	r2, [r3, #4]
  if (HAL_UART_Init(&huart1) != HAL_OK) { Error_Handler(); }
 8003446:	4b07      	ldr	r3, [pc, #28]	@ (8003464 <lora_set_baud+0x34>)
 8003448:	0018      	movs	r0, r3
 800344a:	f002 fc23 	bl	8005c94 <HAL_UART_Init>
 800344e:	1e03      	subs	r3, r0, #0
 8003450:	d001      	beq.n	8003456 <lora_set_baud+0x26>
 8003452:	f000 fbe7 	bl	8003c24 <Error_Handler>
  StartLoRaRxIT();
 8003456:	f7ff fa81 	bl	800295c <StartLoRaRxIT>
}
 800345a:	46c0      	nop			@ (mov r8, r8)
 800345c:	46bd      	mov	sp, r7
 800345e:	b002      	add	sp, #8
 8003460:	bd80      	pop	{r7, pc}
 8003462:	46c0      	nop			@ (mov r8, r8)
 8003464:	200003bc 	.word	0x200003bc

08003468 <lora_probe_at>:

static int lora_probe_at(uint32_t timeout_ms)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b084      	sub	sp, #16
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  lora_len = 0; lora_ready = 0;
 8003470:	4b1a      	ldr	r3, [pc, #104]	@ (80034dc <lora_probe_at+0x74>)
 8003472:	2200      	movs	r2, #0
 8003474:	601a      	str	r2, [r3, #0]
 8003476:	4b1a      	ldr	r3, [pc, #104]	@ (80034e0 <lora_probe_at+0x78>)
 8003478:	2200      	movs	r2, #0
 800347a:	701a      	strb	r2, [r3, #0]
  HAL_Delay(30);
 800347c:	201e      	movs	r0, #30
 800347e:	f000 ffe9 	bl	8004454 <HAL_Delay>
  HAL_UART_Transmit(&huart1, (uint8_t*)"AT\r\n", 4, HAL_MAX_DELAY);
 8003482:	2301      	movs	r3, #1
 8003484:	425b      	negs	r3, r3
 8003486:	4917      	ldr	r1, [pc, #92]	@ (80034e4 <lora_probe_at+0x7c>)
 8003488:	4817      	ldr	r0, [pc, #92]	@ (80034e8 <lora_probe_at+0x80>)
 800348a:	2204      	movs	r2, #4
 800348c:	f002 fc98 	bl	8005dc0 <HAL_UART_Transmit>
  uint32_t t0 = HAL_GetTick();
 8003490:	f000 ffd6 	bl	8004440 <HAL_GetTick>
 8003494:	0003      	movs	r3, r0
 8003496:	60fb      	str	r3, [r7, #12]
  while((HAL_GetTick() - t0) < timeout_ms)
 8003498:	e012      	b.n	80034c0 <lora_probe_at+0x58>
  {
    if(lora_ready)
 800349a:	4b11      	ldr	r3, [pc, #68]	@ (80034e0 <lora_probe_at+0x78>)
 800349c:	781b      	ldrb	r3, [r3, #0]
 800349e:	b2db      	uxtb	r3, r3
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d00d      	beq.n	80034c0 <lora_probe_at+0x58>
    {
      if (lora_line_means_ok(lora_line)) { lora_ready=0; return 1; }
 80034a4:	4b11      	ldr	r3, [pc, #68]	@ (80034ec <lora_probe_at+0x84>)
 80034a6:	0018      	movs	r0, r3
 80034a8:	f7ff fe7c 	bl	80031a4 <lora_line_means_ok>
 80034ac:	1e03      	subs	r3, r0, #0
 80034ae:	d004      	beq.n	80034ba <lora_probe_at+0x52>
 80034b0:	4b0b      	ldr	r3, [pc, #44]	@ (80034e0 <lora_probe_at+0x78>)
 80034b2:	2200      	movs	r2, #0
 80034b4:	701a      	strb	r2, [r3, #0]
 80034b6:	2301      	movs	r3, #1
 80034b8:	e00b      	b.n	80034d2 <lora_probe_at+0x6a>
      lora_ready = 0;
 80034ba:	4b09      	ldr	r3, [pc, #36]	@ (80034e0 <lora_probe_at+0x78>)
 80034bc:	2200      	movs	r2, #0
 80034be:	701a      	strb	r2, [r3, #0]
  while((HAL_GetTick() - t0) < timeout_ms)
 80034c0:	f000 ffbe 	bl	8004440 <HAL_GetTick>
 80034c4:	0002      	movs	r2, r0
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	1ad3      	subs	r3, r2, r3
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d8e4      	bhi.n	800349a <lora_probe_at+0x32>
    }
  }
  return 0;
 80034d0:	2300      	movs	r3, #0
}
 80034d2:	0018      	movs	r0, r3
 80034d4:	46bd      	mov	sp, r7
 80034d6:	b004      	add	sp, #16
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	46c0      	nop			@ (mov r8, r8)
 80034dc:	20000278 	.word	0x20000278
 80034e0:	2000027c 	.word	0x2000027c
 80034e4:	0800cca4 	.word	0x0800cca4
 80034e8:	200003bc 	.word	0x200003bc
 80034ec:	200001f8 	.word	0x200001f8

080034f0 <lora_autobaud>:

static uint32_t lora_autobaud(void)
{
 80034f0:	b590      	push	{r4, r7, lr}
 80034f2:	b095      	sub	sp, #84	@ 0x54
 80034f4:	af00      	add	r7, sp, #0
  const uint32_t bauds[] = {115200, 57600, 38400, 19200, 9600};
 80034f6:	2334      	movs	r3, #52	@ 0x34
 80034f8:	18fb      	adds	r3, r7, r3
 80034fa:	4a1f      	ldr	r2, [pc, #124]	@ (8003578 <lora_autobaud+0x88>)
 80034fc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80034fe:	c313      	stmia	r3!, {r0, r1, r4}
 8003500:	ca03      	ldmia	r2!, {r0, r1}
 8003502:	c303      	stmia	r3!, {r0, r1}
  for (unsigned i=0;i<sizeof(bauds)/sizeof(bauds[0]);++i)
 8003504:	2300      	movs	r3, #0
 8003506:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003508:	e029      	b.n	800355e <lora_autobaud+0x6e>
  {
    lora_set_baud(bauds[i]);
 800350a:	2434      	movs	r4, #52	@ 0x34
 800350c:	193b      	adds	r3, r7, r4
 800350e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003510:	0092      	lsls	r2, r2, #2
 8003512:	58d3      	ldr	r3, [r2, r3]
 8003514:	0018      	movs	r0, r3
 8003516:	f7ff ff8b 	bl	8003430 <lora_set_baud>
    if (lora_probe_at(500))
 800351a:	23fa      	movs	r3, #250	@ 0xfa
 800351c:	005b      	lsls	r3, r3, #1
 800351e:	0018      	movs	r0, r3
 8003520:	f7ff ffa2 	bl	8003468 <lora_probe_at>
 8003524:	1e03      	subs	r3, r0, #0
 8003526:	d017      	beq.n	8003558 <lora_autobaud+0x68>
    {
      char line[48];
      int n = snprintf(line, sizeof(line), "LORA: baud=%lu\r\n", (unsigned long)bauds[i]);
 8003528:	193b      	adds	r3, r7, r4
 800352a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800352c:	0092      	lsls	r2, r2, #2
 800352e:	58d3      	ldr	r3, [r2, r3]
 8003530:	4a12      	ldr	r2, [pc, #72]	@ (800357c <lora_autobaud+0x8c>)
 8003532:	1d38      	adds	r0, r7, #4
 8003534:	2130      	movs	r1, #48	@ 0x30
 8003536:	f006 fb41 	bl	8009bbc <sniprintf>
 800353a:	0003      	movs	r3, r0
 800353c:	64bb      	str	r3, [r7, #72]	@ 0x48
      if(n>0) vdbg(line);
 800353e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003540:	2b00      	cmp	r3, #0
 8003542:	dd03      	ble.n	800354c <lora_autobaud+0x5c>
 8003544:	1d3b      	adds	r3, r7, #4
 8003546:	0018      	movs	r0, r3
 8003548:	f7ff f9f2 	bl	8002930 <vdbg>
      return bauds[i];
 800354c:	2334      	movs	r3, #52	@ 0x34
 800354e:	18fb      	adds	r3, r7, r3
 8003550:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003552:	0092      	lsls	r2, r2, #2
 8003554:	58d3      	ldr	r3, [r2, r3]
 8003556:	e00a      	b.n	800356e <lora_autobaud+0x7e>
  for (unsigned i=0;i<sizeof(bauds)/sizeof(bauds[0]);++i)
 8003558:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800355a:	3301      	adds	r3, #1
 800355c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800355e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003560:	2b04      	cmp	r3, #4
 8003562:	d9d2      	bls.n	800350a <lora_autobaud+0x1a>
    }
  }
  vdbg("LORA: no AT response\r\n");
 8003564:	4b06      	ldr	r3, [pc, #24]	@ (8003580 <lora_autobaud+0x90>)
 8003566:	0018      	movs	r0, r3
 8003568:	f7ff f9e2 	bl	8002930 <vdbg>
  return 0;
 800356c:	2300      	movs	r3, #0
}
 800356e:	0018      	movs	r0, r3
 8003570:	46bd      	mov	sp, r7
 8003572:	b015      	add	sp, #84	@ 0x54
 8003574:	bd90      	pop	{r4, r7, pc}
 8003576:	46c0      	nop			@ (mov r8, r8)
 8003578:	0800ccd8 	.word	0x0800ccd8
 800357c:	0800ccac 	.word	0x0800ccac
 8003580:	0800ccc0 	.word	0x0800ccc0

08003584 <gps_set_baud>:

static void gps_set_baud(uint32_t baud)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b082      	sub	sp, #8
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  HAL_UART_DeInit(&hlpuart1);
 800358c:	4b0a      	ldr	r3, [pc, #40]	@ (80035b8 <gps_set_baud+0x34>)
 800358e:	0018      	movs	r0, r3
 8003590:	f002 fbd6 	bl	8005d40 <HAL_UART_DeInit>
  hlpuart1.Init.BaudRate = baud;
 8003594:	4b08      	ldr	r3, [pc, #32]	@ (80035b8 <gps_set_baud+0x34>)
 8003596:	687a      	ldr	r2, [r7, #4]
 8003598:	605a      	str	r2, [r3, #4]
  if (HAL_UART_Init(&hlpuart1) != HAL_OK) { Error_Handler(); }
 800359a:	4b07      	ldr	r3, [pc, #28]	@ (80035b8 <gps_set_baud+0x34>)
 800359c:	0018      	movs	r0, r3
 800359e:	f002 fb79 	bl	8005c94 <HAL_UART_Init>
 80035a2:	1e03      	subs	r3, r0, #0
 80035a4:	d001      	beq.n	80035aa <gps_set_baud+0x26>
 80035a6:	f000 fb3d 	bl	8003c24 <Error_Handler>
  StartGPSRxIT();
 80035aa:	f7ff f9e7 	bl	800297c <StartGPSRxIT>
}
 80035ae:	46c0      	nop			@ (mov r8, r8)
 80035b0:	46bd      	mov	sp, r7
 80035b2:	b002      	add	sp, #8
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	46c0      	nop			@ (mov r8, r8)
 80035b8:	20000328 	.word	0x20000328

080035bc <gps_autobaud>:

static uint32_t gps_autobaud(uint32_t ms_total)
{
 80035bc:	b590      	push	{r4, r7, lr}
 80035be:	b099      	sub	sp, #100	@ 0x64
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  const uint32_t bauds[] = {9600, 4800, 38400, 57600, 115200};
 80035c4:	233c      	movs	r3, #60	@ 0x3c
 80035c6:	18fb      	adds	r3, r7, r3
 80035c8:	4a30      	ldr	r2, [pc, #192]	@ (800368c <gps_autobaud+0xd0>)
 80035ca:	ca13      	ldmia	r2!, {r0, r1, r4}
 80035cc:	c313      	stmia	r3!, {r0, r1, r4}
 80035ce:	ca03      	ldmia	r2!, {r0, r1}
 80035d0:	c303      	stmia	r3!, {r0, r1}
  uint32_t start = HAL_GetTick();
 80035d2:	f000 ff35 	bl	8004440 <HAL_GetTick>
 80035d6:	0003      	movs	r3, r0
 80035d8:	65bb      	str	r3, [r7, #88]	@ 0x58
  for (unsigned i=0;i<sizeof(bauds)/sizeof(bauds[0]);++i)
 80035da:	2300      	movs	r3, #0
 80035dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80035de:	e046      	b.n	800366e <gps_autobaud+0xb2>
  {
    gps_set_baud(bauds[i]);
 80035e0:	233c      	movs	r3, #60	@ 0x3c
 80035e2:	18fb      	adds	r3, r7, r3
 80035e4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80035e6:	0092      	lsls	r2, r2, #2
 80035e8:	58d3      	ldr	r3, [r2, r3]
 80035ea:	0018      	movs	r0, r3
 80035ec:	f7ff ffca 	bl	8003584 <gps_set_baud>
    gps_byte_count = 0;
 80035f0:	4b27      	ldr	r3, [pc, #156]	@ (8003690 <gps_autobaud+0xd4>)
 80035f2:	2200      	movs	r2, #0
 80035f4:	601a      	str	r2, [r3, #0]
    uint32_t t0 = HAL_GetTick();
 80035f6:	f000 ff23 	bl	8004440 <HAL_GetTick>
 80035fa:	0003      	movs	r3, r0
 80035fc:	657b      	str	r3, [r7, #84]	@ 0x54
    while ((HAL_GetTick() - t0) < 700)
 80035fe:	e022      	b.n	8003646 <gps_autobaud+0x8a>
    {
      if (gps_ready || gps_byte_count >= 10) {
 8003600:	4b24      	ldr	r3, [pc, #144]	@ (8003694 <gps_autobaud+0xd8>)
 8003602:	781b      	ldrb	r3, [r3, #0]
 8003604:	b2db      	uxtb	r3, r3
 8003606:	2b00      	cmp	r3, #0
 8003608:	d103      	bne.n	8003612 <gps_autobaud+0x56>
 800360a:	4b21      	ldr	r3, [pc, #132]	@ (8003690 <gps_autobaud+0xd4>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	2b09      	cmp	r3, #9
 8003610:	d919      	bls.n	8003646 <gps_autobaud+0x8a>
        char line[48];
        int n = snprintf(line, sizeof(line), "GPS: baud=%lu\r\n", (unsigned long)bauds[i]);
 8003612:	233c      	movs	r3, #60	@ 0x3c
 8003614:	18fb      	adds	r3, r7, r3
 8003616:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003618:	0092      	lsls	r2, r2, #2
 800361a:	58d3      	ldr	r3, [r2, r3]
 800361c:	4a1e      	ldr	r2, [pc, #120]	@ (8003698 <gps_autobaud+0xdc>)
 800361e:	240c      	movs	r4, #12
 8003620:	1938      	adds	r0, r7, r4
 8003622:	2130      	movs	r1, #48	@ 0x30
 8003624:	f006 faca 	bl	8009bbc <sniprintf>
 8003628:	0003      	movs	r3, r0
 800362a:	653b      	str	r3, [r7, #80]	@ 0x50
        if(n>0) vdbg(line);
 800362c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800362e:	2b00      	cmp	r3, #0
 8003630:	dd03      	ble.n	800363a <gps_autobaud+0x7e>
 8003632:	193b      	adds	r3, r7, r4
 8003634:	0018      	movs	r0, r3
 8003636:	f7ff f97b 	bl	8002930 <vdbg>
        return bauds[i];
 800363a:	233c      	movs	r3, #60	@ 0x3c
 800363c:	18fb      	adds	r3, r7, r3
 800363e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003640:	0092      	lsls	r2, r2, #2
 8003642:	58d3      	ldr	r3, [r2, r3]
 8003644:	e01d      	b.n	8003682 <gps_autobaud+0xc6>
    while ((HAL_GetTick() - t0) < 700)
 8003646:	f000 fefb 	bl	8004440 <HAL_GetTick>
 800364a:	0002      	movs	r2, r0
 800364c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800364e:	1ad2      	subs	r2, r2, r3
 8003650:	23af      	movs	r3, #175	@ 0xaf
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	429a      	cmp	r2, r3
 8003656:	d3d3      	bcc.n	8003600 <gps_autobaud+0x44>
      }
    }
    if ((HAL_GetTick() - start) > ms_total) break;
 8003658:	f000 fef2 	bl	8004440 <HAL_GetTick>
 800365c:	0002      	movs	r2, r0
 800365e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003660:	1ad3      	subs	r3, r2, r3
 8003662:	687a      	ldr	r2, [r7, #4]
 8003664:	429a      	cmp	r2, r3
 8003666:	d306      	bcc.n	8003676 <gps_autobaud+0xba>
  for (unsigned i=0;i<sizeof(bauds)/sizeof(bauds[0]);++i)
 8003668:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800366a:	3301      	adds	r3, #1
 800366c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800366e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003670:	2b04      	cmp	r3, #4
 8003672:	d9b5      	bls.n	80035e0 <gps_autobaud+0x24>
 8003674:	e000      	b.n	8003678 <gps_autobaud+0xbc>
    if ((HAL_GetTick() - start) > ms_total) break;
 8003676:	46c0      	nop			@ (mov r8, r8)
  }
  vdbg("GPS: no data\r\n");
 8003678:	4b08      	ldr	r3, [pc, #32]	@ (800369c <gps_autobaud+0xe0>)
 800367a:	0018      	movs	r0, r3
 800367c:	f7ff f958 	bl	8002930 <vdbg>
  return 0;
 8003680:	2300      	movs	r3, #0
}
 8003682:	0018      	movs	r0, r3
 8003684:	46bd      	mov	sp, r7
 8003686:	b019      	add	sp, #100	@ 0x64
 8003688:	bd90      	pop	{r4, r7, pc}
 800368a:	46c0      	nop			@ (mov r8, r8)
 800368c:	0800cd0c 	.word	0x0800cd0c
 8003690:	20000318 	.word	0x20000318
 8003694:	20000304 	.word	0x20000304
 8003698:	0800ccec 	.word	0x0800ccec
 800369c:	0800ccfc 	.word	0x0800ccfc

080036a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80036a0:	b590      	push	{r4, r7, lr}
 80036a2:	b0a9      	sub	sp, #164	@ 0xa4
 80036a4:	af00      	add	r7, sp, #0

  HAL_Init();
 80036a6:	f000 fe4f 	bl	8004348 <HAL_Init>

  SystemClock_Config();
 80036aa:	f000 f9af 	bl	8003a0c <SystemClock_Config>

  MX_GPIO_Init();
 80036ae:	f7ff f89f 	bl	80027f0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80036b2:	f000 fc77 	bl	8003fa4 <MX_USART2_UART_Init>
  MX_LPUART1_UART_Init();
 80036b6:	f000 fbd9 	bl	8003e6c <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 80036ba:	f000 fc25 	bl	8003f08 <MX_USART1_UART_Init>
  StartLoRaRxIT();
 80036be:	f7ff f94d 	bl	800295c <StartLoRaRxIT>
  StartGPSRxIT();
 80036c2:	f7ff f95b 	bl	800297c <StartGPSRxIT>
#if VERBOSE
  vdbg("FW v1.0 " __DATE__ " " __TIME__ "\r\n");
 80036c6:	4bbb      	ldr	r3, [pc, #748]	@ (80039b4 <main+0x314>)
 80036c8:	0018      	movs	r0, r3
 80036ca:	f7ff f931 	bl	8002930 <vdbg>
#endif
  lora_autobaud();
 80036ce:	f7ff ff0f 	bl	80034f0 <lora_autobaud>
  gps_autobaud(3000);
 80036d2:	4bb9      	ldr	r3, [pc, #740]	@ (80039b8 <main+0x318>)
 80036d4:	0018      	movs	r0, r3
 80036d6:	f7ff ff71 	bl	80035bc <gps_autobaud>
    HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
    HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET);
    HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_SET);
    while (1) { HAL_Delay(1000); }
  }
  leds_boot_chase();
 80036da:	f7ff f981 	bl	80029e0 <leds_boot_chase>
  leds_apply_cmd(0);
 80036de:	2000      	movs	r0, #0
 80036e0:	f7ff f9b6 	bl	8002a50 <leds_apply_cmd>

  uint32_t last_blink = 0;
 80036e4:	2300      	movs	r3, #0
 80036e6:	229c      	movs	r2, #156	@ 0x9c
 80036e8:	18ba      	adds	r2, r7, r2
 80036ea:	6013      	str	r3, [r2, #0]
  uint32_t led_hb = 0;
 80036ec:	2300      	movs	r3, #0
 80036ee:	2298      	movs	r2, #152	@ 0x98
 80036f0:	18ba      	adds	r2, r7, r2
 80036f2:	6013      	str	r3, [r2, #0]

  while (1)
  {
    uint32_t now = HAL_GetTick();
 80036f4:	f000 fea4 	bl	8004440 <HAL_GetTick>
 80036f8:	0003      	movs	r3, r0
 80036fa:	2488      	movs	r4, #136	@ 0x88
 80036fc:	193a      	adds	r2, r7, r4
 80036fe:	6013      	str	r3, [r2, #0]

    gps_task(now);
 8003700:	193b      	adds	r3, r7, r4
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	0018      	movs	r0, r3
 8003706:	f7ff fc97 	bl	8003038 <gps_task>

    if (gps_fix_valid && (now - last_tx) > 5000)
 800370a:	4bac      	ldr	r3, [pc, #688]	@ (80039bc <main+0x31c>)
 800370c:	781b      	ldrb	r3, [r3, #0]
 800370e:	b2db      	uxtb	r3, r3
 8003710:	2b00      	cmp	r3, #0
 8003712:	d013      	beq.n	800373c <main+0x9c>
 8003714:	4baa      	ldr	r3, [pc, #680]	@ (80039c0 <main+0x320>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	193a      	adds	r2, r7, r4
 800371a:	6812      	ldr	r2, [r2, #0]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	4aa9      	ldr	r2, [pc, #676]	@ (80039c4 <main+0x324>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d90b      	bls.n	800373c <main+0x9c>
    {
      last_tx = now;
 8003724:	4ba6      	ldr	r3, [pc, #664]	@ (80039c0 <main+0x320>)
 8003726:	193a      	adds	r2, r7, r4
 8003728:	6812      	ldr	r2, [r2, #0]
 800372a:	601a      	str	r2, [r3, #0]
      lora_send_gps_e7(gps_lat_e7, gps_lon_e7);
 800372c:	4ba6      	ldr	r3, [pc, #664]	@ (80039c8 <main+0x328>)
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	4ba6      	ldr	r3, [pc, #664]	@ (80039cc <main+0x32c>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	0019      	movs	r1, r3
 8003736:	0010      	movs	r0, r2
 8003738:	f7ff fe0e 	bl	8003358 <lora_send_gps_e7>
    }

    if (op_mode == 0)
 800373c:	4ba4      	ldr	r3, [pc, #656]	@ (80039d0 <main+0x330>)
 800373e:	781b      	ldrb	r3, [r3, #0]
 8003740:	b2db      	uxtb	r3, r3
 8003742:	2b00      	cmp	r3, #0
 8003744:	d14a      	bne.n	80037dc <main+0x13c>
    {
      if (gps_fix_valid) { HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); }
 8003746:	4b9d      	ldr	r3, [pc, #628]	@ (80039bc <main+0x31c>)
 8003748:	781b      	ldrb	r3, [r3, #0]
 800374a:	b2db      	uxtb	r3, r3
 800374c:	2b00      	cmp	r3, #0
 800374e:	d006      	beq.n	800375e <main+0xbe>
 8003750:	4ba0      	ldr	r3, [pc, #640]	@ (80039d4 <main+0x334>)
 8003752:	2201      	movs	r2, #1
 8003754:	2140      	movs	r1, #64	@ 0x40
 8003756:	0018      	movs	r0, r3
 8003758:	f001 fad2 	bl	8004d00 <HAL_GPIO_WritePin>
 800375c:	e005      	b.n	800376a <main+0xca>
      else               { HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); }
 800375e:	4b9d      	ldr	r3, [pc, #628]	@ (80039d4 <main+0x334>)
 8003760:	2200      	movs	r2, #0
 8003762:	2140      	movs	r1, #64	@ 0x40
 8003764:	0018      	movs	r0, r3
 8003766:	f001 facb 	bl	8004d00 <HAL_GPIO_WritePin>

      if ((now - gps_last_rx_ms) > 1000)
 800376a:	4b9b      	ldr	r3, [pc, #620]	@ (80039d8 <main+0x338>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	2188      	movs	r1, #136	@ 0x88
 8003770:	187a      	adds	r2, r7, r1
 8003772:	6812      	ldr	r2, [r2, #0]
 8003774:	1ad2      	subs	r2, r2, r3
 8003776:	23fa      	movs	r3, #250	@ 0xfa
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	429a      	cmp	r2, r3
 800377c:	d913      	bls.n	80037a6 <main+0x106>
      {
        if ((now - last_blink) > 500) { last_blink = now; HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin); }
 800377e:	187b      	adds	r3, r7, r1
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	209c      	movs	r0, #156	@ 0x9c
 8003784:	183b      	adds	r3, r7, r0
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	1ad2      	subs	r2, r2, r3
 800378a:	23fa      	movs	r3, #250	@ 0xfa
 800378c:	005b      	lsls	r3, r3, #1
 800378e:	429a      	cmp	r2, r3
 8003790:	d90f      	bls.n	80037b2 <main+0x112>
 8003792:	187b      	adds	r3, r7, r1
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	183a      	adds	r2, r7, r0
 8003798:	6013      	str	r3, [r2, #0]
 800379a:	4b8e      	ldr	r3, [pc, #568]	@ (80039d4 <main+0x334>)
 800379c:	2180      	movs	r1, #128	@ 0x80
 800379e:	0018      	movs	r0, r3
 80037a0:	f001 facb 	bl	8004d3a <HAL_GPIO_TogglePin>
 80037a4:	e005      	b.n	80037b2 <main+0x112>
      }
      else
      {
        HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80037a6:	4b8b      	ldr	r3, [pc, #556]	@ (80039d4 <main+0x334>)
 80037a8:	2200      	movs	r2, #0
 80037aa:	2180      	movs	r1, #128	@ 0x80
 80037ac:	0018      	movs	r0, r3
 80037ae:	f001 faa7 	bl	8004d00 <HAL_GPIO_WritePin>
      }

      if ((now - led_hb) > 250) { led_hb = now; HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin); }
 80037b2:	2188      	movs	r1, #136	@ 0x88
 80037b4:	187b      	adds	r3, r7, r1
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	2098      	movs	r0, #152	@ 0x98
 80037ba:	183b      	adds	r3, r7, r0
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	1ad3      	subs	r3, r2, r3
 80037c0:	2bfa      	cmp	r3, #250	@ 0xfa
 80037c2:	d91e      	bls.n	8003802 <main+0x162>
 80037c4:	187b      	adds	r3, r7, r1
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	183a      	adds	r2, r7, r0
 80037ca:	6013      	str	r3, [r2, #0]
 80037cc:	2380      	movs	r3, #128	@ 0x80
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	4a80      	ldr	r2, [pc, #512]	@ (80039d4 <main+0x334>)
 80037d2:	0019      	movs	r1, r3
 80037d4:	0010      	movs	r0, r2
 80037d6:	f001 fab0 	bl	8004d3a <HAL_GPIO_TogglePin>
 80037da:	e012      	b.n	8003802 <main+0x162>
    }
    else
    {
      HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80037dc:	4b7d      	ldr	r3, [pc, #500]	@ (80039d4 <main+0x334>)
 80037de:	2200      	movs	r2, #0
 80037e0:	2140      	movs	r1, #64	@ 0x40
 80037e2:	0018      	movs	r0, r3
 80037e4:	f001 fa8c 	bl	8004d00 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80037e8:	4b7a      	ldr	r3, [pc, #488]	@ (80039d4 <main+0x334>)
 80037ea:	2200      	movs	r2, #0
 80037ec:	2180      	movs	r1, #128	@ 0x80
 80037ee:	0018      	movs	r0, r3
 80037f0:	f001 fa86 	bl	8004d00 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 80037f4:	2380      	movs	r3, #128	@ 0x80
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	4876      	ldr	r0, [pc, #472]	@ (80039d4 <main+0x334>)
 80037fa:	2200      	movs	r2, #0
 80037fc:	0019      	movs	r1, r3
 80037fe:	f001 fa7f 	bl	8004d00 <HAL_GPIO_WritePin>
    }

    if (led3_pulse_until)
 8003802:	4b76      	ldr	r3, [pc, #472]	@ (80039dc <main+0x33c>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d010      	beq.n	800382c <main+0x18c>
    {
      if (now >= led3_pulse_until) { led3_pulse_until = 0; HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); }
 800380a:	4b74      	ldr	r3, [pc, #464]	@ (80039dc <main+0x33c>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	2288      	movs	r2, #136	@ 0x88
 8003810:	18ba      	adds	r2, r7, r2
 8003812:	6812      	ldr	r2, [r2, #0]
 8003814:	429a      	cmp	r2, r3
 8003816:	d309      	bcc.n	800382c <main+0x18c>
 8003818:	4b70      	ldr	r3, [pc, #448]	@ (80039dc <main+0x33c>)
 800381a:	2200      	movs	r2, #0
 800381c:	601a      	str	r2, [r3, #0]
 800381e:	2380      	movs	r3, #128	@ 0x80
 8003820:	005b      	lsls	r3, r3, #1
 8003822:	486c      	ldr	r0, [pc, #432]	@ (80039d4 <main+0x334>)
 8003824:	2200      	movs	r2, #0
 8003826:	0019      	movs	r1, r3
 8003828:	f001 fa6a 	bl	8004d00 <HAL_GPIO_WritePin>
    }

    if(lora_ready)
 800382c:	4b6c      	ldr	r3, [pc, #432]	@ (80039e0 <main+0x340>)
 800382e:	781b      	ldrb	r3, [r3, #0]
 8003830:	b2db      	uxtb	r3, r3
 8003832:	2b00      	cmp	r3, #0
 8003834:	d100      	bne.n	8003838 <main+0x198>
 8003836:	e75d      	b.n	80036f4 <main+0x54>
    {
      lora_ready = 0;
 8003838:	4b69      	ldr	r3, [pc, #420]	@ (80039e0 <main+0x340>)
 800383a:	2200      	movs	r2, #0
 800383c:	701a      	strb	r2, [r3, #0]
      char buf[LBUF]; size_t n=0;
 800383e:	2300      	movs	r3, #0
 8003840:	2294      	movs	r2, #148	@ 0x94
 8003842:	18ba      	adds	r2, r7, r2
 8003844:	6013      	str	r3, [r2, #0]
      while(n<LBUF-1){ char c=lora_line[n]; buf[n]=c; if(!c) break; n++; }
 8003846:	e019      	b.n	800387c <main+0x1dc>
 8003848:	2487      	movs	r4, #135	@ 0x87
 800384a:	193b      	adds	r3, r7, r4
 800384c:	4965      	ldr	r1, [pc, #404]	@ (80039e4 <main+0x344>)
 800384e:	2094      	movs	r0, #148	@ 0x94
 8003850:	183a      	adds	r2, r7, r0
 8003852:	6812      	ldr	r2, [r2, #0]
 8003854:	188a      	adds	r2, r1, r2
 8003856:	7812      	ldrb	r2, [r2, #0]
 8003858:	701a      	strb	r2, [r3, #0]
 800385a:	1d3a      	adds	r2, r7, #4
 800385c:	0001      	movs	r1, r0
 800385e:	187b      	adds	r3, r7, r1
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	18d3      	adds	r3, r2, r3
 8003864:	193a      	adds	r2, r7, r4
 8003866:	7812      	ldrb	r2, [r2, #0]
 8003868:	701a      	strb	r2, [r3, #0]
 800386a:	193b      	adds	r3, r7, r4
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d00a      	beq.n	8003888 <main+0x1e8>
 8003872:	187b      	adds	r3, r7, r1
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	3301      	adds	r3, #1
 8003878:	187a      	adds	r2, r7, r1
 800387a:	6013      	str	r3, [r2, #0]
 800387c:	2394      	movs	r3, #148	@ 0x94
 800387e:	18fb      	adds	r3, r7, r3
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	2b7e      	cmp	r3, #126	@ 0x7e
 8003884:	d9e0      	bls.n	8003848 <main+0x1a8>
 8003886:	e000      	b.n	800388a <main+0x1ea>
 8003888:	46c0      	nop			@ (mov r8, r8)
      buf[LBUF-1]=0;
 800388a:	1d3b      	adds	r3, r7, #4
 800388c:	227f      	movs	r2, #127	@ 0x7f
 800388e:	2100      	movs	r1, #0
 8003890:	5499      	strb	r1, [r3, r2]

      if(VERBOSE){ vdbg("LORA RX: "); vdbg(buf); vdbg("\r\n"); }
 8003892:	4b55      	ldr	r3, [pc, #340]	@ (80039e8 <main+0x348>)
 8003894:	0018      	movs	r0, r3
 8003896:	f7ff f84b 	bl	8002930 <vdbg>
 800389a:	1d3b      	adds	r3, r7, #4
 800389c:	0018      	movs	r0, r3
 800389e:	f7ff f847 	bl	8002930 <vdbg>
 80038a2:	4b52      	ldr	r3, [pc, #328]	@ (80039ec <main+0x34c>)
 80038a4:	0018      	movs	r0, r3
 80038a6:	f7ff f843 	bl	8002930 <vdbg>

      if(!strncmp(buf,"MODE=0",6)) { op_mode = 0; if(VERBOSE) vdbg("MODE:0\r\n"); }
 80038aa:	4951      	ldr	r1, [pc, #324]	@ (80039f0 <main+0x350>)
 80038ac:	1d3b      	adds	r3, r7, #4
 80038ae:	2206      	movs	r2, #6
 80038b0:	0018      	movs	r0, r3
 80038b2:	f006 fa2f 	bl	8009d14 <strncmp>
 80038b6:	1e03      	subs	r3, r0, #0
 80038b8:	d107      	bne.n	80038ca <main+0x22a>
 80038ba:	4b45      	ldr	r3, [pc, #276]	@ (80039d0 <main+0x330>)
 80038bc:	2200      	movs	r2, #0
 80038be:	701a      	strb	r2, [r3, #0]
 80038c0:	4b4c      	ldr	r3, [pc, #304]	@ (80039f4 <main+0x354>)
 80038c2:	0018      	movs	r0, r3
 80038c4:	f7ff f834 	bl	8002930 <vdbg>
 80038c8:	e714      	b.n	80036f4 <main+0x54>
      else if(!strncmp(buf,"MODE=1",6)) { op_mode = 1; if(VERBOSE) vdbg("MODE:1\r\n"); leds_all_off(); led3_pulse_until = 0; HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET); }
 80038ca:	494b      	ldr	r1, [pc, #300]	@ (80039f8 <main+0x358>)
 80038cc:	1d3b      	adds	r3, r7, #4
 80038ce:	2206      	movs	r2, #6
 80038d0:	0018      	movs	r0, r3
 80038d2:	f006 fa1f 	bl	8009d14 <strncmp>
 80038d6:	1e03      	subs	r3, r0, #0
 80038d8:	d11a      	bne.n	8003910 <main+0x270>
 80038da:	4b3d      	ldr	r3, [pc, #244]	@ (80039d0 <main+0x330>)
 80038dc:	2201      	movs	r2, #1
 80038de:	701a      	strb	r2, [r3, #0]
 80038e0:	4b46      	ldr	r3, [pc, #280]	@ (80039fc <main+0x35c>)
 80038e2:	0018      	movs	r0, r3
 80038e4:	f7ff f824 	bl	8002930 <vdbg>
 80038e8:	f7ff f858 	bl	800299c <leds_all_off>
 80038ec:	4b3b      	ldr	r3, [pc, #236]	@ (80039dc <main+0x33c>)
 80038ee:	2200      	movs	r2, #0
 80038f0:	601a      	str	r2, [r3, #0]
 80038f2:	2380      	movs	r3, #128	@ 0x80
 80038f4:	005b      	lsls	r3, r3, #1
 80038f6:	4837      	ldr	r0, [pc, #220]	@ (80039d4 <main+0x334>)
 80038f8:	2200      	movs	r2, #0
 80038fa:	0019      	movs	r1, r3
 80038fc:	f001 fa00 	bl	8004d00 <HAL_GPIO_WritePin>
 8003900:	2380      	movs	r3, #128	@ 0x80
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	4833      	ldr	r0, [pc, #204]	@ (80039d4 <main+0x334>)
 8003906:	2200      	movs	r2, #0
 8003908:	0019      	movs	r1, r3
 800390a:	f001 f9f9 	bl	8004d00 <HAL_GPIO_WritePin>
 800390e:	e6f1      	b.n	80036f4 <main+0x54>
      else
      {
        int cmd=-1;
 8003910:	2301      	movs	r3, #1
 8003912:	425b      	negs	r3, r3
 8003914:	2290      	movs	r2, #144	@ 0x90
 8003916:	18ba      	adds	r2, r7, r2
 8003918:	6013      	str	r3, [r2, #0]
        for(char* p=buf; *p; ++p){ if(isdigit((unsigned char)*p)){ cmd = (*p - '0'); break; } }
 800391a:	1d3b      	adds	r3, r7, #4
 800391c:	228c      	movs	r2, #140	@ 0x8c
 800391e:	18ba      	adds	r2, r7, r2
 8003920:	6013      	str	r3, [r2, #0]
 8003922:	e019      	b.n	8003958 <main+0x2b8>
 8003924:	218c      	movs	r1, #140	@ 0x8c
 8003926:	187b      	adds	r3, r7, r1
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	781b      	ldrb	r3, [r3, #0]
 800392c:	1c5a      	adds	r2, r3, #1
 800392e:	4b34      	ldr	r3, [pc, #208]	@ (8003a00 <main+0x360>)
 8003930:	18d3      	adds	r3, r2, r3
 8003932:	781b      	ldrb	r3, [r3, #0]
 8003934:	001a      	movs	r2, r3
 8003936:	2304      	movs	r3, #4
 8003938:	4013      	ands	r3, r2
 800393a:	d007      	beq.n	800394c <main+0x2ac>
 800393c:	187b      	adds	r3, r7, r1
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	781b      	ldrb	r3, [r3, #0]
 8003942:	3b30      	subs	r3, #48	@ 0x30
 8003944:	2290      	movs	r2, #144	@ 0x90
 8003946:	18ba      	adds	r2, r7, r2
 8003948:	6013      	str	r3, [r2, #0]
 800394a:	e00b      	b.n	8003964 <main+0x2c4>
 800394c:	228c      	movs	r2, #140	@ 0x8c
 800394e:	18bb      	adds	r3, r7, r2
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	3301      	adds	r3, #1
 8003954:	18ba      	adds	r2, r7, r2
 8003956:	6013      	str	r3, [r2, #0]
 8003958:	238c      	movs	r3, #140	@ 0x8c
 800395a:	18fb      	adds	r3, r7, r3
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	781b      	ldrb	r3, [r3, #0]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d1df      	bne.n	8003924 <main+0x284>
        if(op_mode==1)
 8003964:	4b1a      	ldr	r3, [pc, #104]	@ (80039d0 <main+0x330>)
 8003966:	781b      	ldrb	r3, [r3, #0]
 8003968:	b2db      	uxtb	r3, r3
 800396a:	2b01      	cmp	r3, #1
 800396c:	d114      	bne.n	8003998 <main+0x2f8>
        {
          if(cmd>=0 && cmd<=4){ leds_apply_cmd((uint8_t)cmd); }
 800396e:	2290      	movs	r2, #144	@ 0x90
 8003970:	18bb      	adds	r3, r7, r2
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	2b00      	cmp	r3, #0
 8003976:	db0a      	blt.n	800398e <main+0x2ee>
 8003978:	18bb      	adds	r3, r7, r2
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	2b04      	cmp	r3, #4
 800397e:	dc06      	bgt.n	800398e <main+0x2ee>
 8003980:	18bb      	adds	r3, r7, r2
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	b2db      	uxtb	r3, r3
 8003986:	0018      	movs	r0, r3
 8003988:	f7ff f862 	bl	8002a50 <leds_apply_cmd>
 800398c:	e010      	b.n	80039b0 <main+0x310>
          else { vdbg("LED CMD:IGNORED\r\n"); }
 800398e:	4b1d      	ldr	r3, [pc, #116]	@ (8003a04 <main+0x364>)
 8003990:	0018      	movs	r0, r3
 8003992:	f7fe ffcd 	bl	8002930 <vdbg>
 8003996:	e6ad      	b.n	80036f4 <main+0x54>
        }
        else
        {
          if(cmd==0){ leds_all_off(); vdbg("LED SET:0\r\n"); }
 8003998:	2390      	movs	r3, #144	@ 0x90
 800399a:	18fb      	adds	r3, r7, r3
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d000      	beq.n	80039a4 <main+0x304>
 80039a2:	e6a7      	b.n	80036f4 <main+0x54>
 80039a4:	f7fe fffa 	bl	800299c <leds_all_off>
 80039a8:	4b17      	ldr	r3, [pc, #92]	@ (8003a08 <main+0x368>)
 80039aa:	0018      	movs	r0, r3
 80039ac:	f7fe ffc0 	bl	8002930 <vdbg>
  {
 80039b0:	e6a0      	b.n	80036f4 <main+0x54>
 80039b2:	46c0      	nop			@ (mov r8, r8)
 80039b4:	0800cd20 	.word	0x0800cd20
 80039b8:	00000bb8 	.word	0x00000bb8
 80039bc:	20000305 	.word	0x20000305
 80039c0:	20000320 	.word	0x20000320
 80039c4:	00001388 	.word	0x00001388
 80039c8:	20000308 	.word	0x20000308
 80039cc:	2000030c 	.word	0x2000030c
 80039d0:	20000000 	.word	0x20000000
 80039d4:	50000800 	.word	0x50000800
 80039d8:	20000314 	.word	0x20000314
 80039dc:	2000031c 	.word	0x2000031c
 80039e0:	2000027c 	.word	0x2000027c
 80039e4:	200001f8 	.word	0x200001f8
 80039e8:	0800cd40 	.word	0x0800cd40
 80039ec:	0800cbd4 	.word	0x0800cbd4
 80039f0:	0800cd4c 	.word	0x0800cd4c
 80039f4:	0800cd54 	.word	0x0800cd54
 80039f8:	0800cd60 	.word	0x0800cd60
 80039fc:	0800cd68 	.word	0x0800cd68
 8003a00:	0800d0d0 	.word	0x0800d0d0
 8003a04:	0800cd74 	.word	0x0800cd74
 8003a08:	0800cb60 	.word	0x0800cb60

08003a0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003a0c:	b590      	push	{r4, r7, lr}
 8003a0e:	b095      	sub	sp, #84	@ 0x54
 8003a10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003a12:	2414      	movs	r4, #20
 8003a14:	193b      	adds	r3, r7, r4
 8003a16:	0018      	movs	r0, r3
 8003a18:	233c      	movs	r3, #60	@ 0x3c
 8003a1a:	001a      	movs	r2, r3
 8003a1c:	2100      	movs	r1, #0
 8003a1e:	f006 f971 	bl	8009d04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003a22:	1d3b      	adds	r3, r7, #4
 8003a24:	0018      	movs	r0, r3
 8003a26:	2310      	movs	r3, #16
 8003a28:	001a      	movs	r2, r3
 8003a2a:	2100      	movs	r1, #0
 8003a2c:	f006 f96a 	bl	8009d04 <memset>

  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a30:	2380      	movs	r3, #128	@ 0x80
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	0018      	movs	r0, r3
 8003a36:	f001 f99b 	bl	8004d70 <HAL_PWREx_ControlVoltageScaling>

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003a3a:	193b      	adds	r3, r7, r4
 8003a3c:	2202      	movs	r2, #2
 8003a3e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003a40:	193b      	adds	r3, r7, r4
 8003a42:	2280      	movs	r2, #128	@ 0x80
 8003a44:	0052      	lsls	r2, r2, #1
 8003a46:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8003a48:	193b      	adds	r3, r7, r4
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003a4e:	193b      	adds	r3, r7, r4
 8003a50:	2240      	movs	r2, #64	@ 0x40
 8003a52:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003a54:	193b      	adds	r3, r7, r4
 8003a56:	2200      	movs	r2, #0
 8003a58:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) { Error_Handler(); }
 8003a5a:	193b      	adds	r3, r7, r4
 8003a5c:	0018      	movs	r0, r3
 8003a5e:	f001 f9d3 	bl	8004e08 <HAL_RCC_OscConfig>
 8003a62:	1e03      	subs	r3, r0, #0
 8003a64:	d001      	beq.n	8003a6a <SystemClock_Config+0x5e>
 8003a66:	f000 f8dd 	bl	8003c24 <Error_Handler>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 8003a6a:	1d3b      	adds	r3, r7, #4
 8003a6c:	2207      	movs	r2, #7
 8003a6e:	601a      	str	r2, [r3, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003a70:	1d3b      	adds	r3, r7, #4
 8003a72:	2200      	movs	r2, #0
 8003a74:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003a76:	1d3b      	adds	r3, r7, #4
 8003a78:	2200      	movs	r2, #0
 8003a7a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003a7c:	1d3b      	adds	r3, r7, #4
 8003a7e:	2200      	movs	r2, #0
 8003a80:	60da      	str	r2, [r3, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) { Error_Handler(); }
 8003a82:	1d3b      	adds	r3, r7, #4
 8003a84:	2100      	movs	r1, #0
 8003a86:	0018      	movs	r0, r3
 8003a88:	f001 fd1e 	bl	80054c8 <HAL_RCC_ClockConfig>
 8003a8c:	1e03      	subs	r3, r0, #0
 8003a8e:	d001      	beq.n	8003a94 <SystemClock_Config+0x88>
 8003a90:	f000 f8c8 	bl	8003c24 <Error_Handler>
}
 8003a94:	46c0      	nop			@ (mov r8, r8)
 8003a96:	46bd      	mov	sp, r7
 8003a98:	b015      	add	sp, #84	@ 0x54
 8003a9a:	bd90      	pop	{r4, r7, pc}

08003a9c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b084      	sub	sp, #16
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  if(huart == &huart1)
 8003aa4:	687a      	ldr	r2, [r7, #4]
 8003aa6:	4b51      	ldr	r3, [pc, #324]	@ (8003bec <HAL_UART_RxCpltCallback+0x150>)
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d136      	bne.n	8003b1a <HAL_UART_RxCpltCallback+0x7e>
  {
    char c = (char)lora_rx_byte;
 8003aac:	210e      	movs	r1, #14
 8003aae:	187b      	adds	r3, r7, r1
 8003ab0:	4a4f      	ldr	r2, [pc, #316]	@ (8003bf0 <HAL_UART_RxCpltCallback+0x154>)
 8003ab2:	7812      	ldrb	r2, [r2, #0]
 8003ab4:	701a      	strb	r2, [r3, #0]
    if(!lora_ready)
 8003ab6:	4b4f      	ldr	r3, [pc, #316]	@ (8003bf4 <HAL_UART_RxCpltCallback+0x158>)
 8003ab8:	781b      	ldrb	r3, [r3, #0]
 8003aba:	b2db      	uxtb	r3, r3
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d129      	bne.n	8003b14 <HAL_UART_RxCpltCallback+0x78>
    {
      if(c=='\n' || c=='\r')
 8003ac0:	187b      	adds	r3, r7, r1
 8003ac2:	781b      	ldrb	r3, [r3, #0]
 8003ac4:	2b0a      	cmp	r3, #10
 8003ac6:	d003      	beq.n	8003ad0 <HAL_UART_RxCpltCallback+0x34>
 8003ac8:	187b      	adds	r3, r7, r1
 8003aca:	781b      	ldrb	r3, [r3, #0]
 8003acc:	2b0d      	cmp	r3, #13
 8003ace:	d10f      	bne.n	8003af0 <HAL_UART_RxCpltCallback+0x54>
      {
        if(lora_len>0){ lora_line[lora_len]=0; lora_ready=1; lora_len=0; }
 8003ad0:	4b49      	ldr	r3, [pc, #292]	@ (8003bf8 <HAL_UART_RxCpltCallback+0x15c>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d01d      	beq.n	8003b14 <HAL_UART_RxCpltCallback+0x78>
 8003ad8:	4b47      	ldr	r3, [pc, #284]	@ (8003bf8 <HAL_UART_RxCpltCallback+0x15c>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a47      	ldr	r2, [pc, #284]	@ (8003bfc <HAL_UART_RxCpltCallback+0x160>)
 8003ade:	2100      	movs	r1, #0
 8003ae0:	54d1      	strb	r1, [r2, r3]
 8003ae2:	4b44      	ldr	r3, [pc, #272]	@ (8003bf4 <HAL_UART_RxCpltCallback+0x158>)
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	701a      	strb	r2, [r3, #0]
 8003ae8:	4b43      	ldr	r3, [pc, #268]	@ (8003bf8 <HAL_UART_RxCpltCallback+0x15c>)
 8003aea:	2200      	movs	r2, #0
 8003aec:	601a      	str	r2, [r3, #0]
 8003aee:	e011      	b.n	8003b14 <HAL_UART_RxCpltCallback+0x78>
      }
      else if(lora_len < LBUF-1)
 8003af0:	4b41      	ldr	r3, [pc, #260]	@ (8003bf8 <HAL_UART_RxCpltCallback+0x15c>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	2b7e      	cmp	r3, #126	@ 0x7e
 8003af6:	d80a      	bhi.n	8003b0e <HAL_UART_RxCpltCallback+0x72>
      {
        lora_line[lora_len++] = c;
 8003af8:	4b3f      	ldr	r3, [pc, #252]	@ (8003bf8 <HAL_UART_RxCpltCallback+0x15c>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	1c59      	adds	r1, r3, #1
 8003afe:	4a3e      	ldr	r2, [pc, #248]	@ (8003bf8 <HAL_UART_RxCpltCallback+0x15c>)
 8003b00:	6011      	str	r1, [r2, #0]
 8003b02:	4a3e      	ldr	r2, [pc, #248]	@ (8003bfc <HAL_UART_RxCpltCallback+0x160>)
 8003b04:	210e      	movs	r1, #14
 8003b06:	1879      	adds	r1, r7, r1
 8003b08:	7809      	ldrb	r1, [r1, #0]
 8003b0a:	54d1      	strb	r1, [r2, r3]
 8003b0c:	e002      	b.n	8003b14 <HAL_UART_RxCpltCallback+0x78>
      }
      else
      {
        lora_len = 0;
 8003b0e:	4b3a      	ldr	r3, [pc, #232]	@ (8003bf8 <HAL_UART_RxCpltCallback+0x15c>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	601a      	str	r2, [r3, #0]
      }
    }
    StartLoRaRxIT();
 8003b14:	f7fe ff22 	bl	800295c <StartLoRaRxIT>
        }
      }
    }
    StartGPSRxIT();
  }
}
 8003b18:	e064      	b.n	8003be4 <HAL_UART_RxCpltCallback+0x148>
  else if(huart == &hlpuart1)
 8003b1a:	687a      	ldr	r2, [r7, #4]
 8003b1c:	4b38      	ldr	r3, [pc, #224]	@ (8003c00 <HAL_UART_RxCpltCallback+0x164>)
 8003b1e:	429a      	cmp	r2, r3
 8003b20:	d160      	bne.n	8003be4 <HAL_UART_RxCpltCallback+0x148>
    char c = (char)gps_rx_byte;
 8003b22:	210f      	movs	r1, #15
 8003b24:	187b      	adds	r3, r7, r1
 8003b26:	4a37      	ldr	r2, [pc, #220]	@ (8003c04 <HAL_UART_RxCpltCallback+0x168>)
 8003b28:	7812      	ldrb	r2, [r2, #0]
 8003b2a:	701a      	strb	r2, [r3, #0]
    gps_byte_count++;
 8003b2c:	4b36      	ldr	r3, [pc, #216]	@ (8003c08 <HAL_UART_RxCpltCallback+0x16c>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	1c5a      	adds	r2, r3, #1
 8003b32:	4b35      	ldr	r3, [pc, #212]	@ (8003c08 <HAL_UART_RxCpltCallback+0x16c>)
 8003b34:	601a      	str	r2, [r3, #0]
    if(!gps_ready)
 8003b36:	4b35      	ldr	r3, [pc, #212]	@ (8003c0c <HAL_UART_RxCpltCallback+0x170>)
 8003b38:	781b      	ldrb	r3, [r3, #0]
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d14f      	bne.n	8003be0 <HAL_UART_RxCpltCallback+0x144>
      if(gps_lp == 0){
 8003b40:	4b33      	ldr	r3, [pc, #204]	@ (8003c10 <HAL_UART_RxCpltCallback+0x174>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d10f      	bne.n	8003b68 <HAL_UART_RxCpltCallback+0xcc>
        if(c == '$'){ ((volatile char*)gps_line)[gps_lp++] = c; }
 8003b48:	0008      	movs	r0, r1
 8003b4a:	187b      	adds	r3, r7, r1
 8003b4c:	781b      	ldrb	r3, [r3, #0]
 8003b4e:	2b24      	cmp	r3, #36	@ 0x24
 8003b50:	d146      	bne.n	8003be0 <HAL_UART_RxCpltCallback+0x144>
 8003b52:	4b2f      	ldr	r3, [pc, #188]	@ (8003c10 <HAL_UART_RxCpltCallback+0x174>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	1c59      	adds	r1, r3, #1
 8003b58:	4a2d      	ldr	r2, [pc, #180]	@ (8003c10 <HAL_UART_RxCpltCallback+0x174>)
 8003b5a:	6011      	str	r1, [r2, #0]
 8003b5c:	4a2d      	ldr	r2, [pc, #180]	@ (8003c14 <HAL_UART_RxCpltCallback+0x178>)
 8003b5e:	189b      	adds	r3, r3, r2
 8003b60:	183a      	adds	r2, r7, r0
 8003b62:	7812      	ldrb	r2, [r2, #0]
 8003b64:	701a      	strb	r2, [r3, #0]
 8003b66:	e03b      	b.n	8003be0 <HAL_UART_RxCpltCallback+0x144>
        if(c=='\n' || c=='\r')
 8003b68:	220f      	movs	r2, #15
 8003b6a:	18bb      	adds	r3, r7, r2
 8003b6c:	781b      	ldrb	r3, [r3, #0]
 8003b6e:	2b0a      	cmp	r3, #10
 8003b70:	d003      	beq.n	8003b7a <HAL_UART_RxCpltCallback+0xde>
 8003b72:	18bb      	adds	r3, r7, r2
 8003b74:	781b      	ldrb	r3, [r3, #0]
 8003b76:	2b0d      	cmp	r3, #13
 8003b78:	d11f      	bne.n	8003bba <HAL_UART_RxCpltCallback+0x11e>
          ((volatile char*)gps_line)[gps_lp]=0; gps_ready=1; gps_lp=0;
 8003b7a:	4b25      	ldr	r3, [pc, #148]	@ (8003c10 <HAL_UART_RxCpltCallback+0x174>)
 8003b7c:	681a      	ldr	r2, [r3, #0]
 8003b7e:	4b25      	ldr	r3, [pc, #148]	@ (8003c14 <HAL_UART_RxCpltCallback+0x178>)
 8003b80:	18d3      	adds	r3, r2, r3
 8003b82:	2200      	movs	r2, #0
 8003b84:	701a      	strb	r2, [r3, #0]
 8003b86:	4b21      	ldr	r3, [pc, #132]	@ (8003c0c <HAL_UART_RxCpltCallback+0x170>)
 8003b88:	2201      	movs	r2, #1
 8003b8a:	701a      	strb	r2, [r3, #0]
 8003b8c:	4b20      	ldr	r3, [pc, #128]	@ (8003c10 <HAL_UART_RxCpltCallback+0x174>)
 8003b8e:	2200      	movs	r2, #0
 8003b90:	601a      	str	r2, [r3, #0]
          if (op_mode == 0) { led3_pulse_until = HAL_GetTick() + 120; HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET); }
 8003b92:	4b21      	ldr	r3, [pc, #132]	@ (8003c18 <HAL_UART_RxCpltCallback+0x17c>)
 8003b94:	781b      	ldrb	r3, [r3, #0]
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d121      	bne.n	8003be0 <HAL_UART_RxCpltCallback+0x144>
 8003b9c:	f000 fc50 	bl	8004440 <HAL_GetTick>
 8003ba0:	0003      	movs	r3, r0
 8003ba2:	3378      	adds	r3, #120	@ 0x78
 8003ba4:	001a      	movs	r2, r3
 8003ba6:	4b1d      	ldr	r3, [pc, #116]	@ (8003c1c <HAL_UART_RxCpltCallback+0x180>)
 8003ba8:	601a      	str	r2, [r3, #0]
 8003baa:	2380      	movs	r3, #128	@ 0x80
 8003bac:	005b      	lsls	r3, r3, #1
 8003bae:	481c      	ldr	r0, [pc, #112]	@ (8003c20 <HAL_UART_RxCpltCallback+0x184>)
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	0019      	movs	r1, r3
 8003bb4:	f001 f8a4 	bl	8004d00 <HAL_GPIO_WritePin>
 8003bb8:	e012      	b.n	8003be0 <HAL_UART_RxCpltCallback+0x144>
        else if(gps_lp < GPS_LINE_MAX-1)
 8003bba:	4b15      	ldr	r3, [pc, #84]	@ (8003c10 <HAL_UART_RxCpltCallback+0x174>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	2b7e      	cmp	r3, #126	@ 0x7e
 8003bc0:	d80b      	bhi.n	8003bda <HAL_UART_RxCpltCallback+0x13e>
          ((volatile char*)gps_line)[gps_lp++] = c;
 8003bc2:	4b13      	ldr	r3, [pc, #76]	@ (8003c10 <HAL_UART_RxCpltCallback+0x174>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	1c59      	adds	r1, r3, #1
 8003bc8:	4a11      	ldr	r2, [pc, #68]	@ (8003c10 <HAL_UART_RxCpltCallback+0x174>)
 8003bca:	6011      	str	r1, [r2, #0]
 8003bcc:	4a11      	ldr	r2, [pc, #68]	@ (8003c14 <HAL_UART_RxCpltCallback+0x178>)
 8003bce:	189b      	adds	r3, r3, r2
 8003bd0:	220f      	movs	r2, #15
 8003bd2:	18ba      	adds	r2, r7, r2
 8003bd4:	7812      	ldrb	r2, [r2, #0]
 8003bd6:	701a      	strb	r2, [r3, #0]
 8003bd8:	e002      	b.n	8003be0 <HAL_UART_RxCpltCallback+0x144>
          gps_lp = 0;
 8003bda:	4b0d      	ldr	r3, [pc, #52]	@ (8003c10 <HAL_UART_RxCpltCallback+0x174>)
 8003bdc:	2200      	movs	r2, #0
 8003bde:	601a      	str	r2, [r3, #0]
    StartGPSRxIT();
 8003be0:	f7fe fecc 	bl	800297c <StartGPSRxIT>
}
 8003be4:	46c0      	nop			@ (mov r8, r8)
 8003be6:	46bd      	mov	sp, r7
 8003be8:	b004      	add	sp, #16
 8003bea:	bd80      	pop	{r7, pc}
 8003bec:	200003bc 	.word	0x200003bc
 8003bf0:	200001f4 	.word	0x200001f4
 8003bf4:	2000027c 	.word	0x2000027c
 8003bf8:	20000278 	.word	0x20000278
 8003bfc:	200001f8 	.word	0x200001f8
 8003c00:	20000328 	.word	0x20000328
 8003c04:	2000027d 	.word	0x2000027d
 8003c08:	20000318 	.word	0x20000318
 8003c0c:	20000304 	.word	0x20000304
 8003c10:	20000300 	.word	0x20000300
 8003c14:	20000280 	.word	0x20000280
 8003c18:	20000000 	.word	0x20000000
 8003c1c:	2000031c 	.word	0x2000031c
 8003c20:	50000800 	.word	0x50000800

08003c24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003c28:	b672      	cpsid	i
}
 8003c2a:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();
  while (1)
 8003c2c:	46c0      	nop			@ (mov r8, r8)
 8003c2e:	e7fd      	b.n	8003c2c <Error_Handler+0x8>

08003c30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b082      	sub	sp, #8
 8003c34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c36:	4b11      	ldr	r3, [pc, #68]	@ (8003c7c <HAL_MspInit+0x4c>)
 8003c38:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c3a:	4b10      	ldr	r3, [pc, #64]	@ (8003c7c <HAL_MspInit+0x4c>)
 8003c3c:	2101      	movs	r1, #1
 8003c3e:	430a      	orrs	r2, r1
 8003c40:	641a      	str	r2, [r3, #64]	@ 0x40
 8003c42:	4b0e      	ldr	r3, [pc, #56]	@ (8003c7c <HAL_MspInit+0x4c>)
 8003c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c46:	2201      	movs	r2, #1
 8003c48:	4013      	ands	r3, r2
 8003c4a:	607b      	str	r3, [r7, #4]
 8003c4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c4e:	4b0b      	ldr	r3, [pc, #44]	@ (8003c7c <HAL_MspInit+0x4c>)
 8003c50:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003c52:	4b0a      	ldr	r3, [pc, #40]	@ (8003c7c <HAL_MspInit+0x4c>)
 8003c54:	2180      	movs	r1, #128	@ 0x80
 8003c56:	0549      	lsls	r1, r1, #21
 8003c58:	430a      	orrs	r2, r1
 8003c5a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003c5c:	4b07      	ldr	r3, [pc, #28]	@ (8003c7c <HAL_MspInit+0x4c>)
 8003c5e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003c60:	2380      	movs	r3, #128	@ 0x80
 8003c62:	055b      	lsls	r3, r3, #21
 8003c64:	4013      	ands	r3, r2
 8003c66:	603b      	str	r3, [r7, #0]
 8003c68:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8003c6a:	23c0      	movs	r3, #192	@ 0xc0
 8003c6c:	00db      	lsls	r3, r3, #3
 8003c6e:	0018      	movs	r0, r3
 8003c70:	f000 fc14 	bl	800449c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003c74:	46c0      	nop			@ (mov r8, r8)
 8003c76:	46bd      	mov	sp, r7
 8003c78:	b002      	add	sp, #8
 8003c7a:	bd80      	pop	{r7, pc}
 8003c7c:	40021000 	.word	0x40021000

08003c80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003c84:	46c0      	nop			@ (mov r8, r8)
 8003c86:	e7fd      	b.n	8003c84 <NMI_Handler+0x4>

08003c88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003c8c:	46c0      	nop			@ (mov r8, r8)
 8003c8e:	e7fd      	b.n	8003c8c <HardFault_Handler+0x4>

08003c90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003c94:	46c0      	nop			@ (mov r8, r8)
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}

08003c9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003c9a:	b580      	push	{r7, lr}
 8003c9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003c9e:	46c0      	nop			@ (mov r8, r8)
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}

08003ca4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ca8:	f000 fbb8 	bl	800441c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003cac:	46c0      	nop			@ (mov r8, r8)
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
	...

08003cb4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003cb8:	4b03      	ldr	r3, [pc, #12]	@ (8003cc8 <USART1_IRQHandler+0x14>)
 8003cba:	0018      	movs	r0, r3
 8003cbc:	f002 f98a 	bl	8005fd4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003cc0:	46c0      	nop			@ (mov r8, r8)
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	46c0      	nop			@ (mov r8, r8)
 8003cc8:	200003bc 	.word	0x200003bc

08003ccc <USART3_4_5_6_LPUART1_IRQHandler>:

/**
  * @brief This function handles USART3, USART4, USART5, USART6, LPUART1 globlal Interrupts (combined with EXTI 28).
  */
void USART3_4_5_6_LPUART1_IRQHandler(void)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_5_6_LPUART1_IRQn 0 */

  /* USER CODE END USART3_4_5_6_LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8003cd0:	4b03      	ldr	r3, [pc, #12]	@ (8003ce0 <USART3_4_5_6_LPUART1_IRQHandler+0x14>)
 8003cd2:	0018      	movs	r0, r3
 8003cd4:	f002 f97e 	bl	8005fd4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_4_5_6_LPUART1_IRQn 1 */

  /* USER CODE END USART3_4_5_6_LPUART1_IRQn 1 */
}
 8003cd8:	46c0      	nop			@ (mov r8, r8)
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
 8003cde:	46c0      	nop			@ (mov r8, r8)
 8003ce0:	20000328 	.word	0x20000328

08003ce4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	af00      	add	r7, sp, #0
  return 1;
 8003ce8:	2301      	movs	r3, #1
}
 8003cea:	0018      	movs	r0, r3
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}

08003cf0 <_kill>:

int _kill(int pid, int sig)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b082      	sub	sp, #8
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003cfa:	f006 f8f9 	bl	8009ef0 <__errno>
 8003cfe:	0003      	movs	r3, r0
 8003d00:	2216      	movs	r2, #22
 8003d02:	601a      	str	r2, [r3, #0]
  return -1;
 8003d04:	2301      	movs	r3, #1
 8003d06:	425b      	negs	r3, r3
}
 8003d08:	0018      	movs	r0, r3
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	b002      	add	sp, #8
 8003d0e:	bd80      	pop	{r7, pc}

08003d10 <_exit>:

void _exit (int status)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b082      	sub	sp, #8
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003d18:	2301      	movs	r3, #1
 8003d1a:	425a      	negs	r2, r3
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	0011      	movs	r1, r2
 8003d20:	0018      	movs	r0, r3
 8003d22:	f7ff ffe5 	bl	8003cf0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003d26:	46c0      	nop			@ (mov r8, r8)
 8003d28:	e7fd      	b.n	8003d26 <_exit+0x16>

08003d2a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003d2a:	b580      	push	{r7, lr}
 8003d2c:	b086      	sub	sp, #24
 8003d2e:	af00      	add	r7, sp, #0
 8003d30:	60f8      	str	r0, [r7, #12]
 8003d32:	60b9      	str	r1, [r7, #8]
 8003d34:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d36:	2300      	movs	r3, #0
 8003d38:	617b      	str	r3, [r7, #20]
 8003d3a:	e00a      	b.n	8003d52 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003d3c:	e000      	b.n	8003d40 <_read+0x16>
 8003d3e:	bf00      	nop
 8003d40:	0001      	movs	r1, r0
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	1c5a      	adds	r2, r3, #1
 8003d46:	60ba      	str	r2, [r7, #8]
 8003d48:	b2ca      	uxtb	r2, r1
 8003d4a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	3301      	adds	r3, #1
 8003d50:	617b      	str	r3, [r7, #20]
 8003d52:	697a      	ldr	r2, [r7, #20]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	429a      	cmp	r2, r3
 8003d58:	dbf0      	blt.n	8003d3c <_read+0x12>
  }

  return len;
 8003d5a:	687b      	ldr	r3, [r7, #4]
}
 8003d5c:	0018      	movs	r0, r3
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	b006      	add	sp, #24
 8003d62:	bd80      	pop	{r7, pc}

08003d64 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b086      	sub	sp, #24
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	60f8      	str	r0, [r7, #12]
 8003d6c:	60b9      	str	r1, [r7, #8]
 8003d6e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d70:	2300      	movs	r3, #0
 8003d72:	617b      	str	r3, [r7, #20]
 8003d74:	e009      	b.n	8003d8a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	1c5a      	adds	r2, r3, #1
 8003d7a:	60ba      	str	r2, [r7, #8]
 8003d7c:	781b      	ldrb	r3, [r3, #0]
 8003d7e:	0018      	movs	r0, r3
 8003d80:	e000      	b.n	8003d84 <_write+0x20>
 8003d82:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	3301      	adds	r3, #1
 8003d88:	617b      	str	r3, [r7, #20]
 8003d8a:	697a      	ldr	r2, [r7, #20]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	dbf1      	blt.n	8003d76 <_write+0x12>
  }
  return len;
 8003d92:	687b      	ldr	r3, [r7, #4]
}
 8003d94:	0018      	movs	r0, r3
 8003d96:	46bd      	mov	sp, r7
 8003d98:	b006      	add	sp, #24
 8003d9a:	bd80      	pop	{r7, pc}

08003d9c <_close>:

int _close(int file)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b082      	sub	sp, #8
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003da4:	2301      	movs	r3, #1
 8003da6:	425b      	negs	r3, r3
}
 8003da8:	0018      	movs	r0, r3
 8003daa:	46bd      	mov	sp, r7
 8003dac:	b002      	add	sp, #8
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b082      	sub	sp, #8
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
 8003db8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	2280      	movs	r2, #128	@ 0x80
 8003dbe:	0192      	lsls	r2, r2, #6
 8003dc0:	605a      	str	r2, [r3, #4]
  return 0;
 8003dc2:	2300      	movs	r3, #0
}
 8003dc4:	0018      	movs	r0, r3
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	b002      	add	sp, #8
 8003dca:	bd80      	pop	{r7, pc}

08003dcc <_isatty>:

int _isatty(int file)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b082      	sub	sp, #8
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003dd4:	2301      	movs	r3, #1
}
 8003dd6:	0018      	movs	r0, r3
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	b002      	add	sp, #8
 8003ddc:	bd80      	pop	{r7, pc}

08003dde <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003dde:	b580      	push	{r7, lr}
 8003de0:	b084      	sub	sp, #16
 8003de2:	af00      	add	r7, sp, #0
 8003de4:	60f8      	str	r0, [r7, #12]
 8003de6:	60b9      	str	r1, [r7, #8]
 8003de8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003dea:	2300      	movs	r3, #0
}
 8003dec:	0018      	movs	r0, r3
 8003dee:	46bd      	mov	sp, r7
 8003df0:	b004      	add	sp, #16
 8003df2:	bd80      	pop	{r7, pc}

08003df4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b086      	sub	sp, #24
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003dfc:	4a14      	ldr	r2, [pc, #80]	@ (8003e50 <_sbrk+0x5c>)
 8003dfe:	4b15      	ldr	r3, [pc, #84]	@ (8003e54 <_sbrk+0x60>)
 8003e00:	1ad3      	subs	r3, r2, r3
 8003e02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003e08:	4b13      	ldr	r3, [pc, #76]	@ (8003e58 <_sbrk+0x64>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d102      	bne.n	8003e16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003e10:	4b11      	ldr	r3, [pc, #68]	@ (8003e58 <_sbrk+0x64>)
 8003e12:	4a12      	ldr	r2, [pc, #72]	@ (8003e5c <_sbrk+0x68>)
 8003e14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003e16:	4b10      	ldr	r3, [pc, #64]	@ (8003e58 <_sbrk+0x64>)
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	18d3      	adds	r3, r2, r3
 8003e1e:	693a      	ldr	r2, [r7, #16]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d207      	bcs.n	8003e34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003e24:	f006 f864 	bl	8009ef0 <__errno>
 8003e28:	0003      	movs	r3, r0
 8003e2a:	220c      	movs	r2, #12
 8003e2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	425b      	negs	r3, r3
 8003e32:	e009      	b.n	8003e48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003e34:	4b08      	ldr	r3, [pc, #32]	@ (8003e58 <_sbrk+0x64>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003e3a:	4b07      	ldr	r3, [pc, #28]	@ (8003e58 <_sbrk+0x64>)
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	18d2      	adds	r2, r2, r3
 8003e42:	4b05      	ldr	r3, [pc, #20]	@ (8003e58 <_sbrk+0x64>)
 8003e44:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003e46:	68fb      	ldr	r3, [r7, #12]
}
 8003e48:	0018      	movs	r0, r3
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	b006      	add	sp, #24
 8003e4e:	bd80      	pop	{r7, pc}
 8003e50:	20024000 	.word	0x20024000
 8003e54:	00000400 	.word	0x00000400
 8003e58:	20000324 	.word	0x20000324
 8003e5c:	20000638 	.word	0x20000638

08003e60 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003e64:	46c0      	nop			@ (mov r8, r8)
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}
	...

08003e6c <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart2;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8003e70:	4b23      	ldr	r3, [pc, #140]	@ (8003f00 <MX_LPUART1_UART_Init+0x94>)
 8003e72:	4a24      	ldr	r2, [pc, #144]	@ (8003f04 <MX_LPUART1_UART_Init+0x98>)
 8003e74:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 8003e76:	4b22      	ldr	r3, [pc, #136]	@ (8003f00 <MX_LPUART1_UART_Init+0x94>)
 8003e78:	2296      	movs	r2, #150	@ 0x96
 8003e7a:	0192      	lsls	r2, r2, #6
 8003e7c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003e7e:	4b20      	ldr	r3, [pc, #128]	@ (8003f00 <MX_LPUART1_UART_Init+0x94>)
 8003e80:	2200      	movs	r2, #0
 8003e82:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8003e84:	4b1e      	ldr	r3, [pc, #120]	@ (8003f00 <MX_LPUART1_UART_Init+0x94>)
 8003e86:	2200      	movs	r2, #0
 8003e88:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8003e8a:	4b1d      	ldr	r3, [pc, #116]	@ (8003f00 <MX_LPUART1_UART_Init+0x94>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8003e90:	4b1b      	ldr	r3, [pc, #108]	@ (8003f00 <MX_LPUART1_UART_Init+0x94>)
 8003e92:	220c      	movs	r2, #12
 8003e94:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003e96:	4b1a      	ldr	r3, [pc, #104]	@ (8003f00 <MX_LPUART1_UART_Init+0x94>)
 8003e98:	2200      	movs	r2, #0
 8003e9a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003e9c:	4b18      	ldr	r3, [pc, #96]	@ (8003f00 <MX_LPUART1_UART_Init+0x94>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003ea2:	4b17      	ldr	r3, [pc, #92]	@ (8003f00 <MX_LPUART1_UART_Init+0x94>)
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003ea8:	4b15      	ldr	r3, [pc, #84]	@ (8003f00 <MX_LPUART1_UART_Init+0x94>)
 8003eaa:	2200      	movs	r2, #0
 8003eac:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8003eae:	4b14      	ldr	r3, [pc, #80]	@ (8003f00 <MX_LPUART1_UART_Init+0x94>)
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8003eb4:	4b12      	ldr	r3, [pc, #72]	@ (8003f00 <MX_LPUART1_UART_Init+0x94>)
 8003eb6:	0018      	movs	r0, r3
 8003eb8:	f001 feec 	bl	8005c94 <HAL_UART_Init>
 8003ebc:	1e03      	subs	r3, r0, #0
 8003ebe:	d001      	beq.n	8003ec4 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8003ec0:	f7ff feb0 	bl	8003c24 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003ec4:	4b0e      	ldr	r3, [pc, #56]	@ (8003f00 <MX_LPUART1_UART_Init+0x94>)
 8003ec6:	2100      	movs	r1, #0
 8003ec8:	0018      	movs	r0, r3
 8003eca:	f004 f835 	bl	8007f38 <HAL_UARTEx_SetTxFifoThreshold>
 8003ece:	1e03      	subs	r3, r0, #0
 8003ed0:	d001      	beq.n	8003ed6 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8003ed2:	f7ff fea7 	bl	8003c24 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003ed6:	4b0a      	ldr	r3, [pc, #40]	@ (8003f00 <MX_LPUART1_UART_Init+0x94>)
 8003ed8:	2100      	movs	r1, #0
 8003eda:	0018      	movs	r0, r3
 8003edc:	f004 f86c 	bl	8007fb8 <HAL_UARTEx_SetRxFifoThreshold>
 8003ee0:	1e03      	subs	r3, r0, #0
 8003ee2:	d001      	beq.n	8003ee8 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8003ee4:	f7ff fe9e 	bl	8003c24 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8003ee8:	4b05      	ldr	r3, [pc, #20]	@ (8003f00 <MX_LPUART1_UART_Init+0x94>)
 8003eea:	0018      	movs	r0, r3
 8003eec:	f003 ffea 	bl	8007ec4 <HAL_UARTEx_DisableFifoMode>
 8003ef0:	1e03      	subs	r3, r0, #0
 8003ef2:	d001      	beq.n	8003ef8 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8003ef4:	f7ff fe96 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8003ef8:	46c0      	nop			@ (mov r8, r8)
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}
 8003efe:	46c0      	nop			@ (mov r8, r8)
 8003f00:	20000328 	.word	0x20000328
 8003f04:	40008000 	.word	0x40008000

08003f08 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003f0c:	4b23      	ldr	r3, [pc, #140]	@ (8003f9c <MX_USART1_UART_Init+0x94>)
 8003f0e:	4a24      	ldr	r2, [pc, #144]	@ (8003fa0 <MX_USART1_UART_Init+0x98>)
 8003f10:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003f12:	4b22      	ldr	r3, [pc, #136]	@ (8003f9c <MX_USART1_UART_Init+0x94>)
 8003f14:	22e1      	movs	r2, #225	@ 0xe1
 8003f16:	0252      	lsls	r2, r2, #9
 8003f18:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003f1a:	4b20      	ldr	r3, [pc, #128]	@ (8003f9c <MX_USART1_UART_Init+0x94>)
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003f20:	4b1e      	ldr	r3, [pc, #120]	@ (8003f9c <MX_USART1_UART_Init+0x94>)
 8003f22:	2200      	movs	r2, #0
 8003f24:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003f26:	4b1d      	ldr	r3, [pc, #116]	@ (8003f9c <MX_USART1_UART_Init+0x94>)
 8003f28:	2200      	movs	r2, #0
 8003f2a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003f2c:	4b1b      	ldr	r3, [pc, #108]	@ (8003f9c <MX_USART1_UART_Init+0x94>)
 8003f2e:	220c      	movs	r2, #12
 8003f30:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003f32:	4b1a      	ldr	r3, [pc, #104]	@ (8003f9c <MX_USART1_UART_Init+0x94>)
 8003f34:	2200      	movs	r2, #0
 8003f36:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003f38:	4b18      	ldr	r3, [pc, #96]	@ (8003f9c <MX_USART1_UART_Init+0x94>)
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003f3e:	4b17      	ldr	r3, [pc, #92]	@ (8003f9c <MX_USART1_UART_Init+0x94>)
 8003f40:	2200      	movs	r2, #0
 8003f42:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003f44:	4b15      	ldr	r3, [pc, #84]	@ (8003f9c <MX_USART1_UART_Init+0x94>)
 8003f46:	2200      	movs	r2, #0
 8003f48:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003f4a:	4b14      	ldr	r3, [pc, #80]	@ (8003f9c <MX_USART1_UART_Init+0x94>)
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003f50:	4b12      	ldr	r3, [pc, #72]	@ (8003f9c <MX_USART1_UART_Init+0x94>)
 8003f52:	0018      	movs	r0, r3
 8003f54:	f001 fe9e 	bl	8005c94 <HAL_UART_Init>
 8003f58:	1e03      	subs	r3, r0, #0
 8003f5a:	d001      	beq.n	8003f60 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8003f5c:	f7ff fe62 	bl	8003c24 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003f60:	4b0e      	ldr	r3, [pc, #56]	@ (8003f9c <MX_USART1_UART_Init+0x94>)
 8003f62:	2100      	movs	r1, #0
 8003f64:	0018      	movs	r0, r3
 8003f66:	f003 ffe7 	bl	8007f38 <HAL_UARTEx_SetTxFifoThreshold>
 8003f6a:	1e03      	subs	r3, r0, #0
 8003f6c:	d001      	beq.n	8003f72 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8003f6e:	f7ff fe59 	bl	8003c24 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003f72:	4b0a      	ldr	r3, [pc, #40]	@ (8003f9c <MX_USART1_UART_Init+0x94>)
 8003f74:	2100      	movs	r1, #0
 8003f76:	0018      	movs	r0, r3
 8003f78:	f004 f81e 	bl	8007fb8 <HAL_UARTEx_SetRxFifoThreshold>
 8003f7c:	1e03      	subs	r3, r0, #0
 8003f7e:	d001      	beq.n	8003f84 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8003f80:	f7ff fe50 	bl	8003c24 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003f84:	4b05      	ldr	r3, [pc, #20]	@ (8003f9c <MX_USART1_UART_Init+0x94>)
 8003f86:	0018      	movs	r0, r3
 8003f88:	f003 ff9c 	bl	8007ec4 <HAL_UARTEx_DisableFifoMode>
 8003f8c:	1e03      	subs	r3, r0, #0
 8003f8e:	d001      	beq.n	8003f94 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8003f90:	f7ff fe48 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003f94:	46c0      	nop			@ (mov r8, r8)
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}
 8003f9a:	46c0      	nop			@ (mov r8, r8)
 8003f9c:	200003bc 	.word	0x200003bc
 8003fa0:	40013800 	.word	0x40013800

08003fa4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003fa8:	4b23      	ldr	r3, [pc, #140]	@ (8004038 <MX_USART2_UART_Init+0x94>)
 8003faa:	4a24      	ldr	r2, [pc, #144]	@ (800403c <MX_USART2_UART_Init+0x98>)
 8003fac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003fae:	4b22      	ldr	r3, [pc, #136]	@ (8004038 <MX_USART2_UART_Init+0x94>)
 8003fb0:	22e1      	movs	r2, #225	@ 0xe1
 8003fb2:	0252      	lsls	r2, r2, #9
 8003fb4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003fb6:	4b20      	ldr	r3, [pc, #128]	@ (8004038 <MX_USART2_UART_Init+0x94>)
 8003fb8:	2200      	movs	r2, #0
 8003fba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003fbc:	4b1e      	ldr	r3, [pc, #120]	@ (8004038 <MX_USART2_UART_Init+0x94>)
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003fc2:	4b1d      	ldr	r3, [pc, #116]	@ (8004038 <MX_USART2_UART_Init+0x94>)
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003fc8:	4b1b      	ldr	r3, [pc, #108]	@ (8004038 <MX_USART2_UART_Init+0x94>)
 8003fca:	220c      	movs	r2, #12
 8003fcc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003fce:	4b1a      	ldr	r3, [pc, #104]	@ (8004038 <MX_USART2_UART_Init+0x94>)
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003fd4:	4b18      	ldr	r3, [pc, #96]	@ (8004038 <MX_USART2_UART_Init+0x94>)
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003fda:	4b17      	ldr	r3, [pc, #92]	@ (8004038 <MX_USART2_UART_Init+0x94>)
 8003fdc:	2200      	movs	r2, #0
 8003fde:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003fe0:	4b15      	ldr	r3, [pc, #84]	@ (8004038 <MX_USART2_UART_Init+0x94>)
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003fe6:	4b14      	ldr	r3, [pc, #80]	@ (8004038 <MX_USART2_UART_Init+0x94>)
 8003fe8:	2200      	movs	r2, #0
 8003fea:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003fec:	4b12      	ldr	r3, [pc, #72]	@ (8004038 <MX_USART2_UART_Init+0x94>)
 8003fee:	0018      	movs	r0, r3
 8003ff0:	f001 fe50 	bl	8005c94 <HAL_UART_Init>
 8003ff4:	1e03      	subs	r3, r0, #0
 8003ff6:	d001      	beq.n	8003ffc <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8003ff8:	f7ff fe14 	bl	8003c24 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003ffc:	4b0e      	ldr	r3, [pc, #56]	@ (8004038 <MX_USART2_UART_Init+0x94>)
 8003ffe:	2100      	movs	r1, #0
 8004000:	0018      	movs	r0, r3
 8004002:	f003 ff99 	bl	8007f38 <HAL_UARTEx_SetTxFifoThreshold>
 8004006:	1e03      	subs	r3, r0, #0
 8004008:	d001      	beq.n	800400e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800400a:	f7ff fe0b 	bl	8003c24 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800400e:	4b0a      	ldr	r3, [pc, #40]	@ (8004038 <MX_USART2_UART_Init+0x94>)
 8004010:	2100      	movs	r1, #0
 8004012:	0018      	movs	r0, r3
 8004014:	f003 ffd0 	bl	8007fb8 <HAL_UARTEx_SetRxFifoThreshold>
 8004018:	1e03      	subs	r3, r0, #0
 800401a:	d001      	beq.n	8004020 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800401c:	f7ff fe02 	bl	8003c24 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8004020:	4b05      	ldr	r3, [pc, #20]	@ (8004038 <MX_USART2_UART_Init+0x94>)
 8004022:	0018      	movs	r0, r3
 8004024:	f003 ff4e 	bl	8007ec4 <HAL_UARTEx_DisableFifoMode>
 8004028:	1e03      	subs	r3, r0, #0
 800402a:	d001      	beq.n	8004030 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800402c:	f7ff fdfa 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004030:	46c0      	nop			@ (mov r8, r8)
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}
 8004036:	46c0      	nop			@ (mov r8, r8)
 8004038:	20000450 	.word	0x20000450
 800403c:	40004400 	.word	0x40004400

08004040 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004040:	b590      	push	{r4, r7, lr}
 8004042:	b0a1      	sub	sp, #132	@ 0x84
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004048:	236c      	movs	r3, #108	@ 0x6c
 800404a:	18fb      	adds	r3, r7, r3
 800404c:	0018      	movs	r0, r3
 800404e:	2314      	movs	r3, #20
 8004050:	001a      	movs	r2, r3
 8004052:	2100      	movs	r1, #0
 8004054:	f005 fe56 	bl	8009d04 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004058:	2420      	movs	r4, #32
 800405a:	193b      	adds	r3, r7, r4
 800405c:	0018      	movs	r0, r3
 800405e:	234c      	movs	r3, #76	@ 0x4c
 8004060:	001a      	movs	r2, r3
 8004062:	2100      	movs	r1, #0
 8004064:	f005 fe4e 	bl	8009d04 <memset>
  if(uartHandle->Instance==LPUART1)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a71      	ldr	r2, [pc, #452]	@ (8004234 <HAL_UART_MspInit+0x1f4>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d147      	bne.n	8004102 <HAL_UART_MspInit+0xc2>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8004072:	193b      	adds	r3, r7, r4
 8004074:	2210      	movs	r2, #16
 8004076:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8004078:	193b      	adds	r3, r7, r4
 800407a:	2200      	movs	r2, #0
 800407c:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800407e:	193b      	adds	r3, r7, r4
 8004080:	0018      	movs	r0, r3
 8004082:	f001 fbcb 	bl	800581c <HAL_RCCEx_PeriphCLKConfig>
 8004086:	1e03      	subs	r3, r0, #0
 8004088:	d001      	beq.n	800408e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800408a:	f7ff fdcb 	bl	8003c24 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800408e:	4b6a      	ldr	r3, [pc, #424]	@ (8004238 <HAL_UART_MspInit+0x1f8>)
 8004090:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004092:	4b69      	ldr	r3, [pc, #420]	@ (8004238 <HAL_UART_MspInit+0x1f8>)
 8004094:	2180      	movs	r1, #128	@ 0x80
 8004096:	0349      	lsls	r1, r1, #13
 8004098:	430a      	orrs	r2, r1
 800409a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800409c:	4b66      	ldr	r3, [pc, #408]	@ (8004238 <HAL_UART_MspInit+0x1f8>)
 800409e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80040a0:	2380      	movs	r3, #128	@ 0x80
 80040a2:	035b      	lsls	r3, r3, #13
 80040a4:	4013      	ands	r3, r2
 80040a6:	61fb      	str	r3, [r7, #28]
 80040a8:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040aa:	4b63      	ldr	r3, [pc, #396]	@ (8004238 <HAL_UART_MspInit+0x1f8>)
 80040ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80040ae:	4b62      	ldr	r3, [pc, #392]	@ (8004238 <HAL_UART_MspInit+0x1f8>)
 80040b0:	2102      	movs	r1, #2
 80040b2:	430a      	orrs	r2, r1
 80040b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80040b6:	4b60      	ldr	r3, [pc, #384]	@ (8004238 <HAL_UART_MspInit+0x1f8>)
 80040b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040ba:	2202      	movs	r2, #2
 80040bc:	4013      	ands	r3, r2
 80040be:	61bb      	str	r3, [r7, #24]
 80040c0:	69bb      	ldr	r3, [r7, #24]
    /**LPUART1 GPIO Configuration
    PB10     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80040c2:	216c      	movs	r1, #108	@ 0x6c
 80040c4:	187b      	adds	r3, r7, r1
 80040c6:	22c0      	movs	r2, #192	@ 0xc0
 80040c8:	0112      	lsls	r2, r2, #4
 80040ca:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040cc:	187b      	adds	r3, r7, r1
 80040ce:	2202      	movs	r2, #2
 80040d0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040d2:	187b      	adds	r3, r7, r1
 80040d4:	2200      	movs	r2, #0
 80040d6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040d8:	187b      	adds	r3, r7, r1
 80040da:	2200      	movs	r2, #0
 80040dc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_LPUART1;
 80040de:	187b      	adds	r3, r7, r1
 80040e0:	2201      	movs	r2, #1
 80040e2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040e4:	187b      	adds	r3, r7, r1
 80040e6:	4a55      	ldr	r2, [pc, #340]	@ (800423c <HAL_UART_MspInit+0x1fc>)
 80040e8:	0019      	movs	r1, r3
 80040ea:	0010      	movs	r0, r2
 80040ec:	f000 fbc4 	bl	8004878 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(USART3_4_5_6_LPUART1_IRQn, 0, 0);
 80040f0:	2200      	movs	r2, #0
 80040f2:	2100      	movs	r1, #0
 80040f4:	201d      	movs	r0, #29
 80040f6:	f000 fab5 	bl	8004664 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_5_6_LPUART1_IRQn);
 80040fa:	201d      	movs	r0, #29
 80040fc:	f000 fac7 	bl	800468e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004100:	e093      	b.n	800422a <HAL_UART_MspInit+0x1ea>
  else if(uartHandle->Instance==USART1)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a4e      	ldr	r2, [pc, #312]	@ (8004240 <HAL_UART_MspInit+0x200>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d149      	bne.n	80041a0 <HAL_UART_MspInit+0x160>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800410c:	2120      	movs	r1, #32
 800410e:	187b      	adds	r3, r7, r1
 8004110:	2201      	movs	r2, #1
 8004112:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8004114:	187b      	adds	r3, r7, r1
 8004116:	2200      	movs	r2, #0
 8004118:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800411a:	187b      	adds	r3, r7, r1
 800411c:	0018      	movs	r0, r3
 800411e:	f001 fb7d 	bl	800581c <HAL_RCCEx_PeriphCLKConfig>
 8004122:	1e03      	subs	r3, r0, #0
 8004124:	d001      	beq.n	800412a <HAL_UART_MspInit+0xea>
      Error_Handler();
 8004126:	f7ff fd7d 	bl	8003c24 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 800412a:	4b43      	ldr	r3, [pc, #268]	@ (8004238 <HAL_UART_MspInit+0x1f8>)
 800412c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800412e:	4b42      	ldr	r3, [pc, #264]	@ (8004238 <HAL_UART_MspInit+0x1f8>)
 8004130:	2180      	movs	r1, #128	@ 0x80
 8004132:	01c9      	lsls	r1, r1, #7
 8004134:	430a      	orrs	r2, r1
 8004136:	641a      	str	r2, [r3, #64]	@ 0x40
 8004138:	4b3f      	ldr	r3, [pc, #252]	@ (8004238 <HAL_UART_MspInit+0x1f8>)
 800413a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800413c:	2380      	movs	r3, #128	@ 0x80
 800413e:	01db      	lsls	r3, r3, #7
 8004140:	4013      	ands	r3, r2
 8004142:	617b      	str	r3, [r7, #20]
 8004144:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004146:	4b3c      	ldr	r3, [pc, #240]	@ (8004238 <HAL_UART_MspInit+0x1f8>)
 8004148:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800414a:	4b3b      	ldr	r3, [pc, #236]	@ (8004238 <HAL_UART_MspInit+0x1f8>)
 800414c:	2101      	movs	r1, #1
 800414e:	430a      	orrs	r2, r1
 8004150:	635a      	str	r2, [r3, #52]	@ 0x34
 8004152:	4b39      	ldr	r3, [pc, #228]	@ (8004238 <HAL_UART_MspInit+0x1f8>)
 8004154:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004156:	2201      	movs	r2, #1
 8004158:	4013      	ands	r3, r2
 800415a:	613b      	str	r3, [r7, #16]
 800415c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800415e:	216c      	movs	r1, #108	@ 0x6c
 8004160:	187b      	adds	r3, r7, r1
 8004162:	22c0      	movs	r2, #192	@ 0xc0
 8004164:	00d2      	lsls	r2, r2, #3
 8004166:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004168:	187b      	adds	r3, r7, r1
 800416a:	2202      	movs	r2, #2
 800416c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800416e:	187b      	adds	r3, r7, r1
 8004170:	2200      	movs	r2, #0
 8004172:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004174:	187b      	adds	r3, r7, r1
 8004176:	2200      	movs	r2, #0
 8004178:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800417a:	187b      	adds	r3, r7, r1
 800417c:	2201      	movs	r2, #1
 800417e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004180:	187a      	adds	r2, r7, r1
 8004182:	23a0      	movs	r3, #160	@ 0xa0
 8004184:	05db      	lsls	r3, r3, #23
 8004186:	0011      	movs	r1, r2
 8004188:	0018      	movs	r0, r3
 800418a:	f000 fb75 	bl	8004878 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800418e:	2200      	movs	r2, #0
 8004190:	2100      	movs	r1, #0
 8004192:	201b      	movs	r0, #27
 8004194:	f000 fa66 	bl	8004664 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004198:	201b      	movs	r0, #27
 800419a:	f000 fa78 	bl	800468e <HAL_NVIC_EnableIRQ>
}
 800419e:	e044      	b.n	800422a <HAL_UART_MspInit+0x1ea>
  else if(uartHandle->Instance==USART2)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a27      	ldr	r2, [pc, #156]	@ (8004244 <HAL_UART_MspInit+0x204>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d13f      	bne.n	800422a <HAL_UART_MspInit+0x1ea>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80041aa:	2120      	movs	r1, #32
 80041ac:	187b      	adds	r3, r7, r1
 80041ae:	2202      	movs	r2, #2
 80041b0:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80041b2:	187b      	adds	r3, r7, r1
 80041b4:	2200      	movs	r2, #0
 80041b6:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80041b8:	187b      	adds	r3, r7, r1
 80041ba:	0018      	movs	r0, r3
 80041bc:	f001 fb2e 	bl	800581c <HAL_RCCEx_PeriphCLKConfig>
 80041c0:	1e03      	subs	r3, r0, #0
 80041c2:	d001      	beq.n	80041c8 <HAL_UART_MspInit+0x188>
      Error_Handler();
 80041c4:	f7ff fd2e 	bl	8003c24 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80041c8:	4b1b      	ldr	r3, [pc, #108]	@ (8004238 <HAL_UART_MspInit+0x1f8>)
 80041ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80041cc:	4b1a      	ldr	r3, [pc, #104]	@ (8004238 <HAL_UART_MspInit+0x1f8>)
 80041ce:	2180      	movs	r1, #128	@ 0x80
 80041d0:	0289      	lsls	r1, r1, #10
 80041d2:	430a      	orrs	r2, r1
 80041d4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80041d6:	4b18      	ldr	r3, [pc, #96]	@ (8004238 <HAL_UART_MspInit+0x1f8>)
 80041d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80041da:	2380      	movs	r3, #128	@ 0x80
 80041dc:	029b      	lsls	r3, r3, #10
 80041de:	4013      	ands	r3, r2
 80041e0:	60fb      	str	r3, [r7, #12]
 80041e2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041e4:	4b14      	ldr	r3, [pc, #80]	@ (8004238 <HAL_UART_MspInit+0x1f8>)
 80041e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80041e8:	4b13      	ldr	r3, [pc, #76]	@ (8004238 <HAL_UART_MspInit+0x1f8>)
 80041ea:	2101      	movs	r1, #1
 80041ec:	430a      	orrs	r2, r1
 80041ee:	635a      	str	r2, [r3, #52]	@ 0x34
 80041f0:	4b11      	ldr	r3, [pc, #68]	@ (8004238 <HAL_UART_MspInit+0x1f8>)
 80041f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041f4:	2201      	movs	r2, #1
 80041f6:	4013      	ands	r3, r2
 80041f8:	60bb      	str	r3, [r7, #8]
 80041fa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 80041fc:	216c      	movs	r1, #108	@ 0x6c
 80041fe:	187b      	adds	r3, r7, r1
 8004200:	220c      	movs	r2, #12
 8004202:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004204:	187b      	adds	r3, r7, r1
 8004206:	2202      	movs	r2, #2
 8004208:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800420a:	187b      	adds	r3, r7, r1
 800420c:	2200      	movs	r2, #0
 800420e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004210:	187b      	adds	r3, r7, r1
 8004212:	2200      	movs	r2, #0
 8004214:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8004216:	187b      	adds	r3, r7, r1
 8004218:	2201      	movs	r2, #1
 800421a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800421c:	187a      	adds	r2, r7, r1
 800421e:	23a0      	movs	r3, #160	@ 0xa0
 8004220:	05db      	lsls	r3, r3, #23
 8004222:	0011      	movs	r1, r2
 8004224:	0018      	movs	r0, r3
 8004226:	f000 fb27 	bl	8004878 <HAL_GPIO_Init>
}
 800422a:	46c0      	nop			@ (mov r8, r8)
 800422c:	46bd      	mov	sp, r7
 800422e:	b021      	add	sp, #132	@ 0x84
 8004230:	bd90      	pop	{r4, r7, pc}
 8004232:	46c0      	nop			@ (mov r8, r8)
 8004234:	40008000 	.word	0x40008000
 8004238:	40021000 	.word	0x40021000
 800423c:	50000400 	.word	0x50000400
 8004240:	40013800 	.word	0x40013800
 8004244:	40004400 	.word	0x40004400

08004248 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b082      	sub	sp, #8
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==LPUART1)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a1f      	ldr	r2, [pc, #124]	@ (80042d4 <HAL_UART_MspDeInit+0x8c>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d110      	bne.n	800427c <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN LPUART1_MspDeInit 0 */

  /* USER CODE END LPUART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPUART1_CLK_DISABLE();
 800425a:	4b1f      	ldr	r3, [pc, #124]	@ (80042d8 <HAL_UART_MspDeInit+0x90>)
 800425c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800425e:	4b1e      	ldr	r3, [pc, #120]	@ (80042d8 <HAL_UART_MspDeInit+0x90>)
 8004260:	491e      	ldr	r1, [pc, #120]	@ (80042dc <HAL_UART_MspDeInit+0x94>)
 8004262:	400a      	ands	r2, r1
 8004264:	63da      	str	r2, [r3, #60]	@ 0x3c

    /**LPUART1 GPIO Configuration
    PB10     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 8004266:	23c0      	movs	r3, #192	@ 0xc0
 8004268:	011b      	lsls	r3, r3, #4
 800426a:	4a1d      	ldr	r2, [pc, #116]	@ (80042e0 <HAL_UART_MspDeInit+0x98>)
 800426c:	0019      	movs	r1, r3
 800426e:	0010      	movs	r0, r2
 8004270:	f000 fc6e 	bl	8004b50 <HAL_GPIO_DeInit>

    /* LPUART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART3_4_5_6_LPUART1_IRQn);
 8004274:	201d      	movs	r0, #29
 8004276:	f000 fa1a 	bl	80046ae <HAL_NVIC_DisableIRQ>

  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 800427a:	e027      	b.n	80042cc <HAL_UART_MspDeInit+0x84>
  else if(uartHandle->Instance==USART1)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a18      	ldr	r2, [pc, #96]	@ (80042e4 <HAL_UART_MspDeInit+0x9c>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d111      	bne.n	80042aa <HAL_UART_MspDeInit+0x62>
    __HAL_RCC_USART1_CLK_DISABLE();
 8004286:	4b14      	ldr	r3, [pc, #80]	@ (80042d8 <HAL_UART_MspDeInit+0x90>)
 8004288:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800428a:	4b13      	ldr	r3, [pc, #76]	@ (80042d8 <HAL_UART_MspDeInit+0x90>)
 800428c:	4916      	ldr	r1, [pc, #88]	@ (80042e8 <HAL_UART_MspDeInit+0xa0>)
 800428e:	400a      	ands	r2, r1
 8004290:	641a      	str	r2, [r3, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8004292:	23c0      	movs	r3, #192	@ 0xc0
 8004294:	00da      	lsls	r2, r3, #3
 8004296:	23a0      	movs	r3, #160	@ 0xa0
 8004298:	05db      	lsls	r3, r3, #23
 800429a:	0011      	movs	r1, r2
 800429c:	0018      	movs	r0, r3
 800429e:	f000 fc57 	bl	8004b50 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 80042a2:	201b      	movs	r0, #27
 80042a4:	f000 fa03 	bl	80046ae <HAL_NVIC_DisableIRQ>
}
 80042a8:	e010      	b.n	80042cc <HAL_UART_MspDeInit+0x84>
  else if(uartHandle->Instance==USART2)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a0f      	ldr	r2, [pc, #60]	@ (80042ec <HAL_UART_MspDeInit+0xa4>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d10b      	bne.n	80042cc <HAL_UART_MspDeInit+0x84>
    __HAL_RCC_USART2_CLK_DISABLE();
 80042b4:	4b08      	ldr	r3, [pc, #32]	@ (80042d8 <HAL_UART_MspDeInit+0x90>)
 80042b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80042b8:	4b07      	ldr	r3, [pc, #28]	@ (80042d8 <HAL_UART_MspDeInit+0x90>)
 80042ba:	490d      	ldr	r1, [pc, #52]	@ (80042f0 <HAL_UART_MspDeInit+0xa8>)
 80042bc:	400a      	ands	r2, r1
 80042be:	63da      	str	r2, [r3, #60]	@ 0x3c
    HAL_GPIO_DeInit(GPIOA, USART2_TX_Pin|USART2_RX_Pin);
 80042c0:	23a0      	movs	r3, #160	@ 0xa0
 80042c2:	05db      	lsls	r3, r3, #23
 80042c4:	210c      	movs	r1, #12
 80042c6:	0018      	movs	r0, r3
 80042c8:	f000 fc42 	bl	8004b50 <HAL_GPIO_DeInit>
}
 80042cc:	46c0      	nop			@ (mov r8, r8)
 80042ce:	46bd      	mov	sp, r7
 80042d0:	b002      	add	sp, #8
 80042d2:	bd80      	pop	{r7, pc}
 80042d4:	40008000 	.word	0x40008000
 80042d8:	40021000 	.word	0x40021000
 80042dc:	ffefffff 	.word	0xffefffff
 80042e0:	50000400 	.word	0x50000400
 80042e4:	40013800 	.word	0x40013800
 80042e8:	ffffbfff 	.word	0xffffbfff
 80042ec:	40004400 	.word	0x40004400
 80042f0:	fffdffff 	.word	0xfffdffff

080042f4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80042f4:	480d      	ldr	r0, [pc, #52]	@ (800432c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80042f6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80042f8:	f7ff fdb2 	bl	8003e60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80042fc:	480c      	ldr	r0, [pc, #48]	@ (8004330 <LoopForever+0x6>)
  ldr r1, =_edata
 80042fe:	490d      	ldr	r1, [pc, #52]	@ (8004334 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004300:	4a0d      	ldr	r2, [pc, #52]	@ (8004338 <LoopForever+0xe>)
  movs r3, #0
 8004302:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004304:	e002      	b.n	800430c <LoopCopyDataInit>

08004306 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004306:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004308:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800430a:	3304      	adds	r3, #4

0800430c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800430c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800430e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004310:	d3f9      	bcc.n	8004306 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004312:	4a0a      	ldr	r2, [pc, #40]	@ (800433c <LoopForever+0x12>)
  ldr r4, =_ebss
 8004314:	4c0a      	ldr	r4, [pc, #40]	@ (8004340 <LoopForever+0x16>)
  movs r3, #0
 8004316:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004318:	e001      	b.n	800431e <LoopFillZerobss>

0800431a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800431a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800431c:	3204      	adds	r2, #4

0800431e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800431e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004320:	d3fb      	bcc.n	800431a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8004322:	f005 fdeb 	bl	8009efc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8004326:	f7ff f9bb 	bl	80036a0 <main>

0800432a <LoopForever>:

LoopForever:
  b LoopForever
 800432a:	e7fe      	b.n	800432a <LoopForever>
  ldr   r0, =_estack
 800432c:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8004330:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004334:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8004338:	0800d2e0 	.word	0x0800d2e0
  ldr r2, =_sbss
 800433c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8004340:	20000634 	.word	0x20000634

08004344 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004344:	e7fe      	b.n	8004344 <ADC1_COMP_IRQHandler>
	...

08004348 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b082      	sub	sp, #8
 800434c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800434e:	1dfb      	adds	r3, r7, #7
 8004350:	2200      	movs	r2, #0
 8004352:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004354:	4b0b      	ldr	r3, [pc, #44]	@ (8004384 <HAL_Init+0x3c>)
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	4b0a      	ldr	r3, [pc, #40]	@ (8004384 <HAL_Init+0x3c>)
 800435a:	2180      	movs	r1, #128	@ 0x80
 800435c:	0049      	lsls	r1, r1, #1
 800435e:	430a      	orrs	r2, r1
 8004360:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004362:	2000      	movs	r0, #0
 8004364:	f000 f810 	bl	8004388 <HAL_InitTick>
 8004368:	1e03      	subs	r3, r0, #0
 800436a:	d003      	beq.n	8004374 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800436c:	1dfb      	adds	r3, r7, #7
 800436e:	2201      	movs	r2, #1
 8004370:	701a      	strb	r2, [r3, #0]
 8004372:	e001      	b.n	8004378 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8004374:	f7ff fc5c 	bl	8003c30 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004378:	1dfb      	adds	r3, r7, #7
 800437a:	781b      	ldrb	r3, [r3, #0]
}
 800437c:	0018      	movs	r0, r3
 800437e:	46bd      	mov	sp, r7
 8004380:	b002      	add	sp, #8
 8004382:	bd80      	pop	{r7, pc}
 8004384:	40022000 	.word	0x40022000

08004388 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004388:	b590      	push	{r4, r7, lr}
 800438a:	b085      	sub	sp, #20
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004390:	230f      	movs	r3, #15
 8004392:	18fb      	adds	r3, r7, r3
 8004394:	2200      	movs	r2, #0
 8004396:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8004398:	4b1d      	ldr	r3, [pc, #116]	@ (8004410 <HAL_InitTick+0x88>)
 800439a:	781b      	ldrb	r3, [r3, #0]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d02b      	beq.n	80043f8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80043a0:	4b1c      	ldr	r3, [pc, #112]	@ (8004414 <HAL_InitTick+0x8c>)
 80043a2:	681c      	ldr	r4, [r3, #0]
 80043a4:	4b1a      	ldr	r3, [pc, #104]	@ (8004410 <HAL_InitTick+0x88>)
 80043a6:	781b      	ldrb	r3, [r3, #0]
 80043a8:	0019      	movs	r1, r3
 80043aa:	23fa      	movs	r3, #250	@ 0xfa
 80043ac:	0098      	lsls	r0, r3, #2
 80043ae:	f7fb fec5 	bl	800013c <__udivsi3>
 80043b2:	0003      	movs	r3, r0
 80043b4:	0019      	movs	r1, r3
 80043b6:	0020      	movs	r0, r4
 80043b8:	f7fb fec0 	bl	800013c <__udivsi3>
 80043bc:	0003      	movs	r3, r0
 80043be:	0018      	movs	r0, r3
 80043c0:	f000 f985 	bl	80046ce <HAL_SYSTICK_Config>
 80043c4:	1e03      	subs	r3, r0, #0
 80043c6:	d112      	bne.n	80043ee <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2b03      	cmp	r3, #3
 80043cc:	d80a      	bhi.n	80043e4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80043ce:	6879      	ldr	r1, [r7, #4]
 80043d0:	2301      	movs	r3, #1
 80043d2:	425b      	negs	r3, r3
 80043d4:	2200      	movs	r2, #0
 80043d6:	0018      	movs	r0, r3
 80043d8:	f000 f944 	bl	8004664 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80043dc:	4b0e      	ldr	r3, [pc, #56]	@ (8004418 <HAL_InitTick+0x90>)
 80043de:	687a      	ldr	r2, [r7, #4]
 80043e0:	601a      	str	r2, [r3, #0]
 80043e2:	e00d      	b.n	8004400 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80043e4:	230f      	movs	r3, #15
 80043e6:	18fb      	adds	r3, r7, r3
 80043e8:	2201      	movs	r2, #1
 80043ea:	701a      	strb	r2, [r3, #0]
 80043ec:	e008      	b.n	8004400 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80043ee:	230f      	movs	r3, #15
 80043f0:	18fb      	adds	r3, r7, r3
 80043f2:	2201      	movs	r2, #1
 80043f4:	701a      	strb	r2, [r3, #0]
 80043f6:	e003      	b.n	8004400 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80043f8:	230f      	movs	r3, #15
 80043fa:	18fb      	adds	r3, r7, r3
 80043fc:	2201      	movs	r2, #1
 80043fe:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8004400:	230f      	movs	r3, #15
 8004402:	18fb      	adds	r3, r7, r3
 8004404:	781b      	ldrb	r3, [r3, #0]
}
 8004406:	0018      	movs	r0, r3
 8004408:	46bd      	mov	sp, r7
 800440a:	b005      	add	sp, #20
 800440c:	bd90      	pop	{r4, r7, pc}
 800440e:	46c0      	nop			@ (mov r8, r8)
 8004410:	2000000c 	.word	0x2000000c
 8004414:	20000004 	.word	0x20000004
 8004418:	20000008 	.word	0x20000008

0800441c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004420:	4b05      	ldr	r3, [pc, #20]	@ (8004438 <HAL_IncTick+0x1c>)
 8004422:	781b      	ldrb	r3, [r3, #0]
 8004424:	001a      	movs	r2, r3
 8004426:	4b05      	ldr	r3, [pc, #20]	@ (800443c <HAL_IncTick+0x20>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	18d2      	adds	r2, r2, r3
 800442c:	4b03      	ldr	r3, [pc, #12]	@ (800443c <HAL_IncTick+0x20>)
 800442e:	601a      	str	r2, [r3, #0]
}
 8004430:	46c0      	nop			@ (mov r8, r8)
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
 8004436:	46c0      	nop			@ (mov r8, r8)
 8004438:	2000000c 	.word	0x2000000c
 800443c:	200004e4 	.word	0x200004e4

08004440 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	af00      	add	r7, sp, #0
  return uwTick;
 8004444:	4b02      	ldr	r3, [pc, #8]	@ (8004450 <HAL_GetTick+0x10>)
 8004446:	681b      	ldr	r3, [r3, #0]
}
 8004448:	0018      	movs	r0, r3
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
 800444e:	46c0      	nop			@ (mov r8, r8)
 8004450:	200004e4 	.word	0x200004e4

08004454 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b084      	sub	sp, #16
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800445c:	f7ff fff0 	bl	8004440 <HAL_GetTick>
 8004460:	0003      	movs	r3, r0
 8004462:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	3301      	adds	r3, #1
 800446c:	d005      	beq.n	800447a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800446e:	4b0a      	ldr	r3, [pc, #40]	@ (8004498 <HAL_Delay+0x44>)
 8004470:	781b      	ldrb	r3, [r3, #0]
 8004472:	001a      	movs	r2, r3
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	189b      	adds	r3, r3, r2
 8004478:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800447a:	46c0      	nop			@ (mov r8, r8)
 800447c:	f7ff ffe0 	bl	8004440 <HAL_GetTick>
 8004480:	0002      	movs	r2, r0
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	68fa      	ldr	r2, [r7, #12]
 8004488:	429a      	cmp	r2, r3
 800448a:	d8f7      	bhi.n	800447c <HAL_Delay+0x28>
  {
  }
}
 800448c:	46c0      	nop			@ (mov r8, r8)
 800448e:	46c0      	nop			@ (mov r8, r8)
 8004490:	46bd      	mov	sp, r7
 8004492:	b004      	add	sp, #16
 8004494:	bd80      	pop	{r7, pc}
 8004496:	46c0      	nop			@ (mov r8, r8)
 8004498:	2000000c 	.word	0x2000000c

0800449c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b082      	sub	sp, #8
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80044a4:	4b06      	ldr	r3, [pc, #24]	@ (80044c0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a06      	ldr	r2, [pc, #24]	@ (80044c4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80044aa:	4013      	ands	r3, r2
 80044ac:	0019      	movs	r1, r3
 80044ae:	4b04      	ldr	r3, [pc, #16]	@ (80044c0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80044b0:	687a      	ldr	r2, [r7, #4]
 80044b2:	430a      	orrs	r2, r1
 80044b4:	601a      	str	r2, [r3, #0]
}
 80044b6:	46c0      	nop			@ (mov r8, r8)
 80044b8:	46bd      	mov	sp, r7
 80044ba:	b002      	add	sp, #8
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	46c0      	nop			@ (mov r8, r8)
 80044c0:	40010000 	.word	0x40010000
 80044c4:	fffff9ff 	.word	0xfffff9ff

080044c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b082      	sub	sp, #8
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	0002      	movs	r2, r0
 80044d0:	1dfb      	adds	r3, r7, #7
 80044d2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80044d4:	1dfb      	adds	r3, r7, #7
 80044d6:	781b      	ldrb	r3, [r3, #0]
 80044d8:	2b7f      	cmp	r3, #127	@ 0x7f
 80044da:	d809      	bhi.n	80044f0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80044dc:	1dfb      	adds	r3, r7, #7
 80044de:	781b      	ldrb	r3, [r3, #0]
 80044e0:	001a      	movs	r2, r3
 80044e2:	231f      	movs	r3, #31
 80044e4:	401a      	ands	r2, r3
 80044e6:	4b04      	ldr	r3, [pc, #16]	@ (80044f8 <__NVIC_EnableIRQ+0x30>)
 80044e8:	2101      	movs	r1, #1
 80044ea:	4091      	lsls	r1, r2
 80044ec:	000a      	movs	r2, r1
 80044ee:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80044f0:	46c0      	nop			@ (mov r8, r8)
 80044f2:	46bd      	mov	sp, r7
 80044f4:	b002      	add	sp, #8
 80044f6:	bd80      	pop	{r7, pc}
 80044f8:	e000e100 	.word	0xe000e100

080044fc <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b082      	sub	sp, #8
 8004500:	af00      	add	r7, sp, #0
 8004502:	0002      	movs	r2, r0
 8004504:	1dfb      	adds	r3, r7, #7
 8004506:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004508:	1dfb      	adds	r3, r7, #7
 800450a:	781b      	ldrb	r3, [r3, #0]
 800450c:	2b7f      	cmp	r3, #127	@ 0x7f
 800450e:	d810      	bhi.n	8004532 <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004510:	1dfb      	adds	r3, r7, #7
 8004512:	781b      	ldrb	r3, [r3, #0]
 8004514:	001a      	movs	r2, r3
 8004516:	231f      	movs	r3, #31
 8004518:	4013      	ands	r3, r2
 800451a:	4908      	ldr	r1, [pc, #32]	@ (800453c <__NVIC_DisableIRQ+0x40>)
 800451c:	2201      	movs	r2, #1
 800451e:	409a      	lsls	r2, r3
 8004520:	0013      	movs	r3, r2
 8004522:	2280      	movs	r2, #128	@ 0x80
 8004524:	508b      	str	r3, [r1, r2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004526:	f3bf 8f4f 	dsb	sy
}
 800452a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 800452c:	f3bf 8f6f 	isb	sy
}
 8004530:	46c0      	nop			@ (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 8004532:	46c0      	nop			@ (mov r8, r8)
 8004534:	46bd      	mov	sp, r7
 8004536:	b002      	add	sp, #8
 8004538:	bd80      	pop	{r7, pc}
 800453a:	46c0      	nop			@ (mov r8, r8)
 800453c:	e000e100 	.word	0xe000e100

08004540 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004540:	b590      	push	{r4, r7, lr}
 8004542:	b083      	sub	sp, #12
 8004544:	af00      	add	r7, sp, #0
 8004546:	0002      	movs	r2, r0
 8004548:	6039      	str	r1, [r7, #0]
 800454a:	1dfb      	adds	r3, r7, #7
 800454c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800454e:	1dfb      	adds	r3, r7, #7
 8004550:	781b      	ldrb	r3, [r3, #0]
 8004552:	2b7f      	cmp	r3, #127	@ 0x7f
 8004554:	d828      	bhi.n	80045a8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004556:	4a2f      	ldr	r2, [pc, #188]	@ (8004614 <__NVIC_SetPriority+0xd4>)
 8004558:	1dfb      	adds	r3, r7, #7
 800455a:	781b      	ldrb	r3, [r3, #0]
 800455c:	b25b      	sxtb	r3, r3
 800455e:	089b      	lsrs	r3, r3, #2
 8004560:	33c0      	adds	r3, #192	@ 0xc0
 8004562:	009b      	lsls	r3, r3, #2
 8004564:	589b      	ldr	r3, [r3, r2]
 8004566:	1dfa      	adds	r2, r7, #7
 8004568:	7812      	ldrb	r2, [r2, #0]
 800456a:	0011      	movs	r1, r2
 800456c:	2203      	movs	r2, #3
 800456e:	400a      	ands	r2, r1
 8004570:	00d2      	lsls	r2, r2, #3
 8004572:	21ff      	movs	r1, #255	@ 0xff
 8004574:	4091      	lsls	r1, r2
 8004576:	000a      	movs	r2, r1
 8004578:	43d2      	mvns	r2, r2
 800457a:	401a      	ands	r2, r3
 800457c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	019b      	lsls	r3, r3, #6
 8004582:	22ff      	movs	r2, #255	@ 0xff
 8004584:	401a      	ands	r2, r3
 8004586:	1dfb      	adds	r3, r7, #7
 8004588:	781b      	ldrb	r3, [r3, #0]
 800458a:	0018      	movs	r0, r3
 800458c:	2303      	movs	r3, #3
 800458e:	4003      	ands	r3, r0
 8004590:	00db      	lsls	r3, r3, #3
 8004592:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004594:	481f      	ldr	r0, [pc, #124]	@ (8004614 <__NVIC_SetPriority+0xd4>)
 8004596:	1dfb      	adds	r3, r7, #7
 8004598:	781b      	ldrb	r3, [r3, #0]
 800459a:	b25b      	sxtb	r3, r3
 800459c:	089b      	lsrs	r3, r3, #2
 800459e:	430a      	orrs	r2, r1
 80045a0:	33c0      	adds	r3, #192	@ 0xc0
 80045a2:	009b      	lsls	r3, r3, #2
 80045a4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80045a6:	e031      	b.n	800460c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80045a8:	4a1b      	ldr	r2, [pc, #108]	@ (8004618 <__NVIC_SetPriority+0xd8>)
 80045aa:	1dfb      	adds	r3, r7, #7
 80045ac:	781b      	ldrb	r3, [r3, #0]
 80045ae:	0019      	movs	r1, r3
 80045b0:	230f      	movs	r3, #15
 80045b2:	400b      	ands	r3, r1
 80045b4:	3b08      	subs	r3, #8
 80045b6:	089b      	lsrs	r3, r3, #2
 80045b8:	3306      	adds	r3, #6
 80045ba:	009b      	lsls	r3, r3, #2
 80045bc:	18d3      	adds	r3, r2, r3
 80045be:	3304      	adds	r3, #4
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	1dfa      	adds	r2, r7, #7
 80045c4:	7812      	ldrb	r2, [r2, #0]
 80045c6:	0011      	movs	r1, r2
 80045c8:	2203      	movs	r2, #3
 80045ca:	400a      	ands	r2, r1
 80045cc:	00d2      	lsls	r2, r2, #3
 80045ce:	21ff      	movs	r1, #255	@ 0xff
 80045d0:	4091      	lsls	r1, r2
 80045d2:	000a      	movs	r2, r1
 80045d4:	43d2      	mvns	r2, r2
 80045d6:	401a      	ands	r2, r3
 80045d8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	019b      	lsls	r3, r3, #6
 80045de:	22ff      	movs	r2, #255	@ 0xff
 80045e0:	401a      	ands	r2, r3
 80045e2:	1dfb      	adds	r3, r7, #7
 80045e4:	781b      	ldrb	r3, [r3, #0]
 80045e6:	0018      	movs	r0, r3
 80045e8:	2303      	movs	r3, #3
 80045ea:	4003      	ands	r3, r0
 80045ec:	00db      	lsls	r3, r3, #3
 80045ee:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80045f0:	4809      	ldr	r0, [pc, #36]	@ (8004618 <__NVIC_SetPriority+0xd8>)
 80045f2:	1dfb      	adds	r3, r7, #7
 80045f4:	781b      	ldrb	r3, [r3, #0]
 80045f6:	001c      	movs	r4, r3
 80045f8:	230f      	movs	r3, #15
 80045fa:	4023      	ands	r3, r4
 80045fc:	3b08      	subs	r3, #8
 80045fe:	089b      	lsrs	r3, r3, #2
 8004600:	430a      	orrs	r2, r1
 8004602:	3306      	adds	r3, #6
 8004604:	009b      	lsls	r3, r3, #2
 8004606:	18c3      	adds	r3, r0, r3
 8004608:	3304      	adds	r3, #4
 800460a:	601a      	str	r2, [r3, #0]
}
 800460c:	46c0      	nop			@ (mov r8, r8)
 800460e:	46bd      	mov	sp, r7
 8004610:	b003      	add	sp, #12
 8004612:	bd90      	pop	{r4, r7, pc}
 8004614:	e000e100 	.word	0xe000e100
 8004618:	e000ed00 	.word	0xe000ed00

0800461c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b082      	sub	sp, #8
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	1e5a      	subs	r2, r3, #1
 8004628:	2380      	movs	r3, #128	@ 0x80
 800462a:	045b      	lsls	r3, r3, #17
 800462c:	429a      	cmp	r2, r3
 800462e:	d301      	bcc.n	8004634 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004630:	2301      	movs	r3, #1
 8004632:	e010      	b.n	8004656 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004634:	4b0a      	ldr	r3, [pc, #40]	@ (8004660 <SysTick_Config+0x44>)
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	3a01      	subs	r2, #1
 800463a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800463c:	2301      	movs	r3, #1
 800463e:	425b      	negs	r3, r3
 8004640:	2103      	movs	r1, #3
 8004642:	0018      	movs	r0, r3
 8004644:	f7ff ff7c 	bl	8004540 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004648:	4b05      	ldr	r3, [pc, #20]	@ (8004660 <SysTick_Config+0x44>)
 800464a:	2200      	movs	r2, #0
 800464c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800464e:	4b04      	ldr	r3, [pc, #16]	@ (8004660 <SysTick_Config+0x44>)
 8004650:	2207      	movs	r2, #7
 8004652:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004654:	2300      	movs	r3, #0
}
 8004656:	0018      	movs	r0, r3
 8004658:	46bd      	mov	sp, r7
 800465a:	b002      	add	sp, #8
 800465c:	bd80      	pop	{r7, pc}
 800465e:	46c0      	nop			@ (mov r8, r8)
 8004660:	e000e010 	.word	0xe000e010

08004664 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	60b9      	str	r1, [r7, #8]
 800466c:	607a      	str	r2, [r7, #4]
 800466e:	210f      	movs	r1, #15
 8004670:	187b      	adds	r3, r7, r1
 8004672:	1c02      	adds	r2, r0, #0
 8004674:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8004676:	68ba      	ldr	r2, [r7, #8]
 8004678:	187b      	adds	r3, r7, r1
 800467a:	781b      	ldrb	r3, [r3, #0]
 800467c:	b25b      	sxtb	r3, r3
 800467e:	0011      	movs	r1, r2
 8004680:	0018      	movs	r0, r3
 8004682:	f7ff ff5d 	bl	8004540 <__NVIC_SetPriority>
}
 8004686:	46c0      	nop			@ (mov r8, r8)
 8004688:	46bd      	mov	sp, r7
 800468a:	b004      	add	sp, #16
 800468c:	bd80      	pop	{r7, pc}

0800468e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800468e:	b580      	push	{r7, lr}
 8004690:	b082      	sub	sp, #8
 8004692:	af00      	add	r7, sp, #0
 8004694:	0002      	movs	r2, r0
 8004696:	1dfb      	adds	r3, r7, #7
 8004698:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800469a:	1dfb      	adds	r3, r7, #7
 800469c:	781b      	ldrb	r3, [r3, #0]
 800469e:	b25b      	sxtb	r3, r3
 80046a0:	0018      	movs	r0, r3
 80046a2:	f7ff ff11 	bl	80044c8 <__NVIC_EnableIRQ>
}
 80046a6:	46c0      	nop			@ (mov r8, r8)
 80046a8:	46bd      	mov	sp, r7
 80046aa:	b002      	add	sp, #8
 80046ac:	bd80      	pop	{r7, pc}

080046ae <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80046ae:	b580      	push	{r7, lr}
 80046b0:	b082      	sub	sp, #8
 80046b2:	af00      	add	r7, sp, #0
 80046b4:	0002      	movs	r2, r0
 80046b6:	1dfb      	adds	r3, r7, #7
 80046b8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80046ba:	1dfb      	adds	r3, r7, #7
 80046bc:	781b      	ldrb	r3, [r3, #0]
 80046be:	b25b      	sxtb	r3, r3
 80046c0:	0018      	movs	r0, r3
 80046c2:	f7ff ff1b 	bl	80044fc <__NVIC_DisableIRQ>
}
 80046c6:	46c0      	nop			@ (mov r8, r8)
 80046c8:	46bd      	mov	sp, r7
 80046ca:	b002      	add	sp, #8
 80046cc:	bd80      	pop	{r7, pc}

080046ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80046ce:	b580      	push	{r7, lr}
 80046d0:	b082      	sub	sp, #8
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	0018      	movs	r0, r3
 80046da:	f7ff ff9f 	bl	800461c <SysTick_Config>
 80046de:	0003      	movs	r3, r0
}
 80046e0:	0018      	movs	r0, r3
 80046e2:	46bd      	mov	sp, r7
 80046e4:	b002      	add	sp, #8
 80046e6:	bd80      	pop	{r7, pc}

080046e8 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b082      	sub	sp, #8
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d101      	bne.n	80046fa <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e04f      	b.n	800479a <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2225      	movs	r2, #37	@ 0x25
 80046fe:	5c9b      	ldrb	r3, [r3, r2]
 8004700:	b2db      	uxtb	r3, r3
 8004702:	2b02      	cmp	r3, #2
 8004704:	d008      	beq.n	8004718 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2204      	movs	r2, #4
 800470a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2224      	movs	r2, #36	@ 0x24
 8004710:	2100      	movs	r1, #0
 8004712:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	e040      	b.n	800479a <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	210e      	movs	r1, #14
 8004724:	438a      	bics	r2, r1
 8004726:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004732:	491c      	ldr	r1, [pc, #112]	@ (80047a4 <HAL_DMA_Abort+0xbc>)
 8004734:	400a      	ands	r2, r1
 8004736:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	2101      	movs	r1, #1
 8004744:	438a      	bics	r2, r1
 8004746:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800474c:	221c      	movs	r2, #28
 800474e:	401a      	ands	r2, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004754:	2101      	movs	r1, #1
 8004756:	4091      	lsls	r1, r2
 8004758:	000a      	movs	r2, r1
 800475a:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004760:	687a      	ldr	r2, [r7, #4]
 8004762:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004764:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800476a:	2b00      	cmp	r3, #0
 800476c:	d00c      	beq.n	8004788 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004778:	490a      	ldr	r1, [pc, #40]	@ (80047a4 <HAL_DMA_Abort+0xbc>)
 800477a:	400a      	ands	r2, r1
 800477c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004782:	687a      	ldr	r2, [r7, #4]
 8004784:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004786:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2225      	movs	r2, #37	@ 0x25
 800478c:	2101      	movs	r1, #1
 800478e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2224      	movs	r2, #36	@ 0x24
 8004794:	2100      	movs	r1, #0
 8004796:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8004798:	2300      	movs	r3, #0
}
 800479a:	0018      	movs	r0, r3
 800479c:	46bd      	mov	sp, r7
 800479e:	b002      	add	sp, #8
 80047a0:	bd80      	pop	{r7, pc}
 80047a2:	46c0      	nop			@ (mov r8, r8)
 80047a4:	fffffeff 	.word	0xfffffeff

080047a8 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b084      	sub	sp, #16
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047b0:	210f      	movs	r1, #15
 80047b2:	187b      	adds	r3, r7, r1
 80047b4:	2200      	movs	r2, #0
 80047b6:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2225      	movs	r2, #37	@ 0x25
 80047bc:	5c9b      	ldrb	r3, [r3, r2]
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	2b02      	cmp	r3, #2
 80047c2:	d006      	beq.n	80047d2 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2204      	movs	r2, #4
 80047c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80047ca:	187b      	adds	r3, r7, r1
 80047cc:	2201      	movs	r2, #1
 80047ce:	701a      	strb	r2, [r3, #0]
 80047d0:	e048      	b.n	8004864 <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	210e      	movs	r1, #14
 80047de:	438a      	bics	r2, r1
 80047e0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	2101      	movs	r1, #1
 80047ee:	438a      	bics	r2, r1
 80047f0:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047fc:	491d      	ldr	r1, [pc, #116]	@ (8004874 <HAL_DMA_Abort_IT+0xcc>)
 80047fe:	400a      	ands	r2, r1
 8004800:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004806:	221c      	movs	r2, #28
 8004808:	401a      	ands	r2, r3
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800480e:	2101      	movs	r1, #1
 8004810:	4091      	lsls	r1, r2
 8004812:	000a      	movs	r2, r1
 8004814:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800481a:	687a      	ldr	r2, [r7, #4]
 800481c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800481e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004824:	2b00      	cmp	r3, #0
 8004826:	d00c      	beq.n	8004842 <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800482c:	681a      	ldr	r2, [r3, #0]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004832:	4910      	ldr	r1, [pc, #64]	@ (8004874 <HAL_DMA_Abort_IT+0xcc>)
 8004834:	400a      	ands	r2, r1
 8004836:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800483c:	687a      	ldr	r2, [r7, #4]
 800483e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004840:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2225      	movs	r2, #37	@ 0x25
 8004846:	2101      	movs	r1, #1
 8004848:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2224      	movs	r2, #36	@ 0x24
 800484e:	2100      	movs	r1, #0
 8004850:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004856:	2b00      	cmp	r3, #0
 8004858:	d004      	beq.n	8004864 <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800485e:	687a      	ldr	r2, [r7, #4]
 8004860:	0010      	movs	r0, r2
 8004862:	4798      	blx	r3
    }
  }
  return status;
 8004864:	230f      	movs	r3, #15
 8004866:	18fb      	adds	r3, r7, r3
 8004868:	781b      	ldrb	r3, [r3, #0]
}
 800486a:	0018      	movs	r0, r3
 800486c:	46bd      	mov	sp, r7
 800486e:	b004      	add	sp, #16
 8004870:	bd80      	pop	{r7, pc}
 8004872:	46c0      	nop			@ (mov r8, r8)
 8004874:	fffffeff 	.word	0xfffffeff

08004878 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b086      	sub	sp, #24
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
 8004880:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004882:	2300      	movs	r3, #0
 8004884:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004886:	e14d      	b.n	8004b24 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	2101      	movs	r1, #1
 800488e:	697a      	ldr	r2, [r7, #20]
 8004890:	4091      	lsls	r1, r2
 8004892:	000a      	movs	r2, r1
 8004894:	4013      	ands	r3, r2
 8004896:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d100      	bne.n	80048a0 <HAL_GPIO_Init+0x28>
 800489e:	e13e      	b.n	8004b1e <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	2203      	movs	r2, #3
 80048a6:	4013      	ands	r3, r2
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d005      	beq.n	80048b8 <HAL_GPIO_Init+0x40>
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	2203      	movs	r2, #3
 80048b2:	4013      	ands	r3, r2
 80048b4:	2b02      	cmp	r3, #2
 80048b6:	d130      	bne.n	800491a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	005b      	lsls	r3, r3, #1
 80048c2:	2203      	movs	r2, #3
 80048c4:	409a      	lsls	r2, r3
 80048c6:	0013      	movs	r3, r2
 80048c8:	43da      	mvns	r2, r3
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	4013      	ands	r3, r2
 80048ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	68da      	ldr	r2, [r3, #12]
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	005b      	lsls	r3, r3, #1
 80048d8:	409a      	lsls	r2, r3
 80048da:	0013      	movs	r3, r2
 80048dc:	693a      	ldr	r2, [r7, #16]
 80048de:	4313      	orrs	r3, r2
 80048e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	693a      	ldr	r2, [r7, #16]
 80048e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80048ee:	2201      	movs	r2, #1
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	409a      	lsls	r2, r3
 80048f4:	0013      	movs	r3, r2
 80048f6:	43da      	mvns	r2, r3
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	4013      	ands	r3, r2
 80048fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	091b      	lsrs	r3, r3, #4
 8004904:	2201      	movs	r2, #1
 8004906:	401a      	ands	r2, r3
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	409a      	lsls	r2, r3
 800490c:	0013      	movs	r3, r2
 800490e:	693a      	ldr	r2, [r7, #16]
 8004910:	4313      	orrs	r3, r2
 8004912:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	693a      	ldr	r2, [r7, #16]
 8004918:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	2203      	movs	r2, #3
 8004920:	4013      	ands	r3, r2
 8004922:	2b03      	cmp	r3, #3
 8004924:	d017      	beq.n	8004956 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	68db      	ldr	r3, [r3, #12]
 800492a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	005b      	lsls	r3, r3, #1
 8004930:	2203      	movs	r2, #3
 8004932:	409a      	lsls	r2, r3
 8004934:	0013      	movs	r3, r2
 8004936:	43da      	mvns	r2, r3
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	4013      	ands	r3, r2
 800493c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	689a      	ldr	r2, [r3, #8]
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	005b      	lsls	r3, r3, #1
 8004946:	409a      	lsls	r2, r3
 8004948:	0013      	movs	r3, r2
 800494a:	693a      	ldr	r2, [r7, #16]
 800494c:	4313      	orrs	r3, r2
 800494e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	693a      	ldr	r2, [r7, #16]
 8004954:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	2203      	movs	r2, #3
 800495c:	4013      	ands	r3, r2
 800495e:	2b02      	cmp	r3, #2
 8004960:	d123      	bne.n	80049aa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	08da      	lsrs	r2, r3, #3
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	3208      	adds	r2, #8
 800496a:	0092      	lsls	r2, r2, #2
 800496c:	58d3      	ldr	r3, [r2, r3]
 800496e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	2207      	movs	r2, #7
 8004974:	4013      	ands	r3, r2
 8004976:	009b      	lsls	r3, r3, #2
 8004978:	220f      	movs	r2, #15
 800497a:	409a      	lsls	r2, r3
 800497c:	0013      	movs	r3, r2
 800497e:	43da      	mvns	r2, r3
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	4013      	ands	r3, r2
 8004984:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	691a      	ldr	r2, [r3, #16]
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	2107      	movs	r1, #7
 800498e:	400b      	ands	r3, r1
 8004990:	009b      	lsls	r3, r3, #2
 8004992:	409a      	lsls	r2, r3
 8004994:	0013      	movs	r3, r2
 8004996:	693a      	ldr	r2, [r7, #16]
 8004998:	4313      	orrs	r3, r2
 800499a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	08da      	lsrs	r2, r3, #3
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	3208      	adds	r2, #8
 80049a4:	0092      	lsls	r2, r2, #2
 80049a6:	6939      	ldr	r1, [r7, #16]
 80049a8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	005b      	lsls	r3, r3, #1
 80049b4:	2203      	movs	r2, #3
 80049b6:	409a      	lsls	r2, r3
 80049b8:	0013      	movs	r3, r2
 80049ba:	43da      	mvns	r2, r3
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	4013      	ands	r3, r2
 80049c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	2203      	movs	r2, #3
 80049c8:	401a      	ands	r2, r3
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	005b      	lsls	r3, r3, #1
 80049ce:	409a      	lsls	r2, r3
 80049d0:	0013      	movs	r3, r2
 80049d2:	693a      	ldr	r2, [r7, #16]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	693a      	ldr	r2, [r7, #16]
 80049dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	685a      	ldr	r2, [r3, #4]
 80049e2:	23c0      	movs	r3, #192	@ 0xc0
 80049e4:	029b      	lsls	r3, r3, #10
 80049e6:	4013      	ands	r3, r2
 80049e8:	d100      	bne.n	80049ec <HAL_GPIO_Init+0x174>
 80049ea:	e098      	b.n	8004b1e <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80049ec:	4a53      	ldr	r2, [pc, #332]	@ (8004b3c <HAL_GPIO_Init+0x2c4>)
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	089b      	lsrs	r3, r3, #2
 80049f2:	3318      	adds	r3, #24
 80049f4:	009b      	lsls	r3, r3, #2
 80049f6:	589b      	ldr	r3, [r3, r2]
 80049f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	2203      	movs	r2, #3
 80049fe:	4013      	ands	r3, r2
 8004a00:	00db      	lsls	r3, r3, #3
 8004a02:	220f      	movs	r2, #15
 8004a04:	409a      	lsls	r2, r3
 8004a06:	0013      	movs	r3, r2
 8004a08:	43da      	mvns	r2, r3
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	23a0      	movs	r3, #160	@ 0xa0
 8004a14:	05db      	lsls	r3, r3, #23
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d019      	beq.n	8004a4e <HAL_GPIO_Init+0x1d6>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	4a48      	ldr	r2, [pc, #288]	@ (8004b40 <HAL_GPIO_Init+0x2c8>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d013      	beq.n	8004a4a <HAL_GPIO_Init+0x1d2>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	4a47      	ldr	r2, [pc, #284]	@ (8004b44 <HAL_GPIO_Init+0x2cc>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d00d      	beq.n	8004a46 <HAL_GPIO_Init+0x1ce>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4a46      	ldr	r2, [pc, #280]	@ (8004b48 <HAL_GPIO_Init+0x2d0>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d007      	beq.n	8004a42 <HAL_GPIO_Init+0x1ca>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	4a45      	ldr	r2, [pc, #276]	@ (8004b4c <HAL_GPIO_Init+0x2d4>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d101      	bne.n	8004a3e <HAL_GPIO_Init+0x1c6>
 8004a3a:	2304      	movs	r3, #4
 8004a3c:	e008      	b.n	8004a50 <HAL_GPIO_Init+0x1d8>
 8004a3e:	2305      	movs	r3, #5
 8004a40:	e006      	b.n	8004a50 <HAL_GPIO_Init+0x1d8>
 8004a42:	2303      	movs	r3, #3
 8004a44:	e004      	b.n	8004a50 <HAL_GPIO_Init+0x1d8>
 8004a46:	2302      	movs	r3, #2
 8004a48:	e002      	b.n	8004a50 <HAL_GPIO_Init+0x1d8>
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e000      	b.n	8004a50 <HAL_GPIO_Init+0x1d8>
 8004a4e:	2300      	movs	r3, #0
 8004a50:	697a      	ldr	r2, [r7, #20]
 8004a52:	2103      	movs	r1, #3
 8004a54:	400a      	ands	r2, r1
 8004a56:	00d2      	lsls	r2, r2, #3
 8004a58:	4093      	lsls	r3, r2
 8004a5a:	693a      	ldr	r2, [r7, #16]
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8004a60:	4936      	ldr	r1, [pc, #216]	@ (8004b3c <HAL_GPIO_Init+0x2c4>)
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	089b      	lsrs	r3, r3, #2
 8004a66:	3318      	adds	r3, #24
 8004a68:	009b      	lsls	r3, r3, #2
 8004a6a:	693a      	ldr	r2, [r7, #16]
 8004a6c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004a6e:	4b33      	ldr	r3, [pc, #204]	@ (8004b3c <HAL_GPIO_Init+0x2c4>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	43da      	mvns	r2, r3
 8004a78:	693b      	ldr	r3, [r7, #16]
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	685a      	ldr	r2, [r3, #4]
 8004a82:	2380      	movs	r3, #128	@ 0x80
 8004a84:	035b      	lsls	r3, r3, #13
 8004a86:	4013      	ands	r3, r2
 8004a88:	d003      	beq.n	8004a92 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8004a8a:	693a      	ldr	r2, [r7, #16]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004a92:	4b2a      	ldr	r3, [pc, #168]	@ (8004b3c <HAL_GPIO_Init+0x2c4>)
 8004a94:	693a      	ldr	r2, [r7, #16]
 8004a96:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8004a98:	4b28      	ldr	r3, [pc, #160]	@ (8004b3c <HAL_GPIO_Init+0x2c4>)
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	43da      	mvns	r2, r3
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	685a      	ldr	r2, [r3, #4]
 8004aac:	2380      	movs	r3, #128	@ 0x80
 8004aae:	039b      	lsls	r3, r3, #14
 8004ab0:	4013      	ands	r3, r2
 8004ab2:	d003      	beq.n	8004abc <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8004ab4:	693a      	ldr	r2, [r7, #16]
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004abc:	4b1f      	ldr	r3, [pc, #124]	@ (8004b3c <HAL_GPIO_Init+0x2c4>)
 8004abe:	693a      	ldr	r2, [r7, #16]
 8004ac0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004ac2:	4a1e      	ldr	r2, [pc, #120]	@ (8004b3c <HAL_GPIO_Init+0x2c4>)
 8004ac4:	2384      	movs	r3, #132	@ 0x84
 8004ac6:	58d3      	ldr	r3, [r2, r3]
 8004ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	43da      	mvns	r2, r3
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	4013      	ands	r3, r2
 8004ad2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	685a      	ldr	r2, [r3, #4]
 8004ad8:	2380      	movs	r3, #128	@ 0x80
 8004ada:	029b      	lsls	r3, r3, #10
 8004adc:	4013      	ands	r3, r2
 8004ade:	d003      	beq.n	8004ae8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004ae0:	693a      	ldr	r2, [r7, #16]
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004ae8:	4914      	ldr	r1, [pc, #80]	@ (8004b3c <HAL_GPIO_Init+0x2c4>)
 8004aea:	2284      	movs	r2, #132	@ 0x84
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8004af0:	4a12      	ldr	r2, [pc, #72]	@ (8004b3c <HAL_GPIO_Init+0x2c4>)
 8004af2:	2380      	movs	r3, #128	@ 0x80
 8004af4:	58d3      	ldr	r3, [r2, r3]
 8004af6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	43da      	mvns	r2, r3
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	4013      	ands	r3, r2
 8004b00:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	685a      	ldr	r2, [r3, #4]
 8004b06:	2380      	movs	r3, #128	@ 0x80
 8004b08:	025b      	lsls	r3, r3, #9
 8004b0a:	4013      	ands	r3, r2
 8004b0c:	d003      	beq.n	8004b16 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8004b0e:	693a      	ldr	r2, [r7, #16]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	4313      	orrs	r3, r2
 8004b14:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004b16:	4909      	ldr	r1, [pc, #36]	@ (8004b3c <HAL_GPIO_Init+0x2c4>)
 8004b18:	2280      	movs	r2, #128	@ 0x80
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	3301      	adds	r3, #1
 8004b22:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	40da      	lsrs	r2, r3
 8004b2c:	1e13      	subs	r3, r2, #0
 8004b2e:	d000      	beq.n	8004b32 <HAL_GPIO_Init+0x2ba>
 8004b30:	e6aa      	b.n	8004888 <HAL_GPIO_Init+0x10>
  }
}
 8004b32:	46c0      	nop			@ (mov r8, r8)
 8004b34:	46c0      	nop			@ (mov r8, r8)
 8004b36:	46bd      	mov	sp, r7
 8004b38:	b006      	add	sp, #24
 8004b3a:	bd80      	pop	{r7, pc}
 8004b3c:	40021800 	.word	0x40021800
 8004b40:	50000400 	.word	0x50000400
 8004b44:	50000800 	.word	0x50000800
 8004b48:	50000c00 	.word	0x50000c00
 8004b4c:	50001000 	.word	0x50001000

08004b50 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b086      	sub	sp, #24
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
 8004b58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004b5e:	e0ba      	b.n	8004cd6 <HAL_GPIO_DeInit+0x186>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004b60:	2201      	movs	r2, #1
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	409a      	lsls	r2, r3
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	4013      	ands	r3, r2
 8004b6a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d100      	bne.n	8004b74 <HAL_GPIO_DeInit+0x24>
 8004b72:	e0ad      	b.n	8004cd0 <HAL_GPIO_DeInit+0x180>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 8004b74:	4a5d      	ldr	r2, [pc, #372]	@ (8004cec <HAL_GPIO_DeInit+0x19c>)
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	089b      	lsrs	r3, r3, #2
 8004b7a:	3318      	adds	r3, #24
 8004b7c:	009b      	lsls	r3, r3, #2
 8004b7e:	589b      	ldr	r3, [r3, r2]
 8004b80:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	2203      	movs	r2, #3
 8004b86:	4013      	ands	r3, r2
 8004b88:	00db      	lsls	r3, r3, #3
 8004b8a:	220f      	movs	r2, #15
 8004b8c:	409a      	lsls	r2, r3
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	4013      	ands	r3, r2
 8004b92:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 8004b94:	687a      	ldr	r2, [r7, #4]
 8004b96:	23a0      	movs	r3, #160	@ 0xa0
 8004b98:	05db      	lsls	r3, r3, #23
 8004b9a:	429a      	cmp	r2, r3
 8004b9c:	d019      	beq.n	8004bd2 <HAL_GPIO_DeInit+0x82>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	4a53      	ldr	r2, [pc, #332]	@ (8004cf0 <HAL_GPIO_DeInit+0x1a0>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d013      	beq.n	8004bce <HAL_GPIO_DeInit+0x7e>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	4a52      	ldr	r2, [pc, #328]	@ (8004cf4 <HAL_GPIO_DeInit+0x1a4>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d00d      	beq.n	8004bca <HAL_GPIO_DeInit+0x7a>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	4a51      	ldr	r2, [pc, #324]	@ (8004cf8 <HAL_GPIO_DeInit+0x1a8>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d007      	beq.n	8004bc6 <HAL_GPIO_DeInit+0x76>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	4a50      	ldr	r2, [pc, #320]	@ (8004cfc <HAL_GPIO_DeInit+0x1ac>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d101      	bne.n	8004bc2 <HAL_GPIO_DeInit+0x72>
 8004bbe:	2304      	movs	r3, #4
 8004bc0:	e008      	b.n	8004bd4 <HAL_GPIO_DeInit+0x84>
 8004bc2:	2305      	movs	r3, #5
 8004bc4:	e006      	b.n	8004bd4 <HAL_GPIO_DeInit+0x84>
 8004bc6:	2303      	movs	r3, #3
 8004bc8:	e004      	b.n	8004bd4 <HAL_GPIO_DeInit+0x84>
 8004bca:	2302      	movs	r3, #2
 8004bcc:	e002      	b.n	8004bd4 <HAL_GPIO_DeInit+0x84>
 8004bce:	2301      	movs	r3, #1
 8004bd0:	e000      	b.n	8004bd4 <HAL_GPIO_DeInit+0x84>
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	697a      	ldr	r2, [r7, #20]
 8004bd6:	2103      	movs	r1, #3
 8004bd8:	400a      	ands	r2, r1
 8004bda:	00d2      	lsls	r2, r2, #3
 8004bdc:	4093      	lsls	r3, r2
 8004bde:	68fa      	ldr	r2, [r7, #12]
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d136      	bne.n	8004c52 <HAL_GPIO_DeInit+0x102>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8004be4:	4a41      	ldr	r2, [pc, #260]	@ (8004cec <HAL_GPIO_DeInit+0x19c>)
 8004be6:	2380      	movs	r3, #128	@ 0x80
 8004be8:	58d3      	ldr	r3, [r2, r3]
 8004bea:	693a      	ldr	r2, [r7, #16]
 8004bec:	43d2      	mvns	r2, r2
 8004bee:	493f      	ldr	r1, [pc, #252]	@ (8004cec <HAL_GPIO_DeInit+0x19c>)
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	2280      	movs	r2, #128	@ 0x80
 8004bf4:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 8004bf6:	4a3d      	ldr	r2, [pc, #244]	@ (8004cec <HAL_GPIO_DeInit+0x19c>)
 8004bf8:	2384      	movs	r3, #132	@ 0x84
 8004bfa:	58d3      	ldr	r3, [r2, r3]
 8004bfc:	693a      	ldr	r2, [r7, #16]
 8004bfe:	43d2      	mvns	r2, r2
 8004c00:	493a      	ldr	r1, [pc, #232]	@ (8004cec <HAL_GPIO_DeInit+0x19c>)
 8004c02:	4013      	ands	r3, r2
 8004c04:	2284      	movs	r2, #132	@ 0x84
 8004c06:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8004c08:	4b38      	ldr	r3, [pc, #224]	@ (8004cec <HAL_GPIO_DeInit+0x19c>)
 8004c0a:	685a      	ldr	r2, [r3, #4]
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	43d9      	mvns	r1, r3
 8004c10:	4b36      	ldr	r3, [pc, #216]	@ (8004cec <HAL_GPIO_DeInit+0x19c>)
 8004c12:	400a      	ands	r2, r1
 8004c14:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8004c16:	4b35      	ldr	r3, [pc, #212]	@ (8004cec <HAL_GPIO_DeInit+0x19c>)
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	43d9      	mvns	r1, r3
 8004c1e:	4b33      	ldr	r3, [pc, #204]	@ (8004cec <HAL_GPIO_DeInit+0x19c>)
 8004c20:	400a      	ands	r2, r1
 8004c22:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (8u * (position & 0x03u));
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	2203      	movs	r2, #3
 8004c28:	4013      	ands	r3, r2
 8004c2a:	00db      	lsls	r3, r3, #3
 8004c2c:	220f      	movs	r2, #15
 8004c2e:	409a      	lsls	r2, r3
 8004c30:	0013      	movs	r3, r2
 8004c32:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 8004c34:	4a2d      	ldr	r2, [pc, #180]	@ (8004cec <HAL_GPIO_DeInit+0x19c>)
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	089b      	lsrs	r3, r3, #2
 8004c3a:	3318      	adds	r3, #24
 8004c3c:	009b      	lsls	r3, r3, #2
 8004c3e:	589a      	ldr	r2, [r3, r2]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	43d9      	mvns	r1, r3
 8004c44:	4829      	ldr	r0, [pc, #164]	@ (8004cec <HAL_GPIO_DeInit+0x19c>)
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	089b      	lsrs	r3, r3, #2
 8004c4a:	400a      	ands	r2, r1
 8004c4c:	3318      	adds	r3, #24
 8004c4e:	009b      	lsls	r3, r3, #2
 8004c50:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	005b      	lsls	r3, r3, #1
 8004c5a:	2103      	movs	r1, #3
 8004c5c:	4099      	lsls	r1, r3
 8004c5e:	000b      	movs	r3, r1
 8004c60:	431a      	orrs	r2, r3
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	08da      	lsrs	r2, r3, #3
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	3208      	adds	r2, #8
 8004c6e:	0092      	lsls	r2, r2, #2
 8004c70:	58d3      	ldr	r3, [r2, r3]
 8004c72:	697a      	ldr	r2, [r7, #20]
 8004c74:	2107      	movs	r1, #7
 8004c76:	400a      	ands	r2, r1
 8004c78:	0092      	lsls	r2, r2, #2
 8004c7a:	210f      	movs	r1, #15
 8004c7c:	4091      	lsls	r1, r2
 8004c7e:	000a      	movs	r2, r1
 8004c80:	43d1      	mvns	r1, r2
 8004c82:	697a      	ldr	r2, [r7, #20]
 8004c84:	08d2      	lsrs	r2, r2, #3
 8004c86:	4019      	ands	r1, r3
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	3208      	adds	r2, #8
 8004c8c:	0092      	lsls	r2, r2, #2
 8004c8e:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	697a      	ldr	r2, [r7, #20]
 8004c96:	0052      	lsls	r2, r2, #1
 8004c98:	2103      	movs	r1, #3
 8004c9a:	4091      	lsls	r1, r2
 8004c9c:	000a      	movs	r2, r1
 8004c9e:	43d2      	mvns	r2, r2
 8004ca0:	401a      	ands	r2, r3
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	2101      	movs	r1, #1
 8004cac:	697a      	ldr	r2, [r7, #20]
 8004cae:	4091      	lsls	r1, r2
 8004cb0:	000a      	movs	r2, r1
 8004cb2:	43d2      	mvns	r2, r2
 8004cb4:	401a      	ands	r2, r3
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	68db      	ldr	r3, [r3, #12]
 8004cbe:	697a      	ldr	r2, [r7, #20]
 8004cc0:	0052      	lsls	r2, r2, #1
 8004cc2:	2103      	movs	r1, #3
 8004cc4:	4091      	lsls	r1, r2
 8004cc6:	000a      	movs	r2, r1
 8004cc8:	43d2      	mvns	r2, r2
 8004cca:	401a      	ands	r2, r3
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	60da      	str	r2, [r3, #12]
    }

    position++;
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	3301      	adds	r3, #1
 8004cd4:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004cd6:	683a      	ldr	r2, [r7, #0]
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	40da      	lsrs	r2, r3
 8004cdc:	1e13      	subs	r3, r2, #0
 8004cde:	d000      	beq.n	8004ce2 <HAL_GPIO_DeInit+0x192>
 8004ce0:	e73e      	b.n	8004b60 <HAL_GPIO_DeInit+0x10>
  }
}
 8004ce2:	46c0      	nop			@ (mov r8, r8)
 8004ce4:	46c0      	nop			@ (mov r8, r8)
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	b006      	add	sp, #24
 8004cea:	bd80      	pop	{r7, pc}
 8004cec:	40021800 	.word	0x40021800
 8004cf0:	50000400 	.word	0x50000400
 8004cf4:	50000800 	.word	0x50000800
 8004cf8:	50000c00 	.word	0x50000c00
 8004cfc:	50001000 	.word	0x50001000

08004d00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b082      	sub	sp, #8
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	0008      	movs	r0, r1
 8004d0a:	0011      	movs	r1, r2
 8004d0c:	1cbb      	adds	r3, r7, #2
 8004d0e:	1c02      	adds	r2, r0, #0
 8004d10:	801a      	strh	r2, [r3, #0]
 8004d12:	1c7b      	adds	r3, r7, #1
 8004d14:	1c0a      	adds	r2, r1, #0
 8004d16:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004d18:	1c7b      	adds	r3, r7, #1
 8004d1a:	781b      	ldrb	r3, [r3, #0]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d004      	beq.n	8004d2a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004d20:	1cbb      	adds	r3, r7, #2
 8004d22:	881a      	ldrh	r2, [r3, #0]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004d28:	e003      	b.n	8004d32 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004d2a:	1cbb      	adds	r3, r7, #2
 8004d2c:	881a      	ldrh	r2, [r3, #0]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004d32:	46c0      	nop			@ (mov r8, r8)
 8004d34:	46bd      	mov	sp, r7
 8004d36:	b002      	add	sp, #8
 8004d38:	bd80      	pop	{r7, pc}

08004d3a <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004d3a:	b580      	push	{r7, lr}
 8004d3c:	b084      	sub	sp, #16
 8004d3e:	af00      	add	r7, sp, #0
 8004d40:	6078      	str	r0, [r7, #4]
 8004d42:	000a      	movs	r2, r1
 8004d44:	1cbb      	adds	r3, r7, #2
 8004d46:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	695b      	ldr	r3, [r3, #20]
 8004d4c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004d4e:	1cbb      	adds	r3, r7, #2
 8004d50:	881b      	ldrh	r3, [r3, #0]
 8004d52:	68fa      	ldr	r2, [r7, #12]
 8004d54:	4013      	ands	r3, r2
 8004d56:	041a      	lsls	r2, r3, #16
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	43db      	mvns	r3, r3
 8004d5c:	1cb9      	adds	r1, r7, #2
 8004d5e:	8809      	ldrh	r1, [r1, #0]
 8004d60:	400b      	ands	r3, r1
 8004d62:	431a      	orrs	r2, r3
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	619a      	str	r2, [r3, #24]
}
 8004d68:	46c0      	nop			@ (mov r8, r8)
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	b004      	add	sp, #16
 8004d6e:	bd80      	pop	{r7, pc}

08004d70 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b084      	sub	sp, #16
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004d78:	4b19      	ldr	r3, [pc, #100]	@ (8004de0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a19      	ldr	r2, [pc, #100]	@ (8004de4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004d7e:	4013      	ands	r3, r2
 8004d80:	0019      	movs	r1, r3
 8004d82:	4b17      	ldr	r3, [pc, #92]	@ (8004de0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004d84:	687a      	ldr	r2, [r7, #4]
 8004d86:	430a      	orrs	r2, r1
 8004d88:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	2380      	movs	r3, #128	@ 0x80
 8004d8e:	009b      	lsls	r3, r3, #2
 8004d90:	429a      	cmp	r2, r3
 8004d92:	d11f      	bne.n	8004dd4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004d94:	4b14      	ldr	r3, [pc, #80]	@ (8004de8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	0013      	movs	r3, r2
 8004d9a:	005b      	lsls	r3, r3, #1
 8004d9c:	189b      	adds	r3, r3, r2
 8004d9e:	005b      	lsls	r3, r3, #1
 8004da0:	4912      	ldr	r1, [pc, #72]	@ (8004dec <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004da2:	0018      	movs	r0, r3
 8004da4:	f7fb f9ca 	bl	800013c <__udivsi3>
 8004da8:	0003      	movs	r3, r0
 8004daa:	3301      	adds	r3, #1
 8004dac:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004dae:	e008      	b.n	8004dc2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d003      	beq.n	8004dbe <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	3b01      	subs	r3, #1
 8004dba:	60fb      	str	r3, [r7, #12]
 8004dbc:	e001      	b.n	8004dc2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004dbe:	2303      	movs	r3, #3
 8004dc0:	e009      	b.n	8004dd6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004dc2:	4b07      	ldr	r3, [pc, #28]	@ (8004de0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004dc4:	695a      	ldr	r2, [r3, #20]
 8004dc6:	2380      	movs	r3, #128	@ 0x80
 8004dc8:	00db      	lsls	r3, r3, #3
 8004dca:	401a      	ands	r2, r3
 8004dcc:	2380      	movs	r3, #128	@ 0x80
 8004dce:	00db      	lsls	r3, r3, #3
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d0ed      	beq.n	8004db0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004dd4:	2300      	movs	r3, #0
}
 8004dd6:	0018      	movs	r0, r3
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	b004      	add	sp, #16
 8004ddc:	bd80      	pop	{r7, pc}
 8004dde:	46c0      	nop			@ (mov r8, r8)
 8004de0:	40007000 	.word	0x40007000
 8004de4:	fffff9ff 	.word	0xfffff9ff
 8004de8:	20000004 	.word	0x20000004
 8004dec:	000f4240 	.word	0x000f4240

08004df0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004df4:	4b03      	ldr	r3, [pc, #12]	@ (8004e04 <LL_RCC_GetAPB1Prescaler+0x14>)
 8004df6:	689a      	ldr	r2, [r3, #8]
 8004df8:	23e0      	movs	r3, #224	@ 0xe0
 8004dfa:	01db      	lsls	r3, r3, #7
 8004dfc:	4013      	ands	r3, r2
}
 8004dfe:	0018      	movs	r0, r3
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}
 8004e04:	40021000 	.word	0x40021000

08004e08 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b088      	sub	sp, #32
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d102      	bne.n	8004e1c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	f000 fb50 	bl	80054bc <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	2201      	movs	r2, #1
 8004e22:	4013      	ands	r3, r2
 8004e24:	d100      	bne.n	8004e28 <HAL_RCC_OscConfig+0x20>
 8004e26:	e07c      	b.n	8004f22 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e28:	4bc3      	ldr	r3, [pc, #780]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	2238      	movs	r2, #56	@ 0x38
 8004e2e:	4013      	ands	r3, r2
 8004e30:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004e32:	4bc1      	ldr	r3, [pc, #772]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004e34:	68db      	ldr	r3, [r3, #12]
 8004e36:	2203      	movs	r2, #3
 8004e38:	4013      	ands	r3, r2
 8004e3a:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004e3c:	69bb      	ldr	r3, [r7, #24]
 8004e3e:	2b10      	cmp	r3, #16
 8004e40:	d102      	bne.n	8004e48 <HAL_RCC_OscConfig+0x40>
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	2b03      	cmp	r3, #3
 8004e46:	d002      	beq.n	8004e4e <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8004e48:	69bb      	ldr	r3, [r7, #24]
 8004e4a:	2b08      	cmp	r3, #8
 8004e4c:	d10b      	bne.n	8004e66 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e4e:	4bba      	ldr	r3, [pc, #744]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	2380      	movs	r3, #128	@ 0x80
 8004e54:	029b      	lsls	r3, r3, #10
 8004e56:	4013      	ands	r3, r2
 8004e58:	d062      	beq.n	8004f20 <HAL_RCC_OscConfig+0x118>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d15e      	bne.n	8004f20 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	e32a      	b.n	80054bc <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	685a      	ldr	r2, [r3, #4]
 8004e6a:	2380      	movs	r3, #128	@ 0x80
 8004e6c:	025b      	lsls	r3, r3, #9
 8004e6e:	429a      	cmp	r2, r3
 8004e70:	d107      	bne.n	8004e82 <HAL_RCC_OscConfig+0x7a>
 8004e72:	4bb1      	ldr	r3, [pc, #708]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004e74:	681a      	ldr	r2, [r3, #0]
 8004e76:	4bb0      	ldr	r3, [pc, #704]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004e78:	2180      	movs	r1, #128	@ 0x80
 8004e7a:	0249      	lsls	r1, r1, #9
 8004e7c:	430a      	orrs	r2, r1
 8004e7e:	601a      	str	r2, [r3, #0]
 8004e80:	e020      	b.n	8004ec4 <HAL_RCC_OscConfig+0xbc>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	685a      	ldr	r2, [r3, #4]
 8004e86:	23a0      	movs	r3, #160	@ 0xa0
 8004e88:	02db      	lsls	r3, r3, #11
 8004e8a:	429a      	cmp	r2, r3
 8004e8c:	d10e      	bne.n	8004eac <HAL_RCC_OscConfig+0xa4>
 8004e8e:	4baa      	ldr	r3, [pc, #680]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	4ba9      	ldr	r3, [pc, #676]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004e94:	2180      	movs	r1, #128	@ 0x80
 8004e96:	02c9      	lsls	r1, r1, #11
 8004e98:	430a      	orrs	r2, r1
 8004e9a:	601a      	str	r2, [r3, #0]
 8004e9c:	4ba6      	ldr	r3, [pc, #664]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	4ba5      	ldr	r3, [pc, #660]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004ea2:	2180      	movs	r1, #128	@ 0x80
 8004ea4:	0249      	lsls	r1, r1, #9
 8004ea6:	430a      	orrs	r2, r1
 8004ea8:	601a      	str	r2, [r3, #0]
 8004eaa:	e00b      	b.n	8004ec4 <HAL_RCC_OscConfig+0xbc>
 8004eac:	4ba2      	ldr	r3, [pc, #648]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004eae:	681a      	ldr	r2, [r3, #0]
 8004eb0:	4ba1      	ldr	r3, [pc, #644]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004eb2:	49a2      	ldr	r1, [pc, #648]	@ (800513c <HAL_RCC_OscConfig+0x334>)
 8004eb4:	400a      	ands	r2, r1
 8004eb6:	601a      	str	r2, [r3, #0]
 8004eb8:	4b9f      	ldr	r3, [pc, #636]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	4b9e      	ldr	r3, [pc, #632]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004ebe:	49a0      	ldr	r1, [pc, #640]	@ (8005140 <HAL_RCC_OscConfig+0x338>)
 8004ec0:	400a      	ands	r2, r1
 8004ec2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d014      	beq.n	8004ef6 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ecc:	f7ff fab8 	bl	8004440 <HAL_GetTick>
 8004ed0:	0003      	movs	r3, r0
 8004ed2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ed4:	e008      	b.n	8004ee8 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ed6:	f7ff fab3 	bl	8004440 <HAL_GetTick>
 8004eda:	0002      	movs	r2, r0
 8004edc:	693b      	ldr	r3, [r7, #16]
 8004ede:	1ad3      	subs	r3, r2, r3
 8004ee0:	2b64      	cmp	r3, #100	@ 0x64
 8004ee2:	d901      	bls.n	8004ee8 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8004ee4:	2303      	movs	r3, #3
 8004ee6:	e2e9      	b.n	80054bc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ee8:	4b93      	ldr	r3, [pc, #588]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	2380      	movs	r3, #128	@ 0x80
 8004eee:	029b      	lsls	r3, r3, #10
 8004ef0:	4013      	ands	r3, r2
 8004ef2:	d0f0      	beq.n	8004ed6 <HAL_RCC_OscConfig+0xce>
 8004ef4:	e015      	b.n	8004f22 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ef6:	f7ff faa3 	bl	8004440 <HAL_GetTick>
 8004efa:	0003      	movs	r3, r0
 8004efc:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004efe:	e008      	b.n	8004f12 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f00:	f7ff fa9e 	bl	8004440 <HAL_GetTick>
 8004f04:	0002      	movs	r2, r0
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	1ad3      	subs	r3, r2, r3
 8004f0a:	2b64      	cmp	r3, #100	@ 0x64
 8004f0c:	d901      	bls.n	8004f12 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8004f0e:	2303      	movs	r3, #3
 8004f10:	e2d4      	b.n	80054bc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004f12:	4b89      	ldr	r3, [pc, #548]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004f14:	681a      	ldr	r2, [r3, #0]
 8004f16:	2380      	movs	r3, #128	@ 0x80
 8004f18:	029b      	lsls	r3, r3, #10
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	d1f0      	bne.n	8004f00 <HAL_RCC_OscConfig+0xf8>
 8004f1e:	e000      	b.n	8004f22 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f20:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	2202      	movs	r2, #2
 8004f28:	4013      	ands	r3, r2
 8004f2a:	d100      	bne.n	8004f2e <HAL_RCC_OscConfig+0x126>
 8004f2c:	e099      	b.n	8005062 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f2e:	4b82      	ldr	r3, [pc, #520]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	2238      	movs	r2, #56	@ 0x38
 8004f34:	4013      	ands	r3, r2
 8004f36:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004f38:	4b7f      	ldr	r3, [pc, #508]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004f3a:	68db      	ldr	r3, [r3, #12]
 8004f3c:	2203      	movs	r2, #3
 8004f3e:	4013      	ands	r3, r2
 8004f40:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8004f42:	69bb      	ldr	r3, [r7, #24]
 8004f44:	2b10      	cmp	r3, #16
 8004f46:	d102      	bne.n	8004f4e <HAL_RCC_OscConfig+0x146>
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	2b02      	cmp	r3, #2
 8004f4c:	d002      	beq.n	8004f54 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8004f4e:	69bb      	ldr	r3, [r7, #24]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d135      	bne.n	8004fc0 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004f54:	4b78      	ldr	r3, [pc, #480]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	2380      	movs	r3, #128	@ 0x80
 8004f5a:	00db      	lsls	r3, r3, #3
 8004f5c:	4013      	ands	r3, r2
 8004f5e:	d005      	beq.n	8004f6c <HAL_RCC_OscConfig+0x164>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	68db      	ldr	r3, [r3, #12]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d101      	bne.n	8004f6c <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e2a7      	b.n	80054bc <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f6c:	4b72      	ldr	r3, [pc, #456]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	4a74      	ldr	r2, [pc, #464]	@ (8005144 <HAL_RCC_OscConfig+0x33c>)
 8004f72:	4013      	ands	r3, r2
 8004f74:	0019      	movs	r1, r3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	695b      	ldr	r3, [r3, #20]
 8004f7a:	021a      	lsls	r2, r3, #8
 8004f7c:	4b6e      	ldr	r3, [pc, #440]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004f7e:	430a      	orrs	r2, r1
 8004f80:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004f82:	69bb      	ldr	r3, [r7, #24]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d112      	bne.n	8004fae <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004f88:	4b6b      	ldr	r3, [pc, #428]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a6e      	ldr	r2, [pc, #440]	@ (8005148 <HAL_RCC_OscConfig+0x340>)
 8004f8e:	4013      	ands	r3, r2
 8004f90:	0019      	movs	r1, r3
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	691a      	ldr	r2, [r3, #16]
 8004f96:	4b68      	ldr	r3, [pc, #416]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004f98:	430a      	orrs	r2, r1
 8004f9a:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8004f9c:	4b66      	ldr	r3, [pc, #408]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	0adb      	lsrs	r3, r3, #11
 8004fa2:	2207      	movs	r2, #7
 8004fa4:	4013      	ands	r3, r2
 8004fa6:	4a69      	ldr	r2, [pc, #420]	@ (800514c <HAL_RCC_OscConfig+0x344>)
 8004fa8:	40da      	lsrs	r2, r3
 8004faa:	4b69      	ldr	r3, [pc, #420]	@ (8005150 <HAL_RCC_OscConfig+0x348>)
 8004fac:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004fae:	4b69      	ldr	r3, [pc, #420]	@ (8005154 <HAL_RCC_OscConfig+0x34c>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	0018      	movs	r0, r3
 8004fb4:	f7ff f9e8 	bl	8004388 <HAL_InitTick>
 8004fb8:	1e03      	subs	r3, r0, #0
 8004fba:	d051      	beq.n	8005060 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	e27d      	b.n	80054bc <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	68db      	ldr	r3, [r3, #12]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d030      	beq.n	800502a <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004fc8:	4b5b      	ldr	r3, [pc, #364]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a5e      	ldr	r2, [pc, #376]	@ (8005148 <HAL_RCC_OscConfig+0x340>)
 8004fce:	4013      	ands	r3, r2
 8004fd0:	0019      	movs	r1, r3
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	691a      	ldr	r2, [r3, #16]
 8004fd6:	4b58      	ldr	r3, [pc, #352]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004fd8:	430a      	orrs	r2, r1
 8004fda:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8004fdc:	4b56      	ldr	r3, [pc, #344]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004fde:	681a      	ldr	r2, [r3, #0]
 8004fe0:	4b55      	ldr	r3, [pc, #340]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8004fe2:	2180      	movs	r1, #128	@ 0x80
 8004fe4:	0049      	lsls	r1, r1, #1
 8004fe6:	430a      	orrs	r2, r1
 8004fe8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fea:	f7ff fa29 	bl	8004440 <HAL_GetTick>
 8004fee:	0003      	movs	r3, r0
 8004ff0:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ff2:	e008      	b.n	8005006 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ff4:	f7ff fa24 	bl	8004440 <HAL_GetTick>
 8004ff8:	0002      	movs	r2, r0
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	2b02      	cmp	r3, #2
 8005000:	d901      	bls.n	8005006 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8005002:	2303      	movs	r3, #3
 8005004:	e25a      	b.n	80054bc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005006:	4b4c      	ldr	r3, [pc, #304]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8005008:	681a      	ldr	r2, [r3, #0]
 800500a:	2380      	movs	r3, #128	@ 0x80
 800500c:	00db      	lsls	r3, r3, #3
 800500e:	4013      	ands	r3, r2
 8005010:	d0f0      	beq.n	8004ff4 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005012:	4b49      	ldr	r3, [pc, #292]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8005014:	685b      	ldr	r3, [r3, #4]
 8005016:	4a4b      	ldr	r2, [pc, #300]	@ (8005144 <HAL_RCC_OscConfig+0x33c>)
 8005018:	4013      	ands	r3, r2
 800501a:	0019      	movs	r1, r3
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	695b      	ldr	r3, [r3, #20]
 8005020:	021a      	lsls	r2, r3, #8
 8005022:	4b45      	ldr	r3, [pc, #276]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8005024:	430a      	orrs	r2, r1
 8005026:	605a      	str	r2, [r3, #4]
 8005028:	e01b      	b.n	8005062 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800502a:	4b43      	ldr	r3, [pc, #268]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	4b42      	ldr	r3, [pc, #264]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8005030:	4949      	ldr	r1, [pc, #292]	@ (8005158 <HAL_RCC_OscConfig+0x350>)
 8005032:	400a      	ands	r2, r1
 8005034:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005036:	f7ff fa03 	bl	8004440 <HAL_GetTick>
 800503a:	0003      	movs	r3, r0
 800503c:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800503e:	e008      	b.n	8005052 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005040:	f7ff f9fe 	bl	8004440 <HAL_GetTick>
 8005044:	0002      	movs	r2, r0
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	1ad3      	subs	r3, r2, r3
 800504a:	2b02      	cmp	r3, #2
 800504c:	d901      	bls.n	8005052 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800504e:	2303      	movs	r3, #3
 8005050:	e234      	b.n	80054bc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005052:	4b39      	ldr	r3, [pc, #228]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8005054:	681a      	ldr	r2, [r3, #0]
 8005056:	2380      	movs	r3, #128	@ 0x80
 8005058:	00db      	lsls	r3, r3, #3
 800505a:	4013      	ands	r3, r2
 800505c:	d1f0      	bne.n	8005040 <HAL_RCC_OscConfig+0x238>
 800505e:	e000      	b.n	8005062 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005060:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	2208      	movs	r2, #8
 8005068:	4013      	ands	r3, r2
 800506a:	d047      	beq.n	80050fc <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800506c:	4b32      	ldr	r3, [pc, #200]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	2238      	movs	r2, #56	@ 0x38
 8005072:	4013      	ands	r3, r2
 8005074:	2b18      	cmp	r3, #24
 8005076:	d10a      	bne.n	800508e <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8005078:	4b2f      	ldr	r3, [pc, #188]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 800507a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800507c:	2202      	movs	r2, #2
 800507e:	4013      	ands	r3, r2
 8005080:	d03c      	beq.n	80050fc <HAL_RCC_OscConfig+0x2f4>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	699b      	ldr	r3, [r3, #24]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d138      	bne.n	80050fc <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	e216      	b.n	80054bc <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	699b      	ldr	r3, [r3, #24]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d019      	beq.n	80050ca <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8005096:	4b28      	ldr	r3, [pc, #160]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8005098:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800509a:	4b27      	ldr	r3, [pc, #156]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 800509c:	2101      	movs	r1, #1
 800509e:	430a      	orrs	r2, r1
 80050a0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050a2:	f7ff f9cd 	bl	8004440 <HAL_GetTick>
 80050a6:	0003      	movs	r3, r0
 80050a8:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80050aa:	e008      	b.n	80050be <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050ac:	f7ff f9c8 	bl	8004440 <HAL_GetTick>
 80050b0:	0002      	movs	r2, r0
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	1ad3      	subs	r3, r2, r3
 80050b6:	2b02      	cmp	r3, #2
 80050b8:	d901      	bls.n	80050be <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 80050ba:	2303      	movs	r3, #3
 80050bc:	e1fe      	b.n	80054bc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80050be:	4b1e      	ldr	r3, [pc, #120]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 80050c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050c2:	2202      	movs	r2, #2
 80050c4:	4013      	ands	r3, r2
 80050c6:	d0f1      	beq.n	80050ac <HAL_RCC_OscConfig+0x2a4>
 80050c8:	e018      	b.n	80050fc <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80050ca:	4b1b      	ldr	r3, [pc, #108]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 80050cc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80050ce:	4b1a      	ldr	r3, [pc, #104]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 80050d0:	2101      	movs	r1, #1
 80050d2:	438a      	bics	r2, r1
 80050d4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050d6:	f7ff f9b3 	bl	8004440 <HAL_GetTick>
 80050da:	0003      	movs	r3, r0
 80050dc:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80050de:	e008      	b.n	80050f2 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050e0:	f7ff f9ae 	bl	8004440 <HAL_GetTick>
 80050e4:	0002      	movs	r2, r0
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	1ad3      	subs	r3, r2, r3
 80050ea:	2b02      	cmp	r3, #2
 80050ec:	d901      	bls.n	80050f2 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 80050ee:	2303      	movs	r3, #3
 80050f0:	e1e4      	b.n	80054bc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80050f2:	4b11      	ldr	r3, [pc, #68]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 80050f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050f6:	2202      	movs	r2, #2
 80050f8:	4013      	ands	r3, r2
 80050fa:	d1f1      	bne.n	80050e0 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	2204      	movs	r2, #4
 8005102:	4013      	ands	r3, r2
 8005104:	d100      	bne.n	8005108 <HAL_RCC_OscConfig+0x300>
 8005106:	e0c7      	b.n	8005298 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005108:	231f      	movs	r3, #31
 800510a:	18fb      	adds	r3, r7, r3
 800510c:	2200      	movs	r2, #0
 800510e:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005110:	4b09      	ldr	r3, [pc, #36]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	2238      	movs	r2, #56	@ 0x38
 8005116:	4013      	ands	r3, r2
 8005118:	2b20      	cmp	r3, #32
 800511a:	d11f      	bne.n	800515c <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800511c:	4b06      	ldr	r3, [pc, #24]	@ (8005138 <HAL_RCC_OscConfig+0x330>)
 800511e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005120:	2202      	movs	r2, #2
 8005122:	4013      	ands	r3, r2
 8005124:	d100      	bne.n	8005128 <HAL_RCC_OscConfig+0x320>
 8005126:	e0b7      	b.n	8005298 <HAL_RCC_OscConfig+0x490>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d000      	beq.n	8005132 <HAL_RCC_OscConfig+0x32a>
 8005130:	e0b2      	b.n	8005298 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e1c2      	b.n	80054bc <HAL_RCC_OscConfig+0x6b4>
 8005136:	46c0      	nop			@ (mov r8, r8)
 8005138:	40021000 	.word	0x40021000
 800513c:	fffeffff 	.word	0xfffeffff
 8005140:	fffbffff 	.word	0xfffbffff
 8005144:	ffff80ff 	.word	0xffff80ff
 8005148:	ffffc7ff 	.word	0xffffc7ff
 800514c:	00f42400 	.word	0x00f42400
 8005150:	20000004 	.word	0x20000004
 8005154:	20000008 	.word	0x20000008
 8005158:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800515c:	4bb5      	ldr	r3, [pc, #724]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 800515e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005160:	2380      	movs	r3, #128	@ 0x80
 8005162:	055b      	lsls	r3, r3, #21
 8005164:	4013      	ands	r3, r2
 8005166:	d101      	bne.n	800516c <HAL_RCC_OscConfig+0x364>
 8005168:	2301      	movs	r3, #1
 800516a:	e000      	b.n	800516e <HAL_RCC_OscConfig+0x366>
 800516c:	2300      	movs	r3, #0
 800516e:	2b00      	cmp	r3, #0
 8005170:	d011      	beq.n	8005196 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8005172:	4bb0      	ldr	r3, [pc, #704]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 8005174:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005176:	4baf      	ldr	r3, [pc, #700]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 8005178:	2180      	movs	r1, #128	@ 0x80
 800517a:	0549      	lsls	r1, r1, #21
 800517c:	430a      	orrs	r2, r1
 800517e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005180:	4bac      	ldr	r3, [pc, #688]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 8005182:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005184:	2380      	movs	r3, #128	@ 0x80
 8005186:	055b      	lsls	r3, r3, #21
 8005188:	4013      	ands	r3, r2
 800518a:	60fb      	str	r3, [r7, #12]
 800518c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800518e:	231f      	movs	r3, #31
 8005190:	18fb      	adds	r3, r7, r3
 8005192:	2201      	movs	r2, #1
 8005194:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005196:	4ba8      	ldr	r3, [pc, #672]	@ (8005438 <HAL_RCC_OscConfig+0x630>)
 8005198:	681a      	ldr	r2, [r3, #0]
 800519a:	2380      	movs	r3, #128	@ 0x80
 800519c:	005b      	lsls	r3, r3, #1
 800519e:	4013      	ands	r3, r2
 80051a0:	d11a      	bne.n	80051d8 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80051a2:	4ba5      	ldr	r3, [pc, #660]	@ (8005438 <HAL_RCC_OscConfig+0x630>)
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	4ba4      	ldr	r3, [pc, #656]	@ (8005438 <HAL_RCC_OscConfig+0x630>)
 80051a8:	2180      	movs	r1, #128	@ 0x80
 80051aa:	0049      	lsls	r1, r1, #1
 80051ac:	430a      	orrs	r2, r1
 80051ae:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80051b0:	f7ff f946 	bl	8004440 <HAL_GetTick>
 80051b4:	0003      	movs	r3, r0
 80051b6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80051b8:	e008      	b.n	80051cc <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051ba:	f7ff f941 	bl	8004440 <HAL_GetTick>
 80051be:	0002      	movs	r2, r0
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	1ad3      	subs	r3, r2, r3
 80051c4:	2b02      	cmp	r3, #2
 80051c6:	d901      	bls.n	80051cc <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 80051c8:	2303      	movs	r3, #3
 80051ca:	e177      	b.n	80054bc <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80051cc:	4b9a      	ldr	r3, [pc, #616]	@ (8005438 <HAL_RCC_OscConfig+0x630>)
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	2380      	movs	r3, #128	@ 0x80
 80051d2:	005b      	lsls	r3, r3, #1
 80051d4:	4013      	ands	r3, r2
 80051d6:	d0f0      	beq.n	80051ba <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	2b01      	cmp	r3, #1
 80051de:	d106      	bne.n	80051ee <HAL_RCC_OscConfig+0x3e6>
 80051e0:	4b94      	ldr	r3, [pc, #592]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 80051e2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80051e4:	4b93      	ldr	r3, [pc, #588]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 80051e6:	2101      	movs	r1, #1
 80051e8:	430a      	orrs	r2, r1
 80051ea:	65da      	str	r2, [r3, #92]	@ 0x5c
 80051ec:	e01c      	b.n	8005228 <HAL_RCC_OscConfig+0x420>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	2b05      	cmp	r3, #5
 80051f4:	d10c      	bne.n	8005210 <HAL_RCC_OscConfig+0x408>
 80051f6:	4b8f      	ldr	r3, [pc, #572]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 80051f8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80051fa:	4b8e      	ldr	r3, [pc, #568]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 80051fc:	2104      	movs	r1, #4
 80051fe:	430a      	orrs	r2, r1
 8005200:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005202:	4b8c      	ldr	r3, [pc, #560]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 8005204:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005206:	4b8b      	ldr	r3, [pc, #556]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 8005208:	2101      	movs	r1, #1
 800520a:	430a      	orrs	r2, r1
 800520c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800520e:	e00b      	b.n	8005228 <HAL_RCC_OscConfig+0x420>
 8005210:	4b88      	ldr	r3, [pc, #544]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 8005212:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005214:	4b87      	ldr	r3, [pc, #540]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 8005216:	2101      	movs	r1, #1
 8005218:	438a      	bics	r2, r1
 800521a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800521c:	4b85      	ldr	r3, [pc, #532]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 800521e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005220:	4b84      	ldr	r3, [pc, #528]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 8005222:	2104      	movs	r1, #4
 8005224:	438a      	bics	r2, r1
 8005226:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d014      	beq.n	800525a <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005230:	f7ff f906 	bl	8004440 <HAL_GetTick>
 8005234:	0003      	movs	r3, r0
 8005236:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005238:	e009      	b.n	800524e <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800523a:	f7ff f901 	bl	8004440 <HAL_GetTick>
 800523e:	0002      	movs	r2, r0
 8005240:	693b      	ldr	r3, [r7, #16]
 8005242:	1ad3      	subs	r3, r2, r3
 8005244:	4a7d      	ldr	r2, [pc, #500]	@ (800543c <HAL_RCC_OscConfig+0x634>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d901      	bls.n	800524e <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 800524a:	2303      	movs	r3, #3
 800524c:	e136      	b.n	80054bc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800524e:	4b79      	ldr	r3, [pc, #484]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 8005250:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005252:	2202      	movs	r2, #2
 8005254:	4013      	ands	r3, r2
 8005256:	d0f0      	beq.n	800523a <HAL_RCC_OscConfig+0x432>
 8005258:	e013      	b.n	8005282 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800525a:	f7ff f8f1 	bl	8004440 <HAL_GetTick>
 800525e:	0003      	movs	r3, r0
 8005260:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005262:	e009      	b.n	8005278 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005264:	f7ff f8ec 	bl	8004440 <HAL_GetTick>
 8005268:	0002      	movs	r2, r0
 800526a:	693b      	ldr	r3, [r7, #16]
 800526c:	1ad3      	subs	r3, r2, r3
 800526e:	4a73      	ldr	r2, [pc, #460]	@ (800543c <HAL_RCC_OscConfig+0x634>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d901      	bls.n	8005278 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8005274:	2303      	movs	r3, #3
 8005276:	e121      	b.n	80054bc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005278:	4b6e      	ldr	r3, [pc, #440]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 800527a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800527c:	2202      	movs	r2, #2
 800527e:	4013      	ands	r3, r2
 8005280:	d1f0      	bne.n	8005264 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005282:	231f      	movs	r3, #31
 8005284:	18fb      	adds	r3, r7, r3
 8005286:	781b      	ldrb	r3, [r3, #0]
 8005288:	2b01      	cmp	r3, #1
 800528a:	d105      	bne.n	8005298 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800528c:	4b69      	ldr	r3, [pc, #420]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 800528e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005290:	4b68      	ldr	r3, [pc, #416]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 8005292:	496b      	ldr	r1, [pc, #428]	@ (8005440 <HAL_RCC_OscConfig+0x638>)
 8005294:	400a      	ands	r2, r1
 8005296:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	2220      	movs	r2, #32
 800529e:	4013      	ands	r3, r2
 80052a0:	d039      	beq.n	8005316 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	69db      	ldr	r3, [r3, #28]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d01b      	beq.n	80052e2 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80052aa:	4b62      	ldr	r3, [pc, #392]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 80052ac:	681a      	ldr	r2, [r3, #0]
 80052ae:	4b61      	ldr	r3, [pc, #388]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 80052b0:	2180      	movs	r1, #128	@ 0x80
 80052b2:	03c9      	lsls	r1, r1, #15
 80052b4:	430a      	orrs	r2, r1
 80052b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052b8:	f7ff f8c2 	bl	8004440 <HAL_GetTick>
 80052bc:	0003      	movs	r3, r0
 80052be:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80052c0:	e008      	b.n	80052d4 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80052c2:	f7ff f8bd 	bl	8004440 <HAL_GetTick>
 80052c6:	0002      	movs	r2, r0
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	1ad3      	subs	r3, r2, r3
 80052cc:	2b02      	cmp	r3, #2
 80052ce:	d901      	bls.n	80052d4 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 80052d0:	2303      	movs	r3, #3
 80052d2:	e0f3      	b.n	80054bc <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80052d4:	4b57      	ldr	r3, [pc, #348]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 80052d6:	681a      	ldr	r2, [r3, #0]
 80052d8:	2380      	movs	r3, #128	@ 0x80
 80052da:	041b      	lsls	r3, r3, #16
 80052dc:	4013      	ands	r3, r2
 80052de:	d0f0      	beq.n	80052c2 <HAL_RCC_OscConfig+0x4ba>
 80052e0:	e019      	b.n	8005316 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80052e2:	4b54      	ldr	r3, [pc, #336]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	4b53      	ldr	r3, [pc, #332]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 80052e8:	4956      	ldr	r1, [pc, #344]	@ (8005444 <HAL_RCC_OscConfig+0x63c>)
 80052ea:	400a      	ands	r2, r1
 80052ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052ee:	f7ff f8a7 	bl	8004440 <HAL_GetTick>
 80052f2:	0003      	movs	r3, r0
 80052f4:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80052f6:	e008      	b.n	800530a <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80052f8:	f7ff f8a2 	bl	8004440 <HAL_GetTick>
 80052fc:	0002      	movs	r2, r0
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	1ad3      	subs	r3, r2, r3
 8005302:	2b02      	cmp	r3, #2
 8005304:	d901      	bls.n	800530a <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8005306:	2303      	movs	r3, #3
 8005308:	e0d8      	b.n	80054bc <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800530a:	4b4a      	ldr	r3, [pc, #296]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 800530c:	681a      	ldr	r2, [r3, #0]
 800530e:	2380      	movs	r3, #128	@ 0x80
 8005310:	041b      	lsls	r3, r3, #16
 8005312:	4013      	ands	r3, r2
 8005314:	d1f0      	bne.n	80052f8 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6a1b      	ldr	r3, [r3, #32]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d100      	bne.n	8005320 <HAL_RCC_OscConfig+0x518>
 800531e:	e0cc      	b.n	80054ba <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005320:	4b44      	ldr	r3, [pc, #272]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	2238      	movs	r2, #56	@ 0x38
 8005326:	4013      	ands	r3, r2
 8005328:	2b10      	cmp	r3, #16
 800532a:	d100      	bne.n	800532e <HAL_RCC_OscConfig+0x526>
 800532c:	e07b      	b.n	8005426 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6a1b      	ldr	r3, [r3, #32]
 8005332:	2b02      	cmp	r3, #2
 8005334:	d156      	bne.n	80053e4 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005336:	4b3f      	ldr	r3, [pc, #252]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 8005338:	681a      	ldr	r2, [r3, #0]
 800533a:	4b3e      	ldr	r3, [pc, #248]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 800533c:	4942      	ldr	r1, [pc, #264]	@ (8005448 <HAL_RCC_OscConfig+0x640>)
 800533e:	400a      	ands	r2, r1
 8005340:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005342:	f7ff f87d 	bl	8004440 <HAL_GetTick>
 8005346:	0003      	movs	r3, r0
 8005348:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800534a:	e008      	b.n	800535e <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800534c:	f7ff f878 	bl	8004440 <HAL_GetTick>
 8005350:	0002      	movs	r2, r0
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	1ad3      	subs	r3, r2, r3
 8005356:	2b02      	cmp	r3, #2
 8005358:	d901      	bls.n	800535e <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 800535a:	2303      	movs	r3, #3
 800535c:	e0ae      	b.n	80054bc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800535e:	4b35      	ldr	r3, [pc, #212]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	2380      	movs	r3, #128	@ 0x80
 8005364:	049b      	lsls	r3, r3, #18
 8005366:	4013      	ands	r3, r2
 8005368:	d1f0      	bne.n	800534c <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800536a:	4b32      	ldr	r3, [pc, #200]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 800536c:	68db      	ldr	r3, [r3, #12]
 800536e:	4a37      	ldr	r2, [pc, #220]	@ (800544c <HAL_RCC_OscConfig+0x644>)
 8005370:	4013      	ands	r3, r2
 8005372:	0019      	movs	r1, r3
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800537c:	431a      	orrs	r2, r3
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005382:	021b      	lsls	r3, r3, #8
 8005384:	431a      	orrs	r2, r3
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800538a:	431a      	orrs	r2, r3
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005390:	431a      	orrs	r2, r3
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005396:	431a      	orrs	r2, r3
 8005398:	4b26      	ldr	r3, [pc, #152]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 800539a:	430a      	orrs	r2, r1
 800539c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800539e:	4b25      	ldr	r3, [pc, #148]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 80053a0:	681a      	ldr	r2, [r3, #0]
 80053a2:	4b24      	ldr	r3, [pc, #144]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 80053a4:	2180      	movs	r1, #128	@ 0x80
 80053a6:	0449      	lsls	r1, r1, #17
 80053a8:	430a      	orrs	r2, r1
 80053aa:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80053ac:	4b21      	ldr	r3, [pc, #132]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 80053ae:	68da      	ldr	r2, [r3, #12]
 80053b0:	4b20      	ldr	r3, [pc, #128]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 80053b2:	2180      	movs	r1, #128	@ 0x80
 80053b4:	0549      	lsls	r1, r1, #21
 80053b6:	430a      	orrs	r2, r1
 80053b8:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053ba:	f7ff f841 	bl	8004440 <HAL_GetTick>
 80053be:	0003      	movs	r3, r0
 80053c0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053c2:	e008      	b.n	80053d6 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053c4:	f7ff f83c 	bl	8004440 <HAL_GetTick>
 80053c8:	0002      	movs	r2, r0
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	1ad3      	subs	r3, r2, r3
 80053ce:	2b02      	cmp	r3, #2
 80053d0:	d901      	bls.n	80053d6 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 80053d2:	2303      	movs	r3, #3
 80053d4:	e072      	b.n	80054bc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053d6:	4b17      	ldr	r3, [pc, #92]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	2380      	movs	r3, #128	@ 0x80
 80053dc:	049b      	lsls	r3, r3, #18
 80053de:	4013      	ands	r3, r2
 80053e0:	d0f0      	beq.n	80053c4 <HAL_RCC_OscConfig+0x5bc>
 80053e2:	e06a      	b.n	80054ba <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053e4:	4b13      	ldr	r3, [pc, #76]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 80053e6:	681a      	ldr	r2, [r3, #0]
 80053e8:	4b12      	ldr	r3, [pc, #72]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 80053ea:	4917      	ldr	r1, [pc, #92]	@ (8005448 <HAL_RCC_OscConfig+0x640>)
 80053ec:	400a      	ands	r2, r1
 80053ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053f0:	f7ff f826 	bl	8004440 <HAL_GetTick>
 80053f4:	0003      	movs	r3, r0
 80053f6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80053f8:	e008      	b.n	800540c <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053fa:	f7ff f821 	bl	8004440 <HAL_GetTick>
 80053fe:	0002      	movs	r2, r0
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	1ad3      	subs	r3, r2, r3
 8005404:	2b02      	cmp	r3, #2
 8005406:	d901      	bls.n	800540c <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8005408:	2303      	movs	r3, #3
 800540a:	e057      	b.n	80054bc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800540c:	4b09      	ldr	r3, [pc, #36]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	2380      	movs	r3, #128	@ 0x80
 8005412:	049b      	lsls	r3, r3, #18
 8005414:	4013      	ands	r3, r2
 8005416:	d1f0      	bne.n	80053fa <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8005418:	4b06      	ldr	r3, [pc, #24]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 800541a:	68da      	ldr	r2, [r3, #12]
 800541c:	4b05      	ldr	r3, [pc, #20]	@ (8005434 <HAL_RCC_OscConfig+0x62c>)
 800541e:	490c      	ldr	r1, [pc, #48]	@ (8005450 <HAL_RCC_OscConfig+0x648>)
 8005420:	400a      	ands	r2, r1
 8005422:	60da      	str	r2, [r3, #12]
 8005424:	e049      	b.n	80054ba <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6a1b      	ldr	r3, [r3, #32]
 800542a:	2b01      	cmp	r3, #1
 800542c:	d112      	bne.n	8005454 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 800542e:	2301      	movs	r3, #1
 8005430:	e044      	b.n	80054bc <HAL_RCC_OscConfig+0x6b4>
 8005432:	46c0      	nop			@ (mov r8, r8)
 8005434:	40021000 	.word	0x40021000
 8005438:	40007000 	.word	0x40007000
 800543c:	00001388 	.word	0x00001388
 8005440:	efffffff 	.word	0xefffffff
 8005444:	ffbfffff 	.word	0xffbfffff
 8005448:	feffffff 	.word	0xfeffffff
 800544c:	11c1808c 	.word	0x11c1808c
 8005450:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8005454:	4b1b      	ldr	r3, [pc, #108]	@ (80054c4 <HAL_RCC_OscConfig+0x6bc>)
 8005456:	68db      	ldr	r3, [r3, #12]
 8005458:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	2203      	movs	r2, #3
 800545e:	401a      	ands	r2, r3
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005464:	429a      	cmp	r2, r3
 8005466:	d126      	bne.n	80054b6 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	2270      	movs	r2, #112	@ 0x70
 800546c:	401a      	ands	r2, r3
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005472:	429a      	cmp	r2, r3
 8005474:	d11f      	bne.n	80054b6 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005476:	697a      	ldr	r2, [r7, #20]
 8005478:	23fe      	movs	r3, #254	@ 0xfe
 800547a:	01db      	lsls	r3, r3, #7
 800547c:	401a      	ands	r2, r3
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005482:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005484:	429a      	cmp	r2, r3
 8005486:	d116      	bne.n	80054b6 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005488:	697a      	ldr	r2, [r7, #20]
 800548a:	23f8      	movs	r3, #248	@ 0xf8
 800548c:	039b      	lsls	r3, r3, #14
 800548e:	401a      	ands	r2, r3
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005494:	429a      	cmp	r2, r3
 8005496:	d10e      	bne.n	80054b6 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005498:	697a      	ldr	r2, [r7, #20]
 800549a:	23e0      	movs	r3, #224	@ 0xe0
 800549c:	051b      	lsls	r3, r3, #20
 800549e:	401a      	ands	r2, r3
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80054a4:	429a      	cmp	r2, r3
 80054a6:	d106      	bne.n	80054b6 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	0f5b      	lsrs	r3, r3, #29
 80054ac:	075a      	lsls	r2, r3, #29
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80054b2:	429a      	cmp	r2, r3
 80054b4:	d001      	beq.n	80054ba <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 80054b6:	2301      	movs	r3, #1
 80054b8:	e000      	b.n	80054bc <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 80054ba:	2300      	movs	r3, #0
}
 80054bc:	0018      	movs	r0, r3
 80054be:	46bd      	mov	sp, r7
 80054c0:	b008      	add	sp, #32
 80054c2:	bd80      	pop	{r7, pc}
 80054c4:	40021000 	.word	0x40021000

080054c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b084      	sub	sp, #16
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
 80054d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d101      	bne.n	80054dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80054d8:	2301      	movs	r3, #1
 80054da:	e0e9      	b.n	80056b0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80054dc:	4b76      	ldr	r3, [pc, #472]	@ (80056b8 <HAL_RCC_ClockConfig+0x1f0>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	2207      	movs	r2, #7
 80054e2:	4013      	ands	r3, r2
 80054e4:	683a      	ldr	r2, [r7, #0]
 80054e6:	429a      	cmp	r2, r3
 80054e8:	d91e      	bls.n	8005528 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054ea:	4b73      	ldr	r3, [pc, #460]	@ (80056b8 <HAL_RCC_ClockConfig+0x1f0>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	2207      	movs	r2, #7
 80054f0:	4393      	bics	r3, r2
 80054f2:	0019      	movs	r1, r3
 80054f4:	4b70      	ldr	r3, [pc, #448]	@ (80056b8 <HAL_RCC_ClockConfig+0x1f0>)
 80054f6:	683a      	ldr	r2, [r7, #0]
 80054f8:	430a      	orrs	r2, r1
 80054fa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80054fc:	f7fe ffa0 	bl	8004440 <HAL_GetTick>
 8005500:	0003      	movs	r3, r0
 8005502:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005504:	e009      	b.n	800551a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005506:	f7fe ff9b 	bl	8004440 <HAL_GetTick>
 800550a:	0002      	movs	r2, r0
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	1ad3      	subs	r3, r2, r3
 8005510:	4a6a      	ldr	r2, [pc, #424]	@ (80056bc <HAL_RCC_ClockConfig+0x1f4>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d901      	bls.n	800551a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005516:	2303      	movs	r3, #3
 8005518:	e0ca      	b.n	80056b0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800551a:	4b67      	ldr	r3, [pc, #412]	@ (80056b8 <HAL_RCC_ClockConfig+0x1f0>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	2207      	movs	r2, #7
 8005520:	4013      	ands	r3, r2
 8005522:	683a      	ldr	r2, [r7, #0]
 8005524:	429a      	cmp	r2, r3
 8005526:	d1ee      	bne.n	8005506 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	2202      	movs	r2, #2
 800552e:	4013      	ands	r3, r2
 8005530:	d015      	beq.n	800555e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	2204      	movs	r2, #4
 8005538:	4013      	ands	r3, r2
 800553a:	d006      	beq.n	800554a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800553c:	4b60      	ldr	r3, [pc, #384]	@ (80056c0 <HAL_RCC_ClockConfig+0x1f8>)
 800553e:	689a      	ldr	r2, [r3, #8]
 8005540:	4b5f      	ldr	r3, [pc, #380]	@ (80056c0 <HAL_RCC_ClockConfig+0x1f8>)
 8005542:	21e0      	movs	r1, #224	@ 0xe0
 8005544:	01c9      	lsls	r1, r1, #7
 8005546:	430a      	orrs	r2, r1
 8005548:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800554a:	4b5d      	ldr	r3, [pc, #372]	@ (80056c0 <HAL_RCC_ClockConfig+0x1f8>)
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	4a5d      	ldr	r2, [pc, #372]	@ (80056c4 <HAL_RCC_ClockConfig+0x1fc>)
 8005550:	4013      	ands	r3, r2
 8005552:	0019      	movs	r1, r3
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	689a      	ldr	r2, [r3, #8]
 8005558:	4b59      	ldr	r3, [pc, #356]	@ (80056c0 <HAL_RCC_ClockConfig+0x1f8>)
 800555a:	430a      	orrs	r2, r1
 800555c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	2201      	movs	r2, #1
 8005564:	4013      	ands	r3, r2
 8005566:	d057      	beq.n	8005618 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	2b01      	cmp	r3, #1
 800556e:	d107      	bne.n	8005580 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005570:	4b53      	ldr	r3, [pc, #332]	@ (80056c0 <HAL_RCC_ClockConfig+0x1f8>)
 8005572:	681a      	ldr	r2, [r3, #0]
 8005574:	2380      	movs	r3, #128	@ 0x80
 8005576:	029b      	lsls	r3, r3, #10
 8005578:	4013      	ands	r3, r2
 800557a:	d12b      	bne.n	80055d4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	e097      	b.n	80056b0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	2b02      	cmp	r3, #2
 8005586:	d107      	bne.n	8005598 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005588:	4b4d      	ldr	r3, [pc, #308]	@ (80056c0 <HAL_RCC_ClockConfig+0x1f8>)
 800558a:	681a      	ldr	r2, [r3, #0]
 800558c:	2380      	movs	r3, #128	@ 0x80
 800558e:	049b      	lsls	r3, r3, #18
 8005590:	4013      	ands	r3, r2
 8005592:	d11f      	bne.n	80055d4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005594:	2301      	movs	r3, #1
 8005596:	e08b      	b.n	80056b0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d107      	bne.n	80055b0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055a0:	4b47      	ldr	r3, [pc, #284]	@ (80056c0 <HAL_RCC_ClockConfig+0x1f8>)
 80055a2:	681a      	ldr	r2, [r3, #0]
 80055a4:	2380      	movs	r3, #128	@ 0x80
 80055a6:	00db      	lsls	r3, r3, #3
 80055a8:	4013      	ands	r3, r2
 80055aa:	d113      	bne.n	80055d4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80055ac:	2301      	movs	r3, #1
 80055ae:	e07f      	b.n	80056b0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	2b03      	cmp	r3, #3
 80055b6:	d106      	bne.n	80055c6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80055b8:	4b41      	ldr	r3, [pc, #260]	@ (80056c0 <HAL_RCC_ClockConfig+0x1f8>)
 80055ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055bc:	2202      	movs	r2, #2
 80055be:	4013      	ands	r3, r2
 80055c0:	d108      	bne.n	80055d4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80055c2:	2301      	movs	r3, #1
 80055c4:	e074      	b.n	80056b0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055c6:	4b3e      	ldr	r3, [pc, #248]	@ (80056c0 <HAL_RCC_ClockConfig+0x1f8>)
 80055c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055ca:	2202      	movs	r2, #2
 80055cc:	4013      	ands	r3, r2
 80055ce:	d101      	bne.n	80055d4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80055d0:	2301      	movs	r3, #1
 80055d2:	e06d      	b.n	80056b0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80055d4:	4b3a      	ldr	r3, [pc, #232]	@ (80056c0 <HAL_RCC_ClockConfig+0x1f8>)
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	2207      	movs	r2, #7
 80055da:	4393      	bics	r3, r2
 80055dc:	0019      	movs	r1, r3
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	685a      	ldr	r2, [r3, #4]
 80055e2:	4b37      	ldr	r3, [pc, #220]	@ (80056c0 <HAL_RCC_ClockConfig+0x1f8>)
 80055e4:	430a      	orrs	r2, r1
 80055e6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055e8:	f7fe ff2a 	bl	8004440 <HAL_GetTick>
 80055ec:	0003      	movs	r3, r0
 80055ee:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055f0:	e009      	b.n	8005606 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055f2:	f7fe ff25 	bl	8004440 <HAL_GetTick>
 80055f6:	0002      	movs	r2, r0
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	1ad3      	subs	r3, r2, r3
 80055fc:	4a2f      	ldr	r2, [pc, #188]	@ (80056bc <HAL_RCC_ClockConfig+0x1f4>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d901      	bls.n	8005606 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8005602:	2303      	movs	r3, #3
 8005604:	e054      	b.n	80056b0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005606:	4b2e      	ldr	r3, [pc, #184]	@ (80056c0 <HAL_RCC_ClockConfig+0x1f8>)
 8005608:	689b      	ldr	r3, [r3, #8]
 800560a:	2238      	movs	r2, #56	@ 0x38
 800560c:	401a      	ands	r2, r3
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	00db      	lsls	r3, r3, #3
 8005614:	429a      	cmp	r2, r3
 8005616:	d1ec      	bne.n	80055f2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005618:	4b27      	ldr	r3, [pc, #156]	@ (80056b8 <HAL_RCC_ClockConfig+0x1f0>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	2207      	movs	r2, #7
 800561e:	4013      	ands	r3, r2
 8005620:	683a      	ldr	r2, [r7, #0]
 8005622:	429a      	cmp	r2, r3
 8005624:	d21e      	bcs.n	8005664 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005626:	4b24      	ldr	r3, [pc, #144]	@ (80056b8 <HAL_RCC_ClockConfig+0x1f0>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	2207      	movs	r2, #7
 800562c:	4393      	bics	r3, r2
 800562e:	0019      	movs	r1, r3
 8005630:	4b21      	ldr	r3, [pc, #132]	@ (80056b8 <HAL_RCC_ClockConfig+0x1f0>)
 8005632:	683a      	ldr	r2, [r7, #0]
 8005634:	430a      	orrs	r2, r1
 8005636:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005638:	f7fe ff02 	bl	8004440 <HAL_GetTick>
 800563c:	0003      	movs	r3, r0
 800563e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005640:	e009      	b.n	8005656 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005642:	f7fe fefd 	bl	8004440 <HAL_GetTick>
 8005646:	0002      	movs	r2, r0
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	1ad3      	subs	r3, r2, r3
 800564c:	4a1b      	ldr	r2, [pc, #108]	@ (80056bc <HAL_RCC_ClockConfig+0x1f4>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d901      	bls.n	8005656 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8005652:	2303      	movs	r3, #3
 8005654:	e02c      	b.n	80056b0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005656:	4b18      	ldr	r3, [pc, #96]	@ (80056b8 <HAL_RCC_ClockConfig+0x1f0>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	2207      	movs	r2, #7
 800565c:	4013      	ands	r3, r2
 800565e:	683a      	ldr	r2, [r7, #0]
 8005660:	429a      	cmp	r2, r3
 8005662:	d1ee      	bne.n	8005642 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	2204      	movs	r2, #4
 800566a:	4013      	ands	r3, r2
 800566c:	d009      	beq.n	8005682 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800566e:	4b14      	ldr	r3, [pc, #80]	@ (80056c0 <HAL_RCC_ClockConfig+0x1f8>)
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	4a15      	ldr	r2, [pc, #84]	@ (80056c8 <HAL_RCC_ClockConfig+0x200>)
 8005674:	4013      	ands	r3, r2
 8005676:	0019      	movs	r1, r3
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	68da      	ldr	r2, [r3, #12]
 800567c:	4b10      	ldr	r3, [pc, #64]	@ (80056c0 <HAL_RCC_ClockConfig+0x1f8>)
 800567e:	430a      	orrs	r2, r1
 8005680:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005682:	f000 f829 	bl	80056d8 <HAL_RCC_GetSysClockFreq>
 8005686:	0001      	movs	r1, r0
 8005688:	4b0d      	ldr	r3, [pc, #52]	@ (80056c0 <HAL_RCC_ClockConfig+0x1f8>)
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	0a1b      	lsrs	r3, r3, #8
 800568e:	220f      	movs	r2, #15
 8005690:	401a      	ands	r2, r3
 8005692:	4b0e      	ldr	r3, [pc, #56]	@ (80056cc <HAL_RCC_ClockConfig+0x204>)
 8005694:	0092      	lsls	r2, r2, #2
 8005696:	58d3      	ldr	r3, [r2, r3]
 8005698:	221f      	movs	r2, #31
 800569a:	4013      	ands	r3, r2
 800569c:	000a      	movs	r2, r1
 800569e:	40da      	lsrs	r2, r3
 80056a0:	4b0b      	ldr	r3, [pc, #44]	@ (80056d0 <HAL_RCC_ClockConfig+0x208>)
 80056a2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80056a4:	4b0b      	ldr	r3, [pc, #44]	@ (80056d4 <HAL_RCC_ClockConfig+0x20c>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	0018      	movs	r0, r3
 80056aa:	f7fe fe6d 	bl	8004388 <HAL_InitTick>
 80056ae:	0003      	movs	r3, r0
}
 80056b0:	0018      	movs	r0, r3
 80056b2:	46bd      	mov	sp, r7
 80056b4:	b004      	add	sp, #16
 80056b6:	bd80      	pop	{r7, pc}
 80056b8:	40022000 	.word	0x40022000
 80056bc:	00001388 	.word	0x00001388
 80056c0:	40021000 	.word	0x40021000
 80056c4:	fffff0ff 	.word	0xfffff0ff
 80056c8:	ffff8fff 	.word	0xffff8fff
 80056cc:	0800cdc8 	.word	0x0800cdc8
 80056d0:	20000004 	.word	0x20000004
 80056d4:	20000008 	.word	0x20000008

080056d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b086      	sub	sp, #24
 80056dc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80056de:	4b3c      	ldr	r3, [pc, #240]	@ (80057d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	2238      	movs	r2, #56	@ 0x38
 80056e4:	4013      	ands	r3, r2
 80056e6:	d10f      	bne.n	8005708 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80056e8:	4b39      	ldr	r3, [pc, #228]	@ (80057d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	0adb      	lsrs	r3, r3, #11
 80056ee:	2207      	movs	r2, #7
 80056f0:	4013      	ands	r3, r2
 80056f2:	2201      	movs	r2, #1
 80056f4:	409a      	lsls	r2, r3
 80056f6:	0013      	movs	r3, r2
 80056f8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80056fa:	6839      	ldr	r1, [r7, #0]
 80056fc:	4835      	ldr	r0, [pc, #212]	@ (80057d4 <HAL_RCC_GetSysClockFreq+0xfc>)
 80056fe:	f7fa fd1d 	bl	800013c <__udivsi3>
 8005702:	0003      	movs	r3, r0
 8005704:	613b      	str	r3, [r7, #16]
 8005706:	e05d      	b.n	80057c4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005708:	4b31      	ldr	r3, [pc, #196]	@ (80057d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800570a:	689b      	ldr	r3, [r3, #8]
 800570c:	2238      	movs	r2, #56	@ 0x38
 800570e:	4013      	ands	r3, r2
 8005710:	2b08      	cmp	r3, #8
 8005712:	d102      	bne.n	800571a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005714:	4b30      	ldr	r3, [pc, #192]	@ (80057d8 <HAL_RCC_GetSysClockFreq+0x100>)
 8005716:	613b      	str	r3, [r7, #16]
 8005718:	e054      	b.n	80057c4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800571a:	4b2d      	ldr	r3, [pc, #180]	@ (80057d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	2238      	movs	r2, #56	@ 0x38
 8005720:	4013      	ands	r3, r2
 8005722:	2b10      	cmp	r3, #16
 8005724:	d138      	bne.n	8005798 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005726:	4b2a      	ldr	r3, [pc, #168]	@ (80057d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005728:	68db      	ldr	r3, [r3, #12]
 800572a:	2203      	movs	r2, #3
 800572c:	4013      	ands	r3, r2
 800572e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005730:	4b27      	ldr	r3, [pc, #156]	@ (80057d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005732:	68db      	ldr	r3, [r3, #12]
 8005734:	091b      	lsrs	r3, r3, #4
 8005736:	2207      	movs	r2, #7
 8005738:	4013      	ands	r3, r2
 800573a:	3301      	adds	r3, #1
 800573c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2b03      	cmp	r3, #3
 8005742:	d10d      	bne.n	8005760 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005744:	68b9      	ldr	r1, [r7, #8]
 8005746:	4824      	ldr	r0, [pc, #144]	@ (80057d8 <HAL_RCC_GetSysClockFreq+0x100>)
 8005748:	f7fa fcf8 	bl	800013c <__udivsi3>
 800574c:	0003      	movs	r3, r0
 800574e:	0019      	movs	r1, r3
 8005750:	4b1f      	ldr	r3, [pc, #124]	@ (80057d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005752:	68db      	ldr	r3, [r3, #12]
 8005754:	0a1b      	lsrs	r3, r3, #8
 8005756:	227f      	movs	r2, #127	@ 0x7f
 8005758:	4013      	ands	r3, r2
 800575a:	434b      	muls	r3, r1
 800575c:	617b      	str	r3, [r7, #20]
        break;
 800575e:	e00d      	b.n	800577c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005760:	68b9      	ldr	r1, [r7, #8]
 8005762:	481c      	ldr	r0, [pc, #112]	@ (80057d4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005764:	f7fa fcea 	bl	800013c <__udivsi3>
 8005768:	0003      	movs	r3, r0
 800576a:	0019      	movs	r1, r3
 800576c:	4b18      	ldr	r3, [pc, #96]	@ (80057d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800576e:	68db      	ldr	r3, [r3, #12]
 8005770:	0a1b      	lsrs	r3, r3, #8
 8005772:	227f      	movs	r2, #127	@ 0x7f
 8005774:	4013      	ands	r3, r2
 8005776:	434b      	muls	r3, r1
 8005778:	617b      	str	r3, [r7, #20]
        break;
 800577a:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800577c:	4b14      	ldr	r3, [pc, #80]	@ (80057d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800577e:	68db      	ldr	r3, [r3, #12]
 8005780:	0f5b      	lsrs	r3, r3, #29
 8005782:	2207      	movs	r2, #7
 8005784:	4013      	ands	r3, r2
 8005786:	3301      	adds	r3, #1
 8005788:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800578a:	6879      	ldr	r1, [r7, #4]
 800578c:	6978      	ldr	r0, [r7, #20]
 800578e:	f7fa fcd5 	bl	800013c <__udivsi3>
 8005792:	0003      	movs	r3, r0
 8005794:	613b      	str	r3, [r7, #16]
 8005796:	e015      	b.n	80057c4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005798:	4b0d      	ldr	r3, [pc, #52]	@ (80057d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	2238      	movs	r2, #56	@ 0x38
 800579e:	4013      	ands	r3, r2
 80057a0:	2b20      	cmp	r3, #32
 80057a2:	d103      	bne.n	80057ac <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80057a4:	2380      	movs	r3, #128	@ 0x80
 80057a6:	021b      	lsls	r3, r3, #8
 80057a8:	613b      	str	r3, [r7, #16]
 80057aa:	e00b      	b.n	80057c4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80057ac:	4b08      	ldr	r3, [pc, #32]	@ (80057d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	2238      	movs	r2, #56	@ 0x38
 80057b2:	4013      	ands	r3, r2
 80057b4:	2b18      	cmp	r3, #24
 80057b6:	d103      	bne.n	80057c0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80057b8:	23fa      	movs	r3, #250	@ 0xfa
 80057ba:	01db      	lsls	r3, r3, #7
 80057bc:	613b      	str	r3, [r7, #16]
 80057be:	e001      	b.n	80057c4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80057c0:	2300      	movs	r3, #0
 80057c2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80057c4:	693b      	ldr	r3, [r7, #16]
}
 80057c6:	0018      	movs	r0, r3
 80057c8:	46bd      	mov	sp, r7
 80057ca:	b006      	add	sp, #24
 80057cc:	bd80      	pop	{r7, pc}
 80057ce:	46c0      	nop			@ (mov r8, r8)
 80057d0:	40021000 	.word	0x40021000
 80057d4:	00f42400 	.word	0x00f42400
 80057d8:	007a1200 	.word	0x007a1200

080057dc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80057e0:	4b02      	ldr	r3, [pc, #8]	@ (80057ec <HAL_RCC_GetHCLKFreq+0x10>)
 80057e2:	681b      	ldr	r3, [r3, #0]
}
 80057e4:	0018      	movs	r0, r3
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}
 80057ea:	46c0      	nop			@ (mov r8, r8)
 80057ec:	20000004 	.word	0x20000004

080057f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80057f0:	b5b0      	push	{r4, r5, r7, lr}
 80057f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80057f4:	f7ff fff2 	bl	80057dc <HAL_RCC_GetHCLKFreq>
 80057f8:	0004      	movs	r4, r0
 80057fa:	f7ff faf9 	bl	8004df0 <LL_RCC_GetAPB1Prescaler>
 80057fe:	0003      	movs	r3, r0
 8005800:	0b1a      	lsrs	r2, r3, #12
 8005802:	4b05      	ldr	r3, [pc, #20]	@ (8005818 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005804:	0092      	lsls	r2, r2, #2
 8005806:	58d3      	ldr	r3, [r2, r3]
 8005808:	221f      	movs	r2, #31
 800580a:	4013      	ands	r3, r2
 800580c:	40dc      	lsrs	r4, r3
 800580e:	0023      	movs	r3, r4
}
 8005810:	0018      	movs	r0, r3
 8005812:	46bd      	mov	sp, r7
 8005814:	bdb0      	pop	{r4, r5, r7, pc}
 8005816:	46c0      	nop			@ (mov r8, r8)
 8005818:	0800ce08 	.word	0x0800ce08

0800581c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b086      	sub	sp, #24
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8005824:	2313      	movs	r3, #19
 8005826:	18fb      	adds	r3, r7, r3
 8005828:	2200      	movs	r2, #0
 800582a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800582c:	2312      	movs	r3, #18
 800582e:	18fb      	adds	r3, r7, r3
 8005830:	2200      	movs	r2, #0
 8005832:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681a      	ldr	r2, [r3, #0]
 8005838:	2380      	movs	r3, #128	@ 0x80
 800583a:	029b      	lsls	r3, r3, #10
 800583c:	4013      	ands	r3, r2
 800583e:	d100      	bne.n	8005842 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8005840:	e0ad      	b.n	800599e <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005842:	2011      	movs	r0, #17
 8005844:	183b      	adds	r3, r7, r0
 8005846:	2200      	movs	r2, #0
 8005848:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800584a:	4b47      	ldr	r3, [pc, #284]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800584c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800584e:	2380      	movs	r3, #128	@ 0x80
 8005850:	055b      	lsls	r3, r3, #21
 8005852:	4013      	ands	r3, r2
 8005854:	d110      	bne.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005856:	4b44      	ldr	r3, [pc, #272]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005858:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800585a:	4b43      	ldr	r3, [pc, #268]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800585c:	2180      	movs	r1, #128	@ 0x80
 800585e:	0549      	lsls	r1, r1, #21
 8005860:	430a      	orrs	r2, r1
 8005862:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005864:	4b40      	ldr	r3, [pc, #256]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005866:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005868:	2380      	movs	r3, #128	@ 0x80
 800586a:	055b      	lsls	r3, r3, #21
 800586c:	4013      	ands	r3, r2
 800586e:	60bb      	str	r3, [r7, #8]
 8005870:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005872:	183b      	adds	r3, r7, r0
 8005874:	2201      	movs	r2, #1
 8005876:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005878:	4b3c      	ldr	r3, [pc, #240]	@ (800596c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800587a:	681a      	ldr	r2, [r3, #0]
 800587c:	4b3b      	ldr	r3, [pc, #236]	@ (800596c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800587e:	2180      	movs	r1, #128	@ 0x80
 8005880:	0049      	lsls	r1, r1, #1
 8005882:	430a      	orrs	r2, r1
 8005884:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005886:	f7fe fddb 	bl	8004440 <HAL_GetTick>
 800588a:	0003      	movs	r3, r0
 800588c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800588e:	e00b      	b.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005890:	f7fe fdd6 	bl	8004440 <HAL_GetTick>
 8005894:	0002      	movs	r2, r0
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	1ad3      	subs	r3, r2, r3
 800589a:	2b02      	cmp	r3, #2
 800589c:	d904      	bls.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800589e:	2313      	movs	r3, #19
 80058a0:	18fb      	adds	r3, r7, r3
 80058a2:	2203      	movs	r2, #3
 80058a4:	701a      	strb	r2, [r3, #0]
        break;
 80058a6:	e005      	b.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80058a8:	4b30      	ldr	r3, [pc, #192]	@ (800596c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80058aa:	681a      	ldr	r2, [r3, #0]
 80058ac:	2380      	movs	r3, #128	@ 0x80
 80058ae:	005b      	lsls	r3, r3, #1
 80058b0:	4013      	ands	r3, r2
 80058b2:	d0ed      	beq.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80058b4:	2313      	movs	r3, #19
 80058b6:	18fb      	adds	r3, r7, r3
 80058b8:	781b      	ldrb	r3, [r3, #0]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d15e      	bne.n	800597c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80058be:	4b2a      	ldr	r3, [pc, #168]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80058c0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80058c2:	23c0      	movs	r3, #192	@ 0xc0
 80058c4:	009b      	lsls	r3, r3, #2
 80058c6:	4013      	ands	r3, r2
 80058c8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80058ca:	697b      	ldr	r3, [r7, #20]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d019      	beq.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058d4:	697a      	ldr	r2, [r7, #20]
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d014      	beq.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80058da:	4b23      	ldr	r3, [pc, #140]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80058dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058de:	4a24      	ldr	r2, [pc, #144]	@ (8005970 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80058e0:	4013      	ands	r3, r2
 80058e2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80058e4:	4b20      	ldr	r3, [pc, #128]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80058e6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80058e8:	4b1f      	ldr	r3, [pc, #124]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80058ea:	2180      	movs	r1, #128	@ 0x80
 80058ec:	0249      	lsls	r1, r1, #9
 80058ee:	430a      	orrs	r2, r1
 80058f0:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80058f2:	4b1d      	ldr	r3, [pc, #116]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80058f4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80058f6:	4b1c      	ldr	r3, [pc, #112]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80058f8:	491e      	ldr	r1, [pc, #120]	@ (8005974 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 80058fa:	400a      	ands	r2, r1
 80058fc:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80058fe:	4b1a      	ldr	r3, [pc, #104]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005900:	697a      	ldr	r2, [r7, #20]
 8005902:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	2201      	movs	r2, #1
 8005908:	4013      	ands	r3, r2
 800590a:	d016      	beq.n	800593a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800590c:	f7fe fd98 	bl	8004440 <HAL_GetTick>
 8005910:	0003      	movs	r3, r0
 8005912:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005914:	e00c      	b.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005916:	f7fe fd93 	bl	8004440 <HAL_GetTick>
 800591a:	0002      	movs	r2, r0
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	1ad3      	subs	r3, r2, r3
 8005920:	4a15      	ldr	r2, [pc, #84]	@ (8005978 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d904      	bls.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8005926:	2313      	movs	r3, #19
 8005928:	18fb      	adds	r3, r7, r3
 800592a:	2203      	movs	r2, #3
 800592c:	701a      	strb	r2, [r3, #0]
            break;
 800592e:	e004      	b.n	800593a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005930:	4b0d      	ldr	r3, [pc, #52]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005932:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005934:	2202      	movs	r2, #2
 8005936:	4013      	ands	r3, r2
 8005938:	d0ed      	beq.n	8005916 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800593a:	2313      	movs	r3, #19
 800593c:	18fb      	adds	r3, r7, r3
 800593e:	781b      	ldrb	r3, [r3, #0]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d10a      	bne.n	800595a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005944:	4b08      	ldr	r3, [pc, #32]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005946:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005948:	4a09      	ldr	r2, [pc, #36]	@ (8005970 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800594a:	4013      	ands	r3, r2
 800594c:	0019      	movs	r1, r3
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005952:	4b05      	ldr	r3, [pc, #20]	@ (8005968 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005954:	430a      	orrs	r2, r1
 8005956:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005958:	e016      	b.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800595a:	2312      	movs	r3, #18
 800595c:	18fb      	adds	r3, r7, r3
 800595e:	2213      	movs	r2, #19
 8005960:	18ba      	adds	r2, r7, r2
 8005962:	7812      	ldrb	r2, [r2, #0]
 8005964:	701a      	strb	r2, [r3, #0]
 8005966:	e00f      	b.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005968:	40021000 	.word	0x40021000
 800596c:	40007000 	.word	0x40007000
 8005970:	fffffcff 	.word	0xfffffcff
 8005974:	fffeffff 	.word	0xfffeffff
 8005978:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800597c:	2312      	movs	r3, #18
 800597e:	18fb      	adds	r3, r7, r3
 8005980:	2213      	movs	r2, #19
 8005982:	18ba      	adds	r2, r7, r2
 8005984:	7812      	ldrb	r2, [r2, #0]
 8005986:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005988:	2311      	movs	r3, #17
 800598a:	18fb      	adds	r3, r7, r3
 800598c:	781b      	ldrb	r3, [r3, #0]
 800598e:	2b01      	cmp	r3, #1
 8005990:	d105      	bne.n	800599e <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005992:	4bb6      	ldr	r3, [pc, #728]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005994:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005996:	4bb5      	ldr	r3, [pc, #724]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005998:	49b5      	ldr	r1, [pc, #724]	@ (8005c70 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800599a:	400a      	ands	r2, r1
 800599c:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	2201      	movs	r2, #1
 80059a4:	4013      	ands	r3, r2
 80059a6:	d009      	beq.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80059a8:	4bb0      	ldr	r3, [pc, #704]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80059aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059ac:	2203      	movs	r2, #3
 80059ae:	4393      	bics	r3, r2
 80059b0:	0019      	movs	r1, r3
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	685a      	ldr	r2, [r3, #4]
 80059b6:	4bad      	ldr	r3, [pc, #692]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80059b8:	430a      	orrs	r2, r1
 80059ba:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	2202      	movs	r2, #2
 80059c2:	4013      	ands	r3, r2
 80059c4:	d009      	beq.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80059c6:	4ba9      	ldr	r3, [pc, #676]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80059c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059ca:	220c      	movs	r2, #12
 80059cc:	4393      	bics	r3, r2
 80059ce:	0019      	movs	r1, r3
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	689a      	ldr	r2, [r3, #8]
 80059d4:	4ba5      	ldr	r3, [pc, #660]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80059d6:	430a      	orrs	r2, r1
 80059d8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	2204      	movs	r2, #4
 80059e0:	4013      	ands	r3, r2
 80059e2:	d009      	beq.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80059e4:	4ba1      	ldr	r3, [pc, #644]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80059e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059e8:	2230      	movs	r2, #48	@ 0x30
 80059ea:	4393      	bics	r3, r2
 80059ec:	0019      	movs	r1, r3
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	68da      	ldr	r2, [r3, #12]
 80059f2:	4b9e      	ldr	r3, [pc, #632]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80059f4:	430a      	orrs	r2, r1
 80059f6:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	2210      	movs	r2, #16
 80059fe:	4013      	ands	r3, r2
 8005a00:	d009      	beq.n	8005a16 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005a02:	4b9a      	ldr	r3, [pc, #616]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a06:	4a9b      	ldr	r2, [pc, #620]	@ (8005c74 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005a08:	4013      	ands	r3, r2
 8005a0a:	0019      	movs	r1, r3
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	691a      	ldr	r2, [r3, #16]
 8005a10:	4b96      	ldr	r3, [pc, #600]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a12:	430a      	orrs	r2, r1
 8005a14:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681a      	ldr	r2, [r3, #0]
 8005a1a:	2380      	movs	r3, #128	@ 0x80
 8005a1c:	015b      	lsls	r3, r3, #5
 8005a1e:	4013      	ands	r3, r2
 8005a20:	d009      	beq.n	8005a36 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8005a22:	4b92      	ldr	r3, [pc, #584]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a26:	4a94      	ldr	r2, [pc, #592]	@ (8005c78 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005a28:	4013      	ands	r3, r2
 8005a2a:	0019      	movs	r1, r3
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	695a      	ldr	r2, [r3, #20]
 8005a30:	4b8e      	ldr	r3, [pc, #568]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a32:	430a      	orrs	r2, r1
 8005a34:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	2380      	movs	r3, #128	@ 0x80
 8005a3c:	009b      	lsls	r3, r3, #2
 8005a3e:	4013      	ands	r3, r2
 8005a40:	d009      	beq.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005a42:	4b8a      	ldr	r3, [pc, #552]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a46:	4a8d      	ldr	r2, [pc, #564]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8005a48:	4013      	ands	r3, r2
 8005a4a:	0019      	movs	r1, r3
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005a50:	4b86      	ldr	r3, [pc, #536]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a52:	430a      	orrs	r2, r1
 8005a54:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681a      	ldr	r2, [r3, #0]
 8005a5a:	2380      	movs	r3, #128	@ 0x80
 8005a5c:	00db      	lsls	r3, r3, #3
 8005a5e:	4013      	ands	r3, r2
 8005a60:	d009      	beq.n	8005a76 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005a62:	4b82      	ldr	r3, [pc, #520]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a66:	4a86      	ldr	r2, [pc, #536]	@ (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8005a68:	4013      	ands	r3, r2
 8005a6a:	0019      	movs	r1, r3
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a70:	4b7e      	ldr	r3, [pc, #504]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a72:	430a      	orrs	r2, r1
 8005a74:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	2220      	movs	r2, #32
 8005a7c:	4013      	ands	r3, r2
 8005a7e:	d009      	beq.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005a80:	4b7a      	ldr	r3, [pc, #488]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a84:	4a7f      	ldr	r2, [pc, #508]	@ (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005a86:	4013      	ands	r3, r2
 8005a88:	0019      	movs	r1, r3
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	699a      	ldr	r2, [r3, #24]
 8005a8e:	4b77      	ldr	r3, [pc, #476]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a90:	430a      	orrs	r2, r1
 8005a92:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	2240      	movs	r2, #64	@ 0x40
 8005a9a:	4013      	ands	r3, r2
 8005a9c:	d009      	beq.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005a9e:	4b73      	ldr	r3, [pc, #460]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005aa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005aa2:	4a79      	ldr	r2, [pc, #484]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8005aa4:	4013      	ands	r3, r2
 8005aa6:	0019      	movs	r1, r3
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	69da      	ldr	r2, [r3, #28]
 8005aac:	4b6f      	ldr	r3, [pc, #444]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005aae:	430a      	orrs	r2, r1
 8005ab0:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681a      	ldr	r2, [r3, #0]
 8005ab6:	2380      	movs	r3, #128	@ 0x80
 8005ab8:	01db      	lsls	r3, r3, #7
 8005aba:	4013      	ands	r3, r2
 8005abc:	d015      	beq.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005abe:	4b6b      	ldr	r3, [pc, #428]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ac0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ac2:	009b      	lsls	r3, r3, #2
 8005ac4:	0899      	lsrs	r1, r3, #2
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005aca:	4b68      	ldr	r3, [pc, #416]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005acc:	430a      	orrs	r2, r1
 8005ace:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ad4:	2380      	movs	r3, #128	@ 0x80
 8005ad6:	05db      	lsls	r3, r3, #23
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d106      	bne.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005adc:	4b63      	ldr	r3, [pc, #396]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ade:	68da      	ldr	r2, [r3, #12]
 8005ae0:	4b62      	ldr	r3, [pc, #392]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ae2:	2180      	movs	r1, #128	@ 0x80
 8005ae4:	0249      	lsls	r1, r1, #9
 8005ae6:	430a      	orrs	r2, r1
 8005ae8:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681a      	ldr	r2, [r3, #0]
 8005aee:	2380      	movs	r3, #128	@ 0x80
 8005af0:	031b      	lsls	r3, r3, #12
 8005af2:	4013      	ands	r3, r2
 8005af4:	d009      	beq.n	8005b0a <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005af6:	4b5d      	ldr	r3, [pc, #372]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005af8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005afa:	2240      	movs	r2, #64	@ 0x40
 8005afc:	4393      	bics	r3, r2
 8005afe:	0019      	movs	r1, r3
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b04:	4b59      	ldr	r3, [pc, #356]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b06:	430a      	orrs	r2, r1
 8005b08:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	2380      	movs	r3, #128	@ 0x80
 8005b10:	039b      	lsls	r3, r3, #14
 8005b12:	4013      	ands	r3, r2
 8005b14:	d016      	beq.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005b16:	4b55      	ldr	r3, [pc, #340]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b1a:	4a5c      	ldr	r2, [pc, #368]	@ (8005c8c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8005b1c:	4013      	ands	r3, r2
 8005b1e:	0019      	movs	r1, r3
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b24:	4b51      	ldr	r3, [pc, #324]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b26:	430a      	orrs	r2, r1
 8005b28:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b2e:	2380      	movs	r3, #128	@ 0x80
 8005b30:	03db      	lsls	r3, r3, #15
 8005b32:	429a      	cmp	r2, r3
 8005b34:	d106      	bne.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005b36:	4b4d      	ldr	r3, [pc, #308]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b38:	68da      	ldr	r2, [r3, #12]
 8005b3a:	4b4c      	ldr	r3, [pc, #304]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b3c:	2180      	movs	r1, #128	@ 0x80
 8005b3e:	0449      	lsls	r1, r1, #17
 8005b40:	430a      	orrs	r2, r1
 8005b42:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681a      	ldr	r2, [r3, #0]
 8005b48:	2380      	movs	r3, #128	@ 0x80
 8005b4a:	03db      	lsls	r3, r3, #15
 8005b4c:	4013      	ands	r3, r2
 8005b4e:	d016      	beq.n	8005b7e <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005b50:	4b46      	ldr	r3, [pc, #280]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b54:	4a4e      	ldr	r2, [pc, #312]	@ (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005b56:	4013      	ands	r3, r2
 8005b58:	0019      	movs	r1, r3
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b5e:	4b43      	ldr	r3, [pc, #268]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b60:	430a      	orrs	r2, r1
 8005b62:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b68:	2380      	movs	r3, #128	@ 0x80
 8005b6a:	045b      	lsls	r3, r3, #17
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d106      	bne.n	8005b7e <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005b70:	4b3e      	ldr	r3, [pc, #248]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b72:	68da      	ldr	r2, [r3, #12]
 8005b74:	4b3d      	ldr	r3, [pc, #244]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b76:	2180      	movs	r1, #128	@ 0x80
 8005b78:	0449      	lsls	r1, r1, #17
 8005b7a:	430a      	orrs	r2, r1
 8005b7c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681a      	ldr	r2, [r3, #0]
 8005b82:	2380      	movs	r3, #128	@ 0x80
 8005b84:	011b      	lsls	r3, r3, #4
 8005b86:	4013      	ands	r3, r2
 8005b88:	d014      	beq.n	8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8005b8a:	4b38      	ldr	r3, [pc, #224]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b8e:	2203      	movs	r2, #3
 8005b90:	4393      	bics	r3, r2
 8005b92:	0019      	movs	r1, r3
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6a1a      	ldr	r2, [r3, #32]
 8005b98:	4b34      	ldr	r3, [pc, #208]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b9a:	430a      	orrs	r2, r1
 8005b9c:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6a1b      	ldr	r3, [r3, #32]
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d106      	bne.n	8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005ba6:	4b31      	ldr	r3, [pc, #196]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ba8:	68da      	ldr	r2, [r3, #12]
 8005baa:	4b30      	ldr	r3, [pc, #192]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005bac:	2180      	movs	r1, #128	@ 0x80
 8005bae:	0249      	lsls	r1, r1, #9
 8005bb0:	430a      	orrs	r2, r1
 8005bb2:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681a      	ldr	r2, [r3, #0]
 8005bb8:	2380      	movs	r3, #128	@ 0x80
 8005bba:	019b      	lsls	r3, r3, #6
 8005bbc:	4013      	ands	r3, r2
 8005bbe:	d014      	beq.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8005bc0:	4b2a      	ldr	r3, [pc, #168]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005bc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bc4:	220c      	movs	r2, #12
 8005bc6:	4393      	bics	r3, r2
 8005bc8:	0019      	movs	r1, r3
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005bce:	4b27      	ldr	r3, [pc, #156]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005bd0:	430a      	orrs	r2, r1
 8005bd2:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bd8:	2b04      	cmp	r3, #4
 8005bda:	d106      	bne.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005bdc:	4b23      	ldr	r3, [pc, #140]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005bde:	68da      	ldr	r2, [r3, #12]
 8005be0:	4b22      	ldr	r3, [pc, #136]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005be2:	2180      	movs	r1, #128	@ 0x80
 8005be4:	0249      	lsls	r1, r1, #9
 8005be6:	430a      	orrs	r2, r1
 8005be8:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681a      	ldr	r2, [r3, #0]
 8005bee:	2380      	movs	r3, #128	@ 0x80
 8005bf0:	045b      	lsls	r3, r3, #17
 8005bf2:	4013      	ands	r3, r2
 8005bf4:	d016      	beq.n	8005c24 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005bf6:	4b1d      	ldr	r3, [pc, #116]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005bf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bfa:	4a22      	ldr	r2, [pc, #136]	@ (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	0019      	movs	r1, r3
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c04:	4b19      	ldr	r3, [pc, #100]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c06:	430a      	orrs	r2, r1
 8005c08:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c0e:	2380      	movs	r3, #128	@ 0x80
 8005c10:	019b      	lsls	r3, r3, #6
 8005c12:	429a      	cmp	r2, r3
 8005c14:	d106      	bne.n	8005c24 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005c16:	4b15      	ldr	r3, [pc, #84]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c18:	68da      	ldr	r2, [r3, #12]
 8005c1a:	4b14      	ldr	r3, [pc, #80]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c1c:	2180      	movs	r1, #128	@ 0x80
 8005c1e:	0449      	lsls	r1, r1, #17
 8005c20:	430a      	orrs	r2, r1
 8005c22:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	2380      	movs	r3, #128	@ 0x80
 8005c2a:	049b      	lsls	r3, r3, #18
 8005c2c:	4013      	ands	r3, r2
 8005c2e:	d016      	beq.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005c30:	4b0e      	ldr	r3, [pc, #56]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c34:	4a10      	ldr	r2, [pc, #64]	@ (8005c78 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005c36:	4013      	ands	r3, r2
 8005c38:	0019      	movs	r1, r3
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005c3e:	4b0b      	ldr	r3, [pc, #44]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c40:	430a      	orrs	r2, r1
 8005c42:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005c48:	2380      	movs	r3, #128	@ 0x80
 8005c4a:	005b      	lsls	r3, r3, #1
 8005c4c:	429a      	cmp	r2, r3
 8005c4e:	d106      	bne.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005c50:	4b06      	ldr	r3, [pc, #24]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c52:	68da      	ldr	r2, [r3, #12]
 8005c54:	4b05      	ldr	r3, [pc, #20]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c56:	2180      	movs	r1, #128	@ 0x80
 8005c58:	0449      	lsls	r1, r1, #17
 8005c5a:	430a      	orrs	r2, r1
 8005c5c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8005c5e:	2312      	movs	r3, #18
 8005c60:	18fb      	adds	r3, r7, r3
 8005c62:	781b      	ldrb	r3, [r3, #0]
}
 8005c64:	0018      	movs	r0, r3
 8005c66:	46bd      	mov	sp, r7
 8005c68:	b006      	add	sp, #24
 8005c6a:	bd80      	pop	{r7, pc}
 8005c6c:	40021000 	.word	0x40021000
 8005c70:	efffffff 	.word	0xefffffff
 8005c74:	fffff3ff 	.word	0xfffff3ff
 8005c78:	fffffcff 	.word	0xfffffcff
 8005c7c:	fff3ffff 	.word	0xfff3ffff
 8005c80:	ffcfffff 	.word	0xffcfffff
 8005c84:	ffffcfff 	.word	0xffffcfff
 8005c88:	ffff3fff 	.word	0xffff3fff
 8005c8c:	ffbfffff 	.word	0xffbfffff
 8005c90:	feffffff 	.word	0xfeffffff

08005c94 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b082      	sub	sp, #8
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d101      	bne.n	8005ca6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e046      	b.n	8005d34 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2288      	movs	r2, #136	@ 0x88
 8005caa:	589b      	ldr	r3, [r3, r2]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d107      	bne.n	8005cc0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2284      	movs	r2, #132	@ 0x84
 8005cb4:	2100      	movs	r1, #0
 8005cb6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	0018      	movs	r0, r3
 8005cbc:	f7fe f9c0 	bl	8004040 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2288      	movs	r2, #136	@ 0x88
 8005cc4:	2124      	movs	r1, #36	@ 0x24
 8005cc6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	2101      	movs	r1, #1
 8005cd4:	438a      	bics	r2, r1
 8005cd6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d003      	beq.n	8005ce8 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	0018      	movs	r0, r3
 8005ce4:	f001 f80e 	bl	8006d04 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	0018      	movs	r0, r3
 8005cec:	f000 fcb4 	bl	8006658 <UART_SetConfig>
 8005cf0:	0003      	movs	r3, r0
 8005cf2:	2b01      	cmp	r3, #1
 8005cf4:	d101      	bne.n	8005cfa <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	e01c      	b.n	8005d34 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	685a      	ldr	r2, [r3, #4]
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	490d      	ldr	r1, [pc, #52]	@ (8005d3c <HAL_UART_Init+0xa8>)
 8005d06:	400a      	ands	r2, r1
 8005d08:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	689a      	ldr	r2, [r3, #8]
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	212a      	movs	r1, #42	@ 0x2a
 8005d16:	438a      	bics	r2, r1
 8005d18:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	2101      	movs	r1, #1
 8005d26:	430a      	orrs	r2, r1
 8005d28:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	0018      	movs	r0, r3
 8005d2e:	f001 f89d 	bl	8006e6c <UART_CheckIdleState>
 8005d32:	0003      	movs	r3, r0
}
 8005d34:	0018      	movs	r0, r3
 8005d36:	46bd      	mov	sp, r7
 8005d38:	b002      	add	sp, #8
 8005d3a:	bd80      	pop	{r7, pc}
 8005d3c:	ffffb7ff 	.word	0xffffb7ff

08005d40 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b082      	sub	sp, #8
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d101      	bne.n	8005d52 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e032      	b.n	8005db8 <HAL_UART_DeInit+0x78>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2288      	movs	r2, #136	@ 0x88
 8005d56:	2124      	movs	r1, #36	@ 0x24
 8005d58:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	681a      	ldr	r2, [r3, #0]
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	2101      	movs	r1, #1
 8005d66:	438a      	bics	r2, r1
 8005d68:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	2200      	movs	r2, #0
 8005d78:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	0018      	movs	r0, r3
 8005d86:	f7fe fa5f 	bl	8004248 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2290      	movs	r2, #144	@ 0x90
 8005d8e:	2100      	movs	r1, #0
 8005d90:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2288      	movs	r2, #136	@ 0x88
 8005d96:	2100      	movs	r1, #0
 8005d98:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_RESET;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	228c      	movs	r2, #140	@ 0x8c
 8005d9e:	2100      	movs	r1, #0
 8005da0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2200      	movs	r2, #0
 8005da6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2200      	movs	r2, #0
 8005dac:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2284      	movs	r2, #132	@ 0x84
 8005db2:	2100      	movs	r1, #0
 8005db4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005db6:	2300      	movs	r3, #0
}
 8005db8:	0018      	movs	r0, r3
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	b002      	add	sp, #8
 8005dbe:	bd80      	pop	{r7, pc}

08005dc0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b08a      	sub	sp, #40	@ 0x28
 8005dc4:	af02      	add	r7, sp, #8
 8005dc6:	60f8      	str	r0, [r7, #12]
 8005dc8:	60b9      	str	r1, [r7, #8]
 8005dca:	603b      	str	r3, [r7, #0]
 8005dcc:	1dbb      	adds	r3, r7, #6
 8005dce:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2288      	movs	r2, #136	@ 0x88
 8005dd4:	589b      	ldr	r3, [r3, r2]
 8005dd6:	2b20      	cmp	r3, #32
 8005dd8:	d000      	beq.n	8005ddc <HAL_UART_Transmit+0x1c>
 8005dda:	e090      	b.n	8005efe <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d003      	beq.n	8005dea <HAL_UART_Transmit+0x2a>
 8005de2:	1dbb      	adds	r3, r7, #6
 8005de4:	881b      	ldrh	r3, [r3, #0]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d101      	bne.n	8005dee <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8005dea:	2301      	movs	r3, #1
 8005dec:	e088      	b.n	8005f00 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	689a      	ldr	r2, [r3, #8]
 8005df2:	2380      	movs	r3, #128	@ 0x80
 8005df4:	015b      	lsls	r3, r3, #5
 8005df6:	429a      	cmp	r2, r3
 8005df8:	d109      	bne.n	8005e0e <HAL_UART_Transmit+0x4e>
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	691b      	ldr	r3, [r3, #16]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d105      	bne.n	8005e0e <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	2201      	movs	r2, #1
 8005e06:	4013      	ands	r3, r2
 8005e08:	d001      	beq.n	8005e0e <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e078      	b.n	8005f00 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	2290      	movs	r2, #144	@ 0x90
 8005e12:	2100      	movs	r1, #0
 8005e14:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	2288      	movs	r2, #136	@ 0x88
 8005e1a:	2121      	movs	r1, #33	@ 0x21
 8005e1c:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005e1e:	f7fe fb0f 	bl	8004440 <HAL_GetTick>
 8005e22:	0003      	movs	r3, r0
 8005e24:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	1dba      	adds	r2, r7, #6
 8005e2a:	2154      	movs	r1, #84	@ 0x54
 8005e2c:	8812      	ldrh	r2, [r2, #0]
 8005e2e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	1dba      	adds	r2, r7, #6
 8005e34:	2156      	movs	r1, #86	@ 0x56
 8005e36:	8812      	ldrh	r2, [r2, #0]
 8005e38:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	689a      	ldr	r2, [r3, #8]
 8005e3e:	2380      	movs	r3, #128	@ 0x80
 8005e40:	015b      	lsls	r3, r3, #5
 8005e42:	429a      	cmp	r2, r3
 8005e44:	d108      	bne.n	8005e58 <HAL_UART_Transmit+0x98>
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	691b      	ldr	r3, [r3, #16]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d104      	bne.n	8005e58 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8005e4e:	2300      	movs	r3, #0
 8005e50:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	61bb      	str	r3, [r7, #24]
 8005e56:	e003      	b.n	8005e60 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005e60:	e030      	b.n	8005ec4 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005e62:	697a      	ldr	r2, [r7, #20]
 8005e64:	68f8      	ldr	r0, [r7, #12]
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	9300      	str	r3, [sp, #0]
 8005e6a:	0013      	movs	r3, r2
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	2180      	movs	r1, #128	@ 0x80
 8005e70:	f001 f8a6 	bl	8006fc0 <UART_WaitOnFlagUntilTimeout>
 8005e74:	1e03      	subs	r3, r0, #0
 8005e76:	d005      	beq.n	8005e84 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2288      	movs	r2, #136	@ 0x88
 8005e7c:	2120      	movs	r1, #32
 8005e7e:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005e80:	2303      	movs	r3, #3
 8005e82:	e03d      	b.n	8005f00 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8005e84:	69fb      	ldr	r3, [r7, #28]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d10b      	bne.n	8005ea2 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005e8a:	69bb      	ldr	r3, [r7, #24]
 8005e8c:	881b      	ldrh	r3, [r3, #0]
 8005e8e:	001a      	movs	r2, r3
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	05d2      	lsls	r2, r2, #23
 8005e96:	0dd2      	lsrs	r2, r2, #23
 8005e98:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005e9a:	69bb      	ldr	r3, [r7, #24]
 8005e9c:	3302      	adds	r3, #2
 8005e9e:	61bb      	str	r3, [r7, #24]
 8005ea0:	e007      	b.n	8005eb2 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005ea2:	69fb      	ldr	r3, [r7, #28]
 8005ea4:	781a      	ldrb	r2, [r3, #0]
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005eac:	69fb      	ldr	r3, [r7, #28]
 8005eae:	3301      	adds	r3, #1
 8005eb0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2256      	movs	r2, #86	@ 0x56
 8005eb6:	5a9b      	ldrh	r3, [r3, r2]
 8005eb8:	b29b      	uxth	r3, r3
 8005eba:	3b01      	subs	r3, #1
 8005ebc:	b299      	uxth	r1, r3
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2256      	movs	r2, #86	@ 0x56
 8005ec2:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	2256      	movs	r2, #86	@ 0x56
 8005ec8:	5a9b      	ldrh	r3, [r3, r2]
 8005eca:	b29b      	uxth	r3, r3
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d1c8      	bne.n	8005e62 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005ed0:	697a      	ldr	r2, [r7, #20]
 8005ed2:	68f8      	ldr	r0, [r7, #12]
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	9300      	str	r3, [sp, #0]
 8005ed8:	0013      	movs	r3, r2
 8005eda:	2200      	movs	r2, #0
 8005edc:	2140      	movs	r1, #64	@ 0x40
 8005ede:	f001 f86f 	bl	8006fc0 <UART_WaitOnFlagUntilTimeout>
 8005ee2:	1e03      	subs	r3, r0, #0
 8005ee4:	d005      	beq.n	8005ef2 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2288      	movs	r2, #136	@ 0x88
 8005eea:	2120      	movs	r1, #32
 8005eec:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8005eee:	2303      	movs	r3, #3
 8005ef0:	e006      	b.n	8005f00 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2288      	movs	r2, #136	@ 0x88
 8005ef6:	2120      	movs	r1, #32
 8005ef8:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8005efa:	2300      	movs	r3, #0
 8005efc:	e000      	b.n	8005f00 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8005efe:	2302      	movs	r3, #2
  }
}
 8005f00:	0018      	movs	r0, r3
 8005f02:	46bd      	mov	sp, r7
 8005f04:	b008      	add	sp, #32
 8005f06:	bd80      	pop	{r7, pc}

08005f08 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b088      	sub	sp, #32
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	60f8      	str	r0, [r7, #12]
 8005f10:	60b9      	str	r1, [r7, #8]
 8005f12:	1dbb      	adds	r3, r7, #6
 8005f14:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	228c      	movs	r2, #140	@ 0x8c
 8005f1a:	589b      	ldr	r3, [r3, r2]
 8005f1c:	2b20      	cmp	r3, #32
 8005f1e:	d14f      	bne.n	8005fc0 <HAL_UART_Receive_IT+0xb8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d003      	beq.n	8005f2e <HAL_UART_Receive_IT+0x26>
 8005f26:	1dbb      	adds	r3, r7, #6
 8005f28:	881b      	ldrh	r3, [r3, #0]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d101      	bne.n	8005f32 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	e047      	b.n	8005fc2 <HAL_UART_Receive_IT+0xba>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	689a      	ldr	r2, [r3, #8]
 8005f36:	2380      	movs	r3, #128	@ 0x80
 8005f38:	015b      	lsls	r3, r3, #5
 8005f3a:	429a      	cmp	r2, r3
 8005f3c:	d109      	bne.n	8005f52 <HAL_UART_Receive_IT+0x4a>
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	691b      	ldr	r3, [r3, #16]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d105      	bne.n	8005f52 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	2201      	movs	r2, #1
 8005f4a:	4013      	ands	r3, r2
 8005f4c:	d001      	beq.n	8005f52 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8005f4e:	2301      	movs	r3, #1
 8005f50:	e037      	b.n	8005fc2 <HAL_UART_Receive_IT+0xba>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2200      	movs	r2, #0
 8005f56:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a1b      	ldr	r2, [pc, #108]	@ (8005fcc <HAL_UART_Receive_IT+0xc4>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d025      	beq.n	8005fae <HAL_UART_Receive_IT+0xa6>
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a1a      	ldr	r2, [pc, #104]	@ (8005fd0 <HAL_UART_Receive_IT+0xc8>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d020      	beq.n	8005fae <HAL_UART_Receive_IT+0xa6>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	685a      	ldr	r2, [r3, #4]
 8005f72:	2380      	movs	r3, #128	@ 0x80
 8005f74:	041b      	lsls	r3, r3, #16
 8005f76:	4013      	ands	r3, r2
 8005f78:	d019      	beq.n	8005fae <HAL_UART_Receive_IT+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f7a:	f3ef 8310 	mrs	r3, PRIMASK
 8005f7e:	613b      	str	r3, [r7, #16]
  return(result);
 8005f80:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005f82:	61fb      	str	r3, [r7, #28]
 8005f84:	2301      	movs	r3, #1
 8005f86:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	f383 8810 	msr	PRIMASK, r3
}
 8005f8e:	46c0      	nop			@ (mov r8, r8)
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	2180      	movs	r1, #128	@ 0x80
 8005f9c:	04c9      	lsls	r1, r1, #19
 8005f9e:	430a      	orrs	r2, r1
 8005fa0:	601a      	str	r2, [r3, #0]
 8005fa2:	69fb      	ldr	r3, [r7, #28]
 8005fa4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fa6:	69bb      	ldr	r3, [r7, #24]
 8005fa8:	f383 8810 	msr	PRIMASK, r3
}
 8005fac:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005fae:	1dbb      	adds	r3, r7, #6
 8005fb0:	881a      	ldrh	r2, [r3, #0]
 8005fb2:	68b9      	ldr	r1, [r7, #8]
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	0018      	movs	r0, r3
 8005fb8:	f001 f872 	bl	80070a0 <UART_Start_Receive_IT>
 8005fbc:	0003      	movs	r3, r0
 8005fbe:	e000      	b.n	8005fc2 <HAL_UART_Receive_IT+0xba>
  }
  else
  {
    return HAL_BUSY;
 8005fc0:	2302      	movs	r3, #2
  }
}
 8005fc2:	0018      	movs	r0, r3
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	b008      	add	sp, #32
 8005fc8:	bd80      	pop	{r7, pc}
 8005fca:	46c0      	nop			@ (mov r8, r8)
 8005fcc:	40008000 	.word	0x40008000
 8005fd0:	40008400 	.word	0x40008400

08005fd4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005fd4:	b5b0      	push	{r4, r5, r7, lr}
 8005fd6:	b0aa      	sub	sp, #168	@ 0xa8
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	69db      	ldr	r3, [r3, #28]
 8005fe2:	22a4      	movs	r2, #164	@ 0xa4
 8005fe4:	18b9      	adds	r1, r7, r2
 8005fe6:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	20a0      	movs	r0, #160	@ 0xa0
 8005ff0:	1839      	adds	r1, r7, r0
 8005ff2:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	689b      	ldr	r3, [r3, #8]
 8005ffa:	249c      	movs	r4, #156	@ 0x9c
 8005ffc:	1939      	adds	r1, r7, r4
 8005ffe:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006000:	0011      	movs	r1, r2
 8006002:	18bb      	adds	r3, r7, r2
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4aa2      	ldr	r2, [pc, #648]	@ (8006290 <HAL_UART_IRQHandler+0x2bc>)
 8006008:	4013      	ands	r3, r2
 800600a:	2298      	movs	r2, #152	@ 0x98
 800600c:	18bd      	adds	r5, r7, r2
 800600e:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8006010:	18bb      	adds	r3, r7, r2
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d11a      	bne.n	800604e <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006018:	187b      	adds	r3, r7, r1
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	2220      	movs	r2, #32
 800601e:	4013      	ands	r3, r2
 8006020:	d015      	beq.n	800604e <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006022:	183b      	adds	r3, r7, r0
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	2220      	movs	r2, #32
 8006028:	4013      	ands	r3, r2
 800602a:	d105      	bne.n	8006038 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800602c:	193b      	adds	r3, r7, r4
 800602e:	681a      	ldr	r2, [r3, #0]
 8006030:	2380      	movs	r3, #128	@ 0x80
 8006032:	055b      	lsls	r3, r3, #21
 8006034:	4013      	ands	r3, r2
 8006036:	d00a      	beq.n	800604e <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800603c:	2b00      	cmp	r3, #0
 800603e:	d100      	bne.n	8006042 <HAL_UART_IRQHandler+0x6e>
 8006040:	e2dc      	b.n	80065fc <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006046:	687a      	ldr	r2, [r7, #4]
 8006048:	0010      	movs	r0, r2
 800604a:	4798      	blx	r3
      }
      return;
 800604c:	e2d6      	b.n	80065fc <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800604e:	2398      	movs	r3, #152	@ 0x98
 8006050:	18fb      	adds	r3, r7, r3
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d100      	bne.n	800605a <HAL_UART_IRQHandler+0x86>
 8006058:	e122      	b.n	80062a0 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800605a:	239c      	movs	r3, #156	@ 0x9c
 800605c:	18fb      	adds	r3, r7, r3
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4a8c      	ldr	r2, [pc, #560]	@ (8006294 <HAL_UART_IRQHandler+0x2c0>)
 8006062:	4013      	ands	r3, r2
 8006064:	d106      	bne.n	8006074 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006066:	23a0      	movs	r3, #160	@ 0xa0
 8006068:	18fb      	adds	r3, r7, r3
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a8a      	ldr	r2, [pc, #552]	@ (8006298 <HAL_UART_IRQHandler+0x2c4>)
 800606e:	4013      	ands	r3, r2
 8006070:	d100      	bne.n	8006074 <HAL_UART_IRQHandler+0xa0>
 8006072:	e115      	b.n	80062a0 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006074:	23a4      	movs	r3, #164	@ 0xa4
 8006076:	18fb      	adds	r3, r7, r3
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	2201      	movs	r2, #1
 800607c:	4013      	ands	r3, r2
 800607e:	d012      	beq.n	80060a6 <HAL_UART_IRQHandler+0xd2>
 8006080:	23a0      	movs	r3, #160	@ 0xa0
 8006082:	18fb      	adds	r3, r7, r3
 8006084:	681a      	ldr	r2, [r3, #0]
 8006086:	2380      	movs	r3, #128	@ 0x80
 8006088:	005b      	lsls	r3, r3, #1
 800608a:	4013      	ands	r3, r2
 800608c:	d00b      	beq.n	80060a6 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	2201      	movs	r2, #1
 8006094:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2290      	movs	r2, #144	@ 0x90
 800609a:	589b      	ldr	r3, [r3, r2]
 800609c:	2201      	movs	r2, #1
 800609e:	431a      	orrs	r2, r3
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2190      	movs	r1, #144	@ 0x90
 80060a4:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80060a6:	23a4      	movs	r3, #164	@ 0xa4
 80060a8:	18fb      	adds	r3, r7, r3
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	2202      	movs	r2, #2
 80060ae:	4013      	ands	r3, r2
 80060b0:	d011      	beq.n	80060d6 <HAL_UART_IRQHandler+0x102>
 80060b2:	239c      	movs	r3, #156	@ 0x9c
 80060b4:	18fb      	adds	r3, r7, r3
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	2201      	movs	r2, #1
 80060ba:	4013      	ands	r3, r2
 80060bc:	d00b      	beq.n	80060d6 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	2202      	movs	r2, #2
 80060c4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2290      	movs	r2, #144	@ 0x90
 80060ca:	589b      	ldr	r3, [r3, r2]
 80060cc:	2204      	movs	r2, #4
 80060ce:	431a      	orrs	r2, r3
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2190      	movs	r1, #144	@ 0x90
 80060d4:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80060d6:	23a4      	movs	r3, #164	@ 0xa4
 80060d8:	18fb      	adds	r3, r7, r3
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	2204      	movs	r2, #4
 80060de:	4013      	ands	r3, r2
 80060e0:	d011      	beq.n	8006106 <HAL_UART_IRQHandler+0x132>
 80060e2:	239c      	movs	r3, #156	@ 0x9c
 80060e4:	18fb      	adds	r3, r7, r3
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	2201      	movs	r2, #1
 80060ea:	4013      	ands	r3, r2
 80060ec:	d00b      	beq.n	8006106 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	2204      	movs	r2, #4
 80060f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2290      	movs	r2, #144	@ 0x90
 80060fa:	589b      	ldr	r3, [r3, r2]
 80060fc:	2202      	movs	r2, #2
 80060fe:	431a      	orrs	r2, r3
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2190      	movs	r1, #144	@ 0x90
 8006104:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006106:	23a4      	movs	r3, #164	@ 0xa4
 8006108:	18fb      	adds	r3, r7, r3
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	2208      	movs	r2, #8
 800610e:	4013      	ands	r3, r2
 8006110:	d017      	beq.n	8006142 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006112:	23a0      	movs	r3, #160	@ 0xa0
 8006114:	18fb      	adds	r3, r7, r3
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	2220      	movs	r2, #32
 800611a:	4013      	ands	r3, r2
 800611c:	d105      	bne.n	800612a <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800611e:	239c      	movs	r3, #156	@ 0x9c
 8006120:	18fb      	adds	r3, r7, r3
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a5b      	ldr	r2, [pc, #364]	@ (8006294 <HAL_UART_IRQHandler+0x2c0>)
 8006126:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006128:	d00b      	beq.n	8006142 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	2208      	movs	r2, #8
 8006130:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2290      	movs	r2, #144	@ 0x90
 8006136:	589b      	ldr	r3, [r3, r2]
 8006138:	2208      	movs	r2, #8
 800613a:	431a      	orrs	r2, r3
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2190      	movs	r1, #144	@ 0x90
 8006140:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006142:	23a4      	movs	r3, #164	@ 0xa4
 8006144:	18fb      	adds	r3, r7, r3
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	2380      	movs	r3, #128	@ 0x80
 800614a:	011b      	lsls	r3, r3, #4
 800614c:	4013      	ands	r3, r2
 800614e:	d013      	beq.n	8006178 <HAL_UART_IRQHandler+0x1a4>
 8006150:	23a0      	movs	r3, #160	@ 0xa0
 8006152:	18fb      	adds	r3, r7, r3
 8006154:	681a      	ldr	r2, [r3, #0]
 8006156:	2380      	movs	r3, #128	@ 0x80
 8006158:	04db      	lsls	r3, r3, #19
 800615a:	4013      	ands	r3, r2
 800615c:	d00c      	beq.n	8006178 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	2280      	movs	r2, #128	@ 0x80
 8006164:	0112      	lsls	r2, r2, #4
 8006166:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2290      	movs	r2, #144	@ 0x90
 800616c:	589b      	ldr	r3, [r3, r2]
 800616e:	2220      	movs	r2, #32
 8006170:	431a      	orrs	r2, r3
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2190      	movs	r1, #144	@ 0x90
 8006176:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2290      	movs	r2, #144	@ 0x90
 800617c:	589b      	ldr	r3, [r3, r2]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d100      	bne.n	8006184 <HAL_UART_IRQHandler+0x1b0>
 8006182:	e23d      	b.n	8006600 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006184:	23a4      	movs	r3, #164	@ 0xa4
 8006186:	18fb      	adds	r3, r7, r3
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	2220      	movs	r2, #32
 800618c:	4013      	ands	r3, r2
 800618e:	d015      	beq.n	80061bc <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006190:	23a0      	movs	r3, #160	@ 0xa0
 8006192:	18fb      	adds	r3, r7, r3
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	2220      	movs	r2, #32
 8006198:	4013      	ands	r3, r2
 800619a:	d106      	bne.n	80061aa <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800619c:	239c      	movs	r3, #156	@ 0x9c
 800619e:	18fb      	adds	r3, r7, r3
 80061a0:	681a      	ldr	r2, [r3, #0]
 80061a2:	2380      	movs	r3, #128	@ 0x80
 80061a4:	055b      	lsls	r3, r3, #21
 80061a6:	4013      	ands	r3, r2
 80061a8:	d008      	beq.n	80061bc <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d004      	beq.n	80061bc <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061b6:	687a      	ldr	r2, [r7, #4]
 80061b8:	0010      	movs	r0, r2
 80061ba:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2290      	movs	r2, #144	@ 0x90
 80061c0:	589b      	ldr	r3, [r3, r2]
 80061c2:	2194      	movs	r1, #148	@ 0x94
 80061c4:	187a      	adds	r2, r7, r1
 80061c6:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	689b      	ldr	r3, [r3, #8]
 80061ce:	2240      	movs	r2, #64	@ 0x40
 80061d0:	4013      	ands	r3, r2
 80061d2:	2b40      	cmp	r3, #64	@ 0x40
 80061d4:	d004      	beq.n	80061e0 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80061d6:	187b      	adds	r3, r7, r1
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	2228      	movs	r2, #40	@ 0x28
 80061dc:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80061de:	d04c      	beq.n	800627a <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	0018      	movs	r0, r3
 80061e4:	f001 f880 	bl	80072e8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	689b      	ldr	r3, [r3, #8]
 80061ee:	2240      	movs	r2, #64	@ 0x40
 80061f0:	4013      	ands	r3, r2
 80061f2:	2b40      	cmp	r3, #64	@ 0x40
 80061f4:	d13c      	bne.n	8006270 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061f6:	f3ef 8310 	mrs	r3, PRIMASK
 80061fa:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 80061fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061fe:	2090      	movs	r0, #144	@ 0x90
 8006200:	183a      	adds	r2, r7, r0
 8006202:	6013      	str	r3, [r2, #0]
 8006204:	2301      	movs	r3, #1
 8006206:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006208:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800620a:	f383 8810 	msr	PRIMASK, r3
}
 800620e:	46c0      	nop			@ (mov r8, r8)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	689a      	ldr	r2, [r3, #8]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	2140      	movs	r1, #64	@ 0x40
 800621c:	438a      	bics	r2, r1
 800621e:	609a      	str	r2, [r3, #8]
 8006220:	183b      	adds	r3, r7, r0
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006226:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006228:	f383 8810 	msr	PRIMASK, r3
}
 800622c:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2280      	movs	r2, #128	@ 0x80
 8006232:	589b      	ldr	r3, [r3, r2]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d016      	beq.n	8006266 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2280      	movs	r2, #128	@ 0x80
 800623c:	589b      	ldr	r3, [r3, r2]
 800623e:	4a17      	ldr	r2, [pc, #92]	@ (800629c <HAL_UART_IRQHandler+0x2c8>)
 8006240:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2280      	movs	r2, #128	@ 0x80
 8006246:	589b      	ldr	r3, [r3, r2]
 8006248:	0018      	movs	r0, r3
 800624a:	f7fe faad 	bl	80047a8 <HAL_DMA_Abort_IT>
 800624e:	1e03      	subs	r3, r0, #0
 8006250:	d01c      	beq.n	800628c <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2280      	movs	r2, #128	@ 0x80
 8006256:	589b      	ldr	r3, [r3, r2]
 8006258:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800625a:	687a      	ldr	r2, [r7, #4]
 800625c:	2180      	movs	r1, #128	@ 0x80
 800625e:	5852      	ldr	r2, [r2, r1]
 8006260:	0010      	movs	r0, r2
 8006262:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006264:	e012      	b.n	800628c <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	0018      	movs	r0, r3
 800626a:	f000 f9e1 	bl	8006630 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800626e:	e00d      	b.n	800628c <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	0018      	movs	r0, r3
 8006274:	f000 f9dc 	bl	8006630 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006278:	e008      	b.n	800628c <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	0018      	movs	r0, r3
 800627e:	f000 f9d7 	bl	8006630 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2290      	movs	r2, #144	@ 0x90
 8006286:	2100      	movs	r1, #0
 8006288:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800628a:	e1b9      	b.n	8006600 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800628c:	46c0      	nop			@ (mov r8, r8)
    return;
 800628e:	e1b7      	b.n	8006600 <HAL_UART_IRQHandler+0x62c>
 8006290:	0000080f 	.word	0x0000080f
 8006294:	10000001 	.word	0x10000001
 8006298:	04000120 	.word	0x04000120
 800629c:	080073b5 	.word	0x080073b5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80062a4:	2b01      	cmp	r3, #1
 80062a6:	d000      	beq.n	80062aa <HAL_UART_IRQHandler+0x2d6>
 80062a8:	e13e      	b.n	8006528 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80062aa:	23a4      	movs	r3, #164	@ 0xa4
 80062ac:	18fb      	adds	r3, r7, r3
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	2210      	movs	r2, #16
 80062b2:	4013      	ands	r3, r2
 80062b4:	d100      	bne.n	80062b8 <HAL_UART_IRQHandler+0x2e4>
 80062b6:	e137      	b.n	8006528 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80062b8:	23a0      	movs	r3, #160	@ 0xa0
 80062ba:	18fb      	adds	r3, r7, r3
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	2210      	movs	r2, #16
 80062c0:	4013      	ands	r3, r2
 80062c2:	d100      	bne.n	80062c6 <HAL_UART_IRQHandler+0x2f2>
 80062c4:	e130      	b.n	8006528 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	2210      	movs	r2, #16
 80062cc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	2240      	movs	r2, #64	@ 0x40
 80062d6:	4013      	ands	r3, r2
 80062d8:	2b40      	cmp	r3, #64	@ 0x40
 80062da:	d000      	beq.n	80062de <HAL_UART_IRQHandler+0x30a>
 80062dc:	e0a4      	b.n	8006428 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2280      	movs	r2, #128	@ 0x80
 80062e2:	589b      	ldr	r3, [r3, r2]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	685a      	ldr	r2, [r3, #4]
 80062e8:	217e      	movs	r1, #126	@ 0x7e
 80062ea:	187b      	adds	r3, r7, r1
 80062ec:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80062ee:	187b      	adds	r3, r7, r1
 80062f0:	881b      	ldrh	r3, [r3, #0]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d100      	bne.n	80062f8 <HAL_UART_IRQHandler+0x324>
 80062f6:	e185      	b.n	8006604 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	225c      	movs	r2, #92	@ 0x5c
 80062fc:	5a9b      	ldrh	r3, [r3, r2]
 80062fe:	187a      	adds	r2, r7, r1
 8006300:	8812      	ldrh	r2, [r2, #0]
 8006302:	429a      	cmp	r2, r3
 8006304:	d300      	bcc.n	8006308 <HAL_UART_IRQHandler+0x334>
 8006306:	e17d      	b.n	8006604 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	187a      	adds	r2, r7, r1
 800630c:	215e      	movs	r1, #94	@ 0x5e
 800630e:	8812      	ldrh	r2, [r2, #0]
 8006310:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2280      	movs	r2, #128	@ 0x80
 8006316:	589b      	ldr	r3, [r3, r2]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	2220      	movs	r2, #32
 800631e:	4013      	ands	r3, r2
 8006320:	d170      	bne.n	8006404 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006322:	f3ef 8310 	mrs	r3, PRIMASK
 8006326:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8006328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800632a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800632c:	2301      	movs	r3, #1
 800632e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006330:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006332:	f383 8810 	msr	PRIMASK, r3
}
 8006336:	46c0      	nop			@ (mov r8, r8)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	681a      	ldr	r2, [r3, #0]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	49b4      	ldr	r1, [pc, #720]	@ (8006614 <HAL_UART_IRQHandler+0x640>)
 8006344:	400a      	ands	r2, r1
 8006346:	601a      	str	r2, [r3, #0]
 8006348:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800634a:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800634c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800634e:	f383 8810 	msr	PRIMASK, r3
}
 8006352:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006354:	f3ef 8310 	mrs	r3, PRIMASK
 8006358:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800635a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800635c:	677b      	str	r3, [r7, #116]	@ 0x74
 800635e:	2301      	movs	r3, #1
 8006360:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006362:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006364:	f383 8810 	msr	PRIMASK, r3
}
 8006368:	46c0      	nop			@ (mov r8, r8)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	689a      	ldr	r2, [r3, #8]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	2101      	movs	r1, #1
 8006376:	438a      	bics	r2, r1
 8006378:	609a      	str	r2, [r3, #8]
 800637a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800637c:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800637e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006380:	f383 8810 	msr	PRIMASK, r3
}
 8006384:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006386:	f3ef 8310 	mrs	r3, PRIMASK
 800638a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 800638c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800638e:	673b      	str	r3, [r7, #112]	@ 0x70
 8006390:	2301      	movs	r3, #1
 8006392:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006394:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006396:	f383 8810 	msr	PRIMASK, r3
}
 800639a:	46c0      	nop			@ (mov r8, r8)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	689a      	ldr	r2, [r3, #8]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	2140      	movs	r1, #64	@ 0x40
 80063a8:	438a      	bics	r2, r1
 80063aa:	609a      	str	r2, [r3, #8]
 80063ac:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80063ae:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80063b2:	f383 8810 	msr	PRIMASK, r3
}
 80063b6:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	228c      	movs	r2, #140	@ 0x8c
 80063bc:	2120      	movs	r1, #32
 80063be:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2200      	movs	r2, #0
 80063c4:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063c6:	f3ef 8310 	mrs	r3, PRIMASK
 80063ca:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80063cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80063d0:	2301      	movs	r3, #1
 80063d2:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063d4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80063d6:	f383 8810 	msr	PRIMASK, r3
}
 80063da:	46c0      	nop			@ (mov r8, r8)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	681a      	ldr	r2, [r3, #0]
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	2110      	movs	r1, #16
 80063e8:	438a      	bics	r2, r1
 80063ea:	601a      	str	r2, [r3, #0]
 80063ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80063ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80063f2:	f383 8810 	msr	PRIMASK, r3
}
 80063f6:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2280      	movs	r2, #128	@ 0x80
 80063fc:	589b      	ldr	r3, [r3, r2]
 80063fe:	0018      	movs	r0, r3
 8006400:	f7fe f972 	bl	80046e8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2202      	movs	r2, #2
 8006408:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	225c      	movs	r2, #92	@ 0x5c
 800640e:	5a9a      	ldrh	r2, [r3, r2]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	215e      	movs	r1, #94	@ 0x5e
 8006414:	5a5b      	ldrh	r3, [r3, r1]
 8006416:	b29b      	uxth	r3, r3
 8006418:	1ad3      	subs	r3, r2, r3
 800641a:	b29a      	uxth	r2, r3
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	0011      	movs	r1, r2
 8006420:	0018      	movs	r0, r3
 8006422:	f000 f90d 	bl	8006640 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006426:	e0ed      	b.n	8006604 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	225c      	movs	r2, #92	@ 0x5c
 800642c:	5a99      	ldrh	r1, [r3, r2]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	225e      	movs	r2, #94	@ 0x5e
 8006432:	5a9b      	ldrh	r3, [r3, r2]
 8006434:	b29a      	uxth	r2, r3
 8006436:	208e      	movs	r0, #142	@ 0x8e
 8006438:	183b      	adds	r3, r7, r0
 800643a:	1a8a      	subs	r2, r1, r2
 800643c:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	225e      	movs	r2, #94	@ 0x5e
 8006442:	5a9b      	ldrh	r3, [r3, r2]
 8006444:	b29b      	uxth	r3, r3
 8006446:	2b00      	cmp	r3, #0
 8006448:	d100      	bne.n	800644c <HAL_UART_IRQHandler+0x478>
 800644a:	e0dd      	b.n	8006608 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 800644c:	183b      	adds	r3, r7, r0
 800644e:	881b      	ldrh	r3, [r3, #0]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d100      	bne.n	8006456 <HAL_UART_IRQHandler+0x482>
 8006454:	e0d8      	b.n	8006608 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006456:	f3ef 8310 	mrs	r3, PRIMASK
 800645a:	60fb      	str	r3, [r7, #12]
  return(result);
 800645c:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800645e:	2488      	movs	r4, #136	@ 0x88
 8006460:	193a      	adds	r2, r7, r4
 8006462:	6013      	str	r3, [r2, #0]
 8006464:	2301      	movs	r3, #1
 8006466:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	f383 8810 	msr	PRIMASK, r3
}
 800646e:	46c0      	nop			@ (mov r8, r8)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	681a      	ldr	r2, [r3, #0]
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4967      	ldr	r1, [pc, #412]	@ (8006618 <HAL_UART_IRQHandler+0x644>)
 800647c:	400a      	ands	r2, r1
 800647e:	601a      	str	r2, [r3, #0]
 8006480:	193b      	adds	r3, r7, r4
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006486:	697b      	ldr	r3, [r7, #20]
 8006488:	f383 8810 	msr	PRIMASK, r3
}
 800648c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800648e:	f3ef 8310 	mrs	r3, PRIMASK
 8006492:	61bb      	str	r3, [r7, #24]
  return(result);
 8006494:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006496:	2484      	movs	r4, #132	@ 0x84
 8006498:	193a      	adds	r2, r7, r4
 800649a:	6013      	str	r3, [r2, #0]
 800649c:	2301      	movs	r3, #1
 800649e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064a0:	69fb      	ldr	r3, [r7, #28]
 80064a2:	f383 8810 	msr	PRIMASK, r3
}
 80064a6:	46c0      	nop			@ (mov r8, r8)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	689a      	ldr	r2, [r3, #8]
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	495a      	ldr	r1, [pc, #360]	@ (800661c <HAL_UART_IRQHandler+0x648>)
 80064b4:	400a      	ands	r2, r1
 80064b6:	609a      	str	r2, [r3, #8]
 80064b8:	193b      	adds	r3, r7, r4
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064be:	6a3b      	ldr	r3, [r7, #32]
 80064c0:	f383 8810 	msr	PRIMASK, r3
}
 80064c4:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	228c      	movs	r2, #140	@ 0x8c
 80064ca:	2120      	movs	r1, #32
 80064cc:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2200      	movs	r2, #0
 80064d2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2200      	movs	r2, #0
 80064d8:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80064da:	f3ef 8310 	mrs	r3, PRIMASK
 80064de:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80064e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064e2:	2480      	movs	r4, #128	@ 0x80
 80064e4:	193a      	adds	r2, r7, r4
 80064e6:	6013      	str	r3, [r2, #0]
 80064e8:	2301      	movs	r3, #1
 80064ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064ee:	f383 8810 	msr	PRIMASK, r3
}
 80064f2:	46c0      	nop			@ (mov r8, r8)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	681a      	ldr	r2, [r3, #0]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	2110      	movs	r1, #16
 8006500:	438a      	bics	r2, r1
 8006502:	601a      	str	r2, [r3, #0]
 8006504:	193b      	adds	r3, r7, r4
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800650a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800650c:	f383 8810 	msr	PRIMASK, r3
}
 8006510:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2202      	movs	r2, #2
 8006516:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006518:	183b      	adds	r3, r7, r0
 800651a:	881a      	ldrh	r2, [r3, #0]
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	0011      	movs	r1, r2
 8006520:	0018      	movs	r0, r3
 8006522:	f000 f88d 	bl	8006640 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006526:	e06f      	b.n	8006608 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006528:	23a4      	movs	r3, #164	@ 0xa4
 800652a:	18fb      	adds	r3, r7, r3
 800652c:	681a      	ldr	r2, [r3, #0]
 800652e:	2380      	movs	r3, #128	@ 0x80
 8006530:	035b      	lsls	r3, r3, #13
 8006532:	4013      	ands	r3, r2
 8006534:	d010      	beq.n	8006558 <HAL_UART_IRQHandler+0x584>
 8006536:	239c      	movs	r3, #156	@ 0x9c
 8006538:	18fb      	adds	r3, r7, r3
 800653a:	681a      	ldr	r2, [r3, #0]
 800653c:	2380      	movs	r3, #128	@ 0x80
 800653e:	03db      	lsls	r3, r3, #15
 8006540:	4013      	ands	r3, r2
 8006542:	d009      	beq.n	8006558 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	2280      	movs	r2, #128	@ 0x80
 800654a:	0352      	lsls	r2, r2, #13
 800654c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	0018      	movs	r0, r3
 8006552:	f001 fc9f 	bl	8007e94 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006556:	e05a      	b.n	800660e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006558:	23a4      	movs	r3, #164	@ 0xa4
 800655a:	18fb      	adds	r3, r7, r3
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	2280      	movs	r2, #128	@ 0x80
 8006560:	4013      	ands	r3, r2
 8006562:	d016      	beq.n	8006592 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006564:	23a0      	movs	r3, #160	@ 0xa0
 8006566:	18fb      	adds	r3, r7, r3
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	2280      	movs	r2, #128	@ 0x80
 800656c:	4013      	ands	r3, r2
 800656e:	d106      	bne.n	800657e <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006570:	239c      	movs	r3, #156	@ 0x9c
 8006572:	18fb      	adds	r3, r7, r3
 8006574:	681a      	ldr	r2, [r3, #0]
 8006576:	2380      	movs	r3, #128	@ 0x80
 8006578:	041b      	lsls	r3, r3, #16
 800657a:	4013      	ands	r3, r2
 800657c:	d009      	beq.n	8006592 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006582:	2b00      	cmp	r3, #0
 8006584:	d042      	beq.n	800660c <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800658a:	687a      	ldr	r2, [r7, #4]
 800658c:	0010      	movs	r0, r2
 800658e:	4798      	blx	r3
    }
    return;
 8006590:	e03c      	b.n	800660c <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006592:	23a4      	movs	r3, #164	@ 0xa4
 8006594:	18fb      	adds	r3, r7, r3
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	2240      	movs	r2, #64	@ 0x40
 800659a:	4013      	ands	r3, r2
 800659c:	d00a      	beq.n	80065b4 <HAL_UART_IRQHandler+0x5e0>
 800659e:	23a0      	movs	r3, #160	@ 0xa0
 80065a0:	18fb      	adds	r3, r7, r3
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	2240      	movs	r2, #64	@ 0x40
 80065a6:	4013      	ands	r3, r2
 80065a8:	d004      	beq.n	80065b4 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	0018      	movs	r0, r3
 80065ae:	f000 ff18 	bl	80073e2 <UART_EndTransmit_IT>
    return;
 80065b2:	e02c      	b.n	800660e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80065b4:	23a4      	movs	r3, #164	@ 0xa4
 80065b6:	18fb      	adds	r3, r7, r3
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	2380      	movs	r3, #128	@ 0x80
 80065bc:	041b      	lsls	r3, r3, #16
 80065be:	4013      	ands	r3, r2
 80065c0:	d00b      	beq.n	80065da <HAL_UART_IRQHandler+0x606>
 80065c2:	23a0      	movs	r3, #160	@ 0xa0
 80065c4:	18fb      	adds	r3, r7, r3
 80065c6:	681a      	ldr	r2, [r3, #0]
 80065c8:	2380      	movs	r3, #128	@ 0x80
 80065ca:	05db      	lsls	r3, r3, #23
 80065cc:	4013      	ands	r3, r2
 80065ce:	d004      	beq.n	80065da <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	0018      	movs	r0, r3
 80065d4:	f001 fc6e 	bl	8007eb4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80065d8:	e019      	b.n	800660e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80065da:	23a4      	movs	r3, #164	@ 0xa4
 80065dc:	18fb      	adds	r3, r7, r3
 80065de:	681a      	ldr	r2, [r3, #0]
 80065e0:	2380      	movs	r3, #128	@ 0x80
 80065e2:	045b      	lsls	r3, r3, #17
 80065e4:	4013      	ands	r3, r2
 80065e6:	d012      	beq.n	800660e <HAL_UART_IRQHandler+0x63a>
 80065e8:	23a0      	movs	r3, #160	@ 0xa0
 80065ea:	18fb      	adds	r3, r7, r3
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	da0d      	bge.n	800660e <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	0018      	movs	r0, r3
 80065f6:	f001 fc55 	bl	8007ea4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80065fa:	e008      	b.n	800660e <HAL_UART_IRQHandler+0x63a>
      return;
 80065fc:	46c0      	nop			@ (mov r8, r8)
 80065fe:	e006      	b.n	800660e <HAL_UART_IRQHandler+0x63a>
    return;
 8006600:	46c0      	nop			@ (mov r8, r8)
 8006602:	e004      	b.n	800660e <HAL_UART_IRQHandler+0x63a>
      return;
 8006604:	46c0      	nop			@ (mov r8, r8)
 8006606:	e002      	b.n	800660e <HAL_UART_IRQHandler+0x63a>
      return;
 8006608:	46c0      	nop			@ (mov r8, r8)
 800660a:	e000      	b.n	800660e <HAL_UART_IRQHandler+0x63a>
    return;
 800660c:	46c0      	nop			@ (mov r8, r8)
  }
}
 800660e:	46bd      	mov	sp, r7
 8006610:	b02a      	add	sp, #168	@ 0xa8
 8006612:	bdb0      	pop	{r4, r5, r7, pc}
 8006614:	fffffeff 	.word	0xfffffeff
 8006618:	fffffedf 	.word	0xfffffedf
 800661c:	effffffe 	.word	0xeffffffe

08006620 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b082      	sub	sp, #8
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006628:	46c0      	nop			@ (mov r8, r8)
 800662a:	46bd      	mov	sp, r7
 800662c:	b002      	add	sp, #8
 800662e:	bd80      	pop	{r7, pc}

08006630 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b082      	sub	sp, #8
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006638:	46c0      	nop			@ (mov r8, r8)
 800663a:	46bd      	mov	sp, r7
 800663c:	b002      	add	sp, #8
 800663e:	bd80      	pop	{r7, pc}

08006640 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b082      	sub	sp, #8
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
 8006648:	000a      	movs	r2, r1
 800664a:	1cbb      	adds	r3, r7, #2
 800664c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800664e:	46c0      	nop			@ (mov r8, r8)
 8006650:	46bd      	mov	sp, r7
 8006652:	b002      	add	sp, #8
 8006654:	bd80      	pop	{r7, pc}
	...

08006658 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006658:	b5b0      	push	{r4, r5, r7, lr}
 800665a:	b090      	sub	sp, #64	@ 0x40
 800665c:	af00      	add	r7, sp, #0
 800665e:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006660:	231a      	movs	r3, #26
 8006662:	2220      	movs	r2, #32
 8006664:	189b      	adds	r3, r3, r2
 8006666:	19db      	adds	r3, r3, r7
 8006668:	2200      	movs	r2, #0
 800666a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800666c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800666e:	689a      	ldr	r2, [r3, #8]
 8006670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006672:	691b      	ldr	r3, [r3, #16]
 8006674:	431a      	orrs	r2, r3
 8006676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006678:	695b      	ldr	r3, [r3, #20]
 800667a:	431a      	orrs	r2, r3
 800667c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800667e:	69db      	ldr	r3, [r3, #28]
 8006680:	4313      	orrs	r3, r2
 8006682:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4ac1      	ldr	r2, [pc, #772]	@ (8006990 <UART_SetConfig+0x338>)
 800668c:	4013      	ands	r3, r2
 800668e:	0019      	movs	r1, r3
 8006690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006692:	681a      	ldr	r2, [r3, #0]
 8006694:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006696:	430b      	orrs	r3, r1
 8006698:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800669a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	4abc      	ldr	r2, [pc, #752]	@ (8006994 <UART_SetConfig+0x33c>)
 80066a2:	4013      	ands	r3, r2
 80066a4:	0018      	movs	r0, r3
 80066a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066a8:	68d9      	ldr	r1, [r3, #12]
 80066aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ac:	681a      	ldr	r2, [r3, #0]
 80066ae:	0003      	movs	r3, r0
 80066b0:	430b      	orrs	r3, r1
 80066b2:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80066b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066b6:	699b      	ldr	r3, [r3, #24]
 80066b8:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80066ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4ab6      	ldr	r2, [pc, #728]	@ (8006998 <UART_SetConfig+0x340>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d009      	beq.n	80066d8 <UART_SetConfig+0x80>
 80066c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	4ab4      	ldr	r2, [pc, #720]	@ (800699c <UART_SetConfig+0x344>)
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d004      	beq.n	80066d8 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80066ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d0:	6a1b      	ldr	r3, [r3, #32]
 80066d2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80066d4:	4313      	orrs	r3, r2
 80066d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80066d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	689b      	ldr	r3, [r3, #8]
 80066de:	4ab0      	ldr	r2, [pc, #704]	@ (80069a0 <UART_SetConfig+0x348>)
 80066e0:	4013      	ands	r3, r2
 80066e2:	0019      	movs	r1, r3
 80066e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066e6:	681a      	ldr	r2, [r3, #0]
 80066e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066ea:	430b      	orrs	r3, r1
 80066ec:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80066ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066f4:	220f      	movs	r2, #15
 80066f6:	4393      	bics	r3, r2
 80066f8:	0018      	movs	r0, r3
 80066fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066fc:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80066fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006700:	681a      	ldr	r2, [r3, #0]
 8006702:	0003      	movs	r3, r0
 8006704:	430b      	orrs	r3, r1
 8006706:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4aa5      	ldr	r2, [pc, #660]	@ (80069a4 <UART_SetConfig+0x34c>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d131      	bne.n	8006776 <UART_SetConfig+0x11e>
 8006712:	4ba5      	ldr	r3, [pc, #660]	@ (80069a8 <UART_SetConfig+0x350>)
 8006714:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006716:	2203      	movs	r2, #3
 8006718:	4013      	ands	r3, r2
 800671a:	2b03      	cmp	r3, #3
 800671c:	d01d      	beq.n	800675a <UART_SetConfig+0x102>
 800671e:	d823      	bhi.n	8006768 <UART_SetConfig+0x110>
 8006720:	2b02      	cmp	r3, #2
 8006722:	d00c      	beq.n	800673e <UART_SetConfig+0xe6>
 8006724:	d820      	bhi.n	8006768 <UART_SetConfig+0x110>
 8006726:	2b00      	cmp	r3, #0
 8006728:	d002      	beq.n	8006730 <UART_SetConfig+0xd8>
 800672a:	2b01      	cmp	r3, #1
 800672c:	d00e      	beq.n	800674c <UART_SetConfig+0xf4>
 800672e:	e01b      	b.n	8006768 <UART_SetConfig+0x110>
 8006730:	231b      	movs	r3, #27
 8006732:	2220      	movs	r2, #32
 8006734:	189b      	adds	r3, r3, r2
 8006736:	19db      	adds	r3, r3, r7
 8006738:	2200      	movs	r2, #0
 800673a:	701a      	strb	r2, [r3, #0]
 800673c:	e154      	b.n	80069e8 <UART_SetConfig+0x390>
 800673e:	231b      	movs	r3, #27
 8006740:	2220      	movs	r2, #32
 8006742:	189b      	adds	r3, r3, r2
 8006744:	19db      	adds	r3, r3, r7
 8006746:	2202      	movs	r2, #2
 8006748:	701a      	strb	r2, [r3, #0]
 800674a:	e14d      	b.n	80069e8 <UART_SetConfig+0x390>
 800674c:	231b      	movs	r3, #27
 800674e:	2220      	movs	r2, #32
 8006750:	189b      	adds	r3, r3, r2
 8006752:	19db      	adds	r3, r3, r7
 8006754:	2204      	movs	r2, #4
 8006756:	701a      	strb	r2, [r3, #0]
 8006758:	e146      	b.n	80069e8 <UART_SetConfig+0x390>
 800675a:	231b      	movs	r3, #27
 800675c:	2220      	movs	r2, #32
 800675e:	189b      	adds	r3, r3, r2
 8006760:	19db      	adds	r3, r3, r7
 8006762:	2208      	movs	r2, #8
 8006764:	701a      	strb	r2, [r3, #0]
 8006766:	e13f      	b.n	80069e8 <UART_SetConfig+0x390>
 8006768:	231b      	movs	r3, #27
 800676a:	2220      	movs	r2, #32
 800676c:	189b      	adds	r3, r3, r2
 800676e:	19db      	adds	r3, r3, r7
 8006770:	2210      	movs	r2, #16
 8006772:	701a      	strb	r2, [r3, #0]
 8006774:	e138      	b.n	80069e8 <UART_SetConfig+0x390>
 8006776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a8c      	ldr	r2, [pc, #560]	@ (80069ac <UART_SetConfig+0x354>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d131      	bne.n	80067e4 <UART_SetConfig+0x18c>
 8006780:	4b89      	ldr	r3, [pc, #548]	@ (80069a8 <UART_SetConfig+0x350>)
 8006782:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006784:	220c      	movs	r2, #12
 8006786:	4013      	ands	r3, r2
 8006788:	2b0c      	cmp	r3, #12
 800678a:	d01d      	beq.n	80067c8 <UART_SetConfig+0x170>
 800678c:	d823      	bhi.n	80067d6 <UART_SetConfig+0x17e>
 800678e:	2b08      	cmp	r3, #8
 8006790:	d00c      	beq.n	80067ac <UART_SetConfig+0x154>
 8006792:	d820      	bhi.n	80067d6 <UART_SetConfig+0x17e>
 8006794:	2b00      	cmp	r3, #0
 8006796:	d002      	beq.n	800679e <UART_SetConfig+0x146>
 8006798:	2b04      	cmp	r3, #4
 800679a:	d00e      	beq.n	80067ba <UART_SetConfig+0x162>
 800679c:	e01b      	b.n	80067d6 <UART_SetConfig+0x17e>
 800679e:	231b      	movs	r3, #27
 80067a0:	2220      	movs	r2, #32
 80067a2:	189b      	adds	r3, r3, r2
 80067a4:	19db      	adds	r3, r3, r7
 80067a6:	2200      	movs	r2, #0
 80067a8:	701a      	strb	r2, [r3, #0]
 80067aa:	e11d      	b.n	80069e8 <UART_SetConfig+0x390>
 80067ac:	231b      	movs	r3, #27
 80067ae:	2220      	movs	r2, #32
 80067b0:	189b      	adds	r3, r3, r2
 80067b2:	19db      	adds	r3, r3, r7
 80067b4:	2202      	movs	r2, #2
 80067b6:	701a      	strb	r2, [r3, #0]
 80067b8:	e116      	b.n	80069e8 <UART_SetConfig+0x390>
 80067ba:	231b      	movs	r3, #27
 80067bc:	2220      	movs	r2, #32
 80067be:	189b      	adds	r3, r3, r2
 80067c0:	19db      	adds	r3, r3, r7
 80067c2:	2204      	movs	r2, #4
 80067c4:	701a      	strb	r2, [r3, #0]
 80067c6:	e10f      	b.n	80069e8 <UART_SetConfig+0x390>
 80067c8:	231b      	movs	r3, #27
 80067ca:	2220      	movs	r2, #32
 80067cc:	189b      	adds	r3, r3, r2
 80067ce:	19db      	adds	r3, r3, r7
 80067d0:	2208      	movs	r2, #8
 80067d2:	701a      	strb	r2, [r3, #0]
 80067d4:	e108      	b.n	80069e8 <UART_SetConfig+0x390>
 80067d6:	231b      	movs	r3, #27
 80067d8:	2220      	movs	r2, #32
 80067da:	189b      	adds	r3, r3, r2
 80067dc:	19db      	adds	r3, r3, r7
 80067de:	2210      	movs	r2, #16
 80067e0:	701a      	strb	r2, [r3, #0]
 80067e2:	e101      	b.n	80069e8 <UART_SetConfig+0x390>
 80067e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4a71      	ldr	r2, [pc, #452]	@ (80069b0 <UART_SetConfig+0x358>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d131      	bne.n	8006852 <UART_SetConfig+0x1fa>
 80067ee:	4b6e      	ldr	r3, [pc, #440]	@ (80069a8 <UART_SetConfig+0x350>)
 80067f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067f2:	2230      	movs	r2, #48	@ 0x30
 80067f4:	4013      	ands	r3, r2
 80067f6:	2b30      	cmp	r3, #48	@ 0x30
 80067f8:	d01d      	beq.n	8006836 <UART_SetConfig+0x1de>
 80067fa:	d823      	bhi.n	8006844 <UART_SetConfig+0x1ec>
 80067fc:	2b20      	cmp	r3, #32
 80067fe:	d00c      	beq.n	800681a <UART_SetConfig+0x1c2>
 8006800:	d820      	bhi.n	8006844 <UART_SetConfig+0x1ec>
 8006802:	2b00      	cmp	r3, #0
 8006804:	d002      	beq.n	800680c <UART_SetConfig+0x1b4>
 8006806:	2b10      	cmp	r3, #16
 8006808:	d00e      	beq.n	8006828 <UART_SetConfig+0x1d0>
 800680a:	e01b      	b.n	8006844 <UART_SetConfig+0x1ec>
 800680c:	231b      	movs	r3, #27
 800680e:	2220      	movs	r2, #32
 8006810:	189b      	adds	r3, r3, r2
 8006812:	19db      	adds	r3, r3, r7
 8006814:	2200      	movs	r2, #0
 8006816:	701a      	strb	r2, [r3, #0]
 8006818:	e0e6      	b.n	80069e8 <UART_SetConfig+0x390>
 800681a:	231b      	movs	r3, #27
 800681c:	2220      	movs	r2, #32
 800681e:	189b      	adds	r3, r3, r2
 8006820:	19db      	adds	r3, r3, r7
 8006822:	2202      	movs	r2, #2
 8006824:	701a      	strb	r2, [r3, #0]
 8006826:	e0df      	b.n	80069e8 <UART_SetConfig+0x390>
 8006828:	231b      	movs	r3, #27
 800682a:	2220      	movs	r2, #32
 800682c:	189b      	adds	r3, r3, r2
 800682e:	19db      	adds	r3, r3, r7
 8006830:	2204      	movs	r2, #4
 8006832:	701a      	strb	r2, [r3, #0]
 8006834:	e0d8      	b.n	80069e8 <UART_SetConfig+0x390>
 8006836:	231b      	movs	r3, #27
 8006838:	2220      	movs	r2, #32
 800683a:	189b      	adds	r3, r3, r2
 800683c:	19db      	adds	r3, r3, r7
 800683e:	2208      	movs	r2, #8
 8006840:	701a      	strb	r2, [r3, #0]
 8006842:	e0d1      	b.n	80069e8 <UART_SetConfig+0x390>
 8006844:	231b      	movs	r3, #27
 8006846:	2220      	movs	r2, #32
 8006848:	189b      	adds	r3, r3, r2
 800684a:	19db      	adds	r3, r3, r7
 800684c:	2210      	movs	r2, #16
 800684e:	701a      	strb	r2, [r3, #0]
 8006850:	e0ca      	b.n	80069e8 <UART_SetConfig+0x390>
 8006852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a57      	ldr	r2, [pc, #348]	@ (80069b4 <UART_SetConfig+0x35c>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d106      	bne.n	800686a <UART_SetConfig+0x212>
 800685c:	231b      	movs	r3, #27
 800685e:	2220      	movs	r2, #32
 8006860:	189b      	adds	r3, r3, r2
 8006862:	19db      	adds	r3, r3, r7
 8006864:	2200      	movs	r2, #0
 8006866:	701a      	strb	r2, [r3, #0]
 8006868:	e0be      	b.n	80069e8 <UART_SetConfig+0x390>
 800686a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	4a52      	ldr	r2, [pc, #328]	@ (80069b8 <UART_SetConfig+0x360>)
 8006870:	4293      	cmp	r3, r2
 8006872:	d106      	bne.n	8006882 <UART_SetConfig+0x22a>
 8006874:	231b      	movs	r3, #27
 8006876:	2220      	movs	r2, #32
 8006878:	189b      	adds	r3, r3, r2
 800687a:	19db      	adds	r3, r3, r7
 800687c:	2200      	movs	r2, #0
 800687e:	701a      	strb	r2, [r3, #0]
 8006880:	e0b2      	b.n	80069e8 <UART_SetConfig+0x390>
 8006882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	4a4d      	ldr	r2, [pc, #308]	@ (80069bc <UART_SetConfig+0x364>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d106      	bne.n	800689a <UART_SetConfig+0x242>
 800688c:	231b      	movs	r3, #27
 800688e:	2220      	movs	r2, #32
 8006890:	189b      	adds	r3, r3, r2
 8006892:	19db      	adds	r3, r3, r7
 8006894:	2200      	movs	r2, #0
 8006896:	701a      	strb	r2, [r3, #0]
 8006898:	e0a6      	b.n	80069e8 <UART_SetConfig+0x390>
 800689a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a3e      	ldr	r2, [pc, #248]	@ (8006998 <UART_SetConfig+0x340>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d13e      	bne.n	8006922 <UART_SetConfig+0x2ca>
 80068a4:	4b40      	ldr	r3, [pc, #256]	@ (80069a8 <UART_SetConfig+0x350>)
 80068a6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80068a8:	23c0      	movs	r3, #192	@ 0xc0
 80068aa:	011b      	lsls	r3, r3, #4
 80068ac:	4013      	ands	r3, r2
 80068ae:	22c0      	movs	r2, #192	@ 0xc0
 80068b0:	0112      	lsls	r2, r2, #4
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d027      	beq.n	8006906 <UART_SetConfig+0x2ae>
 80068b6:	22c0      	movs	r2, #192	@ 0xc0
 80068b8:	0112      	lsls	r2, r2, #4
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d82a      	bhi.n	8006914 <UART_SetConfig+0x2bc>
 80068be:	2280      	movs	r2, #128	@ 0x80
 80068c0:	0112      	lsls	r2, r2, #4
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d011      	beq.n	80068ea <UART_SetConfig+0x292>
 80068c6:	2280      	movs	r2, #128	@ 0x80
 80068c8:	0112      	lsls	r2, r2, #4
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d822      	bhi.n	8006914 <UART_SetConfig+0x2bc>
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d004      	beq.n	80068dc <UART_SetConfig+0x284>
 80068d2:	2280      	movs	r2, #128	@ 0x80
 80068d4:	00d2      	lsls	r2, r2, #3
 80068d6:	4293      	cmp	r3, r2
 80068d8:	d00e      	beq.n	80068f8 <UART_SetConfig+0x2a0>
 80068da:	e01b      	b.n	8006914 <UART_SetConfig+0x2bc>
 80068dc:	231b      	movs	r3, #27
 80068de:	2220      	movs	r2, #32
 80068e0:	189b      	adds	r3, r3, r2
 80068e2:	19db      	adds	r3, r3, r7
 80068e4:	2200      	movs	r2, #0
 80068e6:	701a      	strb	r2, [r3, #0]
 80068e8:	e07e      	b.n	80069e8 <UART_SetConfig+0x390>
 80068ea:	231b      	movs	r3, #27
 80068ec:	2220      	movs	r2, #32
 80068ee:	189b      	adds	r3, r3, r2
 80068f0:	19db      	adds	r3, r3, r7
 80068f2:	2202      	movs	r2, #2
 80068f4:	701a      	strb	r2, [r3, #0]
 80068f6:	e077      	b.n	80069e8 <UART_SetConfig+0x390>
 80068f8:	231b      	movs	r3, #27
 80068fa:	2220      	movs	r2, #32
 80068fc:	189b      	adds	r3, r3, r2
 80068fe:	19db      	adds	r3, r3, r7
 8006900:	2204      	movs	r2, #4
 8006902:	701a      	strb	r2, [r3, #0]
 8006904:	e070      	b.n	80069e8 <UART_SetConfig+0x390>
 8006906:	231b      	movs	r3, #27
 8006908:	2220      	movs	r2, #32
 800690a:	189b      	adds	r3, r3, r2
 800690c:	19db      	adds	r3, r3, r7
 800690e:	2208      	movs	r2, #8
 8006910:	701a      	strb	r2, [r3, #0]
 8006912:	e069      	b.n	80069e8 <UART_SetConfig+0x390>
 8006914:	231b      	movs	r3, #27
 8006916:	2220      	movs	r2, #32
 8006918:	189b      	adds	r3, r3, r2
 800691a:	19db      	adds	r3, r3, r7
 800691c:	2210      	movs	r2, #16
 800691e:	701a      	strb	r2, [r3, #0]
 8006920:	e062      	b.n	80069e8 <UART_SetConfig+0x390>
 8006922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a1d      	ldr	r2, [pc, #116]	@ (800699c <UART_SetConfig+0x344>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d157      	bne.n	80069dc <UART_SetConfig+0x384>
 800692c:	4b1e      	ldr	r3, [pc, #120]	@ (80069a8 <UART_SetConfig+0x350>)
 800692e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006930:	23c0      	movs	r3, #192	@ 0xc0
 8006932:	009b      	lsls	r3, r3, #2
 8006934:	4013      	ands	r3, r2
 8006936:	22c0      	movs	r2, #192	@ 0xc0
 8006938:	0092      	lsls	r2, r2, #2
 800693a:	4293      	cmp	r3, r2
 800693c:	d040      	beq.n	80069c0 <UART_SetConfig+0x368>
 800693e:	22c0      	movs	r2, #192	@ 0xc0
 8006940:	0092      	lsls	r2, r2, #2
 8006942:	4293      	cmp	r3, r2
 8006944:	d843      	bhi.n	80069ce <UART_SetConfig+0x376>
 8006946:	2280      	movs	r2, #128	@ 0x80
 8006948:	0092      	lsls	r2, r2, #2
 800694a:	4293      	cmp	r3, r2
 800694c:	d011      	beq.n	8006972 <UART_SetConfig+0x31a>
 800694e:	2280      	movs	r2, #128	@ 0x80
 8006950:	0092      	lsls	r2, r2, #2
 8006952:	4293      	cmp	r3, r2
 8006954:	d83b      	bhi.n	80069ce <UART_SetConfig+0x376>
 8006956:	2b00      	cmp	r3, #0
 8006958:	d004      	beq.n	8006964 <UART_SetConfig+0x30c>
 800695a:	2280      	movs	r2, #128	@ 0x80
 800695c:	0052      	lsls	r2, r2, #1
 800695e:	4293      	cmp	r3, r2
 8006960:	d00e      	beq.n	8006980 <UART_SetConfig+0x328>
 8006962:	e034      	b.n	80069ce <UART_SetConfig+0x376>
 8006964:	231b      	movs	r3, #27
 8006966:	2220      	movs	r2, #32
 8006968:	189b      	adds	r3, r3, r2
 800696a:	19db      	adds	r3, r3, r7
 800696c:	2200      	movs	r2, #0
 800696e:	701a      	strb	r2, [r3, #0]
 8006970:	e03a      	b.n	80069e8 <UART_SetConfig+0x390>
 8006972:	231b      	movs	r3, #27
 8006974:	2220      	movs	r2, #32
 8006976:	189b      	adds	r3, r3, r2
 8006978:	19db      	adds	r3, r3, r7
 800697a:	2202      	movs	r2, #2
 800697c:	701a      	strb	r2, [r3, #0]
 800697e:	e033      	b.n	80069e8 <UART_SetConfig+0x390>
 8006980:	231b      	movs	r3, #27
 8006982:	2220      	movs	r2, #32
 8006984:	189b      	adds	r3, r3, r2
 8006986:	19db      	adds	r3, r3, r7
 8006988:	2204      	movs	r2, #4
 800698a:	701a      	strb	r2, [r3, #0]
 800698c:	e02c      	b.n	80069e8 <UART_SetConfig+0x390>
 800698e:	46c0      	nop			@ (mov r8, r8)
 8006990:	cfff69f3 	.word	0xcfff69f3
 8006994:	ffffcfff 	.word	0xffffcfff
 8006998:	40008000 	.word	0x40008000
 800699c:	40008400 	.word	0x40008400
 80069a0:	11fff4ff 	.word	0x11fff4ff
 80069a4:	40013800 	.word	0x40013800
 80069a8:	40021000 	.word	0x40021000
 80069ac:	40004400 	.word	0x40004400
 80069b0:	40004800 	.word	0x40004800
 80069b4:	40004c00 	.word	0x40004c00
 80069b8:	40005000 	.word	0x40005000
 80069bc:	40013c00 	.word	0x40013c00
 80069c0:	231b      	movs	r3, #27
 80069c2:	2220      	movs	r2, #32
 80069c4:	189b      	adds	r3, r3, r2
 80069c6:	19db      	adds	r3, r3, r7
 80069c8:	2208      	movs	r2, #8
 80069ca:	701a      	strb	r2, [r3, #0]
 80069cc:	e00c      	b.n	80069e8 <UART_SetConfig+0x390>
 80069ce:	231b      	movs	r3, #27
 80069d0:	2220      	movs	r2, #32
 80069d2:	189b      	adds	r3, r3, r2
 80069d4:	19db      	adds	r3, r3, r7
 80069d6:	2210      	movs	r2, #16
 80069d8:	701a      	strb	r2, [r3, #0]
 80069da:	e005      	b.n	80069e8 <UART_SetConfig+0x390>
 80069dc:	231b      	movs	r3, #27
 80069de:	2220      	movs	r2, #32
 80069e0:	189b      	adds	r3, r3, r2
 80069e2:	19db      	adds	r3, r3, r7
 80069e4:	2210      	movs	r2, #16
 80069e6:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80069e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4ac1      	ldr	r2, [pc, #772]	@ (8006cf4 <UART_SetConfig+0x69c>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d005      	beq.n	80069fe <UART_SetConfig+0x3a6>
 80069f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4ac0      	ldr	r2, [pc, #768]	@ (8006cf8 <UART_SetConfig+0x6a0>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d000      	beq.n	80069fe <UART_SetConfig+0x3a6>
 80069fc:	e093      	b.n	8006b26 <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80069fe:	231b      	movs	r3, #27
 8006a00:	2220      	movs	r2, #32
 8006a02:	189b      	adds	r3, r3, r2
 8006a04:	19db      	adds	r3, r3, r7
 8006a06:	781b      	ldrb	r3, [r3, #0]
 8006a08:	2b08      	cmp	r3, #8
 8006a0a:	d015      	beq.n	8006a38 <UART_SetConfig+0x3e0>
 8006a0c:	dc18      	bgt.n	8006a40 <UART_SetConfig+0x3e8>
 8006a0e:	2b04      	cmp	r3, #4
 8006a10:	d00d      	beq.n	8006a2e <UART_SetConfig+0x3d6>
 8006a12:	dc15      	bgt.n	8006a40 <UART_SetConfig+0x3e8>
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d002      	beq.n	8006a1e <UART_SetConfig+0x3c6>
 8006a18:	2b02      	cmp	r3, #2
 8006a1a:	d005      	beq.n	8006a28 <UART_SetConfig+0x3d0>
 8006a1c:	e010      	b.n	8006a40 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a1e:	f7fe fee7 	bl	80057f0 <HAL_RCC_GetPCLK1Freq>
 8006a22:	0003      	movs	r3, r0
 8006a24:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006a26:	e014      	b.n	8006a52 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a28:	4bb4      	ldr	r3, [pc, #720]	@ (8006cfc <UART_SetConfig+0x6a4>)
 8006a2a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006a2c:	e011      	b.n	8006a52 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a2e:	f7fe fe53 	bl	80056d8 <HAL_RCC_GetSysClockFreq>
 8006a32:	0003      	movs	r3, r0
 8006a34:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006a36:	e00c      	b.n	8006a52 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a38:	2380      	movs	r3, #128	@ 0x80
 8006a3a:	021b      	lsls	r3, r3, #8
 8006a3c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006a3e:	e008      	b.n	8006a52 <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8006a40:	2300      	movs	r3, #0
 8006a42:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8006a44:	231a      	movs	r3, #26
 8006a46:	2220      	movs	r2, #32
 8006a48:	189b      	adds	r3, r3, r2
 8006a4a:	19db      	adds	r3, r3, r7
 8006a4c:	2201      	movs	r2, #1
 8006a4e:	701a      	strb	r2, [r3, #0]
        break;
 8006a50:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006a52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d100      	bne.n	8006a5a <UART_SetConfig+0x402>
 8006a58:	e135      	b.n	8006cc6 <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a5c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006a5e:	4ba8      	ldr	r3, [pc, #672]	@ (8006d00 <UART_SetConfig+0x6a8>)
 8006a60:	0052      	lsls	r2, r2, #1
 8006a62:	5ad3      	ldrh	r3, [r2, r3]
 8006a64:	0019      	movs	r1, r3
 8006a66:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006a68:	f7f9 fb68 	bl	800013c <__udivsi3>
 8006a6c:	0003      	movs	r3, r0
 8006a6e:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a72:	685a      	ldr	r2, [r3, #4]
 8006a74:	0013      	movs	r3, r2
 8006a76:	005b      	lsls	r3, r3, #1
 8006a78:	189b      	adds	r3, r3, r2
 8006a7a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006a7c:	429a      	cmp	r2, r3
 8006a7e:	d305      	bcc.n	8006a8c <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006a86:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006a88:	429a      	cmp	r2, r3
 8006a8a:	d906      	bls.n	8006a9a <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8006a8c:	231a      	movs	r3, #26
 8006a8e:	2220      	movs	r2, #32
 8006a90:	189b      	adds	r3, r3, r2
 8006a92:	19db      	adds	r3, r3, r7
 8006a94:	2201      	movs	r2, #1
 8006a96:	701a      	strb	r2, [r3, #0]
 8006a98:	e044      	b.n	8006b24 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a9c:	61bb      	str	r3, [r7, #24]
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	61fb      	str	r3, [r7, #28]
 8006aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006aa6:	4b96      	ldr	r3, [pc, #600]	@ (8006d00 <UART_SetConfig+0x6a8>)
 8006aa8:	0052      	lsls	r2, r2, #1
 8006aaa:	5ad3      	ldrh	r3, [r2, r3]
 8006aac:	613b      	str	r3, [r7, #16]
 8006aae:	2300      	movs	r3, #0
 8006ab0:	617b      	str	r3, [r7, #20]
 8006ab2:	693a      	ldr	r2, [r7, #16]
 8006ab4:	697b      	ldr	r3, [r7, #20]
 8006ab6:	69b8      	ldr	r0, [r7, #24]
 8006ab8:	69f9      	ldr	r1, [r7, #28]
 8006aba:	f7f9 fcf3 	bl	80004a4 <__aeabi_uldivmod>
 8006abe:	0002      	movs	r2, r0
 8006ac0:	000b      	movs	r3, r1
 8006ac2:	0e11      	lsrs	r1, r2, #24
 8006ac4:	021d      	lsls	r5, r3, #8
 8006ac6:	430d      	orrs	r5, r1
 8006ac8:	0214      	lsls	r4, r2, #8
 8006aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006acc:	685b      	ldr	r3, [r3, #4]
 8006ace:	085b      	lsrs	r3, r3, #1
 8006ad0:	60bb      	str	r3, [r7, #8]
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	60fb      	str	r3, [r7, #12]
 8006ad6:	68b8      	ldr	r0, [r7, #8]
 8006ad8:	68f9      	ldr	r1, [r7, #12]
 8006ada:	1900      	adds	r0, r0, r4
 8006adc:	4169      	adcs	r1, r5
 8006ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	603b      	str	r3, [r7, #0]
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	607b      	str	r3, [r7, #4]
 8006ae8:	683a      	ldr	r2, [r7, #0]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	f7f9 fcda 	bl	80004a4 <__aeabi_uldivmod>
 8006af0:	0002      	movs	r2, r0
 8006af2:	000b      	movs	r3, r1
 8006af4:	0013      	movs	r3, r2
 8006af6:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006af8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006afa:	23c0      	movs	r3, #192	@ 0xc0
 8006afc:	009b      	lsls	r3, r3, #2
 8006afe:	429a      	cmp	r2, r3
 8006b00:	d309      	bcc.n	8006b16 <UART_SetConfig+0x4be>
 8006b02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b04:	2380      	movs	r3, #128	@ 0x80
 8006b06:	035b      	lsls	r3, r3, #13
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	d204      	bcs.n	8006b16 <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8006b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b12:	60da      	str	r2, [r3, #12]
 8006b14:	e006      	b.n	8006b24 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 8006b16:	231a      	movs	r3, #26
 8006b18:	2220      	movs	r2, #32
 8006b1a:	189b      	adds	r3, r3, r2
 8006b1c:	19db      	adds	r3, r3, r7
 8006b1e:	2201      	movs	r2, #1
 8006b20:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8006b22:	e0d0      	b.n	8006cc6 <UART_SetConfig+0x66e>
 8006b24:	e0cf      	b.n	8006cc6 <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b28:	69da      	ldr	r2, [r3, #28]
 8006b2a:	2380      	movs	r3, #128	@ 0x80
 8006b2c:	021b      	lsls	r3, r3, #8
 8006b2e:	429a      	cmp	r2, r3
 8006b30:	d000      	beq.n	8006b34 <UART_SetConfig+0x4dc>
 8006b32:	e070      	b.n	8006c16 <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8006b34:	231b      	movs	r3, #27
 8006b36:	2220      	movs	r2, #32
 8006b38:	189b      	adds	r3, r3, r2
 8006b3a:	19db      	adds	r3, r3, r7
 8006b3c:	781b      	ldrb	r3, [r3, #0]
 8006b3e:	2b08      	cmp	r3, #8
 8006b40:	d015      	beq.n	8006b6e <UART_SetConfig+0x516>
 8006b42:	dc18      	bgt.n	8006b76 <UART_SetConfig+0x51e>
 8006b44:	2b04      	cmp	r3, #4
 8006b46:	d00d      	beq.n	8006b64 <UART_SetConfig+0x50c>
 8006b48:	dc15      	bgt.n	8006b76 <UART_SetConfig+0x51e>
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d002      	beq.n	8006b54 <UART_SetConfig+0x4fc>
 8006b4e:	2b02      	cmp	r3, #2
 8006b50:	d005      	beq.n	8006b5e <UART_SetConfig+0x506>
 8006b52:	e010      	b.n	8006b76 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b54:	f7fe fe4c 	bl	80057f0 <HAL_RCC_GetPCLK1Freq>
 8006b58:	0003      	movs	r3, r0
 8006b5a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006b5c:	e014      	b.n	8006b88 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b5e:	4b67      	ldr	r3, [pc, #412]	@ (8006cfc <UART_SetConfig+0x6a4>)
 8006b60:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006b62:	e011      	b.n	8006b88 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b64:	f7fe fdb8 	bl	80056d8 <HAL_RCC_GetSysClockFreq>
 8006b68:	0003      	movs	r3, r0
 8006b6a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006b6c:	e00c      	b.n	8006b88 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b6e:	2380      	movs	r3, #128	@ 0x80
 8006b70:	021b      	lsls	r3, r3, #8
 8006b72:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006b74:	e008      	b.n	8006b88 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8006b76:	2300      	movs	r3, #0
 8006b78:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8006b7a:	231a      	movs	r3, #26
 8006b7c:	2220      	movs	r2, #32
 8006b7e:	189b      	adds	r3, r3, r2
 8006b80:	19db      	adds	r3, r3, r7
 8006b82:	2201      	movs	r2, #1
 8006b84:	701a      	strb	r2, [r3, #0]
        break;
 8006b86:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006b88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d100      	bne.n	8006b90 <UART_SetConfig+0x538>
 8006b8e:	e09a      	b.n	8006cc6 <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b92:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006b94:	4b5a      	ldr	r3, [pc, #360]	@ (8006d00 <UART_SetConfig+0x6a8>)
 8006b96:	0052      	lsls	r2, r2, #1
 8006b98:	5ad3      	ldrh	r3, [r2, r3]
 8006b9a:	0019      	movs	r1, r3
 8006b9c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006b9e:	f7f9 facd 	bl	800013c <__udivsi3>
 8006ba2:	0003      	movs	r3, r0
 8006ba4:	005a      	lsls	r2, r3, #1
 8006ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	085b      	lsrs	r3, r3, #1
 8006bac:	18d2      	adds	r2, r2, r3
 8006bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	0019      	movs	r1, r3
 8006bb4:	0010      	movs	r0, r2
 8006bb6:	f7f9 fac1 	bl	800013c <__udivsi3>
 8006bba:	0003      	movs	r3, r0
 8006bbc:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bc0:	2b0f      	cmp	r3, #15
 8006bc2:	d921      	bls.n	8006c08 <UART_SetConfig+0x5b0>
 8006bc4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bc6:	2380      	movs	r3, #128	@ 0x80
 8006bc8:	025b      	lsls	r3, r3, #9
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d21c      	bcs.n	8006c08 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bd0:	b29a      	uxth	r2, r3
 8006bd2:	200e      	movs	r0, #14
 8006bd4:	2420      	movs	r4, #32
 8006bd6:	1903      	adds	r3, r0, r4
 8006bd8:	19db      	adds	r3, r3, r7
 8006bda:	210f      	movs	r1, #15
 8006bdc:	438a      	bics	r2, r1
 8006bde:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006be2:	085b      	lsrs	r3, r3, #1
 8006be4:	b29b      	uxth	r3, r3
 8006be6:	2207      	movs	r2, #7
 8006be8:	4013      	ands	r3, r2
 8006bea:	b299      	uxth	r1, r3
 8006bec:	1903      	adds	r3, r0, r4
 8006bee:	19db      	adds	r3, r3, r7
 8006bf0:	1902      	adds	r2, r0, r4
 8006bf2:	19d2      	adds	r2, r2, r7
 8006bf4:	8812      	ldrh	r2, [r2, #0]
 8006bf6:	430a      	orrs	r2, r1
 8006bf8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	1902      	adds	r2, r0, r4
 8006c00:	19d2      	adds	r2, r2, r7
 8006c02:	8812      	ldrh	r2, [r2, #0]
 8006c04:	60da      	str	r2, [r3, #12]
 8006c06:	e05e      	b.n	8006cc6 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8006c08:	231a      	movs	r3, #26
 8006c0a:	2220      	movs	r2, #32
 8006c0c:	189b      	adds	r3, r3, r2
 8006c0e:	19db      	adds	r3, r3, r7
 8006c10:	2201      	movs	r2, #1
 8006c12:	701a      	strb	r2, [r3, #0]
 8006c14:	e057      	b.n	8006cc6 <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006c16:	231b      	movs	r3, #27
 8006c18:	2220      	movs	r2, #32
 8006c1a:	189b      	adds	r3, r3, r2
 8006c1c:	19db      	adds	r3, r3, r7
 8006c1e:	781b      	ldrb	r3, [r3, #0]
 8006c20:	2b08      	cmp	r3, #8
 8006c22:	d015      	beq.n	8006c50 <UART_SetConfig+0x5f8>
 8006c24:	dc18      	bgt.n	8006c58 <UART_SetConfig+0x600>
 8006c26:	2b04      	cmp	r3, #4
 8006c28:	d00d      	beq.n	8006c46 <UART_SetConfig+0x5ee>
 8006c2a:	dc15      	bgt.n	8006c58 <UART_SetConfig+0x600>
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d002      	beq.n	8006c36 <UART_SetConfig+0x5de>
 8006c30:	2b02      	cmp	r3, #2
 8006c32:	d005      	beq.n	8006c40 <UART_SetConfig+0x5e8>
 8006c34:	e010      	b.n	8006c58 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c36:	f7fe fddb 	bl	80057f0 <HAL_RCC_GetPCLK1Freq>
 8006c3a:	0003      	movs	r3, r0
 8006c3c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c3e:	e014      	b.n	8006c6a <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c40:	4b2e      	ldr	r3, [pc, #184]	@ (8006cfc <UART_SetConfig+0x6a4>)
 8006c42:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c44:	e011      	b.n	8006c6a <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c46:	f7fe fd47 	bl	80056d8 <HAL_RCC_GetSysClockFreq>
 8006c4a:	0003      	movs	r3, r0
 8006c4c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c4e:	e00c      	b.n	8006c6a <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c50:	2380      	movs	r3, #128	@ 0x80
 8006c52:	021b      	lsls	r3, r3, #8
 8006c54:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c56:	e008      	b.n	8006c6a <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8006c58:	2300      	movs	r3, #0
 8006c5a:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8006c5c:	231a      	movs	r3, #26
 8006c5e:	2220      	movs	r2, #32
 8006c60:	189b      	adds	r3, r3, r2
 8006c62:	19db      	adds	r3, r3, r7
 8006c64:	2201      	movs	r2, #1
 8006c66:	701a      	strb	r2, [r3, #0]
        break;
 8006c68:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8006c6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d02a      	beq.n	8006cc6 <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c72:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006c74:	4b22      	ldr	r3, [pc, #136]	@ (8006d00 <UART_SetConfig+0x6a8>)
 8006c76:	0052      	lsls	r2, r2, #1
 8006c78:	5ad3      	ldrh	r3, [r2, r3]
 8006c7a:	0019      	movs	r1, r3
 8006c7c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006c7e:	f7f9 fa5d 	bl	800013c <__udivsi3>
 8006c82:	0003      	movs	r3, r0
 8006c84:	001a      	movs	r2, r3
 8006c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c88:	685b      	ldr	r3, [r3, #4]
 8006c8a:	085b      	lsrs	r3, r3, #1
 8006c8c:	18d2      	adds	r2, r2, r3
 8006c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c90:	685b      	ldr	r3, [r3, #4]
 8006c92:	0019      	movs	r1, r3
 8006c94:	0010      	movs	r0, r2
 8006c96:	f7f9 fa51 	bl	800013c <__udivsi3>
 8006c9a:	0003      	movs	r3, r0
 8006c9c:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ca0:	2b0f      	cmp	r3, #15
 8006ca2:	d90a      	bls.n	8006cba <UART_SetConfig+0x662>
 8006ca4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ca6:	2380      	movs	r3, #128	@ 0x80
 8006ca8:	025b      	lsls	r3, r3, #9
 8006caa:	429a      	cmp	r2, r3
 8006cac:	d205      	bcs.n	8006cba <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cb0:	b29a      	uxth	r2, r3
 8006cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	60da      	str	r2, [r3, #12]
 8006cb8:	e005      	b.n	8006cc6 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8006cba:	231a      	movs	r3, #26
 8006cbc:	2220      	movs	r2, #32
 8006cbe:	189b      	adds	r3, r3, r2
 8006cc0:	19db      	adds	r3, r3, r7
 8006cc2:	2201      	movs	r2, #1
 8006cc4:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cc8:	226a      	movs	r2, #106	@ 0x6a
 8006cca:	2101      	movs	r1, #1
 8006ccc:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8006cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd0:	2268      	movs	r2, #104	@ 0x68
 8006cd2:	2101      	movs	r1, #1
 8006cd4:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd8:	2200      	movs	r2, #0
 8006cda:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cde:	2200      	movs	r2, #0
 8006ce0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006ce2:	231a      	movs	r3, #26
 8006ce4:	2220      	movs	r2, #32
 8006ce6:	189b      	adds	r3, r3, r2
 8006ce8:	19db      	adds	r3, r3, r7
 8006cea:	781b      	ldrb	r3, [r3, #0]
}
 8006cec:	0018      	movs	r0, r3
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	b010      	add	sp, #64	@ 0x40
 8006cf2:	bdb0      	pop	{r4, r5, r7, pc}
 8006cf4:	40008000 	.word	0x40008000
 8006cf8:	40008400 	.word	0x40008400
 8006cfc:	00f42400 	.word	0x00f42400
 8006d00:	0800ce28 	.word	0x0800ce28

08006d04 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b082      	sub	sp, #8
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d10:	2208      	movs	r2, #8
 8006d12:	4013      	ands	r3, r2
 8006d14:	d00b      	beq.n	8006d2e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	685b      	ldr	r3, [r3, #4]
 8006d1c:	4a4a      	ldr	r2, [pc, #296]	@ (8006e48 <UART_AdvFeatureConfig+0x144>)
 8006d1e:	4013      	ands	r3, r2
 8006d20:	0019      	movs	r1, r3
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	430a      	orrs	r2, r1
 8006d2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d32:	2201      	movs	r2, #1
 8006d34:	4013      	ands	r3, r2
 8006d36:	d00b      	beq.n	8006d50 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	685b      	ldr	r3, [r3, #4]
 8006d3e:	4a43      	ldr	r2, [pc, #268]	@ (8006e4c <UART_AdvFeatureConfig+0x148>)
 8006d40:	4013      	ands	r3, r2
 8006d42:	0019      	movs	r1, r3
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	430a      	orrs	r2, r1
 8006d4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d54:	2202      	movs	r2, #2
 8006d56:	4013      	ands	r3, r2
 8006d58:	d00b      	beq.n	8006d72 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	685b      	ldr	r3, [r3, #4]
 8006d60:	4a3b      	ldr	r2, [pc, #236]	@ (8006e50 <UART_AdvFeatureConfig+0x14c>)
 8006d62:	4013      	ands	r3, r2
 8006d64:	0019      	movs	r1, r3
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	430a      	orrs	r2, r1
 8006d70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d76:	2204      	movs	r2, #4
 8006d78:	4013      	ands	r3, r2
 8006d7a:	d00b      	beq.n	8006d94 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	4a34      	ldr	r2, [pc, #208]	@ (8006e54 <UART_AdvFeatureConfig+0x150>)
 8006d84:	4013      	ands	r3, r2
 8006d86:	0019      	movs	r1, r3
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	430a      	orrs	r2, r1
 8006d92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d98:	2210      	movs	r2, #16
 8006d9a:	4013      	ands	r3, r2
 8006d9c:	d00b      	beq.n	8006db6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	689b      	ldr	r3, [r3, #8]
 8006da4:	4a2c      	ldr	r2, [pc, #176]	@ (8006e58 <UART_AdvFeatureConfig+0x154>)
 8006da6:	4013      	ands	r3, r2
 8006da8:	0019      	movs	r1, r3
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	430a      	orrs	r2, r1
 8006db4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dba:	2220      	movs	r2, #32
 8006dbc:	4013      	ands	r3, r2
 8006dbe:	d00b      	beq.n	8006dd8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	689b      	ldr	r3, [r3, #8]
 8006dc6:	4a25      	ldr	r2, [pc, #148]	@ (8006e5c <UART_AdvFeatureConfig+0x158>)
 8006dc8:	4013      	ands	r3, r2
 8006dca:	0019      	movs	r1, r3
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	430a      	orrs	r2, r1
 8006dd6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ddc:	2240      	movs	r2, #64	@ 0x40
 8006dde:	4013      	ands	r3, r2
 8006de0:	d01d      	beq.n	8006e1e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	4a1d      	ldr	r2, [pc, #116]	@ (8006e60 <UART_AdvFeatureConfig+0x15c>)
 8006dea:	4013      	ands	r3, r2
 8006dec:	0019      	movs	r1, r3
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	430a      	orrs	r2, r1
 8006df8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006dfe:	2380      	movs	r3, #128	@ 0x80
 8006e00:	035b      	lsls	r3, r3, #13
 8006e02:	429a      	cmp	r2, r3
 8006e04:	d10b      	bne.n	8006e1e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	4a15      	ldr	r2, [pc, #84]	@ (8006e64 <UART_AdvFeatureConfig+0x160>)
 8006e0e:	4013      	ands	r3, r2
 8006e10:	0019      	movs	r1, r3
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	430a      	orrs	r2, r1
 8006e1c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e22:	2280      	movs	r2, #128	@ 0x80
 8006e24:	4013      	ands	r3, r2
 8006e26:	d00b      	beq.n	8006e40 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	685b      	ldr	r3, [r3, #4]
 8006e2e:	4a0e      	ldr	r2, [pc, #56]	@ (8006e68 <UART_AdvFeatureConfig+0x164>)
 8006e30:	4013      	ands	r3, r2
 8006e32:	0019      	movs	r1, r3
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	430a      	orrs	r2, r1
 8006e3e:	605a      	str	r2, [r3, #4]
  }
}
 8006e40:	46c0      	nop			@ (mov r8, r8)
 8006e42:	46bd      	mov	sp, r7
 8006e44:	b002      	add	sp, #8
 8006e46:	bd80      	pop	{r7, pc}
 8006e48:	ffff7fff 	.word	0xffff7fff
 8006e4c:	fffdffff 	.word	0xfffdffff
 8006e50:	fffeffff 	.word	0xfffeffff
 8006e54:	fffbffff 	.word	0xfffbffff
 8006e58:	ffffefff 	.word	0xffffefff
 8006e5c:	ffffdfff 	.word	0xffffdfff
 8006e60:	ffefffff 	.word	0xffefffff
 8006e64:	ff9fffff 	.word	0xff9fffff
 8006e68:	fff7ffff 	.word	0xfff7ffff

08006e6c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b092      	sub	sp, #72	@ 0x48
 8006e70:	af02      	add	r7, sp, #8
 8006e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2290      	movs	r2, #144	@ 0x90
 8006e78:	2100      	movs	r1, #0
 8006e7a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006e7c:	f7fd fae0 	bl	8004440 <HAL_GetTick>
 8006e80:	0003      	movs	r3, r0
 8006e82:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	2208      	movs	r2, #8
 8006e8c:	4013      	ands	r3, r2
 8006e8e:	2b08      	cmp	r3, #8
 8006e90:	d12d      	bne.n	8006eee <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e94:	2280      	movs	r2, #128	@ 0x80
 8006e96:	0391      	lsls	r1, r2, #14
 8006e98:	6878      	ldr	r0, [r7, #4]
 8006e9a:	4a47      	ldr	r2, [pc, #284]	@ (8006fb8 <UART_CheckIdleState+0x14c>)
 8006e9c:	9200      	str	r2, [sp, #0]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	f000 f88e 	bl	8006fc0 <UART_WaitOnFlagUntilTimeout>
 8006ea4:	1e03      	subs	r3, r0, #0
 8006ea6:	d022      	beq.n	8006eee <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ea8:	f3ef 8310 	mrs	r3, PRIMASK
 8006eac:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8006eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006eb0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006eb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eb8:	f383 8810 	msr	PRIMASK, r3
}
 8006ebc:	46c0      	nop			@ (mov r8, r8)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	681a      	ldr	r2, [r3, #0]
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	2180      	movs	r1, #128	@ 0x80
 8006eca:	438a      	bics	r2, r1
 8006ecc:	601a      	str	r2, [r3, #0]
 8006ece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ed2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ed4:	f383 8810 	msr	PRIMASK, r3
}
 8006ed8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2288      	movs	r2, #136	@ 0x88
 8006ede:	2120      	movs	r1, #32
 8006ee0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2284      	movs	r2, #132	@ 0x84
 8006ee6:	2100      	movs	r1, #0
 8006ee8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006eea:	2303      	movs	r3, #3
 8006eec:	e060      	b.n	8006fb0 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	2204      	movs	r2, #4
 8006ef6:	4013      	ands	r3, r2
 8006ef8:	2b04      	cmp	r3, #4
 8006efa:	d146      	bne.n	8006f8a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006efc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006efe:	2280      	movs	r2, #128	@ 0x80
 8006f00:	03d1      	lsls	r1, r2, #15
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	4a2c      	ldr	r2, [pc, #176]	@ (8006fb8 <UART_CheckIdleState+0x14c>)
 8006f06:	9200      	str	r2, [sp, #0]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	f000 f859 	bl	8006fc0 <UART_WaitOnFlagUntilTimeout>
 8006f0e:	1e03      	subs	r3, r0, #0
 8006f10:	d03b      	beq.n	8006f8a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f12:	f3ef 8310 	mrs	r3, PRIMASK
 8006f16:	60fb      	str	r3, [r7, #12]
  return(result);
 8006f18:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006f1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f20:	693b      	ldr	r3, [r7, #16]
 8006f22:	f383 8810 	msr	PRIMASK, r3
}
 8006f26:	46c0      	nop			@ (mov r8, r8)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	681a      	ldr	r2, [r3, #0]
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	4922      	ldr	r1, [pc, #136]	@ (8006fbc <UART_CheckIdleState+0x150>)
 8006f34:	400a      	ands	r2, r1
 8006f36:	601a      	str	r2, [r3, #0]
 8006f38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f3a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f3c:	697b      	ldr	r3, [r7, #20]
 8006f3e:	f383 8810 	msr	PRIMASK, r3
}
 8006f42:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f44:	f3ef 8310 	mrs	r3, PRIMASK
 8006f48:	61bb      	str	r3, [r7, #24]
  return(result);
 8006f4a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f4c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006f4e:	2301      	movs	r3, #1
 8006f50:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f52:	69fb      	ldr	r3, [r7, #28]
 8006f54:	f383 8810 	msr	PRIMASK, r3
}
 8006f58:	46c0      	nop			@ (mov r8, r8)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	689a      	ldr	r2, [r3, #8]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	2101      	movs	r1, #1
 8006f66:	438a      	bics	r2, r1
 8006f68:	609a      	str	r2, [r3, #8]
 8006f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f6c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f6e:	6a3b      	ldr	r3, [r7, #32]
 8006f70:	f383 8810 	msr	PRIMASK, r3
}
 8006f74:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	228c      	movs	r2, #140	@ 0x8c
 8006f7a:	2120      	movs	r1, #32
 8006f7c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2284      	movs	r2, #132	@ 0x84
 8006f82:	2100      	movs	r1, #0
 8006f84:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006f86:	2303      	movs	r3, #3
 8006f88:	e012      	b.n	8006fb0 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2288      	movs	r2, #136	@ 0x88
 8006f8e:	2120      	movs	r1, #32
 8006f90:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	228c      	movs	r2, #140	@ 0x8c
 8006f96:	2120      	movs	r1, #32
 8006f98:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2284      	movs	r2, #132	@ 0x84
 8006faa:	2100      	movs	r1, #0
 8006fac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006fae:	2300      	movs	r3, #0
}
 8006fb0:	0018      	movs	r0, r3
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	b010      	add	sp, #64	@ 0x40
 8006fb6:	bd80      	pop	{r7, pc}
 8006fb8:	01ffffff 	.word	0x01ffffff
 8006fbc:	fffffedf 	.word	0xfffffedf

08006fc0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b084      	sub	sp, #16
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	60f8      	str	r0, [r7, #12]
 8006fc8:	60b9      	str	r1, [r7, #8]
 8006fca:	603b      	str	r3, [r7, #0]
 8006fcc:	1dfb      	adds	r3, r7, #7
 8006fce:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fd0:	e051      	b.n	8007076 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fd2:	69bb      	ldr	r3, [r7, #24]
 8006fd4:	3301      	adds	r3, #1
 8006fd6:	d04e      	beq.n	8007076 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fd8:	f7fd fa32 	bl	8004440 <HAL_GetTick>
 8006fdc:	0002      	movs	r2, r0
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	1ad3      	subs	r3, r2, r3
 8006fe2:	69ba      	ldr	r2, [r7, #24]
 8006fe4:	429a      	cmp	r2, r3
 8006fe6:	d302      	bcc.n	8006fee <UART_WaitOnFlagUntilTimeout+0x2e>
 8006fe8:	69bb      	ldr	r3, [r7, #24]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d101      	bne.n	8006ff2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8006fee:	2303      	movs	r3, #3
 8006ff0:	e051      	b.n	8007096 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	2204      	movs	r2, #4
 8006ffa:	4013      	ands	r3, r2
 8006ffc:	d03b      	beq.n	8007076 <UART_WaitOnFlagUntilTimeout+0xb6>
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	2b80      	cmp	r3, #128	@ 0x80
 8007002:	d038      	beq.n	8007076 <UART_WaitOnFlagUntilTimeout+0xb6>
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	2b40      	cmp	r3, #64	@ 0x40
 8007008:	d035      	beq.n	8007076 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	69db      	ldr	r3, [r3, #28]
 8007010:	2208      	movs	r2, #8
 8007012:	4013      	ands	r3, r2
 8007014:	2b08      	cmp	r3, #8
 8007016:	d111      	bne.n	800703c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	2208      	movs	r2, #8
 800701e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	0018      	movs	r0, r3
 8007024:	f000 f960 	bl	80072e8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	2290      	movs	r2, #144	@ 0x90
 800702c:	2108      	movs	r1, #8
 800702e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	2284      	movs	r2, #132	@ 0x84
 8007034:	2100      	movs	r1, #0
 8007036:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007038:	2301      	movs	r3, #1
 800703a:	e02c      	b.n	8007096 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	69da      	ldr	r2, [r3, #28]
 8007042:	2380      	movs	r3, #128	@ 0x80
 8007044:	011b      	lsls	r3, r3, #4
 8007046:	401a      	ands	r2, r3
 8007048:	2380      	movs	r3, #128	@ 0x80
 800704a:	011b      	lsls	r3, r3, #4
 800704c:	429a      	cmp	r2, r3
 800704e:	d112      	bne.n	8007076 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	2280      	movs	r2, #128	@ 0x80
 8007056:	0112      	lsls	r2, r2, #4
 8007058:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	0018      	movs	r0, r3
 800705e:	f000 f943 	bl	80072e8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	2290      	movs	r2, #144	@ 0x90
 8007066:	2120      	movs	r1, #32
 8007068:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	2284      	movs	r2, #132	@ 0x84
 800706e:	2100      	movs	r1, #0
 8007070:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007072:	2303      	movs	r3, #3
 8007074:	e00f      	b.n	8007096 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	69db      	ldr	r3, [r3, #28]
 800707c:	68ba      	ldr	r2, [r7, #8]
 800707e:	4013      	ands	r3, r2
 8007080:	68ba      	ldr	r2, [r7, #8]
 8007082:	1ad3      	subs	r3, r2, r3
 8007084:	425a      	negs	r2, r3
 8007086:	4153      	adcs	r3, r2
 8007088:	b2db      	uxtb	r3, r3
 800708a:	001a      	movs	r2, r3
 800708c:	1dfb      	adds	r3, r7, #7
 800708e:	781b      	ldrb	r3, [r3, #0]
 8007090:	429a      	cmp	r2, r3
 8007092:	d09e      	beq.n	8006fd2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007094:	2300      	movs	r3, #0
}
 8007096:	0018      	movs	r0, r3
 8007098:	46bd      	mov	sp, r7
 800709a:	b004      	add	sp, #16
 800709c:	bd80      	pop	{r7, pc}
	...

080070a0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b098      	sub	sp, #96	@ 0x60
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	60f8      	str	r0, [r7, #12]
 80070a8:	60b9      	str	r1, [r7, #8]
 80070aa:	1dbb      	adds	r3, r7, #6
 80070ac:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	68ba      	ldr	r2, [r7, #8]
 80070b2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	1dba      	adds	r2, r7, #6
 80070b8:	215c      	movs	r1, #92	@ 0x5c
 80070ba:	8812      	ldrh	r2, [r2, #0]
 80070bc:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	1dba      	adds	r2, r7, #6
 80070c2:	215e      	movs	r1, #94	@ 0x5e
 80070c4:	8812      	ldrh	r2, [r2, #0]
 80070c6:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	2200      	movs	r2, #0
 80070cc:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	689a      	ldr	r2, [r3, #8]
 80070d2:	2380      	movs	r3, #128	@ 0x80
 80070d4:	015b      	lsls	r3, r3, #5
 80070d6:	429a      	cmp	r2, r3
 80070d8:	d10d      	bne.n	80070f6 <UART_Start_Receive_IT+0x56>
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	691b      	ldr	r3, [r3, #16]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d104      	bne.n	80070ec <UART_Start_Receive_IT+0x4c>
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	2260      	movs	r2, #96	@ 0x60
 80070e6:	497b      	ldr	r1, [pc, #492]	@ (80072d4 <UART_Start_Receive_IT+0x234>)
 80070e8:	5299      	strh	r1, [r3, r2]
 80070ea:	e02e      	b.n	800714a <UART_Start_Receive_IT+0xaa>
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	2260      	movs	r2, #96	@ 0x60
 80070f0:	21ff      	movs	r1, #255	@ 0xff
 80070f2:	5299      	strh	r1, [r3, r2]
 80070f4:	e029      	b.n	800714a <UART_Start_Receive_IT+0xaa>
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	689b      	ldr	r3, [r3, #8]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d10d      	bne.n	800711a <UART_Start_Receive_IT+0x7a>
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	691b      	ldr	r3, [r3, #16]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d104      	bne.n	8007110 <UART_Start_Receive_IT+0x70>
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	2260      	movs	r2, #96	@ 0x60
 800710a:	21ff      	movs	r1, #255	@ 0xff
 800710c:	5299      	strh	r1, [r3, r2]
 800710e:	e01c      	b.n	800714a <UART_Start_Receive_IT+0xaa>
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	2260      	movs	r2, #96	@ 0x60
 8007114:	217f      	movs	r1, #127	@ 0x7f
 8007116:	5299      	strh	r1, [r3, r2]
 8007118:	e017      	b.n	800714a <UART_Start_Receive_IT+0xaa>
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	689a      	ldr	r2, [r3, #8]
 800711e:	2380      	movs	r3, #128	@ 0x80
 8007120:	055b      	lsls	r3, r3, #21
 8007122:	429a      	cmp	r2, r3
 8007124:	d10d      	bne.n	8007142 <UART_Start_Receive_IT+0xa2>
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	691b      	ldr	r3, [r3, #16]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d104      	bne.n	8007138 <UART_Start_Receive_IT+0x98>
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	2260      	movs	r2, #96	@ 0x60
 8007132:	217f      	movs	r1, #127	@ 0x7f
 8007134:	5299      	strh	r1, [r3, r2]
 8007136:	e008      	b.n	800714a <UART_Start_Receive_IT+0xaa>
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	2260      	movs	r2, #96	@ 0x60
 800713c:	213f      	movs	r1, #63	@ 0x3f
 800713e:	5299      	strh	r1, [r3, r2]
 8007140:	e003      	b.n	800714a <UART_Start_Receive_IT+0xaa>
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2260      	movs	r2, #96	@ 0x60
 8007146:	2100      	movs	r1, #0
 8007148:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	2290      	movs	r2, #144	@ 0x90
 800714e:	2100      	movs	r1, #0
 8007150:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	228c      	movs	r2, #140	@ 0x8c
 8007156:	2122      	movs	r1, #34	@ 0x22
 8007158:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800715a:	f3ef 8310 	mrs	r3, PRIMASK
 800715e:	643b      	str	r3, [r7, #64]	@ 0x40
  return(result);
 8007160:	6c3b      	ldr	r3, [r7, #64]	@ 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007162:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007164:	2301      	movs	r3, #1
 8007166:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007168:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800716a:	f383 8810 	msr	PRIMASK, r3
}
 800716e:	46c0      	nop			@ (mov r8, r8)
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	689a      	ldr	r2, [r3, #8]
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	2101      	movs	r1, #1
 800717c:	430a      	orrs	r2, r1
 800717e:	609a      	str	r2, [r3, #8]
 8007180:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007182:	64bb      	str	r3, [r7, #72]	@ 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007184:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007186:	f383 8810 	msr	PRIMASK, r3
}
 800718a:	46c0      	nop			@ (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8007190:	2380      	movs	r3, #128	@ 0x80
 8007192:	059b      	lsls	r3, r3, #22
 8007194:	429a      	cmp	r2, r3
 8007196:	d150      	bne.n	800723a <UART_Start_Receive_IT+0x19a>
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2268      	movs	r2, #104	@ 0x68
 800719c:	5a9b      	ldrh	r3, [r3, r2]
 800719e:	1dba      	adds	r2, r7, #6
 80071a0:	8812      	ldrh	r2, [r2, #0]
 80071a2:	429a      	cmp	r2, r3
 80071a4:	d349      	bcc.n	800723a <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	689a      	ldr	r2, [r3, #8]
 80071aa:	2380      	movs	r3, #128	@ 0x80
 80071ac:	015b      	lsls	r3, r3, #5
 80071ae:	429a      	cmp	r2, r3
 80071b0:	d107      	bne.n	80071c2 <UART_Start_Receive_IT+0x122>
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	691b      	ldr	r3, [r3, #16]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d103      	bne.n	80071c2 <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	4a46      	ldr	r2, [pc, #280]	@ (80072d8 <UART_Start_Receive_IT+0x238>)
 80071be:	675a      	str	r2, [r3, #116]	@ 0x74
 80071c0:	e002      	b.n	80071c8 <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	4a45      	ldr	r2, [pc, #276]	@ (80072dc <UART_Start_Receive_IT+0x23c>)
 80071c6:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	691b      	ldr	r3, [r3, #16]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d019      	beq.n	8007204 <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071d0:	f3ef 8310 	mrs	r3, PRIMASK
 80071d4:	637b      	str	r3, [r7, #52]	@ 0x34
  return(result);
 80071d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80071d8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80071da:	2301      	movs	r3, #1
 80071dc:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071e0:	f383 8810 	msr	PRIMASK, r3
}
 80071e4:	46c0      	nop			@ (mov r8, r8)
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	681a      	ldr	r2, [r3, #0]
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	2180      	movs	r1, #128	@ 0x80
 80071f2:	0049      	lsls	r1, r1, #1
 80071f4:	430a      	orrs	r2, r1
 80071f6:	601a      	str	r2, [r3, #0]
 80071f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80071fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071fe:	f383 8810 	msr	PRIMASK, r3
}
 8007202:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007204:	f3ef 8310 	mrs	r3, PRIMASK
 8007208:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 800720a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800720c:	657b      	str	r3, [r7, #84]	@ 0x54
 800720e:	2301      	movs	r3, #1
 8007210:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007214:	f383 8810 	msr	PRIMASK, r3
}
 8007218:	46c0      	nop			@ (mov r8, r8)
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	689a      	ldr	r2, [r3, #8]
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	2180      	movs	r1, #128	@ 0x80
 8007226:	0549      	lsls	r1, r1, #21
 8007228:	430a      	orrs	r2, r1
 800722a:	609a      	str	r2, [r3, #8]
 800722c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800722e:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007232:	f383 8810 	msr	PRIMASK, r3
}
 8007236:	46c0      	nop			@ (mov r8, r8)
 8007238:	e047      	b.n	80072ca <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	689a      	ldr	r2, [r3, #8]
 800723e:	2380      	movs	r3, #128	@ 0x80
 8007240:	015b      	lsls	r3, r3, #5
 8007242:	429a      	cmp	r2, r3
 8007244:	d107      	bne.n	8007256 <UART_Start_Receive_IT+0x1b6>
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	691b      	ldr	r3, [r3, #16]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d103      	bne.n	8007256 <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	4a23      	ldr	r2, [pc, #140]	@ (80072e0 <UART_Start_Receive_IT+0x240>)
 8007252:	675a      	str	r2, [r3, #116]	@ 0x74
 8007254:	e002      	b.n	800725c <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	4a22      	ldr	r2, [pc, #136]	@ (80072e4 <UART_Start_Receive_IT+0x244>)
 800725a:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	691b      	ldr	r3, [r3, #16]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d019      	beq.n	8007298 <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007264:	f3ef 8310 	mrs	r3, PRIMASK
 8007268:	61fb      	str	r3, [r7, #28]
  return(result);
 800726a:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800726c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800726e:	2301      	movs	r3, #1
 8007270:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007272:	6a3b      	ldr	r3, [r7, #32]
 8007274:	f383 8810 	msr	PRIMASK, r3
}
 8007278:	46c0      	nop			@ (mov r8, r8)
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	681a      	ldr	r2, [r3, #0]
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	2190      	movs	r1, #144	@ 0x90
 8007286:	0049      	lsls	r1, r1, #1
 8007288:	430a      	orrs	r2, r1
 800728a:	601a      	str	r2, [r3, #0]
 800728c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800728e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007292:	f383 8810 	msr	PRIMASK, r3
}
 8007296:	e018      	b.n	80072ca <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007298:	f3ef 8310 	mrs	r3, PRIMASK
 800729c:	613b      	str	r3, [r7, #16]
  return(result);
 800729e:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80072a0:	653b      	str	r3, [r7, #80]	@ 0x50
 80072a2:	2301      	movs	r3, #1
 80072a4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072a6:	697b      	ldr	r3, [r7, #20]
 80072a8:	f383 8810 	msr	PRIMASK, r3
}
 80072ac:	46c0      	nop			@ (mov r8, r8)
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	681a      	ldr	r2, [r3, #0]
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	2120      	movs	r1, #32
 80072ba:	430a      	orrs	r2, r1
 80072bc:	601a      	str	r2, [r3, #0]
 80072be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072c0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072c2:	69bb      	ldr	r3, [r7, #24]
 80072c4:	f383 8810 	msr	PRIMASK, r3
}
 80072c8:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return HAL_OK;
 80072ca:	2300      	movs	r3, #0
}
 80072cc:	0018      	movs	r0, r3
 80072ce:	46bd      	mov	sp, r7
 80072d0:	b018      	add	sp, #96	@ 0x60
 80072d2:	bd80      	pop	{r7, pc}
 80072d4:	000001ff 	.word	0x000001ff
 80072d8:	08007b31 	.word	0x08007b31
 80072dc:	080077e5 	.word	0x080077e5
 80072e0:	08007611 	.word	0x08007611
 80072e4:	0800743d 	.word	0x0800743d

080072e8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b08e      	sub	sp, #56	@ 0x38
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80072f0:	f3ef 8310 	mrs	r3, PRIMASK
 80072f4:	617b      	str	r3, [r7, #20]
  return(result);
 80072f6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80072f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80072fa:	2301      	movs	r3, #1
 80072fc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072fe:	69bb      	ldr	r3, [r7, #24]
 8007300:	f383 8810 	msr	PRIMASK, r3
}
 8007304:	46c0      	nop			@ (mov r8, r8)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	681a      	ldr	r2, [r3, #0]
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4926      	ldr	r1, [pc, #152]	@ (80073ac <UART_EndRxTransfer+0xc4>)
 8007312:	400a      	ands	r2, r1
 8007314:	601a      	str	r2, [r3, #0]
 8007316:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007318:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800731a:	69fb      	ldr	r3, [r7, #28]
 800731c:	f383 8810 	msr	PRIMASK, r3
}
 8007320:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007322:	f3ef 8310 	mrs	r3, PRIMASK
 8007326:	623b      	str	r3, [r7, #32]
  return(result);
 8007328:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800732a:	633b      	str	r3, [r7, #48]	@ 0x30
 800732c:	2301      	movs	r3, #1
 800732e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007332:	f383 8810 	msr	PRIMASK, r3
}
 8007336:	46c0      	nop			@ (mov r8, r8)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	689a      	ldr	r2, [r3, #8]
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	491b      	ldr	r1, [pc, #108]	@ (80073b0 <UART_EndRxTransfer+0xc8>)
 8007344:	400a      	ands	r2, r1
 8007346:	609a      	str	r2, [r3, #8]
 8007348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800734a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800734c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800734e:	f383 8810 	msr	PRIMASK, r3
}
 8007352:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007358:	2b01      	cmp	r3, #1
 800735a:	d118      	bne.n	800738e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800735c:	f3ef 8310 	mrs	r3, PRIMASK
 8007360:	60bb      	str	r3, [r7, #8]
  return(result);
 8007362:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007364:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007366:	2301      	movs	r3, #1
 8007368:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	f383 8810 	msr	PRIMASK, r3
}
 8007370:	46c0      	nop			@ (mov r8, r8)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	681a      	ldr	r2, [r3, #0]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	2110      	movs	r1, #16
 800737e:	438a      	bics	r2, r1
 8007380:	601a      	str	r2, [r3, #0]
 8007382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007384:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007386:	693b      	ldr	r3, [r7, #16]
 8007388:	f383 8810 	msr	PRIMASK, r3
}
 800738c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	228c      	movs	r2, #140	@ 0x8c
 8007392:	2120      	movs	r1, #32
 8007394:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2200      	movs	r2, #0
 800739a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2200      	movs	r2, #0
 80073a0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80073a2:	46c0      	nop			@ (mov r8, r8)
 80073a4:	46bd      	mov	sp, r7
 80073a6:	b00e      	add	sp, #56	@ 0x38
 80073a8:	bd80      	pop	{r7, pc}
 80073aa:	46c0      	nop			@ (mov r8, r8)
 80073ac:	fffffedf 	.word	0xfffffedf
 80073b0:	effffffe 	.word	0xeffffffe

080073b4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b084      	sub	sp, #16
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073c0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	225e      	movs	r2, #94	@ 0x5e
 80073c6:	2100      	movs	r1, #0
 80073c8:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	2256      	movs	r2, #86	@ 0x56
 80073ce:	2100      	movs	r1, #0
 80073d0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	0018      	movs	r0, r3
 80073d6:	f7ff f92b 	bl	8006630 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80073da:	46c0      	nop			@ (mov r8, r8)
 80073dc:	46bd      	mov	sp, r7
 80073de:	b004      	add	sp, #16
 80073e0:	bd80      	pop	{r7, pc}

080073e2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80073e2:	b580      	push	{r7, lr}
 80073e4:	b086      	sub	sp, #24
 80073e6:	af00      	add	r7, sp, #0
 80073e8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80073ea:	f3ef 8310 	mrs	r3, PRIMASK
 80073ee:	60bb      	str	r3, [r7, #8]
  return(result);
 80073f0:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80073f2:	617b      	str	r3, [r7, #20]
 80073f4:	2301      	movs	r3, #1
 80073f6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	f383 8810 	msr	PRIMASK, r3
}
 80073fe:	46c0      	nop			@ (mov r8, r8)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	681a      	ldr	r2, [r3, #0]
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	2140      	movs	r1, #64	@ 0x40
 800740c:	438a      	bics	r2, r1
 800740e:	601a      	str	r2, [r3, #0]
 8007410:	697b      	ldr	r3, [r7, #20]
 8007412:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007414:	693b      	ldr	r3, [r7, #16]
 8007416:	f383 8810 	msr	PRIMASK, r3
}
 800741a:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2288      	movs	r2, #136	@ 0x88
 8007420:	2120      	movs	r1, #32
 8007422:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2200      	movs	r2, #0
 8007428:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	0018      	movs	r0, r3
 800742e:	f7ff f8f7 	bl	8006620 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007432:	46c0      	nop			@ (mov r8, r8)
 8007434:	46bd      	mov	sp, r7
 8007436:	b006      	add	sp, #24
 8007438:	bd80      	pop	{r7, pc}
	...

0800743c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b094      	sub	sp, #80	@ 0x50
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007444:	204e      	movs	r0, #78	@ 0x4e
 8007446:	183b      	adds	r3, r7, r0
 8007448:	687a      	ldr	r2, [r7, #4]
 800744a:	2160      	movs	r1, #96	@ 0x60
 800744c:	5a52      	ldrh	r2, [r2, r1]
 800744e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	228c      	movs	r2, #140	@ 0x8c
 8007454:	589b      	ldr	r3, [r3, r2]
 8007456:	2b22      	cmp	r3, #34	@ 0x22
 8007458:	d000      	beq.n	800745c <UART_RxISR_8BIT+0x20>
 800745a:	e0c4      	b.n	80075e6 <UART_RxISR_8BIT+0x1aa>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007462:	214c      	movs	r1, #76	@ 0x4c
 8007464:	187b      	adds	r3, r7, r1
 8007466:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007468:	187b      	adds	r3, r7, r1
 800746a:	881b      	ldrh	r3, [r3, #0]
 800746c:	b2da      	uxtb	r2, r3
 800746e:	183b      	adds	r3, r7, r0
 8007470:	881b      	ldrh	r3, [r3, #0]
 8007472:	b2d9      	uxtb	r1, r3
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007478:	400a      	ands	r2, r1
 800747a:	b2d2      	uxtb	r2, r2
 800747c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007482:	1c5a      	adds	r2, r3, #1
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	225e      	movs	r2, #94	@ 0x5e
 800748c:	5a9b      	ldrh	r3, [r3, r2]
 800748e:	b29b      	uxth	r3, r3
 8007490:	3b01      	subs	r3, #1
 8007492:	b299      	uxth	r1, r3
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	225e      	movs	r2, #94	@ 0x5e
 8007498:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	225e      	movs	r2, #94	@ 0x5e
 800749e:	5a9b      	ldrh	r3, [r3, r2]
 80074a0:	b29b      	uxth	r3, r3
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d000      	beq.n	80074a8 <UART_RxISR_8BIT+0x6c>
 80074a6:	e0a6      	b.n	80075f6 <UART_RxISR_8BIT+0x1ba>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074a8:	f3ef 8310 	mrs	r3, PRIMASK
 80074ac:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80074ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80074b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80074b2:	2301      	movs	r3, #1
 80074b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074b8:	f383 8810 	msr	PRIMASK, r3
}
 80074bc:	46c0      	nop			@ (mov r8, r8)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	681a      	ldr	r2, [r3, #0]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	494d      	ldr	r1, [pc, #308]	@ (8007600 <UART_RxISR_8BIT+0x1c4>)
 80074ca:	400a      	ands	r2, r1
 80074cc:	601a      	str	r2, [r3, #0]
 80074ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80074d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074d4:	f383 8810 	msr	PRIMASK, r3
}
 80074d8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074da:	f3ef 8310 	mrs	r3, PRIMASK
 80074de:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80074e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074e2:	647b      	str	r3, [r7, #68]	@ 0x44
 80074e4:	2301      	movs	r3, #1
 80074e6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074ea:	f383 8810 	msr	PRIMASK, r3
}
 80074ee:	46c0      	nop			@ (mov r8, r8)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	689a      	ldr	r2, [r3, #8]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	2101      	movs	r1, #1
 80074fc:	438a      	bics	r2, r1
 80074fe:	609a      	str	r2, [r3, #8]
 8007500:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007502:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007506:	f383 8810 	msr	PRIMASK, r3
}
 800750a:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	228c      	movs	r2, #140	@ 0x8c
 8007510:	2120      	movs	r1, #32
 8007512:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2200      	movs	r2, #0
 8007518:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2200      	movs	r2, #0
 800751e:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	4a37      	ldr	r2, [pc, #220]	@ (8007604 <UART_RxISR_8BIT+0x1c8>)
 8007526:	4293      	cmp	r3, r2
 8007528:	d024      	beq.n	8007574 <UART_RxISR_8BIT+0x138>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	4a36      	ldr	r2, [pc, #216]	@ (8007608 <UART_RxISR_8BIT+0x1cc>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d01f      	beq.n	8007574 <UART_RxISR_8BIT+0x138>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	685a      	ldr	r2, [r3, #4]
 800753a:	2380      	movs	r3, #128	@ 0x80
 800753c:	041b      	lsls	r3, r3, #16
 800753e:	4013      	ands	r3, r2
 8007540:	d018      	beq.n	8007574 <UART_RxISR_8BIT+0x138>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007542:	f3ef 8310 	mrs	r3, PRIMASK
 8007546:	61bb      	str	r3, [r7, #24]
  return(result);
 8007548:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800754a:	643b      	str	r3, [r7, #64]	@ 0x40
 800754c:	2301      	movs	r3, #1
 800754e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007550:	69fb      	ldr	r3, [r7, #28]
 8007552:	f383 8810 	msr	PRIMASK, r3
}
 8007556:	46c0      	nop			@ (mov r8, r8)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	681a      	ldr	r2, [r3, #0]
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	492a      	ldr	r1, [pc, #168]	@ (800760c <UART_RxISR_8BIT+0x1d0>)
 8007564:	400a      	ands	r2, r1
 8007566:	601a      	str	r2, [r3, #0]
 8007568:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800756a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800756c:	6a3b      	ldr	r3, [r7, #32]
 800756e:	f383 8810 	msr	PRIMASK, r3
}
 8007572:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007578:	2b01      	cmp	r3, #1
 800757a:	d12f      	bne.n	80075dc <UART_RxISR_8BIT+0x1a0>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2200      	movs	r2, #0
 8007580:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007582:	f3ef 8310 	mrs	r3, PRIMASK
 8007586:	60fb      	str	r3, [r7, #12]
  return(result);
 8007588:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800758a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800758c:	2301      	movs	r3, #1
 800758e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007590:	693b      	ldr	r3, [r7, #16]
 8007592:	f383 8810 	msr	PRIMASK, r3
}
 8007596:	46c0      	nop			@ (mov r8, r8)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	681a      	ldr	r2, [r3, #0]
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	2110      	movs	r1, #16
 80075a4:	438a      	bics	r2, r1
 80075a6:	601a      	str	r2, [r3, #0]
 80075a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075aa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075ac:	697b      	ldr	r3, [r7, #20]
 80075ae:	f383 8810 	msr	PRIMASK, r3
}
 80075b2:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	69db      	ldr	r3, [r3, #28]
 80075ba:	2210      	movs	r2, #16
 80075bc:	4013      	ands	r3, r2
 80075be:	2b10      	cmp	r3, #16
 80075c0:	d103      	bne.n	80075ca <UART_RxISR_8BIT+0x18e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	2210      	movs	r2, #16
 80075c8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	225c      	movs	r2, #92	@ 0x5c
 80075ce:	5a9a      	ldrh	r2, [r3, r2]
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	0011      	movs	r1, r2
 80075d4:	0018      	movs	r0, r3
 80075d6:	f7ff f833 	bl	8006640 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80075da:	e00c      	b.n	80075f6 <UART_RxISR_8BIT+0x1ba>
        HAL_UART_RxCpltCallback(huart);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	0018      	movs	r0, r3
 80075e0:	f7fc fa5c 	bl	8003a9c <HAL_UART_RxCpltCallback>
}
 80075e4:	e007      	b.n	80075f6 <UART_RxISR_8BIT+0x1ba>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	699a      	ldr	r2, [r3, #24]
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	2108      	movs	r1, #8
 80075f2:	430a      	orrs	r2, r1
 80075f4:	619a      	str	r2, [r3, #24]
}
 80075f6:	46c0      	nop			@ (mov r8, r8)
 80075f8:	46bd      	mov	sp, r7
 80075fa:	b014      	add	sp, #80	@ 0x50
 80075fc:	bd80      	pop	{r7, pc}
 80075fe:	46c0      	nop			@ (mov r8, r8)
 8007600:	fffffedf 	.word	0xfffffedf
 8007604:	40008000 	.word	0x40008000
 8007608:	40008400 	.word	0x40008400
 800760c:	fbffffff 	.word	0xfbffffff

08007610 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b094      	sub	sp, #80	@ 0x50
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007618:	204e      	movs	r0, #78	@ 0x4e
 800761a:	183b      	adds	r3, r7, r0
 800761c:	687a      	ldr	r2, [r7, #4]
 800761e:	2160      	movs	r1, #96	@ 0x60
 8007620:	5a52      	ldrh	r2, [r2, r1]
 8007622:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	228c      	movs	r2, #140	@ 0x8c
 8007628:	589b      	ldr	r3, [r3, r2]
 800762a:	2b22      	cmp	r3, #34	@ 0x22
 800762c:	d000      	beq.n	8007630 <UART_RxISR_16BIT+0x20>
 800762e:	e0c4      	b.n	80077ba <UART_RxISR_16BIT+0x1aa>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007636:	214c      	movs	r1, #76	@ 0x4c
 8007638:	187b      	adds	r3, r7, r1
 800763a:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007640:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8007642:	187b      	adds	r3, r7, r1
 8007644:	183a      	adds	r2, r7, r0
 8007646:	881b      	ldrh	r3, [r3, #0]
 8007648:	8812      	ldrh	r2, [r2, #0]
 800764a:	4013      	ands	r3, r2
 800764c:	b29a      	uxth	r2, r3
 800764e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007650:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007656:	1c9a      	adds	r2, r3, #2
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	225e      	movs	r2, #94	@ 0x5e
 8007660:	5a9b      	ldrh	r3, [r3, r2]
 8007662:	b29b      	uxth	r3, r3
 8007664:	3b01      	subs	r3, #1
 8007666:	b299      	uxth	r1, r3
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	225e      	movs	r2, #94	@ 0x5e
 800766c:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	225e      	movs	r2, #94	@ 0x5e
 8007672:	5a9b      	ldrh	r3, [r3, r2]
 8007674:	b29b      	uxth	r3, r3
 8007676:	2b00      	cmp	r3, #0
 8007678:	d000      	beq.n	800767c <UART_RxISR_16BIT+0x6c>
 800767a:	e0a6      	b.n	80077ca <UART_RxISR_16BIT+0x1ba>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800767c:	f3ef 8310 	mrs	r3, PRIMASK
 8007680:	623b      	str	r3, [r7, #32]
  return(result);
 8007682:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007684:	647b      	str	r3, [r7, #68]	@ 0x44
 8007686:	2301      	movs	r3, #1
 8007688:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800768a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800768c:	f383 8810 	msr	PRIMASK, r3
}
 8007690:	46c0      	nop			@ (mov r8, r8)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	681a      	ldr	r2, [r3, #0]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	494d      	ldr	r1, [pc, #308]	@ (80077d4 <UART_RxISR_16BIT+0x1c4>)
 800769e:	400a      	ands	r2, r1
 80076a0:	601a      	str	r2, [r3, #0]
 80076a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80076a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076a8:	f383 8810 	msr	PRIMASK, r3
}
 80076ac:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076ae:	f3ef 8310 	mrs	r3, PRIMASK
 80076b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 80076b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076b6:	643b      	str	r3, [r7, #64]	@ 0x40
 80076b8:	2301      	movs	r3, #1
 80076ba:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076be:	f383 8810 	msr	PRIMASK, r3
}
 80076c2:	46c0      	nop			@ (mov r8, r8)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	689a      	ldr	r2, [r3, #8]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	2101      	movs	r1, #1
 80076d0:	438a      	bics	r2, r1
 80076d2:	609a      	str	r2, [r3, #8]
 80076d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076d6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076da:	f383 8810 	msr	PRIMASK, r3
}
 80076de:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	228c      	movs	r2, #140	@ 0x8c
 80076e4:	2120      	movs	r1, #32
 80076e6:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2200      	movs	r2, #0
 80076ec:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2200      	movs	r2, #0
 80076f2:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	4a37      	ldr	r2, [pc, #220]	@ (80077d8 <UART_RxISR_16BIT+0x1c8>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d024      	beq.n	8007748 <UART_RxISR_16BIT+0x138>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	4a36      	ldr	r2, [pc, #216]	@ (80077dc <UART_RxISR_16BIT+0x1cc>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d01f      	beq.n	8007748 <UART_RxISR_16BIT+0x138>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	685a      	ldr	r2, [r3, #4]
 800770e:	2380      	movs	r3, #128	@ 0x80
 8007710:	041b      	lsls	r3, r3, #16
 8007712:	4013      	ands	r3, r2
 8007714:	d018      	beq.n	8007748 <UART_RxISR_16BIT+0x138>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007716:	f3ef 8310 	mrs	r3, PRIMASK
 800771a:	617b      	str	r3, [r7, #20]
  return(result);
 800771c:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800771e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007720:	2301      	movs	r3, #1
 8007722:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007724:	69bb      	ldr	r3, [r7, #24]
 8007726:	f383 8810 	msr	PRIMASK, r3
}
 800772a:	46c0      	nop			@ (mov r8, r8)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	681a      	ldr	r2, [r3, #0]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	492a      	ldr	r1, [pc, #168]	@ (80077e0 <UART_RxISR_16BIT+0x1d0>)
 8007738:	400a      	ands	r2, r1
 800773a:	601a      	str	r2, [r3, #0]
 800773c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800773e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007740:	69fb      	ldr	r3, [r7, #28]
 8007742:	f383 8810 	msr	PRIMASK, r3
}
 8007746:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800774c:	2b01      	cmp	r3, #1
 800774e:	d12f      	bne.n	80077b0 <UART_RxISR_16BIT+0x1a0>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2200      	movs	r2, #0
 8007754:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007756:	f3ef 8310 	mrs	r3, PRIMASK
 800775a:	60bb      	str	r3, [r7, #8]
  return(result);
 800775c:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800775e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007760:	2301      	movs	r3, #1
 8007762:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	f383 8810 	msr	PRIMASK, r3
}
 800776a:	46c0      	nop			@ (mov r8, r8)
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	681a      	ldr	r2, [r3, #0]
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	2110      	movs	r1, #16
 8007778:	438a      	bics	r2, r1
 800777a:	601a      	str	r2, [r3, #0]
 800777c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800777e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007780:	693b      	ldr	r3, [r7, #16]
 8007782:	f383 8810 	msr	PRIMASK, r3
}
 8007786:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	69db      	ldr	r3, [r3, #28]
 800778e:	2210      	movs	r2, #16
 8007790:	4013      	ands	r3, r2
 8007792:	2b10      	cmp	r3, #16
 8007794:	d103      	bne.n	800779e <UART_RxISR_16BIT+0x18e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	2210      	movs	r2, #16
 800779c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	225c      	movs	r2, #92	@ 0x5c
 80077a2:	5a9a      	ldrh	r2, [r3, r2]
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	0011      	movs	r1, r2
 80077a8:	0018      	movs	r0, r3
 80077aa:	f7fe ff49 	bl	8006640 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80077ae:	e00c      	b.n	80077ca <UART_RxISR_16BIT+0x1ba>
        HAL_UART_RxCpltCallback(huart);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	0018      	movs	r0, r3
 80077b4:	f7fc f972 	bl	8003a9c <HAL_UART_RxCpltCallback>
}
 80077b8:	e007      	b.n	80077ca <UART_RxISR_16BIT+0x1ba>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	699a      	ldr	r2, [r3, #24]
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	2108      	movs	r1, #8
 80077c6:	430a      	orrs	r2, r1
 80077c8:	619a      	str	r2, [r3, #24]
}
 80077ca:	46c0      	nop			@ (mov r8, r8)
 80077cc:	46bd      	mov	sp, r7
 80077ce:	b014      	add	sp, #80	@ 0x50
 80077d0:	bd80      	pop	{r7, pc}
 80077d2:	46c0      	nop			@ (mov r8, r8)
 80077d4:	fffffedf 	.word	0xfffffedf
 80077d8:	40008000 	.word	0x40008000
 80077dc:	40008400 	.word	0x40008400
 80077e0:	fbffffff 	.word	0xfbffffff

080077e4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b0a0      	sub	sp, #128	@ 0x80
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80077ec:	237a      	movs	r3, #122	@ 0x7a
 80077ee:	18fb      	adds	r3, r7, r3
 80077f0:	687a      	ldr	r2, [r7, #4]
 80077f2:	2160      	movs	r1, #96	@ 0x60
 80077f4:	5a52      	ldrh	r2, [r2, r1]
 80077f6:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	69db      	ldr	r3, [r3, #28]
 80077fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	677b      	str	r3, [r7, #116]	@ 0x74
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	689b      	ldr	r3, [r3, #8]
 800780e:	673b      	str	r3, [r7, #112]	@ 0x70

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	228c      	movs	r2, #140	@ 0x8c
 8007814:	589b      	ldr	r3, [r3, r2]
 8007816:	2b22      	cmp	r3, #34	@ 0x22
 8007818:	d000      	beq.n	800781c <UART_RxISR_8BIT_FIFOEN+0x38>
 800781a:	e16f      	b.n	8007afc <UART_RxISR_8BIT_FIFOEN+0x318>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800781c:	236e      	movs	r3, #110	@ 0x6e
 800781e:	18fb      	adds	r3, r7, r3
 8007820:	687a      	ldr	r2, [r7, #4]
 8007822:	2168      	movs	r1, #104	@ 0x68
 8007824:	5a52      	ldrh	r2, [r2, r1]
 8007826:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007828:	e116      	b.n	8007a58 <UART_RxISR_8BIT_FIFOEN+0x274>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007830:	216c      	movs	r1, #108	@ 0x6c
 8007832:	187b      	adds	r3, r7, r1
 8007834:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007836:	187b      	adds	r3, r7, r1
 8007838:	881b      	ldrh	r3, [r3, #0]
 800783a:	b2da      	uxtb	r2, r3
 800783c:	237a      	movs	r3, #122	@ 0x7a
 800783e:	18fb      	adds	r3, r7, r3
 8007840:	881b      	ldrh	r3, [r3, #0]
 8007842:	b2d9      	uxtb	r1, r3
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007848:	400a      	ands	r2, r1
 800784a:	b2d2      	uxtb	r2, r2
 800784c:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007852:	1c5a      	adds	r2, r3, #1
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	225e      	movs	r2, #94	@ 0x5e
 800785c:	5a9b      	ldrh	r3, [r3, r2]
 800785e:	b29b      	uxth	r3, r3
 8007860:	3b01      	subs	r3, #1
 8007862:	b299      	uxth	r1, r3
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	225e      	movs	r2, #94	@ 0x5e
 8007868:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	69db      	ldr	r3, [r3, #28]
 8007870:	67fb      	str	r3, [r7, #124]	@ 0x7c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007872:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007874:	2207      	movs	r2, #7
 8007876:	4013      	ands	r3, r2
 8007878:	d049      	beq.n	800790e <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800787a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800787c:	2201      	movs	r2, #1
 800787e:	4013      	ands	r3, r2
 8007880:	d010      	beq.n	80078a4 <UART_RxISR_8BIT_FIFOEN+0xc0>
 8007882:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007884:	2380      	movs	r3, #128	@ 0x80
 8007886:	005b      	lsls	r3, r3, #1
 8007888:	4013      	ands	r3, r2
 800788a:	d00b      	beq.n	80078a4 <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	2201      	movs	r2, #1
 8007892:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2290      	movs	r2, #144	@ 0x90
 8007898:	589b      	ldr	r3, [r3, r2]
 800789a:	2201      	movs	r2, #1
 800789c:	431a      	orrs	r2, r3
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	2190      	movs	r1, #144	@ 0x90
 80078a2:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80078a4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80078a6:	2202      	movs	r2, #2
 80078a8:	4013      	ands	r3, r2
 80078aa:	d00f      	beq.n	80078cc <UART_RxISR_8BIT_FIFOEN+0xe8>
 80078ac:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80078ae:	2201      	movs	r2, #1
 80078b0:	4013      	ands	r3, r2
 80078b2:	d00b      	beq.n	80078cc <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	2202      	movs	r2, #2
 80078ba:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2290      	movs	r2, #144	@ 0x90
 80078c0:	589b      	ldr	r3, [r3, r2]
 80078c2:	2204      	movs	r2, #4
 80078c4:	431a      	orrs	r2, r3
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2190      	movs	r1, #144	@ 0x90
 80078ca:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80078cc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80078ce:	2204      	movs	r2, #4
 80078d0:	4013      	ands	r3, r2
 80078d2:	d00f      	beq.n	80078f4 <UART_RxISR_8BIT_FIFOEN+0x110>
 80078d4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80078d6:	2201      	movs	r2, #1
 80078d8:	4013      	ands	r3, r2
 80078da:	d00b      	beq.n	80078f4 <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	2204      	movs	r2, #4
 80078e2:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2290      	movs	r2, #144	@ 0x90
 80078e8:	589b      	ldr	r3, [r3, r2]
 80078ea:	2202      	movs	r2, #2
 80078ec:	431a      	orrs	r2, r3
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2190      	movs	r1, #144	@ 0x90
 80078f2:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2290      	movs	r2, #144	@ 0x90
 80078f8:	589b      	ldr	r3, [r3, r2]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d007      	beq.n	800790e <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	0018      	movs	r0, r3
 8007902:	f7fe fe95 	bl	8006630 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2290      	movs	r2, #144	@ 0x90
 800790a:	2100      	movs	r1, #0
 800790c:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	225e      	movs	r2, #94	@ 0x5e
 8007912:	5a9b      	ldrh	r3, [r3, r2]
 8007914:	b29b      	uxth	r3, r3
 8007916:	2b00      	cmp	r3, #0
 8007918:	d000      	beq.n	800791c <UART_RxISR_8BIT_FIFOEN+0x138>
 800791a:	e09d      	b.n	8007a58 <UART_RxISR_8BIT_FIFOEN+0x274>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800791c:	f3ef 8310 	mrs	r3, PRIMASK
 8007920:	63bb      	str	r3, [r7, #56]	@ 0x38
  return(result);
 8007922:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007924:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007926:	2301      	movs	r3, #1
 8007928:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800792a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800792c:	f383 8810 	msr	PRIMASK, r3
}
 8007930:	46c0      	nop			@ (mov r8, r8)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	681a      	ldr	r2, [r3, #0]
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	4975      	ldr	r1, [pc, #468]	@ (8007b14 <UART_RxISR_8BIT_FIFOEN+0x330>)
 800793e:	400a      	ands	r2, r1
 8007940:	601a      	str	r2, [r3, #0]
 8007942:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007944:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007946:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007948:	f383 8810 	msr	PRIMASK, r3
}
 800794c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800794e:	f3ef 8310 	mrs	r3, PRIMASK
 8007952:	647b      	str	r3, [r7, #68]	@ 0x44
  return(result);
 8007954:	6c7b      	ldr	r3, [r7, #68]	@ 0x44

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007956:	667b      	str	r3, [r7, #100]	@ 0x64
 8007958:	2301      	movs	r3, #1
 800795a:	64bb      	str	r3, [r7, #72]	@ 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800795c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800795e:	f383 8810 	msr	PRIMASK, r3
}
 8007962:	46c0      	nop			@ (mov r8, r8)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	689a      	ldr	r2, [r3, #8]
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	496a      	ldr	r1, [pc, #424]	@ (8007b18 <UART_RxISR_8BIT_FIFOEN+0x334>)
 8007970:	400a      	ands	r2, r1
 8007972:	609a      	str	r2, [r3, #8]
 8007974:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007976:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007978:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800797a:	f383 8810 	msr	PRIMASK, r3
}
 800797e:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	228c      	movs	r2, #140	@ 0x8c
 8007984:	2120      	movs	r1, #32
 8007986:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2200      	movs	r2, #0
 800798c:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2200      	movs	r2, #0
 8007992:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	4a60      	ldr	r2, [pc, #384]	@ (8007b1c <UART_RxISR_8BIT_FIFOEN+0x338>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d024      	beq.n	80079e8 <UART_RxISR_8BIT_FIFOEN+0x204>
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	4a5f      	ldr	r2, [pc, #380]	@ (8007b20 <UART_RxISR_8BIT_FIFOEN+0x33c>)
 80079a4:	4293      	cmp	r3, r2
 80079a6:	d01f      	beq.n	80079e8 <UART_RxISR_8BIT_FIFOEN+0x204>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	685a      	ldr	r2, [r3, #4]
 80079ae:	2380      	movs	r3, #128	@ 0x80
 80079b0:	041b      	lsls	r3, r3, #16
 80079b2:	4013      	ands	r3, r2
 80079b4:	d018      	beq.n	80079e8 <UART_RxISR_8BIT_FIFOEN+0x204>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80079b6:	f3ef 8310 	mrs	r3, PRIMASK
 80079ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 80079bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80079be:	663b      	str	r3, [r7, #96]	@ 0x60
 80079c0:	2301      	movs	r3, #1
 80079c2:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079c6:	f383 8810 	msr	PRIMASK, r3
}
 80079ca:	46c0      	nop			@ (mov r8, r8)
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	681a      	ldr	r2, [r3, #0]
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	4953      	ldr	r1, [pc, #332]	@ (8007b24 <UART_RxISR_8BIT_FIFOEN+0x340>)
 80079d8:	400a      	ands	r2, r1
 80079da:	601a      	str	r2, [r3, #0]
 80079dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80079de:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079e2:	f383 8810 	msr	PRIMASK, r3
}
 80079e6:	46c0      	nop			@ (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079ec:	2b01      	cmp	r3, #1
 80079ee:	d12f      	bne.n	8007a50 <UART_RxISR_8BIT_FIFOEN+0x26c>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2200      	movs	r2, #0
 80079f4:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80079f6:	f3ef 8310 	mrs	r3, PRIMASK
 80079fa:	623b      	str	r3, [r7, #32]
  return(result);
 80079fc:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007a00:	2301      	movs	r3, #1
 8007a02:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a06:	f383 8810 	msr	PRIMASK, r3
}
 8007a0a:	46c0      	nop			@ (mov r8, r8)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	681a      	ldr	r2, [r3, #0]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	2110      	movs	r1, #16
 8007a18:	438a      	bics	r2, r1
 8007a1a:	601a      	str	r2, [r3, #0]
 8007a1c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a22:	f383 8810 	msr	PRIMASK, r3
}
 8007a26:	46c0      	nop			@ (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	69db      	ldr	r3, [r3, #28]
 8007a2e:	2210      	movs	r2, #16
 8007a30:	4013      	ands	r3, r2
 8007a32:	2b10      	cmp	r3, #16
 8007a34:	d103      	bne.n	8007a3e <UART_RxISR_8BIT_FIFOEN+0x25a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	2210      	movs	r2, #16
 8007a3c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	225c      	movs	r2, #92	@ 0x5c
 8007a42:	5a9a      	ldrh	r2, [r3, r2]
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	0011      	movs	r1, r2
 8007a48:	0018      	movs	r0, r3
 8007a4a:	f7fe fdf9 	bl	8006640 <HAL_UARTEx_RxEventCallback>
 8007a4e:	e003      	b.n	8007a58 <UART_RxISR_8BIT_FIFOEN+0x274>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	0018      	movs	r0, r3
 8007a54:	f7fc f822 	bl	8003a9c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007a58:	236e      	movs	r3, #110	@ 0x6e
 8007a5a:	18fb      	adds	r3, r7, r3
 8007a5c:	881b      	ldrh	r3, [r3, #0]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d004      	beq.n	8007a6c <UART_RxISR_8BIT_FIFOEN+0x288>
 8007a62:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007a64:	2220      	movs	r2, #32
 8007a66:	4013      	ands	r3, r2
 8007a68:	d000      	beq.n	8007a6c <UART_RxISR_8BIT_FIFOEN+0x288>
 8007a6a:	e6de      	b.n	800782a <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007a6c:	205a      	movs	r0, #90	@ 0x5a
 8007a6e:	183b      	adds	r3, r7, r0
 8007a70:	687a      	ldr	r2, [r7, #4]
 8007a72:	215e      	movs	r1, #94	@ 0x5e
 8007a74:	5a52      	ldrh	r2, [r2, r1]
 8007a76:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007a78:	0001      	movs	r1, r0
 8007a7a:	187b      	adds	r3, r7, r1
 8007a7c:	881b      	ldrh	r3, [r3, #0]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d044      	beq.n	8007b0c <UART_RxISR_8BIT_FIFOEN+0x328>
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	2268      	movs	r2, #104	@ 0x68
 8007a86:	5a9b      	ldrh	r3, [r3, r2]
 8007a88:	187a      	adds	r2, r7, r1
 8007a8a:	8812      	ldrh	r2, [r2, #0]
 8007a8c:	429a      	cmp	r2, r3
 8007a8e:	d23d      	bcs.n	8007b0c <UART_RxISR_8BIT_FIFOEN+0x328>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a90:	f3ef 8310 	mrs	r3, PRIMASK
 8007a94:	60bb      	str	r3, [r7, #8]
  return(result);
 8007a96:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007a98:	657b      	str	r3, [r7, #84]	@ 0x54
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	f383 8810 	msr	PRIMASK, r3
}
 8007aa4:	46c0      	nop			@ (mov r8, r8)
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	689a      	ldr	r2, [r3, #8]
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	491d      	ldr	r1, [pc, #116]	@ (8007b28 <UART_RxISR_8BIT_FIFOEN+0x344>)
 8007ab2:	400a      	ands	r2, r1
 8007ab4:	609a      	str	r2, [r3, #8]
 8007ab6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ab8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007aba:	693b      	ldr	r3, [r7, #16]
 8007abc:	f383 8810 	msr	PRIMASK, r3
}
 8007ac0:	46c0      	nop			@ (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	4a19      	ldr	r2, [pc, #100]	@ (8007b2c <UART_RxISR_8BIT_FIFOEN+0x348>)
 8007ac6:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ac8:	f3ef 8310 	mrs	r3, PRIMASK
 8007acc:	617b      	str	r3, [r7, #20]
  return(result);
 8007ace:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007ad0:	653b      	str	r3, [r7, #80]	@ 0x50
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ad6:	69bb      	ldr	r3, [r7, #24]
 8007ad8:	f383 8810 	msr	PRIMASK, r3
}
 8007adc:	46c0      	nop			@ (mov r8, r8)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	681a      	ldr	r2, [r3, #0]
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	2120      	movs	r1, #32
 8007aea:	430a      	orrs	r2, r1
 8007aec:	601a      	str	r2, [r3, #0]
 8007aee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007af0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007af2:	69fb      	ldr	r3, [r7, #28]
 8007af4:	f383 8810 	msr	PRIMASK, r3
}
 8007af8:	46c0      	nop			@ (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007afa:	e007      	b.n	8007b0c <UART_RxISR_8BIT_FIFOEN+0x328>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	699a      	ldr	r2, [r3, #24]
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	2108      	movs	r1, #8
 8007b08:	430a      	orrs	r2, r1
 8007b0a:	619a      	str	r2, [r3, #24]
}
 8007b0c:	46c0      	nop			@ (mov r8, r8)
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	b020      	add	sp, #128	@ 0x80
 8007b12:	bd80      	pop	{r7, pc}
 8007b14:	fffffeff 	.word	0xfffffeff
 8007b18:	effffffe 	.word	0xeffffffe
 8007b1c:	40008000 	.word	0x40008000
 8007b20:	40008400 	.word	0x40008400
 8007b24:	fbffffff 	.word	0xfbffffff
 8007b28:	efffffff 	.word	0xefffffff
 8007b2c:	0800743d 	.word	0x0800743d

08007b30 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b0a2      	sub	sp, #136	@ 0x88
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007b38:	2382      	movs	r3, #130	@ 0x82
 8007b3a:	18fb      	adds	r3, r7, r3
 8007b3c:	687a      	ldr	r2, [r7, #4]
 8007b3e:	2160      	movs	r1, #96	@ 0x60
 8007b40:	5a52      	ldrh	r2, [r2, r1]
 8007b42:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	69db      	ldr	r3, [r3, #28]
 8007b4a:	2284      	movs	r2, #132	@ 0x84
 8007b4c:	18ba      	adds	r2, r7, r2
 8007b4e:	6013      	str	r3, [r2, #0]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	67fb      	str	r3, [r7, #124]	@ 0x7c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	689b      	ldr	r3, [r3, #8]
 8007b5e:	67bb      	str	r3, [r7, #120]	@ 0x78

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	228c      	movs	r2, #140	@ 0x8c
 8007b64:	589b      	ldr	r3, [r3, r2]
 8007b66:	2b22      	cmp	r3, #34	@ 0x22
 8007b68:	d000      	beq.n	8007b6c <UART_RxISR_16BIT_FIFOEN+0x3c>
 8007b6a:	e179      	b.n	8007e60 <UART_RxISR_16BIT_FIFOEN+0x330>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007b6c:	2376      	movs	r3, #118	@ 0x76
 8007b6e:	18fb      	adds	r3, r7, r3
 8007b70:	687a      	ldr	r2, [r7, #4]
 8007b72:	2168      	movs	r1, #104	@ 0x68
 8007b74:	5a52      	ldrh	r2, [r2, r1]
 8007b76:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007b78:	e11e      	b.n	8007db8 <UART_RxISR_16BIT_FIFOEN+0x288>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007b80:	2174      	movs	r1, #116	@ 0x74
 8007b82:	187b      	adds	r3, r7, r1
 8007b84:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b8a:	673b      	str	r3, [r7, #112]	@ 0x70
      *tmp = (uint16_t)(uhdata & uhMask);
 8007b8c:	187b      	adds	r3, r7, r1
 8007b8e:	2282      	movs	r2, #130	@ 0x82
 8007b90:	18ba      	adds	r2, r7, r2
 8007b92:	881b      	ldrh	r3, [r3, #0]
 8007b94:	8812      	ldrh	r2, [r2, #0]
 8007b96:	4013      	ands	r3, r2
 8007b98:	b29a      	uxth	r2, r3
 8007b9a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007b9c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ba2:	1c9a      	adds	r2, r3, #2
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	225e      	movs	r2, #94	@ 0x5e
 8007bac:	5a9b      	ldrh	r3, [r3, r2]
 8007bae:	b29b      	uxth	r3, r3
 8007bb0:	3b01      	subs	r3, #1
 8007bb2:	b299      	uxth	r1, r3
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	225e      	movs	r2, #94	@ 0x5e
 8007bb8:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	69db      	ldr	r3, [r3, #28]
 8007bc0:	2184      	movs	r1, #132	@ 0x84
 8007bc2:	187a      	adds	r2, r7, r1
 8007bc4:	6013      	str	r3, [r2, #0]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007bc6:	187b      	adds	r3, r7, r1
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	2207      	movs	r2, #7
 8007bcc:	4013      	ands	r3, r2
 8007bce:	d04e      	beq.n	8007c6e <UART_RxISR_16BIT_FIFOEN+0x13e>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007bd0:	187b      	adds	r3, r7, r1
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	2201      	movs	r2, #1
 8007bd6:	4013      	ands	r3, r2
 8007bd8:	d010      	beq.n	8007bfc <UART_RxISR_16BIT_FIFOEN+0xcc>
 8007bda:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007bdc:	2380      	movs	r3, #128	@ 0x80
 8007bde:	005b      	lsls	r3, r3, #1
 8007be0:	4013      	ands	r3, r2
 8007be2:	d00b      	beq.n	8007bfc <UART_RxISR_16BIT_FIFOEN+0xcc>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	2201      	movs	r2, #1
 8007bea:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2290      	movs	r2, #144	@ 0x90
 8007bf0:	589b      	ldr	r3, [r3, r2]
 8007bf2:	2201      	movs	r2, #1
 8007bf4:	431a      	orrs	r2, r3
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2190      	movs	r1, #144	@ 0x90
 8007bfa:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007bfc:	2384      	movs	r3, #132	@ 0x84
 8007bfe:	18fb      	adds	r3, r7, r3
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	2202      	movs	r2, #2
 8007c04:	4013      	ands	r3, r2
 8007c06:	d00f      	beq.n	8007c28 <UART_RxISR_16BIT_FIFOEN+0xf8>
 8007c08:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007c0a:	2201      	movs	r2, #1
 8007c0c:	4013      	ands	r3, r2
 8007c0e:	d00b      	beq.n	8007c28 <UART_RxISR_16BIT_FIFOEN+0xf8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	2202      	movs	r2, #2
 8007c16:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2290      	movs	r2, #144	@ 0x90
 8007c1c:	589b      	ldr	r3, [r3, r2]
 8007c1e:	2204      	movs	r2, #4
 8007c20:	431a      	orrs	r2, r3
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2190      	movs	r1, #144	@ 0x90
 8007c26:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007c28:	2384      	movs	r3, #132	@ 0x84
 8007c2a:	18fb      	adds	r3, r7, r3
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	2204      	movs	r2, #4
 8007c30:	4013      	ands	r3, r2
 8007c32:	d00f      	beq.n	8007c54 <UART_RxISR_16BIT_FIFOEN+0x124>
 8007c34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007c36:	2201      	movs	r2, #1
 8007c38:	4013      	ands	r3, r2
 8007c3a:	d00b      	beq.n	8007c54 <UART_RxISR_16BIT_FIFOEN+0x124>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	2204      	movs	r2, #4
 8007c42:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2290      	movs	r2, #144	@ 0x90
 8007c48:	589b      	ldr	r3, [r3, r2]
 8007c4a:	2202      	movs	r2, #2
 8007c4c:	431a      	orrs	r2, r3
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2190      	movs	r1, #144	@ 0x90
 8007c52:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2290      	movs	r2, #144	@ 0x90
 8007c58:	589b      	ldr	r3, [r3, r2]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d007      	beq.n	8007c6e <UART_RxISR_16BIT_FIFOEN+0x13e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	0018      	movs	r0, r3
 8007c62:	f7fe fce5 	bl	8006630 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2290      	movs	r2, #144	@ 0x90
 8007c6a:	2100      	movs	r1, #0
 8007c6c:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	225e      	movs	r2, #94	@ 0x5e
 8007c72:	5a9b      	ldrh	r3, [r3, r2]
 8007c74:	b29b      	uxth	r3, r3
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d000      	beq.n	8007c7c <UART_RxISR_16BIT_FIFOEN+0x14c>
 8007c7a:	e09d      	b.n	8007db8 <UART_RxISR_16BIT_FIFOEN+0x288>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c7c:	f3ef 8310 	mrs	r3, PRIMASK
 8007c80:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8007c82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c84:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007c86:	2301      	movs	r3, #1
 8007c88:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007c8c:	f383 8810 	msr	PRIMASK, r3
}
 8007c90:	46c0      	nop			@ (mov r8, r8)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	681a      	ldr	r2, [r3, #0]
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	4976      	ldr	r1, [pc, #472]	@ (8007e78 <UART_RxISR_16BIT_FIFOEN+0x348>)
 8007c9e:	400a      	ands	r2, r1
 8007ca0:	601a      	str	r2, [r3, #0]
 8007ca2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ca4:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ca6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007ca8:	f383 8810 	msr	PRIMASK, r3
}
 8007cac:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007cae:	f3ef 8310 	mrs	r3, PRIMASK
 8007cb2:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8007cb4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007cb6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007cb8:	2301      	movs	r3, #1
 8007cba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007cbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007cbe:	f383 8810 	msr	PRIMASK, r3
}
 8007cc2:	46c0      	nop			@ (mov r8, r8)
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	689a      	ldr	r2, [r3, #8]
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	496b      	ldr	r1, [pc, #428]	@ (8007e7c <UART_RxISR_16BIT_FIFOEN+0x34c>)
 8007cd0:	400a      	ands	r2, r1
 8007cd2:	609a      	str	r2, [r3, #8]
 8007cd4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007cd6:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007cd8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007cda:	f383 8810 	msr	PRIMASK, r3
}
 8007cde:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	228c      	movs	r2, #140	@ 0x8c
 8007ce4:	2120      	movs	r1, #32
 8007ce6:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2200      	movs	r2, #0
 8007cec:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	4a61      	ldr	r2, [pc, #388]	@ (8007e80 <UART_RxISR_16BIT_FIFOEN+0x350>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d024      	beq.n	8007d48 <UART_RxISR_16BIT_FIFOEN+0x218>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	4a60      	ldr	r2, [pc, #384]	@ (8007e84 <UART_RxISR_16BIT_FIFOEN+0x354>)
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d01f      	beq.n	8007d48 <UART_RxISR_16BIT_FIFOEN+0x218>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	685a      	ldr	r2, [r3, #4]
 8007d0e:	2380      	movs	r3, #128	@ 0x80
 8007d10:	041b      	lsls	r3, r3, #16
 8007d12:	4013      	ands	r3, r2
 8007d14:	d018      	beq.n	8007d48 <UART_RxISR_16BIT_FIFOEN+0x218>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007d16:	f3ef 8310 	mrs	r3, PRIMASK
 8007d1a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8007d1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007d1e:	667b      	str	r3, [r7, #100]	@ 0x64
 8007d20:	2301      	movs	r3, #1
 8007d22:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d26:	f383 8810 	msr	PRIMASK, r3
}
 8007d2a:	46c0      	nop			@ (mov r8, r8)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	681a      	ldr	r2, [r3, #0]
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	4954      	ldr	r1, [pc, #336]	@ (8007e88 <UART_RxISR_16BIT_FIFOEN+0x358>)
 8007d38:	400a      	ands	r2, r1
 8007d3a:	601a      	str	r2, [r3, #0]
 8007d3c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d3e:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d42:	f383 8810 	msr	PRIMASK, r3
}
 8007d46:	46c0      	nop			@ (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d4c:	2b01      	cmp	r3, #1
 8007d4e:	d12f      	bne.n	8007db0 <UART_RxISR_16BIT_FIFOEN+0x280>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2200      	movs	r2, #0
 8007d54:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007d56:	f3ef 8310 	mrs	r3, PRIMASK
 8007d5a:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8007d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d5e:	663b      	str	r3, [r7, #96]	@ 0x60
 8007d60:	2301      	movs	r3, #1
 8007d62:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d66:	f383 8810 	msr	PRIMASK, r3
}
 8007d6a:	46c0      	nop			@ (mov r8, r8)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	681a      	ldr	r2, [r3, #0]
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	2110      	movs	r1, #16
 8007d78:	438a      	bics	r2, r1
 8007d7a:	601a      	str	r2, [r3, #0]
 8007d7c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007d7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d82:	f383 8810 	msr	PRIMASK, r3
}
 8007d86:	46c0      	nop			@ (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	69db      	ldr	r3, [r3, #28]
 8007d8e:	2210      	movs	r2, #16
 8007d90:	4013      	ands	r3, r2
 8007d92:	2b10      	cmp	r3, #16
 8007d94:	d103      	bne.n	8007d9e <UART_RxISR_16BIT_FIFOEN+0x26e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	2210      	movs	r2, #16
 8007d9c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	225c      	movs	r2, #92	@ 0x5c
 8007da2:	5a9a      	ldrh	r2, [r3, r2]
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	0011      	movs	r1, r2
 8007da8:	0018      	movs	r0, r3
 8007daa:	f7fe fc49 	bl	8006640 <HAL_UARTEx_RxEventCallback>
 8007dae:	e003      	b.n	8007db8 <UART_RxISR_16BIT_FIFOEN+0x288>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	0018      	movs	r0, r3
 8007db4:	f7fb fe72 	bl	8003a9c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007db8:	2376      	movs	r3, #118	@ 0x76
 8007dba:	18fb      	adds	r3, r7, r3
 8007dbc:	881b      	ldrh	r3, [r3, #0]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d006      	beq.n	8007dd0 <UART_RxISR_16BIT_FIFOEN+0x2a0>
 8007dc2:	2384      	movs	r3, #132	@ 0x84
 8007dc4:	18fb      	adds	r3, r7, r3
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	2220      	movs	r2, #32
 8007dca:	4013      	ands	r3, r2
 8007dcc:	d000      	beq.n	8007dd0 <UART_RxISR_16BIT_FIFOEN+0x2a0>
 8007dce:	e6d4      	b.n	8007b7a <UART_RxISR_16BIT_FIFOEN+0x4a>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007dd0:	205e      	movs	r0, #94	@ 0x5e
 8007dd2:	183b      	adds	r3, r7, r0
 8007dd4:	687a      	ldr	r2, [r7, #4]
 8007dd6:	215e      	movs	r1, #94	@ 0x5e
 8007dd8:	5a52      	ldrh	r2, [r2, r1]
 8007dda:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007ddc:	0001      	movs	r1, r0
 8007dde:	187b      	adds	r3, r7, r1
 8007de0:	881b      	ldrh	r3, [r3, #0]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d044      	beq.n	8007e70 <UART_RxISR_16BIT_FIFOEN+0x340>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2268      	movs	r2, #104	@ 0x68
 8007dea:	5a9b      	ldrh	r3, [r3, r2]
 8007dec:	187a      	adds	r2, r7, r1
 8007dee:	8812      	ldrh	r2, [r2, #0]
 8007df0:	429a      	cmp	r2, r3
 8007df2:	d23d      	bcs.n	8007e70 <UART_RxISR_16BIT_FIFOEN+0x340>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007df4:	f3ef 8310 	mrs	r3, PRIMASK
 8007df8:	60fb      	str	r3, [r7, #12]
  return(result);
 8007dfa:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007dfc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007dfe:	2301      	movs	r3, #1
 8007e00:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e02:	693b      	ldr	r3, [r7, #16]
 8007e04:	f383 8810 	msr	PRIMASK, r3
}
 8007e08:	46c0      	nop			@ (mov r8, r8)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	689a      	ldr	r2, [r3, #8]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	491d      	ldr	r1, [pc, #116]	@ (8007e8c <UART_RxISR_16BIT_FIFOEN+0x35c>)
 8007e16:	400a      	ands	r2, r1
 8007e18:	609a      	str	r2, [r3, #8]
 8007e1a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007e1c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e1e:	697b      	ldr	r3, [r7, #20]
 8007e20:	f383 8810 	msr	PRIMASK, r3
}
 8007e24:	46c0      	nop			@ (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	4a19      	ldr	r2, [pc, #100]	@ (8007e90 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8007e2a:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e2c:	f3ef 8310 	mrs	r3, PRIMASK
 8007e30:	61bb      	str	r3, [r7, #24]
  return(result);
 8007e32:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007e34:	657b      	str	r3, [r7, #84]	@ 0x54
 8007e36:	2301      	movs	r3, #1
 8007e38:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e3a:	69fb      	ldr	r3, [r7, #28]
 8007e3c:	f383 8810 	msr	PRIMASK, r3
}
 8007e40:	46c0      	nop			@ (mov r8, r8)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	681a      	ldr	r2, [r3, #0]
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	2120      	movs	r1, #32
 8007e4e:	430a      	orrs	r2, r1
 8007e50:	601a      	str	r2, [r3, #0]
 8007e52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e54:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e56:	6a3b      	ldr	r3, [r7, #32]
 8007e58:	f383 8810 	msr	PRIMASK, r3
}
 8007e5c:	46c0      	nop			@ (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007e5e:	e007      	b.n	8007e70 <UART_RxISR_16BIT_FIFOEN+0x340>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	699a      	ldr	r2, [r3, #24]
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	2108      	movs	r1, #8
 8007e6c:	430a      	orrs	r2, r1
 8007e6e:	619a      	str	r2, [r3, #24]
}
 8007e70:	46c0      	nop			@ (mov r8, r8)
 8007e72:	46bd      	mov	sp, r7
 8007e74:	b022      	add	sp, #136	@ 0x88
 8007e76:	bd80      	pop	{r7, pc}
 8007e78:	fffffeff 	.word	0xfffffeff
 8007e7c:	effffffe 	.word	0xeffffffe
 8007e80:	40008000 	.word	0x40008000
 8007e84:	40008400 	.word	0x40008400
 8007e88:	fbffffff 	.word	0xfbffffff
 8007e8c:	efffffff 	.word	0xefffffff
 8007e90:	08007611 	.word	0x08007611

08007e94 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b082      	sub	sp, #8
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007e9c:	46c0      	nop			@ (mov r8, r8)
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	b002      	add	sp, #8
 8007ea2:	bd80      	pop	{r7, pc}

08007ea4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b082      	sub	sp, #8
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007eac:	46c0      	nop			@ (mov r8, r8)
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	b002      	add	sp, #8
 8007eb2:	bd80      	pop	{r7, pc}

08007eb4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b082      	sub	sp, #8
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007ebc:	46c0      	nop			@ (mov r8, r8)
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	b002      	add	sp, #8
 8007ec2:	bd80      	pop	{r7, pc}

08007ec4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b084      	sub	sp, #16
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2284      	movs	r2, #132	@ 0x84
 8007ed0:	5c9b      	ldrb	r3, [r3, r2]
 8007ed2:	2b01      	cmp	r3, #1
 8007ed4:	d101      	bne.n	8007eda <HAL_UARTEx_DisableFifoMode+0x16>
 8007ed6:	2302      	movs	r3, #2
 8007ed8:	e027      	b.n	8007f2a <HAL_UARTEx_DisableFifoMode+0x66>
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2284      	movs	r2, #132	@ 0x84
 8007ede:	2101      	movs	r1, #1
 8007ee0:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2288      	movs	r2, #136	@ 0x88
 8007ee6:	2124      	movs	r1, #36	@ 0x24
 8007ee8:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	681a      	ldr	r2, [r3, #0]
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	2101      	movs	r1, #1
 8007efe:	438a      	bics	r2, r1
 8007f00:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	4a0b      	ldr	r2, [pc, #44]	@ (8007f34 <HAL_UARTEx_DisableFifoMode+0x70>)
 8007f06:	4013      	ands	r3, r2
 8007f08:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	68fa      	ldr	r2, [r7, #12]
 8007f16:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2288      	movs	r2, #136	@ 0x88
 8007f1c:	2120      	movs	r1, #32
 8007f1e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2284      	movs	r2, #132	@ 0x84
 8007f24:	2100      	movs	r1, #0
 8007f26:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007f28:	2300      	movs	r3, #0
}
 8007f2a:	0018      	movs	r0, r3
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	b004      	add	sp, #16
 8007f30:	bd80      	pop	{r7, pc}
 8007f32:	46c0      	nop			@ (mov r8, r8)
 8007f34:	dfffffff 	.word	0xdfffffff

08007f38 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b084      	sub	sp, #16
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
 8007f40:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2284      	movs	r2, #132	@ 0x84
 8007f46:	5c9b      	ldrb	r3, [r3, r2]
 8007f48:	2b01      	cmp	r3, #1
 8007f4a:	d101      	bne.n	8007f50 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007f4c:	2302      	movs	r3, #2
 8007f4e:	e02e      	b.n	8007fae <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2284      	movs	r2, #132	@ 0x84
 8007f54:	2101      	movs	r1, #1
 8007f56:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2288      	movs	r2, #136	@ 0x88
 8007f5c:	2124      	movs	r1, #36	@ 0x24
 8007f5e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	681a      	ldr	r2, [r3, #0]
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	2101      	movs	r1, #1
 8007f74:	438a      	bics	r2, r1
 8007f76:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	689b      	ldr	r3, [r3, #8]
 8007f7e:	00db      	lsls	r3, r3, #3
 8007f80:	08d9      	lsrs	r1, r3, #3
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	683a      	ldr	r2, [r7, #0]
 8007f88:	430a      	orrs	r2, r1
 8007f8a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	0018      	movs	r0, r3
 8007f90:	f000 f854 	bl	800803c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	68fa      	ldr	r2, [r7, #12]
 8007f9a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2288      	movs	r2, #136	@ 0x88
 8007fa0:	2120      	movs	r1, #32
 8007fa2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2284      	movs	r2, #132	@ 0x84
 8007fa8:	2100      	movs	r1, #0
 8007faa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007fac:	2300      	movs	r3, #0
}
 8007fae:	0018      	movs	r0, r3
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	b004      	add	sp, #16
 8007fb4:	bd80      	pop	{r7, pc}
	...

08007fb8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b084      	sub	sp, #16
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
 8007fc0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2284      	movs	r2, #132	@ 0x84
 8007fc6:	5c9b      	ldrb	r3, [r3, r2]
 8007fc8:	2b01      	cmp	r3, #1
 8007fca:	d101      	bne.n	8007fd0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007fcc:	2302      	movs	r3, #2
 8007fce:	e02f      	b.n	8008030 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2284      	movs	r2, #132	@ 0x84
 8007fd4:	2101      	movs	r1, #1
 8007fd6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2288      	movs	r2, #136	@ 0x88
 8007fdc:	2124      	movs	r1, #36	@ 0x24
 8007fde:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	681a      	ldr	r2, [r3, #0]
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	2101      	movs	r1, #1
 8007ff4:	438a      	bics	r2, r1
 8007ff6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	689b      	ldr	r3, [r3, #8]
 8007ffe:	4a0e      	ldr	r2, [pc, #56]	@ (8008038 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8008000:	4013      	ands	r3, r2
 8008002:	0019      	movs	r1, r3
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	683a      	ldr	r2, [r7, #0]
 800800a:	430a      	orrs	r2, r1
 800800c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	0018      	movs	r0, r3
 8008012:	f000 f813 	bl	800803c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	68fa      	ldr	r2, [r7, #12]
 800801c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2288      	movs	r2, #136	@ 0x88
 8008022:	2120      	movs	r1, #32
 8008024:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2284      	movs	r2, #132	@ 0x84
 800802a:	2100      	movs	r1, #0
 800802c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800802e:	2300      	movs	r3, #0
}
 8008030:	0018      	movs	r0, r3
 8008032:	46bd      	mov	sp, r7
 8008034:	b004      	add	sp, #16
 8008036:	bd80      	pop	{r7, pc}
 8008038:	f1ffffff 	.word	0xf1ffffff

0800803c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800803c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800803e:	b085      	sub	sp, #20
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008048:	2b00      	cmp	r3, #0
 800804a:	d108      	bne.n	800805e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	226a      	movs	r2, #106	@ 0x6a
 8008050:	2101      	movs	r1, #1
 8008052:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2268      	movs	r2, #104	@ 0x68
 8008058:	2101      	movs	r1, #1
 800805a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800805c:	e043      	b.n	80080e6 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800805e:	260f      	movs	r6, #15
 8008060:	19bb      	adds	r3, r7, r6
 8008062:	2208      	movs	r2, #8
 8008064:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008066:	200e      	movs	r0, #14
 8008068:	183b      	adds	r3, r7, r0
 800806a:	2208      	movs	r2, #8
 800806c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	689b      	ldr	r3, [r3, #8]
 8008074:	0e5b      	lsrs	r3, r3, #25
 8008076:	b2da      	uxtb	r2, r3
 8008078:	240d      	movs	r4, #13
 800807a:	193b      	adds	r3, r7, r4
 800807c:	2107      	movs	r1, #7
 800807e:	400a      	ands	r2, r1
 8008080:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	689b      	ldr	r3, [r3, #8]
 8008088:	0f5b      	lsrs	r3, r3, #29
 800808a:	b2da      	uxtb	r2, r3
 800808c:	250c      	movs	r5, #12
 800808e:	197b      	adds	r3, r7, r5
 8008090:	2107      	movs	r1, #7
 8008092:	400a      	ands	r2, r1
 8008094:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008096:	183b      	adds	r3, r7, r0
 8008098:	781b      	ldrb	r3, [r3, #0]
 800809a:	197a      	adds	r2, r7, r5
 800809c:	7812      	ldrb	r2, [r2, #0]
 800809e:	4914      	ldr	r1, [pc, #80]	@ (80080f0 <UARTEx_SetNbDataToProcess+0xb4>)
 80080a0:	5c8a      	ldrb	r2, [r1, r2]
 80080a2:	435a      	muls	r2, r3
 80080a4:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80080a6:	197b      	adds	r3, r7, r5
 80080a8:	781b      	ldrb	r3, [r3, #0]
 80080aa:	4a12      	ldr	r2, [pc, #72]	@ (80080f4 <UARTEx_SetNbDataToProcess+0xb8>)
 80080ac:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80080ae:	0019      	movs	r1, r3
 80080b0:	f7f8 f8ce 	bl	8000250 <__divsi3>
 80080b4:	0003      	movs	r3, r0
 80080b6:	b299      	uxth	r1, r3
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	226a      	movs	r2, #106	@ 0x6a
 80080bc:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80080be:	19bb      	adds	r3, r7, r6
 80080c0:	781b      	ldrb	r3, [r3, #0]
 80080c2:	193a      	adds	r2, r7, r4
 80080c4:	7812      	ldrb	r2, [r2, #0]
 80080c6:	490a      	ldr	r1, [pc, #40]	@ (80080f0 <UARTEx_SetNbDataToProcess+0xb4>)
 80080c8:	5c8a      	ldrb	r2, [r1, r2]
 80080ca:	435a      	muls	r2, r3
 80080cc:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80080ce:	193b      	adds	r3, r7, r4
 80080d0:	781b      	ldrb	r3, [r3, #0]
 80080d2:	4a08      	ldr	r2, [pc, #32]	@ (80080f4 <UARTEx_SetNbDataToProcess+0xb8>)
 80080d4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80080d6:	0019      	movs	r1, r3
 80080d8:	f7f8 f8ba 	bl	8000250 <__divsi3>
 80080dc:	0003      	movs	r3, r0
 80080de:	b299      	uxth	r1, r3
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2268      	movs	r2, #104	@ 0x68
 80080e4:	5299      	strh	r1, [r3, r2]
}
 80080e6:	46c0      	nop			@ (mov r8, r8)
 80080e8:	46bd      	mov	sp, r7
 80080ea:	b005      	add	sp, #20
 80080ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080ee:	46c0      	nop			@ (mov r8, r8)
 80080f0:	0800ce40 	.word	0x0800ce40
 80080f4:	0800ce48 	.word	0x0800ce48

080080f8 <atof>:
 80080f8:	b510      	push	{r4, lr}
 80080fa:	2100      	movs	r1, #0
 80080fc:	f000 fe20 	bl	8008d40 <strtod>
 8008100:	bd10      	pop	{r4, pc}
	...

08008104 <sulp>:
 8008104:	b570      	push	{r4, r5, r6, lr}
 8008106:	0016      	movs	r6, r2
 8008108:	000d      	movs	r5, r1
 800810a:	f003 fdcb 	bl	800bca4 <__ulp>
 800810e:	2e00      	cmp	r6, #0
 8008110:	d00d      	beq.n	800812e <sulp+0x2a>
 8008112:	236b      	movs	r3, #107	@ 0x6b
 8008114:	006a      	lsls	r2, r5, #1
 8008116:	0d52      	lsrs	r2, r2, #21
 8008118:	1a9b      	subs	r3, r3, r2
 800811a:	2b00      	cmp	r3, #0
 800811c:	dd07      	ble.n	800812e <sulp+0x2a>
 800811e:	2400      	movs	r4, #0
 8008120:	4a03      	ldr	r2, [pc, #12]	@ (8008130 <sulp+0x2c>)
 8008122:	051b      	lsls	r3, r3, #20
 8008124:	189d      	adds	r5, r3, r2
 8008126:	002b      	movs	r3, r5
 8008128:	0022      	movs	r2, r4
 800812a:	f7f9 fb15 	bl	8001758 <__aeabi_dmul>
 800812e:	bd70      	pop	{r4, r5, r6, pc}
 8008130:	3ff00000 	.word	0x3ff00000

08008134 <_strtod_l>:
 8008134:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008136:	b0a3      	sub	sp, #140	@ 0x8c
 8008138:	921b      	str	r2, [sp, #108]	@ 0x6c
 800813a:	2200      	movs	r2, #0
 800813c:	2600      	movs	r6, #0
 800813e:	2700      	movs	r7, #0
 8008140:	9005      	str	r0, [sp, #20]
 8008142:	9109      	str	r1, [sp, #36]	@ 0x24
 8008144:	921e      	str	r2, [sp, #120]	@ 0x78
 8008146:	911d      	str	r1, [sp, #116]	@ 0x74
 8008148:	780a      	ldrb	r2, [r1, #0]
 800814a:	2a2b      	cmp	r2, #43	@ 0x2b
 800814c:	d053      	beq.n	80081f6 <_strtod_l+0xc2>
 800814e:	d83f      	bhi.n	80081d0 <_strtod_l+0x9c>
 8008150:	2a0d      	cmp	r2, #13
 8008152:	d839      	bhi.n	80081c8 <_strtod_l+0x94>
 8008154:	2a08      	cmp	r2, #8
 8008156:	d839      	bhi.n	80081cc <_strtod_l+0x98>
 8008158:	2a00      	cmp	r2, #0
 800815a:	d042      	beq.n	80081e2 <_strtod_l+0xae>
 800815c:	2200      	movs	r2, #0
 800815e:	9212      	str	r2, [sp, #72]	@ 0x48
 8008160:	2100      	movs	r1, #0
 8008162:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 8008164:	910c      	str	r1, [sp, #48]	@ 0x30
 8008166:	782a      	ldrb	r2, [r5, #0]
 8008168:	2a30      	cmp	r2, #48	@ 0x30
 800816a:	d000      	beq.n	800816e <_strtod_l+0x3a>
 800816c:	e083      	b.n	8008276 <_strtod_l+0x142>
 800816e:	786a      	ldrb	r2, [r5, #1]
 8008170:	3120      	adds	r1, #32
 8008172:	438a      	bics	r2, r1
 8008174:	2a58      	cmp	r2, #88	@ 0x58
 8008176:	d000      	beq.n	800817a <_strtod_l+0x46>
 8008178:	e073      	b.n	8008262 <_strtod_l+0x12e>
 800817a:	9302      	str	r3, [sp, #8]
 800817c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800817e:	4a9b      	ldr	r2, [pc, #620]	@ (80083ec <_strtod_l+0x2b8>)
 8008180:	9301      	str	r3, [sp, #4]
 8008182:	ab1e      	add	r3, sp, #120	@ 0x78
 8008184:	9300      	str	r3, [sp, #0]
 8008186:	9805      	ldr	r0, [sp, #20]
 8008188:	ab1f      	add	r3, sp, #124	@ 0x7c
 800818a:	a91d      	add	r1, sp, #116	@ 0x74
 800818c:	f002 fe42 	bl	800ae14 <__gethex>
 8008190:	230f      	movs	r3, #15
 8008192:	0002      	movs	r2, r0
 8008194:	401a      	ands	r2, r3
 8008196:	0004      	movs	r4, r0
 8008198:	9206      	str	r2, [sp, #24]
 800819a:	4218      	tst	r0, r3
 800819c:	d005      	beq.n	80081aa <_strtod_l+0x76>
 800819e:	2a06      	cmp	r2, #6
 80081a0:	d12b      	bne.n	80081fa <_strtod_l+0xc6>
 80081a2:	2300      	movs	r3, #0
 80081a4:	3501      	adds	r5, #1
 80081a6:	951d      	str	r5, [sp, #116]	@ 0x74
 80081a8:	9312      	str	r3, [sp, #72]	@ 0x48
 80081aa:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d002      	beq.n	80081b6 <_strtod_l+0x82>
 80081b0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80081b2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80081b4:	6013      	str	r3, [r2, #0]
 80081b6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d019      	beq.n	80081f0 <_strtod_l+0xbc>
 80081bc:	2380      	movs	r3, #128	@ 0x80
 80081be:	0030      	movs	r0, r6
 80081c0:	061b      	lsls	r3, r3, #24
 80081c2:	18f9      	adds	r1, r7, r3
 80081c4:	b023      	add	sp, #140	@ 0x8c
 80081c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081c8:	2a20      	cmp	r2, #32
 80081ca:	d1c7      	bne.n	800815c <_strtod_l+0x28>
 80081cc:	3101      	adds	r1, #1
 80081ce:	e7ba      	b.n	8008146 <_strtod_l+0x12>
 80081d0:	2a2d      	cmp	r2, #45	@ 0x2d
 80081d2:	d1c3      	bne.n	800815c <_strtod_l+0x28>
 80081d4:	3a2c      	subs	r2, #44	@ 0x2c
 80081d6:	9212      	str	r2, [sp, #72]	@ 0x48
 80081d8:	1c4a      	adds	r2, r1, #1
 80081da:	921d      	str	r2, [sp, #116]	@ 0x74
 80081dc:	784a      	ldrb	r2, [r1, #1]
 80081de:	2a00      	cmp	r2, #0
 80081e0:	d1be      	bne.n	8008160 <_strtod_l+0x2c>
 80081e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081e4:	931d      	str	r3, [sp, #116]	@ 0x74
 80081e6:	2300      	movs	r3, #0
 80081e8:	9312      	str	r3, [sp, #72]	@ 0x48
 80081ea:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d1df      	bne.n	80081b0 <_strtod_l+0x7c>
 80081f0:	0030      	movs	r0, r6
 80081f2:	0039      	movs	r1, r7
 80081f4:	e7e6      	b.n	80081c4 <_strtod_l+0x90>
 80081f6:	2200      	movs	r2, #0
 80081f8:	e7ed      	b.n	80081d6 <_strtod_l+0xa2>
 80081fa:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 80081fc:	2a00      	cmp	r2, #0
 80081fe:	d007      	beq.n	8008210 <_strtod_l+0xdc>
 8008200:	2135      	movs	r1, #53	@ 0x35
 8008202:	a820      	add	r0, sp, #128	@ 0x80
 8008204:	f003 fe44 	bl	800be90 <__copybits>
 8008208:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800820a:	9805      	ldr	r0, [sp, #20]
 800820c:	f003 fa06 	bl	800b61c <_Bfree>
 8008210:	9806      	ldr	r0, [sp, #24]
 8008212:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8008214:	3801      	subs	r0, #1
 8008216:	2804      	cmp	r0, #4
 8008218:	d806      	bhi.n	8008228 <_strtod_l+0xf4>
 800821a:	f7f7 ff7b 	bl	8000114 <__gnu_thumb1_case_uqi>
 800821e:	0312      	.short	0x0312
 8008220:	1e1c      	.short	0x1e1c
 8008222:	12          	.byte	0x12
 8008223:	00          	.byte	0x00
 8008224:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008226:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 8008228:	05e4      	lsls	r4, r4, #23
 800822a:	d502      	bpl.n	8008232 <_strtod_l+0xfe>
 800822c:	2380      	movs	r3, #128	@ 0x80
 800822e:	061b      	lsls	r3, r3, #24
 8008230:	431f      	orrs	r7, r3
 8008232:	4b6f      	ldr	r3, [pc, #444]	@ (80083f0 <_strtod_l+0x2bc>)
 8008234:	423b      	tst	r3, r7
 8008236:	d1b8      	bne.n	80081aa <_strtod_l+0x76>
 8008238:	f001 fe5a 	bl	8009ef0 <__errno>
 800823c:	2322      	movs	r3, #34	@ 0x22
 800823e:	6003      	str	r3, [r0, #0]
 8008240:	e7b3      	b.n	80081aa <_strtod_l+0x76>
 8008242:	496c      	ldr	r1, [pc, #432]	@ (80083f4 <_strtod_l+0x2c0>)
 8008244:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008246:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008248:	400a      	ands	r2, r1
 800824a:	496b      	ldr	r1, [pc, #428]	@ (80083f8 <_strtod_l+0x2c4>)
 800824c:	185b      	adds	r3, r3, r1
 800824e:	051b      	lsls	r3, r3, #20
 8008250:	431a      	orrs	r2, r3
 8008252:	0017      	movs	r7, r2
 8008254:	e7e8      	b.n	8008228 <_strtod_l+0xf4>
 8008256:	4f66      	ldr	r7, [pc, #408]	@ (80083f0 <_strtod_l+0x2bc>)
 8008258:	e7e6      	b.n	8008228 <_strtod_l+0xf4>
 800825a:	2601      	movs	r6, #1
 800825c:	4f67      	ldr	r7, [pc, #412]	@ (80083fc <_strtod_l+0x2c8>)
 800825e:	4276      	negs	r6, r6
 8008260:	e7e2      	b.n	8008228 <_strtod_l+0xf4>
 8008262:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008264:	1c5a      	adds	r2, r3, #1
 8008266:	921d      	str	r2, [sp, #116]	@ 0x74
 8008268:	785b      	ldrb	r3, [r3, #1]
 800826a:	2b30      	cmp	r3, #48	@ 0x30
 800826c:	d0f9      	beq.n	8008262 <_strtod_l+0x12e>
 800826e:	2b00      	cmp	r3, #0
 8008270:	d09b      	beq.n	80081aa <_strtod_l+0x76>
 8008272:	2301      	movs	r3, #1
 8008274:	930c      	str	r3, [sp, #48]	@ 0x30
 8008276:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008278:	220a      	movs	r2, #10
 800827a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800827c:	2300      	movs	r3, #0
 800827e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008280:	930d      	str	r3, [sp, #52]	@ 0x34
 8008282:	9308      	str	r3, [sp, #32]
 8008284:	981d      	ldr	r0, [sp, #116]	@ 0x74
 8008286:	7804      	ldrb	r4, [r0, #0]
 8008288:	0023      	movs	r3, r4
 800828a:	3b30      	subs	r3, #48	@ 0x30
 800828c:	b2d9      	uxtb	r1, r3
 800828e:	2909      	cmp	r1, #9
 8008290:	d927      	bls.n	80082e2 <_strtod_l+0x1ae>
 8008292:	2201      	movs	r2, #1
 8008294:	495a      	ldr	r1, [pc, #360]	@ (8008400 <_strtod_l+0x2cc>)
 8008296:	f001 fd3d 	bl	8009d14 <strncmp>
 800829a:	2800      	cmp	r0, #0
 800829c:	d033      	beq.n	8008306 <_strtod_l+0x1d2>
 800829e:	2000      	movs	r0, #0
 80082a0:	0023      	movs	r3, r4
 80082a2:	4684      	mov	ip, r0
 80082a4:	9a08      	ldr	r2, [sp, #32]
 80082a6:	900e      	str	r0, [sp, #56]	@ 0x38
 80082a8:	9206      	str	r2, [sp, #24]
 80082aa:	2220      	movs	r2, #32
 80082ac:	0019      	movs	r1, r3
 80082ae:	4391      	bics	r1, r2
 80082b0:	000a      	movs	r2, r1
 80082b2:	2100      	movs	r1, #0
 80082b4:	9107      	str	r1, [sp, #28]
 80082b6:	2a45      	cmp	r2, #69	@ 0x45
 80082b8:	d000      	beq.n	80082bc <_strtod_l+0x188>
 80082ba:	e0cb      	b.n	8008454 <_strtod_l+0x320>
 80082bc:	9b06      	ldr	r3, [sp, #24]
 80082be:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80082c0:	4303      	orrs	r3, r0
 80082c2:	4313      	orrs	r3, r2
 80082c4:	428b      	cmp	r3, r1
 80082c6:	d08c      	beq.n	80081e2 <_strtod_l+0xae>
 80082c8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80082ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80082cc:	3301      	adds	r3, #1
 80082ce:	931d      	str	r3, [sp, #116]	@ 0x74
 80082d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082d2:	785b      	ldrb	r3, [r3, #1]
 80082d4:	2b2b      	cmp	r3, #43	@ 0x2b
 80082d6:	d07b      	beq.n	80083d0 <_strtod_l+0x29c>
 80082d8:	000c      	movs	r4, r1
 80082da:	2b2d      	cmp	r3, #45	@ 0x2d
 80082dc:	d17e      	bne.n	80083dc <_strtod_l+0x2a8>
 80082de:	2401      	movs	r4, #1
 80082e0:	e077      	b.n	80083d2 <_strtod_l+0x29e>
 80082e2:	9908      	ldr	r1, [sp, #32]
 80082e4:	2908      	cmp	r1, #8
 80082e6:	dc09      	bgt.n	80082fc <_strtod_l+0x1c8>
 80082e8:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80082ea:	4351      	muls	r1, r2
 80082ec:	185b      	adds	r3, r3, r1
 80082ee:	930d      	str	r3, [sp, #52]	@ 0x34
 80082f0:	9b08      	ldr	r3, [sp, #32]
 80082f2:	3001      	adds	r0, #1
 80082f4:	3301      	adds	r3, #1
 80082f6:	9308      	str	r3, [sp, #32]
 80082f8:	901d      	str	r0, [sp, #116]	@ 0x74
 80082fa:	e7c3      	b.n	8008284 <_strtod_l+0x150>
 80082fc:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 80082fe:	4355      	muls	r5, r2
 8008300:	195b      	adds	r3, r3, r5
 8008302:	9310      	str	r3, [sp, #64]	@ 0x40
 8008304:	e7f4      	b.n	80082f0 <_strtod_l+0x1bc>
 8008306:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008308:	1c5a      	adds	r2, r3, #1
 800830a:	921d      	str	r2, [sp, #116]	@ 0x74
 800830c:	9a08      	ldr	r2, [sp, #32]
 800830e:	785b      	ldrb	r3, [r3, #1]
 8008310:	2a00      	cmp	r2, #0
 8008312:	d03e      	beq.n	8008392 <_strtod_l+0x25e>
 8008314:	900e      	str	r0, [sp, #56]	@ 0x38
 8008316:	9206      	str	r2, [sp, #24]
 8008318:	001a      	movs	r2, r3
 800831a:	3a30      	subs	r2, #48	@ 0x30
 800831c:	2a09      	cmp	r2, #9
 800831e:	d912      	bls.n	8008346 <_strtod_l+0x212>
 8008320:	2201      	movs	r2, #1
 8008322:	4694      	mov	ip, r2
 8008324:	e7c1      	b.n	80082aa <_strtod_l+0x176>
 8008326:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008328:	3001      	adds	r0, #1
 800832a:	1c5a      	adds	r2, r3, #1
 800832c:	921d      	str	r2, [sp, #116]	@ 0x74
 800832e:	785b      	ldrb	r3, [r3, #1]
 8008330:	2b30      	cmp	r3, #48	@ 0x30
 8008332:	d0f8      	beq.n	8008326 <_strtod_l+0x1f2>
 8008334:	001a      	movs	r2, r3
 8008336:	3a31      	subs	r2, #49	@ 0x31
 8008338:	2a08      	cmp	r2, #8
 800833a:	d844      	bhi.n	80083c6 <_strtod_l+0x292>
 800833c:	900e      	str	r0, [sp, #56]	@ 0x38
 800833e:	2000      	movs	r0, #0
 8008340:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8008342:	9006      	str	r0, [sp, #24]
 8008344:	9213      	str	r2, [sp, #76]	@ 0x4c
 8008346:	001c      	movs	r4, r3
 8008348:	1c42      	adds	r2, r0, #1
 800834a:	3c30      	subs	r4, #48	@ 0x30
 800834c:	2b30      	cmp	r3, #48	@ 0x30
 800834e:	d01a      	beq.n	8008386 <_strtod_l+0x252>
 8008350:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008352:	9906      	ldr	r1, [sp, #24]
 8008354:	189b      	adds	r3, r3, r2
 8008356:	930e      	str	r3, [sp, #56]	@ 0x38
 8008358:	230a      	movs	r3, #10
 800835a:	469c      	mov	ip, r3
 800835c:	9d06      	ldr	r5, [sp, #24]
 800835e:	1c4b      	adds	r3, r1, #1
 8008360:	1b5d      	subs	r5, r3, r5
 8008362:	42aa      	cmp	r2, r5
 8008364:	dc17      	bgt.n	8008396 <_strtod_l+0x262>
 8008366:	43c3      	mvns	r3, r0
 8008368:	9a06      	ldr	r2, [sp, #24]
 800836a:	17db      	asrs	r3, r3, #31
 800836c:	4003      	ands	r3, r0
 800836e:	18d1      	adds	r1, r2, r3
 8008370:	3201      	adds	r2, #1
 8008372:	18d3      	adds	r3, r2, r3
 8008374:	9306      	str	r3, [sp, #24]
 8008376:	2908      	cmp	r1, #8
 8008378:	dc1c      	bgt.n	80083b4 <_strtod_l+0x280>
 800837a:	230a      	movs	r3, #10
 800837c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800837e:	4353      	muls	r3, r2
 8008380:	2200      	movs	r2, #0
 8008382:	18e3      	adds	r3, r4, r3
 8008384:	930d      	str	r3, [sp, #52]	@ 0x34
 8008386:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008388:	0010      	movs	r0, r2
 800838a:	1c59      	adds	r1, r3, #1
 800838c:	911d      	str	r1, [sp, #116]	@ 0x74
 800838e:	785b      	ldrb	r3, [r3, #1]
 8008390:	e7c2      	b.n	8008318 <_strtod_l+0x1e4>
 8008392:	9808      	ldr	r0, [sp, #32]
 8008394:	e7cc      	b.n	8008330 <_strtod_l+0x1fc>
 8008396:	2908      	cmp	r1, #8
 8008398:	dc05      	bgt.n	80083a6 <_strtod_l+0x272>
 800839a:	4665      	mov	r5, ip
 800839c:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800839e:	4369      	muls	r1, r5
 80083a0:	910d      	str	r1, [sp, #52]	@ 0x34
 80083a2:	0019      	movs	r1, r3
 80083a4:	e7da      	b.n	800835c <_strtod_l+0x228>
 80083a6:	2b10      	cmp	r3, #16
 80083a8:	dcfb      	bgt.n	80083a2 <_strtod_l+0x26e>
 80083aa:	4661      	mov	r1, ip
 80083ac:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 80083ae:	434d      	muls	r5, r1
 80083b0:	9510      	str	r5, [sp, #64]	@ 0x40
 80083b2:	e7f6      	b.n	80083a2 <_strtod_l+0x26e>
 80083b4:	2200      	movs	r2, #0
 80083b6:	290f      	cmp	r1, #15
 80083b8:	dce5      	bgt.n	8008386 <_strtod_l+0x252>
 80083ba:	230a      	movs	r3, #10
 80083bc:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 80083be:	435d      	muls	r5, r3
 80083c0:	1963      	adds	r3, r4, r5
 80083c2:	9310      	str	r3, [sp, #64]	@ 0x40
 80083c4:	e7df      	b.n	8008386 <_strtod_l+0x252>
 80083c6:	2200      	movs	r2, #0
 80083c8:	920e      	str	r2, [sp, #56]	@ 0x38
 80083ca:	9206      	str	r2, [sp, #24]
 80083cc:	3201      	adds	r2, #1
 80083ce:	e7a8      	b.n	8008322 <_strtod_l+0x1ee>
 80083d0:	2400      	movs	r4, #0
 80083d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083d4:	3302      	adds	r3, #2
 80083d6:	931d      	str	r3, [sp, #116]	@ 0x74
 80083d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083da:	789b      	ldrb	r3, [r3, #2]
 80083dc:	001a      	movs	r2, r3
 80083de:	3a30      	subs	r2, #48	@ 0x30
 80083e0:	2a09      	cmp	r2, #9
 80083e2:	d913      	bls.n	800840c <_strtod_l+0x2d8>
 80083e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80083e6:	921d      	str	r2, [sp, #116]	@ 0x74
 80083e8:	2200      	movs	r2, #0
 80083ea:	e032      	b.n	8008452 <_strtod_l+0x31e>
 80083ec:	0800d094 	.word	0x0800d094
 80083f0:	7ff00000 	.word	0x7ff00000
 80083f4:	ffefffff 	.word	0xffefffff
 80083f8:	00000433 	.word	0x00000433
 80083fc:	7fffffff 	.word	0x7fffffff
 8008400:	0800ce50 	.word	0x0800ce50
 8008404:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008406:	1c5a      	adds	r2, r3, #1
 8008408:	921d      	str	r2, [sp, #116]	@ 0x74
 800840a:	785b      	ldrb	r3, [r3, #1]
 800840c:	2b30      	cmp	r3, #48	@ 0x30
 800840e:	d0f9      	beq.n	8008404 <_strtod_l+0x2d0>
 8008410:	2200      	movs	r2, #0
 8008412:	9207      	str	r2, [sp, #28]
 8008414:	001a      	movs	r2, r3
 8008416:	3a31      	subs	r2, #49	@ 0x31
 8008418:	2a08      	cmp	r2, #8
 800841a:	d81b      	bhi.n	8008454 <_strtod_l+0x320>
 800841c:	3b30      	subs	r3, #48	@ 0x30
 800841e:	001a      	movs	r2, r3
 8008420:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008422:	9307      	str	r3, [sp, #28]
 8008424:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008426:	1c59      	adds	r1, r3, #1
 8008428:	911d      	str	r1, [sp, #116]	@ 0x74
 800842a:	785b      	ldrb	r3, [r3, #1]
 800842c:	001d      	movs	r5, r3
 800842e:	3d30      	subs	r5, #48	@ 0x30
 8008430:	2d09      	cmp	r5, #9
 8008432:	d93a      	bls.n	80084aa <_strtod_l+0x376>
 8008434:	9d07      	ldr	r5, [sp, #28]
 8008436:	1b49      	subs	r1, r1, r5
 8008438:	000d      	movs	r5, r1
 800843a:	49b3      	ldr	r1, [pc, #716]	@ (8008708 <_strtod_l+0x5d4>)
 800843c:	9107      	str	r1, [sp, #28]
 800843e:	2d08      	cmp	r5, #8
 8008440:	dc03      	bgt.n	800844a <_strtod_l+0x316>
 8008442:	9207      	str	r2, [sp, #28]
 8008444:	428a      	cmp	r2, r1
 8008446:	dd00      	ble.n	800844a <_strtod_l+0x316>
 8008448:	9107      	str	r1, [sp, #28]
 800844a:	2c00      	cmp	r4, #0
 800844c:	d002      	beq.n	8008454 <_strtod_l+0x320>
 800844e:	9a07      	ldr	r2, [sp, #28]
 8008450:	4252      	negs	r2, r2
 8008452:	9207      	str	r2, [sp, #28]
 8008454:	9a06      	ldr	r2, [sp, #24]
 8008456:	2a00      	cmp	r2, #0
 8008458:	d14b      	bne.n	80084f2 <_strtod_l+0x3be>
 800845a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800845c:	4310      	orrs	r0, r2
 800845e:	d000      	beq.n	8008462 <_strtod_l+0x32e>
 8008460:	e6a3      	b.n	80081aa <_strtod_l+0x76>
 8008462:	4662      	mov	r2, ip
 8008464:	2a00      	cmp	r2, #0
 8008466:	d000      	beq.n	800846a <_strtod_l+0x336>
 8008468:	e6bb      	b.n	80081e2 <_strtod_l+0xae>
 800846a:	2b69      	cmp	r3, #105	@ 0x69
 800846c:	d025      	beq.n	80084ba <_strtod_l+0x386>
 800846e:	dc21      	bgt.n	80084b4 <_strtod_l+0x380>
 8008470:	2b49      	cmp	r3, #73	@ 0x49
 8008472:	d022      	beq.n	80084ba <_strtod_l+0x386>
 8008474:	2b4e      	cmp	r3, #78	@ 0x4e
 8008476:	d000      	beq.n	800847a <_strtod_l+0x346>
 8008478:	e6b3      	b.n	80081e2 <_strtod_l+0xae>
 800847a:	49a4      	ldr	r1, [pc, #656]	@ (800870c <_strtod_l+0x5d8>)
 800847c:	a81d      	add	r0, sp, #116	@ 0x74
 800847e:	f002 feff 	bl	800b280 <__match>
 8008482:	2800      	cmp	r0, #0
 8008484:	d100      	bne.n	8008488 <_strtod_l+0x354>
 8008486:	e6ac      	b.n	80081e2 <_strtod_l+0xae>
 8008488:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800848a:	781b      	ldrb	r3, [r3, #0]
 800848c:	2b28      	cmp	r3, #40	@ 0x28
 800848e:	d12a      	bne.n	80084e6 <_strtod_l+0x3b2>
 8008490:	499f      	ldr	r1, [pc, #636]	@ (8008710 <_strtod_l+0x5dc>)
 8008492:	aa20      	add	r2, sp, #128	@ 0x80
 8008494:	a81d      	add	r0, sp, #116	@ 0x74
 8008496:	f002 ff07 	bl	800b2a8 <__hexnan>
 800849a:	2805      	cmp	r0, #5
 800849c:	d123      	bne.n	80084e6 <_strtod_l+0x3b2>
 800849e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80084a0:	4a9c      	ldr	r2, [pc, #624]	@ (8008714 <_strtod_l+0x5e0>)
 80084a2:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80084a4:	431a      	orrs	r2, r3
 80084a6:	0017      	movs	r7, r2
 80084a8:	e67f      	b.n	80081aa <_strtod_l+0x76>
 80084aa:	210a      	movs	r1, #10
 80084ac:	434a      	muls	r2, r1
 80084ae:	18d2      	adds	r2, r2, r3
 80084b0:	3a30      	subs	r2, #48	@ 0x30
 80084b2:	e7b7      	b.n	8008424 <_strtod_l+0x2f0>
 80084b4:	2b6e      	cmp	r3, #110	@ 0x6e
 80084b6:	d0e0      	beq.n	800847a <_strtod_l+0x346>
 80084b8:	e693      	b.n	80081e2 <_strtod_l+0xae>
 80084ba:	4997      	ldr	r1, [pc, #604]	@ (8008718 <_strtod_l+0x5e4>)
 80084bc:	a81d      	add	r0, sp, #116	@ 0x74
 80084be:	f002 fedf 	bl	800b280 <__match>
 80084c2:	2800      	cmp	r0, #0
 80084c4:	d100      	bne.n	80084c8 <_strtod_l+0x394>
 80084c6:	e68c      	b.n	80081e2 <_strtod_l+0xae>
 80084c8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80084ca:	4994      	ldr	r1, [pc, #592]	@ (800871c <_strtod_l+0x5e8>)
 80084cc:	3b01      	subs	r3, #1
 80084ce:	a81d      	add	r0, sp, #116	@ 0x74
 80084d0:	931d      	str	r3, [sp, #116]	@ 0x74
 80084d2:	f002 fed5 	bl	800b280 <__match>
 80084d6:	2800      	cmp	r0, #0
 80084d8:	d102      	bne.n	80084e0 <_strtod_l+0x3ac>
 80084da:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80084dc:	3301      	adds	r3, #1
 80084de:	931d      	str	r3, [sp, #116]	@ 0x74
 80084e0:	2600      	movs	r6, #0
 80084e2:	4f8c      	ldr	r7, [pc, #560]	@ (8008714 <_strtod_l+0x5e0>)
 80084e4:	e661      	b.n	80081aa <_strtod_l+0x76>
 80084e6:	488e      	ldr	r0, [pc, #568]	@ (8008720 <_strtod_l+0x5ec>)
 80084e8:	f001 fd44 	bl	8009f74 <nan>
 80084ec:	0006      	movs	r6, r0
 80084ee:	000f      	movs	r7, r1
 80084f0:	e65b      	b.n	80081aa <_strtod_l+0x76>
 80084f2:	9b07      	ldr	r3, [sp, #28]
 80084f4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80084f6:	1a9b      	subs	r3, r3, r2
 80084f8:	930c      	str	r3, [sp, #48]	@ 0x30
 80084fa:	9b08      	ldr	r3, [sp, #32]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d101      	bne.n	8008504 <_strtod_l+0x3d0>
 8008500:	9b06      	ldr	r3, [sp, #24]
 8008502:	9308      	str	r3, [sp, #32]
 8008504:	9c06      	ldr	r4, [sp, #24]
 8008506:	2c10      	cmp	r4, #16
 8008508:	dd00      	ble.n	800850c <_strtod_l+0x3d8>
 800850a:	2410      	movs	r4, #16
 800850c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800850e:	f7fa f89f 	bl	8002650 <__aeabi_ui2d>
 8008512:	9b06      	ldr	r3, [sp, #24]
 8008514:	0006      	movs	r6, r0
 8008516:	000f      	movs	r7, r1
 8008518:	2b09      	cmp	r3, #9
 800851a:	dc13      	bgt.n	8008544 <_strtod_l+0x410>
 800851c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800851e:	2b00      	cmp	r3, #0
 8008520:	d100      	bne.n	8008524 <_strtod_l+0x3f0>
 8008522:	e642      	b.n	80081aa <_strtod_l+0x76>
 8008524:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008526:	2b00      	cmp	r3, #0
 8008528:	dc00      	bgt.n	800852c <_strtod_l+0x3f8>
 800852a:	e07e      	b.n	800862a <_strtod_l+0x4f6>
 800852c:	2b16      	cmp	r3, #22
 800852e:	dc63      	bgt.n	80085f8 <_strtod_l+0x4c4>
 8008530:	497c      	ldr	r1, [pc, #496]	@ (8008724 <_strtod_l+0x5f0>)
 8008532:	00db      	lsls	r3, r3, #3
 8008534:	18c9      	adds	r1, r1, r3
 8008536:	0032      	movs	r2, r6
 8008538:	6808      	ldr	r0, [r1, #0]
 800853a:	6849      	ldr	r1, [r1, #4]
 800853c:	003b      	movs	r3, r7
 800853e:	f7f9 f90b 	bl	8001758 <__aeabi_dmul>
 8008542:	e7d3      	b.n	80084ec <_strtod_l+0x3b8>
 8008544:	0022      	movs	r2, r4
 8008546:	4b77      	ldr	r3, [pc, #476]	@ (8008724 <_strtod_l+0x5f0>)
 8008548:	3a09      	subs	r2, #9
 800854a:	00d2      	lsls	r2, r2, #3
 800854c:	189b      	adds	r3, r3, r2
 800854e:	681a      	ldr	r2, [r3, #0]
 8008550:	685b      	ldr	r3, [r3, #4]
 8008552:	f7f9 f901 	bl	8001758 <__aeabi_dmul>
 8008556:	0006      	movs	r6, r0
 8008558:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800855a:	000f      	movs	r7, r1
 800855c:	f7fa f878 	bl	8002650 <__aeabi_ui2d>
 8008560:	000b      	movs	r3, r1
 8008562:	0002      	movs	r2, r0
 8008564:	0039      	movs	r1, r7
 8008566:	0030      	movs	r0, r6
 8008568:	f7f8 f8f6 	bl	8000758 <__aeabi_dadd>
 800856c:	9b06      	ldr	r3, [sp, #24]
 800856e:	0006      	movs	r6, r0
 8008570:	000f      	movs	r7, r1
 8008572:	2b0f      	cmp	r3, #15
 8008574:	ddd2      	ble.n	800851c <_strtod_l+0x3e8>
 8008576:	9b06      	ldr	r3, [sp, #24]
 8008578:	1b1c      	subs	r4, r3, r4
 800857a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800857c:	18e4      	adds	r4, r4, r3
 800857e:	2c00      	cmp	r4, #0
 8008580:	dc00      	bgt.n	8008584 <_strtod_l+0x450>
 8008582:	e09b      	b.n	80086bc <_strtod_l+0x588>
 8008584:	220f      	movs	r2, #15
 8008586:	0023      	movs	r3, r4
 8008588:	4013      	ands	r3, r2
 800858a:	4214      	tst	r4, r2
 800858c:	d00a      	beq.n	80085a4 <_strtod_l+0x470>
 800858e:	4965      	ldr	r1, [pc, #404]	@ (8008724 <_strtod_l+0x5f0>)
 8008590:	00db      	lsls	r3, r3, #3
 8008592:	18c9      	adds	r1, r1, r3
 8008594:	0032      	movs	r2, r6
 8008596:	6808      	ldr	r0, [r1, #0]
 8008598:	6849      	ldr	r1, [r1, #4]
 800859a:	003b      	movs	r3, r7
 800859c:	f7f9 f8dc 	bl	8001758 <__aeabi_dmul>
 80085a0:	0006      	movs	r6, r0
 80085a2:	000f      	movs	r7, r1
 80085a4:	230f      	movs	r3, #15
 80085a6:	439c      	bics	r4, r3
 80085a8:	d073      	beq.n	8008692 <_strtod_l+0x55e>
 80085aa:	3326      	adds	r3, #38	@ 0x26
 80085ac:	33ff      	adds	r3, #255	@ 0xff
 80085ae:	429c      	cmp	r4, r3
 80085b0:	dd4b      	ble.n	800864a <_strtod_l+0x516>
 80085b2:	2300      	movs	r3, #0
 80085b4:	9306      	str	r3, [sp, #24]
 80085b6:	9307      	str	r3, [sp, #28]
 80085b8:	930d      	str	r3, [sp, #52]	@ 0x34
 80085ba:	9308      	str	r3, [sp, #32]
 80085bc:	2322      	movs	r3, #34	@ 0x22
 80085be:	2600      	movs	r6, #0
 80085c0:	9a05      	ldr	r2, [sp, #20]
 80085c2:	4f54      	ldr	r7, [pc, #336]	@ (8008714 <_strtod_l+0x5e0>)
 80085c4:	6013      	str	r3, [r2, #0]
 80085c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80085c8:	42b3      	cmp	r3, r6
 80085ca:	d100      	bne.n	80085ce <_strtod_l+0x49a>
 80085cc:	e5ed      	b.n	80081aa <_strtod_l+0x76>
 80085ce:	991e      	ldr	r1, [sp, #120]	@ 0x78
 80085d0:	9805      	ldr	r0, [sp, #20]
 80085d2:	f003 f823 	bl	800b61c <_Bfree>
 80085d6:	9908      	ldr	r1, [sp, #32]
 80085d8:	9805      	ldr	r0, [sp, #20]
 80085da:	f003 f81f 	bl	800b61c <_Bfree>
 80085de:	9907      	ldr	r1, [sp, #28]
 80085e0:	9805      	ldr	r0, [sp, #20]
 80085e2:	f003 f81b 	bl	800b61c <_Bfree>
 80085e6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80085e8:	9805      	ldr	r0, [sp, #20]
 80085ea:	f003 f817 	bl	800b61c <_Bfree>
 80085ee:	9906      	ldr	r1, [sp, #24]
 80085f0:	9805      	ldr	r0, [sp, #20]
 80085f2:	f003 f813 	bl	800b61c <_Bfree>
 80085f6:	e5d8      	b.n	80081aa <_strtod_l+0x76>
 80085f8:	2325      	movs	r3, #37	@ 0x25
 80085fa:	9a06      	ldr	r2, [sp, #24]
 80085fc:	1a9b      	subs	r3, r3, r2
 80085fe:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008600:	4293      	cmp	r3, r2
 8008602:	dbb8      	blt.n	8008576 <_strtod_l+0x442>
 8008604:	240f      	movs	r4, #15
 8008606:	9b06      	ldr	r3, [sp, #24]
 8008608:	4d46      	ldr	r5, [pc, #280]	@ (8008724 <_strtod_l+0x5f0>)
 800860a:	1ae4      	subs	r4, r4, r3
 800860c:	00e1      	lsls	r1, r4, #3
 800860e:	1869      	adds	r1, r5, r1
 8008610:	0032      	movs	r2, r6
 8008612:	6808      	ldr	r0, [r1, #0]
 8008614:	6849      	ldr	r1, [r1, #4]
 8008616:	003b      	movs	r3, r7
 8008618:	f7f9 f89e 	bl	8001758 <__aeabi_dmul>
 800861c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800861e:	1b1c      	subs	r4, r3, r4
 8008620:	00e4      	lsls	r4, r4, #3
 8008622:	192d      	adds	r5, r5, r4
 8008624:	682a      	ldr	r2, [r5, #0]
 8008626:	686b      	ldr	r3, [r5, #4]
 8008628:	e789      	b.n	800853e <_strtod_l+0x40a>
 800862a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800862c:	3316      	adds	r3, #22
 800862e:	dba2      	blt.n	8008576 <_strtod_l+0x442>
 8008630:	9907      	ldr	r1, [sp, #28]
 8008632:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008634:	4b3b      	ldr	r3, [pc, #236]	@ (8008724 <_strtod_l+0x5f0>)
 8008636:	1a52      	subs	r2, r2, r1
 8008638:	00d2      	lsls	r2, r2, #3
 800863a:	189b      	adds	r3, r3, r2
 800863c:	0030      	movs	r0, r6
 800863e:	681a      	ldr	r2, [r3, #0]
 8008640:	685b      	ldr	r3, [r3, #4]
 8008642:	0039      	movs	r1, r7
 8008644:	f7f8 fc4e 	bl	8000ee4 <__aeabi_ddiv>
 8008648:	e750      	b.n	80084ec <_strtod_l+0x3b8>
 800864a:	2300      	movs	r3, #0
 800864c:	0030      	movs	r0, r6
 800864e:	0039      	movs	r1, r7
 8008650:	4d35      	ldr	r5, [pc, #212]	@ (8008728 <_strtod_l+0x5f4>)
 8008652:	1124      	asrs	r4, r4, #4
 8008654:	9309      	str	r3, [sp, #36]	@ 0x24
 8008656:	2c01      	cmp	r4, #1
 8008658:	dc1e      	bgt.n	8008698 <_strtod_l+0x564>
 800865a:	2b00      	cmp	r3, #0
 800865c:	d001      	beq.n	8008662 <_strtod_l+0x52e>
 800865e:	0006      	movs	r6, r0
 8008660:	000f      	movs	r7, r1
 8008662:	4b32      	ldr	r3, [pc, #200]	@ (800872c <_strtod_l+0x5f8>)
 8008664:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008666:	18ff      	adds	r7, r7, r3
 8008668:	4b2f      	ldr	r3, [pc, #188]	@ (8008728 <_strtod_l+0x5f4>)
 800866a:	00d5      	lsls	r5, r2, #3
 800866c:	195d      	adds	r5, r3, r5
 800866e:	0032      	movs	r2, r6
 8008670:	6828      	ldr	r0, [r5, #0]
 8008672:	6869      	ldr	r1, [r5, #4]
 8008674:	003b      	movs	r3, r7
 8008676:	f7f9 f86f 	bl	8001758 <__aeabi_dmul>
 800867a:	4b26      	ldr	r3, [pc, #152]	@ (8008714 <_strtod_l+0x5e0>)
 800867c:	4a2c      	ldr	r2, [pc, #176]	@ (8008730 <_strtod_l+0x5fc>)
 800867e:	0006      	movs	r6, r0
 8008680:	400b      	ands	r3, r1
 8008682:	4293      	cmp	r3, r2
 8008684:	d895      	bhi.n	80085b2 <_strtod_l+0x47e>
 8008686:	4a2b      	ldr	r2, [pc, #172]	@ (8008734 <_strtod_l+0x600>)
 8008688:	4293      	cmp	r3, r2
 800868a:	d913      	bls.n	80086b4 <_strtod_l+0x580>
 800868c:	2601      	movs	r6, #1
 800868e:	4f2a      	ldr	r7, [pc, #168]	@ (8008738 <_strtod_l+0x604>)
 8008690:	4276      	negs	r6, r6
 8008692:	2300      	movs	r3, #0
 8008694:	9309      	str	r3, [sp, #36]	@ 0x24
 8008696:	e086      	b.n	80087a6 <_strtod_l+0x672>
 8008698:	2201      	movs	r2, #1
 800869a:	4214      	tst	r4, r2
 800869c:	d004      	beq.n	80086a8 <_strtod_l+0x574>
 800869e:	682a      	ldr	r2, [r5, #0]
 80086a0:	686b      	ldr	r3, [r5, #4]
 80086a2:	f7f9 f859 	bl	8001758 <__aeabi_dmul>
 80086a6:	2301      	movs	r3, #1
 80086a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80086aa:	1064      	asrs	r4, r4, #1
 80086ac:	3201      	adds	r2, #1
 80086ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80086b0:	3508      	adds	r5, #8
 80086b2:	e7d0      	b.n	8008656 <_strtod_l+0x522>
 80086b4:	23d4      	movs	r3, #212	@ 0xd4
 80086b6:	049b      	lsls	r3, r3, #18
 80086b8:	18cf      	adds	r7, r1, r3
 80086ba:	e7ea      	b.n	8008692 <_strtod_l+0x55e>
 80086bc:	2c00      	cmp	r4, #0
 80086be:	d0e8      	beq.n	8008692 <_strtod_l+0x55e>
 80086c0:	4264      	negs	r4, r4
 80086c2:	230f      	movs	r3, #15
 80086c4:	0022      	movs	r2, r4
 80086c6:	401a      	ands	r2, r3
 80086c8:	421c      	tst	r4, r3
 80086ca:	d00a      	beq.n	80086e2 <_strtod_l+0x5ae>
 80086cc:	4b15      	ldr	r3, [pc, #84]	@ (8008724 <_strtod_l+0x5f0>)
 80086ce:	00d2      	lsls	r2, r2, #3
 80086d0:	189b      	adds	r3, r3, r2
 80086d2:	0030      	movs	r0, r6
 80086d4:	681a      	ldr	r2, [r3, #0]
 80086d6:	685b      	ldr	r3, [r3, #4]
 80086d8:	0039      	movs	r1, r7
 80086da:	f7f8 fc03 	bl	8000ee4 <__aeabi_ddiv>
 80086de:	0006      	movs	r6, r0
 80086e0:	000f      	movs	r7, r1
 80086e2:	1124      	asrs	r4, r4, #4
 80086e4:	d0d5      	beq.n	8008692 <_strtod_l+0x55e>
 80086e6:	2c1f      	cmp	r4, #31
 80086e8:	dd28      	ble.n	800873c <_strtod_l+0x608>
 80086ea:	2300      	movs	r3, #0
 80086ec:	9306      	str	r3, [sp, #24]
 80086ee:	9307      	str	r3, [sp, #28]
 80086f0:	930d      	str	r3, [sp, #52]	@ 0x34
 80086f2:	9308      	str	r3, [sp, #32]
 80086f4:	2322      	movs	r3, #34	@ 0x22
 80086f6:	9a05      	ldr	r2, [sp, #20]
 80086f8:	2600      	movs	r6, #0
 80086fa:	6013      	str	r3, [r2, #0]
 80086fc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80086fe:	2700      	movs	r7, #0
 8008700:	2b00      	cmp	r3, #0
 8008702:	d000      	beq.n	8008706 <_strtod_l+0x5d2>
 8008704:	e763      	b.n	80085ce <_strtod_l+0x49a>
 8008706:	e550      	b.n	80081aa <_strtod_l+0x76>
 8008708:	00004e1f 	.word	0x00004e1f
 800870c:	0800ce5f 	.word	0x0800ce5f
 8008710:	0800d080 	.word	0x0800d080
 8008714:	7ff00000 	.word	0x7ff00000
 8008718:	0800ce57 	.word	0x0800ce57
 800871c:	0800cf43 	.word	0x0800cf43
 8008720:	0800cf3f 	.word	0x0800cf3f
 8008724:	0800d208 	.word	0x0800d208
 8008728:	0800d1e0 	.word	0x0800d1e0
 800872c:	fcb00000 	.word	0xfcb00000
 8008730:	7ca00000 	.word	0x7ca00000
 8008734:	7c900000 	.word	0x7c900000
 8008738:	7fefffff 	.word	0x7fefffff
 800873c:	2310      	movs	r3, #16
 800873e:	0022      	movs	r2, r4
 8008740:	401a      	ands	r2, r3
 8008742:	9209      	str	r2, [sp, #36]	@ 0x24
 8008744:	421c      	tst	r4, r3
 8008746:	d001      	beq.n	800874c <_strtod_l+0x618>
 8008748:	335a      	adds	r3, #90	@ 0x5a
 800874a:	9309      	str	r3, [sp, #36]	@ 0x24
 800874c:	0030      	movs	r0, r6
 800874e:	0039      	movs	r1, r7
 8008750:	2300      	movs	r3, #0
 8008752:	4dc0      	ldr	r5, [pc, #768]	@ (8008a54 <_strtod_l+0x920>)
 8008754:	2201      	movs	r2, #1
 8008756:	4214      	tst	r4, r2
 8008758:	d004      	beq.n	8008764 <_strtod_l+0x630>
 800875a:	682a      	ldr	r2, [r5, #0]
 800875c:	686b      	ldr	r3, [r5, #4]
 800875e:	f7f8 fffb 	bl	8001758 <__aeabi_dmul>
 8008762:	2301      	movs	r3, #1
 8008764:	1064      	asrs	r4, r4, #1
 8008766:	3508      	adds	r5, #8
 8008768:	2c00      	cmp	r4, #0
 800876a:	d1f3      	bne.n	8008754 <_strtod_l+0x620>
 800876c:	2b00      	cmp	r3, #0
 800876e:	d001      	beq.n	8008774 <_strtod_l+0x640>
 8008770:	0006      	movs	r6, r0
 8008772:	000f      	movs	r7, r1
 8008774:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008776:	2b00      	cmp	r3, #0
 8008778:	d00d      	beq.n	8008796 <_strtod_l+0x662>
 800877a:	236b      	movs	r3, #107	@ 0x6b
 800877c:	007a      	lsls	r2, r7, #1
 800877e:	0d52      	lsrs	r2, r2, #21
 8008780:	0039      	movs	r1, r7
 8008782:	1a9b      	subs	r3, r3, r2
 8008784:	2b00      	cmp	r3, #0
 8008786:	dd06      	ble.n	8008796 <_strtod_l+0x662>
 8008788:	2b1f      	cmp	r3, #31
 800878a:	dd5c      	ble.n	8008846 <_strtod_l+0x712>
 800878c:	2600      	movs	r6, #0
 800878e:	2b34      	cmp	r3, #52	@ 0x34
 8008790:	dd52      	ble.n	8008838 <_strtod_l+0x704>
 8008792:	27dc      	movs	r7, #220	@ 0xdc
 8008794:	04bf      	lsls	r7, r7, #18
 8008796:	2200      	movs	r2, #0
 8008798:	2300      	movs	r3, #0
 800879a:	0030      	movs	r0, r6
 800879c:	0039      	movs	r1, r7
 800879e:	f7f7 fe53 	bl	8000448 <__aeabi_dcmpeq>
 80087a2:	2800      	cmp	r0, #0
 80087a4:	d1a1      	bne.n	80086ea <_strtod_l+0x5b6>
 80087a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80087a8:	9a08      	ldr	r2, [sp, #32]
 80087aa:	9300      	str	r3, [sp, #0]
 80087ac:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80087ae:	9b06      	ldr	r3, [sp, #24]
 80087b0:	9805      	ldr	r0, [sp, #20]
 80087b2:	f002 ff9b 	bl	800b6ec <__s2b>
 80087b6:	900d      	str	r0, [sp, #52]	@ 0x34
 80087b8:	2800      	cmp	r0, #0
 80087ba:	d100      	bne.n	80087be <_strtod_l+0x68a>
 80087bc:	e6f9      	b.n	80085b2 <_strtod_l+0x47e>
 80087be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80087c0:	9907      	ldr	r1, [sp, #28]
 80087c2:	43db      	mvns	r3, r3
 80087c4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80087c6:	17db      	asrs	r3, r3, #31
 80087c8:	1a52      	subs	r2, r2, r1
 80087ca:	9214      	str	r2, [sp, #80]	@ 0x50
 80087cc:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80087ce:	9914      	ldr	r1, [sp, #80]	@ 0x50
 80087d0:	17d2      	asrs	r2, r2, #31
 80087d2:	4011      	ands	r1, r2
 80087d4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80087d6:	9114      	str	r1, [sp, #80]	@ 0x50
 80087d8:	401a      	ands	r2, r3
 80087da:	2300      	movs	r3, #0
 80087dc:	921a      	str	r2, [sp, #104]	@ 0x68
 80087de:	9306      	str	r3, [sp, #24]
 80087e0:	9307      	str	r3, [sp, #28]
 80087e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80087e4:	9805      	ldr	r0, [sp, #20]
 80087e6:	6859      	ldr	r1, [r3, #4]
 80087e8:	f002 fed4 	bl	800b594 <_Balloc>
 80087ec:	9008      	str	r0, [sp, #32]
 80087ee:	2800      	cmp	r0, #0
 80087f0:	d100      	bne.n	80087f4 <_strtod_l+0x6c0>
 80087f2:	e6e3      	b.n	80085bc <_strtod_l+0x488>
 80087f4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80087f6:	300c      	adds	r0, #12
 80087f8:	0019      	movs	r1, r3
 80087fa:	691a      	ldr	r2, [r3, #16]
 80087fc:	310c      	adds	r1, #12
 80087fe:	3202      	adds	r2, #2
 8008800:	0092      	lsls	r2, r2, #2
 8008802:	f001 fbad 	bl	8009f60 <memcpy>
 8008806:	ab20      	add	r3, sp, #128	@ 0x80
 8008808:	9301      	str	r3, [sp, #4]
 800880a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800880c:	9300      	str	r3, [sp, #0]
 800880e:	0032      	movs	r2, r6
 8008810:	003b      	movs	r3, r7
 8008812:	9805      	ldr	r0, [sp, #20]
 8008814:	9610      	str	r6, [sp, #64]	@ 0x40
 8008816:	9711      	str	r7, [sp, #68]	@ 0x44
 8008818:	f003 fab0 	bl	800bd7c <__d2b>
 800881c:	901e      	str	r0, [sp, #120]	@ 0x78
 800881e:	2800      	cmp	r0, #0
 8008820:	d100      	bne.n	8008824 <_strtod_l+0x6f0>
 8008822:	e6cb      	b.n	80085bc <_strtod_l+0x488>
 8008824:	2101      	movs	r1, #1
 8008826:	9805      	ldr	r0, [sp, #20]
 8008828:	f002 fffc 	bl	800b824 <__i2b>
 800882c:	9007      	str	r0, [sp, #28]
 800882e:	2800      	cmp	r0, #0
 8008830:	d10e      	bne.n	8008850 <_strtod_l+0x71c>
 8008832:	2300      	movs	r3, #0
 8008834:	9307      	str	r3, [sp, #28]
 8008836:	e6c1      	b.n	80085bc <_strtod_l+0x488>
 8008838:	234b      	movs	r3, #75	@ 0x4b
 800883a:	1a9a      	subs	r2, r3, r2
 800883c:	3b4c      	subs	r3, #76	@ 0x4c
 800883e:	4093      	lsls	r3, r2
 8008840:	4019      	ands	r1, r3
 8008842:	000f      	movs	r7, r1
 8008844:	e7a7      	b.n	8008796 <_strtod_l+0x662>
 8008846:	2201      	movs	r2, #1
 8008848:	4252      	negs	r2, r2
 800884a:	409a      	lsls	r2, r3
 800884c:	4016      	ands	r6, r2
 800884e:	e7a2      	b.n	8008796 <_strtod_l+0x662>
 8008850:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8008852:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008854:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8008856:	1ad4      	subs	r4, r2, r3
 8008858:	2b00      	cmp	r3, #0
 800885a:	db01      	blt.n	8008860 <_strtod_l+0x72c>
 800885c:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 800885e:	195d      	adds	r5, r3, r5
 8008860:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008862:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008864:	1a5b      	subs	r3, r3, r1
 8008866:	2136      	movs	r1, #54	@ 0x36
 8008868:	189b      	adds	r3, r3, r2
 800886a:	1a8a      	subs	r2, r1, r2
 800886c:	497a      	ldr	r1, [pc, #488]	@ (8008a58 <_strtod_l+0x924>)
 800886e:	2001      	movs	r0, #1
 8008870:	468c      	mov	ip, r1
 8008872:	2100      	movs	r1, #0
 8008874:	3b01      	subs	r3, #1
 8008876:	9115      	str	r1, [sp, #84]	@ 0x54
 8008878:	9016      	str	r0, [sp, #88]	@ 0x58
 800887a:	4563      	cmp	r3, ip
 800887c:	da06      	bge.n	800888c <_strtod_l+0x758>
 800887e:	4661      	mov	r1, ip
 8008880:	1ac9      	subs	r1, r1, r3
 8008882:	1a52      	subs	r2, r2, r1
 8008884:	291f      	cmp	r1, #31
 8008886:	dc3f      	bgt.n	8008908 <_strtod_l+0x7d4>
 8008888:	4088      	lsls	r0, r1
 800888a:	9016      	str	r0, [sp, #88]	@ 0x58
 800888c:	18ab      	adds	r3, r5, r2
 800888e:	930e      	str	r3, [sp, #56]	@ 0x38
 8008890:	18a4      	adds	r4, r4, r2
 8008892:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008894:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008896:	191c      	adds	r4, r3, r4
 8008898:	002b      	movs	r3, r5
 800889a:	4295      	cmp	r5, r2
 800889c:	dd00      	ble.n	80088a0 <_strtod_l+0x76c>
 800889e:	0013      	movs	r3, r2
 80088a0:	42a3      	cmp	r3, r4
 80088a2:	dd00      	ble.n	80088a6 <_strtod_l+0x772>
 80088a4:	0023      	movs	r3, r4
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	dd04      	ble.n	80088b4 <_strtod_l+0x780>
 80088aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80088ac:	1ae4      	subs	r4, r4, r3
 80088ae:	1ad2      	subs	r2, r2, r3
 80088b0:	920e      	str	r2, [sp, #56]	@ 0x38
 80088b2:	1aed      	subs	r5, r5, r3
 80088b4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	dd16      	ble.n	80088e8 <_strtod_l+0x7b4>
 80088ba:	001a      	movs	r2, r3
 80088bc:	9907      	ldr	r1, [sp, #28]
 80088be:	9805      	ldr	r0, [sp, #20]
 80088c0:	f003 f872 	bl	800b9a8 <__pow5mult>
 80088c4:	9007      	str	r0, [sp, #28]
 80088c6:	2800      	cmp	r0, #0
 80088c8:	d0b3      	beq.n	8008832 <_strtod_l+0x6fe>
 80088ca:	0001      	movs	r1, r0
 80088cc:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 80088ce:	9805      	ldr	r0, [sp, #20]
 80088d0:	f002 ffc0 	bl	800b854 <__multiply>
 80088d4:	9013      	str	r0, [sp, #76]	@ 0x4c
 80088d6:	2800      	cmp	r0, #0
 80088d8:	d100      	bne.n	80088dc <_strtod_l+0x7a8>
 80088da:	e66f      	b.n	80085bc <_strtod_l+0x488>
 80088dc:	991e      	ldr	r1, [sp, #120]	@ 0x78
 80088de:	9805      	ldr	r0, [sp, #20]
 80088e0:	f002 fe9c 	bl	800b61c <_Bfree>
 80088e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80088e6:	931e      	str	r3, [sp, #120]	@ 0x78
 80088e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	dc12      	bgt.n	8008914 <_strtod_l+0x7e0>
 80088ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	dd18      	ble.n	8008926 <_strtod_l+0x7f2>
 80088f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80088f6:	9908      	ldr	r1, [sp, #32]
 80088f8:	9805      	ldr	r0, [sp, #20]
 80088fa:	f003 f855 	bl	800b9a8 <__pow5mult>
 80088fe:	9008      	str	r0, [sp, #32]
 8008900:	2800      	cmp	r0, #0
 8008902:	d110      	bne.n	8008926 <_strtod_l+0x7f2>
 8008904:	2300      	movs	r3, #0
 8008906:	e658      	b.n	80085ba <_strtod_l+0x486>
 8008908:	4954      	ldr	r1, [pc, #336]	@ (8008a5c <_strtod_l+0x928>)
 800890a:	1acb      	subs	r3, r1, r3
 800890c:	0001      	movs	r1, r0
 800890e:	4099      	lsls	r1, r3
 8008910:	9115      	str	r1, [sp, #84]	@ 0x54
 8008912:	e7ba      	b.n	800888a <_strtod_l+0x756>
 8008914:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008916:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8008918:	9805      	ldr	r0, [sp, #20]
 800891a:	f003 f8a1 	bl	800ba60 <__lshift>
 800891e:	901e      	str	r0, [sp, #120]	@ 0x78
 8008920:	2800      	cmp	r0, #0
 8008922:	d1e4      	bne.n	80088ee <_strtod_l+0x7ba>
 8008924:	e64a      	b.n	80085bc <_strtod_l+0x488>
 8008926:	2c00      	cmp	r4, #0
 8008928:	dd07      	ble.n	800893a <_strtod_l+0x806>
 800892a:	0022      	movs	r2, r4
 800892c:	9908      	ldr	r1, [sp, #32]
 800892e:	9805      	ldr	r0, [sp, #20]
 8008930:	f003 f896 	bl	800ba60 <__lshift>
 8008934:	9008      	str	r0, [sp, #32]
 8008936:	2800      	cmp	r0, #0
 8008938:	d0e4      	beq.n	8008904 <_strtod_l+0x7d0>
 800893a:	2d00      	cmp	r5, #0
 800893c:	dd08      	ble.n	8008950 <_strtod_l+0x81c>
 800893e:	002a      	movs	r2, r5
 8008940:	9907      	ldr	r1, [sp, #28]
 8008942:	9805      	ldr	r0, [sp, #20]
 8008944:	f003 f88c 	bl	800ba60 <__lshift>
 8008948:	9007      	str	r0, [sp, #28]
 800894a:	2800      	cmp	r0, #0
 800894c:	d100      	bne.n	8008950 <_strtod_l+0x81c>
 800894e:	e635      	b.n	80085bc <_strtod_l+0x488>
 8008950:	9a08      	ldr	r2, [sp, #32]
 8008952:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8008954:	9805      	ldr	r0, [sp, #20]
 8008956:	f003 f90b 	bl	800bb70 <__mdiff>
 800895a:	9006      	str	r0, [sp, #24]
 800895c:	2800      	cmp	r0, #0
 800895e:	d100      	bne.n	8008962 <_strtod_l+0x82e>
 8008960:	e62c      	b.n	80085bc <_strtod_l+0x488>
 8008962:	68c3      	ldr	r3, [r0, #12]
 8008964:	9907      	ldr	r1, [sp, #28]
 8008966:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008968:	2300      	movs	r3, #0
 800896a:	60c3      	str	r3, [r0, #12]
 800896c:	f003 f8e4 	bl	800bb38 <__mcmp>
 8008970:	2800      	cmp	r0, #0
 8008972:	da3b      	bge.n	80089ec <_strtod_l+0x8b8>
 8008974:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008976:	4333      	orrs	r3, r6
 8008978:	d167      	bne.n	8008a4a <_strtod_l+0x916>
 800897a:	033b      	lsls	r3, r7, #12
 800897c:	d165      	bne.n	8008a4a <_strtod_l+0x916>
 800897e:	22d6      	movs	r2, #214	@ 0xd6
 8008980:	4b37      	ldr	r3, [pc, #220]	@ (8008a60 <_strtod_l+0x92c>)
 8008982:	04d2      	lsls	r2, r2, #19
 8008984:	403b      	ands	r3, r7
 8008986:	4293      	cmp	r3, r2
 8008988:	d95f      	bls.n	8008a4a <_strtod_l+0x916>
 800898a:	9b06      	ldr	r3, [sp, #24]
 800898c:	695b      	ldr	r3, [r3, #20]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d103      	bne.n	800899a <_strtod_l+0x866>
 8008992:	9b06      	ldr	r3, [sp, #24]
 8008994:	691b      	ldr	r3, [r3, #16]
 8008996:	2b01      	cmp	r3, #1
 8008998:	dd57      	ble.n	8008a4a <_strtod_l+0x916>
 800899a:	9906      	ldr	r1, [sp, #24]
 800899c:	2201      	movs	r2, #1
 800899e:	9805      	ldr	r0, [sp, #20]
 80089a0:	f003 f85e 	bl	800ba60 <__lshift>
 80089a4:	9907      	ldr	r1, [sp, #28]
 80089a6:	9006      	str	r0, [sp, #24]
 80089a8:	f003 f8c6 	bl	800bb38 <__mcmp>
 80089ac:	2800      	cmp	r0, #0
 80089ae:	dd4c      	ble.n	8008a4a <_strtod_l+0x916>
 80089b0:	4b2b      	ldr	r3, [pc, #172]	@ (8008a60 <_strtod_l+0x92c>)
 80089b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80089b4:	403b      	ands	r3, r7
 80089b6:	2a00      	cmp	r2, #0
 80089b8:	d074      	beq.n	8008aa4 <_strtod_l+0x970>
 80089ba:	22d6      	movs	r2, #214	@ 0xd6
 80089bc:	04d2      	lsls	r2, r2, #19
 80089be:	4293      	cmp	r3, r2
 80089c0:	d870      	bhi.n	8008aa4 <_strtod_l+0x970>
 80089c2:	22dc      	movs	r2, #220	@ 0xdc
 80089c4:	0492      	lsls	r2, r2, #18
 80089c6:	4293      	cmp	r3, r2
 80089c8:	d800      	bhi.n	80089cc <_strtod_l+0x898>
 80089ca:	e693      	b.n	80086f4 <_strtod_l+0x5c0>
 80089cc:	0030      	movs	r0, r6
 80089ce:	0039      	movs	r1, r7
 80089d0:	4b24      	ldr	r3, [pc, #144]	@ (8008a64 <_strtod_l+0x930>)
 80089d2:	2200      	movs	r2, #0
 80089d4:	f7f8 fec0 	bl	8001758 <__aeabi_dmul>
 80089d8:	4b21      	ldr	r3, [pc, #132]	@ (8008a60 <_strtod_l+0x92c>)
 80089da:	0006      	movs	r6, r0
 80089dc:	000f      	movs	r7, r1
 80089de:	420b      	tst	r3, r1
 80089e0:	d000      	beq.n	80089e4 <_strtod_l+0x8b0>
 80089e2:	e5f4      	b.n	80085ce <_strtod_l+0x49a>
 80089e4:	2322      	movs	r3, #34	@ 0x22
 80089e6:	9a05      	ldr	r2, [sp, #20]
 80089e8:	6013      	str	r3, [r2, #0]
 80089ea:	e5f0      	b.n	80085ce <_strtod_l+0x49a>
 80089ec:	970e      	str	r7, [sp, #56]	@ 0x38
 80089ee:	2800      	cmp	r0, #0
 80089f0:	d175      	bne.n	8008ade <_strtod_l+0x9aa>
 80089f2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80089f4:	033b      	lsls	r3, r7, #12
 80089f6:	0b1b      	lsrs	r3, r3, #12
 80089f8:	2a00      	cmp	r2, #0
 80089fa:	d039      	beq.n	8008a70 <_strtod_l+0x93c>
 80089fc:	4a1a      	ldr	r2, [pc, #104]	@ (8008a68 <_strtod_l+0x934>)
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d138      	bne.n	8008a74 <_strtod_l+0x940>
 8008a02:	2101      	movs	r1, #1
 8008a04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a06:	4249      	negs	r1, r1
 8008a08:	0032      	movs	r2, r6
 8008a0a:	0008      	movs	r0, r1
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d00b      	beq.n	8008a28 <_strtod_l+0x8f4>
 8008a10:	24d4      	movs	r4, #212	@ 0xd4
 8008a12:	4b13      	ldr	r3, [pc, #76]	@ (8008a60 <_strtod_l+0x92c>)
 8008a14:	0008      	movs	r0, r1
 8008a16:	403b      	ands	r3, r7
 8008a18:	04e4      	lsls	r4, r4, #19
 8008a1a:	42a3      	cmp	r3, r4
 8008a1c:	d804      	bhi.n	8008a28 <_strtod_l+0x8f4>
 8008a1e:	306c      	adds	r0, #108	@ 0x6c
 8008a20:	0d1b      	lsrs	r3, r3, #20
 8008a22:	1ac3      	subs	r3, r0, r3
 8008a24:	4099      	lsls	r1, r3
 8008a26:	0008      	movs	r0, r1
 8008a28:	4282      	cmp	r2, r0
 8008a2a:	d123      	bne.n	8008a74 <_strtod_l+0x940>
 8008a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8008a6c <_strtod_l+0x938>)
 8008a2e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008a30:	4299      	cmp	r1, r3
 8008a32:	d102      	bne.n	8008a3a <_strtod_l+0x906>
 8008a34:	3201      	adds	r2, #1
 8008a36:	d100      	bne.n	8008a3a <_strtod_l+0x906>
 8008a38:	e5c0      	b.n	80085bc <_strtod_l+0x488>
 8008a3a:	4b09      	ldr	r3, [pc, #36]	@ (8008a60 <_strtod_l+0x92c>)
 8008a3c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008a3e:	2600      	movs	r6, #0
 8008a40:	401a      	ands	r2, r3
 8008a42:	0013      	movs	r3, r2
 8008a44:	2280      	movs	r2, #128	@ 0x80
 8008a46:	0352      	lsls	r2, r2, #13
 8008a48:	189f      	adds	r7, r3, r2
 8008a4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d1bd      	bne.n	80089cc <_strtod_l+0x898>
 8008a50:	e5bd      	b.n	80085ce <_strtod_l+0x49a>
 8008a52:	46c0      	nop			@ (mov r8, r8)
 8008a54:	0800d0a8 	.word	0x0800d0a8
 8008a58:	fffffc02 	.word	0xfffffc02
 8008a5c:	fffffbe2 	.word	0xfffffbe2
 8008a60:	7ff00000 	.word	0x7ff00000
 8008a64:	39500000 	.word	0x39500000
 8008a68:	000fffff 	.word	0x000fffff
 8008a6c:	7fefffff 	.word	0x7fefffff
 8008a70:	4333      	orrs	r3, r6
 8008a72:	d09d      	beq.n	80089b0 <_strtod_l+0x87c>
 8008a74:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d01c      	beq.n	8008ab4 <_strtod_l+0x980>
 8008a7a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008a7c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008a7e:	4213      	tst	r3, r2
 8008a80:	d0e3      	beq.n	8008a4a <_strtod_l+0x916>
 8008a82:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008a84:	0030      	movs	r0, r6
 8008a86:	0039      	movs	r1, r7
 8008a88:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d016      	beq.n	8008abc <_strtod_l+0x988>
 8008a8e:	f7ff fb39 	bl	8008104 <sulp>
 8008a92:	0002      	movs	r2, r0
 8008a94:	000b      	movs	r3, r1
 8008a96:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8008a98:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8008a9a:	f7f7 fe5d 	bl	8000758 <__aeabi_dadd>
 8008a9e:	0006      	movs	r6, r0
 8008aa0:	000f      	movs	r7, r1
 8008aa2:	e7d2      	b.n	8008a4a <_strtod_l+0x916>
 8008aa4:	2601      	movs	r6, #1
 8008aa6:	4a92      	ldr	r2, [pc, #584]	@ (8008cf0 <_strtod_l+0xbbc>)
 8008aa8:	4276      	negs	r6, r6
 8008aaa:	189b      	adds	r3, r3, r2
 8008aac:	4a91      	ldr	r2, [pc, #580]	@ (8008cf4 <_strtod_l+0xbc0>)
 8008aae:	431a      	orrs	r2, r3
 8008ab0:	0017      	movs	r7, r2
 8008ab2:	e7ca      	b.n	8008a4a <_strtod_l+0x916>
 8008ab4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008ab6:	4233      	tst	r3, r6
 8008ab8:	d0c7      	beq.n	8008a4a <_strtod_l+0x916>
 8008aba:	e7e2      	b.n	8008a82 <_strtod_l+0x94e>
 8008abc:	f7ff fb22 	bl	8008104 <sulp>
 8008ac0:	0002      	movs	r2, r0
 8008ac2:	000b      	movs	r3, r1
 8008ac4:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8008ac6:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8008ac8:	f7f9 f92c 	bl	8001d24 <__aeabi_dsub>
 8008acc:	2200      	movs	r2, #0
 8008ace:	2300      	movs	r3, #0
 8008ad0:	0006      	movs	r6, r0
 8008ad2:	000f      	movs	r7, r1
 8008ad4:	f7f7 fcb8 	bl	8000448 <__aeabi_dcmpeq>
 8008ad8:	2800      	cmp	r0, #0
 8008ada:	d0b6      	beq.n	8008a4a <_strtod_l+0x916>
 8008adc:	e60a      	b.n	80086f4 <_strtod_l+0x5c0>
 8008ade:	9907      	ldr	r1, [sp, #28]
 8008ae0:	9806      	ldr	r0, [sp, #24]
 8008ae2:	f003 f9ab 	bl	800be3c <__ratio>
 8008ae6:	2380      	movs	r3, #128	@ 0x80
 8008ae8:	2200      	movs	r2, #0
 8008aea:	05db      	lsls	r3, r3, #23
 8008aec:	0004      	movs	r4, r0
 8008aee:	000d      	movs	r5, r1
 8008af0:	f7f7 fcba 	bl	8000468 <__aeabi_dcmple>
 8008af4:	2800      	cmp	r0, #0
 8008af6:	d06c      	beq.n	8008bd2 <_strtod_l+0xa9e>
 8008af8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d177      	bne.n	8008bee <_strtod_l+0xaba>
 8008afe:	2e00      	cmp	r6, #0
 8008b00:	d157      	bne.n	8008bb2 <_strtod_l+0xa7e>
 8008b02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b04:	031b      	lsls	r3, r3, #12
 8008b06:	d15a      	bne.n	8008bbe <_strtod_l+0xa8a>
 8008b08:	2200      	movs	r2, #0
 8008b0a:	0020      	movs	r0, r4
 8008b0c:	0029      	movs	r1, r5
 8008b0e:	4b7a      	ldr	r3, [pc, #488]	@ (8008cf8 <_strtod_l+0xbc4>)
 8008b10:	f7f7 fca0 	bl	8000454 <__aeabi_dcmplt>
 8008b14:	2800      	cmp	r0, #0
 8008b16:	d159      	bne.n	8008bcc <_strtod_l+0xa98>
 8008b18:	0020      	movs	r0, r4
 8008b1a:	0029      	movs	r1, r5
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	4b77      	ldr	r3, [pc, #476]	@ (8008cfc <_strtod_l+0xbc8>)
 8008b20:	f7f8 fe1a 	bl	8001758 <__aeabi_dmul>
 8008b24:	0004      	movs	r4, r0
 8008b26:	000d      	movs	r5, r1
 8008b28:	2380      	movs	r3, #128	@ 0x80
 8008b2a:	061b      	lsls	r3, r3, #24
 8008b2c:	18eb      	adds	r3, r5, r3
 8008b2e:	940a      	str	r4, [sp, #40]	@ 0x28
 8008b30:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b32:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008b34:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b36:	9216      	str	r2, [sp, #88]	@ 0x58
 8008b38:	9317      	str	r3, [sp, #92]	@ 0x5c
 8008b3a:	4a71      	ldr	r2, [pc, #452]	@ (8008d00 <_strtod_l+0xbcc>)
 8008b3c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b3e:	4013      	ands	r3, r2
 8008b40:	9315      	str	r3, [sp, #84]	@ 0x54
 8008b42:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008b44:	4b6f      	ldr	r3, [pc, #444]	@ (8008d04 <_strtod_l+0xbd0>)
 8008b46:	429a      	cmp	r2, r3
 8008b48:	d000      	beq.n	8008b4c <_strtod_l+0xa18>
 8008b4a:	e087      	b.n	8008c5c <_strtod_l+0xb28>
 8008b4c:	4a6e      	ldr	r2, [pc, #440]	@ (8008d08 <_strtod_l+0xbd4>)
 8008b4e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b50:	4694      	mov	ip, r2
 8008b52:	4463      	add	r3, ip
 8008b54:	001f      	movs	r7, r3
 8008b56:	0030      	movs	r0, r6
 8008b58:	0019      	movs	r1, r3
 8008b5a:	f003 f8a3 	bl	800bca4 <__ulp>
 8008b5e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008b60:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b62:	f7f8 fdf9 	bl	8001758 <__aeabi_dmul>
 8008b66:	0032      	movs	r2, r6
 8008b68:	003b      	movs	r3, r7
 8008b6a:	f7f7 fdf5 	bl	8000758 <__aeabi_dadd>
 8008b6e:	4a64      	ldr	r2, [pc, #400]	@ (8008d00 <_strtod_l+0xbcc>)
 8008b70:	4b66      	ldr	r3, [pc, #408]	@ (8008d0c <_strtod_l+0xbd8>)
 8008b72:	0006      	movs	r6, r0
 8008b74:	400a      	ands	r2, r1
 8008b76:	429a      	cmp	r2, r3
 8008b78:	d940      	bls.n	8008bfc <_strtod_l+0xac8>
 8008b7a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008b7c:	4a64      	ldr	r2, [pc, #400]	@ (8008d10 <_strtod_l+0xbdc>)
 8008b7e:	4293      	cmp	r3, r2
 8008b80:	d103      	bne.n	8008b8a <_strtod_l+0xa56>
 8008b82:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008b84:	3301      	adds	r3, #1
 8008b86:	d100      	bne.n	8008b8a <_strtod_l+0xa56>
 8008b88:	e518      	b.n	80085bc <_strtod_l+0x488>
 8008b8a:	2601      	movs	r6, #1
 8008b8c:	4f60      	ldr	r7, [pc, #384]	@ (8008d10 <_strtod_l+0xbdc>)
 8008b8e:	4276      	negs	r6, r6
 8008b90:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8008b92:	9805      	ldr	r0, [sp, #20]
 8008b94:	f002 fd42 	bl	800b61c <_Bfree>
 8008b98:	9908      	ldr	r1, [sp, #32]
 8008b9a:	9805      	ldr	r0, [sp, #20]
 8008b9c:	f002 fd3e 	bl	800b61c <_Bfree>
 8008ba0:	9907      	ldr	r1, [sp, #28]
 8008ba2:	9805      	ldr	r0, [sp, #20]
 8008ba4:	f002 fd3a 	bl	800b61c <_Bfree>
 8008ba8:	9906      	ldr	r1, [sp, #24]
 8008baa:	9805      	ldr	r0, [sp, #20]
 8008bac:	f002 fd36 	bl	800b61c <_Bfree>
 8008bb0:	e617      	b.n	80087e2 <_strtod_l+0x6ae>
 8008bb2:	2e01      	cmp	r6, #1
 8008bb4:	d103      	bne.n	8008bbe <_strtod_l+0xa8a>
 8008bb6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d100      	bne.n	8008bbe <_strtod_l+0xa8a>
 8008bbc:	e59a      	b.n	80086f4 <_strtod_l+0x5c0>
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	4c54      	ldr	r4, [pc, #336]	@ (8008d14 <_strtod_l+0xbe0>)
 8008bc2:	4d4d      	ldr	r5, [pc, #308]	@ (8008cf8 <_strtod_l+0xbc4>)
 8008bc4:	930a      	str	r3, [sp, #40]	@ 0x28
 8008bc6:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008bc8:	2400      	movs	r4, #0
 8008bca:	e7b2      	b.n	8008b32 <_strtod_l+0x9fe>
 8008bcc:	2400      	movs	r4, #0
 8008bce:	4d4b      	ldr	r5, [pc, #300]	@ (8008cfc <_strtod_l+0xbc8>)
 8008bd0:	e7aa      	b.n	8008b28 <_strtod_l+0x9f4>
 8008bd2:	0020      	movs	r0, r4
 8008bd4:	0029      	movs	r1, r5
 8008bd6:	4b49      	ldr	r3, [pc, #292]	@ (8008cfc <_strtod_l+0xbc8>)
 8008bd8:	2200      	movs	r2, #0
 8008bda:	f7f8 fdbd 	bl	8001758 <__aeabi_dmul>
 8008bde:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008be0:	0004      	movs	r4, r0
 8008be2:	000d      	movs	r5, r1
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d09f      	beq.n	8008b28 <_strtod_l+0x9f4>
 8008be8:	940a      	str	r4, [sp, #40]	@ 0x28
 8008bea:	950b      	str	r5, [sp, #44]	@ 0x2c
 8008bec:	e7a1      	b.n	8008b32 <_strtod_l+0x9fe>
 8008bee:	2300      	movs	r3, #0
 8008bf0:	4c41      	ldr	r4, [pc, #260]	@ (8008cf8 <_strtod_l+0xbc4>)
 8008bf2:	0025      	movs	r5, r4
 8008bf4:	930a      	str	r3, [sp, #40]	@ 0x28
 8008bf6:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008bf8:	001c      	movs	r4, r3
 8008bfa:	e79a      	b.n	8008b32 <_strtod_l+0x9fe>
 8008bfc:	23d4      	movs	r3, #212	@ 0xd4
 8008bfe:	049b      	lsls	r3, r3, #18
 8008c00:	18cf      	adds	r7, r1, r3
 8008c02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c04:	9710      	str	r7, [sp, #64]	@ 0x40
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d1c2      	bne.n	8008b90 <_strtod_l+0xa5c>
 8008c0a:	4b3d      	ldr	r3, [pc, #244]	@ (8008d00 <_strtod_l+0xbcc>)
 8008c0c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008c0e:	403b      	ands	r3, r7
 8008c10:	429a      	cmp	r2, r3
 8008c12:	d1bd      	bne.n	8008b90 <_strtod_l+0xa5c>
 8008c14:	0020      	movs	r0, r4
 8008c16:	0029      	movs	r1, r5
 8008c18:	f7f7 fc82 	bl	8000520 <__aeabi_d2lz>
 8008c1c:	f7f7 fcba 	bl	8000594 <__aeabi_l2d>
 8008c20:	0002      	movs	r2, r0
 8008c22:	000b      	movs	r3, r1
 8008c24:	0020      	movs	r0, r4
 8008c26:	0029      	movs	r1, r5
 8008c28:	f7f9 f87c 	bl	8001d24 <__aeabi_dsub>
 8008c2c:	033c      	lsls	r4, r7, #12
 8008c2e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008c30:	0b24      	lsrs	r4, r4, #12
 8008c32:	4334      	orrs	r4, r6
 8008c34:	900e      	str	r0, [sp, #56]	@ 0x38
 8008c36:	910f      	str	r1, [sp, #60]	@ 0x3c
 8008c38:	4a37      	ldr	r2, [pc, #220]	@ (8008d18 <_strtod_l+0xbe4>)
 8008c3a:	431c      	orrs	r4, r3
 8008c3c:	d052      	beq.n	8008ce4 <_strtod_l+0xbb0>
 8008c3e:	4b37      	ldr	r3, [pc, #220]	@ (8008d1c <_strtod_l+0xbe8>)
 8008c40:	f7f7 fc08 	bl	8000454 <__aeabi_dcmplt>
 8008c44:	2800      	cmp	r0, #0
 8008c46:	d000      	beq.n	8008c4a <_strtod_l+0xb16>
 8008c48:	e4c1      	b.n	80085ce <_strtod_l+0x49a>
 8008c4a:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8008c4c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008c4e:	4a34      	ldr	r2, [pc, #208]	@ (8008d20 <_strtod_l+0xbec>)
 8008c50:	4b2a      	ldr	r3, [pc, #168]	@ (8008cfc <_strtod_l+0xbc8>)
 8008c52:	f7f7 fc13 	bl	800047c <__aeabi_dcmpgt>
 8008c56:	2800      	cmp	r0, #0
 8008c58:	d09a      	beq.n	8008b90 <_strtod_l+0xa5c>
 8008c5a:	e4b8      	b.n	80085ce <_strtod_l+0x49a>
 8008c5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d02a      	beq.n	8008cb8 <_strtod_l+0xb84>
 8008c62:	23d4      	movs	r3, #212	@ 0xd4
 8008c64:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008c66:	04db      	lsls	r3, r3, #19
 8008c68:	429a      	cmp	r2, r3
 8008c6a:	d825      	bhi.n	8008cb8 <_strtod_l+0xb84>
 8008c6c:	0020      	movs	r0, r4
 8008c6e:	0029      	movs	r1, r5
 8008c70:	4a2c      	ldr	r2, [pc, #176]	@ (8008d24 <_strtod_l+0xbf0>)
 8008c72:	4b2d      	ldr	r3, [pc, #180]	@ (8008d28 <_strtod_l+0xbf4>)
 8008c74:	f7f7 fbf8 	bl	8000468 <__aeabi_dcmple>
 8008c78:	2800      	cmp	r0, #0
 8008c7a:	d016      	beq.n	8008caa <_strtod_l+0xb76>
 8008c7c:	0020      	movs	r0, r4
 8008c7e:	0029      	movs	r1, r5
 8008c80:	f7f7 fc30 	bl	80004e4 <__aeabi_d2uiz>
 8008c84:	2800      	cmp	r0, #0
 8008c86:	d100      	bne.n	8008c8a <_strtod_l+0xb56>
 8008c88:	3001      	adds	r0, #1
 8008c8a:	f7f9 fce1 	bl	8002650 <__aeabi_ui2d>
 8008c8e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008c90:	0004      	movs	r4, r0
 8008c92:	000d      	movs	r5, r1
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d122      	bne.n	8008cde <_strtod_l+0xbaa>
 8008c98:	2380      	movs	r3, #128	@ 0x80
 8008c9a:	061b      	lsls	r3, r3, #24
 8008c9c:	18cb      	adds	r3, r1, r3
 8008c9e:	9018      	str	r0, [sp, #96]	@ 0x60
 8008ca0:	9319      	str	r3, [sp, #100]	@ 0x64
 8008ca2:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8008ca4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008ca6:	9216      	str	r2, [sp, #88]	@ 0x58
 8008ca8:	9317      	str	r3, [sp, #92]	@ 0x5c
 8008caa:	22d6      	movs	r2, #214	@ 0xd6
 8008cac:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008cae:	04d2      	lsls	r2, r2, #19
 8008cb0:	189b      	adds	r3, r3, r2
 8008cb2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008cb4:	1a9b      	subs	r3, r3, r2
 8008cb6:	9317      	str	r3, [sp, #92]	@ 0x5c
 8008cb8:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8008cba:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8008cbc:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 8008cbe:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 8008cc0:	f002 fff0 	bl	800bca4 <__ulp>
 8008cc4:	0002      	movs	r2, r0
 8008cc6:	000b      	movs	r3, r1
 8008cc8:	0030      	movs	r0, r6
 8008cca:	0039      	movs	r1, r7
 8008ccc:	f7f8 fd44 	bl	8001758 <__aeabi_dmul>
 8008cd0:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8008cd2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008cd4:	f7f7 fd40 	bl	8000758 <__aeabi_dadd>
 8008cd8:	0006      	movs	r6, r0
 8008cda:	000f      	movs	r7, r1
 8008cdc:	e791      	b.n	8008c02 <_strtod_l+0xace>
 8008cde:	9418      	str	r4, [sp, #96]	@ 0x60
 8008ce0:	9519      	str	r5, [sp, #100]	@ 0x64
 8008ce2:	e7de      	b.n	8008ca2 <_strtod_l+0xb6e>
 8008ce4:	4b11      	ldr	r3, [pc, #68]	@ (8008d2c <_strtod_l+0xbf8>)
 8008ce6:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8008ce8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008cea:	f7f7 fbb3 	bl	8000454 <__aeabi_dcmplt>
 8008cee:	e7b2      	b.n	8008c56 <_strtod_l+0xb22>
 8008cf0:	fff00000 	.word	0xfff00000
 8008cf4:	000fffff 	.word	0x000fffff
 8008cf8:	3ff00000 	.word	0x3ff00000
 8008cfc:	3fe00000 	.word	0x3fe00000
 8008d00:	7ff00000 	.word	0x7ff00000
 8008d04:	7fe00000 	.word	0x7fe00000
 8008d08:	fcb00000 	.word	0xfcb00000
 8008d0c:	7c9fffff 	.word	0x7c9fffff
 8008d10:	7fefffff 	.word	0x7fefffff
 8008d14:	bff00000 	.word	0xbff00000
 8008d18:	94a03595 	.word	0x94a03595
 8008d1c:	3fdfffff 	.word	0x3fdfffff
 8008d20:	35afe535 	.word	0x35afe535
 8008d24:	ffc00000 	.word	0xffc00000
 8008d28:	41dfffff 	.word	0x41dfffff
 8008d2c:	3fcfffff 	.word	0x3fcfffff

08008d30 <_strtod_r>:
 8008d30:	b510      	push	{r4, lr}
 8008d32:	4b02      	ldr	r3, [pc, #8]	@ (8008d3c <_strtod_r+0xc>)
 8008d34:	f7ff f9fe 	bl	8008134 <_strtod_l>
 8008d38:	bd10      	pop	{r4, pc}
 8008d3a:	46c0      	nop			@ (mov r8, r8)
 8008d3c:	2000001c 	.word	0x2000001c

08008d40 <strtod>:
 8008d40:	b510      	push	{r4, lr}
 8008d42:	4c04      	ldr	r4, [pc, #16]	@ (8008d54 <strtod+0x14>)
 8008d44:	000a      	movs	r2, r1
 8008d46:	0001      	movs	r1, r0
 8008d48:	4b03      	ldr	r3, [pc, #12]	@ (8008d58 <strtod+0x18>)
 8008d4a:	6820      	ldr	r0, [r4, #0]
 8008d4c:	f7ff f9f2 	bl	8008134 <_strtod_l>
 8008d50:	bd10      	pop	{r4, pc}
 8008d52:	46c0      	nop			@ (mov r8, r8)
 8008d54:	20000188 	.word	0x20000188
 8008d58:	2000001c 	.word	0x2000001c

08008d5c <__cvt>:
 8008d5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d5e:	001f      	movs	r7, r3
 8008d60:	2300      	movs	r3, #0
 8008d62:	0016      	movs	r6, r2
 8008d64:	b08b      	sub	sp, #44	@ 0x2c
 8008d66:	429f      	cmp	r7, r3
 8008d68:	da04      	bge.n	8008d74 <__cvt+0x18>
 8008d6a:	2180      	movs	r1, #128	@ 0x80
 8008d6c:	0609      	lsls	r1, r1, #24
 8008d6e:	187b      	adds	r3, r7, r1
 8008d70:	001f      	movs	r7, r3
 8008d72:	232d      	movs	r3, #45	@ 0x2d
 8008d74:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008d76:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8008d78:	7013      	strb	r3, [r2, #0]
 8008d7a:	2320      	movs	r3, #32
 8008d7c:	2203      	movs	r2, #3
 8008d7e:	439d      	bics	r5, r3
 8008d80:	2d46      	cmp	r5, #70	@ 0x46
 8008d82:	d007      	beq.n	8008d94 <__cvt+0x38>
 8008d84:	002b      	movs	r3, r5
 8008d86:	3b45      	subs	r3, #69	@ 0x45
 8008d88:	4259      	negs	r1, r3
 8008d8a:	414b      	adcs	r3, r1
 8008d8c:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8008d8e:	3a01      	subs	r2, #1
 8008d90:	18cb      	adds	r3, r1, r3
 8008d92:	9310      	str	r3, [sp, #64]	@ 0x40
 8008d94:	ab09      	add	r3, sp, #36	@ 0x24
 8008d96:	9304      	str	r3, [sp, #16]
 8008d98:	ab08      	add	r3, sp, #32
 8008d9a:	9303      	str	r3, [sp, #12]
 8008d9c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008d9e:	9200      	str	r2, [sp, #0]
 8008da0:	9302      	str	r3, [sp, #8]
 8008da2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008da4:	0032      	movs	r2, r6
 8008da6:	9301      	str	r3, [sp, #4]
 8008da8:	003b      	movs	r3, r7
 8008daa:	f001 f991 	bl	800a0d0 <_dtoa_r>
 8008dae:	0004      	movs	r4, r0
 8008db0:	2d47      	cmp	r5, #71	@ 0x47
 8008db2:	d11b      	bne.n	8008dec <__cvt+0x90>
 8008db4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008db6:	07db      	lsls	r3, r3, #31
 8008db8:	d511      	bpl.n	8008dde <__cvt+0x82>
 8008dba:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008dbc:	18c3      	adds	r3, r0, r3
 8008dbe:	9307      	str	r3, [sp, #28]
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	0030      	movs	r0, r6
 8008dc6:	0039      	movs	r1, r7
 8008dc8:	f7f7 fb3e 	bl	8000448 <__aeabi_dcmpeq>
 8008dcc:	2800      	cmp	r0, #0
 8008dce:	d001      	beq.n	8008dd4 <__cvt+0x78>
 8008dd0:	9b07      	ldr	r3, [sp, #28]
 8008dd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8008dd4:	2230      	movs	r2, #48	@ 0x30
 8008dd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dd8:	9907      	ldr	r1, [sp, #28]
 8008dda:	428b      	cmp	r3, r1
 8008ddc:	d320      	bcc.n	8008e20 <__cvt+0xc4>
 8008dde:	0020      	movs	r0, r4
 8008de0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008de2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008de4:	1b1b      	subs	r3, r3, r4
 8008de6:	6013      	str	r3, [r2, #0]
 8008de8:	b00b      	add	sp, #44	@ 0x2c
 8008dea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008dec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008dee:	18c3      	adds	r3, r0, r3
 8008df0:	9307      	str	r3, [sp, #28]
 8008df2:	2d46      	cmp	r5, #70	@ 0x46
 8008df4:	d1e4      	bne.n	8008dc0 <__cvt+0x64>
 8008df6:	7803      	ldrb	r3, [r0, #0]
 8008df8:	2b30      	cmp	r3, #48	@ 0x30
 8008dfa:	d10c      	bne.n	8008e16 <__cvt+0xba>
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	2300      	movs	r3, #0
 8008e00:	0030      	movs	r0, r6
 8008e02:	0039      	movs	r1, r7
 8008e04:	f7f7 fb20 	bl	8000448 <__aeabi_dcmpeq>
 8008e08:	2800      	cmp	r0, #0
 8008e0a:	d104      	bne.n	8008e16 <__cvt+0xba>
 8008e0c:	2301      	movs	r3, #1
 8008e0e:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8008e10:	1a9b      	subs	r3, r3, r2
 8008e12:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008e14:	6013      	str	r3, [r2, #0]
 8008e16:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008e18:	9a07      	ldr	r2, [sp, #28]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	18d3      	adds	r3, r2, r3
 8008e1e:	e7ce      	b.n	8008dbe <__cvt+0x62>
 8008e20:	1c59      	adds	r1, r3, #1
 8008e22:	9109      	str	r1, [sp, #36]	@ 0x24
 8008e24:	701a      	strb	r2, [r3, #0]
 8008e26:	e7d6      	b.n	8008dd6 <__cvt+0x7a>

08008e28 <__exponent>:
 8008e28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e2a:	232b      	movs	r3, #43	@ 0x2b
 8008e2c:	b085      	sub	sp, #20
 8008e2e:	0005      	movs	r5, r0
 8008e30:	1e0c      	subs	r4, r1, #0
 8008e32:	7002      	strb	r2, [r0, #0]
 8008e34:	da01      	bge.n	8008e3a <__exponent+0x12>
 8008e36:	424c      	negs	r4, r1
 8008e38:	3302      	adds	r3, #2
 8008e3a:	706b      	strb	r3, [r5, #1]
 8008e3c:	2c09      	cmp	r4, #9
 8008e3e:	dd2c      	ble.n	8008e9a <__exponent+0x72>
 8008e40:	ab02      	add	r3, sp, #8
 8008e42:	1dde      	adds	r6, r3, #7
 8008e44:	0020      	movs	r0, r4
 8008e46:	210a      	movs	r1, #10
 8008e48:	f7f7 fae8 	bl	800041c <__aeabi_idivmod>
 8008e4c:	0037      	movs	r7, r6
 8008e4e:	3130      	adds	r1, #48	@ 0x30
 8008e50:	3e01      	subs	r6, #1
 8008e52:	0020      	movs	r0, r4
 8008e54:	7031      	strb	r1, [r6, #0]
 8008e56:	210a      	movs	r1, #10
 8008e58:	9401      	str	r4, [sp, #4]
 8008e5a:	f7f7 f9f9 	bl	8000250 <__divsi3>
 8008e5e:	9b01      	ldr	r3, [sp, #4]
 8008e60:	0004      	movs	r4, r0
 8008e62:	2b63      	cmp	r3, #99	@ 0x63
 8008e64:	dcee      	bgt.n	8008e44 <__exponent+0x1c>
 8008e66:	1eba      	subs	r2, r7, #2
 8008e68:	1ca8      	adds	r0, r5, #2
 8008e6a:	0001      	movs	r1, r0
 8008e6c:	0013      	movs	r3, r2
 8008e6e:	3430      	adds	r4, #48	@ 0x30
 8008e70:	7014      	strb	r4, [r2, #0]
 8008e72:	ac02      	add	r4, sp, #8
 8008e74:	3407      	adds	r4, #7
 8008e76:	429c      	cmp	r4, r3
 8008e78:	d80a      	bhi.n	8008e90 <__exponent+0x68>
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	4294      	cmp	r4, r2
 8008e7e:	d303      	bcc.n	8008e88 <__exponent+0x60>
 8008e80:	3309      	adds	r3, #9
 8008e82:	aa02      	add	r2, sp, #8
 8008e84:	189b      	adds	r3, r3, r2
 8008e86:	1bdb      	subs	r3, r3, r7
 8008e88:	18c0      	adds	r0, r0, r3
 8008e8a:	1b40      	subs	r0, r0, r5
 8008e8c:	b005      	add	sp, #20
 8008e8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e90:	781c      	ldrb	r4, [r3, #0]
 8008e92:	3301      	adds	r3, #1
 8008e94:	700c      	strb	r4, [r1, #0]
 8008e96:	3101      	adds	r1, #1
 8008e98:	e7eb      	b.n	8008e72 <__exponent+0x4a>
 8008e9a:	2330      	movs	r3, #48	@ 0x30
 8008e9c:	18e4      	adds	r4, r4, r3
 8008e9e:	70ab      	strb	r3, [r5, #2]
 8008ea0:	1d28      	adds	r0, r5, #4
 8008ea2:	70ec      	strb	r4, [r5, #3]
 8008ea4:	e7f1      	b.n	8008e8a <__exponent+0x62>
	...

08008ea8 <_printf_float>:
 8008ea8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008eaa:	b097      	sub	sp, #92	@ 0x5c
 8008eac:	000d      	movs	r5, r1
 8008eae:	920a      	str	r2, [sp, #40]	@ 0x28
 8008eb0:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8008eb2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008eb4:	9009      	str	r0, [sp, #36]	@ 0x24
 8008eb6:	f000 ffc9 	bl	8009e4c <_localeconv_r>
 8008eba:	6803      	ldr	r3, [r0, #0]
 8008ebc:	0018      	movs	r0, r3
 8008ebe:	930d      	str	r3, [sp, #52]	@ 0x34
 8008ec0:	f7f7 f920 	bl	8000104 <strlen>
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	900f      	str	r0, [sp, #60]	@ 0x3c
 8008ec8:	9314      	str	r3, [sp, #80]	@ 0x50
 8008eca:	7e2b      	ldrb	r3, [r5, #24]
 8008ecc:	2207      	movs	r2, #7
 8008ece:	930c      	str	r3, [sp, #48]	@ 0x30
 8008ed0:	682b      	ldr	r3, [r5, #0]
 8008ed2:	930e      	str	r3, [sp, #56]	@ 0x38
 8008ed4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008ed6:	6823      	ldr	r3, [r4, #0]
 8008ed8:	05c9      	lsls	r1, r1, #23
 8008eda:	d545      	bpl.n	8008f68 <_printf_float+0xc0>
 8008edc:	189b      	adds	r3, r3, r2
 8008ede:	4393      	bics	r3, r2
 8008ee0:	001a      	movs	r2, r3
 8008ee2:	3208      	adds	r2, #8
 8008ee4:	6022      	str	r2, [r4, #0]
 8008ee6:	2201      	movs	r2, #1
 8008ee8:	681e      	ldr	r6, [r3, #0]
 8008eea:	685f      	ldr	r7, [r3, #4]
 8008eec:	007b      	lsls	r3, r7, #1
 8008eee:	085b      	lsrs	r3, r3, #1
 8008ef0:	9311      	str	r3, [sp, #68]	@ 0x44
 8008ef2:	9610      	str	r6, [sp, #64]	@ 0x40
 8008ef4:	64ae      	str	r6, [r5, #72]	@ 0x48
 8008ef6:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8008ef8:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8008efa:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8008efc:	4ba7      	ldr	r3, [pc, #668]	@ (800919c <_printf_float+0x2f4>)
 8008efe:	4252      	negs	r2, r2
 8008f00:	f7f9 fb1a 	bl	8002538 <__aeabi_dcmpun>
 8008f04:	2800      	cmp	r0, #0
 8008f06:	d131      	bne.n	8008f6c <_printf_float+0xc4>
 8008f08:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8008f0a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8008f0c:	2201      	movs	r2, #1
 8008f0e:	4ba3      	ldr	r3, [pc, #652]	@ (800919c <_printf_float+0x2f4>)
 8008f10:	4252      	negs	r2, r2
 8008f12:	f7f7 faa9 	bl	8000468 <__aeabi_dcmple>
 8008f16:	2800      	cmp	r0, #0
 8008f18:	d128      	bne.n	8008f6c <_printf_float+0xc4>
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	0030      	movs	r0, r6
 8008f20:	0039      	movs	r1, r7
 8008f22:	f7f7 fa97 	bl	8000454 <__aeabi_dcmplt>
 8008f26:	2800      	cmp	r0, #0
 8008f28:	d003      	beq.n	8008f32 <_printf_float+0x8a>
 8008f2a:	002b      	movs	r3, r5
 8008f2c:	222d      	movs	r2, #45	@ 0x2d
 8008f2e:	3343      	adds	r3, #67	@ 0x43
 8008f30:	701a      	strb	r2, [r3, #0]
 8008f32:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008f34:	4f9a      	ldr	r7, [pc, #616]	@ (80091a0 <_printf_float+0x2f8>)
 8008f36:	2b47      	cmp	r3, #71	@ 0x47
 8008f38:	d800      	bhi.n	8008f3c <_printf_float+0x94>
 8008f3a:	4f9a      	ldr	r7, [pc, #616]	@ (80091a4 <_printf_float+0x2fc>)
 8008f3c:	2303      	movs	r3, #3
 8008f3e:	2400      	movs	r4, #0
 8008f40:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f42:	612b      	str	r3, [r5, #16]
 8008f44:	3301      	adds	r3, #1
 8008f46:	439a      	bics	r2, r3
 8008f48:	602a      	str	r2, [r5, #0]
 8008f4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f4c:	0029      	movs	r1, r5
 8008f4e:	9300      	str	r3, [sp, #0]
 8008f50:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008f52:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f54:	aa15      	add	r2, sp, #84	@ 0x54
 8008f56:	f000 f9e5 	bl	8009324 <_printf_common>
 8008f5a:	3001      	adds	r0, #1
 8008f5c:	d000      	beq.n	8008f60 <_printf_float+0xb8>
 8008f5e:	e09e      	b.n	800909e <_printf_float+0x1f6>
 8008f60:	2001      	movs	r0, #1
 8008f62:	4240      	negs	r0, r0
 8008f64:	b017      	add	sp, #92	@ 0x5c
 8008f66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f68:	3307      	adds	r3, #7
 8008f6a:	e7b8      	b.n	8008ede <_printf_float+0x36>
 8008f6c:	0032      	movs	r2, r6
 8008f6e:	003b      	movs	r3, r7
 8008f70:	0030      	movs	r0, r6
 8008f72:	0039      	movs	r1, r7
 8008f74:	f7f9 fae0 	bl	8002538 <__aeabi_dcmpun>
 8008f78:	2800      	cmp	r0, #0
 8008f7a:	d00b      	beq.n	8008f94 <_printf_float+0xec>
 8008f7c:	2f00      	cmp	r7, #0
 8008f7e:	da03      	bge.n	8008f88 <_printf_float+0xe0>
 8008f80:	002b      	movs	r3, r5
 8008f82:	222d      	movs	r2, #45	@ 0x2d
 8008f84:	3343      	adds	r3, #67	@ 0x43
 8008f86:	701a      	strb	r2, [r3, #0]
 8008f88:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008f8a:	4f87      	ldr	r7, [pc, #540]	@ (80091a8 <_printf_float+0x300>)
 8008f8c:	2b47      	cmp	r3, #71	@ 0x47
 8008f8e:	d8d5      	bhi.n	8008f3c <_printf_float+0x94>
 8008f90:	4f86      	ldr	r7, [pc, #536]	@ (80091ac <_printf_float+0x304>)
 8008f92:	e7d3      	b.n	8008f3c <_printf_float+0x94>
 8008f94:	2220      	movs	r2, #32
 8008f96:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8008f98:	686b      	ldr	r3, [r5, #4]
 8008f9a:	4394      	bics	r4, r2
 8008f9c:	1c5a      	adds	r2, r3, #1
 8008f9e:	d146      	bne.n	800902e <_printf_float+0x186>
 8008fa0:	3307      	adds	r3, #7
 8008fa2:	606b      	str	r3, [r5, #4]
 8008fa4:	2380      	movs	r3, #128	@ 0x80
 8008fa6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008fa8:	00db      	lsls	r3, r3, #3
 8008faa:	4313      	orrs	r3, r2
 8008fac:	2200      	movs	r2, #0
 8008fae:	602b      	str	r3, [r5, #0]
 8008fb0:	9206      	str	r2, [sp, #24]
 8008fb2:	aa14      	add	r2, sp, #80	@ 0x50
 8008fb4:	9205      	str	r2, [sp, #20]
 8008fb6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008fb8:	a90a      	add	r1, sp, #40	@ 0x28
 8008fba:	9204      	str	r2, [sp, #16]
 8008fbc:	aa13      	add	r2, sp, #76	@ 0x4c
 8008fbe:	9203      	str	r2, [sp, #12]
 8008fc0:	2223      	movs	r2, #35	@ 0x23
 8008fc2:	1852      	adds	r2, r2, r1
 8008fc4:	9202      	str	r2, [sp, #8]
 8008fc6:	9301      	str	r3, [sp, #4]
 8008fc8:	686b      	ldr	r3, [r5, #4]
 8008fca:	0032      	movs	r2, r6
 8008fcc:	9300      	str	r3, [sp, #0]
 8008fce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008fd0:	003b      	movs	r3, r7
 8008fd2:	f7ff fec3 	bl	8008d5c <__cvt>
 8008fd6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008fd8:	0007      	movs	r7, r0
 8008fda:	2c47      	cmp	r4, #71	@ 0x47
 8008fdc:	d12d      	bne.n	800903a <_printf_float+0x192>
 8008fde:	1cd3      	adds	r3, r2, #3
 8008fe0:	db02      	blt.n	8008fe8 <_printf_float+0x140>
 8008fe2:	686b      	ldr	r3, [r5, #4]
 8008fe4:	429a      	cmp	r2, r3
 8008fe6:	dd47      	ble.n	8009078 <_printf_float+0x1d0>
 8008fe8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008fea:	3b02      	subs	r3, #2
 8008fec:	b2db      	uxtb	r3, r3
 8008fee:	930c      	str	r3, [sp, #48]	@ 0x30
 8008ff0:	0028      	movs	r0, r5
 8008ff2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008ff4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008ff6:	3901      	subs	r1, #1
 8008ff8:	3050      	adds	r0, #80	@ 0x50
 8008ffa:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008ffc:	f7ff ff14 	bl	8008e28 <__exponent>
 8009000:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009002:	0004      	movs	r4, r0
 8009004:	1813      	adds	r3, r2, r0
 8009006:	612b      	str	r3, [r5, #16]
 8009008:	2a01      	cmp	r2, #1
 800900a:	dc02      	bgt.n	8009012 <_printf_float+0x16a>
 800900c:	682a      	ldr	r2, [r5, #0]
 800900e:	07d2      	lsls	r2, r2, #31
 8009010:	d501      	bpl.n	8009016 <_printf_float+0x16e>
 8009012:	3301      	adds	r3, #1
 8009014:	612b      	str	r3, [r5, #16]
 8009016:	2323      	movs	r3, #35	@ 0x23
 8009018:	aa0a      	add	r2, sp, #40	@ 0x28
 800901a:	189b      	adds	r3, r3, r2
 800901c:	781b      	ldrb	r3, [r3, #0]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d100      	bne.n	8009024 <_printf_float+0x17c>
 8009022:	e792      	b.n	8008f4a <_printf_float+0xa2>
 8009024:	002b      	movs	r3, r5
 8009026:	222d      	movs	r2, #45	@ 0x2d
 8009028:	3343      	adds	r3, #67	@ 0x43
 800902a:	701a      	strb	r2, [r3, #0]
 800902c:	e78d      	b.n	8008f4a <_printf_float+0xa2>
 800902e:	2c47      	cmp	r4, #71	@ 0x47
 8009030:	d1b8      	bne.n	8008fa4 <_printf_float+0xfc>
 8009032:	2b00      	cmp	r3, #0
 8009034:	d1b6      	bne.n	8008fa4 <_printf_float+0xfc>
 8009036:	3301      	adds	r3, #1
 8009038:	e7b3      	b.n	8008fa2 <_printf_float+0xfa>
 800903a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800903c:	2b65      	cmp	r3, #101	@ 0x65
 800903e:	d9d7      	bls.n	8008ff0 <_printf_float+0x148>
 8009040:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009042:	2b66      	cmp	r3, #102	@ 0x66
 8009044:	d11a      	bne.n	800907c <_printf_float+0x1d4>
 8009046:	686b      	ldr	r3, [r5, #4]
 8009048:	2a00      	cmp	r2, #0
 800904a:	dd09      	ble.n	8009060 <_printf_float+0x1b8>
 800904c:	612a      	str	r2, [r5, #16]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d102      	bne.n	8009058 <_printf_float+0x1b0>
 8009052:	6829      	ldr	r1, [r5, #0]
 8009054:	07c9      	lsls	r1, r1, #31
 8009056:	d50b      	bpl.n	8009070 <_printf_float+0x1c8>
 8009058:	3301      	adds	r3, #1
 800905a:	189b      	adds	r3, r3, r2
 800905c:	612b      	str	r3, [r5, #16]
 800905e:	e007      	b.n	8009070 <_printf_float+0x1c8>
 8009060:	2b00      	cmp	r3, #0
 8009062:	d103      	bne.n	800906c <_printf_float+0x1c4>
 8009064:	2201      	movs	r2, #1
 8009066:	6829      	ldr	r1, [r5, #0]
 8009068:	4211      	tst	r1, r2
 800906a:	d000      	beq.n	800906e <_printf_float+0x1c6>
 800906c:	1c9a      	adds	r2, r3, #2
 800906e:	612a      	str	r2, [r5, #16]
 8009070:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009072:	2400      	movs	r4, #0
 8009074:	65ab      	str	r3, [r5, #88]	@ 0x58
 8009076:	e7ce      	b.n	8009016 <_printf_float+0x16e>
 8009078:	2367      	movs	r3, #103	@ 0x67
 800907a:	930c      	str	r3, [sp, #48]	@ 0x30
 800907c:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800907e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009080:	4299      	cmp	r1, r3
 8009082:	db06      	blt.n	8009092 <_printf_float+0x1ea>
 8009084:	682b      	ldr	r3, [r5, #0]
 8009086:	6129      	str	r1, [r5, #16]
 8009088:	07db      	lsls	r3, r3, #31
 800908a:	d5f1      	bpl.n	8009070 <_printf_float+0x1c8>
 800908c:	3101      	adds	r1, #1
 800908e:	6129      	str	r1, [r5, #16]
 8009090:	e7ee      	b.n	8009070 <_printf_float+0x1c8>
 8009092:	2201      	movs	r2, #1
 8009094:	2900      	cmp	r1, #0
 8009096:	dce0      	bgt.n	800905a <_printf_float+0x1b2>
 8009098:	1892      	adds	r2, r2, r2
 800909a:	1a52      	subs	r2, r2, r1
 800909c:	e7dd      	b.n	800905a <_printf_float+0x1b2>
 800909e:	682a      	ldr	r2, [r5, #0]
 80090a0:	0553      	lsls	r3, r2, #21
 80090a2:	d408      	bmi.n	80090b6 <_printf_float+0x20e>
 80090a4:	692b      	ldr	r3, [r5, #16]
 80090a6:	003a      	movs	r2, r7
 80090a8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80090aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80090ac:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80090ae:	47a0      	blx	r4
 80090b0:	3001      	adds	r0, #1
 80090b2:	d129      	bne.n	8009108 <_printf_float+0x260>
 80090b4:	e754      	b.n	8008f60 <_printf_float+0xb8>
 80090b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80090b8:	2b65      	cmp	r3, #101	@ 0x65
 80090ba:	d800      	bhi.n	80090be <_printf_float+0x216>
 80090bc:	e0db      	b.n	8009276 <_printf_float+0x3ce>
 80090be:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 80090c0:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 80090c2:	2200      	movs	r2, #0
 80090c4:	2300      	movs	r3, #0
 80090c6:	f7f7 f9bf 	bl	8000448 <__aeabi_dcmpeq>
 80090ca:	2800      	cmp	r0, #0
 80090cc:	d033      	beq.n	8009136 <_printf_float+0x28e>
 80090ce:	2301      	movs	r3, #1
 80090d0:	4a37      	ldr	r2, [pc, #220]	@ (80091b0 <_printf_float+0x308>)
 80090d2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80090d4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80090d6:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80090d8:	47a0      	blx	r4
 80090da:	3001      	adds	r0, #1
 80090dc:	d100      	bne.n	80090e0 <_printf_float+0x238>
 80090de:	e73f      	b.n	8008f60 <_printf_float+0xb8>
 80090e0:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 80090e2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80090e4:	42b3      	cmp	r3, r6
 80090e6:	db02      	blt.n	80090ee <_printf_float+0x246>
 80090e8:	682b      	ldr	r3, [r5, #0]
 80090ea:	07db      	lsls	r3, r3, #31
 80090ec:	d50c      	bpl.n	8009108 <_printf_float+0x260>
 80090ee:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80090f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80090f2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80090f4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80090f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80090f8:	47a0      	blx	r4
 80090fa:	2400      	movs	r4, #0
 80090fc:	3001      	adds	r0, #1
 80090fe:	d100      	bne.n	8009102 <_printf_float+0x25a>
 8009100:	e72e      	b.n	8008f60 <_printf_float+0xb8>
 8009102:	1e73      	subs	r3, r6, #1
 8009104:	42a3      	cmp	r3, r4
 8009106:	dc0a      	bgt.n	800911e <_printf_float+0x276>
 8009108:	682b      	ldr	r3, [r5, #0]
 800910a:	079b      	lsls	r3, r3, #30
 800910c:	d500      	bpl.n	8009110 <_printf_float+0x268>
 800910e:	e106      	b.n	800931e <_printf_float+0x476>
 8009110:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009112:	68e8      	ldr	r0, [r5, #12]
 8009114:	4298      	cmp	r0, r3
 8009116:	db00      	blt.n	800911a <_printf_float+0x272>
 8009118:	e724      	b.n	8008f64 <_printf_float+0xbc>
 800911a:	0018      	movs	r0, r3
 800911c:	e722      	b.n	8008f64 <_printf_float+0xbc>
 800911e:	002a      	movs	r2, r5
 8009120:	2301      	movs	r3, #1
 8009122:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009124:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009126:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009128:	321a      	adds	r2, #26
 800912a:	47b8      	blx	r7
 800912c:	3001      	adds	r0, #1
 800912e:	d100      	bne.n	8009132 <_printf_float+0x28a>
 8009130:	e716      	b.n	8008f60 <_printf_float+0xb8>
 8009132:	3401      	adds	r4, #1
 8009134:	e7e5      	b.n	8009102 <_printf_float+0x25a>
 8009136:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009138:	2b00      	cmp	r3, #0
 800913a:	dc3b      	bgt.n	80091b4 <_printf_float+0x30c>
 800913c:	2301      	movs	r3, #1
 800913e:	4a1c      	ldr	r2, [pc, #112]	@ (80091b0 <_printf_float+0x308>)
 8009140:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009142:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009144:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009146:	47a0      	blx	r4
 8009148:	3001      	adds	r0, #1
 800914a:	d100      	bne.n	800914e <_printf_float+0x2a6>
 800914c:	e708      	b.n	8008f60 <_printf_float+0xb8>
 800914e:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8009150:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009152:	4333      	orrs	r3, r6
 8009154:	d102      	bne.n	800915c <_printf_float+0x2b4>
 8009156:	682b      	ldr	r3, [r5, #0]
 8009158:	07db      	lsls	r3, r3, #31
 800915a:	d5d5      	bpl.n	8009108 <_printf_float+0x260>
 800915c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800915e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009160:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009162:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009164:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009166:	47a0      	blx	r4
 8009168:	2300      	movs	r3, #0
 800916a:	3001      	adds	r0, #1
 800916c:	d100      	bne.n	8009170 <_printf_float+0x2c8>
 800916e:	e6f7      	b.n	8008f60 <_printf_float+0xb8>
 8009170:	930c      	str	r3, [sp, #48]	@ 0x30
 8009172:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009174:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009176:	425b      	negs	r3, r3
 8009178:	4293      	cmp	r3, r2
 800917a:	dc01      	bgt.n	8009180 <_printf_float+0x2d8>
 800917c:	0033      	movs	r3, r6
 800917e:	e792      	b.n	80090a6 <_printf_float+0x1fe>
 8009180:	002a      	movs	r2, r5
 8009182:	2301      	movs	r3, #1
 8009184:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009186:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009188:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800918a:	321a      	adds	r2, #26
 800918c:	47a0      	blx	r4
 800918e:	3001      	adds	r0, #1
 8009190:	d100      	bne.n	8009194 <_printf_float+0x2ec>
 8009192:	e6e5      	b.n	8008f60 <_printf_float+0xb8>
 8009194:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009196:	3301      	adds	r3, #1
 8009198:	e7ea      	b.n	8009170 <_printf_float+0x2c8>
 800919a:	46c0      	nop			@ (mov r8, r8)
 800919c:	7fefffff 	.word	0x7fefffff
 80091a0:	0800ce56 	.word	0x0800ce56
 80091a4:	0800ce52 	.word	0x0800ce52
 80091a8:	0800ce5e 	.word	0x0800ce5e
 80091ac:	0800ce5a 	.word	0x0800ce5a
 80091b0:	0800ce62 	.word	0x0800ce62
 80091b4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80091b6:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 80091b8:	930c      	str	r3, [sp, #48]	@ 0x30
 80091ba:	429e      	cmp	r6, r3
 80091bc:	dd00      	ble.n	80091c0 <_printf_float+0x318>
 80091be:	001e      	movs	r6, r3
 80091c0:	2e00      	cmp	r6, #0
 80091c2:	dc31      	bgt.n	8009228 <_printf_float+0x380>
 80091c4:	43f3      	mvns	r3, r6
 80091c6:	2400      	movs	r4, #0
 80091c8:	17db      	asrs	r3, r3, #31
 80091ca:	4033      	ands	r3, r6
 80091cc:	930e      	str	r3, [sp, #56]	@ 0x38
 80091ce:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 80091d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80091d2:	1af3      	subs	r3, r6, r3
 80091d4:	42a3      	cmp	r3, r4
 80091d6:	dc30      	bgt.n	800923a <_printf_float+0x392>
 80091d8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80091da:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80091dc:	429a      	cmp	r2, r3
 80091de:	dc38      	bgt.n	8009252 <_printf_float+0x3aa>
 80091e0:	682b      	ldr	r3, [r5, #0]
 80091e2:	07db      	lsls	r3, r3, #31
 80091e4:	d435      	bmi.n	8009252 <_printf_float+0x3aa>
 80091e6:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 80091e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80091ea:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80091ec:	1b9b      	subs	r3, r3, r6
 80091ee:	1b14      	subs	r4, r2, r4
 80091f0:	429c      	cmp	r4, r3
 80091f2:	dd00      	ble.n	80091f6 <_printf_float+0x34e>
 80091f4:	001c      	movs	r4, r3
 80091f6:	2c00      	cmp	r4, #0
 80091f8:	dc34      	bgt.n	8009264 <_printf_float+0x3bc>
 80091fa:	43e3      	mvns	r3, r4
 80091fc:	2600      	movs	r6, #0
 80091fe:	17db      	asrs	r3, r3, #31
 8009200:	401c      	ands	r4, r3
 8009202:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009204:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009206:	1ad3      	subs	r3, r2, r3
 8009208:	1b1b      	subs	r3, r3, r4
 800920a:	42b3      	cmp	r3, r6
 800920c:	dc00      	bgt.n	8009210 <_printf_float+0x368>
 800920e:	e77b      	b.n	8009108 <_printf_float+0x260>
 8009210:	002a      	movs	r2, r5
 8009212:	2301      	movs	r3, #1
 8009214:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009216:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009218:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800921a:	321a      	adds	r2, #26
 800921c:	47b8      	blx	r7
 800921e:	3001      	adds	r0, #1
 8009220:	d100      	bne.n	8009224 <_printf_float+0x37c>
 8009222:	e69d      	b.n	8008f60 <_printf_float+0xb8>
 8009224:	3601      	adds	r6, #1
 8009226:	e7ec      	b.n	8009202 <_printf_float+0x35a>
 8009228:	0033      	movs	r3, r6
 800922a:	003a      	movs	r2, r7
 800922c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800922e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009230:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009232:	47a0      	blx	r4
 8009234:	3001      	adds	r0, #1
 8009236:	d1c5      	bne.n	80091c4 <_printf_float+0x31c>
 8009238:	e692      	b.n	8008f60 <_printf_float+0xb8>
 800923a:	002a      	movs	r2, r5
 800923c:	2301      	movs	r3, #1
 800923e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009240:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009242:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009244:	321a      	adds	r2, #26
 8009246:	47b0      	blx	r6
 8009248:	3001      	adds	r0, #1
 800924a:	d100      	bne.n	800924e <_printf_float+0x3a6>
 800924c:	e688      	b.n	8008f60 <_printf_float+0xb8>
 800924e:	3401      	adds	r4, #1
 8009250:	e7bd      	b.n	80091ce <_printf_float+0x326>
 8009252:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009254:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009256:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009258:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800925a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800925c:	47a0      	blx	r4
 800925e:	3001      	adds	r0, #1
 8009260:	d1c1      	bne.n	80091e6 <_printf_float+0x33e>
 8009262:	e67d      	b.n	8008f60 <_printf_float+0xb8>
 8009264:	19ba      	adds	r2, r7, r6
 8009266:	0023      	movs	r3, r4
 8009268:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800926a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800926c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800926e:	47b0      	blx	r6
 8009270:	3001      	adds	r0, #1
 8009272:	d1c2      	bne.n	80091fa <_printf_float+0x352>
 8009274:	e674      	b.n	8008f60 <_printf_float+0xb8>
 8009276:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009278:	930c      	str	r3, [sp, #48]	@ 0x30
 800927a:	2b01      	cmp	r3, #1
 800927c:	dc02      	bgt.n	8009284 <_printf_float+0x3dc>
 800927e:	2301      	movs	r3, #1
 8009280:	421a      	tst	r2, r3
 8009282:	d039      	beq.n	80092f8 <_printf_float+0x450>
 8009284:	2301      	movs	r3, #1
 8009286:	003a      	movs	r2, r7
 8009288:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800928a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800928c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800928e:	47b0      	blx	r6
 8009290:	3001      	adds	r0, #1
 8009292:	d100      	bne.n	8009296 <_printf_float+0x3ee>
 8009294:	e664      	b.n	8008f60 <_printf_float+0xb8>
 8009296:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009298:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800929a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800929c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800929e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80092a0:	47b0      	blx	r6
 80092a2:	3001      	adds	r0, #1
 80092a4:	d100      	bne.n	80092a8 <_printf_float+0x400>
 80092a6:	e65b      	b.n	8008f60 <_printf_float+0xb8>
 80092a8:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 80092aa:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 80092ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80092ae:	2200      	movs	r2, #0
 80092b0:	3b01      	subs	r3, #1
 80092b2:	930c      	str	r3, [sp, #48]	@ 0x30
 80092b4:	2300      	movs	r3, #0
 80092b6:	f7f7 f8c7 	bl	8000448 <__aeabi_dcmpeq>
 80092ba:	2800      	cmp	r0, #0
 80092bc:	d11a      	bne.n	80092f4 <_printf_float+0x44c>
 80092be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80092c0:	1c7a      	adds	r2, r7, #1
 80092c2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80092c4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80092c6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80092c8:	47b0      	blx	r6
 80092ca:	3001      	adds	r0, #1
 80092cc:	d10e      	bne.n	80092ec <_printf_float+0x444>
 80092ce:	e647      	b.n	8008f60 <_printf_float+0xb8>
 80092d0:	002a      	movs	r2, r5
 80092d2:	2301      	movs	r3, #1
 80092d4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80092d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80092d8:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80092da:	321a      	adds	r2, #26
 80092dc:	47b8      	blx	r7
 80092de:	3001      	adds	r0, #1
 80092e0:	d100      	bne.n	80092e4 <_printf_float+0x43c>
 80092e2:	e63d      	b.n	8008f60 <_printf_float+0xb8>
 80092e4:	3601      	adds	r6, #1
 80092e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80092e8:	429e      	cmp	r6, r3
 80092ea:	dbf1      	blt.n	80092d0 <_printf_float+0x428>
 80092ec:	002a      	movs	r2, r5
 80092ee:	0023      	movs	r3, r4
 80092f0:	3250      	adds	r2, #80	@ 0x50
 80092f2:	e6d9      	b.n	80090a8 <_printf_float+0x200>
 80092f4:	2600      	movs	r6, #0
 80092f6:	e7f6      	b.n	80092e6 <_printf_float+0x43e>
 80092f8:	003a      	movs	r2, r7
 80092fa:	e7e2      	b.n	80092c2 <_printf_float+0x41a>
 80092fc:	002a      	movs	r2, r5
 80092fe:	2301      	movs	r3, #1
 8009300:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009302:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009304:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009306:	3219      	adds	r2, #25
 8009308:	47b0      	blx	r6
 800930a:	3001      	adds	r0, #1
 800930c:	d100      	bne.n	8009310 <_printf_float+0x468>
 800930e:	e627      	b.n	8008f60 <_printf_float+0xb8>
 8009310:	3401      	adds	r4, #1
 8009312:	68eb      	ldr	r3, [r5, #12]
 8009314:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009316:	1a9b      	subs	r3, r3, r2
 8009318:	42a3      	cmp	r3, r4
 800931a:	dcef      	bgt.n	80092fc <_printf_float+0x454>
 800931c:	e6f8      	b.n	8009110 <_printf_float+0x268>
 800931e:	2400      	movs	r4, #0
 8009320:	e7f7      	b.n	8009312 <_printf_float+0x46a>
 8009322:	46c0      	nop			@ (mov r8, r8)

08009324 <_printf_common>:
 8009324:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009326:	0016      	movs	r6, r2
 8009328:	9301      	str	r3, [sp, #4]
 800932a:	688a      	ldr	r2, [r1, #8]
 800932c:	690b      	ldr	r3, [r1, #16]
 800932e:	000c      	movs	r4, r1
 8009330:	9000      	str	r0, [sp, #0]
 8009332:	4293      	cmp	r3, r2
 8009334:	da00      	bge.n	8009338 <_printf_common+0x14>
 8009336:	0013      	movs	r3, r2
 8009338:	0022      	movs	r2, r4
 800933a:	6033      	str	r3, [r6, #0]
 800933c:	3243      	adds	r2, #67	@ 0x43
 800933e:	7812      	ldrb	r2, [r2, #0]
 8009340:	2a00      	cmp	r2, #0
 8009342:	d001      	beq.n	8009348 <_printf_common+0x24>
 8009344:	3301      	adds	r3, #1
 8009346:	6033      	str	r3, [r6, #0]
 8009348:	6823      	ldr	r3, [r4, #0]
 800934a:	069b      	lsls	r3, r3, #26
 800934c:	d502      	bpl.n	8009354 <_printf_common+0x30>
 800934e:	6833      	ldr	r3, [r6, #0]
 8009350:	3302      	adds	r3, #2
 8009352:	6033      	str	r3, [r6, #0]
 8009354:	6822      	ldr	r2, [r4, #0]
 8009356:	2306      	movs	r3, #6
 8009358:	0015      	movs	r5, r2
 800935a:	401d      	ands	r5, r3
 800935c:	421a      	tst	r2, r3
 800935e:	d027      	beq.n	80093b0 <_printf_common+0x8c>
 8009360:	0023      	movs	r3, r4
 8009362:	3343      	adds	r3, #67	@ 0x43
 8009364:	781b      	ldrb	r3, [r3, #0]
 8009366:	1e5a      	subs	r2, r3, #1
 8009368:	4193      	sbcs	r3, r2
 800936a:	6822      	ldr	r2, [r4, #0]
 800936c:	0692      	lsls	r2, r2, #26
 800936e:	d430      	bmi.n	80093d2 <_printf_common+0xae>
 8009370:	0022      	movs	r2, r4
 8009372:	9901      	ldr	r1, [sp, #4]
 8009374:	9800      	ldr	r0, [sp, #0]
 8009376:	9d08      	ldr	r5, [sp, #32]
 8009378:	3243      	adds	r2, #67	@ 0x43
 800937a:	47a8      	blx	r5
 800937c:	3001      	adds	r0, #1
 800937e:	d025      	beq.n	80093cc <_printf_common+0xa8>
 8009380:	2206      	movs	r2, #6
 8009382:	6823      	ldr	r3, [r4, #0]
 8009384:	2500      	movs	r5, #0
 8009386:	4013      	ands	r3, r2
 8009388:	2b04      	cmp	r3, #4
 800938a:	d105      	bne.n	8009398 <_printf_common+0x74>
 800938c:	6833      	ldr	r3, [r6, #0]
 800938e:	68e5      	ldr	r5, [r4, #12]
 8009390:	1aed      	subs	r5, r5, r3
 8009392:	43eb      	mvns	r3, r5
 8009394:	17db      	asrs	r3, r3, #31
 8009396:	401d      	ands	r5, r3
 8009398:	68a3      	ldr	r3, [r4, #8]
 800939a:	6922      	ldr	r2, [r4, #16]
 800939c:	4293      	cmp	r3, r2
 800939e:	dd01      	ble.n	80093a4 <_printf_common+0x80>
 80093a0:	1a9b      	subs	r3, r3, r2
 80093a2:	18ed      	adds	r5, r5, r3
 80093a4:	2600      	movs	r6, #0
 80093a6:	42b5      	cmp	r5, r6
 80093a8:	d120      	bne.n	80093ec <_printf_common+0xc8>
 80093aa:	2000      	movs	r0, #0
 80093ac:	e010      	b.n	80093d0 <_printf_common+0xac>
 80093ae:	3501      	adds	r5, #1
 80093b0:	68e3      	ldr	r3, [r4, #12]
 80093b2:	6832      	ldr	r2, [r6, #0]
 80093b4:	1a9b      	subs	r3, r3, r2
 80093b6:	42ab      	cmp	r3, r5
 80093b8:	ddd2      	ble.n	8009360 <_printf_common+0x3c>
 80093ba:	0022      	movs	r2, r4
 80093bc:	2301      	movs	r3, #1
 80093be:	9901      	ldr	r1, [sp, #4]
 80093c0:	9800      	ldr	r0, [sp, #0]
 80093c2:	9f08      	ldr	r7, [sp, #32]
 80093c4:	3219      	adds	r2, #25
 80093c6:	47b8      	blx	r7
 80093c8:	3001      	adds	r0, #1
 80093ca:	d1f0      	bne.n	80093ae <_printf_common+0x8a>
 80093cc:	2001      	movs	r0, #1
 80093ce:	4240      	negs	r0, r0
 80093d0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80093d2:	2030      	movs	r0, #48	@ 0x30
 80093d4:	18e1      	adds	r1, r4, r3
 80093d6:	3143      	adds	r1, #67	@ 0x43
 80093d8:	7008      	strb	r0, [r1, #0]
 80093da:	0021      	movs	r1, r4
 80093dc:	1c5a      	adds	r2, r3, #1
 80093de:	3145      	adds	r1, #69	@ 0x45
 80093e0:	7809      	ldrb	r1, [r1, #0]
 80093e2:	18a2      	adds	r2, r4, r2
 80093e4:	3243      	adds	r2, #67	@ 0x43
 80093e6:	3302      	adds	r3, #2
 80093e8:	7011      	strb	r1, [r2, #0]
 80093ea:	e7c1      	b.n	8009370 <_printf_common+0x4c>
 80093ec:	0022      	movs	r2, r4
 80093ee:	2301      	movs	r3, #1
 80093f0:	9901      	ldr	r1, [sp, #4]
 80093f2:	9800      	ldr	r0, [sp, #0]
 80093f4:	9f08      	ldr	r7, [sp, #32]
 80093f6:	321a      	adds	r2, #26
 80093f8:	47b8      	blx	r7
 80093fa:	3001      	adds	r0, #1
 80093fc:	d0e6      	beq.n	80093cc <_printf_common+0xa8>
 80093fe:	3601      	adds	r6, #1
 8009400:	e7d1      	b.n	80093a6 <_printf_common+0x82>
	...

08009404 <_printf_i>:
 8009404:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009406:	b08b      	sub	sp, #44	@ 0x2c
 8009408:	9206      	str	r2, [sp, #24]
 800940a:	000a      	movs	r2, r1
 800940c:	3243      	adds	r2, #67	@ 0x43
 800940e:	9307      	str	r3, [sp, #28]
 8009410:	9005      	str	r0, [sp, #20]
 8009412:	9203      	str	r2, [sp, #12]
 8009414:	7e0a      	ldrb	r2, [r1, #24]
 8009416:	000c      	movs	r4, r1
 8009418:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800941a:	2a78      	cmp	r2, #120	@ 0x78
 800941c:	d809      	bhi.n	8009432 <_printf_i+0x2e>
 800941e:	2a62      	cmp	r2, #98	@ 0x62
 8009420:	d80b      	bhi.n	800943a <_printf_i+0x36>
 8009422:	2a00      	cmp	r2, #0
 8009424:	d100      	bne.n	8009428 <_printf_i+0x24>
 8009426:	e0ba      	b.n	800959e <_printf_i+0x19a>
 8009428:	497a      	ldr	r1, [pc, #488]	@ (8009614 <_printf_i+0x210>)
 800942a:	9104      	str	r1, [sp, #16]
 800942c:	2a58      	cmp	r2, #88	@ 0x58
 800942e:	d100      	bne.n	8009432 <_printf_i+0x2e>
 8009430:	e08e      	b.n	8009550 <_printf_i+0x14c>
 8009432:	0025      	movs	r5, r4
 8009434:	3542      	adds	r5, #66	@ 0x42
 8009436:	702a      	strb	r2, [r5, #0]
 8009438:	e022      	b.n	8009480 <_printf_i+0x7c>
 800943a:	0010      	movs	r0, r2
 800943c:	3863      	subs	r0, #99	@ 0x63
 800943e:	2815      	cmp	r0, #21
 8009440:	d8f7      	bhi.n	8009432 <_printf_i+0x2e>
 8009442:	f7f6 fe71 	bl	8000128 <__gnu_thumb1_case_shi>
 8009446:	0016      	.short	0x0016
 8009448:	fff6001f 	.word	0xfff6001f
 800944c:	fff6fff6 	.word	0xfff6fff6
 8009450:	001ffff6 	.word	0x001ffff6
 8009454:	fff6fff6 	.word	0xfff6fff6
 8009458:	fff6fff6 	.word	0xfff6fff6
 800945c:	0036009f 	.word	0x0036009f
 8009460:	fff6007e 	.word	0xfff6007e
 8009464:	00b0fff6 	.word	0x00b0fff6
 8009468:	0036fff6 	.word	0x0036fff6
 800946c:	fff6fff6 	.word	0xfff6fff6
 8009470:	0082      	.short	0x0082
 8009472:	0025      	movs	r5, r4
 8009474:	681a      	ldr	r2, [r3, #0]
 8009476:	3542      	adds	r5, #66	@ 0x42
 8009478:	1d11      	adds	r1, r2, #4
 800947a:	6019      	str	r1, [r3, #0]
 800947c:	6813      	ldr	r3, [r2, #0]
 800947e:	702b      	strb	r3, [r5, #0]
 8009480:	2301      	movs	r3, #1
 8009482:	e09e      	b.n	80095c2 <_printf_i+0x1be>
 8009484:	6818      	ldr	r0, [r3, #0]
 8009486:	6809      	ldr	r1, [r1, #0]
 8009488:	1d02      	adds	r2, r0, #4
 800948a:	060d      	lsls	r5, r1, #24
 800948c:	d50b      	bpl.n	80094a6 <_printf_i+0xa2>
 800948e:	6806      	ldr	r6, [r0, #0]
 8009490:	601a      	str	r2, [r3, #0]
 8009492:	2e00      	cmp	r6, #0
 8009494:	da03      	bge.n	800949e <_printf_i+0x9a>
 8009496:	232d      	movs	r3, #45	@ 0x2d
 8009498:	9a03      	ldr	r2, [sp, #12]
 800949a:	4276      	negs	r6, r6
 800949c:	7013      	strb	r3, [r2, #0]
 800949e:	4b5d      	ldr	r3, [pc, #372]	@ (8009614 <_printf_i+0x210>)
 80094a0:	270a      	movs	r7, #10
 80094a2:	9304      	str	r3, [sp, #16]
 80094a4:	e018      	b.n	80094d8 <_printf_i+0xd4>
 80094a6:	6806      	ldr	r6, [r0, #0]
 80094a8:	601a      	str	r2, [r3, #0]
 80094aa:	0649      	lsls	r1, r1, #25
 80094ac:	d5f1      	bpl.n	8009492 <_printf_i+0x8e>
 80094ae:	b236      	sxth	r6, r6
 80094b0:	e7ef      	b.n	8009492 <_printf_i+0x8e>
 80094b2:	6808      	ldr	r0, [r1, #0]
 80094b4:	6819      	ldr	r1, [r3, #0]
 80094b6:	c940      	ldmia	r1!, {r6}
 80094b8:	0605      	lsls	r5, r0, #24
 80094ba:	d402      	bmi.n	80094c2 <_printf_i+0xbe>
 80094bc:	0640      	lsls	r0, r0, #25
 80094be:	d500      	bpl.n	80094c2 <_printf_i+0xbe>
 80094c0:	b2b6      	uxth	r6, r6
 80094c2:	6019      	str	r1, [r3, #0]
 80094c4:	4b53      	ldr	r3, [pc, #332]	@ (8009614 <_printf_i+0x210>)
 80094c6:	270a      	movs	r7, #10
 80094c8:	9304      	str	r3, [sp, #16]
 80094ca:	2a6f      	cmp	r2, #111	@ 0x6f
 80094cc:	d100      	bne.n	80094d0 <_printf_i+0xcc>
 80094ce:	3f02      	subs	r7, #2
 80094d0:	0023      	movs	r3, r4
 80094d2:	2200      	movs	r2, #0
 80094d4:	3343      	adds	r3, #67	@ 0x43
 80094d6:	701a      	strb	r2, [r3, #0]
 80094d8:	6863      	ldr	r3, [r4, #4]
 80094da:	60a3      	str	r3, [r4, #8]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	db06      	blt.n	80094ee <_printf_i+0xea>
 80094e0:	2104      	movs	r1, #4
 80094e2:	6822      	ldr	r2, [r4, #0]
 80094e4:	9d03      	ldr	r5, [sp, #12]
 80094e6:	438a      	bics	r2, r1
 80094e8:	6022      	str	r2, [r4, #0]
 80094ea:	4333      	orrs	r3, r6
 80094ec:	d00c      	beq.n	8009508 <_printf_i+0x104>
 80094ee:	9d03      	ldr	r5, [sp, #12]
 80094f0:	0030      	movs	r0, r6
 80094f2:	0039      	movs	r1, r7
 80094f4:	f7f6 fea8 	bl	8000248 <__aeabi_uidivmod>
 80094f8:	9b04      	ldr	r3, [sp, #16]
 80094fa:	3d01      	subs	r5, #1
 80094fc:	5c5b      	ldrb	r3, [r3, r1]
 80094fe:	702b      	strb	r3, [r5, #0]
 8009500:	0033      	movs	r3, r6
 8009502:	0006      	movs	r6, r0
 8009504:	429f      	cmp	r7, r3
 8009506:	d9f3      	bls.n	80094f0 <_printf_i+0xec>
 8009508:	2f08      	cmp	r7, #8
 800950a:	d109      	bne.n	8009520 <_printf_i+0x11c>
 800950c:	6823      	ldr	r3, [r4, #0]
 800950e:	07db      	lsls	r3, r3, #31
 8009510:	d506      	bpl.n	8009520 <_printf_i+0x11c>
 8009512:	6862      	ldr	r2, [r4, #4]
 8009514:	6923      	ldr	r3, [r4, #16]
 8009516:	429a      	cmp	r2, r3
 8009518:	dc02      	bgt.n	8009520 <_printf_i+0x11c>
 800951a:	2330      	movs	r3, #48	@ 0x30
 800951c:	3d01      	subs	r5, #1
 800951e:	702b      	strb	r3, [r5, #0]
 8009520:	9b03      	ldr	r3, [sp, #12]
 8009522:	1b5b      	subs	r3, r3, r5
 8009524:	6123      	str	r3, [r4, #16]
 8009526:	9b07      	ldr	r3, [sp, #28]
 8009528:	0021      	movs	r1, r4
 800952a:	9300      	str	r3, [sp, #0]
 800952c:	9805      	ldr	r0, [sp, #20]
 800952e:	9b06      	ldr	r3, [sp, #24]
 8009530:	aa09      	add	r2, sp, #36	@ 0x24
 8009532:	f7ff fef7 	bl	8009324 <_printf_common>
 8009536:	3001      	adds	r0, #1
 8009538:	d148      	bne.n	80095cc <_printf_i+0x1c8>
 800953a:	2001      	movs	r0, #1
 800953c:	4240      	negs	r0, r0
 800953e:	b00b      	add	sp, #44	@ 0x2c
 8009540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009542:	2220      	movs	r2, #32
 8009544:	6809      	ldr	r1, [r1, #0]
 8009546:	430a      	orrs	r2, r1
 8009548:	6022      	str	r2, [r4, #0]
 800954a:	2278      	movs	r2, #120	@ 0x78
 800954c:	4932      	ldr	r1, [pc, #200]	@ (8009618 <_printf_i+0x214>)
 800954e:	9104      	str	r1, [sp, #16]
 8009550:	0021      	movs	r1, r4
 8009552:	3145      	adds	r1, #69	@ 0x45
 8009554:	700a      	strb	r2, [r1, #0]
 8009556:	6819      	ldr	r1, [r3, #0]
 8009558:	6822      	ldr	r2, [r4, #0]
 800955a:	c940      	ldmia	r1!, {r6}
 800955c:	0610      	lsls	r0, r2, #24
 800955e:	d402      	bmi.n	8009566 <_printf_i+0x162>
 8009560:	0650      	lsls	r0, r2, #25
 8009562:	d500      	bpl.n	8009566 <_printf_i+0x162>
 8009564:	b2b6      	uxth	r6, r6
 8009566:	6019      	str	r1, [r3, #0]
 8009568:	07d3      	lsls	r3, r2, #31
 800956a:	d502      	bpl.n	8009572 <_printf_i+0x16e>
 800956c:	2320      	movs	r3, #32
 800956e:	4313      	orrs	r3, r2
 8009570:	6023      	str	r3, [r4, #0]
 8009572:	2e00      	cmp	r6, #0
 8009574:	d001      	beq.n	800957a <_printf_i+0x176>
 8009576:	2710      	movs	r7, #16
 8009578:	e7aa      	b.n	80094d0 <_printf_i+0xcc>
 800957a:	2220      	movs	r2, #32
 800957c:	6823      	ldr	r3, [r4, #0]
 800957e:	4393      	bics	r3, r2
 8009580:	6023      	str	r3, [r4, #0]
 8009582:	e7f8      	b.n	8009576 <_printf_i+0x172>
 8009584:	681a      	ldr	r2, [r3, #0]
 8009586:	680d      	ldr	r5, [r1, #0]
 8009588:	1d10      	adds	r0, r2, #4
 800958a:	6949      	ldr	r1, [r1, #20]
 800958c:	6018      	str	r0, [r3, #0]
 800958e:	6813      	ldr	r3, [r2, #0]
 8009590:	062e      	lsls	r6, r5, #24
 8009592:	d501      	bpl.n	8009598 <_printf_i+0x194>
 8009594:	6019      	str	r1, [r3, #0]
 8009596:	e002      	b.n	800959e <_printf_i+0x19a>
 8009598:	066d      	lsls	r5, r5, #25
 800959a:	d5fb      	bpl.n	8009594 <_printf_i+0x190>
 800959c:	8019      	strh	r1, [r3, #0]
 800959e:	2300      	movs	r3, #0
 80095a0:	9d03      	ldr	r5, [sp, #12]
 80095a2:	6123      	str	r3, [r4, #16]
 80095a4:	e7bf      	b.n	8009526 <_printf_i+0x122>
 80095a6:	681a      	ldr	r2, [r3, #0]
 80095a8:	1d11      	adds	r1, r2, #4
 80095aa:	6019      	str	r1, [r3, #0]
 80095ac:	6815      	ldr	r5, [r2, #0]
 80095ae:	2100      	movs	r1, #0
 80095b0:	0028      	movs	r0, r5
 80095b2:	6862      	ldr	r2, [r4, #4]
 80095b4:	f000 fcc9 	bl	8009f4a <memchr>
 80095b8:	2800      	cmp	r0, #0
 80095ba:	d001      	beq.n	80095c0 <_printf_i+0x1bc>
 80095bc:	1b40      	subs	r0, r0, r5
 80095be:	6060      	str	r0, [r4, #4]
 80095c0:	6863      	ldr	r3, [r4, #4]
 80095c2:	6123      	str	r3, [r4, #16]
 80095c4:	2300      	movs	r3, #0
 80095c6:	9a03      	ldr	r2, [sp, #12]
 80095c8:	7013      	strb	r3, [r2, #0]
 80095ca:	e7ac      	b.n	8009526 <_printf_i+0x122>
 80095cc:	002a      	movs	r2, r5
 80095ce:	6923      	ldr	r3, [r4, #16]
 80095d0:	9906      	ldr	r1, [sp, #24]
 80095d2:	9805      	ldr	r0, [sp, #20]
 80095d4:	9d07      	ldr	r5, [sp, #28]
 80095d6:	47a8      	blx	r5
 80095d8:	3001      	adds	r0, #1
 80095da:	d0ae      	beq.n	800953a <_printf_i+0x136>
 80095dc:	6823      	ldr	r3, [r4, #0]
 80095de:	079b      	lsls	r3, r3, #30
 80095e0:	d415      	bmi.n	800960e <_printf_i+0x20a>
 80095e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095e4:	68e0      	ldr	r0, [r4, #12]
 80095e6:	4298      	cmp	r0, r3
 80095e8:	daa9      	bge.n	800953e <_printf_i+0x13a>
 80095ea:	0018      	movs	r0, r3
 80095ec:	e7a7      	b.n	800953e <_printf_i+0x13a>
 80095ee:	0022      	movs	r2, r4
 80095f0:	2301      	movs	r3, #1
 80095f2:	9906      	ldr	r1, [sp, #24]
 80095f4:	9805      	ldr	r0, [sp, #20]
 80095f6:	9e07      	ldr	r6, [sp, #28]
 80095f8:	3219      	adds	r2, #25
 80095fa:	47b0      	blx	r6
 80095fc:	3001      	adds	r0, #1
 80095fe:	d09c      	beq.n	800953a <_printf_i+0x136>
 8009600:	3501      	adds	r5, #1
 8009602:	68e3      	ldr	r3, [r4, #12]
 8009604:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009606:	1a9b      	subs	r3, r3, r2
 8009608:	42ab      	cmp	r3, r5
 800960a:	dcf0      	bgt.n	80095ee <_printf_i+0x1ea>
 800960c:	e7e9      	b.n	80095e2 <_printf_i+0x1de>
 800960e:	2500      	movs	r5, #0
 8009610:	e7f7      	b.n	8009602 <_printf_i+0x1fe>
 8009612:	46c0      	nop			@ (mov r8, r8)
 8009614:	0800ce64 	.word	0x0800ce64
 8009618:	0800ce75 	.word	0x0800ce75

0800961c <_scanf_float>:
 800961c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800961e:	b08b      	sub	sp, #44	@ 0x2c
 8009620:	0016      	movs	r6, r2
 8009622:	9003      	str	r0, [sp, #12]
 8009624:	22ae      	movs	r2, #174	@ 0xae
 8009626:	2000      	movs	r0, #0
 8009628:	9307      	str	r3, [sp, #28]
 800962a:	688b      	ldr	r3, [r1, #8]
 800962c:	000c      	movs	r4, r1
 800962e:	1e59      	subs	r1, r3, #1
 8009630:	0052      	lsls	r2, r2, #1
 8009632:	9006      	str	r0, [sp, #24]
 8009634:	4291      	cmp	r1, r2
 8009636:	d905      	bls.n	8009644 <_scanf_float+0x28>
 8009638:	3b5e      	subs	r3, #94	@ 0x5e
 800963a:	3bff      	subs	r3, #255	@ 0xff
 800963c:	9306      	str	r3, [sp, #24]
 800963e:	235e      	movs	r3, #94	@ 0x5e
 8009640:	33ff      	adds	r3, #255	@ 0xff
 8009642:	60a3      	str	r3, [r4, #8]
 8009644:	23f0      	movs	r3, #240	@ 0xf0
 8009646:	6822      	ldr	r2, [r4, #0]
 8009648:	00db      	lsls	r3, r3, #3
 800964a:	4313      	orrs	r3, r2
 800964c:	6023      	str	r3, [r4, #0]
 800964e:	0023      	movs	r3, r4
 8009650:	2500      	movs	r5, #0
 8009652:	331c      	adds	r3, #28
 8009654:	001f      	movs	r7, r3
 8009656:	9304      	str	r3, [sp, #16]
 8009658:	9502      	str	r5, [sp, #8]
 800965a:	9509      	str	r5, [sp, #36]	@ 0x24
 800965c:	9508      	str	r5, [sp, #32]
 800965e:	9501      	str	r5, [sp, #4]
 8009660:	9505      	str	r5, [sp, #20]
 8009662:	68a2      	ldr	r2, [r4, #8]
 8009664:	2a00      	cmp	r2, #0
 8009666:	d00a      	beq.n	800967e <_scanf_float+0x62>
 8009668:	6833      	ldr	r3, [r6, #0]
 800966a:	781b      	ldrb	r3, [r3, #0]
 800966c:	2b4e      	cmp	r3, #78	@ 0x4e
 800966e:	d844      	bhi.n	80096fa <_scanf_float+0xde>
 8009670:	0018      	movs	r0, r3
 8009672:	2b40      	cmp	r3, #64	@ 0x40
 8009674:	d82c      	bhi.n	80096d0 <_scanf_float+0xb4>
 8009676:	382b      	subs	r0, #43	@ 0x2b
 8009678:	b2c1      	uxtb	r1, r0
 800967a:	290e      	cmp	r1, #14
 800967c:	d92a      	bls.n	80096d4 <_scanf_float+0xb8>
 800967e:	9b01      	ldr	r3, [sp, #4]
 8009680:	2b00      	cmp	r3, #0
 8009682:	d003      	beq.n	800968c <_scanf_float+0x70>
 8009684:	6823      	ldr	r3, [r4, #0]
 8009686:	4aa6      	ldr	r2, [pc, #664]	@ (8009920 <_scanf_float+0x304>)
 8009688:	4013      	ands	r3, r2
 800968a:	6023      	str	r3, [r4, #0]
 800968c:	9b02      	ldr	r3, [sp, #8]
 800968e:	3b01      	subs	r3, #1
 8009690:	2b01      	cmp	r3, #1
 8009692:	d900      	bls.n	8009696 <_scanf_float+0x7a>
 8009694:	e0fe      	b.n	8009894 <_scanf_float+0x278>
 8009696:	25be      	movs	r5, #190	@ 0xbe
 8009698:	006d      	lsls	r5, r5, #1
 800969a:	9b04      	ldr	r3, [sp, #16]
 800969c:	429f      	cmp	r7, r3
 800969e:	d900      	bls.n	80096a2 <_scanf_float+0x86>
 80096a0:	e0ee      	b.n	8009880 <_scanf_float+0x264>
 80096a2:	2001      	movs	r0, #1
 80096a4:	b00b      	add	sp, #44	@ 0x2c
 80096a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80096a8:	0018      	movs	r0, r3
 80096aa:	3861      	subs	r0, #97	@ 0x61
 80096ac:	280d      	cmp	r0, #13
 80096ae:	d8e6      	bhi.n	800967e <_scanf_float+0x62>
 80096b0:	f7f6 fd3a 	bl	8000128 <__gnu_thumb1_case_shi>
 80096b4:	ffe50089 	.word	0xffe50089
 80096b8:	ffe5ffe5 	.word	0xffe5ffe5
 80096bc:	00a700bb 	.word	0x00a700bb
 80096c0:	ffe5ffe5 	.word	0xffe5ffe5
 80096c4:	ffe5008f 	.word	0xffe5008f
 80096c8:	ffe5ffe5 	.word	0xffe5ffe5
 80096cc:	006bffe5 	.word	0x006bffe5
 80096d0:	3841      	subs	r0, #65	@ 0x41
 80096d2:	e7eb      	b.n	80096ac <_scanf_float+0x90>
 80096d4:	280e      	cmp	r0, #14
 80096d6:	d8d2      	bhi.n	800967e <_scanf_float+0x62>
 80096d8:	f7f6 fd26 	bl	8000128 <__gnu_thumb1_case_shi>
 80096dc:	ffd1004f 	.word	0xffd1004f
 80096e0:	009d004f 	.word	0x009d004f
 80096e4:	0021ffd1 	.word	0x0021ffd1
 80096e8:	00410041 	.word	0x00410041
 80096ec:	00410041 	.word	0x00410041
 80096f0:	00410041 	.word	0x00410041
 80096f4:	00410041 	.word	0x00410041
 80096f8:	0041      	.short	0x0041
 80096fa:	2b6e      	cmp	r3, #110	@ 0x6e
 80096fc:	d80a      	bhi.n	8009714 <_scanf_float+0xf8>
 80096fe:	2b60      	cmp	r3, #96	@ 0x60
 8009700:	d8d2      	bhi.n	80096a8 <_scanf_float+0x8c>
 8009702:	2b54      	cmp	r3, #84	@ 0x54
 8009704:	d100      	bne.n	8009708 <_scanf_float+0xec>
 8009706:	e081      	b.n	800980c <_scanf_float+0x1f0>
 8009708:	2b59      	cmp	r3, #89	@ 0x59
 800970a:	d1b8      	bne.n	800967e <_scanf_float+0x62>
 800970c:	2d07      	cmp	r5, #7
 800970e:	d1b6      	bne.n	800967e <_scanf_float+0x62>
 8009710:	2508      	movs	r5, #8
 8009712:	e02f      	b.n	8009774 <_scanf_float+0x158>
 8009714:	2b74      	cmp	r3, #116	@ 0x74
 8009716:	d079      	beq.n	800980c <_scanf_float+0x1f0>
 8009718:	2b79      	cmp	r3, #121	@ 0x79
 800971a:	d0f7      	beq.n	800970c <_scanf_float+0xf0>
 800971c:	e7af      	b.n	800967e <_scanf_float+0x62>
 800971e:	6821      	ldr	r1, [r4, #0]
 8009720:	05c8      	lsls	r0, r1, #23
 8009722:	d51c      	bpl.n	800975e <_scanf_float+0x142>
 8009724:	2380      	movs	r3, #128	@ 0x80
 8009726:	4399      	bics	r1, r3
 8009728:	9b01      	ldr	r3, [sp, #4]
 800972a:	6021      	str	r1, [r4, #0]
 800972c:	3301      	adds	r3, #1
 800972e:	9301      	str	r3, [sp, #4]
 8009730:	9b06      	ldr	r3, [sp, #24]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d003      	beq.n	800973e <_scanf_float+0x122>
 8009736:	3b01      	subs	r3, #1
 8009738:	3201      	adds	r2, #1
 800973a:	9306      	str	r3, [sp, #24]
 800973c:	60a2      	str	r2, [r4, #8]
 800973e:	68a3      	ldr	r3, [r4, #8]
 8009740:	3b01      	subs	r3, #1
 8009742:	60a3      	str	r3, [r4, #8]
 8009744:	6923      	ldr	r3, [r4, #16]
 8009746:	3301      	adds	r3, #1
 8009748:	6123      	str	r3, [r4, #16]
 800974a:	6873      	ldr	r3, [r6, #4]
 800974c:	3b01      	subs	r3, #1
 800974e:	6073      	str	r3, [r6, #4]
 8009750:	2b00      	cmp	r3, #0
 8009752:	dc00      	bgt.n	8009756 <_scanf_float+0x13a>
 8009754:	e08a      	b.n	800986c <_scanf_float+0x250>
 8009756:	6833      	ldr	r3, [r6, #0]
 8009758:	3301      	adds	r3, #1
 800975a:	6033      	str	r3, [r6, #0]
 800975c:	e781      	b.n	8009662 <_scanf_float+0x46>
 800975e:	9a02      	ldr	r2, [sp, #8]
 8009760:	1951      	adds	r1, r2, r5
 8009762:	2900      	cmp	r1, #0
 8009764:	d000      	beq.n	8009768 <_scanf_float+0x14c>
 8009766:	e78a      	b.n	800967e <_scanf_float+0x62>
 8009768:	000d      	movs	r5, r1
 800976a:	6822      	ldr	r2, [r4, #0]
 800976c:	486d      	ldr	r0, [pc, #436]	@ (8009924 <_scanf_float+0x308>)
 800976e:	9102      	str	r1, [sp, #8]
 8009770:	4002      	ands	r2, r0
 8009772:	6022      	str	r2, [r4, #0]
 8009774:	703b      	strb	r3, [r7, #0]
 8009776:	3701      	adds	r7, #1
 8009778:	e7e1      	b.n	800973e <_scanf_float+0x122>
 800977a:	2180      	movs	r1, #128	@ 0x80
 800977c:	6822      	ldr	r2, [r4, #0]
 800977e:	420a      	tst	r2, r1
 8009780:	d100      	bne.n	8009784 <_scanf_float+0x168>
 8009782:	e77c      	b.n	800967e <_scanf_float+0x62>
 8009784:	438a      	bics	r2, r1
 8009786:	6022      	str	r2, [r4, #0]
 8009788:	e7f4      	b.n	8009774 <_scanf_float+0x158>
 800978a:	9a02      	ldr	r2, [sp, #8]
 800978c:	2a00      	cmp	r2, #0
 800978e:	d10f      	bne.n	80097b0 <_scanf_float+0x194>
 8009790:	9a01      	ldr	r2, [sp, #4]
 8009792:	2a00      	cmp	r2, #0
 8009794:	d10f      	bne.n	80097b6 <_scanf_float+0x19a>
 8009796:	6822      	ldr	r2, [r4, #0]
 8009798:	21e0      	movs	r1, #224	@ 0xe0
 800979a:	0010      	movs	r0, r2
 800979c:	00c9      	lsls	r1, r1, #3
 800979e:	4008      	ands	r0, r1
 80097a0:	4288      	cmp	r0, r1
 80097a2:	d108      	bne.n	80097b6 <_scanf_float+0x19a>
 80097a4:	4960      	ldr	r1, [pc, #384]	@ (8009928 <_scanf_float+0x30c>)
 80097a6:	400a      	ands	r2, r1
 80097a8:	6022      	str	r2, [r4, #0]
 80097aa:	2201      	movs	r2, #1
 80097ac:	9202      	str	r2, [sp, #8]
 80097ae:	e7e1      	b.n	8009774 <_scanf_float+0x158>
 80097b0:	9a02      	ldr	r2, [sp, #8]
 80097b2:	2a02      	cmp	r2, #2
 80097b4:	d058      	beq.n	8009868 <_scanf_float+0x24c>
 80097b6:	2d01      	cmp	r5, #1
 80097b8:	d002      	beq.n	80097c0 <_scanf_float+0x1a4>
 80097ba:	2d04      	cmp	r5, #4
 80097bc:	d000      	beq.n	80097c0 <_scanf_float+0x1a4>
 80097be:	e75e      	b.n	800967e <_scanf_float+0x62>
 80097c0:	3501      	adds	r5, #1
 80097c2:	b2ed      	uxtb	r5, r5
 80097c4:	e7d6      	b.n	8009774 <_scanf_float+0x158>
 80097c6:	9a02      	ldr	r2, [sp, #8]
 80097c8:	2a01      	cmp	r2, #1
 80097ca:	d000      	beq.n	80097ce <_scanf_float+0x1b2>
 80097cc:	e757      	b.n	800967e <_scanf_float+0x62>
 80097ce:	2202      	movs	r2, #2
 80097d0:	e7ec      	b.n	80097ac <_scanf_float+0x190>
 80097d2:	2d00      	cmp	r5, #0
 80097d4:	d110      	bne.n	80097f8 <_scanf_float+0x1dc>
 80097d6:	9a01      	ldr	r2, [sp, #4]
 80097d8:	2a00      	cmp	r2, #0
 80097da:	d000      	beq.n	80097de <_scanf_float+0x1c2>
 80097dc:	e752      	b.n	8009684 <_scanf_float+0x68>
 80097de:	6822      	ldr	r2, [r4, #0]
 80097e0:	21e0      	movs	r1, #224	@ 0xe0
 80097e2:	0010      	movs	r0, r2
 80097e4:	00c9      	lsls	r1, r1, #3
 80097e6:	4008      	ands	r0, r1
 80097e8:	4288      	cmp	r0, r1
 80097ea:	d000      	beq.n	80097ee <_scanf_float+0x1d2>
 80097ec:	e11b      	b.n	8009a26 <_scanf_float+0x40a>
 80097ee:	494e      	ldr	r1, [pc, #312]	@ (8009928 <_scanf_float+0x30c>)
 80097f0:	3501      	adds	r5, #1
 80097f2:	400a      	ands	r2, r1
 80097f4:	6022      	str	r2, [r4, #0]
 80097f6:	e7bd      	b.n	8009774 <_scanf_float+0x158>
 80097f8:	21fd      	movs	r1, #253	@ 0xfd
 80097fa:	1eea      	subs	r2, r5, #3
 80097fc:	420a      	tst	r2, r1
 80097fe:	d0df      	beq.n	80097c0 <_scanf_float+0x1a4>
 8009800:	e73d      	b.n	800967e <_scanf_float+0x62>
 8009802:	2d02      	cmp	r5, #2
 8009804:	d000      	beq.n	8009808 <_scanf_float+0x1ec>
 8009806:	e73a      	b.n	800967e <_scanf_float+0x62>
 8009808:	2503      	movs	r5, #3
 800980a:	e7b3      	b.n	8009774 <_scanf_float+0x158>
 800980c:	2d06      	cmp	r5, #6
 800980e:	d000      	beq.n	8009812 <_scanf_float+0x1f6>
 8009810:	e735      	b.n	800967e <_scanf_float+0x62>
 8009812:	2507      	movs	r5, #7
 8009814:	e7ae      	b.n	8009774 <_scanf_float+0x158>
 8009816:	6822      	ldr	r2, [r4, #0]
 8009818:	0591      	lsls	r1, r2, #22
 800981a:	d400      	bmi.n	800981e <_scanf_float+0x202>
 800981c:	e72f      	b.n	800967e <_scanf_float+0x62>
 800981e:	4943      	ldr	r1, [pc, #268]	@ (800992c <_scanf_float+0x310>)
 8009820:	400a      	ands	r2, r1
 8009822:	6022      	str	r2, [r4, #0]
 8009824:	9a01      	ldr	r2, [sp, #4]
 8009826:	9205      	str	r2, [sp, #20]
 8009828:	e7a4      	b.n	8009774 <_scanf_float+0x158>
 800982a:	21a0      	movs	r1, #160	@ 0xa0
 800982c:	2080      	movs	r0, #128	@ 0x80
 800982e:	6822      	ldr	r2, [r4, #0]
 8009830:	00c9      	lsls	r1, r1, #3
 8009832:	4011      	ands	r1, r2
 8009834:	00c0      	lsls	r0, r0, #3
 8009836:	4281      	cmp	r1, r0
 8009838:	d006      	beq.n	8009848 <_scanf_float+0x22c>
 800983a:	4202      	tst	r2, r0
 800983c:	d100      	bne.n	8009840 <_scanf_float+0x224>
 800983e:	e71e      	b.n	800967e <_scanf_float+0x62>
 8009840:	9901      	ldr	r1, [sp, #4]
 8009842:	2900      	cmp	r1, #0
 8009844:	d100      	bne.n	8009848 <_scanf_float+0x22c>
 8009846:	e0ee      	b.n	8009a26 <_scanf_float+0x40a>
 8009848:	0591      	lsls	r1, r2, #22
 800984a:	d404      	bmi.n	8009856 <_scanf_float+0x23a>
 800984c:	9901      	ldr	r1, [sp, #4]
 800984e:	9805      	ldr	r0, [sp, #20]
 8009850:	9709      	str	r7, [sp, #36]	@ 0x24
 8009852:	1a09      	subs	r1, r1, r0
 8009854:	9108      	str	r1, [sp, #32]
 8009856:	4934      	ldr	r1, [pc, #208]	@ (8009928 <_scanf_float+0x30c>)
 8009858:	400a      	ands	r2, r1
 800985a:	21c0      	movs	r1, #192	@ 0xc0
 800985c:	0049      	lsls	r1, r1, #1
 800985e:	430a      	orrs	r2, r1
 8009860:	6022      	str	r2, [r4, #0]
 8009862:	2200      	movs	r2, #0
 8009864:	9201      	str	r2, [sp, #4]
 8009866:	e785      	b.n	8009774 <_scanf_float+0x158>
 8009868:	2203      	movs	r2, #3
 800986a:	e79f      	b.n	80097ac <_scanf_float+0x190>
 800986c:	23c0      	movs	r3, #192	@ 0xc0
 800986e:	005b      	lsls	r3, r3, #1
 8009870:	0031      	movs	r1, r6
 8009872:	58e3      	ldr	r3, [r4, r3]
 8009874:	9803      	ldr	r0, [sp, #12]
 8009876:	4798      	blx	r3
 8009878:	2800      	cmp	r0, #0
 800987a:	d100      	bne.n	800987e <_scanf_float+0x262>
 800987c:	e6f1      	b.n	8009662 <_scanf_float+0x46>
 800987e:	e6fe      	b.n	800967e <_scanf_float+0x62>
 8009880:	3f01      	subs	r7, #1
 8009882:	5963      	ldr	r3, [r4, r5]
 8009884:	0032      	movs	r2, r6
 8009886:	7839      	ldrb	r1, [r7, #0]
 8009888:	9803      	ldr	r0, [sp, #12]
 800988a:	4798      	blx	r3
 800988c:	6923      	ldr	r3, [r4, #16]
 800988e:	3b01      	subs	r3, #1
 8009890:	6123      	str	r3, [r4, #16]
 8009892:	e702      	b.n	800969a <_scanf_float+0x7e>
 8009894:	1e6b      	subs	r3, r5, #1
 8009896:	2b06      	cmp	r3, #6
 8009898:	d80e      	bhi.n	80098b8 <_scanf_float+0x29c>
 800989a:	9702      	str	r7, [sp, #8]
 800989c:	2d02      	cmp	r5, #2
 800989e:	d920      	bls.n	80098e2 <_scanf_float+0x2c6>
 80098a0:	1beb      	subs	r3, r5, r7
 80098a2:	b2db      	uxtb	r3, r3
 80098a4:	9306      	str	r3, [sp, #24]
 80098a6:	9b02      	ldr	r3, [sp, #8]
 80098a8:	9a06      	ldr	r2, [sp, #24]
 80098aa:	189b      	adds	r3, r3, r2
 80098ac:	b2db      	uxtb	r3, r3
 80098ae:	2b03      	cmp	r3, #3
 80098b0:	d127      	bne.n	8009902 <_scanf_float+0x2e6>
 80098b2:	3d03      	subs	r5, #3
 80098b4:	b2ed      	uxtb	r5, r5
 80098b6:	1b7f      	subs	r7, r7, r5
 80098b8:	6823      	ldr	r3, [r4, #0]
 80098ba:	05da      	lsls	r2, r3, #23
 80098bc:	d553      	bpl.n	8009966 <_scanf_float+0x34a>
 80098be:	055b      	lsls	r3, r3, #21
 80098c0:	d536      	bpl.n	8009930 <_scanf_float+0x314>
 80098c2:	25be      	movs	r5, #190	@ 0xbe
 80098c4:	006d      	lsls	r5, r5, #1
 80098c6:	9b04      	ldr	r3, [sp, #16]
 80098c8:	429f      	cmp	r7, r3
 80098ca:	d800      	bhi.n	80098ce <_scanf_float+0x2b2>
 80098cc:	e6e9      	b.n	80096a2 <_scanf_float+0x86>
 80098ce:	3f01      	subs	r7, #1
 80098d0:	5963      	ldr	r3, [r4, r5]
 80098d2:	0032      	movs	r2, r6
 80098d4:	7839      	ldrb	r1, [r7, #0]
 80098d6:	9803      	ldr	r0, [sp, #12]
 80098d8:	4798      	blx	r3
 80098da:	6923      	ldr	r3, [r4, #16]
 80098dc:	3b01      	subs	r3, #1
 80098de:	6123      	str	r3, [r4, #16]
 80098e0:	e7f1      	b.n	80098c6 <_scanf_float+0x2aa>
 80098e2:	25be      	movs	r5, #190	@ 0xbe
 80098e4:	006d      	lsls	r5, r5, #1
 80098e6:	9b04      	ldr	r3, [sp, #16]
 80098e8:	429f      	cmp	r7, r3
 80098ea:	d800      	bhi.n	80098ee <_scanf_float+0x2d2>
 80098ec:	e6d9      	b.n	80096a2 <_scanf_float+0x86>
 80098ee:	3f01      	subs	r7, #1
 80098f0:	5963      	ldr	r3, [r4, r5]
 80098f2:	0032      	movs	r2, r6
 80098f4:	7839      	ldrb	r1, [r7, #0]
 80098f6:	9803      	ldr	r0, [sp, #12]
 80098f8:	4798      	blx	r3
 80098fa:	6923      	ldr	r3, [r4, #16]
 80098fc:	3b01      	subs	r3, #1
 80098fe:	6123      	str	r3, [r4, #16]
 8009900:	e7f1      	b.n	80098e6 <_scanf_float+0x2ca>
 8009902:	9b02      	ldr	r3, [sp, #8]
 8009904:	0032      	movs	r2, r6
 8009906:	3b01      	subs	r3, #1
 8009908:	7819      	ldrb	r1, [r3, #0]
 800990a:	9302      	str	r3, [sp, #8]
 800990c:	23be      	movs	r3, #190	@ 0xbe
 800990e:	005b      	lsls	r3, r3, #1
 8009910:	58e3      	ldr	r3, [r4, r3]
 8009912:	9803      	ldr	r0, [sp, #12]
 8009914:	4798      	blx	r3
 8009916:	6923      	ldr	r3, [r4, #16]
 8009918:	3b01      	subs	r3, #1
 800991a:	6123      	str	r3, [r4, #16]
 800991c:	e7c3      	b.n	80098a6 <_scanf_float+0x28a>
 800991e:	46c0      	nop			@ (mov r8, r8)
 8009920:	fffffeff 	.word	0xfffffeff
 8009924:	fffffe7f 	.word	0xfffffe7f
 8009928:	fffff87f 	.word	0xfffff87f
 800992c:	fffffd7f 	.word	0xfffffd7f
 8009930:	6923      	ldr	r3, [r4, #16]
 8009932:	1e7d      	subs	r5, r7, #1
 8009934:	7829      	ldrb	r1, [r5, #0]
 8009936:	3b01      	subs	r3, #1
 8009938:	6123      	str	r3, [r4, #16]
 800993a:	2965      	cmp	r1, #101	@ 0x65
 800993c:	d00c      	beq.n	8009958 <_scanf_float+0x33c>
 800993e:	2945      	cmp	r1, #69	@ 0x45
 8009940:	d00a      	beq.n	8009958 <_scanf_float+0x33c>
 8009942:	23be      	movs	r3, #190	@ 0xbe
 8009944:	005b      	lsls	r3, r3, #1
 8009946:	58e3      	ldr	r3, [r4, r3]
 8009948:	0032      	movs	r2, r6
 800994a:	9803      	ldr	r0, [sp, #12]
 800994c:	4798      	blx	r3
 800994e:	6923      	ldr	r3, [r4, #16]
 8009950:	1ebd      	subs	r5, r7, #2
 8009952:	3b01      	subs	r3, #1
 8009954:	7829      	ldrb	r1, [r5, #0]
 8009956:	6123      	str	r3, [r4, #16]
 8009958:	23be      	movs	r3, #190	@ 0xbe
 800995a:	005b      	lsls	r3, r3, #1
 800995c:	0032      	movs	r2, r6
 800995e:	58e3      	ldr	r3, [r4, r3]
 8009960:	9803      	ldr	r0, [sp, #12]
 8009962:	4798      	blx	r3
 8009964:	002f      	movs	r7, r5
 8009966:	6821      	ldr	r1, [r4, #0]
 8009968:	2310      	movs	r3, #16
 800996a:	000a      	movs	r2, r1
 800996c:	401a      	ands	r2, r3
 800996e:	4219      	tst	r1, r3
 8009970:	d001      	beq.n	8009976 <_scanf_float+0x35a>
 8009972:	2000      	movs	r0, #0
 8009974:	e696      	b.n	80096a4 <_scanf_float+0x88>
 8009976:	21c0      	movs	r1, #192	@ 0xc0
 8009978:	703a      	strb	r2, [r7, #0]
 800997a:	6823      	ldr	r3, [r4, #0]
 800997c:	00c9      	lsls	r1, r1, #3
 800997e:	400b      	ands	r3, r1
 8009980:	2180      	movs	r1, #128	@ 0x80
 8009982:	00c9      	lsls	r1, r1, #3
 8009984:	428b      	cmp	r3, r1
 8009986:	d126      	bne.n	80099d6 <_scanf_float+0x3ba>
 8009988:	9b05      	ldr	r3, [sp, #20]
 800998a:	9a01      	ldr	r2, [sp, #4]
 800998c:	4293      	cmp	r3, r2
 800998e:	d00c      	beq.n	80099aa <_scanf_float+0x38e>
 8009990:	1a9a      	subs	r2, r3, r2
 8009992:	0023      	movs	r3, r4
 8009994:	3370      	adds	r3, #112	@ 0x70
 8009996:	33ff      	adds	r3, #255	@ 0xff
 8009998:	429f      	cmp	r7, r3
 800999a:	d302      	bcc.n	80099a2 <_scanf_float+0x386>
 800999c:	0027      	movs	r7, r4
 800999e:	376f      	adds	r7, #111	@ 0x6f
 80099a0:	37ff      	adds	r7, #255	@ 0xff
 80099a2:	0038      	movs	r0, r7
 80099a4:	4921      	ldr	r1, [pc, #132]	@ (8009a2c <_scanf_float+0x410>)
 80099a6:	f000 f93f 	bl	8009c28 <siprintf>
 80099aa:	2200      	movs	r2, #0
 80099ac:	9904      	ldr	r1, [sp, #16]
 80099ae:	9803      	ldr	r0, [sp, #12]
 80099b0:	f7ff f9be 	bl	8008d30 <_strtod_r>
 80099b4:	9b07      	ldr	r3, [sp, #28]
 80099b6:	6822      	ldr	r2, [r4, #0]
 80099b8:	0006      	movs	r6, r0
 80099ba:	000f      	movs	r7, r1
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	0791      	lsls	r1, r2, #30
 80099c0:	d516      	bpl.n	80099f0 <_scanf_float+0x3d4>
 80099c2:	9907      	ldr	r1, [sp, #28]
 80099c4:	1d1a      	adds	r2, r3, #4
 80099c6:	600a      	str	r2, [r1, #0]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	601e      	str	r6, [r3, #0]
 80099cc:	605f      	str	r7, [r3, #4]
 80099ce:	68e3      	ldr	r3, [r4, #12]
 80099d0:	3301      	adds	r3, #1
 80099d2:	60e3      	str	r3, [r4, #12]
 80099d4:	e7cd      	b.n	8009972 <_scanf_float+0x356>
 80099d6:	9b08      	ldr	r3, [sp, #32]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d0e6      	beq.n	80099aa <_scanf_float+0x38e>
 80099dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099de:	9803      	ldr	r0, [sp, #12]
 80099e0:	1c59      	adds	r1, r3, #1
 80099e2:	230a      	movs	r3, #10
 80099e4:	f002 fb22 	bl	800c02c <_strtol_r>
 80099e8:	9b08      	ldr	r3, [sp, #32]
 80099ea:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 80099ec:	1ac2      	subs	r2, r0, r3
 80099ee:	e7d0      	b.n	8009992 <_scanf_float+0x376>
 80099f0:	1d19      	adds	r1, r3, #4
 80099f2:	0752      	lsls	r2, r2, #29
 80099f4:	d502      	bpl.n	80099fc <_scanf_float+0x3e0>
 80099f6:	9a07      	ldr	r2, [sp, #28]
 80099f8:	6011      	str	r1, [r2, #0]
 80099fa:	e7e5      	b.n	80099c8 <_scanf_float+0x3ac>
 80099fc:	9a07      	ldr	r2, [sp, #28]
 80099fe:	0030      	movs	r0, r6
 8009a00:	6011      	str	r1, [r2, #0]
 8009a02:	681d      	ldr	r5, [r3, #0]
 8009a04:	0032      	movs	r2, r6
 8009a06:	003b      	movs	r3, r7
 8009a08:	0039      	movs	r1, r7
 8009a0a:	f7f8 fd95 	bl	8002538 <__aeabi_dcmpun>
 8009a0e:	2800      	cmp	r0, #0
 8009a10:	d004      	beq.n	8009a1c <_scanf_float+0x400>
 8009a12:	4807      	ldr	r0, [pc, #28]	@ (8009a30 <_scanf_float+0x414>)
 8009a14:	f000 fab4 	bl	8009f80 <nanf>
 8009a18:	6028      	str	r0, [r5, #0]
 8009a1a:	e7d8      	b.n	80099ce <_scanf_float+0x3b2>
 8009a1c:	0030      	movs	r0, r6
 8009a1e:	0039      	movs	r1, r7
 8009a20:	f7f8 fe3a 	bl	8002698 <__aeabi_d2f>
 8009a24:	e7f8      	b.n	8009a18 <_scanf_float+0x3fc>
 8009a26:	2300      	movs	r3, #0
 8009a28:	9301      	str	r3, [sp, #4]
 8009a2a:	e62f      	b.n	800968c <_scanf_float+0x70>
 8009a2c:	0800ce86 	.word	0x0800ce86
 8009a30:	0800cf3f 	.word	0x0800cf3f

08009a34 <std>:
 8009a34:	2300      	movs	r3, #0
 8009a36:	b510      	push	{r4, lr}
 8009a38:	0004      	movs	r4, r0
 8009a3a:	6003      	str	r3, [r0, #0]
 8009a3c:	6043      	str	r3, [r0, #4]
 8009a3e:	6083      	str	r3, [r0, #8]
 8009a40:	8181      	strh	r1, [r0, #12]
 8009a42:	6643      	str	r3, [r0, #100]	@ 0x64
 8009a44:	81c2      	strh	r2, [r0, #14]
 8009a46:	6103      	str	r3, [r0, #16]
 8009a48:	6143      	str	r3, [r0, #20]
 8009a4a:	6183      	str	r3, [r0, #24]
 8009a4c:	0019      	movs	r1, r3
 8009a4e:	2208      	movs	r2, #8
 8009a50:	305c      	adds	r0, #92	@ 0x5c
 8009a52:	f000 f957 	bl	8009d04 <memset>
 8009a56:	4b0b      	ldr	r3, [pc, #44]	@ (8009a84 <std+0x50>)
 8009a58:	6224      	str	r4, [r4, #32]
 8009a5a:	6263      	str	r3, [r4, #36]	@ 0x24
 8009a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8009a88 <std+0x54>)
 8009a5e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009a60:	4b0a      	ldr	r3, [pc, #40]	@ (8009a8c <std+0x58>)
 8009a62:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009a64:	4b0a      	ldr	r3, [pc, #40]	@ (8009a90 <std+0x5c>)
 8009a66:	6323      	str	r3, [r4, #48]	@ 0x30
 8009a68:	4b0a      	ldr	r3, [pc, #40]	@ (8009a94 <std+0x60>)
 8009a6a:	429c      	cmp	r4, r3
 8009a6c:	d005      	beq.n	8009a7a <std+0x46>
 8009a6e:	4b0a      	ldr	r3, [pc, #40]	@ (8009a98 <std+0x64>)
 8009a70:	429c      	cmp	r4, r3
 8009a72:	d002      	beq.n	8009a7a <std+0x46>
 8009a74:	4b09      	ldr	r3, [pc, #36]	@ (8009a9c <std+0x68>)
 8009a76:	429c      	cmp	r4, r3
 8009a78:	d103      	bne.n	8009a82 <std+0x4e>
 8009a7a:	0020      	movs	r0, r4
 8009a7c:	3058      	adds	r0, #88	@ 0x58
 8009a7e:	f000 fa61 	bl	8009f44 <__retarget_lock_init_recursive>
 8009a82:	bd10      	pop	{r4, pc}
 8009a84:	08009c6d 	.word	0x08009c6d
 8009a88:	08009c95 	.word	0x08009c95
 8009a8c:	08009ccd 	.word	0x08009ccd
 8009a90:	08009cf9 	.word	0x08009cf9
 8009a94:	200004e8 	.word	0x200004e8
 8009a98:	20000550 	.word	0x20000550
 8009a9c:	200005b8 	.word	0x200005b8

08009aa0 <stdio_exit_handler>:
 8009aa0:	b510      	push	{r4, lr}
 8009aa2:	4a03      	ldr	r2, [pc, #12]	@ (8009ab0 <stdio_exit_handler+0x10>)
 8009aa4:	4903      	ldr	r1, [pc, #12]	@ (8009ab4 <stdio_exit_handler+0x14>)
 8009aa6:	4804      	ldr	r0, [pc, #16]	@ (8009ab8 <stdio_exit_handler+0x18>)
 8009aa8:	f000 f86c 	bl	8009b84 <_fwalk_sglue>
 8009aac:	bd10      	pop	{r4, pc}
 8009aae:	46c0      	nop			@ (mov r8, r8)
 8009ab0:	20000010 	.word	0x20000010
 8009ab4:	0800c419 	.word	0x0800c419
 8009ab8:	2000018c 	.word	0x2000018c

08009abc <cleanup_stdio>:
 8009abc:	6841      	ldr	r1, [r0, #4]
 8009abe:	4b0b      	ldr	r3, [pc, #44]	@ (8009aec <cleanup_stdio+0x30>)
 8009ac0:	b510      	push	{r4, lr}
 8009ac2:	0004      	movs	r4, r0
 8009ac4:	4299      	cmp	r1, r3
 8009ac6:	d001      	beq.n	8009acc <cleanup_stdio+0x10>
 8009ac8:	f002 fca6 	bl	800c418 <_fflush_r>
 8009acc:	68a1      	ldr	r1, [r4, #8]
 8009ace:	4b08      	ldr	r3, [pc, #32]	@ (8009af0 <cleanup_stdio+0x34>)
 8009ad0:	4299      	cmp	r1, r3
 8009ad2:	d002      	beq.n	8009ada <cleanup_stdio+0x1e>
 8009ad4:	0020      	movs	r0, r4
 8009ad6:	f002 fc9f 	bl	800c418 <_fflush_r>
 8009ada:	68e1      	ldr	r1, [r4, #12]
 8009adc:	4b05      	ldr	r3, [pc, #20]	@ (8009af4 <cleanup_stdio+0x38>)
 8009ade:	4299      	cmp	r1, r3
 8009ae0:	d002      	beq.n	8009ae8 <cleanup_stdio+0x2c>
 8009ae2:	0020      	movs	r0, r4
 8009ae4:	f002 fc98 	bl	800c418 <_fflush_r>
 8009ae8:	bd10      	pop	{r4, pc}
 8009aea:	46c0      	nop			@ (mov r8, r8)
 8009aec:	200004e8 	.word	0x200004e8
 8009af0:	20000550 	.word	0x20000550
 8009af4:	200005b8 	.word	0x200005b8

08009af8 <global_stdio_init.part.0>:
 8009af8:	b510      	push	{r4, lr}
 8009afa:	4b09      	ldr	r3, [pc, #36]	@ (8009b20 <global_stdio_init.part.0+0x28>)
 8009afc:	4a09      	ldr	r2, [pc, #36]	@ (8009b24 <global_stdio_init.part.0+0x2c>)
 8009afe:	2104      	movs	r1, #4
 8009b00:	601a      	str	r2, [r3, #0]
 8009b02:	4809      	ldr	r0, [pc, #36]	@ (8009b28 <global_stdio_init.part.0+0x30>)
 8009b04:	2200      	movs	r2, #0
 8009b06:	f7ff ff95 	bl	8009a34 <std>
 8009b0a:	2201      	movs	r2, #1
 8009b0c:	2109      	movs	r1, #9
 8009b0e:	4807      	ldr	r0, [pc, #28]	@ (8009b2c <global_stdio_init.part.0+0x34>)
 8009b10:	f7ff ff90 	bl	8009a34 <std>
 8009b14:	2202      	movs	r2, #2
 8009b16:	2112      	movs	r1, #18
 8009b18:	4805      	ldr	r0, [pc, #20]	@ (8009b30 <global_stdio_init.part.0+0x38>)
 8009b1a:	f7ff ff8b 	bl	8009a34 <std>
 8009b1e:	bd10      	pop	{r4, pc}
 8009b20:	20000620 	.word	0x20000620
 8009b24:	08009aa1 	.word	0x08009aa1
 8009b28:	200004e8 	.word	0x200004e8
 8009b2c:	20000550 	.word	0x20000550
 8009b30:	200005b8 	.word	0x200005b8

08009b34 <__sfp_lock_acquire>:
 8009b34:	b510      	push	{r4, lr}
 8009b36:	4802      	ldr	r0, [pc, #8]	@ (8009b40 <__sfp_lock_acquire+0xc>)
 8009b38:	f000 fa05 	bl	8009f46 <__retarget_lock_acquire_recursive>
 8009b3c:	bd10      	pop	{r4, pc}
 8009b3e:	46c0      	nop			@ (mov r8, r8)
 8009b40:	20000629 	.word	0x20000629

08009b44 <__sfp_lock_release>:
 8009b44:	b510      	push	{r4, lr}
 8009b46:	4802      	ldr	r0, [pc, #8]	@ (8009b50 <__sfp_lock_release+0xc>)
 8009b48:	f000 f9fe 	bl	8009f48 <__retarget_lock_release_recursive>
 8009b4c:	bd10      	pop	{r4, pc}
 8009b4e:	46c0      	nop			@ (mov r8, r8)
 8009b50:	20000629 	.word	0x20000629

08009b54 <__sinit>:
 8009b54:	b510      	push	{r4, lr}
 8009b56:	0004      	movs	r4, r0
 8009b58:	f7ff ffec 	bl	8009b34 <__sfp_lock_acquire>
 8009b5c:	6a23      	ldr	r3, [r4, #32]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d002      	beq.n	8009b68 <__sinit+0x14>
 8009b62:	f7ff ffef 	bl	8009b44 <__sfp_lock_release>
 8009b66:	bd10      	pop	{r4, pc}
 8009b68:	4b04      	ldr	r3, [pc, #16]	@ (8009b7c <__sinit+0x28>)
 8009b6a:	6223      	str	r3, [r4, #32]
 8009b6c:	4b04      	ldr	r3, [pc, #16]	@ (8009b80 <__sinit+0x2c>)
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d1f6      	bne.n	8009b62 <__sinit+0xe>
 8009b74:	f7ff ffc0 	bl	8009af8 <global_stdio_init.part.0>
 8009b78:	e7f3      	b.n	8009b62 <__sinit+0xe>
 8009b7a:	46c0      	nop			@ (mov r8, r8)
 8009b7c:	08009abd 	.word	0x08009abd
 8009b80:	20000620 	.word	0x20000620

08009b84 <_fwalk_sglue>:
 8009b84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b86:	0014      	movs	r4, r2
 8009b88:	2600      	movs	r6, #0
 8009b8a:	9000      	str	r0, [sp, #0]
 8009b8c:	9101      	str	r1, [sp, #4]
 8009b8e:	68a5      	ldr	r5, [r4, #8]
 8009b90:	6867      	ldr	r7, [r4, #4]
 8009b92:	3f01      	subs	r7, #1
 8009b94:	d504      	bpl.n	8009ba0 <_fwalk_sglue+0x1c>
 8009b96:	6824      	ldr	r4, [r4, #0]
 8009b98:	2c00      	cmp	r4, #0
 8009b9a:	d1f8      	bne.n	8009b8e <_fwalk_sglue+0xa>
 8009b9c:	0030      	movs	r0, r6
 8009b9e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009ba0:	89ab      	ldrh	r3, [r5, #12]
 8009ba2:	2b01      	cmp	r3, #1
 8009ba4:	d908      	bls.n	8009bb8 <_fwalk_sglue+0x34>
 8009ba6:	220e      	movs	r2, #14
 8009ba8:	5eab      	ldrsh	r3, [r5, r2]
 8009baa:	3301      	adds	r3, #1
 8009bac:	d004      	beq.n	8009bb8 <_fwalk_sglue+0x34>
 8009bae:	0029      	movs	r1, r5
 8009bb0:	9800      	ldr	r0, [sp, #0]
 8009bb2:	9b01      	ldr	r3, [sp, #4]
 8009bb4:	4798      	blx	r3
 8009bb6:	4306      	orrs	r6, r0
 8009bb8:	3568      	adds	r5, #104	@ 0x68
 8009bba:	e7ea      	b.n	8009b92 <_fwalk_sglue+0xe>

08009bbc <sniprintf>:
 8009bbc:	b40c      	push	{r2, r3}
 8009bbe:	b530      	push	{r4, r5, lr}
 8009bc0:	4b18      	ldr	r3, [pc, #96]	@ (8009c24 <sniprintf+0x68>)
 8009bc2:	000c      	movs	r4, r1
 8009bc4:	681d      	ldr	r5, [r3, #0]
 8009bc6:	b09d      	sub	sp, #116	@ 0x74
 8009bc8:	2900      	cmp	r1, #0
 8009bca:	da08      	bge.n	8009bde <sniprintf+0x22>
 8009bcc:	238b      	movs	r3, #139	@ 0x8b
 8009bce:	2001      	movs	r0, #1
 8009bd0:	602b      	str	r3, [r5, #0]
 8009bd2:	4240      	negs	r0, r0
 8009bd4:	b01d      	add	sp, #116	@ 0x74
 8009bd6:	bc30      	pop	{r4, r5}
 8009bd8:	bc08      	pop	{r3}
 8009bda:	b002      	add	sp, #8
 8009bdc:	4718      	bx	r3
 8009bde:	2382      	movs	r3, #130	@ 0x82
 8009be0:	466a      	mov	r2, sp
 8009be2:	009b      	lsls	r3, r3, #2
 8009be4:	8293      	strh	r3, [r2, #20]
 8009be6:	2300      	movs	r3, #0
 8009be8:	9002      	str	r0, [sp, #8]
 8009bea:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009bec:	9006      	str	r0, [sp, #24]
 8009bee:	4299      	cmp	r1, r3
 8009bf0:	d000      	beq.n	8009bf4 <sniprintf+0x38>
 8009bf2:	1e4b      	subs	r3, r1, #1
 8009bf4:	9304      	str	r3, [sp, #16]
 8009bf6:	9307      	str	r3, [sp, #28]
 8009bf8:	2301      	movs	r3, #1
 8009bfa:	466a      	mov	r2, sp
 8009bfc:	425b      	negs	r3, r3
 8009bfe:	82d3      	strh	r3, [r2, #22]
 8009c00:	0028      	movs	r0, r5
 8009c02:	ab21      	add	r3, sp, #132	@ 0x84
 8009c04:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009c06:	a902      	add	r1, sp, #8
 8009c08:	9301      	str	r3, [sp, #4]
 8009c0a:	f002 fa81 	bl	800c110 <_svfiprintf_r>
 8009c0e:	1c43      	adds	r3, r0, #1
 8009c10:	da01      	bge.n	8009c16 <sniprintf+0x5a>
 8009c12:	238b      	movs	r3, #139	@ 0x8b
 8009c14:	602b      	str	r3, [r5, #0]
 8009c16:	2c00      	cmp	r4, #0
 8009c18:	d0dc      	beq.n	8009bd4 <sniprintf+0x18>
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	9b02      	ldr	r3, [sp, #8]
 8009c1e:	701a      	strb	r2, [r3, #0]
 8009c20:	e7d8      	b.n	8009bd4 <sniprintf+0x18>
 8009c22:	46c0      	nop			@ (mov r8, r8)
 8009c24:	20000188 	.word	0x20000188

08009c28 <siprintf>:
 8009c28:	b40e      	push	{r1, r2, r3}
 8009c2a:	b510      	push	{r4, lr}
 8009c2c:	2400      	movs	r4, #0
 8009c2e:	490c      	ldr	r1, [pc, #48]	@ (8009c60 <siprintf+0x38>)
 8009c30:	b09d      	sub	sp, #116	@ 0x74
 8009c32:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009c34:	9002      	str	r0, [sp, #8]
 8009c36:	9006      	str	r0, [sp, #24]
 8009c38:	9107      	str	r1, [sp, #28]
 8009c3a:	9104      	str	r1, [sp, #16]
 8009c3c:	4809      	ldr	r0, [pc, #36]	@ (8009c64 <siprintf+0x3c>)
 8009c3e:	490a      	ldr	r1, [pc, #40]	@ (8009c68 <siprintf+0x40>)
 8009c40:	cb04      	ldmia	r3!, {r2}
 8009c42:	9105      	str	r1, [sp, #20]
 8009c44:	6800      	ldr	r0, [r0, #0]
 8009c46:	a902      	add	r1, sp, #8
 8009c48:	9301      	str	r3, [sp, #4]
 8009c4a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009c4c:	f002 fa60 	bl	800c110 <_svfiprintf_r>
 8009c50:	9b02      	ldr	r3, [sp, #8]
 8009c52:	701c      	strb	r4, [r3, #0]
 8009c54:	b01d      	add	sp, #116	@ 0x74
 8009c56:	bc10      	pop	{r4}
 8009c58:	bc08      	pop	{r3}
 8009c5a:	b003      	add	sp, #12
 8009c5c:	4718      	bx	r3
 8009c5e:	46c0      	nop			@ (mov r8, r8)
 8009c60:	7fffffff 	.word	0x7fffffff
 8009c64:	20000188 	.word	0x20000188
 8009c68:	ffff0208 	.word	0xffff0208

08009c6c <__sread>:
 8009c6c:	b570      	push	{r4, r5, r6, lr}
 8009c6e:	000c      	movs	r4, r1
 8009c70:	250e      	movs	r5, #14
 8009c72:	5f49      	ldrsh	r1, [r1, r5]
 8009c74:	f000 f914 	bl	8009ea0 <_read_r>
 8009c78:	2800      	cmp	r0, #0
 8009c7a:	db03      	blt.n	8009c84 <__sread+0x18>
 8009c7c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8009c7e:	181b      	adds	r3, r3, r0
 8009c80:	6563      	str	r3, [r4, #84]	@ 0x54
 8009c82:	bd70      	pop	{r4, r5, r6, pc}
 8009c84:	89a3      	ldrh	r3, [r4, #12]
 8009c86:	4a02      	ldr	r2, [pc, #8]	@ (8009c90 <__sread+0x24>)
 8009c88:	4013      	ands	r3, r2
 8009c8a:	81a3      	strh	r3, [r4, #12]
 8009c8c:	e7f9      	b.n	8009c82 <__sread+0x16>
 8009c8e:	46c0      	nop			@ (mov r8, r8)
 8009c90:	ffffefff 	.word	0xffffefff

08009c94 <__swrite>:
 8009c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c96:	001f      	movs	r7, r3
 8009c98:	898b      	ldrh	r3, [r1, #12]
 8009c9a:	0005      	movs	r5, r0
 8009c9c:	000c      	movs	r4, r1
 8009c9e:	0016      	movs	r6, r2
 8009ca0:	05db      	lsls	r3, r3, #23
 8009ca2:	d505      	bpl.n	8009cb0 <__swrite+0x1c>
 8009ca4:	230e      	movs	r3, #14
 8009ca6:	5ec9      	ldrsh	r1, [r1, r3]
 8009ca8:	2200      	movs	r2, #0
 8009caa:	2302      	movs	r3, #2
 8009cac:	f000 f8e4 	bl	8009e78 <_lseek_r>
 8009cb0:	89a3      	ldrh	r3, [r4, #12]
 8009cb2:	4a05      	ldr	r2, [pc, #20]	@ (8009cc8 <__swrite+0x34>)
 8009cb4:	0028      	movs	r0, r5
 8009cb6:	4013      	ands	r3, r2
 8009cb8:	81a3      	strh	r3, [r4, #12]
 8009cba:	0032      	movs	r2, r6
 8009cbc:	230e      	movs	r3, #14
 8009cbe:	5ee1      	ldrsh	r1, [r4, r3]
 8009cc0:	003b      	movs	r3, r7
 8009cc2:	f000 f901 	bl	8009ec8 <_write_r>
 8009cc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009cc8:	ffffefff 	.word	0xffffefff

08009ccc <__sseek>:
 8009ccc:	b570      	push	{r4, r5, r6, lr}
 8009cce:	000c      	movs	r4, r1
 8009cd0:	250e      	movs	r5, #14
 8009cd2:	5f49      	ldrsh	r1, [r1, r5]
 8009cd4:	f000 f8d0 	bl	8009e78 <_lseek_r>
 8009cd8:	89a3      	ldrh	r3, [r4, #12]
 8009cda:	1c42      	adds	r2, r0, #1
 8009cdc:	d103      	bne.n	8009ce6 <__sseek+0x1a>
 8009cde:	4a05      	ldr	r2, [pc, #20]	@ (8009cf4 <__sseek+0x28>)
 8009ce0:	4013      	ands	r3, r2
 8009ce2:	81a3      	strh	r3, [r4, #12]
 8009ce4:	bd70      	pop	{r4, r5, r6, pc}
 8009ce6:	2280      	movs	r2, #128	@ 0x80
 8009ce8:	0152      	lsls	r2, r2, #5
 8009cea:	4313      	orrs	r3, r2
 8009cec:	81a3      	strh	r3, [r4, #12]
 8009cee:	6560      	str	r0, [r4, #84]	@ 0x54
 8009cf0:	e7f8      	b.n	8009ce4 <__sseek+0x18>
 8009cf2:	46c0      	nop			@ (mov r8, r8)
 8009cf4:	ffffefff 	.word	0xffffefff

08009cf8 <__sclose>:
 8009cf8:	b510      	push	{r4, lr}
 8009cfa:	230e      	movs	r3, #14
 8009cfc:	5ec9      	ldrsh	r1, [r1, r3]
 8009cfe:	f000 f8a9 	bl	8009e54 <_close_r>
 8009d02:	bd10      	pop	{r4, pc}

08009d04 <memset>:
 8009d04:	0003      	movs	r3, r0
 8009d06:	1882      	adds	r2, r0, r2
 8009d08:	4293      	cmp	r3, r2
 8009d0a:	d100      	bne.n	8009d0e <memset+0xa>
 8009d0c:	4770      	bx	lr
 8009d0e:	7019      	strb	r1, [r3, #0]
 8009d10:	3301      	adds	r3, #1
 8009d12:	e7f9      	b.n	8009d08 <memset+0x4>

08009d14 <strncmp>:
 8009d14:	b530      	push	{r4, r5, lr}
 8009d16:	0005      	movs	r5, r0
 8009d18:	1e10      	subs	r0, r2, #0
 8009d1a:	d00b      	beq.n	8009d34 <strncmp+0x20>
 8009d1c:	2400      	movs	r4, #0
 8009d1e:	3a01      	subs	r2, #1
 8009d20:	5d2b      	ldrb	r3, [r5, r4]
 8009d22:	5d08      	ldrb	r0, [r1, r4]
 8009d24:	4283      	cmp	r3, r0
 8009d26:	d104      	bne.n	8009d32 <strncmp+0x1e>
 8009d28:	4294      	cmp	r4, r2
 8009d2a:	d002      	beq.n	8009d32 <strncmp+0x1e>
 8009d2c:	3401      	adds	r4, #1
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d1f6      	bne.n	8009d20 <strncmp+0xc>
 8009d32:	1a18      	subs	r0, r3, r0
 8009d34:	bd30      	pop	{r4, r5, pc}

08009d36 <strrchr>:
 8009d36:	b570      	push	{r4, r5, r6, lr}
 8009d38:	2400      	movs	r4, #0
 8009d3a:	b2cd      	uxtb	r5, r1
 8009d3c:	b2c9      	uxtb	r1, r1
 8009d3e:	42a1      	cmp	r1, r4
 8009d40:	d106      	bne.n	8009d50 <strrchr+0x1a>
 8009d42:	0029      	movs	r1, r5
 8009d44:	f002 fbb6 	bl	800c4b4 <strchr>
 8009d48:	0004      	movs	r4, r0
 8009d4a:	e006      	b.n	8009d5a <strrchr+0x24>
 8009d4c:	001c      	movs	r4, r3
 8009d4e:	1c58      	adds	r0, r3, #1
 8009d50:	0029      	movs	r1, r5
 8009d52:	f002 fbaf 	bl	800c4b4 <strchr>
 8009d56:	1e03      	subs	r3, r0, #0
 8009d58:	d1f8      	bne.n	8009d4c <strrchr+0x16>
 8009d5a:	0020      	movs	r0, r4
 8009d5c:	bd70      	pop	{r4, r5, r6, pc}
	...

08009d60 <strtok>:
 8009d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d62:	4b16      	ldr	r3, [pc, #88]	@ (8009dbc <strtok+0x5c>)
 8009d64:	0005      	movs	r5, r0
 8009d66:	681f      	ldr	r7, [r3, #0]
 8009d68:	000e      	movs	r6, r1
 8009d6a:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8009d6c:	2c00      	cmp	r4, #0
 8009d6e:	d11d      	bne.n	8009dac <strtok+0x4c>
 8009d70:	2050      	movs	r0, #80	@ 0x50
 8009d72:	f001 fb41 	bl	800b3f8 <malloc>
 8009d76:	1e02      	subs	r2, r0, #0
 8009d78:	6478      	str	r0, [r7, #68]	@ 0x44
 8009d7a:	d104      	bne.n	8009d86 <strtok+0x26>
 8009d7c:	215b      	movs	r1, #91	@ 0x5b
 8009d7e:	4b10      	ldr	r3, [pc, #64]	@ (8009dc0 <strtok+0x60>)
 8009d80:	4810      	ldr	r0, [pc, #64]	@ (8009dc4 <strtok+0x64>)
 8009d82:	f000 f901 	bl	8009f88 <__assert_func>
 8009d86:	6004      	str	r4, [r0, #0]
 8009d88:	6044      	str	r4, [r0, #4]
 8009d8a:	6084      	str	r4, [r0, #8]
 8009d8c:	60c4      	str	r4, [r0, #12]
 8009d8e:	6104      	str	r4, [r0, #16]
 8009d90:	6144      	str	r4, [r0, #20]
 8009d92:	6184      	str	r4, [r0, #24]
 8009d94:	6284      	str	r4, [r0, #40]	@ 0x28
 8009d96:	62c4      	str	r4, [r0, #44]	@ 0x2c
 8009d98:	6304      	str	r4, [r0, #48]	@ 0x30
 8009d9a:	6344      	str	r4, [r0, #52]	@ 0x34
 8009d9c:	6384      	str	r4, [r0, #56]	@ 0x38
 8009d9e:	63c4      	str	r4, [r0, #60]	@ 0x3c
 8009da0:	6404      	str	r4, [r0, #64]	@ 0x40
 8009da2:	6444      	str	r4, [r0, #68]	@ 0x44
 8009da4:	6484      	str	r4, [r0, #72]	@ 0x48
 8009da6:	64c4      	str	r4, [r0, #76]	@ 0x4c
 8009da8:	7704      	strb	r4, [r0, #28]
 8009daa:	6244      	str	r4, [r0, #36]	@ 0x24
 8009dac:	0031      	movs	r1, r6
 8009dae:	0028      	movs	r0, r5
 8009db0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009db2:	2301      	movs	r3, #1
 8009db4:	f000 f808 	bl	8009dc8 <__strtok_r>
 8009db8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009dba:	46c0      	nop			@ (mov r8, r8)
 8009dbc:	20000188 	.word	0x20000188
 8009dc0:	0800ce8b 	.word	0x0800ce8b
 8009dc4:	0800cea2 	.word	0x0800cea2

08009dc8 <__strtok_r>:
 8009dc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009dca:	1e04      	subs	r4, r0, #0
 8009dcc:	d102      	bne.n	8009dd4 <__strtok_r+0xc>
 8009dce:	6814      	ldr	r4, [r2, #0]
 8009dd0:	2c00      	cmp	r4, #0
 8009dd2:	d009      	beq.n	8009de8 <__strtok_r+0x20>
 8009dd4:	0020      	movs	r0, r4
 8009dd6:	000e      	movs	r6, r1
 8009dd8:	7805      	ldrb	r5, [r0, #0]
 8009dda:	3401      	adds	r4, #1
 8009ddc:	7837      	ldrb	r7, [r6, #0]
 8009dde:	2f00      	cmp	r7, #0
 8009de0:	d104      	bne.n	8009dec <__strtok_r+0x24>
 8009de2:	2d00      	cmp	r5, #0
 8009de4:	d10d      	bne.n	8009e02 <__strtok_r+0x3a>
 8009de6:	6015      	str	r5, [r2, #0]
 8009de8:	2000      	movs	r0, #0
 8009dea:	e006      	b.n	8009dfa <__strtok_r+0x32>
 8009dec:	3601      	adds	r6, #1
 8009dee:	42bd      	cmp	r5, r7
 8009df0:	d1f4      	bne.n	8009ddc <__strtok_r+0x14>
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d1ee      	bne.n	8009dd4 <__strtok_r+0xc>
 8009df6:	6014      	str	r4, [r2, #0]
 8009df8:	7003      	strb	r3, [r0, #0]
 8009dfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009dfc:	3301      	adds	r3, #1
 8009dfe:	2d00      	cmp	r5, #0
 8009e00:	d103      	bne.n	8009e0a <__strtok_r+0x42>
 8009e02:	0026      	movs	r6, r4
 8009e04:	000b      	movs	r3, r1
 8009e06:	7837      	ldrb	r7, [r6, #0]
 8009e08:	3401      	adds	r4, #1
 8009e0a:	781d      	ldrb	r5, [r3, #0]
 8009e0c:	42af      	cmp	r7, r5
 8009e0e:	d1f5      	bne.n	8009dfc <__strtok_r+0x34>
 8009e10:	2300      	movs	r3, #0
 8009e12:	0019      	movs	r1, r3
 8009e14:	429f      	cmp	r7, r3
 8009e16:	d001      	beq.n	8009e1c <__strtok_r+0x54>
 8009e18:	0023      	movs	r3, r4
 8009e1a:	7031      	strb	r1, [r6, #0]
 8009e1c:	6013      	str	r3, [r2, #0]
 8009e1e:	e7ec      	b.n	8009dfa <__strtok_r+0x32>

08009e20 <strstr>:
 8009e20:	780a      	ldrb	r2, [r1, #0]
 8009e22:	b530      	push	{r4, r5, lr}
 8009e24:	2a00      	cmp	r2, #0
 8009e26:	d10c      	bne.n	8009e42 <strstr+0x22>
 8009e28:	bd30      	pop	{r4, r5, pc}
 8009e2a:	429a      	cmp	r2, r3
 8009e2c:	d108      	bne.n	8009e40 <strstr+0x20>
 8009e2e:	2301      	movs	r3, #1
 8009e30:	5ccc      	ldrb	r4, [r1, r3]
 8009e32:	2c00      	cmp	r4, #0
 8009e34:	d0f8      	beq.n	8009e28 <strstr+0x8>
 8009e36:	5cc5      	ldrb	r5, [r0, r3]
 8009e38:	42a5      	cmp	r5, r4
 8009e3a:	d101      	bne.n	8009e40 <strstr+0x20>
 8009e3c:	3301      	adds	r3, #1
 8009e3e:	e7f7      	b.n	8009e30 <strstr+0x10>
 8009e40:	3001      	adds	r0, #1
 8009e42:	7803      	ldrb	r3, [r0, #0]
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d1f0      	bne.n	8009e2a <strstr+0xa>
 8009e48:	0018      	movs	r0, r3
 8009e4a:	e7ed      	b.n	8009e28 <strstr+0x8>

08009e4c <_localeconv_r>:
 8009e4c:	4800      	ldr	r0, [pc, #0]	@ (8009e50 <_localeconv_r+0x4>)
 8009e4e:	4770      	bx	lr
 8009e50:	2000010c 	.word	0x2000010c

08009e54 <_close_r>:
 8009e54:	2300      	movs	r3, #0
 8009e56:	b570      	push	{r4, r5, r6, lr}
 8009e58:	4d06      	ldr	r5, [pc, #24]	@ (8009e74 <_close_r+0x20>)
 8009e5a:	0004      	movs	r4, r0
 8009e5c:	0008      	movs	r0, r1
 8009e5e:	602b      	str	r3, [r5, #0]
 8009e60:	f7f9 ff9c 	bl	8003d9c <_close>
 8009e64:	1c43      	adds	r3, r0, #1
 8009e66:	d103      	bne.n	8009e70 <_close_r+0x1c>
 8009e68:	682b      	ldr	r3, [r5, #0]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d000      	beq.n	8009e70 <_close_r+0x1c>
 8009e6e:	6023      	str	r3, [r4, #0]
 8009e70:	bd70      	pop	{r4, r5, r6, pc}
 8009e72:	46c0      	nop			@ (mov r8, r8)
 8009e74:	20000624 	.word	0x20000624

08009e78 <_lseek_r>:
 8009e78:	b570      	push	{r4, r5, r6, lr}
 8009e7a:	0004      	movs	r4, r0
 8009e7c:	0008      	movs	r0, r1
 8009e7e:	0011      	movs	r1, r2
 8009e80:	001a      	movs	r2, r3
 8009e82:	2300      	movs	r3, #0
 8009e84:	4d05      	ldr	r5, [pc, #20]	@ (8009e9c <_lseek_r+0x24>)
 8009e86:	602b      	str	r3, [r5, #0]
 8009e88:	f7f9 ffa9 	bl	8003dde <_lseek>
 8009e8c:	1c43      	adds	r3, r0, #1
 8009e8e:	d103      	bne.n	8009e98 <_lseek_r+0x20>
 8009e90:	682b      	ldr	r3, [r5, #0]
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d000      	beq.n	8009e98 <_lseek_r+0x20>
 8009e96:	6023      	str	r3, [r4, #0]
 8009e98:	bd70      	pop	{r4, r5, r6, pc}
 8009e9a:	46c0      	nop			@ (mov r8, r8)
 8009e9c:	20000624 	.word	0x20000624

08009ea0 <_read_r>:
 8009ea0:	b570      	push	{r4, r5, r6, lr}
 8009ea2:	0004      	movs	r4, r0
 8009ea4:	0008      	movs	r0, r1
 8009ea6:	0011      	movs	r1, r2
 8009ea8:	001a      	movs	r2, r3
 8009eaa:	2300      	movs	r3, #0
 8009eac:	4d05      	ldr	r5, [pc, #20]	@ (8009ec4 <_read_r+0x24>)
 8009eae:	602b      	str	r3, [r5, #0]
 8009eb0:	f7f9 ff3b 	bl	8003d2a <_read>
 8009eb4:	1c43      	adds	r3, r0, #1
 8009eb6:	d103      	bne.n	8009ec0 <_read_r+0x20>
 8009eb8:	682b      	ldr	r3, [r5, #0]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d000      	beq.n	8009ec0 <_read_r+0x20>
 8009ebe:	6023      	str	r3, [r4, #0]
 8009ec0:	bd70      	pop	{r4, r5, r6, pc}
 8009ec2:	46c0      	nop			@ (mov r8, r8)
 8009ec4:	20000624 	.word	0x20000624

08009ec8 <_write_r>:
 8009ec8:	b570      	push	{r4, r5, r6, lr}
 8009eca:	0004      	movs	r4, r0
 8009ecc:	0008      	movs	r0, r1
 8009ece:	0011      	movs	r1, r2
 8009ed0:	001a      	movs	r2, r3
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	4d05      	ldr	r5, [pc, #20]	@ (8009eec <_write_r+0x24>)
 8009ed6:	602b      	str	r3, [r5, #0]
 8009ed8:	f7f9 ff44 	bl	8003d64 <_write>
 8009edc:	1c43      	adds	r3, r0, #1
 8009ede:	d103      	bne.n	8009ee8 <_write_r+0x20>
 8009ee0:	682b      	ldr	r3, [r5, #0]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d000      	beq.n	8009ee8 <_write_r+0x20>
 8009ee6:	6023      	str	r3, [r4, #0]
 8009ee8:	bd70      	pop	{r4, r5, r6, pc}
 8009eea:	46c0      	nop			@ (mov r8, r8)
 8009eec:	20000624 	.word	0x20000624

08009ef0 <__errno>:
 8009ef0:	4b01      	ldr	r3, [pc, #4]	@ (8009ef8 <__errno+0x8>)
 8009ef2:	6818      	ldr	r0, [r3, #0]
 8009ef4:	4770      	bx	lr
 8009ef6:	46c0      	nop			@ (mov r8, r8)
 8009ef8:	20000188 	.word	0x20000188

08009efc <__libc_init_array>:
 8009efc:	b570      	push	{r4, r5, r6, lr}
 8009efe:	2600      	movs	r6, #0
 8009f00:	4c0c      	ldr	r4, [pc, #48]	@ (8009f34 <__libc_init_array+0x38>)
 8009f02:	4d0d      	ldr	r5, [pc, #52]	@ (8009f38 <__libc_init_array+0x3c>)
 8009f04:	1b64      	subs	r4, r4, r5
 8009f06:	10a4      	asrs	r4, r4, #2
 8009f08:	42a6      	cmp	r6, r4
 8009f0a:	d109      	bne.n	8009f20 <__libc_init_array+0x24>
 8009f0c:	2600      	movs	r6, #0
 8009f0e:	f002 fe1b 	bl	800cb48 <_init>
 8009f12:	4c0a      	ldr	r4, [pc, #40]	@ (8009f3c <__libc_init_array+0x40>)
 8009f14:	4d0a      	ldr	r5, [pc, #40]	@ (8009f40 <__libc_init_array+0x44>)
 8009f16:	1b64      	subs	r4, r4, r5
 8009f18:	10a4      	asrs	r4, r4, #2
 8009f1a:	42a6      	cmp	r6, r4
 8009f1c:	d105      	bne.n	8009f2a <__libc_init_array+0x2e>
 8009f1e:	bd70      	pop	{r4, r5, r6, pc}
 8009f20:	00b3      	lsls	r3, r6, #2
 8009f22:	58eb      	ldr	r3, [r5, r3]
 8009f24:	4798      	blx	r3
 8009f26:	3601      	adds	r6, #1
 8009f28:	e7ee      	b.n	8009f08 <__libc_init_array+0xc>
 8009f2a:	00b3      	lsls	r3, r6, #2
 8009f2c:	58eb      	ldr	r3, [r5, r3]
 8009f2e:	4798      	blx	r3
 8009f30:	3601      	adds	r6, #1
 8009f32:	e7f2      	b.n	8009f1a <__libc_init_array+0x1e>
 8009f34:	0800d2d8 	.word	0x0800d2d8
 8009f38:	0800d2d8 	.word	0x0800d2d8
 8009f3c:	0800d2dc 	.word	0x0800d2dc
 8009f40:	0800d2d8 	.word	0x0800d2d8

08009f44 <__retarget_lock_init_recursive>:
 8009f44:	4770      	bx	lr

08009f46 <__retarget_lock_acquire_recursive>:
 8009f46:	4770      	bx	lr

08009f48 <__retarget_lock_release_recursive>:
 8009f48:	4770      	bx	lr

08009f4a <memchr>:
 8009f4a:	b2c9      	uxtb	r1, r1
 8009f4c:	1882      	adds	r2, r0, r2
 8009f4e:	4290      	cmp	r0, r2
 8009f50:	d101      	bne.n	8009f56 <memchr+0xc>
 8009f52:	2000      	movs	r0, #0
 8009f54:	4770      	bx	lr
 8009f56:	7803      	ldrb	r3, [r0, #0]
 8009f58:	428b      	cmp	r3, r1
 8009f5a:	d0fb      	beq.n	8009f54 <memchr+0xa>
 8009f5c:	3001      	adds	r0, #1
 8009f5e:	e7f6      	b.n	8009f4e <memchr+0x4>

08009f60 <memcpy>:
 8009f60:	2300      	movs	r3, #0
 8009f62:	b510      	push	{r4, lr}
 8009f64:	429a      	cmp	r2, r3
 8009f66:	d100      	bne.n	8009f6a <memcpy+0xa>
 8009f68:	bd10      	pop	{r4, pc}
 8009f6a:	5ccc      	ldrb	r4, [r1, r3]
 8009f6c:	54c4      	strb	r4, [r0, r3]
 8009f6e:	3301      	adds	r3, #1
 8009f70:	e7f8      	b.n	8009f64 <memcpy+0x4>
	...

08009f74 <nan>:
 8009f74:	2000      	movs	r0, #0
 8009f76:	4901      	ldr	r1, [pc, #4]	@ (8009f7c <nan+0x8>)
 8009f78:	4770      	bx	lr
 8009f7a:	46c0      	nop			@ (mov r8, r8)
 8009f7c:	7ff80000 	.word	0x7ff80000

08009f80 <nanf>:
 8009f80:	4800      	ldr	r0, [pc, #0]	@ (8009f84 <nanf+0x4>)
 8009f82:	4770      	bx	lr
 8009f84:	7fc00000 	.word	0x7fc00000

08009f88 <__assert_func>:
 8009f88:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8009f8a:	0014      	movs	r4, r2
 8009f8c:	001a      	movs	r2, r3
 8009f8e:	4b09      	ldr	r3, [pc, #36]	@ (8009fb4 <__assert_func+0x2c>)
 8009f90:	0005      	movs	r5, r0
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	000e      	movs	r6, r1
 8009f96:	68d8      	ldr	r0, [r3, #12]
 8009f98:	4b07      	ldr	r3, [pc, #28]	@ (8009fb8 <__assert_func+0x30>)
 8009f9a:	2c00      	cmp	r4, #0
 8009f9c:	d101      	bne.n	8009fa2 <__assert_func+0x1a>
 8009f9e:	4b07      	ldr	r3, [pc, #28]	@ (8009fbc <__assert_func+0x34>)
 8009fa0:	001c      	movs	r4, r3
 8009fa2:	4907      	ldr	r1, [pc, #28]	@ (8009fc0 <__assert_func+0x38>)
 8009fa4:	9301      	str	r3, [sp, #4]
 8009fa6:	9402      	str	r4, [sp, #8]
 8009fa8:	002b      	movs	r3, r5
 8009faa:	9600      	str	r6, [sp, #0]
 8009fac:	f002 fa60 	bl	800c470 <fiprintf>
 8009fb0:	f002 faa0 	bl	800c4f4 <abort>
 8009fb4:	20000188 	.word	0x20000188
 8009fb8:	0800cf04 	.word	0x0800cf04
 8009fbc:	0800cf3f 	.word	0x0800cf3f
 8009fc0:	0800cf11 	.word	0x0800cf11

08009fc4 <quorem>:
 8009fc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009fc6:	6903      	ldr	r3, [r0, #16]
 8009fc8:	690c      	ldr	r4, [r1, #16]
 8009fca:	b089      	sub	sp, #36	@ 0x24
 8009fcc:	9003      	str	r0, [sp, #12]
 8009fce:	9106      	str	r1, [sp, #24]
 8009fd0:	2000      	movs	r0, #0
 8009fd2:	42a3      	cmp	r3, r4
 8009fd4:	db63      	blt.n	800a09e <quorem+0xda>
 8009fd6:	000b      	movs	r3, r1
 8009fd8:	3c01      	subs	r4, #1
 8009fda:	3314      	adds	r3, #20
 8009fdc:	00a5      	lsls	r5, r4, #2
 8009fde:	9304      	str	r3, [sp, #16]
 8009fe0:	195b      	adds	r3, r3, r5
 8009fe2:	9305      	str	r3, [sp, #20]
 8009fe4:	9b03      	ldr	r3, [sp, #12]
 8009fe6:	3314      	adds	r3, #20
 8009fe8:	9301      	str	r3, [sp, #4]
 8009fea:	195d      	adds	r5, r3, r5
 8009fec:	9b05      	ldr	r3, [sp, #20]
 8009fee:	682f      	ldr	r7, [r5, #0]
 8009ff0:	681e      	ldr	r6, [r3, #0]
 8009ff2:	0038      	movs	r0, r7
 8009ff4:	3601      	adds	r6, #1
 8009ff6:	0031      	movs	r1, r6
 8009ff8:	f7f6 f8a0 	bl	800013c <__udivsi3>
 8009ffc:	9002      	str	r0, [sp, #8]
 8009ffe:	42b7      	cmp	r7, r6
 800a000:	d327      	bcc.n	800a052 <quorem+0x8e>
 800a002:	9b04      	ldr	r3, [sp, #16]
 800a004:	2700      	movs	r7, #0
 800a006:	469c      	mov	ip, r3
 800a008:	9e01      	ldr	r6, [sp, #4]
 800a00a:	9707      	str	r7, [sp, #28]
 800a00c:	4662      	mov	r2, ip
 800a00e:	ca08      	ldmia	r2!, {r3}
 800a010:	6830      	ldr	r0, [r6, #0]
 800a012:	4694      	mov	ip, r2
 800a014:	9a02      	ldr	r2, [sp, #8]
 800a016:	b299      	uxth	r1, r3
 800a018:	4351      	muls	r1, r2
 800a01a:	0c1b      	lsrs	r3, r3, #16
 800a01c:	4353      	muls	r3, r2
 800a01e:	19c9      	adds	r1, r1, r7
 800a020:	0c0a      	lsrs	r2, r1, #16
 800a022:	189b      	adds	r3, r3, r2
 800a024:	b289      	uxth	r1, r1
 800a026:	b282      	uxth	r2, r0
 800a028:	1a52      	subs	r2, r2, r1
 800a02a:	9907      	ldr	r1, [sp, #28]
 800a02c:	0c1f      	lsrs	r7, r3, #16
 800a02e:	1852      	adds	r2, r2, r1
 800a030:	0c00      	lsrs	r0, r0, #16
 800a032:	b29b      	uxth	r3, r3
 800a034:	1411      	asrs	r1, r2, #16
 800a036:	1ac3      	subs	r3, r0, r3
 800a038:	185b      	adds	r3, r3, r1
 800a03a:	1419      	asrs	r1, r3, #16
 800a03c:	b292      	uxth	r2, r2
 800a03e:	041b      	lsls	r3, r3, #16
 800a040:	431a      	orrs	r2, r3
 800a042:	9b05      	ldr	r3, [sp, #20]
 800a044:	9107      	str	r1, [sp, #28]
 800a046:	c604      	stmia	r6!, {r2}
 800a048:	4563      	cmp	r3, ip
 800a04a:	d2df      	bcs.n	800a00c <quorem+0x48>
 800a04c:	682b      	ldr	r3, [r5, #0]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d02b      	beq.n	800a0aa <quorem+0xe6>
 800a052:	9906      	ldr	r1, [sp, #24]
 800a054:	9803      	ldr	r0, [sp, #12]
 800a056:	f001 fd6f 	bl	800bb38 <__mcmp>
 800a05a:	2800      	cmp	r0, #0
 800a05c:	db1e      	blt.n	800a09c <quorem+0xd8>
 800a05e:	2600      	movs	r6, #0
 800a060:	9d01      	ldr	r5, [sp, #4]
 800a062:	9904      	ldr	r1, [sp, #16]
 800a064:	c901      	ldmia	r1!, {r0}
 800a066:	682b      	ldr	r3, [r5, #0]
 800a068:	b287      	uxth	r7, r0
 800a06a:	b29a      	uxth	r2, r3
 800a06c:	1bd2      	subs	r2, r2, r7
 800a06e:	1992      	adds	r2, r2, r6
 800a070:	0c00      	lsrs	r0, r0, #16
 800a072:	0c1b      	lsrs	r3, r3, #16
 800a074:	1a1b      	subs	r3, r3, r0
 800a076:	1410      	asrs	r0, r2, #16
 800a078:	181b      	adds	r3, r3, r0
 800a07a:	141e      	asrs	r6, r3, #16
 800a07c:	b292      	uxth	r2, r2
 800a07e:	041b      	lsls	r3, r3, #16
 800a080:	431a      	orrs	r2, r3
 800a082:	9b05      	ldr	r3, [sp, #20]
 800a084:	c504      	stmia	r5!, {r2}
 800a086:	428b      	cmp	r3, r1
 800a088:	d2ec      	bcs.n	800a064 <quorem+0xa0>
 800a08a:	9a01      	ldr	r2, [sp, #4]
 800a08c:	00a3      	lsls	r3, r4, #2
 800a08e:	18d3      	adds	r3, r2, r3
 800a090:	681a      	ldr	r2, [r3, #0]
 800a092:	2a00      	cmp	r2, #0
 800a094:	d014      	beq.n	800a0c0 <quorem+0xfc>
 800a096:	9b02      	ldr	r3, [sp, #8]
 800a098:	3301      	adds	r3, #1
 800a09a:	9302      	str	r3, [sp, #8]
 800a09c:	9802      	ldr	r0, [sp, #8]
 800a09e:	b009      	add	sp, #36	@ 0x24
 800a0a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a0a2:	682b      	ldr	r3, [r5, #0]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d104      	bne.n	800a0b2 <quorem+0xee>
 800a0a8:	3c01      	subs	r4, #1
 800a0aa:	9b01      	ldr	r3, [sp, #4]
 800a0ac:	3d04      	subs	r5, #4
 800a0ae:	42ab      	cmp	r3, r5
 800a0b0:	d3f7      	bcc.n	800a0a2 <quorem+0xde>
 800a0b2:	9b03      	ldr	r3, [sp, #12]
 800a0b4:	611c      	str	r4, [r3, #16]
 800a0b6:	e7cc      	b.n	800a052 <quorem+0x8e>
 800a0b8:	681a      	ldr	r2, [r3, #0]
 800a0ba:	2a00      	cmp	r2, #0
 800a0bc:	d104      	bne.n	800a0c8 <quorem+0x104>
 800a0be:	3c01      	subs	r4, #1
 800a0c0:	9a01      	ldr	r2, [sp, #4]
 800a0c2:	3b04      	subs	r3, #4
 800a0c4:	429a      	cmp	r2, r3
 800a0c6:	d3f7      	bcc.n	800a0b8 <quorem+0xf4>
 800a0c8:	9b03      	ldr	r3, [sp, #12]
 800a0ca:	611c      	str	r4, [r3, #16]
 800a0cc:	e7e3      	b.n	800a096 <quorem+0xd2>
	...

0800a0d0 <_dtoa_r>:
 800a0d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0d2:	0014      	movs	r4, r2
 800a0d4:	001d      	movs	r5, r3
 800a0d6:	69c6      	ldr	r6, [r0, #28]
 800a0d8:	b09d      	sub	sp, #116	@ 0x74
 800a0da:	940a      	str	r4, [sp, #40]	@ 0x28
 800a0dc:	950b      	str	r5, [sp, #44]	@ 0x2c
 800a0de:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800a0e0:	9003      	str	r0, [sp, #12]
 800a0e2:	2e00      	cmp	r6, #0
 800a0e4:	d10f      	bne.n	800a106 <_dtoa_r+0x36>
 800a0e6:	2010      	movs	r0, #16
 800a0e8:	f001 f986 	bl	800b3f8 <malloc>
 800a0ec:	9b03      	ldr	r3, [sp, #12]
 800a0ee:	1e02      	subs	r2, r0, #0
 800a0f0:	61d8      	str	r0, [r3, #28]
 800a0f2:	d104      	bne.n	800a0fe <_dtoa_r+0x2e>
 800a0f4:	21ef      	movs	r1, #239	@ 0xef
 800a0f6:	4bc7      	ldr	r3, [pc, #796]	@ (800a414 <_dtoa_r+0x344>)
 800a0f8:	48c7      	ldr	r0, [pc, #796]	@ (800a418 <_dtoa_r+0x348>)
 800a0fa:	f7ff ff45 	bl	8009f88 <__assert_func>
 800a0fe:	6046      	str	r6, [r0, #4]
 800a100:	6086      	str	r6, [r0, #8]
 800a102:	6006      	str	r6, [r0, #0]
 800a104:	60c6      	str	r6, [r0, #12]
 800a106:	9b03      	ldr	r3, [sp, #12]
 800a108:	69db      	ldr	r3, [r3, #28]
 800a10a:	6819      	ldr	r1, [r3, #0]
 800a10c:	2900      	cmp	r1, #0
 800a10e:	d00b      	beq.n	800a128 <_dtoa_r+0x58>
 800a110:	685a      	ldr	r2, [r3, #4]
 800a112:	2301      	movs	r3, #1
 800a114:	4093      	lsls	r3, r2
 800a116:	604a      	str	r2, [r1, #4]
 800a118:	608b      	str	r3, [r1, #8]
 800a11a:	9803      	ldr	r0, [sp, #12]
 800a11c:	f001 fa7e 	bl	800b61c <_Bfree>
 800a120:	2200      	movs	r2, #0
 800a122:	9b03      	ldr	r3, [sp, #12]
 800a124:	69db      	ldr	r3, [r3, #28]
 800a126:	601a      	str	r2, [r3, #0]
 800a128:	2d00      	cmp	r5, #0
 800a12a:	da1e      	bge.n	800a16a <_dtoa_r+0x9a>
 800a12c:	2301      	movs	r3, #1
 800a12e:	603b      	str	r3, [r7, #0]
 800a130:	006b      	lsls	r3, r5, #1
 800a132:	085b      	lsrs	r3, r3, #1
 800a134:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a136:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a138:	4bb8      	ldr	r3, [pc, #736]	@ (800a41c <_dtoa_r+0x34c>)
 800a13a:	4ab8      	ldr	r2, [pc, #736]	@ (800a41c <_dtoa_r+0x34c>)
 800a13c:	403b      	ands	r3, r7
 800a13e:	4293      	cmp	r3, r2
 800a140:	d116      	bne.n	800a170 <_dtoa_r+0xa0>
 800a142:	4bb7      	ldr	r3, [pc, #732]	@ (800a420 <_dtoa_r+0x350>)
 800a144:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a146:	6013      	str	r3, [r2, #0]
 800a148:	033b      	lsls	r3, r7, #12
 800a14a:	0b1b      	lsrs	r3, r3, #12
 800a14c:	4323      	orrs	r3, r4
 800a14e:	d101      	bne.n	800a154 <_dtoa_r+0x84>
 800a150:	f000 fd80 	bl	800ac54 <_dtoa_r+0xb84>
 800a154:	4bb3      	ldr	r3, [pc, #716]	@ (800a424 <_dtoa_r+0x354>)
 800a156:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800a158:	9308      	str	r3, [sp, #32]
 800a15a:	2a00      	cmp	r2, #0
 800a15c:	d002      	beq.n	800a164 <_dtoa_r+0x94>
 800a15e:	4bb2      	ldr	r3, [pc, #712]	@ (800a428 <_dtoa_r+0x358>)
 800a160:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800a162:	6013      	str	r3, [r2, #0]
 800a164:	9808      	ldr	r0, [sp, #32]
 800a166:	b01d      	add	sp, #116	@ 0x74
 800a168:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a16a:	2300      	movs	r3, #0
 800a16c:	603b      	str	r3, [r7, #0]
 800a16e:	e7e2      	b.n	800a136 <_dtoa_r+0x66>
 800a170:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a172:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a174:	9212      	str	r2, [sp, #72]	@ 0x48
 800a176:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a178:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800a17a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a17c:	2200      	movs	r2, #0
 800a17e:	2300      	movs	r3, #0
 800a180:	f7f6 f962 	bl	8000448 <__aeabi_dcmpeq>
 800a184:	1e06      	subs	r6, r0, #0
 800a186:	d00b      	beq.n	800a1a0 <_dtoa_r+0xd0>
 800a188:	2301      	movs	r3, #1
 800a18a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a18c:	6013      	str	r3, [r2, #0]
 800a18e:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800a190:	2b00      	cmp	r3, #0
 800a192:	d002      	beq.n	800a19a <_dtoa_r+0xca>
 800a194:	4ba5      	ldr	r3, [pc, #660]	@ (800a42c <_dtoa_r+0x35c>)
 800a196:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800a198:	6013      	str	r3, [r2, #0]
 800a19a:	4ba5      	ldr	r3, [pc, #660]	@ (800a430 <_dtoa_r+0x360>)
 800a19c:	9308      	str	r3, [sp, #32]
 800a19e:	e7e1      	b.n	800a164 <_dtoa_r+0x94>
 800a1a0:	ab1a      	add	r3, sp, #104	@ 0x68
 800a1a2:	9301      	str	r3, [sp, #4]
 800a1a4:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a1a6:	9300      	str	r3, [sp, #0]
 800a1a8:	9803      	ldr	r0, [sp, #12]
 800a1aa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a1ac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a1ae:	f001 fde5 	bl	800bd7c <__d2b>
 800a1b2:	007a      	lsls	r2, r7, #1
 800a1b4:	9005      	str	r0, [sp, #20]
 800a1b6:	0d52      	lsrs	r2, r2, #21
 800a1b8:	d100      	bne.n	800a1bc <_dtoa_r+0xec>
 800a1ba:	e07b      	b.n	800a2b4 <_dtoa_r+0x1e4>
 800a1bc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a1be:	9618      	str	r6, [sp, #96]	@ 0x60
 800a1c0:	0319      	lsls	r1, r3, #12
 800a1c2:	4b9c      	ldr	r3, [pc, #624]	@ (800a434 <_dtoa_r+0x364>)
 800a1c4:	0b09      	lsrs	r1, r1, #12
 800a1c6:	430b      	orrs	r3, r1
 800a1c8:	499b      	ldr	r1, [pc, #620]	@ (800a438 <_dtoa_r+0x368>)
 800a1ca:	1857      	adds	r7, r2, r1
 800a1cc:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800a1ce:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a1d0:	0019      	movs	r1, r3
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	4b99      	ldr	r3, [pc, #612]	@ (800a43c <_dtoa_r+0x36c>)
 800a1d6:	f7f7 fda5 	bl	8001d24 <__aeabi_dsub>
 800a1da:	4a99      	ldr	r2, [pc, #612]	@ (800a440 <_dtoa_r+0x370>)
 800a1dc:	4b99      	ldr	r3, [pc, #612]	@ (800a444 <_dtoa_r+0x374>)
 800a1de:	f7f7 fabb 	bl	8001758 <__aeabi_dmul>
 800a1e2:	4a99      	ldr	r2, [pc, #612]	@ (800a448 <_dtoa_r+0x378>)
 800a1e4:	4b99      	ldr	r3, [pc, #612]	@ (800a44c <_dtoa_r+0x37c>)
 800a1e6:	f7f6 fab7 	bl	8000758 <__aeabi_dadd>
 800a1ea:	0004      	movs	r4, r0
 800a1ec:	0038      	movs	r0, r7
 800a1ee:	000d      	movs	r5, r1
 800a1f0:	f7f8 fa00 	bl	80025f4 <__aeabi_i2d>
 800a1f4:	4a96      	ldr	r2, [pc, #600]	@ (800a450 <_dtoa_r+0x380>)
 800a1f6:	4b97      	ldr	r3, [pc, #604]	@ (800a454 <_dtoa_r+0x384>)
 800a1f8:	f7f7 faae 	bl	8001758 <__aeabi_dmul>
 800a1fc:	0002      	movs	r2, r0
 800a1fe:	000b      	movs	r3, r1
 800a200:	0020      	movs	r0, r4
 800a202:	0029      	movs	r1, r5
 800a204:	f7f6 faa8 	bl	8000758 <__aeabi_dadd>
 800a208:	0004      	movs	r4, r0
 800a20a:	000d      	movs	r5, r1
 800a20c:	f7f8 f9b6 	bl	800257c <__aeabi_d2iz>
 800a210:	2200      	movs	r2, #0
 800a212:	9004      	str	r0, [sp, #16]
 800a214:	2300      	movs	r3, #0
 800a216:	0020      	movs	r0, r4
 800a218:	0029      	movs	r1, r5
 800a21a:	f7f6 f91b 	bl	8000454 <__aeabi_dcmplt>
 800a21e:	2800      	cmp	r0, #0
 800a220:	d00b      	beq.n	800a23a <_dtoa_r+0x16a>
 800a222:	9804      	ldr	r0, [sp, #16]
 800a224:	f7f8 f9e6 	bl	80025f4 <__aeabi_i2d>
 800a228:	002b      	movs	r3, r5
 800a22a:	0022      	movs	r2, r4
 800a22c:	f7f6 f90c 	bl	8000448 <__aeabi_dcmpeq>
 800a230:	4243      	negs	r3, r0
 800a232:	4158      	adcs	r0, r3
 800a234:	9b04      	ldr	r3, [sp, #16]
 800a236:	1a1b      	subs	r3, r3, r0
 800a238:	9304      	str	r3, [sp, #16]
 800a23a:	2301      	movs	r3, #1
 800a23c:	9315      	str	r3, [sp, #84]	@ 0x54
 800a23e:	9b04      	ldr	r3, [sp, #16]
 800a240:	2b16      	cmp	r3, #22
 800a242:	d810      	bhi.n	800a266 <_dtoa_r+0x196>
 800a244:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800a246:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a248:	9a04      	ldr	r2, [sp, #16]
 800a24a:	4b83      	ldr	r3, [pc, #524]	@ (800a458 <_dtoa_r+0x388>)
 800a24c:	00d2      	lsls	r2, r2, #3
 800a24e:	189b      	adds	r3, r3, r2
 800a250:	681a      	ldr	r2, [r3, #0]
 800a252:	685b      	ldr	r3, [r3, #4]
 800a254:	f7f6 f8fe 	bl	8000454 <__aeabi_dcmplt>
 800a258:	2800      	cmp	r0, #0
 800a25a:	d047      	beq.n	800a2ec <_dtoa_r+0x21c>
 800a25c:	9b04      	ldr	r3, [sp, #16]
 800a25e:	3b01      	subs	r3, #1
 800a260:	9304      	str	r3, [sp, #16]
 800a262:	2300      	movs	r3, #0
 800a264:	9315      	str	r3, [sp, #84]	@ 0x54
 800a266:	2200      	movs	r2, #0
 800a268:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800a26a:	9206      	str	r2, [sp, #24]
 800a26c:	1bdb      	subs	r3, r3, r7
 800a26e:	1e5a      	subs	r2, r3, #1
 800a270:	d53e      	bpl.n	800a2f0 <_dtoa_r+0x220>
 800a272:	2201      	movs	r2, #1
 800a274:	1ad3      	subs	r3, r2, r3
 800a276:	9306      	str	r3, [sp, #24]
 800a278:	2300      	movs	r3, #0
 800a27a:	930d      	str	r3, [sp, #52]	@ 0x34
 800a27c:	9b04      	ldr	r3, [sp, #16]
 800a27e:	2b00      	cmp	r3, #0
 800a280:	db38      	blt.n	800a2f4 <_dtoa_r+0x224>
 800a282:	9a04      	ldr	r2, [sp, #16]
 800a284:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a286:	4694      	mov	ip, r2
 800a288:	4463      	add	r3, ip
 800a28a:	930d      	str	r3, [sp, #52]	@ 0x34
 800a28c:	2300      	movs	r3, #0
 800a28e:	9214      	str	r2, [sp, #80]	@ 0x50
 800a290:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a292:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a294:	2401      	movs	r4, #1
 800a296:	2b09      	cmp	r3, #9
 800a298:	d862      	bhi.n	800a360 <_dtoa_r+0x290>
 800a29a:	2b05      	cmp	r3, #5
 800a29c:	dd02      	ble.n	800a2a4 <_dtoa_r+0x1d4>
 800a29e:	2400      	movs	r4, #0
 800a2a0:	3b04      	subs	r3, #4
 800a2a2:	9322      	str	r3, [sp, #136]	@ 0x88
 800a2a4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a2a6:	1e98      	subs	r0, r3, #2
 800a2a8:	2803      	cmp	r0, #3
 800a2aa:	d863      	bhi.n	800a374 <_dtoa_r+0x2a4>
 800a2ac:	f7f5 ff32 	bl	8000114 <__gnu_thumb1_case_uqi>
 800a2b0:	2b385654 	.word	0x2b385654
 800a2b4:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800a2b6:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800a2b8:	18f6      	adds	r6, r6, r3
 800a2ba:	4b68      	ldr	r3, [pc, #416]	@ (800a45c <_dtoa_r+0x38c>)
 800a2bc:	18f2      	adds	r2, r6, r3
 800a2be:	2a20      	cmp	r2, #32
 800a2c0:	dd0f      	ble.n	800a2e2 <_dtoa_r+0x212>
 800a2c2:	2340      	movs	r3, #64	@ 0x40
 800a2c4:	1a9b      	subs	r3, r3, r2
 800a2c6:	409f      	lsls	r7, r3
 800a2c8:	4b65      	ldr	r3, [pc, #404]	@ (800a460 <_dtoa_r+0x390>)
 800a2ca:	0038      	movs	r0, r7
 800a2cc:	18f3      	adds	r3, r6, r3
 800a2ce:	40dc      	lsrs	r4, r3
 800a2d0:	4320      	orrs	r0, r4
 800a2d2:	f7f8 f9bd 	bl	8002650 <__aeabi_ui2d>
 800a2d6:	2201      	movs	r2, #1
 800a2d8:	4b62      	ldr	r3, [pc, #392]	@ (800a464 <_dtoa_r+0x394>)
 800a2da:	1e77      	subs	r7, r6, #1
 800a2dc:	18cb      	adds	r3, r1, r3
 800a2de:	9218      	str	r2, [sp, #96]	@ 0x60
 800a2e0:	e776      	b.n	800a1d0 <_dtoa_r+0x100>
 800a2e2:	2320      	movs	r3, #32
 800a2e4:	0020      	movs	r0, r4
 800a2e6:	1a9b      	subs	r3, r3, r2
 800a2e8:	4098      	lsls	r0, r3
 800a2ea:	e7f2      	b.n	800a2d2 <_dtoa_r+0x202>
 800a2ec:	9015      	str	r0, [sp, #84]	@ 0x54
 800a2ee:	e7ba      	b.n	800a266 <_dtoa_r+0x196>
 800a2f0:	920d      	str	r2, [sp, #52]	@ 0x34
 800a2f2:	e7c3      	b.n	800a27c <_dtoa_r+0x1ac>
 800a2f4:	9b06      	ldr	r3, [sp, #24]
 800a2f6:	9a04      	ldr	r2, [sp, #16]
 800a2f8:	1a9b      	subs	r3, r3, r2
 800a2fa:	9306      	str	r3, [sp, #24]
 800a2fc:	4253      	negs	r3, r2
 800a2fe:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a300:	2300      	movs	r3, #0
 800a302:	9314      	str	r3, [sp, #80]	@ 0x50
 800a304:	e7c5      	b.n	800a292 <_dtoa_r+0x1c2>
 800a306:	2301      	movs	r3, #1
 800a308:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a30a:	9310      	str	r3, [sp, #64]	@ 0x40
 800a30c:	4694      	mov	ip, r2
 800a30e:	9b04      	ldr	r3, [sp, #16]
 800a310:	4463      	add	r3, ip
 800a312:	930e      	str	r3, [sp, #56]	@ 0x38
 800a314:	3301      	adds	r3, #1
 800a316:	9309      	str	r3, [sp, #36]	@ 0x24
 800a318:	2b00      	cmp	r3, #0
 800a31a:	dc08      	bgt.n	800a32e <_dtoa_r+0x25e>
 800a31c:	2301      	movs	r3, #1
 800a31e:	e006      	b.n	800a32e <_dtoa_r+0x25e>
 800a320:	2301      	movs	r3, #1
 800a322:	9310      	str	r3, [sp, #64]	@ 0x40
 800a324:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a326:	2b00      	cmp	r3, #0
 800a328:	dd28      	ble.n	800a37c <_dtoa_r+0x2ac>
 800a32a:	930e      	str	r3, [sp, #56]	@ 0x38
 800a32c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a32e:	9a03      	ldr	r2, [sp, #12]
 800a330:	2100      	movs	r1, #0
 800a332:	69d0      	ldr	r0, [r2, #28]
 800a334:	2204      	movs	r2, #4
 800a336:	0015      	movs	r5, r2
 800a338:	3514      	adds	r5, #20
 800a33a:	429d      	cmp	r5, r3
 800a33c:	d923      	bls.n	800a386 <_dtoa_r+0x2b6>
 800a33e:	6041      	str	r1, [r0, #4]
 800a340:	9803      	ldr	r0, [sp, #12]
 800a342:	f001 f927 	bl	800b594 <_Balloc>
 800a346:	9008      	str	r0, [sp, #32]
 800a348:	2800      	cmp	r0, #0
 800a34a:	d11f      	bne.n	800a38c <_dtoa_r+0x2bc>
 800a34c:	21b0      	movs	r1, #176	@ 0xb0
 800a34e:	4b46      	ldr	r3, [pc, #280]	@ (800a468 <_dtoa_r+0x398>)
 800a350:	4831      	ldr	r0, [pc, #196]	@ (800a418 <_dtoa_r+0x348>)
 800a352:	9a08      	ldr	r2, [sp, #32]
 800a354:	31ff      	adds	r1, #255	@ 0xff
 800a356:	e6d0      	b.n	800a0fa <_dtoa_r+0x2a>
 800a358:	2300      	movs	r3, #0
 800a35a:	e7e2      	b.n	800a322 <_dtoa_r+0x252>
 800a35c:	2300      	movs	r3, #0
 800a35e:	e7d3      	b.n	800a308 <_dtoa_r+0x238>
 800a360:	2300      	movs	r3, #0
 800a362:	9410      	str	r4, [sp, #64]	@ 0x40
 800a364:	9322      	str	r3, [sp, #136]	@ 0x88
 800a366:	3b01      	subs	r3, #1
 800a368:	2200      	movs	r2, #0
 800a36a:	930e      	str	r3, [sp, #56]	@ 0x38
 800a36c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a36e:	3313      	adds	r3, #19
 800a370:	9223      	str	r2, [sp, #140]	@ 0x8c
 800a372:	e7dc      	b.n	800a32e <_dtoa_r+0x25e>
 800a374:	2301      	movs	r3, #1
 800a376:	9310      	str	r3, [sp, #64]	@ 0x40
 800a378:	3b02      	subs	r3, #2
 800a37a:	e7f5      	b.n	800a368 <_dtoa_r+0x298>
 800a37c:	2301      	movs	r3, #1
 800a37e:	001a      	movs	r2, r3
 800a380:	930e      	str	r3, [sp, #56]	@ 0x38
 800a382:	9309      	str	r3, [sp, #36]	@ 0x24
 800a384:	e7f4      	b.n	800a370 <_dtoa_r+0x2a0>
 800a386:	3101      	adds	r1, #1
 800a388:	0052      	lsls	r2, r2, #1
 800a38a:	e7d4      	b.n	800a336 <_dtoa_r+0x266>
 800a38c:	9b03      	ldr	r3, [sp, #12]
 800a38e:	9a08      	ldr	r2, [sp, #32]
 800a390:	69db      	ldr	r3, [r3, #28]
 800a392:	601a      	str	r2, [r3, #0]
 800a394:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a396:	2b0e      	cmp	r3, #14
 800a398:	d900      	bls.n	800a39c <_dtoa_r+0x2cc>
 800a39a:	e0d6      	b.n	800a54a <_dtoa_r+0x47a>
 800a39c:	2c00      	cmp	r4, #0
 800a39e:	d100      	bne.n	800a3a2 <_dtoa_r+0x2d2>
 800a3a0:	e0d3      	b.n	800a54a <_dtoa_r+0x47a>
 800a3a2:	9b04      	ldr	r3, [sp, #16]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	dd63      	ble.n	800a470 <_dtoa_r+0x3a0>
 800a3a8:	210f      	movs	r1, #15
 800a3aa:	9a04      	ldr	r2, [sp, #16]
 800a3ac:	4b2a      	ldr	r3, [pc, #168]	@ (800a458 <_dtoa_r+0x388>)
 800a3ae:	400a      	ands	r2, r1
 800a3b0:	00d2      	lsls	r2, r2, #3
 800a3b2:	189b      	adds	r3, r3, r2
 800a3b4:	681e      	ldr	r6, [r3, #0]
 800a3b6:	685f      	ldr	r7, [r3, #4]
 800a3b8:	9b04      	ldr	r3, [sp, #16]
 800a3ba:	2402      	movs	r4, #2
 800a3bc:	111d      	asrs	r5, r3, #4
 800a3be:	05db      	lsls	r3, r3, #23
 800a3c0:	d50a      	bpl.n	800a3d8 <_dtoa_r+0x308>
 800a3c2:	4b2a      	ldr	r3, [pc, #168]	@ (800a46c <_dtoa_r+0x39c>)
 800a3c4:	400d      	ands	r5, r1
 800a3c6:	6a1a      	ldr	r2, [r3, #32]
 800a3c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3ca:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800a3cc:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a3ce:	f7f6 fd89 	bl	8000ee4 <__aeabi_ddiv>
 800a3d2:	900a      	str	r0, [sp, #40]	@ 0x28
 800a3d4:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a3d6:	3401      	adds	r4, #1
 800a3d8:	4b24      	ldr	r3, [pc, #144]	@ (800a46c <_dtoa_r+0x39c>)
 800a3da:	930c      	str	r3, [sp, #48]	@ 0x30
 800a3dc:	2d00      	cmp	r5, #0
 800a3de:	d108      	bne.n	800a3f2 <_dtoa_r+0x322>
 800a3e0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a3e2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a3e4:	0032      	movs	r2, r6
 800a3e6:	003b      	movs	r3, r7
 800a3e8:	f7f6 fd7c 	bl	8000ee4 <__aeabi_ddiv>
 800a3ec:	900a      	str	r0, [sp, #40]	@ 0x28
 800a3ee:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a3f0:	e059      	b.n	800a4a6 <_dtoa_r+0x3d6>
 800a3f2:	2301      	movs	r3, #1
 800a3f4:	421d      	tst	r5, r3
 800a3f6:	d009      	beq.n	800a40c <_dtoa_r+0x33c>
 800a3f8:	18e4      	adds	r4, r4, r3
 800a3fa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a3fc:	0030      	movs	r0, r6
 800a3fe:	681a      	ldr	r2, [r3, #0]
 800a400:	685b      	ldr	r3, [r3, #4]
 800a402:	0039      	movs	r1, r7
 800a404:	f7f7 f9a8 	bl	8001758 <__aeabi_dmul>
 800a408:	0006      	movs	r6, r0
 800a40a:	000f      	movs	r7, r1
 800a40c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a40e:	106d      	asrs	r5, r5, #1
 800a410:	3308      	adds	r3, #8
 800a412:	e7e2      	b.n	800a3da <_dtoa_r+0x30a>
 800a414:	0800ce8b 	.word	0x0800ce8b
 800a418:	0800cf4d 	.word	0x0800cf4d
 800a41c:	7ff00000 	.word	0x7ff00000
 800a420:	0000270f 	.word	0x0000270f
 800a424:	0800cf49 	.word	0x0800cf49
 800a428:	0800cf4c 	.word	0x0800cf4c
 800a42c:	0800ce63 	.word	0x0800ce63
 800a430:	0800ce62 	.word	0x0800ce62
 800a434:	3ff00000 	.word	0x3ff00000
 800a438:	fffffc01 	.word	0xfffffc01
 800a43c:	3ff80000 	.word	0x3ff80000
 800a440:	636f4361 	.word	0x636f4361
 800a444:	3fd287a7 	.word	0x3fd287a7
 800a448:	8b60c8b3 	.word	0x8b60c8b3
 800a44c:	3fc68a28 	.word	0x3fc68a28
 800a450:	509f79fb 	.word	0x509f79fb
 800a454:	3fd34413 	.word	0x3fd34413
 800a458:	0800d208 	.word	0x0800d208
 800a45c:	00000432 	.word	0x00000432
 800a460:	00000412 	.word	0x00000412
 800a464:	fe100000 	.word	0xfe100000
 800a468:	0800cfa5 	.word	0x0800cfa5
 800a46c:	0800d1e0 	.word	0x0800d1e0
 800a470:	9b04      	ldr	r3, [sp, #16]
 800a472:	2402      	movs	r4, #2
 800a474:	2b00      	cmp	r3, #0
 800a476:	d016      	beq.n	800a4a6 <_dtoa_r+0x3d6>
 800a478:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800a47a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a47c:	220f      	movs	r2, #15
 800a47e:	425d      	negs	r5, r3
 800a480:	402a      	ands	r2, r5
 800a482:	4bd5      	ldr	r3, [pc, #852]	@ (800a7d8 <_dtoa_r+0x708>)
 800a484:	00d2      	lsls	r2, r2, #3
 800a486:	189b      	adds	r3, r3, r2
 800a488:	681a      	ldr	r2, [r3, #0]
 800a48a:	685b      	ldr	r3, [r3, #4]
 800a48c:	f7f7 f964 	bl	8001758 <__aeabi_dmul>
 800a490:	2701      	movs	r7, #1
 800a492:	2300      	movs	r3, #0
 800a494:	900a      	str	r0, [sp, #40]	@ 0x28
 800a496:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a498:	4ed0      	ldr	r6, [pc, #832]	@ (800a7dc <_dtoa_r+0x70c>)
 800a49a:	112d      	asrs	r5, r5, #4
 800a49c:	2d00      	cmp	r5, #0
 800a49e:	d000      	beq.n	800a4a2 <_dtoa_r+0x3d2>
 800a4a0:	e095      	b.n	800a5ce <_dtoa_r+0x4fe>
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d1a2      	bne.n	800a3ec <_dtoa_r+0x31c>
 800a4a6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800a4a8:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a4aa:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d100      	bne.n	800a4b2 <_dtoa_r+0x3e2>
 800a4b0:	e098      	b.n	800a5e4 <_dtoa_r+0x514>
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	0030      	movs	r0, r6
 800a4b6:	0039      	movs	r1, r7
 800a4b8:	4bc9      	ldr	r3, [pc, #804]	@ (800a7e0 <_dtoa_r+0x710>)
 800a4ba:	f7f5 ffcb 	bl	8000454 <__aeabi_dcmplt>
 800a4be:	2800      	cmp	r0, #0
 800a4c0:	d100      	bne.n	800a4c4 <_dtoa_r+0x3f4>
 800a4c2:	e08f      	b.n	800a5e4 <_dtoa_r+0x514>
 800a4c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d100      	bne.n	800a4cc <_dtoa_r+0x3fc>
 800a4ca:	e08b      	b.n	800a5e4 <_dtoa_r+0x514>
 800a4cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	dd37      	ble.n	800a542 <_dtoa_r+0x472>
 800a4d2:	9b04      	ldr	r3, [sp, #16]
 800a4d4:	2200      	movs	r2, #0
 800a4d6:	3b01      	subs	r3, #1
 800a4d8:	930c      	str	r3, [sp, #48]	@ 0x30
 800a4da:	0030      	movs	r0, r6
 800a4dc:	4bc1      	ldr	r3, [pc, #772]	@ (800a7e4 <_dtoa_r+0x714>)
 800a4de:	0039      	movs	r1, r7
 800a4e0:	f7f7 f93a 	bl	8001758 <__aeabi_dmul>
 800a4e4:	900a      	str	r0, [sp, #40]	@ 0x28
 800a4e6:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a4e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a4ea:	3401      	adds	r4, #1
 800a4ec:	0020      	movs	r0, r4
 800a4ee:	9311      	str	r3, [sp, #68]	@ 0x44
 800a4f0:	f7f8 f880 	bl	80025f4 <__aeabi_i2d>
 800a4f4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a4f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a4f8:	f7f7 f92e 	bl	8001758 <__aeabi_dmul>
 800a4fc:	4bba      	ldr	r3, [pc, #744]	@ (800a7e8 <_dtoa_r+0x718>)
 800a4fe:	2200      	movs	r2, #0
 800a500:	f7f6 f92a 	bl	8000758 <__aeabi_dadd>
 800a504:	4bb9      	ldr	r3, [pc, #740]	@ (800a7ec <_dtoa_r+0x71c>)
 800a506:	0006      	movs	r6, r0
 800a508:	18cf      	adds	r7, r1, r3
 800a50a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d16d      	bne.n	800a5ec <_dtoa_r+0x51c>
 800a510:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a512:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a514:	2200      	movs	r2, #0
 800a516:	4bb6      	ldr	r3, [pc, #728]	@ (800a7f0 <_dtoa_r+0x720>)
 800a518:	f7f7 fc04 	bl	8001d24 <__aeabi_dsub>
 800a51c:	0032      	movs	r2, r6
 800a51e:	003b      	movs	r3, r7
 800a520:	0004      	movs	r4, r0
 800a522:	000d      	movs	r5, r1
 800a524:	f7f5 ffaa 	bl	800047c <__aeabi_dcmpgt>
 800a528:	2800      	cmp	r0, #0
 800a52a:	d000      	beq.n	800a52e <_dtoa_r+0x45e>
 800a52c:	e2b6      	b.n	800aa9c <_dtoa_r+0x9cc>
 800a52e:	2180      	movs	r1, #128	@ 0x80
 800a530:	0609      	lsls	r1, r1, #24
 800a532:	187b      	adds	r3, r7, r1
 800a534:	0032      	movs	r2, r6
 800a536:	0020      	movs	r0, r4
 800a538:	0029      	movs	r1, r5
 800a53a:	f7f5 ff8b 	bl	8000454 <__aeabi_dcmplt>
 800a53e:	2800      	cmp	r0, #0
 800a540:	d128      	bne.n	800a594 <_dtoa_r+0x4c4>
 800a542:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a544:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800a546:	930a      	str	r3, [sp, #40]	@ 0x28
 800a548:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a54a:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	da00      	bge.n	800a552 <_dtoa_r+0x482>
 800a550:	e174      	b.n	800a83c <_dtoa_r+0x76c>
 800a552:	9a04      	ldr	r2, [sp, #16]
 800a554:	2a0e      	cmp	r2, #14
 800a556:	dd00      	ble.n	800a55a <_dtoa_r+0x48a>
 800a558:	e170      	b.n	800a83c <_dtoa_r+0x76c>
 800a55a:	4b9f      	ldr	r3, [pc, #636]	@ (800a7d8 <_dtoa_r+0x708>)
 800a55c:	00d2      	lsls	r2, r2, #3
 800a55e:	189b      	adds	r3, r3, r2
 800a560:	685c      	ldr	r4, [r3, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	9306      	str	r3, [sp, #24]
 800a566:	9407      	str	r4, [sp, #28]
 800a568:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	db00      	blt.n	800a570 <_dtoa_r+0x4a0>
 800a56e:	e0e7      	b.n	800a740 <_dtoa_r+0x670>
 800a570:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a572:	2b00      	cmp	r3, #0
 800a574:	dd00      	ble.n	800a578 <_dtoa_r+0x4a8>
 800a576:	e0e3      	b.n	800a740 <_dtoa_r+0x670>
 800a578:	d10c      	bne.n	800a594 <_dtoa_r+0x4c4>
 800a57a:	9806      	ldr	r0, [sp, #24]
 800a57c:	9907      	ldr	r1, [sp, #28]
 800a57e:	2200      	movs	r2, #0
 800a580:	4b9b      	ldr	r3, [pc, #620]	@ (800a7f0 <_dtoa_r+0x720>)
 800a582:	f7f7 f8e9 	bl	8001758 <__aeabi_dmul>
 800a586:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a588:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a58a:	f7f5 ff81 	bl	8000490 <__aeabi_dcmpge>
 800a58e:	2800      	cmp	r0, #0
 800a590:	d100      	bne.n	800a594 <_dtoa_r+0x4c4>
 800a592:	e286      	b.n	800aaa2 <_dtoa_r+0x9d2>
 800a594:	2600      	movs	r6, #0
 800a596:	0037      	movs	r7, r6
 800a598:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a59a:	9c08      	ldr	r4, [sp, #32]
 800a59c:	43db      	mvns	r3, r3
 800a59e:	930c      	str	r3, [sp, #48]	@ 0x30
 800a5a0:	9704      	str	r7, [sp, #16]
 800a5a2:	2700      	movs	r7, #0
 800a5a4:	0031      	movs	r1, r6
 800a5a6:	9803      	ldr	r0, [sp, #12]
 800a5a8:	f001 f838 	bl	800b61c <_Bfree>
 800a5ac:	9b04      	ldr	r3, [sp, #16]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d100      	bne.n	800a5b4 <_dtoa_r+0x4e4>
 800a5b2:	e0bb      	b.n	800a72c <_dtoa_r+0x65c>
 800a5b4:	2f00      	cmp	r7, #0
 800a5b6:	d005      	beq.n	800a5c4 <_dtoa_r+0x4f4>
 800a5b8:	429f      	cmp	r7, r3
 800a5ba:	d003      	beq.n	800a5c4 <_dtoa_r+0x4f4>
 800a5bc:	0039      	movs	r1, r7
 800a5be:	9803      	ldr	r0, [sp, #12]
 800a5c0:	f001 f82c 	bl	800b61c <_Bfree>
 800a5c4:	9904      	ldr	r1, [sp, #16]
 800a5c6:	9803      	ldr	r0, [sp, #12]
 800a5c8:	f001 f828 	bl	800b61c <_Bfree>
 800a5cc:	e0ae      	b.n	800a72c <_dtoa_r+0x65c>
 800a5ce:	423d      	tst	r5, r7
 800a5d0:	d005      	beq.n	800a5de <_dtoa_r+0x50e>
 800a5d2:	6832      	ldr	r2, [r6, #0]
 800a5d4:	6873      	ldr	r3, [r6, #4]
 800a5d6:	f7f7 f8bf 	bl	8001758 <__aeabi_dmul>
 800a5da:	003b      	movs	r3, r7
 800a5dc:	3401      	adds	r4, #1
 800a5de:	106d      	asrs	r5, r5, #1
 800a5e0:	3608      	adds	r6, #8
 800a5e2:	e75b      	b.n	800a49c <_dtoa_r+0x3cc>
 800a5e4:	9b04      	ldr	r3, [sp, #16]
 800a5e6:	930c      	str	r3, [sp, #48]	@ 0x30
 800a5e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5ea:	e77f      	b.n	800a4ec <_dtoa_r+0x41c>
 800a5ec:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a5ee:	4b7a      	ldr	r3, [pc, #488]	@ (800a7d8 <_dtoa_r+0x708>)
 800a5f0:	3a01      	subs	r2, #1
 800a5f2:	00d2      	lsls	r2, r2, #3
 800a5f4:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800a5f6:	189b      	adds	r3, r3, r2
 800a5f8:	681a      	ldr	r2, [r3, #0]
 800a5fa:	685b      	ldr	r3, [r3, #4]
 800a5fc:	2900      	cmp	r1, #0
 800a5fe:	d04c      	beq.n	800a69a <_dtoa_r+0x5ca>
 800a600:	2000      	movs	r0, #0
 800a602:	497c      	ldr	r1, [pc, #496]	@ (800a7f4 <_dtoa_r+0x724>)
 800a604:	f7f6 fc6e 	bl	8000ee4 <__aeabi_ddiv>
 800a608:	0032      	movs	r2, r6
 800a60a:	003b      	movs	r3, r7
 800a60c:	f7f7 fb8a 	bl	8001d24 <__aeabi_dsub>
 800a610:	9a08      	ldr	r2, [sp, #32]
 800a612:	0006      	movs	r6, r0
 800a614:	4694      	mov	ip, r2
 800a616:	000f      	movs	r7, r1
 800a618:	9b08      	ldr	r3, [sp, #32]
 800a61a:	9316      	str	r3, [sp, #88]	@ 0x58
 800a61c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a61e:	4463      	add	r3, ip
 800a620:	9311      	str	r3, [sp, #68]	@ 0x44
 800a622:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a624:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a626:	f7f7 ffa9 	bl	800257c <__aeabi_d2iz>
 800a62a:	0005      	movs	r5, r0
 800a62c:	f7f7 ffe2 	bl	80025f4 <__aeabi_i2d>
 800a630:	0002      	movs	r2, r0
 800a632:	000b      	movs	r3, r1
 800a634:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a636:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a638:	f7f7 fb74 	bl	8001d24 <__aeabi_dsub>
 800a63c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a63e:	3530      	adds	r5, #48	@ 0x30
 800a640:	1c5c      	adds	r4, r3, #1
 800a642:	701d      	strb	r5, [r3, #0]
 800a644:	0032      	movs	r2, r6
 800a646:	003b      	movs	r3, r7
 800a648:	900a      	str	r0, [sp, #40]	@ 0x28
 800a64a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a64c:	f7f5 ff02 	bl	8000454 <__aeabi_dcmplt>
 800a650:	2800      	cmp	r0, #0
 800a652:	d16b      	bne.n	800a72c <_dtoa_r+0x65c>
 800a654:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a656:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a658:	2000      	movs	r0, #0
 800a65a:	4961      	ldr	r1, [pc, #388]	@ (800a7e0 <_dtoa_r+0x710>)
 800a65c:	f7f7 fb62 	bl	8001d24 <__aeabi_dsub>
 800a660:	0032      	movs	r2, r6
 800a662:	003b      	movs	r3, r7
 800a664:	f7f5 fef6 	bl	8000454 <__aeabi_dcmplt>
 800a668:	2800      	cmp	r0, #0
 800a66a:	d000      	beq.n	800a66e <_dtoa_r+0x59e>
 800a66c:	e0c6      	b.n	800a7fc <_dtoa_r+0x72c>
 800a66e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a670:	42a3      	cmp	r3, r4
 800a672:	d100      	bne.n	800a676 <_dtoa_r+0x5a6>
 800a674:	e765      	b.n	800a542 <_dtoa_r+0x472>
 800a676:	2200      	movs	r2, #0
 800a678:	0030      	movs	r0, r6
 800a67a:	0039      	movs	r1, r7
 800a67c:	4b59      	ldr	r3, [pc, #356]	@ (800a7e4 <_dtoa_r+0x714>)
 800a67e:	f7f7 f86b 	bl	8001758 <__aeabi_dmul>
 800a682:	2200      	movs	r2, #0
 800a684:	0006      	movs	r6, r0
 800a686:	000f      	movs	r7, r1
 800a688:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a68a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a68c:	4b55      	ldr	r3, [pc, #340]	@ (800a7e4 <_dtoa_r+0x714>)
 800a68e:	f7f7 f863 	bl	8001758 <__aeabi_dmul>
 800a692:	9416      	str	r4, [sp, #88]	@ 0x58
 800a694:	900a      	str	r0, [sp, #40]	@ 0x28
 800a696:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a698:	e7c3      	b.n	800a622 <_dtoa_r+0x552>
 800a69a:	0030      	movs	r0, r6
 800a69c:	0039      	movs	r1, r7
 800a69e:	f7f7 f85b 	bl	8001758 <__aeabi_dmul>
 800a6a2:	9d08      	ldr	r5, [sp, #32]
 800a6a4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a6a6:	002b      	movs	r3, r5
 800a6a8:	4694      	mov	ip, r2
 800a6aa:	9016      	str	r0, [sp, #88]	@ 0x58
 800a6ac:	9117      	str	r1, [sp, #92]	@ 0x5c
 800a6ae:	4463      	add	r3, ip
 800a6b0:	9319      	str	r3, [sp, #100]	@ 0x64
 800a6b2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a6b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a6b6:	f7f7 ff61 	bl	800257c <__aeabi_d2iz>
 800a6ba:	0004      	movs	r4, r0
 800a6bc:	f7f7 ff9a 	bl	80025f4 <__aeabi_i2d>
 800a6c0:	000b      	movs	r3, r1
 800a6c2:	0002      	movs	r2, r0
 800a6c4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a6c6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a6c8:	f7f7 fb2c 	bl	8001d24 <__aeabi_dsub>
 800a6cc:	3430      	adds	r4, #48	@ 0x30
 800a6ce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a6d0:	702c      	strb	r4, [r5, #0]
 800a6d2:	3501      	adds	r5, #1
 800a6d4:	0006      	movs	r6, r0
 800a6d6:	000f      	movs	r7, r1
 800a6d8:	42ab      	cmp	r3, r5
 800a6da:	d12a      	bne.n	800a732 <_dtoa_r+0x662>
 800a6dc:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800a6de:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800a6e0:	9b08      	ldr	r3, [sp, #32]
 800a6e2:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800a6e4:	469c      	mov	ip, r3
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	4b42      	ldr	r3, [pc, #264]	@ (800a7f4 <_dtoa_r+0x724>)
 800a6ea:	4464      	add	r4, ip
 800a6ec:	f7f6 f834 	bl	8000758 <__aeabi_dadd>
 800a6f0:	0002      	movs	r2, r0
 800a6f2:	000b      	movs	r3, r1
 800a6f4:	0030      	movs	r0, r6
 800a6f6:	0039      	movs	r1, r7
 800a6f8:	f7f5 fec0 	bl	800047c <__aeabi_dcmpgt>
 800a6fc:	2800      	cmp	r0, #0
 800a6fe:	d000      	beq.n	800a702 <_dtoa_r+0x632>
 800a700:	e07c      	b.n	800a7fc <_dtoa_r+0x72c>
 800a702:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a704:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a706:	2000      	movs	r0, #0
 800a708:	493a      	ldr	r1, [pc, #232]	@ (800a7f4 <_dtoa_r+0x724>)
 800a70a:	f7f7 fb0b 	bl	8001d24 <__aeabi_dsub>
 800a70e:	0002      	movs	r2, r0
 800a710:	000b      	movs	r3, r1
 800a712:	0030      	movs	r0, r6
 800a714:	0039      	movs	r1, r7
 800a716:	f7f5 fe9d 	bl	8000454 <__aeabi_dcmplt>
 800a71a:	2800      	cmp	r0, #0
 800a71c:	d100      	bne.n	800a720 <_dtoa_r+0x650>
 800a71e:	e710      	b.n	800a542 <_dtoa_r+0x472>
 800a720:	0023      	movs	r3, r4
 800a722:	3c01      	subs	r4, #1
 800a724:	7822      	ldrb	r2, [r4, #0]
 800a726:	2a30      	cmp	r2, #48	@ 0x30
 800a728:	d0fa      	beq.n	800a720 <_dtoa_r+0x650>
 800a72a:	001c      	movs	r4, r3
 800a72c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a72e:	9304      	str	r3, [sp, #16]
 800a730:	e042      	b.n	800a7b8 <_dtoa_r+0x6e8>
 800a732:	2200      	movs	r2, #0
 800a734:	4b2b      	ldr	r3, [pc, #172]	@ (800a7e4 <_dtoa_r+0x714>)
 800a736:	f7f7 f80f 	bl	8001758 <__aeabi_dmul>
 800a73a:	900a      	str	r0, [sp, #40]	@ 0x28
 800a73c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a73e:	e7b8      	b.n	800a6b2 <_dtoa_r+0x5e2>
 800a740:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a742:	9d08      	ldr	r5, [sp, #32]
 800a744:	3b01      	subs	r3, #1
 800a746:	195b      	adds	r3, r3, r5
 800a748:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800a74a:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a74c:	930a      	str	r3, [sp, #40]	@ 0x28
 800a74e:	9a06      	ldr	r2, [sp, #24]
 800a750:	9b07      	ldr	r3, [sp, #28]
 800a752:	0030      	movs	r0, r6
 800a754:	0039      	movs	r1, r7
 800a756:	f7f6 fbc5 	bl	8000ee4 <__aeabi_ddiv>
 800a75a:	f7f7 ff0f 	bl	800257c <__aeabi_d2iz>
 800a75e:	9009      	str	r0, [sp, #36]	@ 0x24
 800a760:	f7f7 ff48 	bl	80025f4 <__aeabi_i2d>
 800a764:	9a06      	ldr	r2, [sp, #24]
 800a766:	9b07      	ldr	r3, [sp, #28]
 800a768:	f7f6 fff6 	bl	8001758 <__aeabi_dmul>
 800a76c:	0002      	movs	r2, r0
 800a76e:	000b      	movs	r3, r1
 800a770:	0030      	movs	r0, r6
 800a772:	0039      	movs	r1, r7
 800a774:	f7f7 fad6 	bl	8001d24 <__aeabi_dsub>
 800a778:	002b      	movs	r3, r5
 800a77a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a77c:	3501      	adds	r5, #1
 800a77e:	3230      	adds	r2, #48	@ 0x30
 800a780:	701a      	strb	r2, [r3, #0]
 800a782:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a784:	002c      	movs	r4, r5
 800a786:	429a      	cmp	r2, r3
 800a788:	d14b      	bne.n	800a822 <_dtoa_r+0x752>
 800a78a:	0002      	movs	r2, r0
 800a78c:	000b      	movs	r3, r1
 800a78e:	f7f5 ffe3 	bl	8000758 <__aeabi_dadd>
 800a792:	9a06      	ldr	r2, [sp, #24]
 800a794:	9b07      	ldr	r3, [sp, #28]
 800a796:	0006      	movs	r6, r0
 800a798:	000f      	movs	r7, r1
 800a79a:	f7f5 fe6f 	bl	800047c <__aeabi_dcmpgt>
 800a79e:	2800      	cmp	r0, #0
 800a7a0:	d12a      	bne.n	800a7f8 <_dtoa_r+0x728>
 800a7a2:	9a06      	ldr	r2, [sp, #24]
 800a7a4:	9b07      	ldr	r3, [sp, #28]
 800a7a6:	0030      	movs	r0, r6
 800a7a8:	0039      	movs	r1, r7
 800a7aa:	f7f5 fe4d 	bl	8000448 <__aeabi_dcmpeq>
 800a7ae:	2800      	cmp	r0, #0
 800a7b0:	d002      	beq.n	800a7b8 <_dtoa_r+0x6e8>
 800a7b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7b4:	07dd      	lsls	r5, r3, #31
 800a7b6:	d41f      	bmi.n	800a7f8 <_dtoa_r+0x728>
 800a7b8:	9905      	ldr	r1, [sp, #20]
 800a7ba:	9803      	ldr	r0, [sp, #12]
 800a7bc:	f000 ff2e 	bl	800b61c <_Bfree>
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	7023      	strb	r3, [r4, #0]
 800a7c4:	9b04      	ldr	r3, [sp, #16]
 800a7c6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a7c8:	3301      	adds	r3, #1
 800a7ca:	6013      	str	r3, [r2, #0]
 800a7cc:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d100      	bne.n	800a7d4 <_dtoa_r+0x704>
 800a7d2:	e4c7      	b.n	800a164 <_dtoa_r+0x94>
 800a7d4:	601c      	str	r4, [r3, #0]
 800a7d6:	e4c5      	b.n	800a164 <_dtoa_r+0x94>
 800a7d8:	0800d208 	.word	0x0800d208
 800a7dc:	0800d1e0 	.word	0x0800d1e0
 800a7e0:	3ff00000 	.word	0x3ff00000
 800a7e4:	40240000 	.word	0x40240000
 800a7e8:	401c0000 	.word	0x401c0000
 800a7ec:	fcc00000 	.word	0xfcc00000
 800a7f0:	40140000 	.word	0x40140000
 800a7f4:	3fe00000 	.word	0x3fe00000
 800a7f8:	9b04      	ldr	r3, [sp, #16]
 800a7fa:	930c      	str	r3, [sp, #48]	@ 0x30
 800a7fc:	0023      	movs	r3, r4
 800a7fe:	001c      	movs	r4, r3
 800a800:	3b01      	subs	r3, #1
 800a802:	781a      	ldrb	r2, [r3, #0]
 800a804:	2a39      	cmp	r2, #57	@ 0x39
 800a806:	d108      	bne.n	800a81a <_dtoa_r+0x74a>
 800a808:	9a08      	ldr	r2, [sp, #32]
 800a80a:	429a      	cmp	r2, r3
 800a80c:	d1f7      	bne.n	800a7fe <_dtoa_r+0x72e>
 800a80e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a810:	9908      	ldr	r1, [sp, #32]
 800a812:	3201      	adds	r2, #1
 800a814:	920c      	str	r2, [sp, #48]	@ 0x30
 800a816:	2230      	movs	r2, #48	@ 0x30
 800a818:	700a      	strb	r2, [r1, #0]
 800a81a:	781a      	ldrb	r2, [r3, #0]
 800a81c:	3201      	adds	r2, #1
 800a81e:	701a      	strb	r2, [r3, #0]
 800a820:	e784      	b.n	800a72c <_dtoa_r+0x65c>
 800a822:	2200      	movs	r2, #0
 800a824:	4bc6      	ldr	r3, [pc, #792]	@ (800ab40 <_dtoa_r+0xa70>)
 800a826:	f7f6 ff97 	bl	8001758 <__aeabi_dmul>
 800a82a:	2200      	movs	r2, #0
 800a82c:	2300      	movs	r3, #0
 800a82e:	0006      	movs	r6, r0
 800a830:	000f      	movs	r7, r1
 800a832:	f7f5 fe09 	bl	8000448 <__aeabi_dcmpeq>
 800a836:	2800      	cmp	r0, #0
 800a838:	d089      	beq.n	800a74e <_dtoa_r+0x67e>
 800a83a:	e7bd      	b.n	800a7b8 <_dtoa_r+0x6e8>
 800a83c:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800a83e:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800a840:	9c06      	ldr	r4, [sp, #24]
 800a842:	2f00      	cmp	r7, #0
 800a844:	d014      	beq.n	800a870 <_dtoa_r+0x7a0>
 800a846:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a848:	2a01      	cmp	r2, #1
 800a84a:	dd00      	ble.n	800a84e <_dtoa_r+0x77e>
 800a84c:	e0e4      	b.n	800aa18 <_dtoa_r+0x948>
 800a84e:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800a850:	2a00      	cmp	r2, #0
 800a852:	d100      	bne.n	800a856 <_dtoa_r+0x786>
 800a854:	e0da      	b.n	800aa0c <_dtoa_r+0x93c>
 800a856:	4abb      	ldr	r2, [pc, #748]	@ (800ab44 <_dtoa_r+0xa74>)
 800a858:	189b      	adds	r3, r3, r2
 800a85a:	9a06      	ldr	r2, [sp, #24]
 800a85c:	2101      	movs	r1, #1
 800a85e:	18d2      	adds	r2, r2, r3
 800a860:	9206      	str	r2, [sp, #24]
 800a862:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a864:	9803      	ldr	r0, [sp, #12]
 800a866:	18d3      	adds	r3, r2, r3
 800a868:	930d      	str	r3, [sp, #52]	@ 0x34
 800a86a:	f000 ffdb 	bl	800b824 <__i2b>
 800a86e:	0007      	movs	r7, r0
 800a870:	2c00      	cmp	r4, #0
 800a872:	d00e      	beq.n	800a892 <_dtoa_r+0x7c2>
 800a874:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a876:	2b00      	cmp	r3, #0
 800a878:	dd0b      	ble.n	800a892 <_dtoa_r+0x7c2>
 800a87a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a87c:	0023      	movs	r3, r4
 800a87e:	4294      	cmp	r4, r2
 800a880:	dd00      	ble.n	800a884 <_dtoa_r+0x7b4>
 800a882:	0013      	movs	r3, r2
 800a884:	9a06      	ldr	r2, [sp, #24]
 800a886:	1ae4      	subs	r4, r4, r3
 800a888:	1ad2      	subs	r2, r2, r3
 800a88a:	9206      	str	r2, [sp, #24]
 800a88c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a88e:	1ad3      	subs	r3, r2, r3
 800a890:	930d      	str	r3, [sp, #52]	@ 0x34
 800a892:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a894:	2b00      	cmp	r3, #0
 800a896:	d021      	beq.n	800a8dc <_dtoa_r+0x80c>
 800a898:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d100      	bne.n	800a8a0 <_dtoa_r+0x7d0>
 800a89e:	e0d3      	b.n	800aa48 <_dtoa_r+0x978>
 800a8a0:	9e05      	ldr	r6, [sp, #20]
 800a8a2:	2d00      	cmp	r5, #0
 800a8a4:	d014      	beq.n	800a8d0 <_dtoa_r+0x800>
 800a8a6:	0039      	movs	r1, r7
 800a8a8:	002a      	movs	r2, r5
 800a8aa:	9803      	ldr	r0, [sp, #12]
 800a8ac:	f001 f87c 	bl	800b9a8 <__pow5mult>
 800a8b0:	9a05      	ldr	r2, [sp, #20]
 800a8b2:	0001      	movs	r1, r0
 800a8b4:	0007      	movs	r7, r0
 800a8b6:	9803      	ldr	r0, [sp, #12]
 800a8b8:	f000 ffcc 	bl	800b854 <__multiply>
 800a8bc:	0006      	movs	r6, r0
 800a8be:	9905      	ldr	r1, [sp, #20]
 800a8c0:	9803      	ldr	r0, [sp, #12]
 800a8c2:	f000 feab 	bl	800b61c <_Bfree>
 800a8c6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a8c8:	9605      	str	r6, [sp, #20]
 800a8ca:	1b5b      	subs	r3, r3, r5
 800a8cc:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a8ce:	d005      	beq.n	800a8dc <_dtoa_r+0x80c>
 800a8d0:	0031      	movs	r1, r6
 800a8d2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a8d4:	9803      	ldr	r0, [sp, #12]
 800a8d6:	f001 f867 	bl	800b9a8 <__pow5mult>
 800a8da:	9005      	str	r0, [sp, #20]
 800a8dc:	2101      	movs	r1, #1
 800a8de:	9803      	ldr	r0, [sp, #12]
 800a8e0:	f000 ffa0 	bl	800b824 <__i2b>
 800a8e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a8e6:	0006      	movs	r6, r0
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d100      	bne.n	800a8ee <_dtoa_r+0x81e>
 800a8ec:	e1bc      	b.n	800ac68 <_dtoa_r+0xb98>
 800a8ee:	001a      	movs	r2, r3
 800a8f0:	0001      	movs	r1, r0
 800a8f2:	9803      	ldr	r0, [sp, #12]
 800a8f4:	f001 f858 	bl	800b9a8 <__pow5mult>
 800a8f8:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a8fa:	0006      	movs	r6, r0
 800a8fc:	2500      	movs	r5, #0
 800a8fe:	2b01      	cmp	r3, #1
 800a900:	dc16      	bgt.n	800a930 <_dtoa_r+0x860>
 800a902:	2500      	movs	r5, #0
 800a904:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a906:	42ab      	cmp	r3, r5
 800a908:	d10e      	bne.n	800a928 <_dtoa_r+0x858>
 800a90a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a90c:	031b      	lsls	r3, r3, #12
 800a90e:	42ab      	cmp	r3, r5
 800a910:	d10a      	bne.n	800a928 <_dtoa_r+0x858>
 800a912:	4b8d      	ldr	r3, [pc, #564]	@ (800ab48 <_dtoa_r+0xa78>)
 800a914:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a916:	4213      	tst	r3, r2
 800a918:	d006      	beq.n	800a928 <_dtoa_r+0x858>
 800a91a:	9b06      	ldr	r3, [sp, #24]
 800a91c:	3501      	adds	r5, #1
 800a91e:	3301      	adds	r3, #1
 800a920:	9306      	str	r3, [sp, #24]
 800a922:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a924:	3301      	adds	r3, #1
 800a926:	930d      	str	r3, [sp, #52]	@ 0x34
 800a928:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a92a:	2001      	movs	r0, #1
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d008      	beq.n	800a942 <_dtoa_r+0x872>
 800a930:	6933      	ldr	r3, [r6, #16]
 800a932:	3303      	adds	r3, #3
 800a934:	009b      	lsls	r3, r3, #2
 800a936:	18f3      	adds	r3, r6, r3
 800a938:	6858      	ldr	r0, [r3, #4]
 800a93a:	f000 ff23 	bl	800b784 <__hi0bits>
 800a93e:	2320      	movs	r3, #32
 800a940:	1a18      	subs	r0, r3, r0
 800a942:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a944:	1818      	adds	r0, r3, r0
 800a946:	0002      	movs	r2, r0
 800a948:	231f      	movs	r3, #31
 800a94a:	401a      	ands	r2, r3
 800a94c:	4218      	tst	r0, r3
 800a94e:	d100      	bne.n	800a952 <_dtoa_r+0x882>
 800a950:	e081      	b.n	800aa56 <_dtoa_r+0x986>
 800a952:	3301      	adds	r3, #1
 800a954:	1a9b      	subs	r3, r3, r2
 800a956:	2b04      	cmp	r3, #4
 800a958:	dd79      	ble.n	800aa4e <_dtoa_r+0x97e>
 800a95a:	231c      	movs	r3, #28
 800a95c:	1a9b      	subs	r3, r3, r2
 800a95e:	9a06      	ldr	r2, [sp, #24]
 800a960:	18e4      	adds	r4, r4, r3
 800a962:	18d2      	adds	r2, r2, r3
 800a964:	9206      	str	r2, [sp, #24]
 800a966:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a968:	18d3      	adds	r3, r2, r3
 800a96a:	930d      	str	r3, [sp, #52]	@ 0x34
 800a96c:	9b06      	ldr	r3, [sp, #24]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	dd05      	ble.n	800a97e <_dtoa_r+0x8ae>
 800a972:	001a      	movs	r2, r3
 800a974:	9905      	ldr	r1, [sp, #20]
 800a976:	9803      	ldr	r0, [sp, #12]
 800a978:	f001 f872 	bl	800ba60 <__lshift>
 800a97c:	9005      	str	r0, [sp, #20]
 800a97e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a980:	2b00      	cmp	r3, #0
 800a982:	dd05      	ble.n	800a990 <_dtoa_r+0x8c0>
 800a984:	0031      	movs	r1, r6
 800a986:	001a      	movs	r2, r3
 800a988:	9803      	ldr	r0, [sp, #12]
 800a98a:	f001 f869 	bl	800ba60 <__lshift>
 800a98e:	0006      	movs	r6, r0
 800a990:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a992:	2b00      	cmp	r3, #0
 800a994:	d061      	beq.n	800aa5a <_dtoa_r+0x98a>
 800a996:	0031      	movs	r1, r6
 800a998:	9805      	ldr	r0, [sp, #20]
 800a99a:	f001 f8cd 	bl	800bb38 <__mcmp>
 800a99e:	2800      	cmp	r0, #0
 800a9a0:	da5b      	bge.n	800aa5a <_dtoa_r+0x98a>
 800a9a2:	9b04      	ldr	r3, [sp, #16]
 800a9a4:	220a      	movs	r2, #10
 800a9a6:	3b01      	subs	r3, #1
 800a9a8:	930c      	str	r3, [sp, #48]	@ 0x30
 800a9aa:	9905      	ldr	r1, [sp, #20]
 800a9ac:	2300      	movs	r3, #0
 800a9ae:	9803      	ldr	r0, [sp, #12]
 800a9b0:	f000 fe58 	bl	800b664 <__multadd>
 800a9b4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a9b6:	9005      	str	r0, [sp, #20]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d100      	bne.n	800a9be <_dtoa_r+0x8ee>
 800a9bc:	e15b      	b.n	800ac76 <_dtoa_r+0xba6>
 800a9be:	2300      	movs	r3, #0
 800a9c0:	0039      	movs	r1, r7
 800a9c2:	220a      	movs	r2, #10
 800a9c4:	9803      	ldr	r0, [sp, #12]
 800a9c6:	f000 fe4d 	bl	800b664 <__multadd>
 800a9ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a9cc:	0007      	movs	r7, r0
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	dc4d      	bgt.n	800aa6e <_dtoa_r+0x99e>
 800a9d2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a9d4:	2b02      	cmp	r3, #2
 800a9d6:	dd46      	ble.n	800aa66 <_dtoa_r+0x996>
 800a9d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d000      	beq.n	800a9e0 <_dtoa_r+0x910>
 800a9de:	e5db      	b.n	800a598 <_dtoa_r+0x4c8>
 800a9e0:	0031      	movs	r1, r6
 800a9e2:	2205      	movs	r2, #5
 800a9e4:	9803      	ldr	r0, [sp, #12]
 800a9e6:	f000 fe3d 	bl	800b664 <__multadd>
 800a9ea:	0006      	movs	r6, r0
 800a9ec:	0001      	movs	r1, r0
 800a9ee:	9805      	ldr	r0, [sp, #20]
 800a9f0:	f001 f8a2 	bl	800bb38 <__mcmp>
 800a9f4:	2800      	cmp	r0, #0
 800a9f6:	dc00      	bgt.n	800a9fa <_dtoa_r+0x92a>
 800a9f8:	e5ce      	b.n	800a598 <_dtoa_r+0x4c8>
 800a9fa:	9b08      	ldr	r3, [sp, #32]
 800a9fc:	9a08      	ldr	r2, [sp, #32]
 800a9fe:	1c5c      	adds	r4, r3, #1
 800aa00:	2331      	movs	r3, #49	@ 0x31
 800aa02:	7013      	strb	r3, [r2, #0]
 800aa04:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aa06:	3301      	adds	r3, #1
 800aa08:	930c      	str	r3, [sp, #48]	@ 0x30
 800aa0a:	e5c9      	b.n	800a5a0 <_dtoa_r+0x4d0>
 800aa0c:	2336      	movs	r3, #54	@ 0x36
 800aa0e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800aa10:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800aa12:	1a9b      	subs	r3, r3, r2
 800aa14:	9c06      	ldr	r4, [sp, #24]
 800aa16:	e720      	b.n	800a85a <_dtoa_r+0x78a>
 800aa18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa1a:	1e5d      	subs	r5, r3, #1
 800aa1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa1e:	42ab      	cmp	r3, r5
 800aa20:	db08      	blt.n	800aa34 <_dtoa_r+0x964>
 800aa22:	1b5d      	subs	r5, r3, r5
 800aa24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	daf4      	bge.n	800aa14 <_dtoa_r+0x944>
 800aa2a:	9b06      	ldr	r3, [sp, #24]
 800aa2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aa2e:	1a9c      	subs	r4, r3, r2
 800aa30:	2300      	movs	r3, #0
 800aa32:	e712      	b.n	800a85a <_dtoa_r+0x78a>
 800aa34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa36:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800aa38:	1aeb      	subs	r3, r5, r3
 800aa3a:	18d3      	adds	r3, r2, r3
 800aa3c:	9314      	str	r3, [sp, #80]	@ 0x50
 800aa3e:	950f      	str	r5, [sp, #60]	@ 0x3c
 800aa40:	9c06      	ldr	r4, [sp, #24]
 800aa42:	2500      	movs	r5, #0
 800aa44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa46:	e708      	b.n	800a85a <_dtoa_r+0x78a>
 800aa48:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800aa4a:	9905      	ldr	r1, [sp, #20]
 800aa4c:	e742      	b.n	800a8d4 <_dtoa_r+0x804>
 800aa4e:	2b04      	cmp	r3, #4
 800aa50:	d08c      	beq.n	800a96c <_dtoa_r+0x89c>
 800aa52:	331c      	adds	r3, #28
 800aa54:	e783      	b.n	800a95e <_dtoa_r+0x88e>
 800aa56:	0013      	movs	r3, r2
 800aa58:	e7fb      	b.n	800aa52 <_dtoa_r+0x982>
 800aa5a:	9b04      	ldr	r3, [sp, #16]
 800aa5c:	930c      	str	r3, [sp, #48]	@ 0x30
 800aa5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa60:	930e      	str	r3, [sp, #56]	@ 0x38
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	ddb5      	ble.n	800a9d2 <_dtoa_r+0x902>
 800aa66:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d100      	bne.n	800aa6e <_dtoa_r+0x99e>
 800aa6c:	e107      	b.n	800ac7e <_dtoa_r+0xbae>
 800aa6e:	2c00      	cmp	r4, #0
 800aa70:	dd05      	ble.n	800aa7e <_dtoa_r+0x9ae>
 800aa72:	0039      	movs	r1, r7
 800aa74:	0022      	movs	r2, r4
 800aa76:	9803      	ldr	r0, [sp, #12]
 800aa78:	f000 fff2 	bl	800ba60 <__lshift>
 800aa7c:	0007      	movs	r7, r0
 800aa7e:	9704      	str	r7, [sp, #16]
 800aa80:	2d00      	cmp	r5, #0
 800aa82:	d020      	beq.n	800aac6 <_dtoa_r+0x9f6>
 800aa84:	6879      	ldr	r1, [r7, #4]
 800aa86:	9803      	ldr	r0, [sp, #12]
 800aa88:	f000 fd84 	bl	800b594 <_Balloc>
 800aa8c:	1e04      	subs	r4, r0, #0
 800aa8e:	d10c      	bne.n	800aaaa <_dtoa_r+0x9da>
 800aa90:	0022      	movs	r2, r4
 800aa92:	4b2e      	ldr	r3, [pc, #184]	@ (800ab4c <_dtoa_r+0xa7c>)
 800aa94:	482e      	ldr	r0, [pc, #184]	@ (800ab50 <_dtoa_r+0xa80>)
 800aa96:	492f      	ldr	r1, [pc, #188]	@ (800ab54 <_dtoa_r+0xa84>)
 800aa98:	f7ff fb2f 	bl	800a0fa <_dtoa_r+0x2a>
 800aa9c:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800aa9e:	0037      	movs	r7, r6
 800aaa0:	e7ab      	b.n	800a9fa <_dtoa_r+0x92a>
 800aaa2:	9b04      	ldr	r3, [sp, #16]
 800aaa4:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800aaa6:	930c      	str	r3, [sp, #48]	@ 0x30
 800aaa8:	e7f9      	b.n	800aa9e <_dtoa_r+0x9ce>
 800aaaa:	0039      	movs	r1, r7
 800aaac:	693a      	ldr	r2, [r7, #16]
 800aaae:	310c      	adds	r1, #12
 800aab0:	3202      	adds	r2, #2
 800aab2:	0092      	lsls	r2, r2, #2
 800aab4:	300c      	adds	r0, #12
 800aab6:	f7ff fa53 	bl	8009f60 <memcpy>
 800aaba:	2201      	movs	r2, #1
 800aabc:	0021      	movs	r1, r4
 800aabe:	9803      	ldr	r0, [sp, #12]
 800aac0:	f000 ffce 	bl	800ba60 <__lshift>
 800aac4:	9004      	str	r0, [sp, #16]
 800aac6:	9b08      	ldr	r3, [sp, #32]
 800aac8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aaca:	9306      	str	r3, [sp, #24]
 800aacc:	3b01      	subs	r3, #1
 800aace:	189b      	adds	r3, r3, r2
 800aad0:	2201      	movs	r2, #1
 800aad2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800aad4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aad6:	4013      	ands	r3, r2
 800aad8:	930e      	str	r3, [sp, #56]	@ 0x38
 800aada:	0031      	movs	r1, r6
 800aadc:	9805      	ldr	r0, [sp, #20]
 800aade:	f7ff fa71 	bl	8009fc4 <quorem>
 800aae2:	0039      	movs	r1, r7
 800aae4:	0005      	movs	r5, r0
 800aae6:	900a      	str	r0, [sp, #40]	@ 0x28
 800aae8:	9805      	ldr	r0, [sp, #20]
 800aaea:	f001 f825 	bl	800bb38 <__mcmp>
 800aaee:	9a04      	ldr	r2, [sp, #16]
 800aaf0:	900d      	str	r0, [sp, #52]	@ 0x34
 800aaf2:	0031      	movs	r1, r6
 800aaf4:	9803      	ldr	r0, [sp, #12]
 800aaf6:	f001 f83b 	bl	800bb70 <__mdiff>
 800aafa:	2201      	movs	r2, #1
 800aafc:	68c3      	ldr	r3, [r0, #12]
 800aafe:	0004      	movs	r4, r0
 800ab00:	3530      	adds	r5, #48	@ 0x30
 800ab02:	9209      	str	r2, [sp, #36]	@ 0x24
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d104      	bne.n	800ab12 <_dtoa_r+0xa42>
 800ab08:	0001      	movs	r1, r0
 800ab0a:	9805      	ldr	r0, [sp, #20]
 800ab0c:	f001 f814 	bl	800bb38 <__mcmp>
 800ab10:	9009      	str	r0, [sp, #36]	@ 0x24
 800ab12:	0021      	movs	r1, r4
 800ab14:	9803      	ldr	r0, [sp, #12]
 800ab16:	f000 fd81 	bl	800b61c <_Bfree>
 800ab1a:	9b06      	ldr	r3, [sp, #24]
 800ab1c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800ab1e:	1c5c      	adds	r4, r3, #1
 800ab20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab22:	4313      	orrs	r3, r2
 800ab24:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ab26:	4313      	orrs	r3, r2
 800ab28:	d116      	bne.n	800ab58 <_dtoa_r+0xa88>
 800ab2a:	2d39      	cmp	r5, #57	@ 0x39
 800ab2c:	d02f      	beq.n	800ab8e <_dtoa_r+0xabe>
 800ab2e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	dd01      	ble.n	800ab38 <_dtoa_r+0xa68>
 800ab34:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800ab36:	3531      	adds	r5, #49	@ 0x31
 800ab38:	9b06      	ldr	r3, [sp, #24]
 800ab3a:	701d      	strb	r5, [r3, #0]
 800ab3c:	e532      	b.n	800a5a4 <_dtoa_r+0x4d4>
 800ab3e:	46c0      	nop			@ (mov r8, r8)
 800ab40:	40240000 	.word	0x40240000
 800ab44:	00000433 	.word	0x00000433
 800ab48:	7ff00000 	.word	0x7ff00000
 800ab4c:	0800cfa5 	.word	0x0800cfa5
 800ab50:	0800cf4d 	.word	0x0800cf4d
 800ab54:	000002ef 	.word	0x000002ef
 800ab58:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	db04      	blt.n	800ab68 <_dtoa_r+0xa98>
 800ab5e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800ab60:	4313      	orrs	r3, r2
 800ab62:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ab64:	4313      	orrs	r3, r2
 800ab66:	d11e      	bne.n	800aba6 <_dtoa_r+0xad6>
 800ab68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	dde4      	ble.n	800ab38 <_dtoa_r+0xa68>
 800ab6e:	9905      	ldr	r1, [sp, #20]
 800ab70:	2201      	movs	r2, #1
 800ab72:	9803      	ldr	r0, [sp, #12]
 800ab74:	f000 ff74 	bl	800ba60 <__lshift>
 800ab78:	0031      	movs	r1, r6
 800ab7a:	9005      	str	r0, [sp, #20]
 800ab7c:	f000 ffdc 	bl	800bb38 <__mcmp>
 800ab80:	2800      	cmp	r0, #0
 800ab82:	dc02      	bgt.n	800ab8a <_dtoa_r+0xaba>
 800ab84:	d1d8      	bne.n	800ab38 <_dtoa_r+0xa68>
 800ab86:	07eb      	lsls	r3, r5, #31
 800ab88:	d5d6      	bpl.n	800ab38 <_dtoa_r+0xa68>
 800ab8a:	2d39      	cmp	r5, #57	@ 0x39
 800ab8c:	d1d2      	bne.n	800ab34 <_dtoa_r+0xa64>
 800ab8e:	2339      	movs	r3, #57	@ 0x39
 800ab90:	9a06      	ldr	r2, [sp, #24]
 800ab92:	7013      	strb	r3, [r2, #0]
 800ab94:	0023      	movs	r3, r4
 800ab96:	001c      	movs	r4, r3
 800ab98:	3b01      	subs	r3, #1
 800ab9a:	781a      	ldrb	r2, [r3, #0]
 800ab9c:	2a39      	cmp	r2, #57	@ 0x39
 800ab9e:	d050      	beq.n	800ac42 <_dtoa_r+0xb72>
 800aba0:	3201      	adds	r2, #1
 800aba2:	701a      	strb	r2, [r3, #0]
 800aba4:	e4fe      	b.n	800a5a4 <_dtoa_r+0x4d4>
 800aba6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	dd03      	ble.n	800abb4 <_dtoa_r+0xae4>
 800abac:	2d39      	cmp	r5, #57	@ 0x39
 800abae:	d0ee      	beq.n	800ab8e <_dtoa_r+0xabe>
 800abb0:	3501      	adds	r5, #1
 800abb2:	e7c1      	b.n	800ab38 <_dtoa_r+0xa68>
 800abb4:	9b06      	ldr	r3, [sp, #24]
 800abb6:	9a06      	ldr	r2, [sp, #24]
 800abb8:	701d      	strb	r5, [r3, #0]
 800abba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800abbc:	4293      	cmp	r3, r2
 800abbe:	d02b      	beq.n	800ac18 <_dtoa_r+0xb48>
 800abc0:	2300      	movs	r3, #0
 800abc2:	220a      	movs	r2, #10
 800abc4:	9905      	ldr	r1, [sp, #20]
 800abc6:	9803      	ldr	r0, [sp, #12]
 800abc8:	f000 fd4c 	bl	800b664 <__multadd>
 800abcc:	9b04      	ldr	r3, [sp, #16]
 800abce:	9005      	str	r0, [sp, #20]
 800abd0:	429f      	cmp	r7, r3
 800abd2:	d109      	bne.n	800abe8 <_dtoa_r+0xb18>
 800abd4:	0039      	movs	r1, r7
 800abd6:	2300      	movs	r3, #0
 800abd8:	220a      	movs	r2, #10
 800abda:	9803      	ldr	r0, [sp, #12]
 800abdc:	f000 fd42 	bl	800b664 <__multadd>
 800abe0:	0007      	movs	r7, r0
 800abe2:	9004      	str	r0, [sp, #16]
 800abe4:	9406      	str	r4, [sp, #24]
 800abe6:	e778      	b.n	800aada <_dtoa_r+0xa0a>
 800abe8:	0039      	movs	r1, r7
 800abea:	2300      	movs	r3, #0
 800abec:	220a      	movs	r2, #10
 800abee:	9803      	ldr	r0, [sp, #12]
 800abf0:	f000 fd38 	bl	800b664 <__multadd>
 800abf4:	2300      	movs	r3, #0
 800abf6:	0007      	movs	r7, r0
 800abf8:	220a      	movs	r2, #10
 800abfa:	9904      	ldr	r1, [sp, #16]
 800abfc:	9803      	ldr	r0, [sp, #12]
 800abfe:	f000 fd31 	bl	800b664 <__multadd>
 800ac02:	9004      	str	r0, [sp, #16]
 800ac04:	e7ee      	b.n	800abe4 <_dtoa_r+0xb14>
 800ac06:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ac08:	2401      	movs	r4, #1
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	dd00      	ble.n	800ac10 <_dtoa_r+0xb40>
 800ac0e:	001c      	movs	r4, r3
 800ac10:	9704      	str	r7, [sp, #16]
 800ac12:	2700      	movs	r7, #0
 800ac14:	9b08      	ldr	r3, [sp, #32]
 800ac16:	191c      	adds	r4, r3, r4
 800ac18:	9905      	ldr	r1, [sp, #20]
 800ac1a:	2201      	movs	r2, #1
 800ac1c:	9803      	ldr	r0, [sp, #12]
 800ac1e:	f000 ff1f 	bl	800ba60 <__lshift>
 800ac22:	0031      	movs	r1, r6
 800ac24:	9005      	str	r0, [sp, #20]
 800ac26:	f000 ff87 	bl	800bb38 <__mcmp>
 800ac2a:	2800      	cmp	r0, #0
 800ac2c:	dcb2      	bgt.n	800ab94 <_dtoa_r+0xac4>
 800ac2e:	d101      	bne.n	800ac34 <_dtoa_r+0xb64>
 800ac30:	07ed      	lsls	r5, r5, #31
 800ac32:	d4af      	bmi.n	800ab94 <_dtoa_r+0xac4>
 800ac34:	0023      	movs	r3, r4
 800ac36:	001c      	movs	r4, r3
 800ac38:	3b01      	subs	r3, #1
 800ac3a:	781a      	ldrb	r2, [r3, #0]
 800ac3c:	2a30      	cmp	r2, #48	@ 0x30
 800ac3e:	d0fa      	beq.n	800ac36 <_dtoa_r+0xb66>
 800ac40:	e4b0      	b.n	800a5a4 <_dtoa_r+0x4d4>
 800ac42:	9a08      	ldr	r2, [sp, #32]
 800ac44:	429a      	cmp	r2, r3
 800ac46:	d1a6      	bne.n	800ab96 <_dtoa_r+0xac6>
 800ac48:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ac4a:	3301      	adds	r3, #1
 800ac4c:	930c      	str	r3, [sp, #48]	@ 0x30
 800ac4e:	2331      	movs	r3, #49	@ 0x31
 800ac50:	7013      	strb	r3, [r2, #0]
 800ac52:	e4a7      	b.n	800a5a4 <_dtoa_r+0x4d4>
 800ac54:	4b14      	ldr	r3, [pc, #80]	@ (800aca8 <_dtoa_r+0xbd8>)
 800ac56:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800ac58:	9308      	str	r3, [sp, #32]
 800ac5a:	4b14      	ldr	r3, [pc, #80]	@ (800acac <_dtoa_r+0xbdc>)
 800ac5c:	2a00      	cmp	r2, #0
 800ac5e:	d001      	beq.n	800ac64 <_dtoa_r+0xb94>
 800ac60:	f7ff fa7e 	bl	800a160 <_dtoa_r+0x90>
 800ac64:	f7ff fa7e 	bl	800a164 <_dtoa_r+0x94>
 800ac68:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ac6a:	2b01      	cmp	r3, #1
 800ac6c:	dc00      	bgt.n	800ac70 <_dtoa_r+0xba0>
 800ac6e:	e648      	b.n	800a902 <_dtoa_r+0x832>
 800ac70:	2001      	movs	r0, #1
 800ac72:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800ac74:	e665      	b.n	800a942 <_dtoa_r+0x872>
 800ac76:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	dc00      	bgt.n	800ac7e <_dtoa_r+0xbae>
 800ac7c:	e6a9      	b.n	800a9d2 <_dtoa_r+0x902>
 800ac7e:	2400      	movs	r4, #0
 800ac80:	0031      	movs	r1, r6
 800ac82:	9805      	ldr	r0, [sp, #20]
 800ac84:	f7ff f99e 	bl	8009fc4 <quorem>
 800ac88:	9b08      	ldr	r3, [sp, #32]
 800ac8a:	3030      	adds	r0, #48	@ 0x30
 800ac8c:	5518      	strb	r0, [r3, r4]
 800ac8e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ac90:	3401      	adds	r4, #1
 800ac92:	0005      	movs	r5, r0
 800ac94:	42a3      	cmp	r3, r4
 800ac96:	ddb6      	ble.n	800ac06 <_dtoa_r+0xb36>
 800ac98:	2300      	movs	r3, #0
 800ac9a:	220a      	movs	r2, #10
 800ac9c:	9905      	ldr	r1, [sp, #20]
 800ac9e:	9803      	ldr	r0, [sp, #12]
 800aca0:	f000 fce0 	bl	800b664 <__multadd>
 800aca4:	9005      	str	r0, [sp, #20]
 800aca6:	e7eb      	b.n	800ac80 <_dtoa_r+0xbb0>
 800aca8:	0800cf40 	.word	0x0800cf40
 800acac:	0800cf48 	.word	0x0800cf48

0800acb0 <_free_r>:
 800acb0:	b570      	push	{r4, r5, r6, lr}
 800acb2:	0005      	movs	r5, r0
 800acb4:	1e0c      	subs	r4, r1, #0
 800acb6:	d010      	beq.n	800acda <_free_r+0x2a>
 800acb8:	3c04      	subs	r4, #4
 800acba:	6823      	ldr	r3, [r4, #0]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	da00      	bge.n	800acc2 <_free_r+0x12>
 800acc0:	18e4      	adds	r4, r4, r3
 800acc2:	0028      	movs	r0, r5
 800acc4:	f000 fc56 	bl	800b574 <__malloc_lock>
 800acc8:	4a1d      	ldr	r2, [pc, #116]	@ (800ad40 <_free_r+0x90>)
 800acca:	6813      	ldr	r3, [r2, #0]
 800accc:	2b00      	cmp	r3, #0
 800acce:	d105      	bne.n	800acdc <_free_r+0x2c>
 800acd0:	6063      	str	r3, [r4, #4]
 800acd2:	6014      	str	r4, [r2, #0]
 800acd4:	0028      	movs	r0, r5
 800acd6:	f000 fc55 	bl	800b584 <__malloc_unlock>
 800acda:	bd70      	pop	{r4, r5, r6, pc}
 800acdc:	42a3      	cmp	r3, r4
 800acde:	d908      	bls.n	800acf2 <_free_r+0x42>
 800ace0:	6820      	ldr	r0, [r4, #0]
 800ace2:	1821      	adds	r1, r4, r0
 800ace4:	428b      	cmp	r3, r1
 800ace6:	d1f3      	bne.n	800acd0 <_free_r+0x20>
 800ace8:	6819      	ldr	r1, [r3, #0]
 800acea:	685b      	ldr	r3, [r3, #4]
 800acec:	1809      	adds	r1, r1, r0
 800acee:	6021      	str	r1, [r4, #0]
 800acf0:	e7ee      	b.n	800acd0 <_free_r+0x20>
 800acf2:	001a      	movs	r2, r3
 800acf4:	685b      	ldr	r3, [r3, #4]
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d001      	beq.n	800acfe <_free_r+0x4e>
 800acfa:	42a3      	cmp	r3, r4
 800acfc:	d9f9      	bls.n	800acf2 <_free_r+0x42>
 800acfe:	6811      	ldr	r1, [r2, #0]
 800ad00:	1850      	adds	r0, r2, r1
 800ad02:	42a0      	cmp	r0, r4
 800ad04:	d10b      	bne.n	800ad1e <_free_r+0x6e>
 800ad06:	6820      	ldr	r0, [r4, #0]
 800ad08:	1809      	adds	r1, r1, r0
 800ad0a:	1850      	adds	r0, r2, r1
 800ad0c:	6011      	str	r1, [r2, #0]
 800ad0e:	4283      	cmp	r3, r0
 800ad10:	d1e0      	bne.n	800acd4 <_free_r+0x24>
 800ad12:	6818      	ldr	r0, [r3, #0]
 800ad14:	685b      	ldr	r3, [r3, #4]
 800ad16:	1841      	adds	r1, r0, r1
 800ad18:	6011      	str	r1, [r2, #0]
 800ad1a:	6053      	str	r3, [r2, #4]
 800ad1c:	e7da      	b.n	800acd4 <_free_r+0x24>
 800ad1e:	42a0      	cmp	r0, r4
 800ad20:	d902      	bls.n	800ad28 <_free_r+0x78>
 800ad22:	230c      	movs	r3, #12
 800ad24:	602b      	str	r3, [r5, #0]
 800ad26:	e7d5      	b.n	800acd4 <_free_r+0x24>
 800ad28:	6820      	ldr	r0, [r4, #0]
 800ad2a:	1821      	adds	r1, r4, r0
 800ad2c:	428b      	cmp	r3, r1
 800ad2e:	d103      	bne.n	800ad38 <_free_r+0x88>
 800ad30:	6819      	ldr	r1, [r3, #0]
 800ad32:	685b      	ldr	r3, [r3, #4]
 800ad34:	1809      	adds	r1, r1, r0
 800ad36:	6021      	str	r1, [r4, #0]
 800ad38:	6063      	str	r3, [r4, #4]
 800ad3a:	6054      	str	r4, [r2, #4]
 800ad3c:	e7ca      	b.n	800acd4 <_free_r+0x24>
 800ad3e:	46c0      	nop			@ (mov r8, r8)
 800ad40:	20000630 	.word	0x20000630

0800ad44 <rshift>:
 800ad44:	0002      	movs	r2, r0
 800ad46:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad48:	6904      	ldr	r4, [r0, #16]
 800ad4a:	b085      	sub	sp, #20
 800ad4c:	3214      	adds	r2, #20
 800ad4e:	114b      	asrs	r3, r1, #5
 800ad50:	0016      	movs	r6, r2
 800ad52:	9302      	str	r3, [sp, #8]
 800ad54:	429c      	cmp	r4, r3
 800ad56:	dd31      	ble.n	800adbc <rshift+0x78>
 800ad58:	261f      	movs	r6, #31
 800ad5a:	000f      	movs	r7, r1
 800ad5c:	009b      	lsls	r3, r3, #2
 800ad5e:	00a5      	lsls	r5, r4, #2
 800ad60:	18d3      	adds	r3, r2, r3
 800ad62:	4037      	ands	r7, r6
 800ad64:	1955      	adds	r5, r2, r5
 800ad66:	9300      	str	r3, [sp, #0]
 800ad68:	9701      	str	r7, [sp, #4]
 800ad6a:	4231      	tst	r1, r6
 800ad6c:	d10d      	bne.n	800ad8a <rshift+0x46>
 800ad6e:	0016      	movs	r6, r2
 800ad70:	0019      	movs	r1, r3
 800ad72:	428d      	cmp	r5, r1
 800ad74:	d836      	bhi.n	800ade4 <rshift+0xa0>
 800ad76:	9b00      	ldr	r3, [sp, #0]
 800ad78:	2600      	movs	r6, #0
 800ad7a:	3b03      	subs	r3, #3
 800ad7c:	429d      	cmp	r5, r3
 800ad7e:	d302      	bcc.n	800ad86 <rshift+0x42>
 800ad80:	9b02      	ldr	r3, [sp, #8]
 800ad82:	1ae4      	subs	r4, r4, r3
 800ad84:	00a6      	lsls	r6, r4, #2
 800ad86:	1996      	adds	r6, r2, r6
 800ad88:	e018      	b.n	800adbc <rshift+0x78>
 800ad8a:	2120      	movs	r1, #32
 800ad8c:	9e01      	ldr	r6, [sp, #4]
 800ad8e:	9f01      	ldr	r7, [sp, #4]
 800ad90:	1b89      	subs	r1, r1, r6
 800ad92:	9e00      	ldr	r6, [sp, #0]
 800ad94:	9103      	str	r1, [sp, #12]
 800ad96:	ce02      	ldmia	r6!, {r1}
 800ad98:	4694      	mov	ip, r2
 800ad9a:	40f9      	lsrs	r1, r7
 800ad9c:	42b5      	cmp	r5, r6
 800ad9e:	d816      	bhi.n	800adce <rshift+0x8a>
 800ada0:	9b00      	ldr	r3, [sp, #0]
 800ada2:	2600      	movs	r6, #0
 800ada4:	3301      	adds	r3, #1
 800ada6:	429d      	cmp	r5, r3
 800ada8:	d303      	bcc.n	800adb2 <rshift+0x6e>
 800adaa:	9b02      	ldr	r3, [sp, #8]
 800adac:	1ae4      	subs	r4, r4, r3
 800adae:	00a6      	lsls	r6, r4, #2
 800adb0:	3e04      	subs	r6, #4
 800adb2:	1996      	adds	r6, r2, r6
 800adb4:	6031      	str	r1, [r6, #0]
 800adb6:	2900      	cmp	r1, #0
 800adb8:	d000      	beq.n	800adbc <rshift+0x78>
 800adba:	3604      	adds	r6, #4
 800adbc:	1ab1      	subs	r1, r6, r2
 800adbe:	1089      	asrs	r1, r1, #2
 800adc0:	6101      	str	r1, [r0, #16]
 800adc2:	4296      	cmp	r6, r2
 800adc4:	d101      	bne.n	800adca <rshift+0x86>
 800adc6:	2300      	movs	r3, #0
 800adc8:	6143      	str	r3, [r0, #20]
 800adca:	b005      	add	sp, #20
 800adcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800adce:	6837      	ldr	r7, [r6, #0]
 800add0:	9b03      	ldr	r3, [sp, #12]
 800add2:	409f      	lsls	r7, r3
 800add4:	430f      	orrs	r7, r1
 800add6:	4661      	mov	r1, ip
 800add8:	c180      	stmia	r1!, {r7}
 800adda:	468c      	mov	ip, r1
 800addc:	9b01      	ldr	r3, [sp, #4]
 800adde:	ce02      	ldmia	r6!, {r1}
 800ade0:	40d9      	lsrs	r1, r3
 800ade2:	e7db      	b.n	800ad9c <rshift+0x58>
 800ade4:	c980      	ldmia	r1!, {r7}
 800ade6:	c680      	stmia	r6!, {r7}
 800ade8:	e7c3      	b.n	800ad72 <rshift+0x2e>

0800adea <__hexdig_fun>:
 800adea:	0002      	movs	r2, r0
 800adec:	3a30      	subs	r2, #48	@ 0x30
 800adee:	0003      	movs	r3, r0
 800adf0:	2a09      	cmp	r2, #9
 800adf2:	d802      	bhi.n	800adfa <__hexdig_fun+0x10>
 800adf4:	3b20      	subs	r3, #32
 800adf6:	b2d8      	uxtb	r0, r3
 800adf8:	4770      	bx	lr
 800adfa:	0002      	movs	r2, r0
 800adfc:	3a61      	subs	r2, #97	@ 0x61
 800adfe:	2a05      	cmp	r2, #5
 800ae00:	d801      	bhi.n	800ae06 <__hexdig_fun+0x1c>
 800ae02:	3b47      	subs	r3, #71	@ 0x47
 800ae04:	e7f7      	b.n	800adf6 <__hexdig_fun+0xc>
 800ae06:	001a      	movs	r2, r3
 800ae08:	3a41      	subs	r2, #65	@ 0x41
 800ae0a:	2000      	movs	r0, #0
 800ae0c:	2a05      	cmp	r2, #5
 800ae0e:	d8f3      	bhi.n	800adf8 <__hexdig_fun+0xe>
 800ae10:	3b27      	subs	r3, #39	@ 0x27
 800ae12:	e7f0      	b.n	800adf6 <__hexdig_fun+0xc>

0800ae14 <__gethex>:
 800ae14:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae16:	b089      	sub	sp, #36	@ 0x24
 800ae18:	9307      	str	r3, [sp, #28]
 800ae1a:	680b      	ldr	r3, [r1, #0]
 800ae1c:	9201      	str	r2, [sp, #4]
 800ae1e:	9003      	str	r0, [sp, #12]
 800ae20:	9106      	str	r1, [sp, #24]
 800ae22:	1c9a      	adds	r2, r3, #2
 800ae24:	0011      	movs	r1, r2
 800ae26:	3201      	adds	r2, #1
 800ae28:	1e50      	subs	r0, r2, #1
 800ae2a:	7800      	ldrb	r0, [r0, #0]
 800ae2c:	2830      	cmp	r0, #48	@ 0x30
 800ae2e:	d0f9      	beq.n	800ae24 <__gethex+0x10>
 800ae30:	1acb      	subs	r3, r1, r3
 800ae32:	3b02      	subs	r3, #2
 800ae34:	9305      	str	r3, [sp, #20]
 800ae36:	9100      	str	r1, [sp, #0]
 800ae38:	f7ff ffd7 	bl	800adea <__hexdig_fun>
 800ae3c:	2300      	movs	r3, #0
 800ae3e:	001d      	movs	r5, r3
 800ae40:	9302      	str	r3, [sp, #8]
 800ae42:	4298      	cmp	r0, r3
 800ae44:	d11e      	bne.n	800ae84 <__gethex+0x70>
 800ae46:	2201      	movs	r2, #1
 800ae48:	49a6      	ldr	r1, [pc, #664]	@ (800b0e4 <__gethex+0x2d0>)
 800ae4a:	9800      	ldr	r0, [sp, #0]
 800ae4c:	f7fe ff62 	bl	8009d14 <strncmp>
 800ae50:	0007      	movs	r7, r0
 800ae52:	42a8      	cmp	r0, r5
 800ae54:	d000      	beq.n	800ae58 <__gethex+0x44>
 800ae56:	e06a      	b.n	800af2e <__gethex+0x11a>
 800ae58:	9b00      	ldr	r3, [sp, #0]
 800ae5a:	7858      	ldrb	r0, [r3, #1]
 800ae5c:	1c5c      	adds	r4, r3, #1
 800ae5e:	f7ff ffc4 	bl	800adea <__hexdig_fun>
 800ae62:	2301      	movs	r3, #1
 800ae64:	9302      	str	r3, [sp, #8]
 800ae66:	42a8      	cmp	r0, r5
 800ae68:	d02f      	beq.n	800aeca <__gethex+0xb6>
 800ae6a:	9400      	str	r4, [sp, #0]
 800ae6c:	9b00      	ldr	r3, [sp, #0]
 800ae6e:	7818      	ldrb	r0, [r3, #0]
 800ae70:	2830      	cmp	r0, #48	@ 0x30
 800ae72:	d009      	beq.n	800ae88 <__gethex+0x74>
 800ae74:	f7ff ffb9 	bl	800adea <__hexdig_fun>
 800ae78:	4242      	negs	r2, r0
 800ae7a:	4142      	adcs	r2, r0
 800ae7c:	2301      	movs	r3, #1
 800ae7e:	0025      	movs	r5, r4
 800ae80:	9202      	str	r2, [sp, #8]
 800ae82:	9305      	str	r3, [sp, #20]
 800ae84:	9c00      	ldr	r4, [sp, #0]
 800ae86:	e004      	b.n	800ae92 <__gethex+0x7e>
 800ae88:	9b00      	ldr	r3, [sp, #0]
 800ae8a:	3301      	adds	r3, #1
 800ae8c:	9300      	str	r3, [sp, #0]
 800ae8e:	e7ed      	b.n	800ae6c <__gethex+0x58>
 800ae90:	3401      	adds	r4, #1
 800ae92:	7820      	ldrb	r0, [r4, #0]
 800ae94:	f7ff ffa9 	bl	800adea <__hexdig_fun>
 800ae98:	1e07      	subs	r7, r0, #0
 800ae9a:	d1f9      	bne.n	800ae90 <__gethex+0x7c>
 800ae9c:	2201      	movs	r2, #1
 800ae9e:	0020      	movs	r0, r4
 800aea0:	4990      	ldr	r1, [pc, #576]	@ (800b0e4 <__gethex+0x2d0>)
 800aea2:	f7fe ff37 	bl	8009d14 <strncmp>
 800aea6:	2800      	cmp	r0, #0
 800aea8:	d10d      	bne.n	800aec6 <__gethex+0xb2>
 800aeaa:	2d00      	cmp	r5, #0
 800aeac:	d106      	bne.n	800aebc <__gethex+0xa8>
 800aeae:	3401      	adds	r4, #1
 800aeb0:	0025      	movs	r5, r4
 800aeb2:	7820      	ldrb	r0, [r4, #0]
 800aeb4:	f7ff ff99 	bl	800adea <__hexdig_fun>
 800aeb8:	2800      	cmp	r0, #0
 800aeba:	d102      	bne.n	800aec2 <__gethex+0xae>
 800aebc:	1b2d      	subs	r5, r5, r4
 800aebe:	00af      	lsls	r7, r5, #2
 800aec0:	e003      	b.n	800aeca <__gethex+0xb6>
 800aec2:	3401      	adds	r4, #1
 800aec4:	e7f5      	b.n	800aeb2 <__gethex+0x9e>
 800aec6:	2d00      	cmp	r5, #0
 800aec8:	d1f8      	bne.n	800aebc <__gethex+0xa8>
 800aeca:	2220      	movs	r2, #32
 800aecc:	7823      	ldrb	r3, [r4, #0]
 800aece:	0026      	movs	r6, r4
 800aed0:	4393      	bics	r3, r2
 800aed2:	2b50      	cmp	r3, #80	@ 0x50
 800aed4:	d11d      	bne.n	800af12 <__gethex+0xfe>
 800aed6:	7863      	ldrb	r3, [r4, #1]
 800aed8:	2b2b      	cmp	r3, #43	@ 0x2b
 800aeda:	d02d      	beq.n	800af38 <__gethex+0x124>
 800aedc:	2b2d      	cmp	r3, #45	@ 0x2d
 800aede:	d02f      	beq.n	800af40 <__gethex+0x12c>
 800aee0:	2300      	movs	r3, #0
 800aee2:	1c66      	adds	r6, r4, #1
 800aee4:	9304      	str	r3, [sp, #16]
 800aee6:	7830      	ldrb	r0, [r6, #0]
 800aee8:	f7ff ff7f 	bl	800adea <__hexdig_fun>
 800aeec:	1e43      	subs	r3, r0, #1
 800aeee:	b2db      	uxtb	r3, r3
 800aef0:	0005      	movs	r5, r0
 800aef2:	2b18      	cmp	r3, #24
 800aef4:	d82a      	bhi.n	800af4c <__gethex+0x138>
 800aef6:	7870      	ldrb	r0, [r6, #1]
 800aef8:	f7ff ff77 	bl	800adea <__hexdig_fun>
 800aefc:	1e43      	subs	r3, r0, #1
 800aefe:	b2db      	uxtb	r3, r3
 800af00:	3601      	adds	r6, #1
 800af02:	3d10      	subs	r5, #16
 800af04:	2b18      	cmp	r3, #24
 800af06:	d91d      	bls.n	800af44 <__gethex+0x130>
 800af08:	9b04      	ldr	r3, [sp, #16]
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d000      	beq.n	800af10 <__gethex+0xfc>
 800af0e:	426d      	negs	r5, r5
 800af10:	197f      	adds	r7, r7, r5
 800af12:	9b06      	ldr	r3, [sp, #24]
 800af14:	601e      	str	r6, [r3, #0]
 800af16:	9b02      	ldr	r3, [sp, #8]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d019      	beq.n	800af50 <__gethex+0x13c>
 800af1c:	9b05      	ldr	r3, [sp, #20]
 800af1e:	2606      	movs	r6, #6
 800af20:	425a      	negs	r2, r3
 800af22:	4153      	adcs	r3, r2
 800af24:	425b      	negs	r3, r3
 800af26:	401e      	ands	r6, r3
 800af28:	0030      	movs	r0, r6
 800af2a:	b009      	add	sp, #36	@ 0x24
 800af2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af2e:	2301      	movs	r3, #1
 800af30:	2700      	movs	r7, #0
 800af32:	9c00      	ldr	r4, [sp, #0]
 800af34:	9302      	str	r3, [sp, #8]
 800af36:	e7c8      	b.n	800aeca <__gethex+0xb6>
 800af38:	2300      	movs	r3, #0
 800af3a:	9304      	str	r3, [sp, #16]
 800af3c:	1ca6      	adds	r6, r4, #2
 800af3e:	e7d2      	b.n	800aee6 <__gethex+0xd2>
 800af40:	2301      	movs	r3, #1
 800af42:	e7fa      	b.n	800af3a <__gethex+0x126>
 800af44:	230a      	movs	r3, #10
 800af46:	435d      	muls	r5, r3
 800af48:	182d      	adds	r5, r5, r0
 800af4a:	e7d4      	b.n	800aef6 <__gethex+0xe2>
 800af4c:	0026      	movs	r6, r4
 800af4e:	e7e0      	b.n	800af12 <__gethex+0xfe>
 800af50:	9b00      	ldr	r3, [sp, #0]
 800af52:	9902      	ldr	r1, [sp, #8]
 800af54:	1ae3      	subs	r3, r4, r3
 800af56:	3b01      	subs	r3, #1
 800af58:	2b07      	cmp	r3, #7
 800af5a:	dc0a      	bgt.n	800af72 <__gethex+0x15e>
 800af5c:	9803      	ldr	r0, [sp, #12]
 800af5e:	f000 fb19 	bl	800b594 <_Balloc>
 800af62:	1e05      	subs	r5, r0, #0
 800af64:	d108      	bne.n	800af78 <__gethex+0x164>
 800af66:	002a      	movs	r2, r5
 800af68:	21e4      	movs	r1, #228	@ 0xe4
 800af6a:	4b5f      	ldr	r3, [pc, #380]	@ (800b0e8 <__gethex+0x2d4>)
 800af6c:	485f      	ldr	r0, [pc, #380]	@ (800b0ec <__gethex+0x2d8>)
 800af6e:	f7ff f80b 	bl	8009f88 <__assert_func>
 800af72:	3101      	adds	r1, #1
 800af74:	105b      	asrs	r3, r3, #1
 800af76:	e7ef      	b.n	800af58 <__gethex+0x144>
 800af78:	0003      	movs	r3, r0
 800af7a:	3314      	adds	r3, #20
 800af7c:	9302      	str	r3, [sp, #8]
 800af7e:	9305      	str	r3, [sp, #20]
 800af80:	2300      	movs	r3, #0
 800af82:	001e      	movs	r6, r3
 800af84:	9304      	str	r3, [sp, #16]
 800af86:	9b00      	ldr	r3, [sp, #0]
 800af88:	42a3      	cmp	r3, r4
 800af8a:	d338      	bcc.n	800affe <__gethex+0x1ea>
 800af8c:	9c05      	ldr	r4, [sp, #20]
 800af8e:	9b02      	ldr	r3, [sp, #8]
 800af90:	c440      	stmia	r4!, {r6}
 800af92:	1ae4      	subs	r4, r4, r3
 800af94:	10a4      	asrs	r4, r4, #2
 800af96:	0030      	movs	r0, r6
 800af98:	612c      	str	r4, [r5, #16]
 800af9a:	f000 fbf3 	bl	800b784 <__hi0bits>
 800af9e:	9b01      	ldr	r3, [sp, #4]
 800afa0:	0164      	lsls	r4, r4, #5
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	1a26      	subs	r6, r4, r0
 800afa6:	9300      	str	r3, [sp, #0]
 800afa8:	429e      	cmp	r6, r3
 800afaa:	dd52      	ble.n	800b052 <__gethex+0x23e>
 800afac:	1af6      	subs	r6, r6, r3
 800afae:	0031      	movs	r1, r6
 800afb0:	0028      	movs	r0, r5
 800afb2:	f000 ff8e 	bl	800bed2 <__any_on>
 800afb6:	1e04      	subs	r4, r0, #0
 800afb8:	d00f      	beq.n	800afda <__gethex+0x1c6>
 800afba:	2401      	movs	r4, #1
 800afbc:	211f      	movs	r1, #31
 800afbe:	0020      	movs	r0, r4
 800afc0:	1e73      	subs	r3, r6, #1
 800afc2:	4019      	ands	r1, r3
 800afc4:	4088      	lsls	r0, r1
 800afc6:	0001      	movs	r1, r0
 800afc8:	115a      	asrs	r2, r3, #5
 800afca:	9802      	ldr	r0, [sp, #8]
 800afcc:	0092      	lsls	r2, r2, #2
 800afce:	5812      	ldr	r2, [r2, r0]
 800afd0:	420a      	tst	r2, r1
 800afd2:	d002      	beq.n	800afda <__gethex+0x1c6>
 800afd4:	42a3      	cmp	r3, r4
 800afd6:	dc34      	bgt.n	800b042 <__gethex+0x22e>
 800afd8:	2402      	movs	r4, #2
 800afda:	0031      	movs	r1, r6
 800afdc:	0028      	movs	r0, r5
 800afde:	f7ff feb1 	bl	800ad44 <rshift>
 800afe2:	19bf      	adds	r7, r7, r6
 800afe4:	9b01      	ldr	r3, [sp, #4]
 800afe6:	689b      	ldr	r3, [r3, #8]
 800afe8:	42bb      	cmp	r3, r7
 800afea:	da42      	bge.n	800b072 <__gethex+0x25e>
 800afec:	0029      	movs	r1, r5
 800afee:	9803      	ldr	r0, [sp, #12]
 800aff0:	f000 fb14 	bl	800b61c <_Bfree>
 800aff4:	2300      	movs	r3, #0
 800aff6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aff8:	26a3      	movs	r6, #163	@ 0xa3
 800affa:	6013      	str	r3, [r2, #0]
 800affc:	e794      	b.n	800af28 <__gethex+0x114>
 800affe:	3c01      	subs	r4, #1
 800b000:	7823      	ldrb	r3, [r4, #0]
 800b002:	2b2e      	cmp	r3, #46	@ 0x2e
 800b004:	d012      	beq.n	800b02c <__gethex+0x218>
 800b006:	9b04      	ldr	r3, [sp, #16]
 800b008:	2b20      	cmp	r3, #32
 800b00a:	d104      	bne.n	800b016 <__gethex+0x202>
 800b00c:	9b05      	ldr	r3, [sp, #20]
 800b00e:	c340      	stmia	r3!, {r6}
 800b010:	2600      	movs	r6, #0
 800b012:	9305      	str	r3, [sp, #20]
 800b014:	9604      	str	r6, [sp, #16]
 800b016:	7820      	ldrb	r0, [r4, #0]
 800b018:	f7ff fee7 	bl	800adea <__hexdig_fun>
 800b01c:	230f      	movs	r3, #15
 800b01e:	4018      	ands	r0, r3
 800b020:	9b04      	ldr	r3, [sp, #16]
 800b022:	4098      	lsls	r0, r3
 800b024:	3304      	adds	r3, #4
 800b026:	4306      	orrs	r6, r0
 800b028:	9304      	str	r3, [sp, #16]
 800b02a:	e7ac      	b.n	800af86 <__gethex+0x172>
 800b02c:	9b00      	ldr	r3, [sp, #0]
 800b02e:	42a3      	cmp	r3, r4
 800b030:	d8e9      	bhi.n	800b006 <__gethex+0x1f2>
 800b032:	2201      	movs	r2, #1
 800b034:	0020      	movs	r0, r4
 800b036:	492b      	ldr	r1, [pc, #172]	@ (800b0e4 <__gethex+0x2d0>)
 800b038:	f7fe fe6c 	bl	8009d14 <strncmp>
 800b03c:	2800      	cmp	r0, #0
 800b03e:	d1e2      	bne.n	800b006 <__gethex+0x1f2>
 800b040:	e7a1      	b.n	800af86 <__gethex+0x172>
 800b042:	0028      	movs	r0, r5
 800b044:	1eb1      	subs	r1, r6, #2
 800b046:	f000 ff44 	bl	800bed2 <__any_on>
 800b04a:	2800      	cmp	r0, #0
 800b04c:	d0c4      	beq.n	800afd8 <__gethex+0x1c4>
 800b04e:	2403      	movs	r4, #3
 800b050:	e7c3      	b.n	800afda <__gethex+0x1c6>
 800b052:	9b00      	ldr	r3, [sp, #0]
 800b054:	2400      	movs	r4, #0
 800b056:	429e      	cmp	r6, r3
 800b058:	dac4      	bge.n	800afe4 <__gethex+0x1d0>
 800b05a:	1b9e      	subs	r6, r3, r6
 800b05c:	0029      	movs	r1, r5
 800b05e:	0032      	movs	r2, r6
 800b060:	9803      	ldr	r0, [sp, #12]
 800b062:	f000 fcfd 	bl	800ba60 <__lshift>
 800b066:	0003      	movs	r3, r0
 800b068:	3314      	adds	r3, #20
 800b06a:	0005      	movs	r5, r0
 800b06c:	1bbf      	subs	r7, r7, r6
 800b06e:	9302      	str	r3, [sp, #8]
 800b070:	e7b8      	b.n	800afe4 <__gethex+0x1d0>
 800b072:	9b01      	ldr	r3, [sp, #4]
 800b074:	685e      	ldr	r6, [r3, #4]
 800b076:	42be      	cmp	r6, r7
 800b078:	dd6f      	ble.n	800b15a <__gethex+0x346>
 800b07a:	9b00      	ldr	r3, [sp, #0]
 800b07c:	1bf6      	subs	r6, r6, r7
 800b07e:	42b3      	cmp	r3, r6
 800b080:	dc36      	bgt.n	800b0f0 <__gethex+0x2dc>
 800b082:	9b01      	ldr	r3, [sp, #4]
 800b084:	68db      	ldr	r3, [r3, #12]
 800b086:	2b02      	cmp	r3, #2
 800b088:	d024      	beq.n	800b0d4 <__gethex+0x2c0>
 800b08a:	2b03      	cmp	r3, #3
 800b08c:	d026      	beq.n	800b0dc <__gethex+0x2c8>
 800b08e:	2b01      	cmp	r3, #1
 800b090:	d117      	bne.n	800b0c2 <__gethex+0x2ae>
 800b092:	9b00      	ldr	r3, [sp, #0]
 800b094:	42b3      	cmp	r3, r6
 800b096:	d114      	bne.n	800b0c2 <__gethex+0x2ae>
 800b098:	2b01      	cmp	r3, #1
 800b09a:	d10b      	bne.n	800b0b4 <__gethex+0x2a0>
 800b09c:	9b01      	ldr	r3, [sp, #4]
 800b09e:	9a07      	ldr	r2, [sp, #28]
 800b0a0:	685b      	ldr	r3, [r3, #4]
 800b0a2:	2662      	movs	r6, #98	@ 0x62
 800b0a4:	6013      	str	r3, [r2, #0]
 800b0a6:	2301      	movs	r3, #1
 800b0a8:	9a02      	ldr	r2, [sp, #8]
 800b0aa:	612b      	str	r3, [r5, #16]
 800b0ac:	6013      	str	r3, [r2, #0]
 800b0ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b0b0:	601d      	str	r5, [r3, #0]
 800b0b2:	e739      	b.n	800af28 <__gethex+0x114>
 800b0b4:	9900      	ldr	r1, [sp, #0]
 800b0b6:	0028      	movs	r0, r5
 800b0b8:	3901      	subs	r1, #1
 800b0ba:	f000 ff0a 	bl	800bed2 <__any_on>
 800b0be:	2800      	cmp	r0, #0
 800b0c0:	d1ec      	bne.n	800b09c <__gethex+0x288>
 800b0c2:	0029      	movs	r1, r5
 800b0c4:	9803      	ldr	r0, [sp, #12]
 800b0c6:	f000 faa9 	bl	800b61c <_Bfree>
 800b0ca:	2300      	movs	r3, #0
 800b0cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b0ce:	2650      	movs	r6, #80	@ 0x50
 800b0d0:	6013      	str	r3, [r2, #0]
 800b0d2:	e729      	b.n	800af28 <__gethex+0x114>
 800b0d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d1f3      	bne.n	800b0c2 <__gethex+0x2ae>
 800b0da:	e7df      	b.n	800b09c <__gethex+0x288>
 800b0dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d1dc      	bne.n	800b09c <__gethex+0x288>
 800b0e2:	e7ee      	b.n	800b0c2 <__gethex+0x2ae>
 800b0e4:	0800ce50 	.word	0x0800ce50
 800b0e8:	0800cfa5 	.word	0x0800cfa5
 800b0ec:	0800cfb6 	.word	0x0800cfb6
 800b0f0:	1e77      	subs	r7, r6, #1
 800b0f2:	2c00      	cmp	r4, #0
 800b0f4:	d12f      	bne.n	800b156 <__gethex+0x342>
 800b0f6:	2f00      	cmp	r7, #0
 800b0f8:	d004      	beq.n	800b104 <__gethex+0x2f0>
 800b0fa:	0039      	movs	r1, r7
 800b0fc:	0028      	movs	r0, r5
 800b0fe:	f000 fee8 	bl	800bed2 <__any_on>
 800b102:	0004      	movs	r4, r0
 800b104:	231f      	movs	r3, #31
 800b106:	117a      	asrs	r2, r7, #5
 800b108:	401f      	ands	r7, r3
 800b10a:	3b1e      	subs	r3, #30
 800b10c:	40bb      	lsls	r3, r7
 800b10e:	9902      	ldr	r1, [sp, #8]
 800b110:	0092      	lsls	r2, r2, #2
 800b112:	5852      	ldr	r2, [r2, r1]
 800b114:	421a      	tst	r2, r3
 800b116:	d001      	beq.n	800b11c <__gethex+0x308>
 800b118:	2302      	movs	r3, #2
 800b11a:	431c      	orrs	r4, r3
 800b11c:	9b00      	ldr	r3, [sp, #0]
 800b11e:	0031      	movs	r1, r6
 800b120:	1b9b      	subs	r3, r3, r6
 800b122:	2602      	movs	r6, #2
 800b124:	0028      	movs	r0, r5
 800b126:	9300      	str	r3, [sp, #0]
 800b128:	f7ff fe0c 	bl	800ad44 <rshift>
 800b12c:	9b01      	ldr	r3, [sp, #4]
 800b12e:	685f      	ldr	r7, [r3, #4]
 800b130:	2c00      	cmp	r4, #0
 800b132:	d03f      	beq.n	800b1b4 <__gethex+0x3a0>
 800b134:	9b01      	ldr	r3, [sp, #4]
 800b136:	68db      	ldr	r3, [r3, #12]
 800b138:	2b02      	cmp	r3, #2
 800b13a:	d010      	beq.n	800b15e <__gethex+0x34a>
 800b13c:	2b03      	cmp	r3, #3
 800b13e:	d012      	beq.n	800b166 <__gethex+0x352>
 800b140:	2b01      	cmp	r3, #1
 800b142:	d106      	bne.n	800b152 <__gethex+0x33e>
 800b144:	07a2      	lsls	r2, r4, #30
 800b146:	d504      	bpl.n	800b152 <__gethex+0x33e>
 800b148:	9a02      	ldr	r2, [sp, #8]
 800b14a:	6812      	ldr	r2, [r2, #0]
 800b14c:	4314      	orrs	r4, r2
 800b14e:	421c      	tst	r4, r3
 800b150:	d10c      	bne.n	800b16c <__gethex+0x358>
 800b152:	2310      	movs	r3, #16
 800b154:	e02d      	b.n	800b1b2 <__gethex+0x39e>
 800b156:	2401      	movs	r4, #1
 800b158:	e7d4      	b.n	800b104 <__gethex+0x2f0>
 800b15a:	2601      	movs	r6, #1
 800b15c:	e7e8      	b.n	800b130 <__gethex+0x31c>
 800b15e:	2301      	movs	r3, #1
 800b160:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b162:	1a9b      	subs	r3, r3, r2
 800b164:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b166:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d0f2      	beq.n	800b152 <__gethex+0x33e>
 800b16c:	692b      	ldr	r3, [r5, #16]
 800b16e:	2000      	movs	r0, #0
 800b170:	9302      	str	r3, [sp, #8]
 800b172:	009b      	lsls	r3, r3, #2
 800b174:	9304      	str	r3, [sp, #16]
 800b176:	002b      	movs	r3, r5
 800b178:	9a04      	ldr	r2, [sp, #16]
 800b17a:	3314      	adds	r3, #20
 800b17c:	1899      	adds	r1, r3, r2
 800b17e:	681a      	ldr	r2, [r3, #0]
 800b180:	1c54      	adds	r4, r2, #1
 800b182:	d01c      	beq.n	800b1be <__gethex+0x3aa>
 800b184:	3201      	adds	r2, #1
 800b186:	601a      	str	r2, [r3, #0]
 800b188:	002b      	movs	r3, r5
 800b18a:	3314      	adds	r3, #20
 800b18c:	2e02      	cmp	r6, #2
 800b18e:	d13f      	bne.n	800b210 <__gethex+0x3fc>
 800b190:	9a01      	ldr	r2, [sp, #4]
 800b192:	9900      	ldr	r1, [sp, #0]
 800b194:	6812      	ldr	r2, [r2, #0]
 800b196:	3a01      	subs	r2, #1
 800b198:	428a      	cmp	r2, r1
 800b19a:	d109      	bne.n	800b1b0 <__gethex+0x39c>
 800b19c:	000a      	movs	r2, r1
 800b19e:	201f      	movs	r0, #31
 800b1a0:	4010      	ands	r0, r2
 800b1a2:	2201      	movs	r2, #1
 800b1a4:	4082      	lsls	r2, r0
 800b1a6:	1149      	asrs	r1, r1, #5
 800b1a8:	0089      	lsls	r1, r1, #2
 800b1aa:	58cb      	ldr	r3, [r1, r3]
 800b1ac:	4213      	tst	r3, r2
 800b1ae:	d13d      	bne.n	800b22c <__gethex+0x418>
 800b1b0:	2320      	movs	r3, #32
 800b1b2:	431e      	orrs	r6, r3
 800b1b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b1b6:	601d      	str	r5, [r3, #0]
 800b1b8:	9b07      	ldr	r3, [sp, #28]
 800b1ba:	601f      	str	r7, [r3, #0]
 800b1bc:	e6b4      	b.n	800af28 <__gethex+0x114>
 800b1be:	c301      	stmia	r3!, {r0}
 800b1c0:	4299      	cmp	r1, r3
 800b1c2:	d8dc      	bhi.n	800b17e <__gethex+0x36a>
 800b1c4:	68ab      	ldr	r3, [r5, #8]
 800b1c6:	9a02      	ldr	r2, [sp, #8]
 800b1c8:	429a      	cmp	r2, r3
 800b1ca:	db18      	blt.n	800b1fe <__gethex+0x3ea>
 800b1cc:	6869      	ldr	r1, [r5, #4]
 800b1ce:	9803      	ldr	r0, [sp, #12]
 800b1d0:	3101      	adds	r1, #1
 800b1d2:	f000 f9df 	bl	800b594 <_Balloc>
 800b1d6:	1e04      	subs	r4, r0, #0
 800b1d8:	d104      	bne.n	800b1e4 <__gethex+0x3d0>
 800b1da:	0022      	movs	r2, r4
 800b1dc:	2184      	movs	r1, #132	@ 0x84
 800b1de:	4b1d      	ldr	r3, [pc, #116]	@ (800b254 <__gethex+0x440>)
 800b1e0:	481d      	ldr	r0, [pc, #116]	@ (800b258 <__gethex+0x444>)
 800b1e2:	e6c4      	b.n	800af6e <__gethex+0x15a>
 800b1e4:	0029      	movs	r1, r5
 800b1e6:	692a      	ldr	r2, [r5, #16]
 800b1e8:	310c      	adds	r1, #12
 800b1ea:	3202      	adds	r2, #2
 800b1ec:	0092      	lsls	r2, r2, #2
 800b1ee:	300c      	adds	r0, #12
 800b1f0:	f7fe feb6 	bl	8009f60 <memcpy>
 800b1f4:	0029      	movs	r1, r5
 800b1f6:	9803      	ldr	r0, [sp, #12]
 800b1f8:	f000 fa10 	bl	800b61c <_Bfree>
 800b1fc:	0025      	movs	r5, r4
 800b1fe:	692b      	ldr	r3, [r5, #16]
 800b200:	1c5a      	adds	r2, r3, #1
 800b202:	612a      	str	r2, [r5, #16]
 800b204:	2201      	movs	r2, #1
 800b206:	3304      	adds	r3, #4
 800b208:	009b      	lsls	r3, r3, #2
 800b20a:	18eb      	adds	r3, r5, r3
 800b20c:	605a      	str	r2, [r3, #4]
 800b20e:	e7bb      	b.n	800b188 <__gethex+0x374>
 800b210:	692a      	ldr	r2, [r5, #16]
 800b212:	9902      	ldr	r1, [sp, #8]
 800b214:	428a      	cmp	r2, r1
 800b216:	dd0b      	ble.n	800b230 <__gethex+0x41c>
 800b218:	2101      	movs	r1, #1
 800b21a:	0028      	movs	r0, r5
 800b21c:	f7ff fd92 	bl	800ad44 <rshift>
 800b220:	9b01      	ldr	r3, [sp, #4]
 800b222:	3701      	adds	r7, #1
 800b224:	689b      	ldr	r3, [r3, #8]
 800b226:	42bb      	cmp	r3, r7
 800b228:	da00      	bge.n	800b22c <__gethex+0x418>
 800b22a:	e6df      	b.n	800afec <__gethex+0x1d8>
 800b22c:	2601      	movs	r6, #1
 800b22e:	e7bf      	b.n	800b1b0 <__gethex+0x39c>
 800b230:	221f      	movs	r2, #31
 800b232:	9c00      	ldr	r4, [sp, #0]
 800b234:	9900      	ldr	r1, [sp, #0]
 800b236:	4014      	ands	r4, r2
 800b238:	4211      	tst	r1, r2
 800b23a:	d0f7      	beq.n	800b22c <__gethex+0x418>
 800b23c:	9a04      	ldr	r2, [sp, #16]
 800b23e:	189b      	adds	r3, r3, r2
 800b240:	3b04      	subs	r3, #4
 800b242:	6818      	ldr	r0, [r3, #0]
 800b244:	f000 fa9e 	bl	800b784 <__hi0bits>
 800b248:	2320      	movs	r3, #32
 800b24a:	1b1b      	subs	r3, r3, r4
 800b24c:	4298      	cmp	r0, r3
 800b24e:	dbe3      	blt.n	800b218 <__gethex+0x404>
 800b250:	e7ec      	b.n	800b22c <__gethex+0x418>
 800b252:	46c0      	nop			@ (mov r8, r8)
 800b254:	0800cfa5 	.word	0x0800cfa5
 800b258:	0800cfb6 	.word	0x0800cfb6

0800b25c <L_shift>:
 800b25c:	2308      	movs	r3, #8
 800b25e:	b570      	push	{r4, r5, r6, lr}
 800b260:	2520      	movs	r5, #32
 800b262:	1a9a      	subs	r2, r3, r2
 800b264:	0092      	lsls	r2, r2, #2
 800b266:	1aad      	subs	r5, r5, r2
 800b268:	6843      	ldr	r3, [r0, #4]
 800b26a:	6804      	ldr	r4, [r0, #0]
 800b26c:	001e      	movs	r6, r3
 800b26e:	40ae      	lsls	r6, r5
 800b270:	40d3      	lsrs	r3, r2
 800b272:	4334      	orrs	r4, r6
 800b274:	6004      	str	r4, [r0, #0]
 800b276:	6043      	str	r3, [r0, #4]
 800b278:	3004      	adds	r0, #4
 800b27a:	4288      	cmp	r0, r1
 800b27c:	d3f4      	bcc.n	800b268 <L_shift+0xc>
 800b27e:	bd70      	pop	{r4, r5, r6, pc}

0800b280 <__match>:
 800b280:	b530      	push	{r4, r5, lr}
 800b282:	6803      	ldr	r3, [r0, #0]
 800b284:	780c      	ldrb	r4, [r1, #0]
 800b286:	3301      	adds	r3, #1
 800b288:	2c00      	cmp	r4, #0
 800b28a:	d102      	bne.n	800b292 <__match+0x12>
 800b28c:	6003      	str	r3, [r0, #0]
 800b28e:	2001      	movs	r0, #1
 800b290:	bd30      	pop	{r4, r5, pc}
 800b292:	781a      	ldrb	r2, [r3, #0]
 800b294:	0015      	movs	r5, r2
 800b296:	3d41      	subs	r5, #65	@ 0x41
 800b298:	2d19      	cmp	r5, #25
 800b29a:	d800      	bhi.n	800b29e <__match+0x1e>
 800b29c:	3220      	adds	r2, #32
 800b29e:	3101      	adds	r1, #1
 800b2a0:	42a2      	cmp	r2, r4
 800b2a2:	d0ef      	beq.n	800b284 <__match+0x4>
 800b2a4:	2000      	movs	r0, #0
 800b2a6:	e7f3      	b.n	800b290 <__match+0x10>

0800b2a8 <__hexnan>:
 800b2a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b2aa:	680b      	ldr	r3, [r1, #0]
 800b2ac:	b08b      	sub	sp, #44	@ 0x2c
 800b2ae:	9201      	str	r2, [sp, #4]
 800b2b0:	9901      	ldr	r1, [sp, #4]
 800b2b2:	115a      	asrs	r2, r3, #5
 800b2b4:	0092      	lsls	r2, r2, #2
 800b2b6:	188a      	adds	r2, r1, r2
 800b2b8:	9202      	str	r2, [sp, #8]
 800b2ba:	0019      	movs	r1, r3
 800b2bc:	221f      	movs	r2, #31
 800b2be:	4011      	ands	r1, r2
 800b2c0:	9008      	str	r0, [sp, #32]
 800b2c2:	9106      	str	r1, [sp, #24]
 800b2c4:	4213      	tst	r3, r2
 800b2c6:	d002      	beq.n	800b2ce <__hexnan+0x26>
 800b2c8:	9b02      	ldr	r3, [sp, #8]
 800b2ca:	3304      	adds	r3, #4
 800b2cc:	9302      	str	r3, [sp, #8]
 800b2ce:	9b02      	ldr	r3, [sp, #8]
 800b2d0:	2500      	movs	r5, #0
 800b2d2:	1f1f      	subs	r7, r3, #4
 800b2d4:	003e      	movs	r6, r7
 800b2d6:	003c      	movs	r4, r7
 800b2d8:	9b08      	ldr	r3, [sp, #32]
 800b2da:	603d      	str	r5, [r7, #0]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	9507      	str	r5, [sp, #28]
 800b2e0:	9305      	str	r3, [sp, #20]
 800b2e2:	9503      	str	r5, [sp, #12]
 800b2e4:	9b05      	ldr	r3, [sp, #20]
 800b2e6:	3301      	adds	r3, #1
 800b2e8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2ea:	9b05      	ldr	r3, [sp, #20]
 800b2ec:	785b      	ldrb	r3, [r3, #1]
 800b2ee:	9304      	str	r3, [sp, #16]
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d028      	beq.n	800b346 <__hexnan+0x9e>
 800b2f4:	9804      	ldr	r0, [sp, #16]
 800b2f6:	f7ff fd78 	bl	800adea <__hexdig_fun>
 800b2fa:	2800      	cmp	r0, #0
 800b2fc:	d155      	bne.n	800b3aa <__hexnan+0x102>
 800b2fe:	9b04      	ldr	r3, [sp, #16]
 800b300:	2b20      	cmp	r3, #32
 800b302:	d819      	bhi.n	800b338 <__hexnan+0x90>
 800b304:	9b03      	ldr	r3, [sp, #12]
 800b306:	9a07      	ldr	r2, [sp, #28]
 800b308:	4293      	cmp	r3, r2
 800b30a:	dd12      	ble.n	800b332 <__hexnan+0x8a>
 800b30c:	42b4      	cmp	r4, r6
 800b30e:	d206      	bcs.n	800b31e <__hexnan+0x76>
 800b310:	2d07      	cmp	r5, #7
 800b312:	dc04      	bgt.n	800b31e <__hexnan+0x76>
 800b314:	002a      	movs	r2, r5
 800b316:	0031      	movs	r1, r6
 800b318:	0020      	movs	r0, r4
 800b31a:	f7ff ff9f 	bl	800b25c <L_shift>
 800b31e:	9b01      	ldr	r3, [sp, #4]
 800b320:	2508      	movs	r5, #8
 800b322:	429c      	cmp	r4, r3
 800b324:	d905      	bls.n	800b332 <__hexnan+0x8a>
 800b326:	1f26      	subs	r6, r4, #4
 800b328:	2500      	movs	r5, #0
 800b32a:	0034      	movs	r4, r6
 800b32c:	9b03      	ldr	r3, [sp, #12]
 800b32e:	6035      	str	r5, [r6, #0]
 800b330:	9307      	str	r3, [sp, #28]
 800b332:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b334:	9305      	str	r3, [sp, #20]
 800b336:	e7d5      	b.n	800b2e4 <__hexnan+0x3c>
 800b338:	9b04      	ldr	r3, [sp, #16]
 800b33a:	2b29      	cmp	r3, #41	@ 0x29
 800b33c:	d15a      	bne.n	800b3f4 <__hexnan+0x14c>
 800b33e:	9b05      	ldr	r3, [sp, #20]
 800b340:	9a08      	ldr	r2, [sp, #32]
 800b342:	3302      	adds	r3, #2
 800b344:	6013      	str	r3, [r2, #0]
 800b346:	9b03      	ldr	r3, [sp, #12]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d053      	beq.n	800b3f4 <__hexnan+0x14c>
 800b34c:	42b4      	cmp	r4, r6
 800b34e:	d206      	bcs.n	800b35e <__hexnan+0xb6>
 800b350:	2d07      	cmp	r5, #7
 800b352:	dc04      	bgt.n	800b35e <__hexnan+0xb6>
 800b354:	002a      	movs	r2, r5
 800b356:	0031      	movs	r1, r6
 800b358:	0020      	movs	r0, r4
 800b35a:	f7ff ff7f 	bl	800b25c <L_shift>
 800b35e:	9b01      	ldr	r3, [sp, #4]
 800b360:	429c      	cmp	r4, r3
 800b362:	d936      	bls.n	800b3d2 <__hexnan+0x12a>
 800b364:	001a      	movs	r2, r3
 800b366:	0023      	movs	r3, r4
 800b368:	cb02      	ldmia	r3!, {r1}
 800b36a:	c202      	stmia	r2!, {r1}
 800b36c:	429f      	cmp	r7, r3
 800b36e:	d2fb      	bcs.n	800b368 <__hexnan+0xc0>
 800b370:	9b02      	ldr	r3, [sp, #8]
 800b372:	1c62      	adds	r2, r4, #1
 800b374:	1ed9      	subs	r1, r3, #3
 800b376:	2304      	movs	r3, #4
 800b378:	4291      	cmp	r1, r2
 800b37a:	d305      	bcc.n	800b388 <__hexnan+0xe0>
 800b37c:	9b02      	ldr	r3, [sp, #8]
 800b37e:	3b04      	subs	r3, #4
 800b380:	1b1b      	subs	r3, r3, r4
 800b382:	089b      	lsrs	r3, r3, #2
 800b384:	3301      	adds	r3, #1
 800b386:	009b      	lsls	r3, r3, #2
 800b388:	9a01      	ldr	r2, [sp, #4]
 800b38a:	18d3      	adds	r3, r2, r3
 800b38c:	2200      	movs	r2, #0
 800b38e:	c304      	stmia	r3!, {r2}
 800b390:	429f      	cmp	r7, r3
 800b392:	d2fc      	bcs.n	800b38e <__hexnan+0xe6>
 800b394:	683b      	ldr	r3, [r7, #0]
 800b396:	2b00      	cmp	r3, #0
 800b398:	d104      	bne.n	800b3a4 <__hexnan+0xfc>
 800b39a:	9b01      	ldr	r3, [sp, #4]
 800b39c:	429f      	cmp	r7, r3
 800b39e:	d127      	bne.n	800b3f0 <__hexnan+0x148>
 800b3a0:	2301      	movs	r3, #1
 800b3a2:	603b      	str	r3, [r7, #0]
 800b3a4:	2005      	movs	r0, #5
 800b3a6:	b00b      	add	sp, #44	@ 0x2c
 800b3a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b3aa:	9b03      	ldr	r3, [sp, #12]
 800b3ac:	3501      	adds	r5, #1
 800b3ae:	3301      	adds	r3, #1
 800b3b0:	9303      	str	r3, [sp, #12]
 800b3b2:	2d08      	cmp	r5, #8
 800b3b4:	dd06      	ble.n	800b3c4 <__hexnan+0x11c>
 800b3b6:	9b01      	ldr	r3, [sp, #4]
 800b3b8:	429c      	cmp	r4, r3
 800b3ba:	d9ba      	bls.n	800b332 <__hexnan+0x8a>
 800b3bc:	2300      	movs	r3, #0
 800b3be:	2501      	movs	r5, #1
 800b3c0:	3c04      	subs	r4, #4
 800b3c2:	6023      	str	r3, [r4, #0]
 800b3c4:	220f      	movs	r2, #15
 800b3c6:	6823      	ldr	r3, [r4, #0]
 800b3c8:	4010      	ands	r0, r2
 800b3ca:	011b      	lsls	r3, r3, #4
 800b3cc:	4303      	orrs	r3, r0
 800b3ce:	6023      	str	r3, [r4, #0]
 800b3d0:	e7af      	b.n	800b332 <__hexnan+0x8a>
 800b3d2:	9b06      	ldr	r3, [sp, #24]
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d0dd      	beq.n	800b394 <__hexnan+0xec>
 800b3d8:	2320      	movs	r3, #32
 800b3da:	9a06      	ldr	r2, [sp, #24]
 800b3dc:	9902      	ldr	r1, [sp, #8]
 800b3de:	1a9b      	subs	r3, r3, r2
 800b3e0:	2201      	movs	r2, #1
 800b3e2:	4252      	negs	r2, r2
 800b3e4:	40da      	lsrs	r2, r3
 800b3e6:	3904      	subs	r1, #4
 800b3e8:	680b      	ldr	r3, [r1, #0]
 800b3ea:	4013      	ands	r3, r2
 800b3ec:	600b      	str	r3, [r1, #0]
 800b3ee:	e7d1      	b.n	800b394 <__hexnan+0xec>
 800b3f0:	3f04      	subs	r7, #4
 800b3f2:	e7cf      	b.n	800b394 <__hexnan+0xec>
 800b3f4:	2004      	movs	r0, #4
 800b3f6:	e7d6      	b.n	800b3a6 <__hexnan+0xfe>

0800b3f8 <malloc>:
 800b3f8:	b510      	push	{r4, lr}
 800b3fa:	4b03      	ldr	r3, [pc, #12]	@ (800b408 <malloc+0x10>)
 800b3fc:	0001      	movs	r1, r0
 800b3fe:	6818      	ldr	r0, [r3, #0]
 800b400:	f000 f826 	bl	800b450 <_malloc_r>
 800b404:	bd10      	pop	{r4, pc}
 800b406:	46c0      	nop			@ (mov r8, r8)
 800b408:	20000188 	.word	0x20000188

0800b40c <sbrk_aligned>:
 800b40c:	b570      	push	{r4, r5, r6, lr}
 800b40e:	4e0f      	ldr	r6, [pc, #60]	@ (800b44c <sbrk_aligned+0x40>)
 800b410:	000d      	movs	r5, r1
 800b412:	6831      	ldr	r1, [r6, #0]
 800b414:	0004      	movs	r4, r0
 800b416:	2900      	cmp	r1, #0
 800b418:	d102      	bne.n	800b420 <sbrk_aligned+0x14>
 800b41a:	f001 f859 	bl	800c4d0 <_sbrk_r>
 800b41e:	6030      	str	r0, [r6, #0]
 800b420:	0029      	movs	r1, r5
 800b422:	0020      	movs	r0, r4
 800b424:	f001 f854 	bl	800c4d0 <_sbrk_r>
 800b428:	1c43      	adds	r3, r0, #1
 800b42a:	d103      	bne.n	800b434 <sbrk_aligned+0x28>
 800b42c:	2501      	movs	r5, #1
 800b42e:	426d      	negs	r5, r5
 800b430:	0028      	movs	r0, r5
 800b432:	bd70      	pop	{r4, r5, r6, pc}
 800b434:	2303      	movs	r3, #3
 800b436:	1cc5      	adds	r5, r0, #3
 800b438:	439d      	bics	r5, r3
 800b43a:	42a8      	cmp	r0, r5
 800b43c:	d0f8      	beq.n	800b430 <sbrk_aligned+0x24>
 800b43e:	1a29      	subs	r1, r5, r0
 800b440:	0020      	movs	r0, r4
 800b442:	f001 f845 	bl	800c4d0 <_sbrk_r>
 800b446:	3001      	adds	r0, #1
 800b448:	d1f2      	bne.n	800b430 <sbrk_aligned+0x24>
 800b44a:	e7ef      	b.n	800b42c <sbrk_aligned+0x20>
 800b44c:	2000062c 	.word	0x2000062c

0800b450 <_malloc_r>:
 800b450:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b452:	2203      	movs	r2, #3
 800b454:	1ccb      	adds	r3, r1, #3
 800b456:	4393      	bics	r3, r2
 800b458:	3308      	adds	r3, #8
 800b45a:	0005      	movs	r5, r0
 800b45c:	001f      	movs	r7, r3
 800b45e:	2b0c      	cmp	r3, #12
 800b460:	d234      	bcs.n	800b4cc <_malloc_r+0x7c>
 800b462:	270c      	movs	r7, #12
 800b464:	42b9      	cmp	r1, r7
 800b466:	d833      	bhi.n	800b4d0 <_malloc_r+0x80>
 800b468:	0028      	movs	r0, r5
 800b46a:	f000 f883 	bl	800b574 <__malloc_lock>
 800b46e:	4e37      	ldr	r6, [pc, #220]	@ (800b54c <_malloc_r+0xfc>)
 800b470:	6833      	ldr	r3, [r6, #0]
 800b472:	001c      	movs	r4, r3
 800b474:	2c00      	cmp	r4, #0
 800b476:	d12f      	bne.n	800b4d8 <_malloc_r+0x88>
 800b478:	0039      	movs	r1, r7
 800b47a:	0028      	movs	r0, r5
 800b47c:	f7ff ffc6 	bl	800b40c <sbrk_aligned>
 800b480:	0004      	movs	r4, r0
 800b482:	1c43      	adds	r3, r0, #1
 800b484:	d15f      	bne.n	800b546 <_malloc_r+0xf6>
 800b486:	6834      	ldr	r4, [r6, #0]
 800b488:	9400      	str	r4, [sp, #0]
 800b48a:	9b00      	ldr	r3, [sp, #0]
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d14a      	bne.n	800b526 <_malloc_r+0xd6>
 800b490:	2c00      	cmp	r4, #0
 800b492:	d052      	beq.n	800b53a <_malloc_r+0xea>
 800b494:	6823      	ldr	r3, [r4, #0]
 800b496:	0028      	movs	r0, r5
 800b498:	18e3      	adds	r3, r4, r3
 800b49a:	9900      	ldr	r1, [sp, #0]
 800b49c:	9301      	str	r3, [sp, #4]
 800b49e:	f001 f817 	bl	800c4d0 <_sbrk_r>
 800b4a2:	9b01      	ldr	r3, [sp, #4]
 800b4a4:	4283      	cmp	r3, r0
 800b4a6:	d148      	bne.n	800b53a <_malloc_r+0xea>
 800b4a8:	6823      	ldr	r3, [r4, #0]
 800b4aa:	0028      	movs	r0, r5
 800b4ac:	1aff      	subs	r7, r7, r3
 800b4ae:	0039      	movs	r1, r7
 800b4b0:	f7ff ffac 	bl	800b40c <sbrk_aligned>
 800b4b4:	3001      	adds	r0, #1
 800b4b6:	d040      	beq.n	800b53a <_malloc_r+0xea>
 800b4b8:	6823      	ldr	r3, [r4, #0]
 800b4ba:	19db      	adds	r3, r3, r7
 800b4bc:	6023      	str	r3, [r4, #0]
 800b4be:	6833      	ldr	r3, [r6, #0]
 800b4c0:	685a      	ldr	r2, [r3, #4]
 800b4c2:	2a00      	cmp	r2, #0
 800b4c4:	d133      	bne.n	800b52e <_malloc_r+0xde>
 800b4c6:	9b00      	ldr	r3, [sp, #0]
 800b4c8:	6033      	str	r3, [r6, #0]
 800b4ca:	e019      	b.n	800b500 <_malloc_r+0xb0>
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	dac9      	bge.n	800b464 <_malloc_r+0x14>
 800b4d0:	230c      	movs	r3, #12
 800b4d2:	602b      	str	r3, [r5, #0]
 800b4d4:	2000      	movs	r0, #0
 800b4d6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b4d8:	6821      	ldr	r1, [r4, #0]
 800b4da:	1bc9      	subs	r1, r1, r7
 800b4dc:	d420      	bmi.n	800b520 <_malloc_r+0xd0>
 800b4de:	290b      	cmp	r1, #11
 800b4e0:	d90a      	bls.n	800b4f8 <_malloc_r+0xa8>
 800b4e2:	19e2      	adds	r2, r4, r7
 800b4e4:	6027      	str	r7, [r4, #0]
 800b4e6:	42a3      	cmp	r3, r4
 800b4e8:	d104      	bne.n	800b4f4 <_malloc_r+0xa4>
 800b4ea:	6032      	str	r2, [r6, #0]
 800b4ec:	6863      	ldr	r3, [r4, #4]
 800b4ee:	6011      	str	r1, [r2, #0]
 800b4f0:	6053      	str	r3, [r2, #4]
 800b4f2:	e005      	b.n	800b500 <_malloc_r+0xb0>
 800b4f4:	605a      	str	r2, [r3, #4]
 800b4f6:	e7f9      	b.n	800b4ec <_malloc_r+0x9c>
 800b4f8:	6862      	ldr	r2, [r4, #4]
 800b4fa:	42a3      	cmp	r3, r4
 800b4fc:	d10e      	bne.n	800b51c <_malloc_r+0xcc>
 800b4fe:	6032      	str	r2, [r6, #0]
 800b500:	0028      	movs	r0, r5
 800b502:	f000 f83f 	bl	800b584 <__malloc_unlock>
 800b506:	0020      	movs	r0, r4
 800b508:	2207      	movs	r2, #7
 800b50a:	300b      	adds	r0, #11
 800b50c:	1d23      	adds	r3, r4, #4
 800b50e:	4390      	bics	r0, r2
 800b510:	1ac2      	subs	r2, r0, r3
 800b512:	4298      	cmp	r0, r3
 800b514:	d0df      	beq.n	800b4d6 <_malloc_r+0x86>
 800b516:	1a1b      	subs	r3, r3, r0
 800b518:	50a3      	str	r3, [r4, r2]
 800b51a:	e7dc      	b.n	800b4d6 <_malloc_r+0x86>
 800b51c:	605a      	str	r2, [r3, #4]
 800b51e:	e7ef      	b.n	800b500 <_malloc_r+0xb0>
 800b520:	0023      	movs	r3, r4
 800b522:	6864      	ldr	r4, [r4, #4]
 800b524:	e7a6      	b.n	800b474 <_malloc_r+0x24>
 800b526:	9c00      	ldr	r4, [sp, #0]
 800b528:	6863      	ldr	r3, [r4, #4]
 800b52a:	9300      	str	r3, [sp, #0]
 800b52c:	e7ad      	b.n	800b48a <_malloc_r+0x3a>
 800b52e:	001a      	movs	r2, r3
 800b530:	685b      	ldr	r3, [r3, #4]
 800b532:	42a3      	cmp	r3, r4
 800b534:	d1fb      	bne.n	800b52e <_malloc_r+0xde>
 800b536:	2300      	movs	r3, #0
 800b538:	e7da      	b.n	800b4f0 <_malloc_r+0xa0>
 800b53a:	230c      	movs	r3, #12
 800b53c:	0028      	movs	r0, r5
 800b53e:	602b      	str	r3, [r5, #0]
 800b540:	f000 f820 	bl	800b584 <__malloc_unlock>
 800b544:	e7c6      	b.n	800b4d4 <_malloc_r+0x84>
 800b546:	6007      	str	r7, [r0, #0]
 800b548:	e7da      	b.n	800b500 <_malloc_r+0xb0>
 800b54a:	46c0      	nop			@ (mov r8, r8)
 800b54c:	20000630 	.word	0x20000630

0800b550 <__ascii_mbtowc>:
 800b550:	b082      	sub	sp, #8
 800b552:	2900      	cmp	r1, #0
 800b554:	d100      	bne.n	800b558 <__ascii_mbtowc+0x8>
 800b556:	a901      	add	r1, sp, #4
 800b558:	1e10      	subs	r0, r2, #0
 800b55a:	d006      	beq.n	800b56a <__ascii_mbtowc+0x1a>
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d006      	beq.n	800b56e <__ascii_mbtowc+0x1e>
 800b560:	7813      	ldrb	r3, [r2, #0]
 800b562:	600b      	str	r3, [r1, #0]
 800b564:	7810      	ldrb	r0, [r2, #0]
 800b566:	1e43      	subs	r3, r0, #1
 800b568:	4198      	sbcs	r0, r3
 800b56a:	b002      	add	sp, #8
 800b56c:	4770      	bx	lr
 800b56e:	2002      	movs	r0, #2
 800b570:	4240      	negs	r0, r0
 800b572:	e7fa      	b.n	800b56a <__ascii_mbtowc+0x1a>

0800b574 <__malloc_lock>:
 800b574:	b510      	push	{r4, lr}
 800b576:	4802      	ldr	r0, [pc, #8]	@ (800b580 <__malloc_lock+0xc>)
 800b578:	f7fe fce5 	bl	8009f46 <__retarget_lock_acquire_recursive>
 800b57c:	bd10      	pop	{r4, pc}
 800b57e:	46c0      	nop			@ (mov r8, r8)
 800b580:	20000628 	.word	0x20000628

0800b584 <__malloc_unlock>:
 800b584:	b510      	push	{r4, lr}
 800b586:	4802      	ldr	r0, [pc, #8]	@ (800b590 <__malloc_unlock+0xc>)
 800b588:	f7fe fcde 	bl	8009f48 <__retarget_lock_release_recursive>
 800b58c:	bd10      	pop	{r4, pc}
 800b58e:	46c0      	nop			@ (mov r8, r8)
 800b590:	20000628 	.word	0x20000628

0800b594 <_Balloc>:
 800b594:	b570      	push	{r4, r5, r6, lr}
 800b596:	69c5      	ldr	r5, [r0, #28]
 800b598:	0006      	movs	r6, r0
 800b59a:	000c      	movs	r4, r1
 800b59c:	2d00      	cmp	r5, #0
 800b59e:	d10e      	bne.n	800b5be <_Balloc+0x2a>
 800b5a0:	2010      	movs	r0, #16
 800b5a2:	f7ff ff29 	bl	800b3f8 <malloc>
 800b5a6:	1e02      	subs	r2, r0, #0
 800b5a8:	61f0      	str	r0, [r6, #28]
 800b5aa:	d104      	bne.n	800b5b6 <_Balloc+0x22>
 800b5ac:	216b      	movs	r1, #107	@ 0x6b
 800b5ae:	4b19      	ldr	r3, [pc, #100]	@ (800b614 <_Balloc+0x80>)
 800b5b0:	4819      	ldr	r0, [pc, #100]	@ (800b618 <_Balloc+0x84>)
 800b5b2:	f7fe fce9 	bl	8009f88 <__assert_func>
 800b5b6:	6045      	str	r5, [r0, #4]
 800b5b8:	6085      	str	r5, [r0, #8]
 800b5ba:	6005      	str	r5, [r0, #0]
 800b5bc:	60c5      	str	r5, [r0, #12]
 800b5be:	69f5      	ldr	r5, [r6, #28]
 800b5c0:	68eb      	ldr	r3, [r5, #12]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d013      	beq.n	800b5ee <_Balloc+0x5a>
 800b5c6:	69f3      	ldr	r3, [r6, #28]
 800b5c8:	00a2      	lsls	r2, r4, #2
 800b5ca:	68db      	ldr	r3, [r3, #12]
 800b5cc:	189b      	adds	r3, r3, r2
 800b5ce:	6818      	ldr	r0, [r3, #0]
 800b5d0:	2800      	cmp	r0, #0
 800b5d2:	d118      	bne.n	800b606 <_Balloc+0x72>
 800b5d4:	2101      	movs	r1, #1
 800b5d6:	000d      	movs	r5, r1
 800b5d8:	40a5      	lsls	r5, r4
 800b5da:	1d6a      	adds	r2, r5, #5
 800b5dc:	0030      	movs	r0, r6
 800b5de:	0092      	lsls	r2, r2, #2
 800b5e0:	f000 ff8f 	bl	800c502 <_calloc_r>
 800b5e4:	2800      	cmp	r0, #0
 800b5e6:	d00c      	beq.n	800b602 <_Balloc+0x6e>
 800b5e8:	6044      	str	r4, [r0, #4]
 800b5ea:	6085      	str	r5, [r0, #8]
 800b5ec:	e00d      	b.n	800b60a <_Balloc+0x76>
 800b5ee:	2221      	movs	r2, #33	@ 0x21
 800b5f0:	2104      	movs	r1, #4
 800b5f2:	0030      	movs	r0, r6
 800b5f4:	f000 ff85 	bl	800c502 <_calloc_r>
 800b5f8:	69f3      	ldr	r3, [r6, #28]
 800b5fa:	60e8      	str	r0, [r5, #12]
 800b5fc:	68db      	ldr	r3, [r3, #12]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d1e1      	bne.n	800b5c6 <_Balloc+0x32>
 800b602:	2000      	movs	r0, #0
 800b604:	bd70      	pop	{r4, r5, r6, pc}
 800b606:	6802      	ldr	r2, [r0, #0]
 800b608:	601a      	str	r2, [r3, #0]
 800b60a:	2300      	movs	r3, #0
 800b60c:	6103      	str	r3, [r0, #16]
 800b60e:	60c3      	str	r3, [r0, #12]
 800b610:	e7f8      	b.n	800b604 <_Balloc+0x70>
 800b612:	46c0      	nop			@ (mov r8, r8)
 800b614:	0800ce8b 	.word	0x0800ce8b
 800b618:	0800d016 	.word	0x0800d016

0800b61c <_Bfree>:
 800b61c:	b570      	push	{r4, r5, r6, lr}
 800b61e:	69c6      	ldr	r6, [r0, #28]
 800b620:	0005      	movs	r5, r0
 800b622:	000c      	movs	r4, r1
 800b624:	2e00      	cmp	r6, #0
 800b626:	d10e      	bne.n	800b646 <_Bfree+0x2a>
 800b628:	2010      	movs	r0, #16
 800b62a:	f7ff fee5 	bl	800b3f8 <malloc>
 800b62e:	1e02      	subs	r2, r0, #0
 800b630:	61e8      	str	r0, [r5, #28]
 800b632:	d104      	bne.n	800b63e <_Bfree+0x22>
 800b634:	218f      	movs	r1, #143	@ 0x8f
 800b636:	4b09      	ldr	r3, [pc, #36]	@ (800b65c <_Bfree+0x40>)
 800b638:	4809      	ldr	r0, [pc, #36]	@ (800b660 <_Bfree+0x44>)
 800b63a:	f7fe fca5 	bl	8009f88 <__assert_func>
 800b63e:	6046      	str	r6, [r0, #4]
 800b640:	6086      	str	r6, [r0, #8]
 800b642:	6006      	str	r6, [r0, #0]
 800b644:	60c6      	str	r6, [r0, #12]
 800b646:	2c00      	cmp	r4, #0
 800b648:	d007      	beq.n	800b65a <_Bfree+0x3e>
 800b64a:	69eb      	ldr	r3, [r5, #28]
 800b64c:	6862      	ldr	r2, [r4, #4]
 800b64e:	68db      	ldr	r3, [r3, #12]
 800b650:	0092      	lsls	r2, r2, #2
 800b652:	189b      	adds	r3, r3, r2
 800b654:	681a      	ldr	r2, [r3, #0]
 800b656:	6022      	str	r2, [r4, #0]
 800b658:	601c      	str	r4, [r3, #0]
 800b65a:	bd70      	pop	{r4, r5, r6, pc}
 800b65c:	0800ce8b 	.word	0x0800ce8b
 800b660:	0800d016 	.word	0x0800d016

0800b664 <__multadd>:
 800b664:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b666:	000f      	movs	r7, r1
 800b668:	9001      	str	r0, [sp, #4]
 800b66a:	000c      	movs	r4, r1
 800b66c:	001e      	movs	r6, r3
 800b66e:	2000      	movs	r0, #0
 800b670:	690d      	ldr	r5, [r1, #16]
 800b672:	3714      	adds	r7, #20
 800b674:	683b      	ldr	r3, [r7, #0]
 800b676:	3001      	adds	r0, #1
 800b678:	b299      	uxth	r1, r3
 800b67a:	4351      	muls	r1, r2
 800b67c:	0c1b      	lsrs	r3, r3, #16
 800b67e:	4353      	muls	r3, r2
 800b680:	1989      	adds	r1, r1, r6
 800b682:	0c0e      	lsrs	r6, r1, #16
 800b684:	199b      	adds	r3, r3, r6
 800b686:	0c1e      	lsrs	r6, r3, #16
 800b688:	b289      	uxth	r1, r1
 800b68a:	041b      	lsls	r3, r3, #16
 800b68c:	185b      	adds	r3, r3, r1
 800b68e:	c708      	stmia	r7!, {r3}
 800b690:	4285      	cmp	r5, r0
 800b692:	dcef      	bgt.n	800b674 <__multadd+0x10>
 800b694:	2e00      	cmp	r6, #0
 800b696:	d022      	beq.n	800b6de <__multadd+0x7a>
 800b698:	68a3      	ldr	r3, [r4, #8]
 800b69a:	42ab      	cmp	r3, r5
 800b69c:	dc19      	bgt.n	800b6d2 <__multadd+0x6e>
 800b69e:	6861      	ldr	r1, [r4, #4]
 800b6a0:	9801      	ldr	r0, [sp, #4]
 800b6a2:	3101      	adds	r1, #1
 800b6a4:	f7ff ff76 	bl	800b594 <_Balloc>
 800b6a8:	1e07      	subs	r7, r0, #0
 800b6aa:	d105      	bne.n	800b6b8 <__multadd+0x54>
 800b6ac:	003a      	movs	r2, r7
 800b6ae:	21ba      	movs	r1, #186	@ 0xba
 800b6b0:	4b0c      	ldr	r3, [pc, #48]	@ (800b6e4 <__multadd+0x80>)
 800b6b2:	480d      	ldr	r0, [pc, #52]	@ (800b6e8 <__multadd+0x84>)
 800b6b4:	f7fe fc68 	bl	8009f88 <__assert_func>
 800b6b8:	0021      	movs	r1, r4
 800b6ba:	6922      	ldr	r2, [r4, #16]
 800b6bc:	310c      	adds	r1, #12
 800b6be:	3202      	adds	r2, #2
 800b6c0:	0092      	lsls	r2, r2, #2
 800b6c2:	300c      	adds	r0, #12
 800b6c4:	f7fe fc4c 	bl	8009f60 <memcpy>
 800b6c8:	0021      	movs	r1, r4
 800b6ca:	9801      	ldr	r0, [sp, #4]
 800b6cc:	f7ff ffa6 	bl	800b61c <_Bfree>
 800b6d0:	003c      	movs	r4, r7
 800b6d2:	1d2b      	adds	r3, r5, #4
 800b6d4:	009b      	lsls	r3, r3, #2
 800b6d6:	18e3      	adds	r3, r4, r3
 800b6d8:	3501      	adds	r5, #1
 800b6da:	605e      	str	r6, [r3, #4]
 800b6dc:	6125      	str	r5, [r4, #16]
 800b6de:	0020      	movs	r0, r4
 800b6e0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b6e2:	46c0      	nop			@ (mov r8, r8)
 800b6e4:	0800cfa5 	.word	0x0800cfa5
 800b6e8:	0800d016 	.word	0x0800d016

0800b6ec <__s2b>:
 800b6ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b6ee:	0007      	movs	r7, r0
 800b6f0:	0018      	movs	r0, r3
 800b6f2:	000c      	movs	r4, r1
 800b6f4:	3008      	adds	r0, #8
 800b6f6:	2109      	movs	r1, #9
 800b6f8:	9301      	str	r3, [sp, #4]
 800b6fa:	0015      	movs	r5, r2
 800b6fc:	f7f4 fda8 	bl	8000250 <__divsi3>
 800b700:	2301      	movs	r3, #1
 800b702:	2100      	movs	r1, #0
 800b704:	4283      	cmp	r3, r0
 800b706:	db0a      	blt.n	800b71e <__s2b+0x32>
 800b708:	0038      	movs	r0, r7
 800b70a:	f7ff ff43 	bl	800b594 <_Balloc>
 800b70e:	1e01      	subs	r1, r0, #0
 800b710:	d108      	bne.n	800b724 <__s2b+0x38>
 800b712:	000a      	movs	r2, r1
 800b714:	4b19      	ldr	r3, [pc, #100]	@ (800b77c <__s2b+0x90>)
 800b716:	481a      	ldr	r0, [pc, #104]	@ (800b780 <__s2b+0x94>)
 800b718:	31d3      	adds	r1, #211	@ 0xd3
 800b71a:	f7fe fc35 	bl	8009f88 <__assert_func>
 800b71e:	005b      	lsls	r3, r3, #1
 800b720:	3101      	adds	r1, #1
 800b722:	e7ef      	b.n	800b704 <__s2b+0x18>
 800b724:	9b08      	ldr	r3, [sp, #32]
 800b726:	6143      	str	r3, [r0, #20]
 800b728:	2301      	movs	r3, #1
 800b72a:	6103      	str	r3, [r0, #16]
 800b72c:	2d09      	cmp	r5, #9
 800b72e:	dd18      	ble.n	800b762 <__s2b+0x76>
 800b730:	0023      	movs	r3, r4
 800b732:	3309      	adds	r3, #9
 800b734:	001e      	movs	r6, r3
 800b736:	9300      	str	r3, [sp, #0]
 800b738:	1964      	adds	r4, r4, r5
 800b73a:	7833      	ldrb	r3, [r6, #0]
 800b73c:	220a      	movs	r2, #10
 800b73e:	0038      	movs	r0, r7
 800b740:	3b30      	subs	r3, #48	@ 0x30
 800b742:	f7ff ff8f 	bl	800b664 <__multadd>
 800b746:	3601      	adds	r6, #1
 800b748:	0001      	movs	r1, r0
 800b74a:	42a6      	cmp	r6, r4
 800b74c:	d1f5      	bne.n	800b73a <__s2b+0x4e>
 800b74e:	002c      	movs	r4, r5
 800b750:	9b00      	ldr	r3, [sp, #0]
 800b752:	3c08      	subs	r4, #8
 800b754:	191c      	adds	r4, r3, r4
 800b756:	002e      	movs	r6, r5
 800b758:	9b01      	ldr	r3, [sp, #4]
 800b75a:	429e      	cmp	r6, r3
 800b75c:	db04      	blt.n	800b768 <__s2b+0x7c>
 800b75e:	0008      	movs	r0, r1
 800b760:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b762:	2509      	movs	r5, #9
 800b764:	340a      	adds	r4, #10
 800b766:	e7f6      	b.n	800b756 <__s2b+0x6a>
 800b768:	1b63      	subs	r3, r4, r5
 800b76a:	5d9b      	ldrb	r3, [r3, r6]
 800b76c:	220a      	movs	r2, #10
 800b76e:	0038      	movs	r0, r7
 800b770:	3b30      	subs	r3, #48	@ 0x30
 800b772:	f7ff ff77 	bl	800b664 <__multadd>
 800b776:	3601      	adds	r6, #1
 800b778:	0001      	movs	r1, r0
 800b77a:	e7ed      	b.n	800b758 <__s2b+0x6c>
 800b77c:	0800cfa5 	.word	0x0800cfa5
 800b780:	0800d016 	.word	0x0800d016

0800b784 <__hi0bits>:
 800b784:	2280      	movs	r2, #128	@ 0x80
 800b786:	0003      	movs	r3, r0
 800b788:	0252      	lsls	r2, r2, #9
 800b78a:	2000      	movs	r0, #0
 800b78c:	4293      	cmp	r3, r2
 800b78e:	d201      	bcs.n	800b794 <__hi0bits+0x10>
 800b790:	041b      	lsls	r3, r3, #16
 800b792:	3010      	adds	r0, #16
 800b794:	2280      	movs	r2, #128	@ 0x80
 800b796:	0452      	lsls	r2, r2, #17
 800b798:	4293      	cmp	r3, r2
 800b79a:	d201      	bcs.n	800b7a0 <__hi0bits+0x1c>
 800b79c:	3008      	adds	r0, #8
 800b79e:	021b      	lsls	r3, r3, #8
 800b7a0:	2280      	movs	r2, #128	@ 0x80
 800b7a2:	0552      	lsls	r2, r2, #21
 800b7a4:	4293      	cmp	r3, r2
 800b7a6:	d201      	bcs.n	800b7ac <__hi0bits+0x28>
 800b7a8:	3004      	adds	r0, #4
 800b7aa:	011b      	lsls	r3, r3, #4
 800b7ac:	2280      	movs	r2, #128	@ 0x80
 800b7ae:	05d2      	lsls	r2, r2, #23
 800b7b0:	4293      	cmp	r3, r2
 800b7b2:	d201      	bcs.n	800b7b8 <__hi0bits+0x34>
 800b7b4:	3002      	adds	r0, #2
 800b7b6:	009b      	lsls	r3, r3, #2
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	db03      	blt.n	800b7c4 <__hi0bits+0x40>
 800b7bc:	3001      	adds	r0, #1
 800b7be:	4213      	tst	r3, r2
 800b7c0:	d100      	bne.n	800b7c4 <__hi0bits+0x40>
 800b7c2:	2020      	movs	r0, #32
 800b7c4:	4770      	bx	lr

0800b7c6 <__lo0bits>:
 800b7c6:	6803      	ldr	r3, [r0, #0]
 800b7c8:	0001      	movs	r1, r0
 800b7ca:	2207      	movs	r2, #7
 800b7cc:	0018      	movs	r0, r3
 800b7ce:	4010      	ands	r0, r2
 800b7d0:	4213      	tst	r3, r2
 800b7d2:	d00d      	beq.n	800b7f0 <__lo0bits+0x2a>
 800b7d4:	3a06      	subs	r2, #6
 800b7d6:	2000      	movs	r0, #0
 800b7d8:	4213      	tst	r3, r2
 800b7da:	d105      	bne.n	800b7e8 <__lo0bits+0x22>
 800b7dc:	3002      	adds	r0, #2
 800b7de:	4203      	tst	r3, r0
 800b7e0:	d003      	beq.n	800b7ea <__lo0bits+0x24>
 800b7e2:	40d3      	lsrs	r3, r2
 800b7e4:	0010      	movs	r0, r2
 800b7e6:	600b      	str	r3, [r1, #0]
 800b7e8:	4770      	bx	lr
 800b7ea:	089b      	lsrs	r3, r3, #2
 800b7ec:	600b      	str	r3, [r1, #0]
 800b7ee:	e7fb      	b.n	800b7e8 <__lo0bits+0x22>
 800b7f0:	b29a      	uxth	r2, r3
 800b7f2:	2a00      	cmp	r2, #0
 800b7f4:	d101      	bne.n	800b7fa <__lo0bits+0x34>
 800b7f6:	2010      	movs	r0, #16
 800b7f8:	0c1b      	lsrs	r3, r3, #16
 800b7fa:	b2da      	uxtb	r2, r3
 800b7fc:	2a00      	cmp	r2, #0
 800b7fe:	d101      	bne.n	800b804 <__lo0bits+0x3e>
 800b800:	3008      	adds	r0, #8
 800b802:	0a1b      	lsrs	r3, r3, #8
 800b804:	071a      	lsls	r2, r3, #28
 800b806:	d101      	bne.n	800b80c <__lo0bits+0x46>
 800b808:	3004      	adds	r0, #4
 800b80a:	091b      	lsrs	r3, r3, #4
 800b80c:	079a      	lsls	r2, r3, #30
 800b80e:	d101      	bne.n	800b814 <__lo0bits+0x4e>
 800b810:	3002      	adds	r0, #2
 800b812:	089b      	lsrs	r3, r3, #2
 800b814:	07da      	lsls	r2, r3, #31
 800b816:	d4e9      	bmi.n	800b7ec <__lo0bits+0x26>
 800b818:	3001      	adds	r0, #1
 800b81a:	085b      	lsrs	r3, r3, #1
 800b81c:	d1e6      	bne.n	800b7ec <__lo0bits+0x26>
 800b81e:	2020      	movs	r0, #32
 800b820:	e7e2      	b.n	800b7e8 <__lo0bits+0x22>
	...

0800b824 <__i2b>:
 800b824:	b510      	push	{r4, lr}
 800b826:	000c      	movs	r4, r1
 800b828:	2101      	movs	r1, #1
 800b82a:	f7ff feb3 	bl	800b594 <_Balloc>
 800b82e:	2800      	cmp	r0, #0
 800b830:	d107      	bne.n	800b842 <__i2b+0x1e>
 800b832:	2146      	movs	r1, #70	@ 0x46
 800b834:	4c05      	ldr	r4, [pc, #20]	@ (800b84c <__i2b+0x28>)
 800b836:	0002      	movs	r2, r0
 800b838:	4b05      	ldr	r3, [pc, #20]	@ (800b850 <__i2b+0x2c>)
 800b83a:	0020      	movs	r0, r4
 800b83c:	31ff      	adds	r1, #255	@ 0xff
 800b83e:	f7fe fba3 	bl	8009f88 <__assert_func>
 800b842:	2301      	movs	r3, #1
 800b844:	6144      	str	r4, [r0, #20]
 800b846:	6103      	str	r3, [r0, #16]
 800b848:	bd10      	pop	{r4, pc}
 800b84a:	46c0      	nop			@ (mov r8, r8)
 800b84c:	0800d016 	.word	0x0800d016
 800b850:	0800cfa5 	.word	0x0800cfa5

0800b854 <__multiply>:
 800b854:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b856:	0014      	movs	r4, r2
 800b858:	690a      	ldr	r2, [r1, #16]
 800b85a:	6923      	ldr	r3, [r4, #16]
 800b85c:	000d      	movs	r5, r1
 800b85e:	b089      	sub	sp, #36	@ 0x24
 800b860:	429a      	cmp	r2, r3
 800b862:	db02      	blt.n	800b86a <__multiply+0x16>
 800b864:	0023      	movs	r3, r4
 800b866:	000c      	movs	r4, r1
 800b868:	001d      	movs	r5, r3
 800b86a:	6927      	ldr	r7, [r4, #16]
 800b86c:	692e      	ldr	r6, [r5, #16]
 800b86e:	6861      	ldr	r1, [r4, #4]
 800b870:	19bb      	adds	r3, r7, r6
 800b872:	9300      	str	r3, [sp, #0]
 800b874:	68a3      	ldr	r3, [r4, #8]
 800b876:	19ba      	adds	r2, r7, r6
 800b878:	4293      	cmp	r3, r2
 800b87a:	da00      	bge.n	800b87e <__multiply+0x2a>
 800b87c:	3101      	adds	r1, #1
 800b87e:	f7ff fe89 	bl	800b594 <_Balloc>
 800b882:	4684      	mov	ip, r0
 800b884:	2800      	cmp	r0, #0
 800b886:	d106      	bne.n	800b896 <__multiply+0x42>
 800b888:	21b1      	movs	r1, #177	@ 0xb1
 800b88a:	4662      	mov	r2, ip
 800b88c:	4b44      	ldr	r3, [pc, #272]	@ (800b9a0 <__multiply+0x14c>)
 800b88e:	4845      	ldr	r0, [pc, #276]	@ (800b9a4 <__multiply+0x150>)
 800b890:	0049      	lsls	r1, r1, #1
 800b892:	f7fe fb79 	bl	8009f88 <__assert_func>
 800b896:	0002      	movs	r2, r0
 800b898:	19bb      	adds	r3, r7, r6
 800b89a:	3214      	adds	r2, #20
 800b89c:	009b      	lsls	r3, r3, #2
 800b89e:	18d3      	adds	r3, r2, r3
 800b8a0:	9301      	str	r3, [sp, #4]
 800b8a2:	2100      	movs	r1, #0
 800b8a4:	0013      	movs	r3, r2
 800b8a6:	9801      	ldr	r0, [sp, #4]
 800b8a8:	4283      	cmp	r3, r0
 800b8aa:	d328      	bcc.n	800b8fe <__multiply+0xaa>
 800b8ac:	0023      	movs	r3, r4
 800b8ae:	00bf      	lsls	r7, r7, #2
 800b8b0:	3314      	adds	r3, #20
 800b8b2:	9304      	str	r3, [sp, #16]
 800b8b4:	3514      	adds	r5, #20
 800b8b6:	19db      	adds	r3, r3, r7
 800b8b8:	00b6      	lsls	r6, r6, #2
 800b8ba:	9302      	str	r3, [sp, #8]
 800b8bc:	19ab      	adds	r3, r5, r6
 800b8be:	9307      	str	r3, [sp, #28]
 800b8c0:	2304      	movs	r3, #4
 800b8c2:	9305      	str	r3, [sp, #20]
 800b8c4:	0023      	movs	r3, r4
 800b8c6:	9902      	ldr	r1, [sp, #8]
 800b8c8:	3315      	adds	r3, #21
 800b8ca:	4299      	cmp	r1, r3
 800b8cc:	d305      	bcc.n	800b8da <__multiply+0x86>
 800b8ce:	1b0c      	subs	r4, r1, r4
 800b8d0:	3c15      	subs	r4, #21
 800b8d2:	08a4      	lsrs	r4, r4, #2
 800b8d4:	3401      	adds	r4, #1
 800b8d6:	00a3      	lsls	r3, r4, #2
 800b8d8:	9305      	str	r3, [sp, #20]
 800b8da:	9b07      	ldr	r3, [sp, #28]
 800b8dc:	429d      	cmp	r5, r3
 800b8de:	d310      	bcc.n	800b902 <__multiply+0xae>
 800b8e0:	9b00      	ldr	r3, [sp, #0]
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	dd05      	ble.n	800b8f2 <__multiply+0x9e>
 800b8e6:	9b01      	ldr	r3, [sp, #4]
 800b8e8:	3b04      	subs	r3, #4
 800b8ea:	9301      	str	r3, [sp, #4]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d052      	beq.n	800b998 <__multiply+0x144>
 800b8f2:	4663      	mov	r3, ip
 800b8f4:	4660      	mov	r0, ip
 800b8f6:	9a00      	ldr	r2, [sp, #0]
 800b8f8:	611a      	str	r2, [r3, #16]
 800b8fa:	b009      	add	sp, #36	@ 0x24
 800b8fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b8fe:	c302      	stmia	r3!, {r1}
 800b900:	e7d1      	b.n	800b8a6 <__multiply+0x52>
 800b902:	682c      	ldr	r4, [r5, #0]
 800b904:	b2a4      	uxth	r4, r4
 800b906:	2c00      	cmp	r4, #0
 800b908:	d01f      	beq.n	800b94a <__multiply+0xf6>
 800b90a:	2300      	movs	r3, #0
 800b90c:	0017      	movs	r7, r2
 800b90e:	9e04      	ldr	r6, [sp, #16]
 800b910:	9303      	str	r3, [sp, #12]
 800b912:	ce08      	ldmia	r6!, {r3}
 800b914:	6839      	ldr	r1, [r7, #0]
 800b916:	9306      	str	r3, [sp, #24]
 800b918:	466b      	mov	r3, sp
 800b91a:	8b1b      	ldrh	r3, [r3, #24]
 800b91c:	b288      	uxth	r0, r1
 800b91e:	4363      	muls	r3, r4
 800b920:	181b      	adds	r3, r3, r0
 800b922:	9803      	ldr	r0, [sp, #12]
 800b924:	0c09      	lsrs	r1, r1, #16
 800b926:	181b      	adds	r3, r3, r0
 800b928:	9806      	ldr	r0, [sp, #24]
 800b92a:	0c00      	lsrs	r0, r0, #16
 800b92c:	4360      	muls	r0, r4
 800b92e:	1840      	adds	r0, r0, r1
 800b930:	0c19      	lsrs	r1, r3, #16
 800b932:	1841      	adds	r1, r0, r1
 800b934:	0c08      	lsrs	r0, r1, #16
 800b936:	b29b      	uxth	r3, r3
 800b938:	0409      	lsls	r1, r1, #16
 800b93a:	4319      	orrs	r1, r3
 800b93c:	9b02      	ldr	r3, [sp, #8]
 800b93e:	9003      	str	r0, [sp, #12]
 800b940:	c702      	stmia	r7!, {r1}
 800b942:	42b3      	cmp	r3, r6
 800b944:	d8e5      	bhi.n	800b912 <__multiply+0xbe>
 800b946:	9b05      	ldr	r3, [sp, #20]
 800b948:	50d0      	str	r0, [r2, r3]
 800b94a:	682c      	ldr	r4, [r5, #0]
 800b94c:	0c24      	lsrs	r4, r4, #16
 800b94e:	d020      	beq.n	800b992 <__multiply+0x13e>
 800b950:	2100      	movs	r1, #0
 800b952:	0010      	movs	r0, r2
 800b954:	6813      	ldr	r3, [r2, #0]
 800b956:	9e04      	ldr	r6, [sp, #16]
 800b958:	9103      	str	r1, [sp, #12]
 800b95a:	6831      	ldr	r1, [r6, #0]
 800b95c:	6807      	ldr	r7, [r0, #0]
 800b95e:	b289      	uxth	r1, r1
 800b960:	4361      	muls	r1, r4
 800b962:	0c3f      	lsrs	r7, r7, #16
 800b964:	19c9      	adds	r1, r1, r7
 800b966:	9f03      	ldr	r7, [sp, #12]
 800b968:	b29b      	uxth	r3, r3
 800b96a:	19c9      	adds	r1, r1, r7
 800b96c:	040f      	lsls	r7, r1, #16
 800b96e:	431f      	orrs	r7, r3
 800b970:	6007      	str	r7, [r0, #0]
 800b972:	ce80      	ldmia	r6!, {r7}
 800b974:	6843      	ldr	r3, [r0, #4]
 800b976:	0c3f      	lsrs	r7, r7, #16
 800b978:	4367      	muls	r7, r4
 800b97a:	b29b      	uxth	r3, r3
 800b97c:	0c09      	lsrs	r1, r1, #16
 800b97e:	18fb      	adds	r3, r7, r3
 800b980:	185b      	adds	r3, r3, r1
 800b982:	0c19      	lsrs	r1, r3, #16
 800b984:	9103      	str	r1, [sp, #12]
 800b986:	9902      	ldr	r1, [sp, #8]
 800b988:	3004      	adds	r0, #4
 800b98a:	42b1      	cmp	r1, r6
 800b98c:	d8e5      	bhi.n	800b95a <__multiply+0x106>
 800b98e:	9905      	ldr	r1, [sp, #20]
 800b990:	5053      	str	r3, [r2, r1]
 800b992:	3504      	adds	r5, #4
 800b994:	3204      	adds	r2, #4
 800b996:	e7a0      	b.n	800b8da <__multiply+0x86>
 800b998:	9b00      	ldr	r3, [sp, #0]
 800b99a:	3b01      	subs	r3, #1
 800b99c:	9300      	str	r3, [sp, #0]
 800b99e:	e79f      	b.n	800b8e0 <__multiply+0x8c>
 800b9a0:	0800cfa5 	.word	0x0800cfa5
 800b9a4:	0800d016 	.word	0x0800d016

0800b9a8 <__pow5mult>:
 800b9a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b9aa:	2303      	movs	r3, #3
 800b9ac:	0015      	movs	r5, r2
 800b9ae:	0007      	movs	r7, r0
 800b9b0:	000e      	movs	r6, r1
 800b9b2:	401a      	ands	r2, r3
 800b9b4:	421d      	tst	r5, r3
 800b9b6:	d008      	beq.n	800b9ca <__pow5mult+0x22>
 800b9b8:	4925      	ldr	r1, [pc, #148]	@ (800ba50 <__pow5mult+0xa8>)
 800b9ba:	3a01      	subs	r2, #1
 800b9bc:	0092      	lsls	r2, r2, #2
 800b9be:	5852      	ldr	r2, [r2, r1]
 800b9c0:	2300      	movs	r3, #0
 800b9c2:	0031      	movs	r1, r6
 800b9c4:	f7ff fe4e 	bl	800b664 <__multadd>
 800b9c8:	0006      	movs	r6, r0
 800b9ca:	10ad      	asrs	r5, r5, #2
 800b9cc:	d03d      	beq.n	800ba4a <__pow5mult+0xa2>
 800b9ce:	69fc      	ldr	r4, [r7, #28]
 800b9d0:	2c00      	cmp	r4, #0
 800b9d2:	d10f      	bne.n	800b9f4 <__pow5mult+0x4c>
 800b9d4:	2010      	movs	r0, #16
 800b9d6:	f7ff fd0f 	bl	800b3f8 <malloc>
 800b9da:	1e02      	subs	r2, r0, #0
 800b9dc:	61f8      	str	r0, [r7, #28]
 800b9de:	d105      	bne.n	800b9ec <__pow5mult+0x44>
 800b9e0:	21b4      	movs	r1, #180	@ 0xb4
 800b9e2:	4b1c      	ldr	r3, [pc, #112]	@ (800ba54 <__pow5mult+0xac>)
 800b9e4:	481c      	ldr	r0, [pc, #112]	@ (800ba58 <__pow5mult+0xb0>)
 800b9e6:	31ff      	adds	r1, #255	@ 0xff
 800b9e8:	f7fe face 	bl	8009f88 <__assert_func>
 800b9ec:	6044      	str	r4, [r0, #4]
 800b9ee:	6084      	str	r4, [r0, #8]
 800b9f0:	6004      	str	r4, [r0, #0]
 800b9f2:	60c4      	str	r4, [r0, #12]
 800b9f4:	69fb      	ldr	r3, [r7, #28]
 800b9f6:	689c      	ldr	r4, [r3, #8]
 800b9f8:	9301      	str	r3, [sp, #4]
 800b9fa:	2c00      	cmp	r4, #0
 800b9fc:	d108      	bne.n	800ba10 <__pow5mult+0x68>
 800b9fe:	0038      	movs	r0, r7
 800ba00:	4916      	ldr	r1, [pc, #88]	@ (800ba5c <__pow5mult+0xb4>)
 800ba02:	f7ff ff0f 	bl	800b824 <__i2b>
 800ba06:	9b01      	ldr	r3, [sp, #4]
 800ba08:	0004      	movs	r4, r0
 800ba0a:	6098      	str	r0, [r3, #8]
 800ba0c:	2300      	movs	r3, #0
 800ba0e:	6003      	str	r3, [r0, #0]
 800ba10:	2301      	movs	r3, #1
 800ba12:	421d      	tst	r5, r3
 800ba14:	d00a      	beq.n	800ba2c <__pow5mult+0x84>
 800ba16:	0031      	movs	r1, r6
 800ba18:	0022      	movs	r2, r4
 800ba1a:	0038      	movs	r0, r7
 800ba1c:	f7ff ff1a 	bl	800b854 <__multiply>
 800ba20:	0031      	movs	r1, r6
 800ba22:	9001      	str	r0, [sp, #4]
 800ba24:	0038      	movs	r0, r7
 800ba26:	f7ff fdf9 	bl	800b61c <_Bfree>
 800ba2a:	9e01      	ldr	r6, [sp, #4]
 800ba2c:	106d      	asrs	r5, r5, #1
 800ba2e:	d00c      	beq.n	800ba4a <__pow5mult+0xa2>
 800ba30:	6820      	ldr	r0, [r4, #0]
 800ba32:	2800      	cmp	r0, #0
 800ba34:	d107      	bne.n	800ba46 <__pow5mult+0x9e>
 800ba36:	0022      	movs	r2, r4
 800ba38:	0021      	movs	r1, r4
 800ba3a:	0038      	movs	r0, r7
 800ba3c:	f7ff ff0a 	bl	800b854 <__multiply>
 800ba40:	2300      	movs	r3, #0
 800ba42:	6020      	str	r0, [r4, #0]
 800ba44:	6003      	str	r3, [r0, #0]
 800ba46:	0004      	movs	r4, r0
 800ba48:	e7e2      	b.n	800ba10 <__pow5mult+0x68>
 800ba4a:	0030      	movs	r0, r6
 800ba4c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ba4e:	46c0      	nop			@ (mov r8, r8)
 800ba50:	0800d1d4 	.word	0x0800d1d4
 800ba54:	0800ce8b 	.word	0x0800ce8b
 800ba58:	0800d016 	.word	0x0800d016
 800ba5c:	00000271 	.word	0x00000271

0800ba60 <__lshift>:
 800ba60:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ba62:	000c      	movs	r4, r1
 800ba64:	0016      	movs	r6, r2
 800ba66:	6923      	ldr	r3, [r4, #16]
 800ba68:	1157      	asrs	r7, r2, #5
 800ba6a:	b085      	sub	sp, #20
 800ba6c:	18fb      	adds	r3, r7, r3
 800ba6e:	9301      	str	r3, [sp, #4]
 800ba70:	3301      	adds	r3, #1
 800ba72:	9300      	str	r3, [sp, #0]
 800ba74:	6849      	ldr	r1, [r1, #4]
 800ba76:	68a3      	ldr	r3, [r4, #8]
 800ba78:	9002      	str	r0, [sp, #8]
 800ba7a:	9a00      	ldr	r2, [sp, #0]
 800ba7c:	4293      	cmp	r3, r2
 800ba7e:	db10      	blt.n	800baa2 <__lshift+0x42>
 800ba80:	9802      	ldr	r0, [sp, #8]
 800ba82:	f7ff fd87 	bl	800b594 <_Balloc>
 800ba86:	2300      	movs	r3, #0
 800ba88:	0001      	movs	r1, r0
 800ba8a:	0005      	movs	r5, r0
 800ba8c:	001a      	movs	r2, r3
 800ba8e:	3114      	adds	r1, #20
 800ba90:	4298      	cmp	r0, r3
 800ba92:	d10c      	bne.n	800baae <__lshift+0x4e>
 800ba94:	21ef      	movs	r1, #239	@ 0xef
 800ba96:	002a      	movs	r2, r5
 800ba98:	4b25      	ldr	r3, [pc, #148]	@ (800bb30 <__lshift+0xd0>)
 800ba9a:	4826      	ldr	r0, [pc, #152]	@ (800bb34 <__lshift+0xd4>)
 800ba9c:	0049      	lsls	r1, r1, #1
 800ba9e:	f7fe fa73 	bl	8009f88 <__assert_func>
 800baa2:	3101      	adds	r1, #1
 800baa4:	005b      	lsls	r3, r3, #1
 800baa6:	e7e8      	b.n	800ba7a <__lshift+0x1a>
 800baa8:	0098      	lsls	r0, r3, #2
 800baaa:	500a      	str	r2, [r1, r0]
 800baac:	3301      	adds	r3, #1
 800baae:	42bb      	cmp	r3, r7
 800bab0:	dbfa      	blt.n	800baa8 <__lshift+0x48>
 800bab2:	43fb      	mvns	r3, r7
 800bab4:	17db      	asrs	r3, r3, #31
 800bab6:	401f      	ands	r7, r3
 800bab8:	00bf      	lsls	r7, r7, #2
 800baba:	0023      	movs	r3, r4
 800babc:	201f      	movs	r0, #31
 800babe:	19c9      	adds	r1, r1, r7
 800bac0:	0037      	movs	r7, r6
 800bac2:	6922      	ldr	r2, [r4, #16]
 800bac4:	3314      	adds	r3, #20
 800bac6:	0092      	lsls	r2, r2, #2
 800bac8:	189a      	adds	r2, r3, r2
 800baca:	4007      	ands	r7, r0
 800bacc:	4206      	tst	r6, r0
 800bace:	d029      	beq.n	800bb24 <__lshift+0xc4>
 800bad0:	3001      	adds	r0, #1
 800bad2:	1bc0      	subs	r0, r0, r7
 800bad4:	9003      	str	r0, [sp, #12]
 800bad6:	468c      	mov	ip, r1
 800bad8:	2000      	movs	r0, #0
 800bada:	681e      	ldr	r6, [r3, #0]
 800badc:	40be      	lsls	r6, r7
 800bade:	4306      	orrs	r6, r0
 800bae0:	4660      	mov	r0, ip
 800bae2:	c040      	stmia	r0!, {r6}
 800bae4:	4684      	mov	ip, r0
 800bae6:	9e03      	ldr	r6, [sp, #12]
 800bae8:	cb01      	ldmia	r3!, {r0}
 800baea:	40f0      	lsrs	r0, r6
 800baec:	429a      	cmp	r2, r3
 800baee:	d8f4      	bhi.n	800bada <__lshift+0x7a>
 800baf0:	0026      	movs	r6, r4
 800baf2:	3615      	adds	r6, #21
 800baf4:	2304      	movs	r3, #4
 800baf6:	42b2      	cmp	r2, r6
 800baf8:	d304      	bcc.n	800bb04 <__lshift+0xa4>
 800bafa:	1b13      	subs	r3, r2, r4
 800bafc:	3b15      	subs	r3, #21
 800bafe:	089b      	lsrs	r3, r3, #2
 800bb00:	3301      	adds	r3, #1
 800bb02:	009b      	lsls	r3, r3, #2
 800bb04:	50c8      	str	r0, [r1, r3]
 800bb06:	2800      	cmp	r0, #0
 800bb08:	d002      	beq.n	800bb10 <__lshift+0xb0>
 800bb0a:	9b01      	ldr	r3, [sp, #4]
 800bb0c:	3302      	adds	r3, #2
 800bb0e:	9300      	str	r3, [sp, #0]
 800bb10:	9b00      	ldr	r3, [sp, #0]
 800bb12:	9802      	ldr	r0, [sp, #8]
 800bb14:	3b01      	subs	r3, #1
 800bb16:	0021      	movs	r1, r4
 800bb18:	612b      	str	r3, [r5, #16]
 800bb1a:	f7ff fd7f 	bl	800b61c <_Bfree>
 800bb1e:	0028      	movs	r0, r5
 800bb20:	b005      	add	sp, #20
 800bb22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb24:	cb01      	ldmia	r3!, {r0}
 800bb26:	c101      	stmia	r1!, {r0}
 800bb28:	429a      	cmp	r2, r3
 800bb2a:	d8fb      	bhi.n	800bb24 <__lshift+0xc4>
 800bb2c:	e7f0      	b.n	800bb10 <__lshift+0xb0>
 800bb2e:	46c0      	nop			@ (mov r8, r8)
 800bb30:	0800cfa5 	.word	0x0800cfa5
 800bb34:	0800d016 	.word	0x0800d016

0800bb38 <__mcmp>:
 800bb38:	b530      	push	{r4, r5, lr}
 800bb3a:	690b      	ldr	r3, [r1, #16]
 800bb3c:	6904      	ldr	r4, [r0, #16]
 800bb3e:	0002      	movs	r2, r0
 800bb40:	1ae0      	subs	r0, r4, r3
 800bb42:	429c      	cmp	r4, r3
 800bb44:	d10f      	bne.n	800bb66 <__mcmp+0x2e>
 800bb46:	3214      	adds	r2, #20
 800bb48:	009b      	lsls	r3, r3, #2
 800bb4a:	3114      	adds	r1, #20
 800bb4c:	0014      	movs	r4, r2
 800bb4e:	18c9      	adds	r1, r1, r3
 800bb50:	18d2      	adds	r2, r2, r3
 800bb52:	3a04      	subs	r2, #4
 800bb54:	3904      	subs	r1, #4
 800bb56:	6815      	ldr	r5, [r2, #0]
 800bb58:	680b      	ldr	r3, [r1, #0]
 800bb5a:	429d      	cmp	r5, r3
 800bb5c:	d004      	beq.n	800bb68 <__mcmp+0x30>
 800bb5e:	2001      	movs	r0, #1
 800bb60:	429d      	cmp	r5, r3
 800bb62:	d200      	bcs.n	800bb66 <__mcmp+0x2e>
 800bb64:	3802      	subs	r0, #2
 800bb66:	bd30      	pop	{r4, r5, pc}
 800bb68:	4294      	cmp	r4, r2
 800bb6a:	d3f2      	bcc.n	800bb52 <__mcmp+0x1a>
 800bb6c:	e7fb      	b.n	800bb66 <__mcmp+0x2e>
	...

0800bb70 <__mdiff>:
 800bb70:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bb72:	000c      	movs	r4, r1
 800bb74:	b087      	sub	sp, #28
 800bb76:	9000      	str	r0, [sp, #0]
 800bb78:	0011      	movs	r1, r2
 800bb7a:	0020      	movs	r0, r4
 800bb7c:	0017      	movs	r7, r2
 800bb7e:	f7ff ffdb 	bl	800bb38 <__mcmp>
 800bb82:	1e05      	subs	r5, r0, #0
 800bb84:	d110      	bne.n	800bba8 <__mdiff+0x38>
 800bb86:	0001      	movs	r1, r0
 800bb88:	9800      	ldr	r0, [sp, #0]
 800bb8a:	f7ff fd03 	bl	800b594 <_Balloc>
 800bb8e:	1e02      	subs	r2, r0, #0
 800bb90:	d104      	bne.n	800bb9c <__mdiff+0x2c>
 800bb92:	4b40      	ldr	r3, [pc, #256]	@ (800bc94 <__mdiff+0x124>)
 800bb94:	4840      	ldr	r0, [pc, #256]	@ (800bc98 <__mdiff+0x128>)
 800bb96:	4941      	ldr	r1, [pc, #260]	@ (800bc9c <__mdiff+0x12c>)
 800bb98:	f7fe f9f6 	bl	8009f88 <__assert_func>
 800bb9c:	2301      	movs	r3, #1
 800bb9e:	6145      	str	r5, [r0, #20]
 800bba0:	6103      	str	r3, [r0, #16]
 800bba2:	0010      	movs	r0, r2
 800bba4:	b007      	add	sp, #28
 800bba6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bba8:	2600      	movs	r6, #0
 800bbaa:	42b0      	cmp	r0, r6
 800bbac:	da03      	bge.n	800bbb6 <__mdiff+0x46>
 800bbae:	0023      	movs	r3, r4
 800bbb0:	003c      	movs	r4, r7
 800bbb2:	001f      	movs	r7, r3
 800bbb4:	3601      	adds	r6, #1
 800bbb6:	6861      	ldr	r1, [r4, #4]
 800bbb8:	9800      	ldr	r0, [sp, #0]
 800bbba:	f7ff fceb 	bl	800b594 <_Balloc>
 800bbbe:	1e02      	subs	r2, r0, #0
 800bbc0:	d103      	bne.n	800bbca <__mdiff+0x5a>
 800bbc2:	4b34      	ldr	r3, [pc, #208]	@ (800bc94 <__mdiff+0x124>)
 800bbc4:	4834      	ldr	r0, [pc, #208]	@ (800bc98 <__mdiff+0x128>)
 800bbc6:	4936      	ldr	r1, [pc, #216]	@ (800bca0 <__mdiff+0x130>)
 800bbc8:	e7e6      	b.n	800bb98 <__mdiff+0x28>
 800bbca:	6923      	ldr	r3, [r4, #16]
 800bbcc:	3414      	adds	r4, #20
 800bbce:	9300      	str	r3, [sp, #0]
 800bbd0:	009b      	lsls	r3, r3, #2
 800bbd2:	18e3      	adds	r3, r4, r3
 800bbd4:	0021      	movs	r1, r4
 800bbd6:	9401      	str	r4, [sp, #4]
 800bbd8:	003c      	movs	r4, r7
 800bbda:	9302      	str	r3, [sp, #8]
 800bbdc:	693b      	ldr	r3, [r7, #16]
 800bbde:	3414      	adds	r4, #20
 800bbe0:	009b      	lsls	r3, r3, #2
 800bbe2:	18e3      	adds	r3, r4, r3
 800bbe4:	9303      	str	r3, [sp, #12]
 800bbe6:	0003      	movs	r3, r0
 800bbe8:	60c6      	str	r6, [r0, #12]
 800bbea:	468c      	mov	ip, r1
 800bbec:	2000      	movs	r0, #0
 800bbee:	3314      	adds	r3, #20
 800bbf0:	9304      	str	r3, [sp, #16]
 800bbf2:	9305      	str	r3, [sp, #20]
 800bbf4:	4663      	mov	r3, ip
 800bbf6:	cb20      	ldmia	r3!, {r5}
 800bbf8:	b2a9      	uxth	r1, r5
 800bbfa:	000e      	movs	r6, r1
 800bbfc:	469c      	mov	ip, r3
 800bbfe:	cc08      	ldmia	r4!, {r3}
 800bc00:	0c2d      	lsrs	r5, r5, #16
 800bc02:	b299      	uxth	r1, r3
 800bc04:	1a71      	subs	r1, r6, r1
 800bc06:	1809      	adds	r1, r1, r0
 800bc08:	0c1b      	lsrs	r3, r3, #16
 800bc0a:	1408      	asrs	r0, r1, #16
 800bc0c:	1aeb      	subs	r3, r5, r3
 800bc0e:	181b      	adds	r3, r3, r0
 800bc10:	1418      	asrs	r0, r3, #16
 800bc12:	b289      	uxth	r1, r1
 800bc14:	041b      	lsls	r3, r3, #16
 800bc16:	4319      	orrs	r1, r3
 800bc18:	9b05      	ldr	r3, [sp, #20]
 800bc1a:	c302      	stmia	r3!, {r1}
 800bc1c:	9305      	str	r3, [sp, #20]
 800bc1e:	9b03      	ldr	r3, [sp, #12]
 800bc20:	42a3      	cmp	r3, r4
 800bc22:	d8e7      	bhi.n	800bbf4 <__mdiff+0x84>
 800bc24:	0039      	movs	r1, r7
 800bc26:	9c03      	ldr	r4, [sp, #12]
 800bc28:	3115      	adds	r1, #21
 800bc2a:	2304      	movs	r3, #4
 800bc2c:	428c      	cmp	r4, r1
 800bc2e:	d304      	bcc.n	800bc3a <__mdiff+0xca>
 800bc30:	1be3      	subs	r3, r4, r7
 800bc32:	3b15      	subs	r3, #21
 800bc34:	089b      	lsrs	r3, r3, #2
 800bc36:	3301      	adds	r3, #1
 800bc38:	009b      	lsls	r3, r3, #2
 800bc3a:	9901      	ldr	r1, [sp, #4]
 800bc3c:	18cd      	adds	r5, r1, r3
 800bc3e:	9904      	ldr	r1, [sp, #16]
 800bc40:	002e      	movs	r6, r5
 800bc42:	18cb      	adds	r3, r1, r3
 800bc44:	001f      	movs	r7, r3
 800bc46:	9902      	ldr	r1, [sp, #8]
 800bc48:	428e      	cmp	r6, r1
 800bc4a:	d311      	bcc.n	800bc70 <__mdiff+0x100>
 800bc4c:	9c02      	ldr	r4, [sp, #8]
 800bc4e:	1ee9      	subs	r1, r5, #3
 800bc50:	2000      	movs	r0, #0
 800bc52:	428c      	cmp	r4, r1
 800bc54:	d304      	bcc.n	800bc60 <__mdiff+0xf0>
 800bc56:	0021      	movs	r1, r4
 800bc58:	3103      	adds	r1, #3
 800bc5a:	1b49      	subs	r1, r1, r5
 800bc5c:	0889      	lsrs	r1, r1, #2
 800bc5e:	0088      	lsls	r0, r1, #2
 800bc60:	181b      	adds	r3, r3, r0
 800bc62:	3b04      	subs	r3, #4
 800bc64:	6819      	ldr	r1, [r3, #0]
 800bc66:	2900      	cmp	r1, #0
 800bc68:	d010      	beq.n	800bc8c <__mdiff+0x11c>
 800bc6a:	9b00      	ldr	r3, [sp, #0]
 800bc6c:	6113      	str	r3, [r2, #16]
 800bc6e:	e798      	b.n	800bba2 <__mdiff+0x32>
 800bc70:	4684      	mov	ip, r0
 800bc72:	ce02      	ldmia	r6!, {r1}
 800bc74:	b288      	uxth	r0, r1
 800bc76:	4460      	add	r0, ip
 800bc78:	1400      	asrs	r0, r0, #16
 800bc7a:	0c0c      	lsrs	r4, r1, #16
 800bc7c:	1904      	adds	r4, r0, r4
 800bc7e:	4461      	add	r1, ip
 800bc80:	1420      	asrs	r0, r4, #16
 800bc82:	b289      	uxth	r1, r1
 800bc84:	0424      	lsls	r4, r4, #16
 800bc86:	4321      	orrs	r1, r4
 800bc88:	c702      	stmia	r7!, {r1}
 800bc8a:	e7dc      	b.n	800bc46 <__mdiff+0xd6>
 800bc8c:	9900      	ldr	r1, [sp, #0]
 800bc8e:	3901      	subs	r1, #1
 800bc90:	9100      	str	r1, [sp, #0]
 800bc92:	e7e6      	b.n	800bc62 <__mdiff+0xf2>
 800bc94:	0800cfa5 	.word	0x0800cfa5
 800bc98:	0800d016 	.word	0x0800d016
 800bc9c:	00000237 	.word	0x00000237
 800bca0:	00000245 	.word	0x00000245

0800bca4 <__ulp>:
 800bca4:	b510      	push	{r4, lr}
 800bca6:	2400      	movs	r4, #0
 800bca8:	4b0c      	ldr	r3, [pc, #48]	@ (800bcdc <__ulp+0x38>)
 800bcaa:	4a0d      	ldr	r2, [pc, #52]	@ (800bce0 <__ulp+0x3c>)
 800bcac:	400b      	ands	r3, r1
 800bcae:	189b      	adds	r3, r3, r2
 800bcb0:	42a3      	cmp	r3, r4
 800bcb2:	dc06      	bgt.n	800bcc2 <__ulp+0x1e>
 800bcb4:	425b      	negs	r3, r3
 800bcb6:	151a      	asrs	r2, r3, #20
 800bcb8:	2a13      	cmp	r2, #19
 800bcba:	dc05      	bgt.n	800bcc8 <__ulp+0x24>
 800bcbc:	2380      	movs	r3, #128	@ 0x80
 800bcbe:	031b      	lsls	r3, r3, #12
 800bcc0:	4113      	asrs	r3, r2
 800bcc2:	0019      	movs	r1, r3
 800bcc4:	0020      	movs	r0, r4
 800bcc6:	bd10      	pop	{r4, pc}
 800bcc8:	3a14      	subs	r2, #20
 800bcca:	2401      	movs	r4, #1
 800bccc:	2a1e      	cmp	r2, #30
 800bcce:	dc02      	bgt.n	800bcd6 <__ulp+0x32>
 800bcd0:	2480      	movs	r4, #128	@ 0x80
 800bcd2:	0624      	lsls	r4, r4, #24
 800bcd4:	40d4      	lsrs	r4, r2
 800bcd6:	2300      	movs	r3, #0
 800bcd8:	e7f3      	b.n	800bcc2 <__ulp+0x1e>
 800bcda:	46c0      	nop			@ (mov r8, r8)
 800bcdc:	7ff00000 	.word	0x7ff00000
 800bce0:	fcc00000 	.word	0xfcc00000

0800bce4 <__b2d>:
 800bce4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bce6:	0006      	movs	r6, r0
 800bce8:	6903      	ldr	r3, [r0, #16]
 800bcea:	3614      	adds	r6, #20
 800bcec:	009b      	lsls	r3, r3, #2
 800bcee:	18f3      	adds	r3, r6, r3
 800bcf0:	1f1d      	subs	r5, r3, #4
 800bcf2:	682c      	ldr	r4, [r5, #0]
 800bcf4:	000f      	movs	r7, r1
 800bcf6:	0020      	movs	r0, r4
 800bcf8:	9301      	str	r3, [sp, #4]
 800bcfa:	f7ff fd43 	bl	800b784 <__hi0bits>
 800bcfe:	2220      	movs	r2, #32
 800bd00:	1a12      	subs	r2, r2, r0
 800bd02:	603a      	str	r2, [r7, #0]
 800bd04:	0003      	movs	r3, r0
 800bd06:	4a1c      	ldr	r2, [pc, #112]	@ (800bd78 <__b2d+0x94>)
 800bd08:	280a      	cmp	r0, #10
 800bd0a:	dc15      	bgt.n	800bd38 <__b2d+0x54>
 800bd0c:	210b      	movs	r1, #11
 800bd0e:	0027      	movs	r7, r4
 800bd10:	1a09      	subs	r1, r1, r0
 800bd12:	40cf      	lsrs	r7, r1
 800bd14:	433a      	orrs	r2, r7
 800bd16:	468c      	mov	ip, r1
 800bd18:	0011      	movs	r1, r2
 800bd1a:	2200      	movs	r2, #0
 800bd1c:	42ae      	cmp	r6, r5
 800bd1e:	d202      	bcs.n	800bd26 <__b2d+0x42>
 800bd20:	9a01      	ldr	r2, [sp, #4]
 800bd22:	3a08      	subs	r2, #8
 800bd24:	6812      	ldr	r2, [r2, #0]
 800bd26:	3315      	adds	r3, #21
 800bd28:	409c      	lsls	r4, r3
 800bd2a:	4663      	mov	r3, ip
 800bd2c:	0027      	movs	r7, r4
 800bd2e:	40da      	lsrs	r2, r3
 800bd30:	4317      	orrs	r7, r2
 800bd32:	0038      	movs	r0, r7
 800bd34:	b003      	add	sp, #12
 800bd36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd38:	2700      	movs	r7, #0
 800bd3a:	42ae      	cmp	r6, r5
 800bd3c:	d202      	bcs.n	800bd44 <__b2d+0x60>
 800bd3e:	9d01      	ldr	r5, [sp, #4]
 800bd40:	3d08      	subs	r5, #8
 800bd42:	682f      	ldr	r7, [r5, #0]
 800bd44:	210b      	movs	r1, #11
 800bd46:	4249      	negs	r1, r1
 800bd48:	468c      	mov	ip, r1
 800bd4a:	449c      	add	ip, r3
 800bd4c:	2b0b      	cmp	r3, #11
 800bd4e:	d010      	beq.n	800bd72 <__b2d+0x8e>
 800bd50:	4661      	mov	r1, ip
 800bd52:	2320      	movs	r3, #32
 800bd54:	408c      	lsls	r4, r1
 800bd56:	1a5b      	subs	r3, r3, r1
 800bd58:	0039      	movs	r1, r7
 800bd5a:	40d9      	lsrs	r1, r3
 800bd5c:	430c      	orrs	r4, r1
 800bd5e:	4322      	orrs	r2, r4
 800bd60:	0011      	movs	r1, r2
 800bd62:	2200      	movs	r2, #0
 800bd64:	42b5      	cmp	r5, r6
 800bd66:	d901      	bls.n	800bd6c <__b2d+0x88>
 800bd68:	3d04      	subs	r5, #4
 800bd6a:	682a      	ldr	r2, [r5, #0]
 800bd6c:	4664      	mov	r4, ip
 800bd6e:	40a7      	lsls	r7, r4
 800bd70:	e7dd      	b.n	800bd2e <__b2d+0x4a>
 800bd72:	4322      	orrs	r2, r4
 800bd74:	0011      	movs	r1, r2
 800bd76:	e7dc      	b.n	800bd32 <__b2d+0x4e>
 800bd78:	3ff00000 	.word	0x3ff00000

0800bd7c <__d2b>:
 800bd7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bd7e:	2101      	movs	r1, #1
 800bd80:	0016      	movs	r6, r2
 800bd82:	001f      	movs	r7, r3
 800bd84:	f7ff fc06 	bl	800b594 <_Balloc>
 800bd88:	1e04      	subs	r4, r0, #0
 800bd8a:	d105      	bne.n	800bd98 <__d2b+0x1c>
 800bd8c:	0022      	movs	r2, r4
 800bd8e:	4b25      	ldr	r3, [pc, #148]	@ (800be24 <__d2b+0xa8>)
 800bd90:	4825      	ldr	r0, [pc, #148]	@ (800be28 <__d2b+0xac>)
 800bd92:	4926      	ldr	r1, [pc, #152]	@ (800be2c <__d2b+0xb0>)
 800bd94:	f7fe f8f8 	bl	8009f88 <__assert_func>
 800bd98:	033b      	lsls	r3, r7, #12
 800bd9a:	007d      	lsls	r5, r7, #1
 800bd9c:	0b1b      	lsrs	r3, r3, #12
 800bd9e:	0d6d      	lsrs	r5, r5, #21
 800bda0:	d002      	beq.n	800bda8 <__d2b+0x2c>
 800bda2:	2280      	movs	r2, #128	@ 0x80
 800bda4:	0352      	lsls	r2, r2, #13
 800bda6:	4313      	orrs	r3, r2
 800bda8:	9301      	str	r3, [sp, #4]
 800bdaa:	2e00      	cmp	r6, #0
 800bdac:	d025      	beq.n	800bdfa <__d2b+0x7e>
 800bdae:	4668      	mov	r0, sp
 800bdb0:	9600      	str	r6, [sp, #0]
 800bdb2:	f7ff fd08 	bl	800b7c6 <__lo0bits>
 800bdb6:	9b01      	ldr	r3, [sp, #4]
 800bdb8:	9900      	ldr	r1, [sp, #0]
 800bdba:	2800      	cmp	r0, #0
 800bdbc:	d01b      	beq.n	800bdf6 <__d2b+0x7a>
 800bdbe:	2220      	movs	r2, #32
 800bdc0:	001e      	movs	r6, r3
 800bdc2:	1a12      	subs	r2, r2, r0
 800bdc4:	4096      	lsls	r6, r2
 800bdc6:	0032      	movs	r2, r6
 800bdc8:	40c3      	lsrs	r3, r0
 800bdca:	430a      	orrs	r2, r1
 800bdcc:	6162      	str	r2, [r4, #20]
 800bdce:	9301      	str	r3, [sp, #4]
 800bdd0:	9e01      	ldr	r6, [sp, #4]
 800bdd2:	61a6      	str	r6, [r4, #24]
 800bdd4:	1e73      	subs	r3, r6, #1
 800bdd6:	419e      	sbcs	r6, r3
 800bdd8:	3601      	adds	r6, #1
 800bdda:	6126      	str	r6, [r4, #16]
 800bddc:	2d00      	cmp	r5, #0
 800bdde:	d014      	beq.n	800be0a <__d2b+0x8e>
 800bde0:	2635      	movs	r6, #53	@ 0x35
 800bde2:	4b13      	ldr	r3, [pc, #76]	@ (800be30 <__d2b+0xb4>)
 800bde4:	18ed      	adds	r5, r5, r3
 800bde6:	9b08      	ldr	r3, [sp, #32]
 800bde8:	182d      	adds	r5, r5, r0
 800bdea:	601d      	str	r5, [r3, #0]
 800bdec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdee:	1a36      	subs	r6, r6, r0
 800bdf0:	601e      	str	r6, [r3, #0]
 800bdf2:	0020      	movs	r0, r4
 800bdf4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bdf6:	6161      	str	r1, [r4, #20]
 800bdf8:	e7ea      	b.n	800bdd0 <__d2b+0x54>
 800bdfa:	a801      	add	r0, sp, #4
 800bdfc:	f7ff fce3 	bl	800b7c6 <__lo0bits>
 800be00:	9b01      	ldr	r3, [sp, #4]
 800be02:	2601      	movs	r6, #1
 800be04:	6163      	str	r3, [r4, #20]
 800be06:	3020      	adds	r0, #32
 800be08:	e7e7      	b.n	800bdda <__d2b+0x5e>
 800be0a:	4b0a      	ldr	r3, [pc, #40]	@ (800be34 <__d2b+0xb8>)
 800be0c:	18c0      	adds	r0, r0, r3
 800be0e:	9b08      	ldr	r3, [sp, #32]
 800be10:	6018      	str	r0, [r3, #0]
 800be12:	4b09      	ldr	r3, [pc, #36]	@ (800be38 <__d2b+0xbc>)
 800be14:	18f3      	adds	r3, r6, r3
 800be16:	009b      	lsls	r3, r3, #2
 800be18:	18e3      	adds	r3, r4, r3
 800be1a:	6958      	ldr	r0, [r3, #20]
 800be1c:	f7ff fcb2 	bl	800b784 <__hi0bits>
 800be20:	0176      	lsls	r6, r6, #5
 800be22:	e7e3      	b.n	800bdec <__d2b+0x70>
 800be24:	0800cfa5 	.word	0x0800cfa5
 800be28:	0800d016 	.word	0x0800d016
 800be2c:	0000030f 	.word	0x0000030f
 800be30:	fffffbcd 	.word	0xfffffbcd
 800be34:	fffffbce 	.word	0xfffffbce
 800be38:	3fffffff 	.word	0x3fffffff

0800be3c <__ratio>:
 800be3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800be3e:	b087      	sub	sp, #28
 800be40:	000f      	movs	r7, r1
 800be42:	a904      	add	r1, sp, #16
 800be44:	0006      	movs	r6, r0
 800be46:	f7ff ff4d 	bl	800bce4 <__b2d>
 800be4a:	9000      	str	r0, [sp, #0]
 800be4c:	9101      	str	r1, [sp, #4]
 800be4e:	9b00      	ldr	r3, [sp, #0]
 800be50:	9c01      	ldr	r4, [sp, #4]
 800be52:	0038      	movs	r0, r7
 800be54:	a905      	add	r1, sp, #20
 800be56:	9302      	str	r3, [sp, #8]
 800be58:	9403      	str	r4, [sp, #12]
 800be5a:	f7ff ff43 	bl	800bce4 <__b2d>
 800be5e:	000d      	movs	r5, r1
 800be60:	0002      	movs	r2, r0
 800be62:	000b      	movs	r3, r1
 800be64:	6930      	ldr	r0, [r6, #16]
 800be66:	6939      	ldr	r1, [r7, #16]
 800be68:	9e04      	ldr	r6, [sp, #16]
 800be6a:	1a40      	subs	r0, r0, r1
 800be6c:	9905      	ldr	r1, [sp, #20]
 800be6e:	0140      	lsls	r0, r0, #5
 800be70:	1a71      	subs	r1, r6, r1
 800be72:	1841      	adds	r1, r0, r1
 800be74:	0508      	lsls	r0, r1, #20
 800be76:	2900      	cmp	r1, #0
 800be78:	dd08      	ble.n	800be8c <__ratio+0x50>
 800be7a:	9901      	ldr	r1, [sp, #4]
 800be7c:	1841      	adds	r1, r0, r1
 800be7e:	9103      	str	r1, [sp, #12]
 800be80:	9802      	ldr	r0, [sp, #8]
 800be82:	9903      	ldr	r1, [sp, #12]
 800be84:	f7f5 f82e 	bl	8000ee4 <__aeabi_ddiv>
 800be88:	b007      	add	sp, #28
 800be8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be8c:	1a2b      	subs	r3, r5, r0
 800be8e:	e7f7      	b.n	800be80 <__ratio+0x44>

0800be90 <__copybits>:
 800be90:	b570      	push	{r4, r5, r6, lr}
 800be92:	0014      	movs	r4, r2
 800be94:	0005      	movs	r5, r0
 800be96:	3901      	subs	r1, #1
 800be98:	6913      	ldr	r3, [r2, #16]
 800be9a:	1149      	asrs	r1, r1, #5
 800be9c:	3101      	adds	r1, #1
 800be9e:	0089      	lsls	r1, r1, #2
 800bea0:	3414      	adds	r4, #20
 800bea2:	009b      	lsls	r3, r3, #2
 800bea4:	1841      	adds	r1, r0, r1
 800bea6:	18e3      	adds	r3, r4, r3
 800bea8:	42a3      	cmp	r3, r4
 800beaa:	d80d      	bhi.n	800bec8 <__copybits+0x38>
 800beac:	0014      	movs	r4, r2
 800beae:	3411      	adds	r4, #17
 800beb0:	2500      	movs	r5, #0
 800beb2:	42a3      	cmp	r3, r4
 800beb4:	d303      	bcc.n	800bebe <__copybits+0x2e>
 800beb6:	1a9b      	subs	r3, r3, r2
 800beb8:	3b11      	subs	r3, #17
 800beba:	089b      	lsrs	r3, r3, #2
 800bebc:	009d      	lsls	r5, r3, #2
 800bebe:	2300      	movs	r3, #0
 800bec0:	1940      	adds	r0, r0, r5
 800bec2:	4281      	cmp	r1, r0
 800bec4:	d803      	bhi.n	800bece <__copybits+0x3e>
 800bec6:	bd70      	pop	{r4, r5, r6, pc}
 800bec8:	cc40      	ldmia	r4!, {r6}
 800beca:	c540      	stmia	r5!, {r6}
 800becc:	e7ec      	b.n	800bea8 <__copybits+0x18>
 800bece:	c008      	stmia	r0!, {r3}
 800bed0:	e7f7      	b.n	800bec2 <__copybits+0x32>

0800bed2 <__any_on>:
 800bed2:	0002      	movs	r2, r0
 800bed4:	6900      	ldr	r0, [r0, #16]
 800bed6:	b510      	push	{r4, lr}
 800bed8:	3214      	adds	r2, #20
 800beda:	114b      	asrs	r3, r1, #5
 800bedc:	4298      	cmp	r0, r3
 800bede:	db13      	blt.n	800bf08 <__any_on+0x36>
 800bee0:	dd0c      	ble.n	800befc <__any_on+0x2a>
 800bee2:	241f      	movs	r4, #31
 800bee4:	0008      	movs	r0, r1
 800bee6:	4020      	ands	r0, r4
 800bee8:	4221      	tst	r1, r4
 800beea:	d007      	beq.n	800befc <__any_on+0x2a>
 800beec:	0099      	lsls	r1, r3, #2
 800beee:	588c      	ldr	r4, [r1, r2]
 800bef0:	0021      	movs	r1, r4
 800bef2:	40c1      	lsrs	r1, r0
 800bef4:	4081      	lsls	r1, r0
 800bef6:	2001      	movs	r0, #1
 800bef8:	428c      	cmp	r4, r1
 800befa:	d104      	bne.n	800bf06 <__any_on+0x34>
 800befc:	009b      	lsls	r3, r3, #2
 800befe:	18d3      	adds	r3, r2, r3
 800bf00:	4293      	cmp	r3, r2
 800bf02:	d803      	bhi.n	800bf0c <__any_on+0x3a>
 800bf04:	2000      	movs	r0, #0
 800bf06:	bd10      	pop	{r4, pc}
 800bf08:	0003      	movs	r3, r0
 800bf0a:	e7f7      	b.n	800befc <__any_on+0x2a>
 800bf0c:	3b04      	subs	r3, #4
 800bf0e:	6819      	ldr	r1, [r3, #0]
 800bf10:	2900      	cmp	r1, #0
 800bf12:	d0f5      	beq.n	800bf00 <__any_on+0x2e>
 800bf14:	2001      	movs	r0, #1
 800bf16:	e7f6      	b.n	800bf06 <__any_on+0x34>

0800bf18 <_strtol_l.isra.0>:
 800bf18:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf1a:	b085      	sub	sp, #20
 800bf1c:	0017      	movs	r7, r2
 800bf1e:	001e      	movs	r6, r3
 800bf20:	9003      	str	r0, [sp, #12]
 800bf22:	9101      	str	r1, [sp, #4]
 800bf24:	2b24      	cmp	r3, #36	@ 0x24
 800bf26:	d823      	bhi.n	800bf70 <_strtol_l.isra.0+0x58>
 800bf28:	000c      	movs	r4, r1
 800bf2a:	2b01      	cmp	r3, #1
 800bf2c:	d020      	beq.n	800bf70 <_strtol_l.isra.0+0x58>
 800bf2e:	4b3d      	ldr	r3, [pc, #244]	@ (800c024 <_strtol_l.isra.0+0x10c>)
 800bf30:	2208      	movs	r2, #8
 800bf32:	469c      	mov	ip, r3
 800bf34:	0023      	movs	r3, r4
 800bf36:	4661      	mov	r1, ip
 800bf38:	781d      	ldrb	r5, [r3, #0]
 800bf3a:	3401      	adds	r4, #1
 800bf3c:	5d48      	ldrb	r0, [r1, r5]
 800bf3e:	0001      	movs	r1, r0
 800bf40:	4011      	ands	r1, r2
 800bf42:	4210      	tst	r0, r2
 800bf44:	d1f6      	bne.n	800bf34 <_strtol_l.isra.0+0x1c>
 800bf46:	2d2d      	cmp	r5, #45	@ 0x2d
 800bf48:	d119      	bne.n	800bf7e <_strtol_l.isra.0+0x66>
 800bf4a:	7825      	ldrb	r5, [r4, #0]
 800bf4c:	1c9c      	adds	r4, r3, #2
 800bf4e:	2301      	movs	r3, #1
 800bf50:	9300      	str	r3, [sp, #0]
 800bf52:	2210      	movs	r2, #16
 800bf54:	0033      	movs	r3, r6
 800bf56:	4393      	bics	r3, r2
 800bf58:	d11d      	bne.n	800bf96 <_strtol_l.isra.0+0x7e>
 800bf5a:	2d30      	cmp	r5, #48	@ 0x30
 800bf5c:	d115      	bne.n	800bf8a <_strtol_l.isra.0+0x72>
 800bf5e:	2120      	movs	r1, #32
 800bf60:	7823      	ldrb	r3, [r4, #0]
 800bf62:	438b      	bics	r3, r1
 800bf64:	2b58      	cmp	r3, #88	@ 0x58
 800bf66:	d110      	bne.n	800bf8a <_strtol_l.isra.0+0x72>
 800bf68:	7865      	ldrb	r5, [r4, #1]
 800bf6a:	3402      	adds	r4, #2
 800bf6c:	2610      	movs	r6, #16
 800bf6e:	e012      	b.n	800bf96 <_strtol_l.isra.0+0x7e>
 800bf70:	f7fd ffbe 	bl	8009ef0 <__errno>
 800bf74:	2316      	movs	r3, #22
 800bf76:	6003      	str	r3, [r0, #0]
 800bf78:	2000      	movs	r0, #0
 800bf7a:	b005      	add	sp, #20
 800bf7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf7e:	9100      	str	r1, [sp, #0]
 800bf80:	2d2b      	cmp	r5, #43	@ 0x2b
 800bf82:	d1e6      	bne.n	800bf52 <_strtol_l.isra.0+0x3a>
 800bf84:	7825      	ldrb	r5, [r4, #0]
 800bf86:	1c9c      	adds	r4, r3, #2
 800bf88:	e7e3      	b.n	800bf52 <_strtol_l.isra.0+0x3a>
 800bf8a:	2e00      	cmp	r6, #0
 800bf8c:	d1ee      	bne.n	800bf6c <_strtol_l.isra.0+0x54>
 800bf8e:	360a      	adds	r6, #10
 800bf90:	2d30      	cmp	r5, #48	@ 0x30
 800bf92:	d100      	bne.n	800bf96 <_strtol_l.isra.0+0x7e>
 800bf94:	3e02      	subs	r6, #2
 800bf96:	4a24      	ldr	r2, [pc, #144]	@ (800c028 <_strtol_l.isra.0+0x110>)
 800bf98:	9b00      	ldr	r3, [sp, #0]
 800bf9a:	4694      	mov	ip, r2
 800bf9c:	4463      	add	r3, ip
 800bf9e:	0031      	movs	r1, r6
 800bfa0:	0018      	movs	r0, r3
 800bfa2:	9302      	str	r3, [sp, #8]
 800bfa4:	f7f4 f950 	bl	8000248 <__aeabi_uidivmod>
 800bfa8:	2200      	movs	r2, #0
 800bfaa:	4684      	mov	ip, r0
 800bfac:	0010      	movs	r0, r2
 800bfae:	002b      	movs	r3, r5
 800bfb0:	3b30      	subs	r3, #48	@ 0x30
 800bfb2:	2b09      	cmp	r3, #9
 800bfb4:	d811      	bhi.n	800bfda <_strtol_l.isra.0+0xc2>
 800bfb6:	001d      	movs	r5, r3
 800bfb8:	42ae      	cmp	r6, r5
 800bfba:	dd1d      	ble.n	800bff8 <_strtol_l.isra.0+0xe0>
 800bfbc:	1c53      	adds	r3, r2, #1
 800bfbe:	d009      	beq.n	800bfd4 <_strtol_l.isra.0+0xbc>
 800bfc0:	2201      	movs	r2, #1
 800bfc2:	4252      	negs	r2, r2
 800bfc4:	4584      	cmp	ip, r0
 800bfc6:	d305      	bcc.n	800bfd4 <_strtol_l.isra.0+0xbc>
 800bfc8:	d101      	bne.n	800bfce <_strtol_l.isra.0+0xb6>
 800bfca:	42a9      	cmp	r1, r5
 800bfcc:	db11      	blt.n	800bff2 <_strtol_l.isra.0+0xda>
 800bfce:	2201      	movs	r2, #1
 800bfd0:	4370      	muls	r0, r6
 800bfd2:	1828      	adds	r0, r5, r0
 800bfd4:	7825      	ldrb	r5, [r4, #0]
 800bfd6:	3401      	adds	r4, #1
 800bfd8:	e7e9      	b.n	800bfae <_strtol_l.isra.0+0x96>
 800bfda:	002b      	movs	r3, r5
 800bfdc:	3b41      	subs	r3, #65	@ 0x41
 800bfde:	2b19      	cmp	r3, #25
 800bfe0:	d801      	bhi.n	800bfe6 <_strtol_l.isra.0+0xce>
 800bfe2:	3d37      	subs	r5, #55	@ 0x37
 800bfe4:	e7e8      	b.n	800bfb8 <_strtol_l.isra.0+0xa0>
 800bfe6:	002b      	movs	r3, r5
 800bfe8:	3b61      	subs	r3, #97	@ 0x61
 800bfea:	2b19      	cmp	r3, #25
 800bfec:	d804      	bhi.n	800bff8 <_strtol_l.isra.0+0xe0>
 800bfee:	3d57      	subs	r5, #87	@ 0x57
 800bff0:	e7e2      	b.n	800bfb8 <_strtol_l.isra.0+0xa0>
 800bff2:	2201      	movs	r2, #1
 800bff4:	4252      	negs	r2, r2
 800bff6:	e7ed      	b.n	800bfd4 <_strtol_l.isra.0+0xbc>
 800bff8:	1c53      	adds	r3, r2, #1
 800bffa:	d108      	bne.n	800c00e <_strtol_l.isra.0+0xf6>
 800bffc:	2322      	movs	r3, #34	@ 0x22
 800bffe:	9a03      	ldr	r2, [sp, #12]
 800c000:	9802      	ldr	r0, [sp, #8]
 800c002:	6013      	str	r3, [r2, #0]
 800c004:	2f00      	cmp	r7, #0
 800c006:	d0b8      	beq.n	800bf7a <_strtol_l.isra.0+0x62>
 800c008:	1e63      	subs	r3, r4, #1
 800c00a:	9301      	str	r3, [sp, #4]
 800c00c:	e007      	b.n	800c01e <_strtol_l.isra.0+0x106>
 800c00e:	9b00      	ldr	r3, [sp, #0]
 800c010:	2b00      	cmp	r3, #0
 800c012:	d000      	beq.n	800c016 <_strtol_l.isra.0+0xfe>
 800c014:	4240      	negs	r0, r0
 800c016:	2f00      	cmp	r7, #0
 800c018:	d0af      	beq.n	800bf7a <_strtol_l.isra.0+0x62>
 800c01a:	2a00      	cmp	r2, #0
 800c01c:	d1f4      	bne.n	800c008 <_strtol_l.isra.0+0xf0>
 800c01e:	9b01      	ldr	r3, [sp, #4]
 800c020:	603b      	str	r3, [r7, #0]
 800c022:	e7aa      	b.n	800bf7a <_strtol_l.isra.0+0x62>
 800c024:	0800d0d1 	.word	0x0800d0d1
 800c028:	7fffffff 	.word	0x7fffffff

0800c02c <_strtol_r>:
 800c02c:	b510      	push	{r4, lr}
 800c02e:	f7ff ff73 	bl	800bf18 <_strtol_l.isra.0>
 800c032:	bd10      	pop	{r4, pc}

0800c034 <__ascii_wctomb>:
 800c034:	0003      	movs	r3, r0
 800c036:	1e08      	subs	r0, r1, #0
 800c038:	d005      	beq.n	800c046 <__ascii_wctomb+0x12>
 800c03a:	2aff      	cmp	r2, #255	@ 0xff
 800c03c:	d904      	bls.n	800c048 <__ascii_wctomb+0x14>
 800c03e:	228a      	movs	r2, #138	@ 0x8a
 800c040:	2001      	movs	r0, #1
 800c042:	601a      	str	r2, [r3, #0]
 800c044:	4240      	negs	r0, r0
 800c046:	4770      	bx	lr
 800c048:	2001      	movs	r0, #1
 800c04a:	700a      	strb	r2, [r1, #0]
 800c04c:	e7fb      	b.n	800c046 <__ascii_wctomb+0x12>
	...

0800c050 <__ssputs_r>:
 800c050:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c052:	688e      	ldr	r6, [r1, #8]
 800c054:	b085      	sub	sp, #20
 800c056:	001f      	movs	r7, r3
 800c058:	000c      	movs	r4, r1
 800c05a:	680b      	ldr	r3, [r1, #0]
 800c05c:	9002      	str	r0, [sp, #8]
 800c05e:	9203      	str	r2, [sp, #12]
 800c060:	42be      	cmp	r6, r7
 800c062:	d830      	bhi.n	800c0c6 <__ssputs_r+0x76>
 800c064:	210c      	movs	r1, #12
 800c066:	5e62      	ldrsh	r2, [r4, r1]
 800c068:	2190      	movs	r1, #144	@ 0x90
 800c06a:	00c9      	lsls	r1, r1, #3
 800c06c:	420a      	tst	r2, r1
 800c06e:	d028      	beq.n	800c0c2 <__ssputs_r+0x72>
 800c070:	2003      	movs	r0, #3
 800c072:	6921      	ldr	r1, [r4, #16]
 800c074:	1a5b      	subs	r3, r3, r1
 800c076:	9301      	str	r3, [sp, #4]
 800c078:	6963      	ldr	r3, [r4, #20]
 800c07a:	4343      	muls	r3, r0
 800c07c:	9801      	ldr	r0, [sp, #4]
 800c07e:	0fdd      	lsrs	r5, r3, #31
 800c080:	18ed      	adds	r5, r5, r3
 800c082:	1c7b      	adds	r3, r7, #1
 800c084:	181b      	adds	r3, r3, r0
 800c086:	106d      	asrs	r5, r5, #1
 800c088:	42ab      	cmp	r3, r5
 800c08a:	d900      	bls.n	800c08e <__ssputs_r+0x3e>
 800c08c:	001d      	movs	r5, r3
 800c08e:	0552      	lsls	r2, r2, #21
 800c090:	d528      	bpl.n	800c0e4 <__ssputs_r+0x94>
 800c092:	0029      	movs	r1, r5
 800c094:	9802      	ldr	r0, [sp, #8]
 800c096:	f7ff f9db 	bl	800b450 <_malloc_r>
 800c09a:	1e06      	subs	r6, r0, #0
 800c09c:	d02c      	beq.n	800c0f8 <__ssputs_r+0xa8>
 800c09e:	9a01      	ldr	r2, [sp, #4]
 800c0a0:	6921      	ldr	r1, [r4, #16]
 800c0a2:	f7fd ff5d 	bl	8009f60 <memcpy>
 800c0a6:	89a2      	ldrh	r2, [r4, #12]
 800c0a8:	4b18      	ldr	r3, [pc, #96]	@ (800c10c <__ssputs_r+0xbc>)
 800c0aa:	401a      	ands	r2, r3
 800c0ac:	2380      	movs	r3, #128	@ 0x80
 800c0ae:	4313      	orrs	r3, r2
 800c0b0:	81a3      	strh	r3, [r4, #12]
 800c0b2:	9b01      	ldr	r3, [sp, #4]
 800c0b4:	6126      	str	r6, [r4, #16]
 800c0b6:	18f6      	adds	r6, r6, r3
 800c0b8:	6026      	str	r6, [r4, #0]
 800c0ba:	003e      	movs	r6, r7
 800c0bc:	6165      	str	r5, [r4, #20]
 800c0be:	1aed      	subs	r5, r5, r3
 800c0c0:	60a5      	str	r5, [r4, #8]
 800c0c2:	42be      	cmp	r6, r7
 800c0c4:	d900      	bls.n	800c0c8 <__ssputs_r+0x78>
 800c0c6:	003e      	movs	r6, r7
 800c0c8:	0032      	movs	r2, r6
 800c0ca:	9903      	ldr	r1, [sp, #12]
 800c0cc:	6820      	ldr	r0, [r4, #0]
 800c0ce:	f000 f9df 	bl	800c490 <memmove>
 800c0d2:	2000      	movs	r0, #0
 800c0d4:	68a3      	ldr	r3, [r4, #8]
 800c0d6:	1b9b      	subs	r3, r3, r6
 800c0d8:	60a3      	str	r3, [r4, #8]
 800c0da:	6823      	ldr	r3, [r4, #0]
 800c0dc:	199b      	adds	r3, r3, r6
 800c0de:	6023      	str	r3, [r4, #0]
 800c0e0:	b005      	add	sp, #20
 800c0e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c0e4:	002a      	movs	r2, r5
 800c0e6:	9802      	ldr	r0, [sp, #8]
 800c0e8:	f000 fa38 	bl	800c55c <_realloc_r>
 800c0ec:	1e06      	subs	r6, r0, #0
 800c0ee:	d1e0      	bne.n	800c0b2 <__ssputs_r+0x62>
 800c0f0:	6921      	ldr	r1, [r4, #16]
 800c0f2:	9802      	ldr	r0, [sp, #8]
 800c0f4:	f7fe fddc 	bl	800acb0 <_free_r>
 800c0f8:	230c      	movs	r3, #12
 800c0fa:	2001      	movs	r0, #1
 800c0fc:	9a02      	ldr	r2, [sp, #8]
 800c0fe:	4240      	negs	r0, r0
 800c100:	6013      	str	r3, [r2, #0]
 800c102:	89a2      	ldrh	r2, [r4, #12]
 800c104:	3334      	adds	r3, #52	@ 0x34
 800c106:	4313      	orrs	r3, r2
 800c108:	81a3      	strh	r3, [r4, #12]
 800c10a:	e7e9      	b.n	800c0e0 <__ssputs_r+0x90>
 800c10c:	fffffb7f 	.word	0xfffffb7f

0800c110 <_svfiprintf_r>:
 800c110:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c112:	b0a1      	sub	sp, #132	@ 0x84
 800c114:	9003      	str	r0, [sp, #12]
 800c116:	001d      	movs	r5, r3
 800c118:	898b      	ldrh	r3, [r1, #12]
 800c11a:	000f      	movs	r7, r1
 800c11c:	0016      	movs	r6, r2
 800c11e:	061b      	lsls	r3, r3, #24
 800c120:	d511      	bpl.n	800c146 <_svfiprintf_r+0x36>
 800c122:	690b      	ldr	r3, [r1, #16]
 800c124:	2b00      	cmp	r3, #0
 800c126:	d10e      	bne.n	800c146 <_svfiprintf_r+0x36>
 800c128:	2140      	movs	r1, #64	@ 0x40
 800c12a:	f7ff f991 	bl	800b450 <_malloc_r>
 800c12e:	6038      	str	r0, [r7, #0]
 800c130:	6138      	str	r0, [r7, #16]
 800c132:	2800      	cmp	r0, #0
 800c134:	d105      	bne.n	800c142 <_svfiprintf_r+0x32>
 800c136:	230c      	movs	r3, #12
 800c138:	9a03      	ldr	r2, [sp, #12]
 800c13a:	6013      	str	r3, [r2, #0]
 800c13c:	2001      	movs	r0, #1
 800c13e:	4240      	negs	r0, r0
 800c140:	e0cf      	b.n	800c2e2 <_svfiprintf_r+0x1d2>
 800c142:	2340      	movs	r3, #64	@ 0x40
 800c144:	617b      	str	r3, [r7, #20]
 800c146:	2300      	movs	r3, #0
 800c148:	ac08      	add	r4, sp, #32
 800c14a:	6163      	str	r3, [r4, #20]
 800c14c:	3320      	adds	r3, #32
 800c14e:	7663      	strb	r3, [r4, #25]
 800c150:	3310      	adds	r3, #16
 800c152:	76a3      	strb	r3, [r4, #26]
 800c154:	9507      	str	r5, [sp, #28]
 800c156:	0035      	movs	r5, r6
 800c158:	782b      	ldrb	r3, [r5, #0]
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d001      	beq.n	800c162 <_svfiprintf_r+0x52>
 800c15e:	2b25      	cmp	r3, #37	@ 0x25
 800c160:	d148      	bne.n	800c1f4 <_svfiprintf_r+0xe4>
 800c162:	1bab      	subs	r3, r5, r6
 800c164:	9305      	str	r3, [sp, #20]
 800c166:	42b5      	cmp	r5, r6
 800c168:	d00b      	beq.n	800c182 <_svfiprintf_r+0x72>
 800c16a:	0032      	movs	r2, r6
 800c16c:	0039      	movs	r1, r7
 800c16e:	9803      	ldr	r0, [sp, #12]
 800c170:	f7ff ff6e 	bl	800c050 <__ssputs_r>
 800c174:	3001      	adds	r0, #1
 800c176:	d100      	bne.n	800c17a <_svfiprintf_r+0x6a>
 800c178:	e0ae      	b.n	800c2d8 <_svfiprintf_r+0x1c8>
 800c17a:	6963      	ldr	r3, [r4, #20]
 800c17c:	9a05      	ldr	r2, [sp, #20]
 800c17e:	189b      	adds	r3, r3, r2
 800c180:	6163      	str	r3, [r4, #20]
 800c182:	782b      	ldrb	r3, [r5, #0]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d100      	bne.n	800c18a <_svfiprintf_r+0x7a>
 800c188:	e0a6      	b.n	800c2d8 <_svfiprintf_r+0x1c8>
 800c18a:	2201      	movs	r2, #1
 800c18c:	2300      	movs	r3, #0
 800c18e:	4252      	negs	r2, r2
 800c190:	6062      	str	r2, [r4, #4]
 800c192:	a904      	add	r1, sp, #16
 800c194:	3254      	adds	r2, #84	@ 0x54
 800c196:	1852      	adds	r2, r2, r1
 800c198:	1c6e      	adds	r6, r5, #1
 800c19a:	6023      	str	r3, [r4, #0]
 800c19c:	60e3      	str	r3, [r4, #12]
 800c19e:	60a3      	str	r3, [r4, #8]
 800c1a0:	7013      	strb	r3, [r2, #0]
 800c1a2:	65a3      	str	r3, [r4, #88]	@ 0x58
 800c1a4:	4b54      	ldr	r3, [pc, #336]	@ (800c2f8 <_svfiprintf_r+0x1e8>)
 800c1a6:	2205      	movs	r2, #5
 800c1a8:	0018      	movs	r0, r3
 800c1aa:	7831      	ldrb	r1, [r6, #0]
 800c1ac:	9305      	str	r3, [sp, #20]
 800c1ae:	f7fd fecc 	bl	8009f4a <memchr>
 800c1b2:	1c75      	adds	r5, r6, #1
 800c1b4:	2800      	cmp	r0, #0
 800c1b6:	d11f      	bne.n	800c1f8 <_svfiprintf_r+0xe8>
 800c1b8:	6822      	ldr	r2, [r4, #0]
 800c1ba:	06d3      	lsls	r3, r2, #27
 800c1bc:	d504      	bpl.n	800c1c8 <_svfiprintf_r+0xb8>
 800c1be:	2353      	movs	r3, #83	@ 0x53
 800c1c0:	a904      	add	r1, sp, #16
 800c1c2:	185b      	adds	r3, r3, r1
 800c1c4:	2120      	movs	r1, #32
 800c1c6:	7019      	strb	r1, [r3, #0]
 800c1c8:	0713      	lsls	r3, r2, #28
 800c1ca:	d504      	bpl.n	800c1d6 <_svfiprintf_r+0xc6>
 800c1cc:	2353      	movs	r3, #83	@ 0x53
 800c1ce:	a904      	add	r1, sp, #16
 800c1d0:	185b      	adds	r3, r3, r1
 800c1d2:	212b      	movs	r1, #43	@ 0x2b
 800c1d4:	7019      	strb	r1, [r3, #0]
 800c1d6:	7833      	ldrb	r3, [r6, #0]
 800c1d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800c1da:	d016      	beq.n	800c20a <_svfiprintf_r+0xfa>
 800c1dc:	0035      	movs	r5, r6
 800c1de:	2100      	movs	r1, #0
 800c1e0:	200a      	movs	r0, #10
 800c1e2:	68e3      	ldr	r3, [r4, #12]
 800c1e4:	782a      	ldrb	r2, [r5, #0]
 800c1e6:	1c6e      	adds	r6, r5, #1
 800c1e8:	3a30      	subs	r2, #48	@ 0x30
 800c1ea:	2a09      	cmp	r2, #9
 800c1ec:	d950      	bls.n	800c290 <_svfiprintf_r+0x180>
 800c1ee:	2900      	cmp	r1, #0
 800c1f0:	d111      	bne.n	800c216 <_svfiprintf_r+0x106>
 800c1f2:	e017      	b.n	800c224 <_svfiprintf_r+0x114>
 800c1f4:	3501      	adds	r5, #1
 800c1f6:	e7af      	b.n	800c158 <_svfiprintf_r+0x48>
 800c1f8:	9b05      	ldr	r3, [sp, #20]
 800c1fa:	6822      	ldr	r2, [r4, #0]
 800c1fc:	1ac0      	subs	r0, r0, r3
 800c1fe:	2301      	movs	r3, #1
 800c200:	4083      	lsls	r3, r0
 800c202:	4313      	orrs	r3, r2
 800c204:	002e      	movs	r6, r5
 800c206:	6023      	str	r3, [r4, #0]
 800c208:	e7cc      	b.n	800c1a4 <_svfiprintf_r+0x94>
 800c20a:	9b07      	ldr	r3, [sp, #28]
 800c20c:	1d19      	adds	r1, r3, #4
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	9107      	str	r1, [sp, #28]
 800c212:	2b00      	cmp	r3, #0
 800c214:	db01      	blt.n	800c21a <_svfiprintf_r+0x10a>
 800c216:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c218:	e004      	b.n	800c224 <_svfiprintf_r+0x114>
 800c21a:	425b      	negs	r3, r3
 800c21c:	60e3      	str	r3, [r4, #12]
 800c21e:	2302      	movs	r3, #2
 800c220:	4313      	orrs	r3, r2
 800c222:	6023      	str	r3, [r4, #0]
 800c224:	782b      	ldrb	r3, [r5, #0]
 800c226:	2b2e      	cmp	r3, #46	@ 0x2e
 800c228:	d10c      	bne.n	800c244 <_svfiprintf_r+0x134>
 800c22a:	786b      	ldrb	r3, [r5, #1]
 800c22c:	2b2a      	cmp	r3, #42	@ 0x2a
 800c22e:	d134      	bne.n	800c29a <_svfiprintf_r+0x18a>
 800c230:	9b07      	ldr	r3, [sp, #28]
 800c232:	3502      	adds	r5, #2
 800c234:	1d1a      	adds	r2, r3, #4
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	9207      	str	r2, [sp, #28]
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	da01      	bge.n	800c242 <_svfiprintf_r+0x132>
 800c23e:	2301      	movs	r3, #1
 800c240:	425b      	negs	r3, r3
 800c242:	9309      	str	r3, [sp, #36]	@ 0x24
 800c244:	4e2d      	ldr	r6, [pc, #180]	@ (800c2fc <_svfiprintf_r+0x1ec>)
 800c246:	2203      	movs	r2, #3
 800c248:	0030      	movs	r0, r6
 800c24a:	7829      	ldrb	r1, [r5, #0]
 800c24c:	f7fd fe7d 	bl	8009f4a <memchr>
 800c250:	2800      	cmp	r0, #0
 800c252:	d006      	beq.n	800c262 <_svfiprintf_r+0x152>
 800c254:	2340      	movs	r3, #64	@ 0x40
 800c256:	1b80      	subs	r0, r0, r6
 800c258:	4083      	lsls	r3, r0
 800c25a:	6822      	ldr	r2, [r4, #0]
 800c25c:	3501      	adds	r5, #1
 800c25e:	4313      	orrs	r3, r2
 800c260:	6023      	str	r3, [r4, #0]
 800c262:	7829      	ldrb	r1, [r5, #0]
 800c264:	2206      	movs	r2, #6
 800c266:	4826      	ldr	r0, [pc, #152]	@ (800c300 <_svfiprintf_r+0x1f0>)
 800c268:	1c6e      	adds	r6, r5, #1
 800c26a:	7621      	strb	r1, [r4, #24]
 800c26c:	f7fd fe6d 	bl	8009f4a <memchr>
 800c270:	2800      	cmp	r0, #0
 800c272:	d038      	beq.n	800c2e6 <_svfiprintf_r+0x1d6>
 800c274:	4b23      	ldr	r3, [pc, #140]	@ (800c304 <_svfiprintf_r+0x1f4>)
 800c276:	2b00      	cmp	r3, #0
 800c278:	d122      	bne.n	800c2c0 <_svfiprintf_r+0x1b0>
 800c27a:	2207      	movs	r2, #7
 800c27c:	9b07      	ldr	r3, [sp, #28]
 800c27e:	3307      	adds	r3, #7
 800c280:	4393      	bics	r3, r2
 800c282:	3308      	adds	r3, #8
 800c284:	9307      	str	r3, [sp, #28]
 800c286:	6963      	ldr	r3, [r4, #20]
 800c288:	9a04      	ldr	r2, [sp, #16]
 800c28a:	189b      	adds	r3, r3, r2
 800c28c:	6163      	str	r3, [r4, #20]
 800c28e:	e762      	b.n	800c156 <_svfiprintf_r+0x46>
 800c290:	4343      	muls	r3, r0
 800c292:	0035      	movs	r5, r6
 800c294:	2101      	movs	r1, #1
 800c296:	189b      	adds	r3, r3, r2
 800c298:	e7a4      	b.n	800c1e4 <_svfiprintf_r+0xd4>
 800c29a:	2300      	movs	r3, #0
 800c29c:	200a      	movs	r0, #10
 800c29e:	0019      	movs	r1, r3
 800c2a0:	3501      	adds	r5, #1
 800c2a2:	6063      	str	r3, [r4, #4]
 800c2a4:	782a      	ldrb	r2, [r5, #0]
 800c2a6:	1c6e      	adds	r6, r5, #1
 800c2a8:	3a30      	subs	r2, #48	@ 0x30
 800c2aa:	2a09      	cmp	r2, #9
 800c2ac:	d903      	bls.n	800c2b6 <_svfiprintf_r+0x1a6>
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d0c8      	beq.n	800c244 <_svfiprintf_r+0x134>
 800c2b2:	9109      	str	r1, [sp, #36]	@ 0x24
 800c2b4:	e7c6      	b.n	800c244 <_svfiprintf_r+0x134>
 800c2b6:	4341      	muls	r1, r0
 800c2b8:	0035      	movs	r5, r6
 800c2ba:	2301      	movs	r3, #1
 800c2bc:	1889      	adds	r1, r1, r2
 800c2be:	e7f1      	b.n	800c2a4 <_svfiprintf_r+0x194>
 800c2c0:	aa07      	add	r2, sp, #28
 800c2c2:	9200      	str	r2, [sp, #0]
 800c2c4:	0021      	movs	r1, r4
 800c2c6:	003a      	movs	r2, r7
 800c2c8:	4b0f      	ldr	r3, [pc, #60]	@ (800c308 <_svfiprintf_r+0x1f8>)
 800c2ca:	9803      	ldr	r0, [sp, #12]
 800c2cc:	f7fc fdec 	bl	8008ea8 <_printf_float>
 800c2d0:	9004      	str	r0, [sp, #16]
 800c2d2:	9b04      	ldr	r3, [sp, #16]
 800c2d4:	3301      	adds	r3, #1
 800c2d6:	d1d6      	bne.n	800c286 <_svfiprintf_r+0x176>
 800c2d8:	89bb      	ldrh	r3, [r7, #12]
 800c2da:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800c2dc:	065b      	lsls	r3, r3, #25
 800c2de:	d500      	bpl.n	800c2e2 <_svfiprintf_r+0x1d2>
 800c2e0:	e72c      	b.n	800c13c <_svfiprintf_r+0x2c>
 800c2e2:	b021      	add	sp, #132	@ 0x84
 800c2e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c2e6:	aa07      	add	r2, sp, #28
 800c2e8:	9200      	str	r2, [sp, #0]
 800c2ea:	0021      	movs	r1, r4
 800c2ec:	003a      	movs	r2, r7
 800c2ee:	4b06      	ldr	r3, [pc, #24]	@ (800c308 <_svfiprintf_r+0x1f8>)
 800c2f0:	9803      	ldr	r0, [sp, #12]
 800c2f2:	f7fd f887 	bl	8009404 <_printf_i>
 800c2f6:	e7eb      	b.n	800c2d0 <_svfiprintf_r+0x1c0>
 800c2f8:	0800d06f 	.word	0x0800d06f
 800c2fc:	0800d075 	.word	0x0800d075
 800c300:	0800d079 	.word	0x0800d079
 800c304:	08008ea9 	.word	0x08008ea9
 800c308:	0800c051 	.word	0x0800c051

0800c30c <__sflush_r>:
 800c30c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c30e:	220c      	movs	r2, #12
 800c310:	5e8b      	ldrsh	r3, [r1, r2]
 800c312:	0005      	movs	r5, r0
 800c314:	000c      	movs	r4, r1
 800c316:	071a      	lsls	r2, r3, #28
 800c318:	d456      	bmi.n	800c3c8 <__sflush_r+0xbc>
 800c31a:	684a      	ldr	r2, [r1, #4]
 800c31c:	2a00      	cmp	r2, #0
 800c31e:	dc02      	bgt.n	800c326 <__sflush_r+0x1a>
 800c320:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800c322:	2a00      	cmp	r2, #0
 800c324:	dd4e      	ble.n	800c3c4 <__sflush_r+0xb8>
 800c326:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800c328:	2f00      	cmp	r7, #0
 800c32a:	d04b      	beq.n	800c3c4 <__sflush_r+0xb8>
 800c32c:	2200      	movs	r2, #0
 800c32e:	2080      	movs	r0, #128	@ 0x80
 800c330:	682e      	ldr	r6, [r5, #0]
 800c332:	602a      	str	r2, [r5, #0]
 800c334:	001a      	movs	r2, r3
 800c336:	0140      	lsls	r0, r0, #5
 800c338:	6a21      	ldr	r1, [r4, #32]
 800c33a:	4002      	ands	r2, r0
 800c33c:	4203      	tst	r3, r0
 800c33e:	d033      	beq.n	800c3a8 <__sflush_r+0x9c>
 800c340:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c342:	89a3      	ldrh	r3, [r4, #12]
 800c344:	075b      	lsls	r3, r3, #29
 800c346:	d506      	bpl.n	800c356 <__sflush_r+0x4a>
 800c348:	6863      	ldr	r3, [r4, #4]
 800c34a:	1ad2      	subs	r2, r2, r3
 800c34c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d001      	beq.n	800c356 <__sflush_r+0x4a>
 800c352:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c354:	1ad2      	subs	r2, r2, r3
 800c356:	2300      	movs	r3, #0
 800c358:	0028      	movs	r0, r5
 800c35a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800c35c:	6a21      	ldr	r1, [r4, #32]
 800c35e:	47b8      	blx	r7
 800c360:	89a2      	ldrh	r2, [r4, #12]
 800c362:	1c43      	adds	r3, r0, #1
 800c364:	d106      	bne.n	800c374 <__sflush_r+0x68>
 800c366:	6829      	ldr	r1, [r5, #0]
 800c368:	291d      	cmp	r1, #29
 800c36a:	d846      	bhi.n	800c3fa <__sflush_r+0xee>
 800c36c:	4b29      	ldr	r3, [pc, #164]	@ (800c414 <__sflush_r+0x108>)
 800c36e:	40cb      	lsrs	r3, r1
 800c370:	07db      	lsls	r3, r3, #31
 800c372:	d542      	bpl.n	800c3fa <__sflush_r+0xee>
 800c374:	2300      	movs	r3, #0
 800c376:	6063      	str	r3, [r4, #4]
 800c378:	6923      	ldr	r3, [r4, #16]
 800c37a:	6023      	str	r3, [r4, #0]
 800c37c:	04d2      	lsls	r2, r2, #19
 800c37e:	d505      	bpl.n	800c38c <__sflush_r+0x80>
 800c380:	1c43      	adds	r3, r0, #1
 800c382:	d102      	bne.n	800c38a <__sflush_r+0x7e>
 800c384:	682b      	ldr	r3, [r5, #0]
 800c386:	2b00      	cmp	r3, #0
 800c388:	d100      	bne.n	800c38c <__sflush_r+0x80>
 800c38a:	6560      	str	r0, [r4, #84]	@ 0x54
 800c38c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c38e:	602e      	str	r6, [r5, #0]
 800c390:	2900      	cmp	r1, #0
 800c392:	d017      	beq.n	800c3c4 <__sflush_r+0xb8>
 800c394:	0023      	movs	r3, r4
 800c396:	3344      	adds	r3, #68	@ 0x44
 800c398:	4299      	cmp	r1, r3
 800c39a:	d002      	beq.n	800c3a2 <__sflush_r+0x96>
 800c39c:	0028      	movs	r0, r5
 800c39e:	f7fe fc87 	bl	800acb0 <_free_r>
 800c3a2:	2300      	movs	r3, #0
 800c3a4:	6363      	str	r3, [r4, #52]	@ 0x34
 800c3a6:	e00d      	b.n	800c3c4 <__sflush_r+0xb8>
 800c3a8:	2301      	movs	r3, #1
 800c3aa:	0028      	movs	r0, r5
 800c3ac:	47b8      	blx	r7
 800c3ae:	0002      	movs	r2, r0
 800c3b0:	1c43      	adds	r3, r0, #1
 800c3b2:	d1c6      	bne.n	800c342 <__sflush_r+0x36>
 800c3b4:	682b      	ldr	r3, [r5, #0]
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d0c3      	beq.n	800c342 <__sflush_r+0x36>
 800c3ba:	2b1d      	cmp	r3, #29
 800c3bc:	d001      	beq.n	800c3c2 <__sflush_r+0xb6>
 800c3be:	2b16      	cmp	r3, #22
 800c3c0:	d11a      	bne.n	800c3f8 <__sflush_r+0xec>
 800c3c2:	602e      	str	r6, [r5, #0]
 800c3c4:	2000      	movs	r0, #0
 800c3c6:	e01e      	b.n	800c406 <__sflush_r+0xfa>
 800c3c8:	690e      	ldr	r6, [r1, #16]
 800c3ca:	2e00      	cmp	r6, #0
 800c3cc:	d0fa      	beq.n	800c3c4 <__sflush_r+0xb8>
 800c3ce:	680f      	ldr	r7, [r1, #0]
 800c3d0:	600e      	str	r6, [r1, #0]
 800c3d2:	1bba      	subs	r2, r7, r6
 800c3d4:	9201      	str	r2, [sp, #4]
 800c3d6:	2200      	movs	r2, #0
 800c3d8:	079b      	lsls	r3, r3, #30
 800c3da:	d100      	bne.n	800c3de <__sflush_r+0xd2>
 800c3dc:	694a      	ldr	r2, [r1, #20]
 800c3de:	60a2      	str	r2, [r4, #8]
 800c3e0:	9b01      	ldr	r3, [sp, #4]
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	ddee      	ble.n	800c3c4 <__sflush_r+0xb8>
 800c3e6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800c3e8:	0032      	movs	r2, r6
 800c3ea:	001f      	movs	r7, r3
 800c3ec:	0028      	movs	r0, r5
 800c3ee:	9b01      	ldr	r3, [sp, #4]
 800c3f0:	6a21      	ldr	r1, [r4, #32]
 800c3f2:	47b8      	blx	r7
 800c3f4:	2800      	cmp	r0, #0
 800c3f6:	dc07      	bgt.n	800c408 <__sflush_r+0xfc>
 800c3f8:	89a2      	ldrh	r2, [r4, #12]
 800c3fa:	2340      	movs	r3, #64	@ 0x40
 800c3fc:	2001      	movs	r0, #1
 800c3fe:	4313      	orrs	r3, r2
 800c400:	b21b      	sxth	r3, r3
 800c402:	81a3      	strh	r3, [r4, #12]
 800c404:	4240      	negs	r0, r0
 800c406:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c408:	9b01      	ldr	r3, [sp, #4]
 800c40a:	1836      	adds	r6, r6, r0
 800c40c:	1a1b      	subs	r3, r3, r0
 800c40e:	9301      	str	r3, [sp, #4]
 800c410:	e7e6      	b.n	800c3e0 <__sflush_r+0xd4>
 800c412:	46c0      	nop			@ (mov r8, r8)
 800c414:	20400001 	.word	0x20400001

0800c418 <_fflush_r>:
 800c418:	690b      	ldr	r3, [r1, #16]
 800c41a:	b570      	push	{r4, r5, r6, lr}
 800c41c:	0005      	movs	r5, r0
 800c41e:	000c      	movs	r4, r1
 800c420:	2b00      	cmp	r3, #0
 800c422:	d102      	bne.n	800c42a <_fflush_r+0x12>
 800c424:	2500      	movs	r5, #0
 800c426:	0028      	movs	r0, r5
 800c428:	bd70      	pop	{r4, r5, r6, pc}
 800c42a:	2800      	cmp	r0, #0
 800c42c:	d004      	beq.n	800c438 <_fflush_r+0x20>
 800c42e:	6a03      	ldr	r3, [r0, #32]
 800c430:	2b00      	cmp	r3, #0
 800c432:	d101      	bne.n	800c438 <_fflush_r+0x20>
 800c434:	f7fd fb8e 	bl	8009b54 <__sinit>
 800c438:	220c      	movs	r2, #12
 800c43a:	5ea3      	ldrsh	r3, [r4, r2]
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d0f1      	beq.n	800c424 <_fflush_r+0xc>
 800c440:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c442:	07d2      	lsls	r2, r2, #31
 800c444:	d404      	bmi.n	800c450 <_fflush_r+0x38>
 800c446:	059b      	lsls	r3, r3, #22
 800c448:	d402      	bmi.n	800c450 <_fflush_r+0x38>
 800c44a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c44c:	f7fd fd7b 	bl	8009f46 <__retarget_lock_acquire_recursive>
 800c450:	0028      	movs	r0, r5
 800c452:	0021      	movs	r1, r4
 800c454:	f7ff ff5a 	bl	800c30c <__sflush_r>
 800c458:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c45a:	0005      	movs	r5, r0
 800c45c:	07db      	lsls	r3, r3, #31
 800c45e:	d4e2      	bmi.n	800c426 <_fflush_r+0xe>
 800c460:	89a3      	ldrh	r3, [r4, #12]
 800c462:	059b      	lsls	r3, r3, #22
 800c464:	d4df      	bmi.n	800c426 <_fflush_r+0xe>
 800c466:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c468:	f7fd fd6e 	bl	8009f48 <__retarget_lock_release_recursive>
 800c46c:	e7db      	b.n	800c426 <_fflush_r+0xe>
	...

0800c470 <fiprintf>:
 800c470:	b40e      	push	{r1, r2, r3}
 800c472:	b517      	push	{r0, r1, r2, r4, lr}
 800c474:	4c05      	ldr	r4, [pc, #20]	@ (800c48c <fiprintf+0x1c>)
 800c476:	ab05      	add	r3, sp, #20
 800c478:	cb04      	ldmia	r3!, {r2}
 800c47a:	0001      	movs	r1, r0
 800c47c:	6820      	ldr	r0, [r4, #0]
 800c47e:	9301      	str	r3, [sp, #4]
 800c480:	f000 f8c4 	bl	800c60c <_vfiprintf_r>
 800c484:	bc1e      	pop	{r1, r2, r3, r4}
 800c486:	bc08      	pop	{r3}
 800c488:	b003      	add	sp, #12
 800c48a:	4718      	bx	r3
 800c48c:	20000188 	.word	0x20000188

0800c490 <memmove>:
 800c490:	b510      	push	{r4, lr}
 800c492:	4288      	cmp	r0, r1
 800c494:	d902      	bls.n	800c49c <memmove+0xc>
 800c496:	188b      	adds	r3, r1, r2
 800c498:	4298      	cmp	r0, r3
 800c49a:	d308      	bcc.n	800c4ae <memmove+0x1e>
 800c49c:	2300      	movs	r3, #0
 800c49e:	429a      	cmp	r2, r3
 800c4a0:	d007      	beq.n	800c4b2 <memmove+0x22>
 800c4a2:	5ccc      	ldrb	r4, [r1, r3]
 800c4a4:	54c4      	strb	r4, [r0, r3]
 800c4a6:	3301      	adds	r3, #1
 800c4a8:	e7f9      	b.n	800c49e <memmove+0xe>
 800c4aa:	5c8b      	ldrb	r3, [r1, r2]
 800c4ac:	5483      	strb	r3, [r0, r2]
 800c4ae:	3a01      	subs	r2, #1
 800c4b0:	d2fb      	bcs.n	800c4aa <memmove+0x1a>
 800c4b2:	bd10      	pop	{r4, pc}

0800c4b4 <strchr>:
 800c4b4:	b2c9      	uxtb	r1, r1
 800c4b6:	7803      	ldrb	r3, [r0, #0]
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d004      	beq.n	800c4c6 <strchr+0x12>
 800c4bc:	428b      	cmp	r3, r1
 800c4be:	d100      	bne.n	800c4c2 <strchr+0xe>
 800c4c0:	4770      	bx	lr
 800c4c2:	3001      	adds	r0, #1
 800c4c4:	e7f7      	b.n	800c4b6 <strchr+0x2>
 800c4c6:	424b      	negs	r3, r1
 800c4c8:	4159      	adcs	r1, r3
 800c4ca:	4249      	negs	r1, r1
 800c4cc:	4008      	ands	r0, r1
 800c4ce:	e7f7      	b.n	800c4c0 <strchr+0xc>

0800c4d0 <_sbrk_r>:
 800c4d0:	2300      	movs	r3, #0
 800c4d2:	b570      	push	{r4, r5, r6, lr}
 800c4d4:	4d06      	ldr	r5, [pc, #24]	@ (800c4f0 <_sbrk_r+0x20>)
 800c4d6:	0004      	movs	r4, r0
 800c4d8:	0008      	movs	r0, r1
 800c4da:	602b      	str	r3, [r5, #0]
 800c4dc:	f7f7 fc8a 	bl	8003df4 <_sbrk>
 800c4e0:	1c43      	adds	r3, r0, #1
 800c4e2:	d103      	bne.n	800c4ec <_sbrk_r+0x1c>
 800c4e4:	682b      	ldr	r3, [r5, #0]
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d000      	beq.n	800c4ec <_sbrk_r+0x1c>
 800c4ea:	6023      	str	r3, [r4, #0]
 800c4ec:	bd70      	pop	{r4, r5, r6, pc}
 800c4ee:	46c0      	nop			@ (mov r8, r8)
 800c4f0:	20000624 	.word	0x20000624

0800c4f4 <abort>:
 800c4f4:	2006      	movs	r0, #6
 800c4f6:	b510      	push	{r4, lr}
 800c4f8:	f000 fa6e 	bl	800c9d8 <raise>
 800c4fc:	2001      	movs	r0, #1
 800c4fe:	f7f7 fc07 	bl	8003d10 <_exit>

0800c502 <_calloc_r>:
 800c502:	b570      	push	{r4, r5, r6, lr}
 800c504:	0c0b      	lsrs	r3, r1, #16
 800c506:	0c15      	lsrs	r5, r2, #16
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d11e      	bne.n	800c54a <_calloc_r+0x48>
 800c50c:	2d00      	cmp	r5, #0
 800c50e:	d10c      	bne.n	800c52a <_calloc_r+0x28>
 800c510:	b289      	uxth	r1, r1
 800c512:	b294      	uxth	r4, r2
 800c514:	434c      	muls	r4, r1
 800c516:	0021      	movs	r1, r4
 800c518:	f7fe ff9a 	bl	800b450 <_malloc_r>
 800c51c:	1e05      	subs	r5, r0, #0
 800c51e:	d01b      	beq.n	800c558 <_calloc_r+0x56>
 800c520:	0022      	movs	r2, r4
 800c522:	2100      	movs	r1, #0
 800c524:	f7fd fbee 	bl	8009d04 <memset>
 800c528:	e016      	b.n	800c558 <_calloc_r+0x56>
 800c52a:	1c2b      	adds	r3, r5, #0
 800c52c:	1c0c      	adds	r4, r1, #0
 800c52e:	b289      	uxth	r1, r1
 800c530:	b292      	uxth	r2, r2
 800c532:	434a      	muls	r2, r1
 800c534:	b29b      	uxth	r3, r3
 800c536:	b2a1      	uxth	r1, r4
 800c538:	4359      	muls	r1, r3
 800c53a:	0c14      	lsrs	r4, r2, #16
 800c53c:	190c      	adds	r4, r1, r4
 800c53e:	0c23      	lsrs	r3, r4, #16
 800c540:	d107      	bne.n	800c552 <_calloc_r+0x50>
 800c542:	0424      	lsls	r4, r4, #16
 800c544:	b292      	uxth	r2, r2
 800c546:	4314      	orrs	r4, r2
 800c548:	e7e5      	b.n	800c516 <_calloc_r+0x14>
 800c54a:	2d00      	cmp	r5, #0
 800c54c:	d101      	bne.n	800c552 <_calloc_r+0x50>
 800c54e:	1c14      	adds	r4, r2, #0
 800c550:	e7ed      	b.n	800c52e <_calloc_r+0x2c>
 800c552:	230c      	movs	r3, #12
 800c554:	2500      	movs	r5, #0
 800c556:	6003      	str	r3, [r0, #0]
 800c558:	0028      	movs	r0, r5
 800c55a:	bd70      	pop	{r4, r5, r6, pc}

0800c55c <_realloc_r>:
 800c55c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c55e:	0006      	movs	r6, r0
 800c560:	000c      	movs	r4, r1
 800c562:	0015      	movs	r5, r2
 800c564:	2900      	cmp	r1, #0
 800c566:	d105      	bne.n	800c574 <_realloc_r+0x18>
 800c568:	0011      	movs	r1, r2
 800c56a:	f7fe ff71 	bl	800b450 <_malloc_r>
 800c56e:	0004      	movs	r4, r0
 800c570:	0020      	movs	r0, r4
 800c572:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c574:	2a00      	cmp	r2, #0
 800c576:	d103      	bne.n	800c580 <_realloc_r+0x24>
 800c578:	f7fe fb9a 	bl	800acb0 <_free_r>
 800c57c:	002c      	movs	r4, r5
 800c57e:	e7f7      	b.n	800c570 <_realloc_r+0x14>
 800c580:	f000 fa4a 	bl	800ca18 <_malloc_usable_size_r>
 800c584:	0007      	movs	r7, r0
 800c586:	4285      	cmp	r5, r0
 800c588:	d802      	bhi.n	800c590 <_realloc_r+0x34>
 800c58a:	0843      	lsrs	r3, r0, #1
 800c58c:	42ab      	cmp	r3, r5
 800c58e:	d3ef      	bcc.n	800c570 <_realloc_r+0x14>
 800c590:	0029      	movs	r1, r5
 800c592:	0030      	movs	r0, r6
 800c594:	f7fe ff5c 	bl	800b450 <_malloc_r>
 800c598:	9001      	str	r0, [sp, #4]
 800c59a:	2800      	cmp	r0, #0
 800c59c:	d101      	bne.n	800c5a2 <_realloc_r+0x46>
 800c59e:	9c01      	ldr	r4, [sp, #4]
 800c5a0:	e7e6      	b.n	800c570 <_realloc_r+0x14>
 800c5a2:	002a      	movs	r2, r5
 800c5a4:	42bd      	cmp	r5, r7
 800c5a6:	d900      	bls.n	800c5aa <_realloc_r+0x4e>
 800c5a8:	003a      	movs	r2, r7
 800c5aa:	0021      	movs	r1, r4
 800c5ac:	9801      	ldr	r0, [sp, #4]
 800c5ae:	f7fd fcd7 	bl	8009f60 <memcpy>
 800c5b2:	0021      	movs	r1, r4
 800c5b4:	0030      	movs	r0, r6
 800c5b6:	f7fe fb7b 	bl	800acb0 <_free_r>
 800c5ba:	e7f0      	b.n	800c59e <_realloc_r+0x42>

0800c5bc <__sfputc_r>:
 800c5bc:	6893      	ldr	r3, [r2, #8]
 800c5be:	b510      	push	{r4, lr}
 800c5c0:	3b01      	subs	r3, #1
 800c5c2:	6093      	str	r3, [r2, #8]
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	da04      	bge.n	800c5d2 <__sfputc_r+0x16>
 800c5c8:	6994      	ldr	r4, [r2, #24]
 800c5ca:	42a3      	cmp	r3, r4
 800c5cc:	db07      	blt.n	800c5de <__sfputc_r+0x22>
 800c5ce:	290a      	cmp	r1, #10
 800c5d0:	d005      	beq.n	800c5de <__sfputc_r+0x22>
 800c5d2:	6813      	ldr	r3, [r2, #0]
 800c5d4:	1c58      	adds	r0, r3, #1
 800c5d6:	6010      	str	r0, [r2, #0]
 800c5d8:	7019      	strb	r1, [r3, #0]
 800c5da:	0008      	movs	r0, r1
 800c5dc:	bd10      	pop	{r4, pc}
 800c5de:	f000 f931 	bl	800c844 <__swbuf_r>
 800c5e2:	0001      	movs	r1, r0
 800c5e4:	e7f9      	b.n	800c5da <__sfputc_r+0x1e>

0800c5e6 <__sfputs_r>:
 800c5e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5e8:	0006      	movs	r6, r0
 800c5ea:	000f      	movs	r7, r1
 800c5ec:	0014      	movs	r4, r2
 800c5ee:	18d5      	adds	r5, r2, r3
 800c5f0:	42ac      	cmp	r4, r5
 800c5f2:	d101      	bne.n	800c5f8 <__sfputs_r+0x12>
 800c5f4:	2000      	movs	r0, #0
 800c5f6:	e007      	b.n	800c608 <__sfputs_r+0x22>
 800c5f8:	7821      	ldrb	r1, [r4, #0]
 800c5fa:	003a      	movs	r2, r7
 800c5fc:	0030      	movs	r0, r6
 800c5fe:	f7ff ffdd 	bl	800c5bc <__sfputc_r>
 800c602:	3401      	adds	r4, #1
 800c604:	1c43      	adds	r3, r0, #1
 800c606:	d1f3      	bne.n	800c5f0 <__sfputs_r+0xa>
 800c608:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c60c <_vfiprintf_r>:
 800c60c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c60e:	b0a1      	sub	sp, #132	@ 0x84
 800c610:	000f      	movs	r7, r1
 800c612:	0015      	movs	r5, r2
 800c614:	001e      	movs	r6, r3
 800c616:	9003      	str	r0, [sp, #12]
 800c618:	2800      	cmp	r0, #0
 800c61a:	d004      	beq.n	800c626 <_vfiprintf_r+0x1a>
 800c61c:	6a03      	ldr	r3, [r0, #32]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d101      	bne.n	800c626 <_vfiprintf_r+0x1a>
 800c622:	f7fd fa97 	bl	8009b54 <__sinit>
 800c626:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c628:	07db      	lsls	r3, r3, #31
 800c62a:	d405      	bmi.n	800c638 <_vfiprintf_r+0x2c>
 800c62c:	89bb      	ldrh	r3, [r7, #12]
 800c62e:	059b      	lsls	r3, r3, #22
 800c630:	d402      	bmi.n	800c638 <_vfiprintf_r+0x2c>
 800c632:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800c634:	f7fd fc87 	bl	8009f46 <__retarget_lock_acquire_recursive>
 800c638:	89bb      	ldrh	r3, [r7, #12]
 800c63a:	071b      	lsls	r3, r3, #28
 800c63c:	d502      	bpl.n	800c644 <_vfiprintf_r+0x38>
 800c63e:	693b      	ldr	r3, [r7, #16]
 800c640:	2b00      	cmp	r3, #0
 800c642:	d113      	bne.n	800c66c <_vfiprintf_r+0x60>
 800c644:	0039      	movs	r1, r7
 800c646:	9803      	ldr	r0, [sp, #12]
 800c648:	f000 f93e 	bl	800c8c8 <__swsetup_r>
 800c64c:	2800      	cmp	r0, #0
 800c64e:	d00d      	beq.n	800c66c <_vfiprintf_r+0x60>
 800c650:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c652:	07db      	lsls	r3, r3, #31
 800c654:	d503      	bpl.n	800c65e <_vfiprintf_r+0x52>
 800c656:	2001      	movs	r0, #1
 800c658:	4240      	negs	r0, r0
 800c65a:	b021      	add	sp, #132	@ 0x84
 800c65c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c65e:	89bb      	ldrh	r3, [r7, #12]
 800c660:	059b      	lsls	r3, r3, #22
 800c662:	d4f8      	bmi.n	800c656 <_vfiprintf_r+0x4a>
 800c664:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800c666:	f7fd fc6f 	bl	8009f48 <__retarget_lock_release_recursive>
 800c66a:	e7f4      	b.n	800c656 <_vfiprintf_r+0x4a>
 800c66c:	2300      	movs	r3, #0
 800c66e:	ac08      	add	r4, sp, #32
 800c670:	6163      	str	r3, [r4, #20]
 800c672:	3320      	adds	r3, #32
 800c674:	7663      	strb	r3, [r4, #25]
 800c676:	3310      	adds	r3, #16
 800c678:	76a3      	strb	r3, [r4, #26]
 800c67a:	9607      	str	r6, [sp, #28]
 800c67c:	002e      	movs	r6, r5
 800c67e:	7833      	ldrb	r3, [r6, #0]
 800c680:	2b00      	cmp	r3, #0
 800c682:	d001      	beq.n	800c688 <_vfiprintf_r+0x7c>
 800c684:	2b25      	cmp	r3, #37	@ 0x25
 800c686:	d148      	bne.n	800c71a <_vfiprintf_r+0x10e>
 800c688:	1b73      	subs	r3, r6, r5
 800c68a:	9305      	str	r3, [sp, #20]
 800c68c:	42ae      	cmp	r6, r5
 800c68e:	d00b      	beq.n	800c6a8 <_vfiprintf_r+0x9c>
 800c690:	002a      	movs	r2, r5
 800c692:	0039      	movs	r1, r7
 800c694:	9803      	ldr	r0, [sp, #12]
 800c696:	f7ff ffa6 	bl	800c5e6 <__sfputs_r>
 800c69a:	3001      	adds	r0, #1
 800c69c:	d100      	bne.n	800c6a0 <_vfiprintf_r+0x94>
 800c69e:	e0ae      	b.n	800c7fe <_vfiprintf_r+0x1f2>
 800c6a0:	6963      	ldr	r3, [r4, #20]
 800c6a2:	9a05      	ldr	r2, [sp, #20]
 800c6a4:	189b      	adds	r3, r3, r2
 800c6a6:	6163      	str	r3, [r4, #20]
 800c6a8:	7833      	ldrb	r3, [r6, #0]
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d100      	bne.n	800c6b0 <_vfiprintf_r+0xa4>
 800c6ae:	e0a6      	b.n	800c7fe <_vfiprintf_r+0x1f2>
 800c6b0:	2201      	movs	r2, #1
 800c6b2:	2300      	movs	r3, #0
 800c6b4:	4252      	negs	r2, r2
 800c6b6:	6062      	str	r2, [r4, #4]
 800c6b8:	a904      	add	r1, sp, #16
 800c6ba:	3254      	adds	r2, #84	@ 0x54
 800c6bc:	1852      	adds	r2, r2, r1
 800c6be:	1c75      	adds	r5, r6, #1
 800c6c0:	6023      	str	r3, [r4, #0]
 800c6c2:	60e3      	str	r3, [r4, #12]
 800c6c4:	60a3      	str	r3, [r4, #8]
 800c6c6:	7013      	strb	r3, [r2, #0]
 800c6c8:	65a3      	str	r3, [r4, #88]	@ 0x58
 800c6ca:	4b59      	ldr	r3, [pc, #356]	@ (800c830 <_vfiprintf_r+0x224>)
 800c6cc:	2205      	movs	r2, #5
 800c6ce:	0018      	movs	r0, r3
 800c6d0:	7829      	ldrb	r1, [r5, #0]
 800c6d2:	9305      	str	r3, [sp, #20]
 800c6d4:	f7fd fc39 	bl	8009f4a <memchr>
 800c6d8:	1c6e      	adds	r6, r5, #1
 800c6da:	2800      	cmp	r0, #0
 800c6dc:	d11f      	bne.n	800c71e <_vfiprintf_r+0x112>
 800c6de:	6822      	ldr	r2, [r4, #0]
 800c6e0:	06d3      	lsls	r3, r2, #27
 800c6e2:	d504      	bpl.n	800c6ee <_vfiprintf_r+0xe2>
 800c6e4:	2353      	movs	r3, #83	@ 0x53
 800c6e6:	a904      	add	r1, sp, #16
 800c6e8:	185b      	adds	r3, r3, r1
 800c6ea:	2120      	movs	r1, #32
 800c6ec:	7019      	strb	r1, [r3, #0]
 800c6ee:	0713      	lsls	r3, r2, #28
 800c6f0:	d504      	bpl.n	800c6fc <_vfiprintf_r+0xf0>
 800c6f2:	2353      	movs	r3, #83	@ 0x53
 800c6f4:	a904      	add	r1, sp, #16
 800c6f6:	185b      	adds	r3, r3, r1
 800c6f8:	212b      	movs	r1, #43	@ 0x2b
 800c6fa:	7019      	strb	r1, [r3, #0]
 800c6fc:	782b      	ldrb	r3, [r5, #0]
 800c6fe:	2b2a      	cmp	r3, #42	@ 0x2a
 800c700:	d016      	beq.n	800c730 <_vfiprintf_r+0x124>
 800c702:	002e      	movs	r6, r5
 800c704:	2100      	movs	r1, #0
 800c706:	200a      	movs	r0, #10
 800c708:	68e3      	ldr	r3, [r4, #12]
 800c70a:	7832      	ldrb	r2, [r6, #0]
 800c70c:	1c75      	adds	r5, r6, #1
 800c70e:	3a30      	subs	r2, #48	@ 0x30
 800c710:	2a09      	cmp	r2, #9
 800c712:	d950      	bls.n	800c7b6 <_vfiprintf_r+0x1aa>
 800c714:	2900      	cmp	r1, #0
 800c716:	d111      	bne.n	800c73c <_vfiprintf_r+0x130>
 800c718:	e017      	b.n	800c74a <_vfiprintf_r+0x13e>
 800c71a:	3601      	adds	r6, #1
 800c71c:	e7af      	b.n	800c67e <_vfiprintf_r+0x72>
 800c71e:	9b05      	ldr	r3, [sp, #20]
 800c720:	6822      	ldr	r2, [r4, #0]
 800c722:	1ac0      	subs	r0, r0, r3
 800c724:	2301      	movs	r3, #1
 800c726:	4083      	lsls	r3, r0
 800c728:	4313      	orrs	r3, r2
 800c72a:	0035      	movs	r5, r6
 800c72c:	6023      	str	r3, [r4, #0]
 800c72e:	e7cc      	b.n	800c6ca <_vfiprintf_r+0xbe>
 800c730:	9b07      	ldr	r3, [sp, #28]
 800c732:	1d19      	adds	r1, r3, #4
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	9107      	str	r1, [sp, #28]
 800c738:	2b00      	cmp	r3, #0
 800c73a:	db01      	blt.n	800c740 <_vfiprintf_r+0x134>
 800c73c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c73e:	e004      	b.n	800c74a <_vfiprintf_r+0x13e>
 800c740:	425b      	negs	r3, r3
 800c742:	60e3      	str	r3, [r4, #12]
 800c744:	2302      	movs	r3, #2
 800c746:	4313      	orrs	r3, r2
 800c748:	6023      	str	r3, [r4, #0]
 800c74a:	7833      	ldrb	r3, [r6, #0]
 800c74c:	2b2e      	cmp	r3, #46	@ 0x2e
 800c74e:	d10c      	bne.n	800c76a <_vfiprintf_r+0x15e>
 800c750:	7873      	ldrb	r3, [r6, #1]
 800c752:	2b2a      	cmp	r3, #42	@ 0x2a
 800c754:	d134      	bne.n	800c7c0 <_vfiprintf_r+0x1b4>
 800c756:	9b07      	ldr	r3, [sp, #28]
 800c758:	3602      	adds	r6, #2
 800c75a:	1d1a      	adds	r2, r3, #4
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	9207      	str	r2, [sp, #28]
 800c760:	2b00      	cmp	r3, #0
 800c762:	da01      	bge.n	800c768 <_vfiprintf_r+0x15c>
 800c764:	2301      	movs	r3, #1
 800c766:	425b      	negs	r3, r3
 800c768:	9309      	str	r3, [sp, #36]	@ 0x24
 800c76a:	4d32      	ldr	r5, [pc, #200]	@ (800c834 <_vfiprintf_r+0x228>)
 800c76c:	2203      	movs	r2, #3
 800c76e:	0028      	movs	r0, r5
 800c770:	7831      	ldrb	r1, [r6, #0]
 800c772:	f7fd fbea 	bl	8009f4a <memchr>
 800c776:	2800      	cmp	r0, #0
 800c778:	d006      	beq.n	800c788 <_vfiprintf_r+0x17c>
 800c77a:	2340      	movs	r3, #64	@ 0x40
 800c77c:	1b40      	subs	r0, r0, r5
 800c77e:	4083      	lsls	r3, r0
 800c780:	6822      	ldr	r2, [r4, #0]
 800c782:	3601      	adds	r6, #1
 800c784:	4313      	orrs	r3, r2
 800c786:	6023      	str	r3, [r4, #0]
 800c788:	7831      	ldrb	r1, [r6, #0]
 800c78a:	2206      	movs	r2, #6
 800c78c:	482a      	ldr	r0, [pc, #168]	@ (800c838 <_vfiprintf_r+0x22c>)
 800c78e:	1c75      	adds	r5, r6, #1
 800c790:	7621      	strb	r1, [r4, #24]
 800c792:	f7fd fbda 	bl	8009f4a <memchr>
 800c796:	2800      	cmp	r0, #0
 800c798:	d040      	beq.n	800c81c <_vfiprintf_r+0x210>
 800c79a:	4b28      	ldr	r3, [pc, #160]	@ (800c83c <_vfiprintf_r+0x230>)
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d122      	bne.n	800c7e6 <_vfiprintf_r+0x1da>
 800c7a0:	2207      	movs	r2, #7
 800c7a2:	9b07      	ldr	r3, [sp, #28]
 800c7a4:	3307      	adds	r3, #7
 800c7a6:	4393      	bics	r3, r2
 800c7a8:	3308      	adds	r3, #8
 800c7aa:	9307      	str	r3, [sp, #28]
 800c7ac:	6963      	ldr	r3, [r4, #20]
 800c7ae:	9a04      	ldr	r2, [sp, #16]
 800c7b0:	189b      	adds	r3, r3, r2
 800c7b2:	6163      	str	r3, [r4, #20]
 800c7b4:	e762      	b.n	800c67c <_vfiprintf_r+0x70>
 800c7b6:	4343      	muls	r3, r0
 800c7b8:	002e      	movs	r6, r5
 800c7ba:	2101      	movs	r1, #1
 800c7bc:	189b      	adds	r3, r3, r2
 800c7be:	e7a4      	b.n	800c70a <_vfiprintf_r+0xfe>
 800c7c0:	2300      	movs	r3, #0
 800c7c2:	200a      	movs	r0, #10
 800c7c4:	0019      	movs	r1, r3
 800c7c6:	3601      	adds	r6, #1
 800c7c8:	6063      	str	r3, [r4, #4]
 800c7ca:	7832      	ldrb	r2, [r6, #0]
 800c7cc:	1c75      	adds	r5, r6, #1
 800c7ce:	3a30      	subs	r2, #48	@ 0x30
 800c7d0:	2a09      	cmp	r2, #9
 800c7d2:	d903      	bls.n	800c7dc <_vfiprintf_r+0x1d0>
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d0c8      	beq.n	800c76a <_vfiprintf_r+0x15e>
 800c7d8:	9109      	str	r1, [sp, #36]	@ 0x24
 800c7da:	e7c6      	b.n	800c76a <_vfiprintf_r+0x15e>
 800c7dc:	4341      	muls	r1, r0
 800c7de:	002e      	movs	r6, r5
 800c7e0:	2301      	movs	r3, #1
 800c7e2:	1889      	adds	r1, r1, r2
 800c7e4:	e7f1      	b.n	800c7ca <_vfiprintf_r+0x1be>
 800c7e6:	aa07      	add	r2, sp, #28
 800c7e8:	9200      	str	r2, [sp, #0]
 800c7ea:	0021      	movs	r1, r4
 800c7ec:	003a      	movs	r2, r7
 800c7ee:	4b14      	ldr	r3, [pc, #80]	@ (800c840 <_vfiprintf_r+0x234>)
 800c7f0:	9803      	ldr	r0, [sp, #12]
 800c7f2:	f7fc fb59 	bl	8008ea8 <_printf_float>
 800c7f6:	9004      	str	r0, [sp, #16]
 800c7f8:	9b04      	ldr	r3, [sp, #16]
 800c7fa:	3301      	adds	r3, #1
 800c7fc:	d1d6      	bne.n	800c7ac <_vfiprintf_r+0x1a0>
 800c7fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c800:	07db      	lsls	r3, r3, #31
 800c802:	d405      	bmi.n	800c810 <_vfiprintf_r+0x204>
 800c804:	89bb      	ldrh	r3, [r7, #12]
 800c806:	059b      	lsls	r3, r3, #22
 800c808:	d402      	bmi.n	800c810 <_vfiprintf_r+0x204>
 800c80a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800c80c:	f7fd fb9c 	bl	8009f48 <__retarget_lock_release_recursive>
 800c810:	89bb      	ldrh	r3, [r7, #12]
 800c812:	065b      	lsls	r3, r3, #25
 800c814:	d500      	bpl.n	800c818 <_vfiprintf_r+0x20c>
 800c816:	e71e      	b.n	800c656 <_vfiprintf_r+0x4a>
 800c818:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800c81a:	e71e      	b.n	800c65a <_vfiprintf_r+0x4e>
 800c81c:	aa07      	add	r2, sp, #28
 800c81e:	9200      	str	r2, [sp, #0]
 800c820:	0021      	movs	r1, r4
 800c822:	003a      	movs	r2, r7
 800c824:	4b06      	ldr	r3, [pc, #24]	@ (800c840 <_vfiprintf_r+0x234>)
 800c826:	9803      	ldr	r0, [sp, #12]
 800c828:	f7fc fdec 	bl	8009404 <_printf_i>
 800c82c:	e7e3      	b.n	800c7f6 <_vfiprintf_r+0x1ea>
 800c82e:	46c0      	nop			@ (mov r8, r8)
 800c830:	0800d06f 	.word	0x0800d06f
 800c834:	0800d075 	.word	0x0800d075
 800c838:	0800d079 	.word	0x0800d079
 800c83c:	08008ea9 	.word	0x08008ea9
 800c840:	0800c5e7 	.word	0x0800c5e7

0800c844 <__swbuf_r>:
 800c844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c846:	0006      	movs	r6, r0
 800c848:	000d      	movs	r5, r1
 800c84a:	0014      	movs	r4, r2
 800c84c:	2800      	cmp	r0, #0
 800c84e:	d004      	beq.n	800c85a <__swbuf_r+0x16>
 800c850:	6a03      	ldr	r3, [r0, #32]
 800c852:	2b00      	cmp	r3, #0
 800c854:	d101      	bne.n	800c85a <__swbuf_r+0x16>
 800c856:	f7fd f97d 	bl	8009b54 <__sinit>
 800c85a:	69a3      	ldr	r3, [r4, #24]
 800c85c:	60a3      	str	r3, [r4, #8]
 800c85e:	89a3      	ldrh	r3, [r4, #12]
 800c860:	071b      	lsls	r3, r3, #28
 800c862:	d502      	bpl.n	800c86a <__swbuf_r+0x26>
 800c864:	6923      	ldr	r3, [r4, #16]
 800c866:	2b00      	cmp	r3, #0
 800c868:	d109      	bne.n	800c87e <__swbuf_r+0x3a>
 800c86a:	0021      	movs	r1, r4
 800c86c:	0030      	movs	r0, r6
 800c86e:	f000 f82b 	bl	800c8c8 <__swsetup_r>
 800c872:	2800      	cmp	r0, #0
 800c874:	d003      	beq.n	800c87e <__swbuf_r+0x3a>
 800c876:	2501      	movs	r5, #1
 800c878:	426d      	negs	r5, r5
 800c87a:	0028      	movs	r0, r5
 800c87c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c87e:	6923      	ldr	r3, [r4, #16]
 800c880:	6820      	ldr	r0, [r4, #0]
 800c882:	b2ef      	uxtb	r7, r5
 800c884:	1ac0      	subs	r0, r0, r3
 800c886:	6963      	ldr	r3, [r4, #20]
 800c888:	b2ed      	uxtb	r5, r5
 800c88a:	4283      	cmp	r3, r0
 800c88c:	dc05      	bgt.n	800c89a <__swbuf_r+0x56>
 800c88e:	0021      	movs	r1, r4
 800c890:	0030      	movs	r0, r6
 800c892:	f7ff fdc1 	bl	800c418 <_fflush_r>
 800c896:	2800      	cmp	r0, #0
 800c898:	d1ed      	bne.n	800c876 <__swbuf_r+0x32>
 800c89a:	68a3      	ldr	r3, [r4, #8]
 800c89c:	3001      	adds	r0, #1
 800c89e:	3b01      	subs	r3, #1
 800c8a0:	60a3      	str	r3, [r4, #8]
 800c8a2:	6823      	ldr	r3, [r4, #0]
 800c8a4:	1c5a      	adds	r2, r3, #1
 800c8a6:	6022      	str	r2, [r4, #0]
 800c8a8:	701f      	strb	r7, [r3, #0]
 800c8aa:	6963      	ldr	r3, [r4, #20]
 800c8ac:	4283      	cmp	r3, r0
 800c8ae:	d004      	beq.n	800c8ba <__swbuf_r+0x76>
 800c8b0:	89a3      	ldrh	r3, [r4, #12]
 800c8b2:	07db      	lsls	r3, r3, #31
 800c8b4:	d5e1      	bpl.n	800c87a <__swbuf_r+0x36>
 800c8b6:	2d0a      	cmp	r5, #10
 800c8b8:	d1df      	bne.n	800c87a <__swbuf_r+0x36>
 800c8ba:	0021      	movs	r1, r4
 800c8bc:	0030      	movs	r0, r6
 800c8be:	f7ff fdab 	bl	800c418 <_fflush_r>
 800c8c2:	2800      	cmp	r0, #0
 800c8c4:	d0d9      	beq.n	800c87a <__swbuf_r+0x36>
 800c8c6:	e7d6      	b.n	800c876 <__swbuf_r+0x32>

0800c8c8 <__swsetup_r>:
 800c8c8:	4b2d      	ldr	r3, [pc, #180]	@ (800c980 <__swsetup_r+0xb8>)
 800c8ca:	b570      	push	{r4, r5, r6, lr}
 800c8cc:	0005      	movs	r5, r0
 800c8ce:	6818      	ldr	r0, [r3, #0]
 800c8d0:	000c      	movs	r4, r1
 800c8d2:	2800      	cmp	r0, #0
 800c8d4:	d004      	beq.n	800c8e0 <__swsetup_r+0x18>
 800c8d6:	6a03      	ldr	r3, [r0, #32]
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	d101      	bne.n	800c8e0 <__swsetup_r+0x18>
 800c8dc:	f7fd f93a 	bl	8009b54 <__sinit>
 800c8e0:	220c      	movs	r2, #12
 800c8e2:	5ea3      	ldrsh	r3, [r4, r2]
 800c8e4:	071a      	lsls	r2, r3, #28
 800c8e6:	d423      	bmi.n	800c930 <__swsetup_r+0x68>
 800c8e8:	06da      	lsls	r2, r3, #27
 800c8ea:	d407      	bmi.n	800c8fc <__swsetup_r+0x34>
 800c8ec:	2209      	movs	r2, #9
 800c8ee:	602a      	str	r2, [r5, #0]
 800c8f0:	2240      	movs	r2, #64	@ 0x40
 800c8f2:	2001      	movs	r0, #1
 800c8f4:	4313      	orrs	r3, r2
 800c8f6:	81a3      	strh	r3, [r4, #12]
 800c8f8:	4240      	negs	r0, r0
 800c8fa:	e03a      	b.n	800c972 <__swsetup_r+0xaa>
 800c8fc:	075b      	lsls	r3, r3, #29
 800c8fe:	d513      	bpl.n	800c928 <__swsetup_r+0x60>
 800c900:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c902:	2900      	cmp	r1, #0
 800c904:	d008      	beq.n	800c918 <__swsetup_r+0x50>
 800c906:	0023      	movs	r3, r4
 800c908:	3344      	adds	r3, #68	@ 0x44
 800c90a:	4299      	cmp	r1, r3
 800c90c:	d002      	beq.n	800c914 <__swsetup_r+0x4c>
 800c90e:	0028      	movs	r0, r5
 800c910:	f7fe f9ce 	bl	800acb0 <_free_r>
 800c914:	2300      	movs	r3, #0
 800c916:	6363      	str	r3, [r4, #52]	@ 0x34
 800c918:	2224      	movs	r2, #36	@ 0x24
 800c91a:	89a3      	ldrh	r3, [r4, #12]
 800c91c:	4393      	bics	r3, r2
 800c91e:	81a3      	strh	r3, [r4, #12]
 800c920:	2300      	movs	r3, #0
 800c922:	6063      	str	r3, [r4, #4]
 800c924:	6923      	ldr	r3, [r4, #16]
 800c926:	6023      	str	r3, [r4, #0]
 800c928:	2308      	movs	r3, #8
 800c92a:	89a2      	ldrh	r2, [r4, #12]
 800c92c:	4313      	orrs	r3, r2
 800c92e:	81a3      	strh	r3, [r4, #12]
 800c930:	6923      	ldr	r3, [r4, #16]
 800c932:	2b00      	cmp	r3, #0
 800c934:	d10b      	bne.n	800c94e <__swsetup_r+0x86>
 800c936:	21a0      	movs	r1, #160	@ 0xa0
 800c938:	2280      	movs	r2, #128	@ 0x80
 800c93a:	89a3      	ldrh	r3, [r4, #12]
 800c93c:	0089      	lsls	r1, r1, #2
 800c93e:	0092      	lsls	r2, r2, #2
 800c940:	400b      	ands	r3, r1
 800c942:	4293      	cmp	r3, r2
 800c944:	d003      	beq.n	800c94e <__swsetup_r+0x86>
 800c946:	0021      	movs	r1, r4
 800c948:	0028      	movs	r0, r5
 800c94a:	f000 f897 	bl	800ca7c <__smakebuf_r>
 800c94e:	220c      	movs	r2, #12
 800c950:	5ea3      	ldrsh	r3, [r4, r2]
 800c952:	2101      	movs	r1, #1
 800c954:	001a      	movs	r2, r3
 800c956:	400a      	ands	r2, r1
 800c958:	420b      	tst	r3, r1
 800c95a:	d00b      	beq.n	800c974 <__swsetup_r+0xac>
 800c95c:	2200      	movs	r2, #0
 800c95e:	60a2      	str	r2, [r4, #8]
 800c960:	6962      	ldr	r2, [r4, #20]
 800c962:	4252      	negs	r2, r2
 800c964:	61a2      	str	r2, [r4, #24]
 800c966:	2000      	movs	r0, #0
 800c968:	6922      	ldr	r2, [r4, #16]
 800c96a:	4282      	cmp	r2, r0
 800c96c:	d101      	bne.n	800c972 <__swsetup_r+0xaa>
 800c96e:	061a      	lsls	r2, r3, #24
 800c970:	d4be      	bmi.n	800c8f0 <__swsetup_r+0x28>
 800c972:	bd70      	pop	{r4, r5, r6, pc}
 800c974:	0799      	lsls	r1, r3, #30
 800c976:	d400      	bmi.n	800c97a <__swsetup_r+0xb2>
 800c978:	6962      	ldr	r2, [r4, #20]
 800c97a:	60a2      	str	r2, [r4, #8]
 800c97c:	e7f3      	b.n	800c966 <__swsetup_r+0x9e>
 800c97e:	46c0      	nop			@ (mov r8, r8)
 800c980:	20000188 	.word	0x20000188

0800c984 <_raise_r>:
 800c984:	b570      	push	{r4, r5, r6, lr}
 800c986:	0004      	movs	r4, r0
 800c988:	000d      	movs	r5, r1
 800c98a:	291f      	cmp	r1, #31
 800c98c:	d904      	bls.n	800c998 <_raise_r+0x14>
 800c98e:	2316      	movs	r3, #22
 800c990:	6003      	str	r3, [r0, #0]
 800c992:	2001      	movs	r0, #1
 800c994:	4240      	negs	r0, r0
 800c996:	bd70      	pop	{r4, r5, r6, pc}
 800c998:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d004      	beq.n	800c9a8 <_raise_r+0x24>
 800c99e:	008a      	lsls	r2, r1, #2
 800c9a0:	189b      	adds	r3, r3, r2
 800c9a2:	681a      	ldr	r2, [r3, #0]
 800c9a4:	2a00      	cmp	r2, #0
 800c9a6:	d108      	bne.n	800c9ba <_raise_r+0x36>
 800c9a8:	0020      	movs	r0, r4
 800c9aa:	f000 f831 	bl	800ca10 <_getpid_r>
 800c9ae:	002a      	movs	r2, r5
 800c9b0:	0001      	movs	r1, r0
 800c9b2:	0020      	movs	r0, r4
 800c9b4:	f000 f81a 	bl	800c9ec <_kill_r>
 800c9b8:	e7ed      	b.n	800c996 <_raise_r+0x12>
 800c9ba:	2a01      	cmp	r2, #1
 800c9bc:	d009      	beq.n	800c9d2 <_raise_r+0x4e>
 800c9be:	1c51      	adds	r1, r2, #1
 800c9c0:	d103      	bne.n	800c9ca <_raise_r+0x46>
 800c9c2:	2316      	movs	r3, #22
 800c9c4:	6003      	str	r3, [r0, #0]
 800c9c6:	2001      	movs	r0, #1
 800c9c8:	e7e5      	b.n	800c996 <_raise_r+0x12>
 800c9ca:	2100      	movs	r1, #0
 800c9cc:	0028      	movs	r0, r5
 800c9ce:	6019      	str	r1, [r3, #0]
 800c9d0:	4790      	blx	r2
 800c9d2:	2000      	movs	r0, #0
 800c9d4:	e7df      	b.n	800c996 <_raise_r+0x12>
	...

0800c9d8 <raise>:
 800c9d8:	b510      	push	{r4, lr}
 800c9da:	4b03      	ldr	r3, [pc, #12]	@ (800c9e8 <raise+0x10>)
 800c9dc:	0001      	movs	r1, r0
 800c9de:	6818      	ldr	r0, [r3, #0]
 800c9e0:	f7ff ffd0 	bl	800c984 <_raise_r>
 800c9e4:	bd10      	pop	{r4, pc}
 800c9e6:	46c0      	nop			@ (mov r8, r8)
 800c9e8:	20000188 	.word	0x20000188

0800c9ec <_kill_r>:
 800c9ec:	2300      	movs	r3, #0
 800c9ee:	b570      	push	{r4, r5, r6, lr}
 800c9f0:	4d06      	ldr	r5, [pc, #24]	@ (800ca0c <_kill_r+0x20>)
 800c9f2:	0004      	movs	r4, r0
 800c9f4:	0008      	movs	r0, r1
 800c9f6:	0011      	movs	r1, r2
 800c9f8:	602b      	str	r3, [r5, #0]
 800c9fa:	f7f7 f979 	bl	8003cf0 <_kill>
 800c9fe:	1c43      	adds	r3, r0, #1
 800ca00:	d103      	bne.n	800ca0a <_kill_r+0x1e>
 800ca02:	682b      	ldr	r3, [r5, #0]
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d000      	beq.n	800ca0a <_kill_r+0x1e>
 800ca08:	6023      	str	r3, [r4, #0]
 800ca0a:	bd70      	pop	{r4, r5, r6, pc}
 800ca0c:	20000624 	.word	0x20000624

0800ca10 <_getpid_r>:
 800ca10:	b510      	push	{r4, lr}
 800ca12:	f7f7 f967 	bl	8003ce4 <_getpid>
 800ca16:	bd10      	pop	{r4, pc}

0800ca18 <_malloc_usable_size_r>:
 800ca18:	1f0b      	subs	r3, r1, #4
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	1f18      	subs	r0, r3, #4
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	da01      	bge.n	800ca26 <_malloc_usable_size_r+0xe>
 800ca22:	580b      	ldr	r3, [r1, r0]
 800ca24:	18c0      	adds	r0, r0, r3
 800ca26:	4770      	bx	lr

0800ca28 <__swhatbuf_r>:
 800ca28:	b570      	push	{r4, r5, r6, lr}
 800ca2a:	000e      	movs	r6, r1
 800ca2c:	001d      	movs	r5, r3
 800ca2e:	230e      	movs	r3, #14
 800ca30:	5ec9      	ldrsh	r1, [r1, r3]
 800ca32:	0014      	movs	r4, r2
 800ca34:	b096      	sub	sp, #88	@ 0x58
 800ca36:	2900      	cmp	r1, #0
 800ca38:	da0c      	bge.n	800ca54 <__swhatbuf_r+0x2c>
 800ca3a:	89b2      	ldrh	r2, [r6, #12]
 800ca3c:	2380      	movs	r3, #128	@ 0x80
 800ca3e:	0011      	movs	r1, r2
 800ca40:	4019      	ands	r1, r3
 800ca42:	421a      	tst	r2, r3
 800ca44:	d114      	bne.n	800ca70 <__swhatbuf_r+0x48>
 800ca46:	2380      	movs	r3, #128	@ 0x80
 800ca48:	00db      	lsls	r3, r3, #3
 800ca4a:	2000      	movs	r0, #0
 800ca4c:	6029      	str	r1, [r5, #0]
 800ca4e:	6023      	str	r3, [r4, #0]
 800ca50:	b016      	add	sp, #88	@ 0x58
 800ca52:	bd70      	pop	{r4, r5, r6, pc}
 800ca54:	466a      	mov	r2, sp
 800ca56:	f000 f853 	bl	800cb00 <_fstat_r>
 800ca5a:	2800      	cmp	r0, #0
 800ca5c:	dbed      	blt.n	800ca3a <__swhatbuf_r+0x12>
 800ca5e:	23f0      	movs	r3, #240	@ 0xf0
 800ca60:	9901      	ldr	r1, [sp, #4]
 800ca62:	021b      	lsls	r3, r3, #8
 800ca64:	4019      	ands	r1, r3
 800ca66:	4b04      	ldr	r3, [pc, #16]	@ (800ca78 <__swhatbuf_r+0x50>)
 800ca68:	18c9      	adds	r1, r1, r3
 800ca6a:	424b      	negs	r3, r1
 800ca6c:	4159      	adcs	r1, r3
 800ca6e:	e7ea      	b.n	800ca46 <__swhatbuf_r+0x1e>
 800ca70:	2100      	movs	r1, #0
 800ca72:	2340      	movs	r3, #64	@ 0x40
 800ca74:	e7e9      	b.n	800ca4a <__swhatbuf_r+0x22>
 800ca76:	46c0      	nop			@ (mov r8, r8)
 800ca78:	ffffe000 	.word	0xffffe000

0800ca7c <__smakebuf_r>:
 800ca7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ca7e:	2602      	movs	r6, #2
 800ca80:	898b      	ldrh	r3, [r1, #12]
 800ca82:	0005      	movs	r5, r0
 800ca84:	000c      	movs	r4, r1
 800ca86:	b085      	sub	sp, #20
 800ca88:	4233      	tst	r3, r6
 800ca8a:	d007      	beq.n	800ca9c <__smakebuf_r+0x20>
 800ca8c:	0023      	movs	r3, r4
 800ca8e:	3347      	adds	r3, #71	@ 0x47
 800ca90:	6023      	str	r3, [r4, #0]
 800ca92:	6123      	str	r3, [r4, #16]
 800ca94:	2301      	movs	r3, #1
 800ca96:	6163      	str	r3, [r4, #20]
 800ca98:	b005      	add	sp, #20
 800ca9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca9c:	ab03      	add	r3, sp, #12
 800ca9e:	aa02      	add	r2, sp, #8
 800caa0:	f7ff ffc2 	bl	800ca28 <__swhatbuf_r>
 800caa4:	9f02      	ldr	r7, [sp, #8]
 800caa6:	9001      	str	r0, [sp, #4]
 800caa8:	0039      	movs	r1, r7
 800caaa:	0028      	movs	r0, r5
 800caac:	f7fe fcd0 	bl	800b450 <_malloc_r>
 800cab0:	2800      	cmp	r0, #0
 800cab2:	d108      	bne.n	800cac6 <__smakebuf_r+0x4a>
 800cab4:	220c      	movs	r2, #12
 800cab6:	5ea3      	ldrsh	r3, [r4, r2]
 800cab8:	059a      	lsls	r2, r3, #22
 800caba:	d4ed      	bmi.n	800ca98 <__smakebuf_r+0x1c>
 800cabc:	2203      	movs	r2, #3
 800cabe:	4393      	bics	r3, r2
 800cac0:	431e      	orrs	r6, r3
 800cac2:	81a6      	strh	r6, [r4, #12]
 800cac4:	e7e2      	b.n	800ca8c <__smakebuf_r+0x10>
 800cac6:	2380      	movs	r3, #128	@ 0x80
 800cac8:	89a2      	ldrh	r2, [r4, #12]
 800caca:	6020      	str	r0, [r4, #0]
 800cacc:	4313      	orrs	r3, r2
 800cace:	81a3      	strh	r3, [r4, #12]
 800cad0:	9b03      	ldr	r3, [sp, #12]
 800cad2:	6120      	str	r0, [r4, #16]
 800cad4:	6167      	str	r7, [r4, #20]
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d00c      	beq.n	800caf4 <__smakebuf_r+0x78>
 800cada:	0028      	movs	r0, r5
 800cadc:	230e      	movs	r3, #14
 800cade:	5ee1      	ldrsh	r1, [r4, r3]
 800cae0:	f000 f820 	bl	800cb24 <_isatty_r>
 800cae4:	2800      	cmp	r0, #0
 800cae6:	d005      	beq.n	800caf4 <__smakebuf_r+0x78>
 800cae8:	2303      	movs	r3, #3
 800caea:	89a2      	ldrh	r2, [r4, #12]
 800caec:	439a      	bics	r2, r3
 800caee:	3b02      	subs	r3, #2
 800caf0:	4313      	orrs	r3, r2
 800caf2:	81a3      	strh	r3, [r4, #12]
 800caf4:	89a3      	ldrh	r3, [r4, #12]
 800caf6:	9a01      	ldr	r2, [sp, #4]
 800caf8:	4313      	orrs	r3, r2
 800cafa:	81a3      	strh	r3, [r4, #12]
 800cafc:	e7cc      	b.n	800ca98 <__smakebuf_r+0x1c>
	...

0800cb00 <_fstat_r>:
 800cb00:	2300      	movs	r3, #0
 800cb02:	b570      	push	{r4, r5, r6, lr}
 800cb04:	4d06      	ldr	r5, [pc, #24]	@ (800cb20 <_fstat_r+0x20>)
 800cb06:	0004      	movs	r4, r0
 800cb08:	0008      	movs	r0, r1
 800cb0a:	0011      	movs	r1, r2
 800cb0c:	602b      	str	r3, [r5, #0]
 800cb0e:	f7f7 f94f 	bl	8003db0 <_fstat>
 800cb12:	1c43      	adds	r3, r0, #1
 800cb14:	d103      	bne.n	800cb1e <_fstat_r+0x1e>
 800cb16:	682b      	ldr	r3, [r5, #0]
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d000      	beq.n	800cb1e <_fstat_r+0x1e>
 800cb1c:	6023      	str	r3, [r4, #0]
 800cb1e:	bd70      	pop	{r4, r5, r6, pc}
 800cb20:	20000624 	.word	0x20000624

0800cb24 <_isatty_r>:
 800cb24:	2300      	movs	r3, #0
 800cb26:	b570      	push	{r4, r5, r6, lr}
 800cb28:	4d06      	ldr	r5, [pc, #24]	@ (800cb44 <_isatty_r+0x20>)
 800cb2a:	0004      	movs	r4, r0
 800cb2c:	0008      	movs	r0, r1
 800cb2e:	602b      	str	r3, [r5, #0]
 800cb30:	f7f7 f94c 	bl	8003dcc <_isatty>
 800cb34:	1c43      	adds	r3, r0, #1
 800cb36:	d103      	bne.n	800cb40 <_isatty_r+0x1c>
 800cb38:	682b      	ldr	r3, [r5, #0]
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d000      	beq.n	800cb40 <_isatty_r+0x1c>
 800cb3e:	6023      	str	r3, [r4, #0]
 800cb40:	bd70      	pop	{r4, r5, r6, pc}
 800cb42:	46c0      	nop			@ (mov r8, r8)
 800cb44:	20000624 	.word	0x20000624

0800cb48 <_init>:
 800cb48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb4a:	46c0      	nop			@ (mov r8, r8)
 800cb4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb4e:	bc08      	pop	{r3}
 800cb50:	469e      	mov	lr, r3
 800cb52:	4770      	bx	lr

0800cb54 <_fini>:
 800cb54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb56:	46c0      	nop			@ (mov r8, r8)
 800cb58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb5a:	bc08      	pop	{r3}
 800cb5c:	469e      	mov	lr, r3
 800cb5e:	4770      	bx	lr
