// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module get_rand (
        ap_ready,
        lfsr32_i,
        lfsr32_o,
        lfsr32_o_ap_vld,
        lfsr31_i,
        lfsr31_o,
        lfsr31_o_ap_vld,
        ap_return
);


output   ap_ready;
input  [31:0] lfsr32_i;
output  [31:0] lfsr32_o;
output   lfsr32_o_ap_vld;
input  [31:0] lfsr31_i;
output  [31:0] lfsr31_o;
output   lfsr31_o_ap_vld;
output  [31:0] ap_return;

reg[31:0] lfsr32_o;
reg[31:0] lfsr31_o;

wire   [31:0] lfsr_write_assign_fu_88_p2;
wire   [31:0] lfsr_write_assign_3_s_fu_132_p1;
wire   [30:0] tmp_i_i_fu_30_p4;
wire   [0:0] feedback_fu_26_p1;
wire   [31:0] tmp_2_i_i_fu_44_p3;
wire   [31:0] tmp_fu_40_p1;
wire   [31:0] lfsr_write_assign_5_fu_60_p2;
wire   [30:0] tmp_i8_i_fu_66_p4;
wire   [0:0] feedback_3_fu_52_p3;
wire   [31:0] tmp_2_i10_i_fu_80_p3;
wire   [31:0] tmp_s_fu_76_p1;
wire   [0:0] feedback_4_fu_104_p1;
wire   [30:0] tmp_2_i17_i_cast_cas_fu_118_p3;
wire   [30:0] tmp_i15_i_cast_fu_108_p4;
wire   [30:0] lfsr_write_assign_3_fu_126_p2;
wire   [31:0] rnd_fu_142_p2;

always @ (*) begin
    lfsr31_o = lfsr_write_assign_3_s_fu_132_p1;
end

assign lfsr31_o_ap_vld = 1'b1;

always @ (*) begin
    lfsr32_o = lfsr_write_assign_fu_88_p2;
end

assign lfsr32_o_ap_vld = 1'b1;

assign ap_ready = 1'b1;

assign ap_return = (rnd_fu_142_p2 | 32'd2147483648);

assign feedback_3_fu_52_p3 = lfsr32_i[32'd1];

assign feedback_4_fu_104_p1 = lfsr31_i[0:0];

assign feedback_fu_26_p1 = lfsr32_i[0:0];

assign lfsr_write_assign_3_fu_126_p2 = (tmp_i15_i_cast_fu_108_p4 ^ tmp_2_i17_i_cast_cas_fu_118_p3);

assign lfsr_write_assign_3_s_fu_132_p1 = lfsr_write_assign_3_fu_126_p2;

assign lfsr_write_assign_5_fu_60_p2 = (tmp_fu_40_p1 ^ tmp_2_i_i_fu_44_p3);

assign lfsr_write_assign_fu_88_p2 = (tmp_s_fu_76_p1 ^ tmp_2_i10_i_fu_80_p3);

assign rnd_fu_142_p2 = (lfsr_write_assign_fu_88_p2 ^ lfsr_write_assign_3_s_fu_132_p1);

assign tmp_2_i10_i_fu_80_p3 = ((feedback_3_fu_52_p3[0:0] === 1'b1) ? 32'd3032273756 : 32'd0);

assign tmp_2_i17_i_cast_cas_fu_118_p3 = ((feedback_4_fu_104_p1[0:0] === 1'b1) ? 31'd2052834019 : 31'd0);

assign tmp_2_i_i_fu_44_p3 = ((feedback_fu_26_p1[0:0] === 1'b1) ? 32'd3032273756 : 32'd0);

assign tmp_fu_40_p1 = tmp_i_i_fu_30_p4;

assign tmp_i15_i_cast_fu_108_p4 = {{lfsr31_i[31:1]}};

assign tmp_i8_i_fu_66_p4 = {{lfsr_write_assign_5_fu_60_p2[31:1]}};

assign tmp_i_i_fu_30_p4 = {{lfsr32_i[31:1]}};

assign tmp_s_fu_76_p1 = tmp_i8_i_fu_66_p4;

endmodule //get_rand
