# ECE6025 ASIC Design and Testing of VLSI Circuits
## Introduction
* __Description__: Lab works of ECE6250 ASIC Design and Testing of VLSI at George Washington University. Including RTL Coding, Logic Synthesis, Simulation, Static Timing Analysis, Place & Route.
* __Tools__: XCelium, Design Compiler, Innovus, TetraMax, Virtuoso, Encounter
## Contents
* [Lab 1: Introduce Verilog HDL](lab1/)
* [Lab 2: Synthesize using Synopsys Design Compiler](lab2/)
* [Lab 3: Testbench design](lab3/)
* [Lab 4: Generate ATPG using Synopsys TetraMax](lab4/)
* [Lab 5: Insert scan-chains using Synopsys Design Compiler](lab5/)
* [Lab 6: Insert Boundary-Scan structures using Synopsys Design Compiler](lab6/)
* [Lab 7: Place & Route synthesized netlist using Cadence Innovus](lab7/)
* [Lab 8: Automatically route modules within padframe using Cadence Virtuoso](lab8/)