// Seed: 3459215506
module module_0 (
    input tri id_0,
    input tri id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri0 id_4
    , id_17,
    input wor id_5,
    input tri1 id_6,
    input supply0 id_7,
    output wire id_8,
    output uwire id_9,
    input wand id_10,
    output wire id_11,
    input wor id_12,
    output uwire id_13,
    output wire id_14,
    input tri1 id_15
);
  assign id_17[1 : 1'b0] = id_4 == 1;
  wire id_18;
endmodule
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output supply1 id_2,
    input tri1 id_3,
    output wire id_4,
    output tri1 id_5,
    input uwire id_6,
    input wire id_7
);
  wor id_9, id_10, id_11;
  wire id_12;
  wire id_13;
  wor  module_1 = id_3 & id_3 - 1;
  tri1 id_14;
  module_0 modCall_1 (
      id_7,
      id_3,
      id_0,
      id_6,
      id_7,
      id_7,
      id_3,
      id_7,
      id_5,
      id_14,
      id_0,
      id_2,
      id_3,
      id_2,
      id_14,
      id_3
  );
  generate
    assign id_11 = 1;
  endgenerate
  assign id_14 = id_7;
  wire id_15;
  wire id_16;
  wire id_17;
  wire id_18;
  wire id_19;
endmodule
