// Seed: 2920803264
module module_0 (
    output wand id_0,
    input  wire id_1,
    input  tri0 id_2
);
  parameter id_4 = 1;
endmodule
module module_1 #(
    parameter id_6 = 32'd53,
    parameter id_7 = 32'd19
) (
    input wor id_0,
    input supply1 id_1,
    output supply0 id_2,
    input supply0 id_3,
    input wire id_4,
    input wor id_5,
    output tri1 _id_6,
    output tri0 _id_7,
    input supply1 id_8,
    output supply1 id_9
);
  assign id_7 = id_3;
  logic [id_6 : -1] id_11;
  assign id_11 = 1;
  module_0 modCall_1 (
      id_9,
      id_5,
      id_4
  );
  logic [id_7 : id_6] id_12 = 1;
endmodule
