# visual verilog åˆ†æ

## Port Declarationï¼ˆç«¯å£å£°æ˜ï¼‰ âŒ
+ åˆ›å»ºæ¨¡å—ï¼Œä»¥åŠå£°æ˜å‚æ•°ï¼š`module ModuleName(varNames);`
  
+ å£°æ˜ input å˜é‡ï¼š`input VarName;`

+ å£°æ˜ output å˜é‡ï¼š`output VarName;`

+ å£°æ˜ wire å˜é‡ï¼š`wire VarName;`

+ å£°æ˜ reg å˜é‡ï¼š`reg VarName;`

+ å£°æ˜ inout å˜é‡ï¼š`inout VarName;`

## Dynamic Variablesï¼ˆåŠ¨æ€å˜é‡ï¼‰
+ åˆ›å»ºåŠ¨æ€å˜é‡ï¼Œç”¨æˆ·åªéœ€åœ¨å¼¹å‡ºæ¡†ä¸­è¾“å…¥ å˜é‡åï¼Œ
  + èµ‹å€¼ã€è°ƒç”¨ã€ä¿®æ”¹å€¼
  
## Gate level1ï¼ˆé—¨ç”µè·¯ï¼‰âŒ

## Behavioralï¼ˆè¡Œä¸ºï¼‰
+ "Execute at t=0, do..." --- `initial begin ... end`

+ "Execute the following all at t=0, do... " --- `initial fork ... join`

+ "Always at... do..." --- `always @ (...) begin ... end`
  + `always @ (...)` æ‹¬å·ä¸­çš„å†…å®¹çš„å½¢å¼è¾ƒå¤šï¼Œå…ˆä¸åšè¿‡å¤šè€ƒè™‘

+ "Always delay ... " --- `always #`

+ "... and ..." --- `0 and 0` 
  + **ï¼ˆLogic Operators ä¸­ä¹Ÿæœ‰é•¿å¾—ä¸€æ¨¡ä¸€æ ·çš„å—ï¼Œåªæ˜¯è§£æå‡ºæ¥çš„å†…å®¹ä¸åŒï¼Œä¸€ä¸ªæ˜¯æ–‡å­—ä¸€ä¸ªæ˜¯ç¬¦å·ï¼‰** 
  + ğŸ‘‰ åªæä¾› or æ“ä½œï¼Œå¹¶ä¸”è§£æä»ä¸º `or`
  + ğŸ‘‰ å‚è€ƒ if å—ä¸­æ·»åŠ  else çš„æ“ä½œï¼Œå¦‚æ­¤æ¥æä¾› or å—
  
+ "set ... to ..." --- `... <= ...;` 
  + **ï¼ˆéé˜»å¡èµ‹å€¼ï¼Œä½†ä¸ Dynamic Variables ä¸­çš„èµ‹å€¼å—ç›¸ä¼¼ï¼‰**
  + ğŸ‘‰ ä¿®æ”¹å—çš„æ–‡å­—è¡¨è¾¾ï¼š"non-blocking set ... to ..."

## Data Flowï¼ˆæ•°æ®æµï¼‰ğŸ‘‰ ä¿®æ”¹æ ‡é¢˜ï¼šAssignmentï¼ˆèµ‹å€¼ï¼‰
+ "Assign valueï¼ˆæœ‰ä¸‹æ‹‰å¯é€‰æ‹©å˜é‡ï¼ŒåŒ…æ‹¬ç”¨æˆ·è‡ªå·±å®šä¹‰çš„ï¼‰..." --- `assign Params = value;`

## Conditionsï¼ˆifæ¡ä»¶è¯­å¥ï¼‰
+ æä¾›äº†å¤šç§ `if` æ¡ä»¶å¥çš„ blockï¼Œå¯¹åº” `if...else...` æ¡ä»¶å¥
+ ä¸‰å…ƒè¡¨è¾¾å¼ï¼š"test...if true...if else..." --- `(...) ? X : X;`

## Logic Operationsï¼ˆé€»è¾‘æ“ä½œï¼‰
+ "not" --- å–åæ“ä½œ `!value;`
+ "true/false" ---  çœŸå‡å€¼ï¼š`1/0`
+ é€»è¾‘è¿ç®—ï¼š"==/!=/</<=/>/>="
+ æŒ‰ä½ "ä¸/æˆ–" æ“ä½œï¼š`0 & 0`ã€`0 | 0`
+ "null": `X` âŒ

## Bitwise Operatorsï¼ˆä½å®½æ“ä½œï¼‰ï¼ˆæºä»£ç æœ‰bugï¼‰âŒ

## Operatorsï¼ˆæ“ä½œï¼‰
+ "åŠ å‡ä¹˜é™¤æ±‚ä½™""æ“ä½œ
+ "å­—ç¬¦ä¸²" ğŸ‘‰ ç§»åˆ° Values é¡¹
+ "Select bit ... From variable ..."ï¼šä»æŸä¸ªå˜é‡ä¸­é€‰æ‹©æŸä¸€ä½ `a[2]`
+ **"Rising edge of ..."ï¼šä¸Šå‡æ²¿ `posedge ...;`**   ğŸ‘‰ ä¿®æ”¹å³è¿æ¥çš„å†…å®¹ä¸ºå˜é‡ä¸‹æ‹‰é€‰æ‹©
+ **"Falling edge of ..."ï¼šä¸‹é™æ²¿ `negedge ...;`**  ğŸ‘‰ ä¿®æ”¹å³è¿æ¥çš„å†…å®¹ä¸ºå˜é‡ä¸‹æ‹‰é€‰æ‹©
+ **"... concatinated with ..." --- `{ , }`**ï¼ˆæ‹¼æ¥æ“ä½œç¬¦ï¼‰

## Valuesï¼ˆé¢„è®¾çš„ä¸€äº›å¸¸ç”¨å€¼ï¼‰
+ "0"
+ "1"
+ "Z"
+ "X"

## Numbersï¼ˆè¿›åˆ¶è½¬æ¢ï¼‰
+ "æ•°å­—å—"ï¼šç›´æ¥æä¾›éœ€è¦è½¬æ¢çš„æ•°å­—å—ï¼ˆä½†å¯ä»¥è€ƒè™‘ç›´æ¥ç»™æ·»åŠ å¯¹åº”çš„å—ï¼Œç”¨æˆ·ç›´æ¥è¾“å…¥æ•°å­—ï¼‰
+ "åè¿›åˆ¶è½¬äºŒè¿›åˆ¶"ï¼Œå¦‚ "Decimal to binary of 4" --- `3'b100`
+ "åè¿›åˆ¶è½¬åå…­è¿›åˆ¶"ï¼Œå¦‚ "Decimal to Hexadecimal of 0" --- `1'h0`
+ "åè¿›åˆ¶è½¬å…«è¿›åˆ¶"ï¼Œå¦‚ "Decimal to Octal of 0" --- `1'o0`
+ ä»¥ä¸Šä¸‰ç§è¿›åˆ¶çš„è½¬æ¢å‡æä¾›äº†ä¸‰ç§ block çš„è¿æ¥æ–¹å¼ï¼šä¸Šä¸‹è¿æ¥ å’Œ ä½œä¸ºç»“æœçš„è¿æ¥

## Loopsï¼ˆå¾ªç¯ï¼‰
+ "Execute forever do ..." --- `forever begin ... end`
+ "attach number of repetition ... do ..." --- `repeat () begin ... end` ğŸ‘‰ ä¿®æ”¹å—çš„å†…å®¹ï¼Œä½¿ç”¨ blockly åŸç”Ÿçš„ repeat
+ "while ... do ..." --- `while () begin ... end`
// æ·»åŠ  for å¾ªç¯ ğŸ‘‰ ä½¿ç”¨ blockly åŸç”Ÿçš„ for
// verilog ä¸­ä½¿ç”¨ disable + label çš„æ–¹å¼æ¥è·³å‡ºå¾ªç¯ï¼Œå…ˆä¸åšè€ƒè™‘

## Simulation1ï¼ˆä»¿çœŸ1ï¼‰
+ åˆ›å»ºç”¨äºä»¿çœŸçš„æ¨¡å—åï¼š`module ModuleName();`  âŒ
+ å£°æ˜ä»¿çœŸçš„è¾“å…¥ç«¯å£ï¼š`reg VarName;`  ğŸ‘‰ ä¿®æ”¹å—çš„å†…å®¹ï¼šregister (VarName) with (bits) bits
+ å£°æ˜ä»¿çœŸçš„è¾“å‡ºç«¯å£ï¼š`wire VarName;` ğŸ‘‰ ä¿®æ”¹å—çš„å†…å®¹ï¼šwire (VarName) with (bits) bits
+ ç»“æŸï¼š`endmodule`    ï¼ˆğŸ¤”ï¼Œæ˜¯ç³»ç»ŸåŠ å¥½ï¼Œè¿˜æ˜¯ç”±ç”¨æˆ·åŠ ï¼‰

## Simulation2ï¼ˆä»¿çœŸ2â€”â€”å‡ ä¸ªç³»ç»Ÿå‡½æ•°ï¼‰ğŸ‘‰ æ›´æ”¹ç›®å½•ï¼šSystem Functions
+ "Print ..." --- `$display("...");`
+ "Monitor variables ..." --- `$monitor( variables );`
+ "at time = ..." --- `#1` **å»¶æ—¶è¯­å¥**ï¼ˆè°ƒæ•´è¯¥å»¶æ—¶è¯­å¥æ‰€åœ¨çš„ç›®å½•ï¼‰
+ "Finish simulation" --- `$finish;`
// åœ¨ä¿ç•™åŸæœ‰çš„ `$display/$monitor/$finish` çš„åŸºç¡€ä¸Šï¼Œå†æ·»åŠ å…¶å®ƒå¸¸ç”¨çš„ï¼Œå¹¶é‡æ–°è€ƒè™‘å‚æ•°å„å‡½æ•°/ä»»åŠ¡çš„å‚æ•°é—®é¢˜

