# FPGA lab 

### BMSTU (02.2020 - 05.2020)

  1) T-trigger, VHDL
  2) 32-bit shift register, Verilog
  3) Serializer 50 to 10, Verilog
  4) Deserializer 10 to 49, Verilog
  5) Single port memory, Verilog
