$date
	Mon Aug 22 17:38:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder_tb $end
$var wire 32 ! c [31:0] $end
$var reg 32 " a [31:0] $end
$var reg 32 # b [31:0] $end
$var reg 1 $ clk $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 32 % in1 [31:0] $end
$var wire 32 & in2 [31:0] $end
$var reg 32 ' out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b0 &
b0 %
0$
b0 #
b0 "
bx !
$end
#10000
b11110000110 !
b11110000110 '
b101010101 #
b101010101 &
b11000110001 "
b11000110001 %
1$
#20000
0$
#30000
b0 #
b0 &
b1100110001 "
b1100110001 %
1$
#40000
0$
#50000
b1100110001 !
b1100110001 '
1$
#60000
0$
#70000
1$
