Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: Pipeline_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Pipeline_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Pipeline_top"
Output Format                      : NGC
Target Device                      : xc6slx45-2-csg324

---- Source Options
Top Module Name                    : Pipeline_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\ruchi\Documents\GitHub\riscv-processor-dsd-project\VarunNew\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\Pipeline_Top.v" into library work
Parsing verilog file "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/Fetch_Cycle.v" included at line 2.
Parsing module <fetch_cycle>.
Parsing verilog file "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/Decode_Cyle.v" included at line 3.
Parsing module <decode_cycle>.
Parsing verilog file "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/Execute_Cycle.v" included at line 4.
Parsing module <execute_cycle>.
Parsing verilog file "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/Memory_Cycle.v" included at line 5.
Parsing module <memory_cycle>.
Parsing verilog file "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/Writeback_Cycle.v" included at line 6.
Parsing module <writeback_cycle>.
Parsing verilog file "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/PC.v" included at line 7.
Parsing module <PC_Module>.
Parsing verilog file "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/PC_Adder.v" included at line 8.
Parsing module <PC_Adder>.
Parsing verilog file "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/Mux.v" included at line 9.
Parsing module <Mux>.
Parsing module <Mux_3_by_1>.
Parsing verilog file "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/Instruction_Memory.v" included at line 10.
Parsing module <Instruction_Memory>.
Parsing verilog file "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/Control_Unit_Top.v" included at line 11.
Parsing verilog file "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/ALU_Decoder.v" included at line 2.
Parsing module <ALU_Decoder>.
Parsing verilog file "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/Main_Decoder.v" included at line 3.
Parsing module <Main_Decoder>.
Parsing module <Control_Unit_Top>.
Parsing verilog file "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/Register_File.v" included at line 12.
Parsing module <Register_File>.
Parsing verilog file "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/Sign_Extend.v" included at line 13.
Parsing module <Sign_Extend>.
Parsing verilog file "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/ALU.v" included at line 14.
Parsing module <ALU>.
Parsing verilog file "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/Data_Memory.v" included at line 15.
Parsing module <Data_Memory>.
Parsing verilog file "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/Hazard_unit.v" included at line 16.
Parsing module <hazard_unit>.
Parsing module <Pipeline_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Pipeline_top>.

Elaborating module <clock>.
WARNING:HDLCompiler:413 - "C:\Users\ruchi\Documents\GitHub\riscv-processor-dsd-project\VarunNew\clock.v" Line 34: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <fetch_cycle>.

Elaborating module <Mux>.

Elaborating module <PC_Module>.

Elaborating module <Instruction_Memory>.
Reading initialization file \"memfile.hex\".
WARNING:HDLCompiler:1670 - "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/Instruction_Memory.v" Line 13: Signal <mem> in initial block is partially initialized.

Elaborating module <PC_Adder>.

Elaborating module <decode_cycle>.

Elaborating module <Control_Unit_Top>.

Elaborating module <Main_Decoder>.

Elaborating module <ALU_Decoder>.

Elaborating module <Register_File>.
Reading initialization file \"regfile.hex\".

Elaborating module <Sign_Extend>.

Elaborating module <execute_cycle>.

Elaborating module <Mux_3_by_1>.

Elaborating module <ALU>.

Elaborating module <memory_cycle>.

Elaborating module <Data_Memory>.

Elaborating module <writeback_cycle>.

Elaborating module <hazard_unit>.
WARNING:Xst:2972 - "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\Pipeline_Top.v" line 47. All outputs of instance <Fetch> of block <fetch_cycle> are unconnected in block <Pipeline_top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\Pipeline_Top.v" line 58. All outputs of instance <Decode> of block <decode_cycle> are unconnected in block <Pipeline_top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\Pipeline_Top.v" line 84. All outputs of instance <Execute> of block <execute_cycle> are unconnected in block <Pipeline_top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\Pipeline_Top.v" line 114. All outputs of instance <Memory> of block <memory_cycle> are unconnected in block <Pipeline_top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\Pipeline_Top.v" line 133. All outputs of instance <WriteBack> of block <writeback_cycle> are unconnected in block <Pipeline_top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\Pipeline_Top.v" line 144. All outputs of instance <Forwarding_block> of block <hazard_unit> are unconnected in block <Pipeline_top>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Pipeline_top>.
    Related source file is "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\Pipeline_Top.v".
    Summary:
	no macro.
Unit <Pipeline_top> synthesized.

Synthesizing Unit <clock>.
    Related source file is "C:\Users\ruchi\Documents\GitHub\riscv-processor-dsd-project\VarunNew\clock.v".
    Found 1-bit register for signal <clk>.
    Found 4-bit register for signal <counter>.
    Found 4-bit adder for signal <counter[3]_GND_2_o_add_1_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <clock> synthesized.

Synthesizing Unit <Mux>.
    Related source file is "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/Mux.v".
    Summary:
	no macro.
Unit <Mux> synthesized.

Synthesizing Unit <PC_Module>.
    Related source file is "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/PC.v".
    Found 1-bit register for signal <PC<31>>.
    Found 1-bit register for signal <PC<30>>.
    Found 1-bit register for signal <PC<29>>.
    Found 1-bit register for signal <PC<28>>.
    Found 1-bit register for signal <PC<27>>.
    Found 1-bit register for signal <PC<26>>.
    Found 1-bit register for signal <PC<25>>.
    Found 1-bit register for signal <PC<24>>.
    Found 1-bit register for signal <PC<23>>.
    Found 1-bit register for signal <PC<22>>.
    Found 1-bit register for signal <PC<21>>.
    Found 1-bit register for signal <PC<20>>.
    Found 1-bit register for signal <PC<19>>.
    Found 1-bit register for signal <PC<18>>.
    Found 1-bit register for signal <PC<17>>.
    Found 1-bit register for signal <PC<16>>.
    Found 1-bit register for signal <PC<15>>.
    Found 1-bit register for signal <PC<14>>.
    Found 1-bit register for signal <PC<13>>.
    Found 1-bit register for signal <PC<12>>.
    Found 1-bit register for signal <PC<11>>.
    Found 1-bit register for signal <PC<10>>.
    Found 1-bit register for signal <PC<9>>.
    Found 1-bit register for signal <PC<8>>.
    Found 1-bit register for signal <PC<7>>.
    Found 1-bit register for signal <PC<6>>.
    Found 1-bit register for signal <PC<5>>.
    Found 1-bit register for signal <PC<4>>.
    Found 1-bit register for signal <PC<3>>.
    Found 1-bit register for signal <PC<2>>.
    Found 1-bit register for signal <PC<1>>.
    Found 1-bit register for signal <PC<0>>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PC_Module> synthesized.

Synthesizing Unit <Instruction_Memory>.
    Related source file is "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/Instruction_Memory.v".
WARNING:Xst:647 - Input <A<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <A<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'Instruction_Memory', is tied to its initial value.
    Found 1024x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Summary:
	inferred   1 RAM(s).
Unit <Instruction_Memory> synthesized.

Synthesizing Unit <PC_Adder>.
    Related source file is "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/PC_Adder.v".
    Summary:
	no macro.
Unit <PC_Adder> synthesized.

Synthesizing Unit <Control_Unit_Top>.
    Related source file is "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/Control_Unit_Top.v".
    Summary:
	no macro.
Unit <Control_Unit_Top> synthesized.

Synthesizing Unit <Main_Decoder>.
    Related source file is "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/Main_Decoder.v".
    Summary:
	inferred   3 Multiplexer(s).
Unit <Main_Decoder> synthesized.

Synthesizing Unit <ALU_Decoder>.
    Related source file is "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/ALU_Decoder.v".
WARNING:Xst:647 - Input <funct7<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <funct7<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   5 Multiplexer(s).
Unit <ALU_Decoder> synthesized.

Synthesizing Unit <Register_File>.
    Related source file is "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/Register_File.v".
    Summary:
	no macro.
Unit <Register_File> synthesized.

Synthesizing Unit <Sign_Extend>.
    Related source file is "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/Sign_Extend.v".
WARNING:Xst:647 - Input <In<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <In<19:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Sign_Extend> synthesized.

Synthesizing Unit <Mux_3_by_1>.
    Related source file is "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/Mux.v".
    Summary:
	no macro.
Unit <Mux_3_by_1> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/ALU.v".
    Summary:
	no macro.
Unit <ALU> synthesized.

Synthesizing Unit <Data_Memory>.
    Related source file is "C:\Users\ruchi\Downloads\RISC-V-32I-5-stage-Pipeline-Core-main\RISC-V-32I-5-stage-Pipeline-Core-main\src\/Data_Memory.v".
WARNING:Xst:647 - Input <A<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit single-port RAM <Mram_mem> for signal <mem>.
    Summary:
	inferred   1 RAM(s).
Unit <Data_Memory> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Registers                                            : 2
 1-bit register                                        : 1
 4-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clock>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Pipeline_top> ...
WARNING:Xst:1293 - FF/Latch <clock_inst/counter_3> has a constant value of 0 in block <Pipeline_top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Pipeline_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Pipeline_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4
#      LUT2                        : 1
#      LUT3                        : 3
# FlipFlops/Latches                : 4
#      FD                          : 3
#      FDE                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 1
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:               4  out of  54576     0%  
 Number of Slice LUTs:                    4  out of  27288     0%  
    Number used as Logic:                 4  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      8
   Number with an unused Flip Flop:       4  out of      8    50%  
   Number with an unused LUT:             4  out of      8    50%  
   Number of fully used LUT-FF pairs:     0  out of      8     0%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                           3
 Number of bonded IOBs:                   2  out of    218     0%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
original_clk                       | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.828ns (Maximum Frequency: 547.046MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'original_clk'
  Clock period: 1.828ns (frequency: 547.046MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               1.828ns (Levels of Logic = 1)
  Source:            clock_inst/counter_2 (FF)
  Destination:       clock_inst/counter_0 (FF)
  Source Clock:      original_clk rising
  Destination Clock: original_clk rising

  Data Path: clock_inst/counter_2 to clock_inst/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   0.994  clock_inst/counter_2 (clock_inst/counter_2)
     LUT3:I0->O            1   0.235   0.000  clock_inst/counter_2_rstpot (clock_inst/counter_2_rstpot)
     FD:D                      0.074          clock_inst/counter_2
    ----------------------------------------
    Total                      1.828ns (0.834ns logic, 0.994ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'original_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            clock_inst/clk (FF)
  Destination:       led (PAD)
  Source Clock:      original_clk rising

  Data Path: clock_inst/clk to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.525   0.725  clock_inst/clk (clock_inst/clk)
     OBUF:I->O                 2.912          led_OBUF (led)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock original_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
original_clk   |    1.828|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.94 secs
 
--> 

Total memory usage is 4487568 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    0 (   0 filtered)

