
Braille_Printer_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e84  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  08002f90  08002f90  00012f90  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080030bc  080030bc  000130bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080030c0  080030c0  000130c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000078  20000000  080030c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000434  20000078  0800313c  00020078  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200004ac  0800313c  000204ac  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
  9 .debug_line   0000519d  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00012427  00000000  00000000  0002523e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000248f  00000000  00000000  00037665  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000008f0  00000000  00000000  00039af8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000cf0  00000000  00000000  0003a3e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00006354  00000000  00000000  0003b0d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000036f5  00000000  00000000  0004142c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00044b21  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001d9c  00000000  00000000  00044ba0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000078 	.word	0x20000078
 8000128:	00000000 	.word	0x00000000
 800012c:	08002f78 	.word	0x08002f78

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000007c 	.word	0x2000007c
 8000148:	08002f78 	.word	0x08002f78

0800014c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800014c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800014e:	e003      	b.n	8000158 <LoopCopyDataInit>

08000150 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000150:	4b0b      	ldr	r3, [pc, #44]	; (8000180 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000152:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000154:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000156:	3104      	adds	r1, #4

08000158 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000158:	480a      	ldr	r0, [pc, #40]	; (8000184 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800015a:	4b0b      	ldr	r3, [pc, #44]	; (8000188 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800015c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800015e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000160:	d3f6      	bcc.n	8000150 <CopyDataInit>
  ldr r2, =_sbss
 8000162:	4a0a      	ldr	r2, [pc, #40]	; (800018c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000164:	e002      	b.n	800016c <LoopFillZerobss>

08000166 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000166:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000168:	f842 3b04 	str.w	r3, [r2], #4

0800016c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800016c:	4b08      	ldr	r3, [pc, #32]	; (8000190 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800016e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000170:	d3f9      	bcc.n	8000166 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000172:	f000 ffc7 	bl	8001104 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000176:	f002 fa99 	bl	80026ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800017a:	f000 fc81 	bl	8000a80 <main>
  bx lr
 800017e:	4770      	bx	lr
  ldr r3, =_sidata
 8000180:	080030c4 	.word	0x080030c4
  ldr r0, =_sdata
 8000184:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000188:	20000078 	.word	0x20000078
  ldr r2, =_sbss
 800018c:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 8000190:	200004ac 	.word	0x200004ac

08000194 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000194:	e7fe      	b.n	8000194 <ADC1_2_IRQHandler>
	...

08000198 <HAL_GPIO_EXTI_Callback>:
                                

/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
  if(GPIO_Pin == Zero_Sensor_Pin){
 8000198:	2840      	cmp	r0, #64	; 0x40
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800019a:	b510      	push	{r4, lr}
 800019c:	4601      	mov	r1, r0
  if(GPIO_Pin == Zero_Sensor_Pin){
 800019e:	d109      	bne.n	80001b4 <HAL_GPIO_EXTI_Callback+0x1c>
	  if(!HAL_GPIO_ReadPin(Zero_Sensor_GPIO_Port, Zero_Sensor_Pin)){
 80001a0:	4811      	ldr	r0, [pc, #68]	; (80001e8 <HAL_GPIO_EXTI_Callback+0x50>)
 80001a2:	f001 fa87 	bl	80016b4 <HAL_GPIO_ReadPin>
 80001a6:	4b11      	ldr	r3, [pc, #68]	; (80001ec <HAL_GPIO_EXTI_Callback+0x54>)
 80001a8:	b910      	cbnz	r0, 80001b0 <HAL_GPIO_EXTI_Callback+0x18>

		  zeroFlag = true;
 80001aa:	2201      	movs	r2, #1
		  //afterResetFunction();
	  }else{

		  zeroFlag = false;
 80001ac:	701a      	strb	r2, [r3, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2200      	movs	r2, #0
 80001b2:	e7fb      	b.n	80001ac <HAL_GPIO_EXTI_Callback+0x14>

	  }
  }
 if(GPIO_Pin == Paper_Sensor_Pin){
 80001b4:	2880      	cmp	r0, #128	; 0x80
 80001b6:	d10e      	bne.n	80001d6 <HAL_GPIO_EXTI_Callback+0x3e>
	  if(!HAL_GPIO_ReadPin(Paper_Sensor_GPIO_Port, Paper_Sensor_Pin)){
 80001b8:	480b      	ldr	r0, [pc, #44]	; (80001e8 <HAL_GPIO_EXTI_Callback+0x50>)
 80001ba:	f001 fa7b 	bl	80016b4 <HAL_GPIO_ReadPin>
 80001be:	4c0c      	ldr	r4, [pc, #48]	; (80001f0 <HAL_GPIO_EXTI_Callback+0x58>)
 80001c0:	b950      	cbnz	r0, 80001d8 <HAL_GPIO_EXTI_Callback+0x40>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, SET);
 80001c2:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80001c6:	2201      	movs	r2, #1
 80001c8:	2120      	movs	r1, #32
 80001ca:	f500 3084 	add.w	r0, r0, #67584	; 0x10800
 80001ce:	f001 fa77 	bl	80016c0 <HAL_GPIO_WritePin>
		  paperFlag = true;
 80001d2:	2301      	movs	r3, #1
	  }else{
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, RESET);
  		  paperFlag = false;
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, RESET);
 80001d8:	2200      	movs	r2, #0
 80001da:	2120      	movs	r1, #32
 80001dc:	4805      	ldr	r0, [pc, #20]	; (80001f4 <HAL_GPIO_EXTI_Callback+0x5c>)
 80001de:	f001 fa6f 	bl	80016c0 <HAL_GPIO_WritePin>
  		  paperFlag = false;
 80001e2:	2300      	movs	r3, #0
 80001e4:	e7f6      	b.n	80001d4 <HAL_GPIO_EXTI_Callback+0x3c>
 80001e6:	bf00      	nop
 80001e8:	40011000 	.word	0x40011000
 80001ec:	200002cf 	.word	0x200002cf
 80001f0:	2000029a 	.word	0x2000029a
 80001f4:	40010800 	.word	0x40010800

080001f8 <numberOfChars>:
  	  }
  }
}

void numberOfChars(){
	for(int i = 0; i<tableLength; i++){
 80001f8:	2100      	movs	r1, #0
 80001fa:	4a0e      	ldr	r2, [pc, #56]	; (8000234 <numberOfChars+0x3c>)
void numberOfChars(){
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	8813      	ldrh	r3, [r2, #0]
 8000200:	4c0d      	ldr	r4, [pc, #52]	; (8000238 <numberOfChars+0x40>)
		if(65 <= table[i] && table[i] <= 90){
 8000202:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8000206:	f1a0 0541 	sub.w	r5, r0, #65	; 0x41
 800020a:	2d19      	cmp	r5, #25
 800020c:	d806      	bhi.n	800021c <numberOfChars+0x24>
			n+=2;
 800020e:	3302      	adds	r3, #2
	for(int i = 0; i<tableLength; i++){
 8000210:	3101      	adds	r1, #1
 8000212:	2905      	cmp	r1, #5
		}else if((48 <= table[i] && table[i] <= 57)){
			if(i == 0 || (i > 0 && (table[i-1] < 48 || table[i-1] > 57))){
				n+=2;
			}else n++;
 8000214:	b29b      	uxth	r3, r3
	for(int i = 0; i<tableLength; i++){
 8000216:	d1f4      	bne.n	8000202 <numberOfChars+0xa>
 8000218:	8013      	strh	r3, [r2, #0]
 800021a:	bd30      	pop	{r4, r5, pc}
		}else if((48 <= table[i] && table[i] <= 57)){
 800021c:	3830      	subs	r0, #48	; 0x30
 800021e:	2809      	cmp	r0, #9
 8000220:	d806      	bhi.n	8000230 <numberOfChars+0x38>
			if(i == 0 || (i > 0 && (table[i-1] < 48 || table[i-1] > 57))){
 8000222:	2900      	cmp	r1, #0
 8000224:	d0f3      	beq.n	800020e <numberOfChars+0x16>
 8000226:	f814 0c01 	ldrb.w	r0, [r4, #-1]
 800022a:	3830      	subs	r0, #48	; 0x30
 800022c:	2809      	cmp	r0, #9
 800022e:	d8ee      	bhi.n	800020e <numberOfChars+0x16>
			}else n++;
 8000230:	3301      	adds	r3, #1
 8000232:	e7ed      	b.n	8000210 <numberOfChars+0x18>
 8000234:	20000298 	.word	0x20000298
 8000238:	200002b3 	.word	0x200002b3

0800023c <stringToBrailleTable>:
		}else n++;
	}
}

void stringToBrailleTable(){
 800023c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000240:	2700      	movs	r7, #0
			case 89:
			case 121: singleChar[0][0] = 1;	singleChar[0][1] = 1; singleChar[0][2] = 2;
					singleChar[1][0] = 0;	singleChar[1][1] = 1; singleChar[1][2] = 2;
					singleChar[2][0] = 1;	singleChar[2][1] = 1; singleChar[2][2] = 2; break;
			case 90:
			case 122: singleChar[0][0] = 1;	singleChar[0][1] = 0; singleChar[0][2] = 2;
 8000242:	2001      	movs	r0, #1
	uint16_t lastChar = 0;
 8000244:	46b9      	mov	r9, r7
	uint16_t localFlag = 0;
 8000246:	46bc      	mov	ip, r7
 8000248:	463a      	mov	r2, r7
			case 122: singleChar[0][0] = 1;	singleChar[0][1] = 0; singleChar[0][2] = 2;
 800024a:	2102      	movs	r1, #2
void stringToBrailleTable(){
 800024c:	b085      	sub	sp, #20
 800024e:	f8df a238 	ldr.w	sl, [pc, #568]	; 8000488 <stringToBrailleTable+0x24c>
			case 122: singleChar[0][0] = 1;	singleChar[0][1] = 0; singleChar[0][2] = 2;
 8000252:	4b8a      	ldr	r3, [pc, #552]	; (800047c <stringToBrailleTable+0x240>)
 8000254:	4c8a      	ldr	r4, [pc, #552]	; (8000480 <stringToBrailleTable+0x244>)
	for(wchichChar = 0; wchichChar<tableLength; wchichChar++){
 8000256:	9700      	str	r7, [sp, #0]
		switch(table[wchichChar]){
 8000258:	f81a 6f01 	ldrb.w	r6, [sl, #1]!
 800025c:	f1a6 0e20 	sub.w	lr, r6, #32
 8000260:	f1be 0f5a 	cmp.w	lr, #90	; 0x5a
 8000264:	d872      	bhi.n	800034c <stringToBrailleTable+0x110>
 8000266:	e8df f01e 	tbh	[pc, lr, lsl #1]
 800026a:	00ae      	.short	0x00ae
 800026c:	00710068 	.word	0x00710068
 8000270:	00710071 	.word	0x00710071
 8000274:	00710071 	.word	0x00710071
 8000278:	00710071 	.word	0x00710071
 800027c:	00710071 	.word	0x00710071
 8000280:	005b0071 	.word	0x005b0071
 8000284:	00600071 	.word	0x00600071
 8000288:	00cb0071 	.word	0x00cb0071
 800028c:	00b600b4 	.word	0x00b600b4
 8000290:	00bb00b8 	.word	0x00bb00b8
 8000294:	00be00c9 	.word	0x00be00c9
 8000298:	00c400c1 	.word	0x00c400c1
 800029c:	007100c9 	.word	0x007100c9
 80002a0:	00710071 	.word	0x00710071
 80002a4:	00710071 	.word	0x00710071
 80002a8:	00710071 	.word	0x00710071
 80002ac:	00b600b4 	.word	0x00b600b4
 80002b0:	00bb00b8 	.word	0x00bb00b8
 80002b4:	00be00c9 	.word	0x00be00c9
 80002b8:	00c400c1 	.word	0x00c400c1
 80002bc:	00cb00c9 	.word	0x00cb00c9
 80002c0:	00cf00cd 	.word	0x00cf00cd
 80002c4:	00d700d4 	.word	0x00d700d4
 80002c8:	00e000dd 	.word	0x00e000dd
 80002cc:	00e600e3 	.word	0x00e600e3
 80002d0:	00ed00eb 	.word	0x00ed00eb
 80002d4:	00f400ef 	.word	0x00f400ef
 80002d8:	010500fc 	.word	0x010500fc
 80002dc:	01170111 	.word	0x01170111
 80002e0:	00710071 	.word	0x00710071
 80002e4:	00710071 	.word	0x00710071
 80002e8:	00710071 	.word	0x00710071
 80002ec:	00b600b4 	.word	0x00b600b4
 80002f0:	00bb00b8 	.word	0x00bb00b8
 80002f4:	00be00c9 	.word	0x00be00c9
 80002f8:	00c400c1 	.word	0x00c400c1
 80002fc:	00cb00c9 	.word	0x00cb00c9
 8000300:	00cf00cd 	.word	0x00cf00cd
 8000304:	00d700d4 	.word	0x00d700d4
 8000308:	00e000dd 	.word	0x00e000dd
 800030c:	00e600e3 	.word	0x00e600e3
 8000310:	00ed00eb 	.word	0x00ed00eb
 8000314:	00f400ef 	.word	0x00f400ef
 8000318:	010500fc 	.word	0x010500fc
 800031c:	01170111 	.word	0x01170111
			case 44: singleChar[0][0] = 0;	singleChar[0][1] = 0; singleChar[0][2] = 2;
 8000320:	801a      	strh	r2, [r3, #0]
			case 98: singleChar[0][0] = 1;	singleChar[0][1] = 0; singleChar[0][2] = 2;
 8000322:	805a      	strh	r2, [r3, #2]
			case 102: singleChar[0][0] = 1;	singleChar[0][1] = 1; singleChar[0][2] = 2;
 8000324:	8099      	strh	r1, [r3, #4]
					singleChar[1][0] = 1;	singleChar[1][1] = 0; singleChar[1][2] = 2;
 8000326:	80d8      	strh	r0, [r3, #6]
 8000328:	e051      	b.n	80003ce <stringToBrailleTable+0x192>
			case 46: singleChar[0][0] = 0;	singleChar[0][1] = 0; singleChar[0][2] = 2;
 800032a:	801a      	strh	r2, [r3, #0]
			case 107: singleChar[0][0] = 1;	singleChar[0][1] = 0; singleChar[0][2] = 2;
 800032c:	805a      	strh	r2, [r3, #2]
 800032e:	8099      	strh	r1, [r3, #4]
					singleChar[1][0] = 0;	singleChar[1][1] = 0; singleChar[1][2] = 2;
 8000330:	80da      	strh	r2, [r3, #6]
 8000332:	811a      	strh	r2, [r3, #8]
					singleChar[1][0] = 1;	singleChar[1][1] = 1; singleChar[1][2] = 2;
 8000334:	8159      	strh	r1, [r3, #10]
					singleChar[2][0] = 1;	singleChar[2][1] = 0; singleChar[2][2] = 2; break;
 8000336:	8198      	strh	r0, [r3, #12]
 8000338:	e006      	b.n	8000348 <stringToBrailleTable+0x10c>
			case 33: singleChar[0][0] = 0;	singleChar[0][1] = 0; singleChar[0][2] = 2;
 800033a:	801a      	strh	r2, [r3, #0]
 800033c:	805a      	strh	r2, [r3, #2]
 800033e:	8099      	strh	r1, [r3, #4]
					singleChar[1][0] = 0;	singleChar[1][1] = 1; singleChar[1][2] = 2;
 8000340:	80da      	strh	r2, [r3, #6]
 8000342:	8118      	strh	r0, [r3, #8]
 8000344:	8159      	strh	r1, [r3, #10]
					singleChar[2][0] = 0;	singleChar[2][1] = 0; singleChar[2][2] = 2;	break;
 8000346:	819a      	strh	r2, [r3, #12]
					singleChar[2][0] = 1;	singleChar[2][1] = 0; singleChar[2][2] = 2; break;
 8000348:	81da      	strh	r2, [r3, #14]
					singleChar[1][0] = 0;	singleChar[1][1] = 1; singleChar[1][2] = 2;
					singleChar[2][0] = 1;	singleChar[2][1] = 1; singleChar[2][2] = 2; break;
 800034a:	8219      	strh	r1, [r3, #16]


		}

		if(65 <= table[wchichChar] && table[wchichChar] <= 90){
 800034c:	f1a6 0e41 	sub.w	lr, r6, #65	; 0x41
 8000350:	f1be 0f19 	cmp.w	lr, #25
 8000354:	f200 80a3 	bhi.w	800049e <stringToBrailleTable+0x262>
			//znak poprzedzaj¹cy wielkie litery
			doubleChar[0][0] = 0;	doubleChar[0][1] = 1; doubleChar[0][2] = 2;
			doubleChar[1][0] = 0;	doubleChar[1][1] = 0; doubleChar[1][2] = 2;
			doubleChar[2][0] = 0;	doubleChar[2][1] = 1; doubleChar[2][2] = 2;
 8000358:	2600      	movs	r6, #0
 800035a:	f8df e124 	ldr.w	lr, [pc, #292]	; 8000480 <stringToBrailleTable+0x244>
			doubleChar[0][0] = 0;	doubleChar[0][1] = 1; doubleChar[0][2] = 2;
 800035e:	8022      	strh	r2, [r4, #0]
 8000360:	8060      	strh	r0, [r4, #2]
 8000362:	80a1      	strh	r1, [r4, #4]
			doubleChar[1][0] = 0;	doubleChar[1][1] = 0; doubleChar[1][2] = 2;
 8000364:	81a2      	strh	r2, [r4, #12]
 8000366:	81e2      	strh	r2, [r4, #14]
 8000368:	8221      	strh	r1, [r4, #16]
			doubleChar[2][0] = 0;	doubleChar[2][1] = 1; doubleChar[2][2] = 2;
 800036a:	8322      	strh	r2, [r4, #24]
 800036c:	8360      	strh	r0, [r4, #26]
 800036e:	83a1      	strh	r1, [r4, #28]
			localFlag = 2;


			for(int i = 0; i<3; i++){
				for(int j = 0; j<3; j++){
					doubleChar[i][j+3] = singleChar[i][j];
 8000370:	f836 c003 	ldrh.w	ip, [r6, r3]
 8000374:	f10e 0e0c 	add.w	lr, lr, #12
 8000378:	f82e cc06 	strh.w	ip, [lr, #-6]
 800037c:	eb03 0c06 	add.w	ip, r3, r6
 8000380:	f8bc 8002 	ldrh.w	r8, [ip, #2]
 8000384:	3606      	adds	r6, #6
 8000386:	f8bc c004 	ldrh.w	ip, [ip, #4]
			for(int i = 0; i<3; i++){
 800038a:	2e12      	cmp	r6, #18
					doubleChar[i][j+3] = singleChar[i][j];
 800038c:	f82e 8c04 	strh.w	r8, [lr, #-4]
 8000390:	f82e cc02 	strh.w	ip, [lr, #-2]
			for(int i = 0; i<3; i++){
 8000394:	d1ec      	bne.n	8000370 <stringToBrailleTable+0x134>
			localFlag = 2;
 8000396:	f04f 0c02 	mov.w	ip, #2
			}

		}else localFlag = 1;

		for(int i = 0; i<3; i++){
			for(int j = 0; j<localFlag*3; j++){
 800039a:	f04f 0e00 	mov.w	lr, #0
 800039e:	9d00      	ldr	r5, [sp, #0]
 80003a0:	eb0c 064c 	add.w	r6, ip, ip, lsl #1
 80003a4:	9601      	str	r6, [sp, #4]
 80003a6:	eb05 0645 	add.w	r6, r5, r5, lsl #1
 80003aa:	b2b6      	uxth	r6, r6
 80003ac:	9602      	str	r6, [sp, #8]
 80003ae:	eb04 054e 	add.w	r5, r4, lr, lsl #1
 80003b2:	9503      	str	r5, [sp, #12]
 80003b4:	ebce 180e 	rsb	r8, lr, lr, lsl #4
 80003b8:	4d32      	ldr	r5, [pc, #200]	; (8000484 <stringToBrailleTable+0x248>)
 80003ba:	44b8      	add	r8, r7
 80003bc:	44a8      	add	r8, r5
		}else localFlag = 1;
 80003be:	2600      	movs	r6, #0
				if(localFlag == 1){
					fullLineBrailleTable[i][(wchichChar * 3) + j] = singleChar[i][j];
 80003c0:	eb03 0b0e 	add.w	fp, r3, lr
 80003c4:	e0a6      	b.n	8000514 <stringToBrailleTable+0x2d8>
			case 32: singleChar[0][0] = 0;	singleChar[0][1] = 0; singleChar[0][2] = 2;
 80003c6:	801a      	strh	r2, [r3, #0]
			case 97: singleChar[0][0] = 1;	singleChar[0][1] = 0; singleChar[0][2] = 2;
 80003c8:	805a      	strh	r2, [r3, #2]
 80003ca:	8099      	strh	r1, [r3, #4]
					singleChar[1][0] = 0;	singleChar[1][1] = 0; singleChar[1][2] = 2;
 80003cc:	80da      	strh	r2, [r3, #6]
					singleChar[1][0] = 1;	singleChar[1][1] = 0; singleChar[1][2] = 2;
 80003ce:	811a      	strh	r2, [r3, #8]
 80003d0:	e7b8      	b.n	8000344 <stringToBrailleTable+0x108>
			case 97: singleChar[0][0] = 1;	singleChar[0][1] = 0; singleChar[0][2] = 2;
 80003d2:	8018      	strh	r0, [r3, #0]
 80003d4:	e7f8      	b.n	80003c8 <stringToBrailleTable+0x18c>
			case 98: singleChar[0][0] = 1;	singleChar[0][1] = 0; singleChar[0][2] = 2;
 80003d6:	8018      	strh	r0, [r3, #0]
 80003d8:	e7a3      	b.n	8000322 <stringToBrailleTable+0xe6>
			case 99: singleChar[0][0] = 1;	singleChar[0][1] = 1; singleChar[0][2] = 2;
 80003da:	8018      	strh	r0, [r3, #0]
 80003dc:	8058      	strh	r0, [r3, #2]
 80003de:	e7f4      	b.n	80003ca <stringToBrailleTable+0x18e>
			case 100: singleChar[0][0] = 1;	singleChar[0][1] = 1; singleChar[0][2] = 2;
 80003e0:	8018      	strh	r0, [r3, #0]
 80003e2:	8058      	strh	r0, [r3, #2]
 80003e4:	e7ab      	b.n	800033e <stringToBrailleTable+0x102>
			case 102: singleChar[0][0] = 1;	singleChar[0][1] = 1; singleChar[0][2] = 2;
 80003e6:	8018      	strh	r0, [r3, #0]
 80003e8:	8058      	strh	r0, [r3, #2]
 80003ea:	e79b      	b.n	8000324 <stringToBrailleTable+0xe8>
			case 103: singleChar[0][0] = 1;	singleChar[0][1] = 1; singleChar[0][2] = 2;
 80003ec:	8018      	strh	r0, [r3, #0]
			case 106: singleChar[0][0] = 0;	singleChar[0][1] = 1; singleChar[0][2] = 2;
 80003ee:	8058      	strh	r0, [r3, #2]
 80003f0:	e001      	b.n	80003f6 <stringToBrailleTable+0x1ba>
			case 104: singleChar[0][0] = 1;	singleChar[0][1] = 0; singleChar[0][2] = 2;
 80003f2:	8018      	strh	r0, [r3, #0]
 80003f4:	805a      	strh	r2, [r3, #2]
			case 106: singleChar[0][0] = 0;	singleChar[0][1] = 1; singleChar[0][2] = 2;
 80003f6:	8099      	strh	r1, [r3, #4]
					singleChar[1][0] = 1;	singleChar[1][1] = 1; singleChar[1][2] = 2;
 80003f8:	80d8      	strh	r0, [r3, #6]
 80003fa:	e7a2      	b.n	8000342 <stringToBrailleTable+0x106>
			case 105: singleChar[0][0] = 1;	singleChar[0][1] = 0; singleChar[0][2] = 2;
 80003fc:	8018      	strh	r0, [r3, #0]
 80003fe:	e79d      	b.n	800033c <stringToBrailleTable+0x100>
			case 106: singleChar[0][0] = 0;	singleChar[0][1] = 1; singleChar[0][2] = 2;
 8000400:	801a      	strh	r2, [r3, #0]
 8000402:	e7f4      	b.n	80003ee <stringToBrailleTable+0x1b2>
			case 107: singleChar[0][0] = 1;	singleChar[0][1] = 0; singleChar[0][2] = 2;
 8000404:	8018      	strh	r0, [r3, #0]
 8000406:	e791      	b.n	800032c <stringToBrailleTable+0xf0>
			case 108: singleChar[0][0] = 1;	singleChar[0][1] = 0; singleChar[0][2] = 2;
 8000408:	8018      	strh	r0, [r3, #0]
 800040a:	805a      	strh	r2, [r3, #2]
			case 115: singleChar[0][0] = 0;	singleChar[0][1] = 1; singleChar[0][2] = 2;
 800040c:	8099      	strh	r1, [r3, #4]
					singleChar[1][0] = 1;	singleChar[1][1] = 0; singleChar[1][2] = 2;
 800040e:	80d8      	strh	r0, [r3, #6]
 8000410:	e78f      	b.n	8000332 <stringToBrailleTable+0xf6>
			case 109: singleChar[0][0] = 1;	singleChar[0][1] = 1; singleChar[0][2] = 2;
 8000412:	8018      	strh	r0, [r3, #0]
 8000414:	8058      	strh	r0, [r3, #2]
 8000416:	e78a      	b.n	800032e <stringToBrailleTable+0xf2>
			case 110: singleChar[0][0] = 1;	singleChar[0][1] = 1; singleChar[0][2] = 2;
 8000418:	8018      	strh	r0, [r3, #0]
 800041a:	8058      	strh	r0, [r3, #2]
			case 111: singleChar[0][0] = 1;	singleChar[0][1] = 0; singleChar[0][2] = 2;
 800041c:	8099      	strh	r1, [r3, #4]
					singleChar[1][0] = 0;	singleChar[1][1] = 1; singleChar[1][2] = 2;
 800041e:	80da      	strh	r2, [r3, #6]
					singleChar[1][0] = 1;	singleChar[1][1] = 1; singleChar[1][2] = 2;
 8000420:	8118      	strh	r0, [r3, #8]
 8000422:	e787      	b.n	8000334 <stringToBrailleTable+0xf8>
			case 111: singleChar[0][0] = 1;	singleChar[0][1] = 0; singleChar[0][2] = 2;
 8000424:	8018      	strh	r0, [r3, #0]
 8000426:	805a      	strh	r2, [r3, #2]
 8000428:	e7f8      	b.n	800041c <stringToBrailleTable+0x1e0>
			case 112: singleChar[0][0] = 1;	singleChar[0][1] = 1; singleChar[0][2] = 2;
 800042a:	8018      	strh	r0, [r3, #0]
			case 115: singleChar[0][0] = 0;	singleChar[0][1] = 1; singleChar[0][2] = 2;
 800042c:	8058      	strh	r0, [r3, #2]
 800042e:	e7ed      	b.n	800040c <stringToBrailleTable+0x1d0>
			case 113: singleChar[0][0] = 1;	singleChar[0][1] = 1; singleChar[0][2] = 2;
 8000430:	8018      	strh	r0, [r3, #0]
			case 116: singleChar[0][0] = 0;	singleChar[0][1] = 1; singleChar[0][2] = 2;
 8000432:	8058      	strh	r0, [r3, #2]
 8000434:	e001      	b.n	800043a <stringToBrailleTable+0x1fe>
			case 114: singleChar[0][0] = 1;	singleChar[0][1] = 0; singleChar[0][2] = 2;
 8000436:	8018      	strh	r0, [r3, #0]
 8000438:	805a      	strh	r2, [r3, #2]
			case 116: singleChar[0][0] = 0;	singleChar[0][1] = 1; singleChar[0][2] = 2;
 800043a:	8099      	strh	r1, [r3, #4]
					singleChar[1][0] = 1;	singleChar[1][1] = 1; singleChar[1][2] = 2;
 800043c:	80d8      	strh	r0, [r3, #6]
 800043e:	e7ef      	b.n	8000420 <stringToBrailleTable+0x1e4>
			case 115: singleChar[0][0] = 0;	singleChar[0][1] = 1; singleChar[0][2] = 2;
 8000440:	801a      	strh	r2, [r3, #0]
 8000442:	e7f3      	b.n	800042c <stringToBrailleTable+0x1f0>
			case 116: singleChar[0][0] = 0;	singleChar[0][1] = 1; singleChar[0][2] = 2;
 8000444:	801a      	strh	r2, [r3, #0]
 8000446:	e7f4      	b.n	8000432 <stringToBrailleTable+0x1f6>
			case 117: singleChar[0][0] = 1;	singleChar[0][1] = 0; singleChar[0][2] = 2;
 8000448:	8018      	strh	r0, [r3, #0]
 800044a:	805a      	strh	r2, [r3, #2]
			case 120: singleChar[0][0] = 1;	singleChar[0][1] = 1; singleChar[0][2] = 2;
 800044c:	8099      	strh	r1, [r3, #4]
					singleChar[1][0] = 0;	singleChar[1][1] = 0; singleChar[1][2] = 2;
 800044e:	80da      	strh	r2, [r3, #6]
 8000450:	e003      	b.n	800045a <stringToBrailleTable+0x21e>
			case 118: singleChar[0][0] = 1;	singleChar[0][1] = 0; singleChar[0][2] = 2;
 8000452:	8018      	strh	r0, [r3, #0]
 8000454:	805a      	strh	r2, [r3, #2]
 8000456:	8099      	strh	r1, [r3, #4]
					singleChar[1][0] = 1;	singleChar[1][1] = 0; singleChar[1][2] = 2;
 8000458:	80d8      	strh	r0, [r3, #6]
					singleChar[1][0] = 0;	singleChar[1][1] = 0; singleChar[1][2] = 2;
 800045a:	811a      	strh	r2, [r3, #8]
					singleChar[1][0] = 0;	singleChar[1][1] = 1; singleChar[1][2] = 2;
 800045c:	8159      	strh	r1, [r3, #10]
					singleChar[2][0] = 1;	singleChar[2][1] = 1; singleChar[2][2] = 2; break;
 800045e:	8198      	strh	r0, [r3, #12]
 8000460:	e006      	b.n	8000470 <stringToBrailleTable+0x234>
			case 119: singleChar[0][0] = 0;	singleChar[0][1] = 1; singleChar[0][2] = 2;
 8000462:	801a      	strh	r2, [r3, #0]
 8000464:	8058      	strh	r0, [r3, #2]
 8000466:	8099      	strh	r1, [r3, #4]
					singleChar[1][0] = 1;	singleChar[1][1] = 1; singleChar[1][2] = 2;
 8000468:	80d8      	strh	r0, [r3, #6]
 800046a:	8118      	strh	r0, [r3, #8]
 800046c:	8159      	strh	r1, [r3, #10]
					singleChar[2][0] = 0;	singleChar[2][1] = 1; singleChar[2][2] = 2; break;
 800046e:	819a      	strh	r2, [r3, #12]
					singleChar[2][0] = 1;	singleChar[2][1] = 1; singleChar[2][2] = 2; break;
 8000470:	81d8      	strh	r0, [r3, #14]
 8000472:	e76a      	b.n	800034a <stringToBrailleTable+0x10e>
			case 120: singleChar[0][0] = 1;	singleChar[0][1] = 1; singleChar[0][2] = 2;
 8000474:	8018      	strh	r0, [r3, #0]
 8000476:	8058      	strh	r0, [r3, #2]
 8000478:	e7e8      	b.n	800044c <stringToBrailleTable+0x210>
 800047a:	bf00      	nop
 800047c:	200002a0 	.word	0x200002a0
 8000480:	200000fa 	.word	0x200000fa
 8000484:	2000011e 	.word	0x2000011e
 8000488:	200002b3 	.word	0x200002b3
			case 121: singleChar[0][0] = 1;	singleChar[0][1] = 1; singleChar[0][2] = 2;
 800048c:	8018      	strh	r0, [r3, #0]
 800048e:	8058      	strh	r0, [r3, #2]
			case 122: singleChar[0][0] = 1;	singleChar[0][1] = 0; singleChar[0][2] = 2;
 8000490:	8099      	strh	r1, [r3, #4]
					singleChar[1][0] = 0;	singleChar[1][1] = 1; singleChar[1][2] = 2;
 8000492:	80da      	strh	r2, [r3, #6]
 8000494:	8118      	strh	r0, [r3, #8]
 8000496:	e7e1      	b.n	800045c <stringToBrailleTable+0x220>
			case 122: singleChar[0][0] = 1;	singleChar[0][1] = 0; singleChar[0][2] = 2;
 8000498:	8018      	strh	r0, [r3, #0]
 800049a:	805a      	strh	r2, [r3, #2]
 800049c:	e7f8      	b.n	8000490 <stringToBrailleTable+0x254>
		}else if(48 <= table[wchichChar] && table[wchichChar] <= 57){
 800049e:	3e30      	subs	r6, #48	; 0x30
 80004a0:	2e09      	cmp	r6, #9
 80004a2:	d827      	bhi.n	80004f4 <stringToBrailleTable+0x2b8>
			if(wchichChar == 0 || (wchichChar > 0 && (table[wchichChar-1] < 48 || table[wchichChar-1] > 57))){
 80004a4:	9d00      	ldr	r5, [sp, #0]
 80004a6:	b12d      	cbz	r5, 80004b4 <stringToBrailleTable+0x278>
 80004a8:	f81a 6c01 	ldrb.w	r6, [sl, #-1]
 80004ac:	3e30      	subs	r6, #48	; 0x30
 80004ae:	2e09      	cmp	r6, #9
 80004b0:	f67f af73 	bls.w	800039a <stringToBrailleTable+0x15e>
				doubleChar[2][0] = 1;	doubleChar[2][1] = 1; doubleChar[2][2] = 2;
 80004b4:	2600      	movs	r6, #0
 80004b6:	f8df e0cc 	ldr.w	lr, [pc, #204]	; 8000584 <stringToBrailleTable+0x348>
				doubleChar[0][0] = 0;	doubleChar[0][1] = 1; doubleChar[0][2] = 2;
 80004ba:	8022      	strh	r2, [r4, #0]
 80004bc:	8060      	strh	r0, [r4, #2]
 80004be:	80a1      	strh	r1, [r4, #4]
				doubleChar[1][0] = 0;	doubleChar[1][1] = 1; doubleChar[1][2] = 2;
 80004c0:	81a2      	strh	r2, [r4, #12]
 80004c2:	81e0      	strh	r0, [r4, #14]
 80004c4:	8221      	strh	r1, [r4, #16]
				doubleChar[2][0] = 1;	doubleChar[2][1] = 1; doubleChar[2][2] = 2;
 80004c6:	8320      	strh	r0, [r4, #24]
 80004c8:	8360      	strh	r0, [r4, #26]
 80004ca:	83a1      	strh	r1, [r4, #28]
						doubleChar[i][j+3] = singleChar[i][j];
 80004cc:	f836 c003 	ldrh.w	ip, [r6, r3]
 80004d0:	f10e 0e0c 	add.w	lr, lr, #12
 80004d4:	f82e cc06 	strh.w	ip, [lr, #-6]
 80004d8:	eb03 0c06 	add.w	ip, r3, r6
 80004dc:	f8bc 8002 	ldrh.w	r8, [ip, #2]
 80004e0:	3606      	adds	r6, #6
 80004e2:	f8bc c004 	ldrh.w	ip, [ip, #4]
				for(int i = 0; i<3; i++){
 80004e6:	2e12      	cmp	r6, #18
						doubleChar[i][j+3] = singleChar[i][j];
 80004e8:	f82e 8c04 	strh.w	r8, [lr, #-4]
 80004ec:	f82e cc02 	strh.w	ip, [lr, #-2]
				for(int i = 0; i<3; i++){
 80004f0:	d1ec      	bne.n	80004cc <stringToBrailleTable+0x290>
 80004f2:	e750      	b.n	8000396 <stringToBrailleTable+0x15a>
		}else localFlag = 1;
 80004f4:	f04f 0c01 	mov.w	ip, #1
 80004f8:	e74f      	b.n	800039a <stringToBrailleTable+0x15e>
				if(localFlag == 1){
 80004fa:	f1bc 0f01 	cmp.w	ip, #1
 80004fe:	d12b      	bne.n	8000558 <stringToBrailleTable+0x31c>
					fullLineBrailleTable[i][(wchichChar * 3) + j] = singleChar[i][j];
 8000500:	f83b 9016 	ldrh.w	r9, [fp, r6, lsl #1]
				}else if (localFlag == 2){
					fullLineBrailleTable[i][(wchichChar * 3) + j] = doubleChar[i][j];
 8000504:	f828 9016 	strh.w	r9, [r8, r6, lsl #1]
 8000508:	9d02      	ldr	r5, [sp, #8]
 800050a:	eb05 0906 	add.w	r9, r5, r6
 800050e:	fa1f f989 	uxth.w	r9, r9
			for(int j = 0; j<localFlag*3; j++){
 8000512:	3601      	adds	r6, #1
 8000514:	9d01      	ldr	r5, [sp, #4]
 8000516:	42ae      	cmp	r6, r5
 8000518:	d1ef      	bne.n	80004fa <stringToBrailleTable+0x2be>
 800051a:	f10e 0e06 	add.w	lr, lr, #6
		for(int i = 0; i<3; i++){
 800051e:	f1be 0f12 	cmp.w	lr, #18
 8000522:	f47f af44 	bne.w	80003ae <stringToBrailleTable+0x172>
	for(wchichChar = 0; wchichChar<tableLength; wchichChar++){
 8000526:	9d00      	ldr	r5, [sp, #0]
 8000528:	3706      	adds	r7, #6
 800052a:	3501      	adds	r5, #1
 800052c:	b2ad      	uxth	r5, r5
 800052e:	2d05      	cmp	r5, #5
 8000530:	9500      	str	r5, [sp, #0]
 8000532:	f47f ae91 	bne.w	8000258 <stringToBrailleTable+0x1c>
 8000536:	2300      	movs	r3, #0
	}
	for(int i = 0; i<3; i++){  //uzupe³nienie reszty tablicy spacjami w braille'u
		 	 	 	 	 	 	 /////narazie jest 45 czyli ca³a linia niewazne ile wpiszemy, ale
								//docelowo bêdzie tam n*3 kolumn i nie bedziemy uzupe³niac spacjami :)
		for(int j = lastChar; j<45; j++){
			if((j+1)%3 == 0) fullLineBrailleTable[i][j] = 2;
 8000538:	2503      	movs	r5, #3
			else fullLineBrailleTable[i][j] = 0;
 800053a:	461e      	mov	r6, r3
			if((j+1)%3 == 0) fullLineBrailleTable[i][j] = 2;
 800053c:	2702      	movs	r7, #2
		for(int j = lastChar; j<45; j++){
 800053e:	464a      	mov	r2, r9
 8000540:	4649      	mov	r1, r9
			else fullLineBrailleTable[i][j] = 0;
 8000542:	480f      	ldr	r0, [pc, #60]	; (8000580 <stringToBrailleTable+0x344>)
 8000544:	18c4      	adds	r4, r0, r3
		for(int j = lastChar; j<45; j++){
 8000546:	2a2c      	cmp	r2, #44	; 0x2c
 8000548:	dd0d      	ble.n	8000566 <stringToBrailleTable+0x32a>
 800054a:	335a      	adds	r3, #90	; 0x5a
	for(int i = 0; i<3; i++){  //uzupe³nienie reszty tablicy spacjami w braille'u
 800054c:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8000550:	d1f5      	bne.n	800053e <stringToBrailleTable+0x302>
		}
	}

}
 8000552:	b005      	add	sp, #20
 8000554:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				}else if (localFlag == 2){
 8000558:	f1bc 0f02 	cmp.w	ip, #2
 800055c:	d1d4      	bne.n	8000508 <stringToBrailleTable+0x2cc>
					fullLineBrailleTable[i][(wchichChar * 3) + j] = doubleChar[i][j];
 800055e:	9d03      	ldr	r5, [sp, #12]
 8000560:	f835 9016 	ldrh.w	r9, [r5, r6, lsl #1]
 8000564:	e7ce      	b.n	8000504 <stringToBrailleTable+0x2c8>
			if((j+1)%3 == 0) fullLineBrailleTable[i][j] = 2;
 8000566:	3201      	adds	r2, #1
 8000568:	fb92 f0f5 	sdiv	r0, r2, r5
 800056c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8000570:	4282      	cmp	r2, r0
 8000572:	bf0c      	ite	eq
 8000574:	f824 7011 	strheq.w	r7, [r4, r1, lsl #1]
			else fullLineBrailleTable[i][j] = 0;
 8000578:	f824 6011 	strhne.w	r6, [r4, r1, lsl #1]
 800057c:	3101      	adds	r1, #1
 800057e:	e7e2      	b.n	8000546 <stringToBrailleTable+0x30a>
 8000580:	2000011e 	.word	0x2000011e
 8000584:	200000fa 	.word	0x200000fa

08000588 <reset1>:

void reset1(){
 8000588:	b510      	push	{r4, lr}
	stopFlag = true;
 800058a:	2401      	movs	r4, #1
 800058c:	4b0f      	ldr	r3, [pc, #60]	; (80005cc <reset1+0x44>)
	if(!HAL_GPIO_ReadPin(M1_Dir_GPIO_Port, M1_Dir_Pin))
 800058e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000592:	480f      	ldr	r0, [pc, #60]	; (80005d0 <reset1+0x48>)
	stopFlag = true;
 8000594:	701c      	strb	r4, [r3, #0]
	if(!HAL_GPIO_ReadPin(M1_Dir_GPIO_Port, M1_Dir_Pin))
 8000596:	f001 f88d 	bl	80016b4 <HAL_GPIO_ReadPin>
 800059a:	b940      	cbnz	r0, 80005ae <reset1+0x26>
		HAL_GPIO_WritePin(M1_Dir_GPIO_Port, M1_Dir_Pin, SET);
 800059c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80005a0:	4622      	mov	r2, r4
 80005a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005a6:	f500 3088 	add.w	r0, r0, #69632	; 0x11000
 80005aa:	f001 f889 	bl	80016c0 <HAL_GPIO_WritePin>

	TIM1->CCR1 = 50;
 80005ae:	2232      	movs	r2, #50	; 0x32
 80005b0:	4b08      	ldr	r3, [pc, #32]	; (80005d4 <reset1+0x4c>)
 80005b2:	635a      	str	r2, [r3, #52]	; 0x34
	TIM4->CCR3 = 0;
 80005b4:	2200      	movs	r2, #0
 80005b6:	f5a3 3392 	sub.w	r3, r3, #74752	; 0x12400
 80005ba:	63da      	str	r2, [r3, #60]	; 0x3c
	x = 4;
 80005bc:	2204      	movs	r2, #4
 80005be:	4b06      	ldr	r3, [pc, #24]	; (80005d8 <reset1+0x50>)
 80005c0:	801a      	strh	r2, [r3, #0]
	pwmFlag = true;
 80005c2:	2201      	movs	r2, #1
 80005c4:	4b05      	ldr	r3, [pc, #20]	; (80005dc <reset1+0x54>)
 80005c6:	701a      	strb	r2, [r3, #0]
 80005c8:	bd10      	pop	{r4, pc}
 80005ca:	bf00      	nop
 80005cc:	20000004 	.word	0x20000004
 80005d0:	40011000 	.word	0x40011000
 80005d4:	40012c00 	.word	0x40012c00
 80005d8:	20000006 	.word	0x20000006
 80005dc:	2000029e 	.word	0x2000029e

080005e0 <loadPaper>:
}

void loadPaper(){
	stopFlag = true;
 80005e0:	2201      	movs	r2, #1
void loadPaper(){
 80005e2:	b508      	push	{r3, lr}
	stopFlag = true;
 80005e4:	4b0d      	ldr	r3, [pc, #52]	; (800061c <loadPaper+0x3c>)
	if(HAL_GPIO_ReadPin(M2_Dir_GPIO_Port, M2_Dir_Pin))
 80005e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005ea:	480d      	ldr	r0, [pc, #52]	; (8000620 <loadPaper+0x40>)
	stopFlag = true;
 80005ec:	701a      	strb	r2, [r3, #0]
	if(HAL_GPIO_ReadPin(M2_Dir_GPIO_Port, M2_Dir_Pin))
 80005ee:	f001 f861 	bl	80016b4 <HAL_GPIO_ReadPin>
 80005f2:	b128      	cbz	r0, 8000600 <loadPaper+0x20>
		HAL_GPIO_WritePin(M2_Dir_GPIO_Port, M2_Dir_Pin, RESET);
 80005f4:	2200      	movs	r2, #0
 80005f6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005fa:	4809      	ldr	r0, [pc, #36]	; (8000620 <loadPaper+0x40>)
 80005fc:	f001 f860 	bl	80016c0 <HAL_GPIO_WritePin>

	TIM1->CCR1 = 0;
 8000600:	2200      	movs	r2, #0
 8000602:	4b08      	ldr	r3, [pc, #32]	; (8000624 <loadPaper+0x44>)
 8000604:	635a      	str	r2, [r3, #52]	; 0x34
	TIM4->CCR3 = 50;
 8000606:	2232      	movs	r2, #50	; 0x32
 8000608:	f5a3 3392 	sub.w	r3, r3, #74752	; 0x12400
 800060c:	63da      	str	r2, [r3, #60]	; 0x3c
	x = 5;
 800060e:	2205      	movs	r2, #5
 8000610:	4b05      	ldr	r3, [pc, #20]	; (8000628 <loadPaper+0x48>)
 8000612:	801a      	strh	r2, [r3, #0]
	pwmFlag = true;
 8000614:	2201      	movs	r2, #1
 8000616:	4b05      	ldr	r3, [pc, #20]	; (800062c <loadPaper+0x4c>)
 8000618:	701a      	strb	r2, [r3, #0]
 800061a:	bd08      	pop	{r3, pc}
 800061c:	20000004 	.word	0x20000004
 8000620:	40010c00 	.word	0x40010c00
 8000624:	40012c00 	.word	0x40012c00
 8000628:	20000006 	.word	0x20000006
 800062c:	2000029e 	.word	0x2000029e

08000630 <afterMoveFunction>:
}

void afterMoveFunction(){
	if(x == 0){
 8000630:	4a2e      	ldr	r2, [pc, #184]	; (80006ec <afterMoveFunction+0xbc>)
void afterMoveFunction(){
 8000632:	b510      	push	{r4, lr}
	if(x == 0){
 8000634:	8811      	ldrh	r1, [r2, #0]
 8000636:	bb29      	cbnz	r1, 8000684 <afterMoveFunction+0x54>
		if(fullLineBrailleTable[lineCounter][counter] == 0){
 8000638:	242d      	movs	r4, #45	; 0x2d
 800063a:	4b2d      	ldr	r3, [pc, #180]	; (80006f0 <afterMoveFunction+0xc0>)
 800063c:	482d      	ldr	r0, [pc, #180]	; (80006f4 <afterMoveFunction+0xc4>)
 800063e:	881b      	ldrh	r3, [r3, #0]
 8000640:	8800      	ldrh	r0, [r0, #0]
 8000642:	fb04 0303 	mla	r3, r4, r3, r0
 8000646:	482c      	ldr	r0, [pc, #176]	; (80006f8 <afterMoveFunction+0xc8>)
 8000648:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 800064c:	b95b      	cbnz	r3, 8000666 <afterMoveFunction+0x36>
			TIM1->CCR1 = 0;/////////////////////////////////////////////////////////////////
 800064e:	492b      	ldr	r1, [pc, #172]	; (80006fc <afterMoveFunction+0xcc>)
 8000650:	634b      	str	r3, [r1, #52]	; 0x34
			TIM4->CCR3 = 0;
 8000652:	f5a1 3192 	sub.w	r1, r1, #74752	; 0x12400
 8000656:	63cb      	str	r3, [r1, #60]	; 0x3c
			markerFlag = true;
		}else if(fullLineBrailleTable[lineCounter][counter] == 2){

			TIM1->CCR1 = 50;/////////////////////////////////////////////////////////////////
			TIM4->CCR3 = 0;
			x=1;
 8000658:	2101      	movs	r1, #1
 800065a:	8011      	strh	r1, [r2, #0]
			step = 2;
 800065c:	4a28      	ldr	r2, [pc, #160]	; (8000700 <afterMoveFunction+0xd0>)
 800065e:	8013      	strh	r3, [r2, #0]
			pwmFlag = true;
 8000660:	4b28      	ldr	r3, [pc, #160]	; (8000704 <afterMoveFunction+0xd4>)
 8000662:	7019      	strb	r1, [r3, #0]
 8000664:	bd10      	pop	{r4, pc}
		}else if(fullLineBrailleTable[lineCounter][counter] == 1){
 8000666:	2b01      	cmp	r3, #1
 8000668:	d103      	bne.n	8000672 <afterMoveFunction+0x42>
			x=1;
 800066a:	8013      	strh	r3, [r2, #0]
			markerFlag = true;
 800066c:	4a26      	ldr	r2, [pc, #152]	; (8000708 <afterMoveFunction+0xd8>)

		if(counter >= n*3){
			counter = 0;
			lineCounter++;
			r=1;
			resetFlag=true;/////////////////////////////////////////////////////////////////////
 800066e:	7013      	strb	r3, [r2, #0]
 8000670:	bd10      	pop	{r4, pc}
		}else if(fullLineBrailleTable[lineCounter][counter] == 2){
 8000672:	2b02      	cmp	r3, #2
 8000674:	d12b      	bne.n	80006ce <afterMoveFunction+0x9e>
			TIM1->CCR1 = 50;/////////////////////////////////////////////////////////////////
 8000676:	2432      	movs	r4, #50	; 0x32
 8000678:	4820      	ldr	r0, [pc, #128]	; (80006fc <afterMoveFunction+0xcc>)
 800067a:	6344      	str	r4, [r0, #52]	; 0x34
			TIM4->CCR3 = 0;
 800067c:	f5a0 3092 	sub.w	r0, r0, #74752	; 0x12400
 8000680:	63c1      	str	r1, [r0, #60]	; 0x3c
 8000682:	e7e9      	b.n	8000658 <afterMoveFunction+0x28>
	}else if(x == 1){
 8000684:	2901      	cmp	r1, #1
 8000686:	d123      	bne.n	80006d0 <afterMoveFunction+0xa0>
		if((counter)%3==0) isFirstFlag = true;
 8000688:	2303      	movs	r3, #3
		counter++;
 800068a:	481a      	ldr	r0, [pc, #104]	; (80006f4 <afterMoveFunction+0xc4>)
 800068c:	8802      	ldrh	r2, [r0, #0]
 800068e:	3201      	adds	r2, #1
 8000690:	b292      	uxth	r2, r2
		if((counter)%3==0) isFirstFlag = true;
 8000692:	fbb2 f3f3 	udiv	r3, r2, r3
 8000696:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800069a:	1ad3      	subs	r3, r2, r3
 800069c:	b29b      	uxth	r3, r3
		counter++;
 800069e:	8002      	strh	r2, [r0, #0]
		if((counter)%3==0) isFirstFlag = true;
 80006a0:	b90b      	cbnz	r3, 80006a6 <afterMoveFunction+0x76>
 80006a2:	4b1a      	ldr	r3, [pc, #104]	; (800070c <afterMoveFunction+0xdc>)
 80006a4:	7019      	strb	r1, [r3, #0]
		if(counter >= n*3){
 80006a6:	4b1a      	ldr	r3, [pc, #104]	; (8000710 <afterMoveFunction+0xe0>)
 80006a8:	881b      	ldrh	r3, [r3, #0]
 80006aa:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80006ae:	429a      	cmp	r2, r3
 80006b0:	db0a      	blt.n	80006c8 <afterMoveFunction+0x98>
			counter = 0;
 80006b2:	2300      	movs	r3, #0
			lineCounter++;
 80006b4:	4a0e      	ldr	r2, [pc, #56]	; (80006f0 <afterMoveFunction+0xc0>)
			counter = 0;
 80006b6:	8003      	strh	r3, [r0, #0]
			lineCounter++;
 80006b8:	8813      	ldrh	r3, [r2, #0]
 80006ba:	3301      	adds	r3, #1
 80006bc:	8013      	strh	r3, [r2, #0]
			r=1;
 80006be:	2301      	movs	r3, #1
 80006c0:	4a14      	ldr	r2, [pc, #80]	; (8000714 <afterMoveFunction+0xe4>)
 80006c2:	8013      	strh	r3, [r2, #0]
			resetFlag=true;/////////////////////////////////////////////////////////////////////
 80006c4:	4a14      	ldr	r2, [pc, #80]	; (8000718 <afterMoveFunction+0xe8>)
 80006c6:	e7d2      	b.n	800066e <afterMoveFunction+0x3e>
		}else stopFlag = false;
 80006c8:	2200      	movs	r2, #0
 80006ca:	4b14      	ldr	r3, [pc, #80]	; (800071c <afterMoveFunction+0xec>)
	}else if(x == 2){
		if(lineCounter >= 3){
			lineCounter = 0;
			r=2;
			resetFlag=true;/////////////////////////////////////////////////////////////////////
 80006cc:	701a      	strb	r2, [r3, #0]
 80006ce:	bd10      	pop	{r4, pc}
	}else if(x == 2){
 80006d0:	2902      	cmp	r1, #2
 80006d2:	d1fc      	bne.n	80006ce <afterMoveFunction+0x9e>
		if(lineCounter >= 3){
 80006d4:	4b06      	ldr	r3, [pc, #24]	; (80006f0 <afterMoveFunction+0xc0>)
 80006d6:	881a      	ldrh	r2, [r3, #0]
 80006d8:	2a02      	cmp	r2, #2
 80006da:	d9f5      	bls.n	80006c8 <afterMoveFunction+0x98>
			lineCounter = 0;
 80006dc:	2200      	movs	r2, #0
 80006de:	801a      	strh	r2, [r3, #0]
			r=2;
 80006e0:	4b0c      	ldr	r3, [pc, #48]	; (8000714 <afterMoveFunction+0xe4>)
			resetFlag=true;/////////////////////////////////////////////////////////////////////
 80006e2:	2201      	movs	r2, #1
			r=2;
 80006e4:	8019      	strh	r1, [r3, #0]
			resetFlag=true;/////////////////////////////////////////////////////////////////////
 80006e6:	4b0c      	ldr	r3, [pc, #48]	; (8000718 <afterMoveFunction+0xe8>)
 80006e8:	e7f0      	b.n	80006cc <afterMoveFunction+0x9c>
 80006ea:	bf00      	nop
 80006ec:	20000006 	.word	0x20000006
 80006f0:	2000022c 	.word	0x2000022c
 80006f4:	20000094 	.word	0x20000094
 80006f8:	2000011e 	.word	0x2000011e
 80006fc:	40012c00 	.word	0x40012c00
 8000700:	200002b2 	.word	0x200002b2
 8000704:	2000029e 	.word	0x2000029e
 8000708:	20000232 	.word	0x20000232
 800070c:	20000000 	.word	0x20000000
 8000710:	20000298 	.word	0x20000298
 8000714:	20000002 	.word	0x20000002
 8000718:	2000029f 	.word	0x2000029f
 800071c:	20000004 	.word	0x20000004

08000720 <afterResetFunction>:
		}else stopFlag = false;
	}

}

void afterResetFunction(){
 8000720:	b538      	push	{r3, r4, r5, lr}
	if(r == 0){
 8000722:	4b2d      	ldr	r3, [pc, #180]	; (80007d8 <afterResetFunction+0xb8>)
 8000724:	881c      	ldrh	r4, [r3, #0]
 8000726:	b92c      	cbnz	r4, 8000734 <afterResetFunction+0x14>
		r = 3;
 8000728:	2203      	movs	r2, #3
		loadFlag = true;
	}else if(r == 1){
		r = 4;
		loadFlag = true;
	}else if(r == 2){
		r = 5;
 800072a:	801a      	strh	r2, [r3, #0]
		loadFlag = true;
 800072c:	2201      	movs	r2, #1
 800072e:	4b2b      	ldr	r3, [pc, #172]	; (80007dc <afterResetFunction+0xbc>)
 8000730:	701a      	strb	r2, [r3, #0]
 8000732:	bd38      	pop	{r3, r4, r5, pc}
	}else if(r == 1){
 8000734:	2c01      	cmp	r4, #1
 8000736:	d104      	bne.n	8000742 <afterResetFunction+0x22>
		r = 4;
 8000738:	2204      	movs	r2, #4
 800073a:	801a      	strh	r2, [r3, #0]
		loadFlag = true;
 800073c:	4b27      	ldr	r3, [pc, #156]	; (80007dc <afterResetFunction+0xbc>)
		///////////////
		size = sprintf(&data, "\n\r Saved: %s , jest to %d znakow "
				"w Braille'u.\n\r Rozpoczynam drukowanie lini...\n\r", table, n);
		//////////////
		HAL_UART_Transmit_IT(&huart2, &data, size);
		stopFlag = false;
 800073e:	701c      	strb	r4, [r3, #0]
 8000740:	bd38      	pop	{r3, r4, r5, pc}
	}else if(r == 2){
 8000742:	2c02      	cmp	r4, #2
 8000744:	d101      	bne.n	800074a <afterResetFunction+0x2a>
		r = 5;
 8000746:	2205      	movs	r2, #5
 8000748:	e7ef      	b.n	800072a <afterResetFunction+0xa>
	}else if(r==3){
 800074a:	2c03      	cmp	r4, #3
 800074c:	d113      	bne.n	8000776 <afterResetFunction+0x56>
		n=0;
 800074e:	2400      	movs	r4, #0
 8000750:	4d23      	ldr	r5, [pc, #140]	; (80007e0 <afterResetFunction+0xc0>)
 8000752:	802c      	strh	r4, [r5, #0]
		numberOfChars();
 8000754:	f7ff fd50 	bl	80001f8 <numberOfChars>
		stringToBrailleTable();
 8000758:	f7ff fd70 	bl	800023c <stringToBrailleTable>
		size = sprintf(&data, "\n\r Saved: %s , jest to %d znakow "
 800075c:	882b      	ldrh	r3, [r5, #0]
 800075e:	4a21      	ldr	r2, [pc, #132]	; (80007e4 <afterResetFunction+0xc4>)
 8000760:	4921      	ldr	r1, [pc, #132]	; (80007e8 <afterResetFunction+0xc8>)
 8000762:	4822      	ldr	r0, [pc, #136]	; (80007ec <afterResetFunction+0xcc>)
 8000764:	f001 ffc6 	bl	80026f4 <siprintf>
		HAL_UART_Transmit_IT(&huart2, &data, size);
 8000768:	4920      	ldr	r1, [pc, #128]	; (80007ec <afterResetFunction+0xcc>)
 800076a:	b282      	uxth	r2, r0
 800076c:	4820      	ldr	r0, [pc, #128]	; (80007f0 <afterResetFunction+0xd0>)
 800076e:	f001 fe6f 	bl	8002450 <HAL_UART_Transmit_IT>
		stopFlag = false;
 8000772:	4b20      	ldr	r3, [pc, #128]	; (80007f4 <afterResetFunction+0xd4>)
 8000774:	e7e3      	b.n	800073e <afterResetFunction+0x1e>
	}else if(r == 4){
 8000776:	2c04      	cmp	r4, #4
 8000778:	d11b      	bne.n	80007b2 <afterResetFunction+0x92>
		//oœ Y ruch
		if(HAL_GPIO_ReadPin(M2_Dir_GPIO_Port, M2_Dir_Pin))
 800077a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800077e:	481e      	ldr	r0, [pc, #120]	; (80007f8 <afterResetFunction+0xd8>)
 8000780:	f000 ff98 	bl	80016b4 <HAL_GPIO_ReadPin>
 8000784:	b128      	cbz	r0, 8000792 <afterResetFunction+0x72>
			HAL_GPIO_WritePin(M2_Dir_GPIO_Port, M2_Dir_Pin, RESET);
 8000786:	2200      	movs	r2, #0
 8000788:	f44f 7100 	mov.w	r1, #512	; 0x200
 800078c:	481a      	ldr	r0, [pc, #104]	; (80007f8 <afterResetFunction+0xd8>)
 800078e:	f000 ff97 	bl	80016c0 <HAL_GPIO_WritePin>
		TIM1->CCR1 = 0;//////////////////////////////////////////////////////////////////////
 8000792:	2200      	movs	r2, #0
 8000794:	4b19      	ldr	r3, [pc, #100]	; (80007fc <afterResetFunction+0xdc>)
 8000796:	635a      	str	r2, [r3, #52]	; 0x34
		TIM4->CCR3 = 50;
 8000798:	2232      	movs	r2, #50	; 0x32
 800079a:	f5a3 3392 	sub.w	r3, r3, #74752	; 0x12400
 800079e:	63da      	str	r2, [r3, #60]	; 0x3c
		x = 2;
 80007a0:	2202      	movs	r2, #2
 80007a2:	4b17      	ldr	r3, [pc, #92]	; (8000800 <afterResetFunction+0xe0>)
 80007a4:	801a      	strh	r2, [r3, #0]
		step = 35;
 80007a6:	2223      	movs	r2, #35	; 0x23
 80007a8:	4b16      	ldr	r3, [pc, #88]	; (8000804 <afterResetFunction+0xe4>)
 80007aa:	801a      	strh	r2, [r3, #0]
		pwmFlag = true;
 80007ac:	2201      	movs	r2, #1
 80007ae:	4b16      	ldr	r3, [pc, #88]	; (8000808 <afterResetFunction+0xe8>)
 80007b0:	e7be      	b.n	8000730 <afterResetFunction+0x10>
	}else if(r == 5){
 80007b2:	2c05      	cmp	r4, #5
 80007b4:	d10f      	bne.n	80007d6 <afterResetFunction+0xb6>
		uint16_t size2 = sprintf(&msg, "Wpisz kolejna linie do druku: \n\r");
 80007b6:	4915      	ldr	r1, [pc, #84]	; (800080c <afterResetFunction+0xec>)
 80007b8:	4815      	ldr	r0, [pc, #84]	; (8000810 <afterResetFunction+0xf0>)
 80007ba:	f001 ffbf 	bl	800273c <strcpy>
		HAL_UART_Transmit_IT(&huart2, &msg, size2);
 80007be:	2220      	movs	r2, #32
 80007c0:	4913      	ldr	r1, [pc, #76]	; (8000810 <afterResetFunction+0xf0>)
 80007c2:	480b      	ldr	r0, [pc, #44]	; (80007f0 <afterResetFunction+0xd0>)
 80007c4:	f001 fe44 	bl	8002450 <HAL_UART_Transmit_IT>

		HAL_UART_Receive_IT(&huart2, &table, tableLength);
 80007c8:	4622      	mov	r2, r4
	}

}
 80007ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		HAL_UART_Receive_IT(&huart2, &table, tableLength);
 80007ce:	4905      	ldr	r1, [pc, #20]	; (80007e4 <afterResetFunction+0xc4>)
 80007d0:	4807      	ldr	r0, [pc, #28]	; (80007f0 <afterResetFunction+0xd0>)
 80007d2:	f001 be5c 	b.w	800248e <HAL_UART_Receive_IT>
 80007d6:	bd38      	pop	{r3, r4, r5, pc}
 80007d8:	20000002 	.word	0x20000002
 80007dc:	2000022e 	.word	0x2000022e
 80007e0:	20000298 	.word	0x20000298
 80007e4:	200002b4 	.word	0x200002b4
 80007e8:	08002fc3 	.word	0x08002fc3
 80007ec:	20000096 	.word	0x20000096
 80007f0:	20000464 	.word	0x20000464
 80007f4:	20000004 	.word	0x20000004
 80007f8:	40010c00 	.word	0x40010c00
 80007fc:	40012c00 	.word	0x40012c00
 8000800:	20000006 	.word	0x20000006
 8000804:	200002b2 	.word	0x200002b2
 8000808:	2000029e 	.word	0x2000029e
 800080c:	08003014 	.word	0x08003014
 8000810:	20000233 	.word	0x20000233

08000814 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
	if(htim == &htim2){
 8000814:	4b61      	ldr	r3, [pc, #388]	; (800099c <HAL_TIM_PeriodElapsedCallback+0x188>)
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000816:	b570      	push	{r4, r5, r6, lr}
	if(htim == &htim2){
 8000818:	4298      	cmp	r0, r3
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800081a:	4605      	mov	r5, r0
	if(htim == &htim2){
 800081c:	d123      	bne.n	8000866 <HAL_TIM_PeriodElapsedCallback+0x52>
		if(!stopFlag){
 800081e:	4b60      	ldr	r3, [pc, #384]	; (80009a0 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8000820:	781c      	ldrb	r4, [r3, #0]
 8000822:	bb04      	cbnz	r4, 8000866 <HAL_TIM_PeriodElapsedCallback+0x52>
			stopFlag = true;
 8000824:	2201      	movs	r2, #1


			if(HAL_GPIO_ReadPin(M1_Dir_GPIO_Port, M1_Dir_Pin))
 8000826:	f44f 7100 	mov.w	r1, #512	; 0x200
 800082a:	485e      	ldr	r0, [pc, #376]	; (80009a4 <HAL_TIM_PeriodElapsedCallback+0x190>)
			stopFlag = true;
 800082c:	701a      	strb	r2, [r3, #0]
			if(HAL_GPIO_ReadPin(M1_Dir_GPIO_Port, M1_Dir_Pin))
 800082e:	f000 ff41 	bl	80016b4 <HAL_GPIO_ReadPin>
 8000832:	b128      	cbz	r0, 8000840 <HAL_TIM_PeriodElapsedCallback+0x2c>
					HAL_GPIO_WritePin(M1_Dir_GPIO_Port, M1_Dir_Pin, RESET);
 8000834:	4622      	mov	r2, r4
 8000836:	f44f 7100 	mov.w	r1, #512	; 0x200
 800083a:	485a      	ldr	r0, [pc, #360]	; (80009a4 <HAL_TIM_PeriodElapsedCallback+0x190>)
 800083c:	f000 ff40 	bl	80016c0 <HAL_GPIO_WritePin>
			//zawsze jedn krok i potem program decyduje co dalej
			if(!isFirstFlag){
 8000840:	4b59      	ldr	r3, [pc, #356]	; (80009a8 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8000842:	4c5a      	ldr	r4, [pc, #360]	; (80009ac <HAL_TIM_PeriodElapsedCallback+0x198>)
 8000844:	781a      	ldrb	r2, [r3, #0]
 8000846:	485a      	ldr	r0, [pc, #360]	; (80009b0 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8000848:	495a      	ldr	r1, [pc, #360]	; (80009b4 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 800084a:	2a00      	cmp	r2, #0
 800084c:	d172      	bne.n	8000934 <HAL_TIM_PeriodElapsedCallback+0x120>
				TIM1->CCR1 = 50;///////////////////////////////////////////////////////////////////////
 800084e:	2632      	movs	r6, #50	; 0x32
 8000850:	6366      	str	r6, [r4, #52]	; 0x34
				TIM4->CCR3 = 0;
 8000852:	63c2      	str	r2, [r0, #60]	; 0x3c
				step = 6;
 8000854:	2206      	movs	r2, #6
			}else{
				TIM1->CCR1 = 0;///////////////////////////////////////////////////////////////////////
				TIM4->CCR3 = 0;
				step = 0;
 8000856:	800a      	strh	r2, [r1, #0]
			}
			isFirstFlag = false;
 8000858:	2200      	movs	r2, #0
 800085a:	701a      	strb	r2, [r3, #0]
			x = 0;
 800085c:	4b56      	ldr	r3, [pc, #344]	; (80009b8 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 800085e:	801a      	strh	r2, [r3, #0]
			pwmFlag = true;
 8000860:	2201      	movs	r2, #1
 8000862:	4b56      	ldr	r3, [pc, #344]	; (80009bc <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8000864:	701a      	strb	r2, [r3, #0]

		}
	}
	if(htim == &htim3){
 8000866:	4b56      	ldr	r3, [pc, #344]	; (80009c0 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8000868:	429d      	cmp	r5, r3
 800086a:	d144      	bne.n	80008f6 <HAL_TIM_PeriodElapsedCallback+0xe2>
		//HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
		if(markerFlag){
 800086c:	4e55      	ldr	r6, [pc, #340]	; (80009c4 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 800086e:	7833      	ldrb	r3, [r6, #0]
 8000870:	b183      	cbz	r3, 8000894 <HAL_TIM_PeriodElapsedCallback+0x80>
			markerCounter++;
 8000872:	4c55      	ldr	r4, [pc, #340]	; (80009c8 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
			HAL_GPIO_TogglePin(Marker_GPIO_Port,  Marker_Pin);
 8000874:	f44f 7100 	mov.w	r1, #512	; 0x200
			markerCounter++;
 8000878:	8823      	ldrh	r3, [r4, #0]
			HAL_GPIO_TogglePin(Marker_GPIO_Port,  Marker_Pin);
 800087a:	4854      	ldr	r0, [pc, #336]	; (80009cc <HAL_TIM_PeriodElapsedCallback+0x1b8>)
			markerCounter++;
 800087c:	3301      	adds	r3, #1
 800087e:	8023      	strh	r3, [r4, #0]
			HAL_GPIO_TogglePin(Marker_GPIO_Port,  Marker_Pin);
 8000880:	f000 ff23 	bl	80016ca <HAL_GPIO_TogglePin>
			if(markerCounter== 2){
 8000884:	8823      	ldrh	r3, [r4, #0]
 8000886:	2b02      	cmp	r3, #2
 8000888:	d104      	bne.n	8000894 <HAL_TIM_PeriodElapsedCallback+0x80>
				markerCounter = 0;
 800088a:	2300      	movs	r3, #0
 800088c:	8023      	strh	r3, [r4, #0]
				markerFlag = false;
 800088e:	7033      	strb	r3, [r6, #0]
				afterMoveFunction();
 8000890:	f7ff fece 	bl	8000630 <afterMoveFunction>
			}

		}if(pwmFlag){
 8000894:	4c49      	ldr	r4, [pc, #292]	; (80009bc <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8000896:	7823      	ldrb	r3, [r4, #0]
 8000898:	b36b      	cbz	r3, 80008f6 <HAL_TIM_PeriodElapsedCallback+0xe2>
			HAL_GPIO_WritePin(M1_Sleep_GPIO_Port, M1_Sleep_Pin, RESET);
 800089a:	2200      	movs	r2, #0
 800089c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008a0:	484a      	ldr	r0, [pc, #296]	; (80009cc <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 80008a2:	f000 ff0d 	bl	80016c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M2_Sleep_GPIO_Port, M2_Sleep_Pin, RESET);
 80008a6:	2200      	movs	r2, #0
 80008a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008ac:	4847      	ldr	r0, [pc, #284]	; (80009cc <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 80008ae:	f000 ff07 	bl	80016c0 <HAL_GPIO_WritePin>
			pwmCounter++;
 80008b2:	4a47      	ldr	r2, [pc, #284]	; (80009d0 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
			if(x == 4){
 80008b4:	4940      	ldr	r1, [pc, #256]	; (80009b8 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
			pwmCounter++;
 80008b6:	8813      	ldrh	r3, [r2, #0]
			if(x == 4){
 80008b8:	8809      	ldrh	r1, [r1, #0]
			pwmCounter++;
 80008ba:	3301      	adds	r3, #1
 80008bc:	b29b      	uxth	r3, r3
			if(x == 4){
 80008be:	2904      	cmp	r1, #4
			pwmCounter++;
 80008c0:	8013      	strh	r3, [r2, #0]
			if(x == 4){
 80008c2:	d13b      	bne.n	800093c <HAL_TIM_PeriodElapsedCallback+0x128>
				if(zeroFlag){
 80008c4:	4b43      	ldr	r3, [pc, #268]	; (80009d4 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
					HAL_GPIO_WritePin(M1_Sleep_GPIO_Port, M1_Sleep_Pin, SET);
					HAL_GPIO_WritePin(M2_Sleep_GPIO_Port, M2_Sleep_Pin, SET);
					afterResetFunction();
				}
			}else if(x == 5){
				if(paperFlag){
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	b1ab      	cbz	r3, 80008f6 <HAL_TIM_PeriodElapsedCallback+0xe2>
					pwmFlag = false;
 80008ca:	2300      	movs	r3, #0
					pwmCounter = 0;
 80008cc:	8013      	strh	r3, [r2, #0]
					TIM1->CCR1 = 0;
 80008ce:	4a37      	ldr	r2, [pc, #220]	; (80009ac <HAL_TIM_PeriodElapsedCallback+0x198>)
					pwmFlag = false;
 80008d0:	7023      	strb	r3, [r4, #0]
					TIM1->CCR1 = 0;
 80008d2:	6353      	str	r3, [r2, #52]	; 0x34
					TIM4->CCR3 = 0;
 80008d4:	f5a2 3292 	sub.w	r2, r2, #74752	; 0x12400
 80008d8:	63d3      	str	r3, [r2, #60]	; 0x3c
					HAL_GPIO_WritePin(M1_Sleep_GPIO_Port, M1_Sleep_Pin, SET);
 80008da:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008de:	2201      	movs	r2, #1
 80008e0:	483a      	ldr	r0, [pc, #232]	; (80009cc <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 80008e2:	f000 feed 	bl	80016c0 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(M2_Sleep_GPIO_Port, M2_Sleep_Pin, SET);
 80008e6:	2201      	movs	r2, #1
 80008e8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008ec:	4837      	ldr	r0, [pc, #220]	; (80009cc <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 80008ee:	f000 fee7 	bl	80016c0 <HAL_GPIO_WritePin>
					afterResetFunction();
 80008f2:	f7ff ff15 	bl	8000720 <afterResetFunction>
				afterMoveFunction();
			}
		}

	}
	if(htim == &htim4){
 80008f6:	4b38      	ldr	r3, [pc, #224]	; (80009d8 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80008f8:	429d      	cmp	r5, r3
 80008fa:	d14e      	bne.n	800099a <HAL_TIM_PeriodElapsedCallback+0x186>
		if(resetFlag){
 80008fc:	4b37      	ldr	r3, [pc, #220]	; (80009dc <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 80008fe:	781a      	ldrb	r2, [r3, #0]
 8000900:	b14a      	cbz	r2, 8000916 <HAL_TIM_PeriodElapsedCallback+0x102>
			resetFlag = false;
 8000902:	2200      	movs	r2, #0
			if(!HAL_GPIO_ReadPin(Zero_Sensor_GPIO_Port, Zero_Sensor_Pin)){
 8000904:	2140      	movs	r1, #64	; 0x40
 8000906:	4827      	ldr	r0, [pc, #156]	; (80009a4 <HAL_TIM_PeriodElapsedCallback+0x190>)
			resetFlag = false;
 8000908:	701a      	strb	r2, [r3, #0]
			if(!HAL_GPIO_ReadPin(Zero_Sensor_GPIO_Port, Zero_Sensor_Pin)){
 800090a:	f000 fed3 	bl	80016b4 <HAL_GPIO_ReadPin>
 800090e:	2800      	cmp	r0, #0
 8000910:	d133      	bne.n	800097a <HAL_TIM_PeriodElapsedCallback+0x166>
				afterResetFunction();
 8000912:	f7ff ff05 	bl	8000720 <afterResetFunction>
			}else{
				reset1();
			}
		}
		if(loadFlag){
 8000916:	4b32      	ldr	r3, [pc, #200]	; (80009e0 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8000918:	781a      	ldrb	r2, [r3, #0]
 800091a:	2a00      	cmp	r2, #0
 800091c:	d03d      	beq.n	800099a <HAL_TIM_PeriodElapsedCallback+0x186>
			loadFlag = false;
 800091e:	2200      	movs	r2, #0
			  if(!HAL_GPIO_ReadPin(Paper_Sensor_GPIO_Port, Paper_Sensor_Pin)){
 8000920:	2180      	movs	r1, #128	; 0x80
 8000922:	4820      	ldr	r0, [pc, #128]	; (80009a4 <HAL_TIM_PeriodElapsedCallback+0x190>)
			loadFlag = false;
 8000924:	701a      	strb	r2, [r3, #0]
			  if(!HAL_GPIO_ReadPin(Paper_Sensor_GPIO_Port, Paper_Sensor_Pin)){
 8000926:	f000 fec5 	bl	80016b4 <HAL_GPIO_ReadPin>
 800092a:	bb48      	cbnz	r0, 8000980 <HAL_TIM_PeriodElapsedCallback+0x16c>
				  HAL_UART_Transmit_IT(&huart2, &msg, size3);
				  loadPaper();
			  }
		}
	}
}
 800092c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				  afterResetFunction();
 8000930:	f7ff bef6 	b.w	8000720 <afterResetFunction>
				TIM1->CCR1 = 0;///////////////////////////////////////////////////////////////////////
 8000934:	2200      	movs	r2, #0
 8000936:	6362      	str	r2, [r4, #52]	; 0x34
				TIM4->CCR3 = 0;
 8000938:	63c2      	str	r2, [r0, #60]	; 0x3c
 800093a:	e78c      	b.n	8000856 <HAL_TIM_PeriodElapsedCallback+0x42>
			}else if(x == 5){
 800093c:	2905      	cmp	r1, #5
 800093e:	d101      	bne.n	8000944 <HAL_TIM_PeriodElapsedCallback+0x130>
				if(paperFlag){
 8000940:	4b28      	ldr	r3, [pc, #160]	; (80009e4 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8000942:	e7c0      	b.n	80008c6 <HAL_TIM_PeriodElapsedCallback+0xb2>
			else if(pwmCounter >= step){//5 to przyk³adowa liczba krokow
 8000944:	491b      	ldr	r1, [pc, #108]	; (80009b4 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8000946:	8809      	ldrh	r1, [r1, #0]
 8000948:	4299      	cmp	r1, r3
 800094a:	d8d4      	bhi.n	80008f6 <HAL_TIM_PeriodElapsedCallback+0xe2>
				pwmFlag = false;
 800094c:	2300      	movs	r3, #0
				pwmCounter = 0;
 800094e:	8013      	strh	r3, [r2, #0]
				TIM1->CCR1 = 0;
 8000950:	4a16      	ldr	r2, [pc, #88]	; (80009ac <HAL_TIM_PeriodElapsedCallback+0x198>)
				pwmFlag = false;
 8000952:	7023      	strb	r3, [r4, #0]
				TIM1->CCR1 = 0;
 8000954:	6353      	str	r3, [r2, #52]	; 0x34
				TIM4->CCR3 = 0;
 8000956:	f5a2 3292 	sub.w	r2, r2, #74752	; 0x12400
 800095a:	63d3      	str	r3, [r2, #60]	; 0x3c
				HAL_GPIO_WritePin(M1_Sleep_GPIO_Port, M1_Sleep_Pin, SET);
 800095c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000960:	2201      	movs	r2, #1
 8000962:	481a      	ldr	r0, [pc, #104]	; (80009cc <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8000964:	f000 feac 	bl	80016c0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M2_Sleep_GPIO_Port, M2_Sleep_Pin, SET);
 8000968:	2201      	movs	r2, #1
 800096a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800096e:	4817      	ldr	r0, [pc, #92]	; (80009cc <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8000970:	f000 fea6 	bl	80016c0 <HAL_GPIO_WritePin>
				afterMoveFunction();
 8000974:	f7ff fe5c 	bl	8000630 <afterMoveFunction>
 8000978:	e7bd      	b.n	80008f6 <HAL_TIM_PeriodElapsedCallback+0xe2>
				reset1();
 800097a:	f7ff fe05 	bl	8000588 <reset1>
 800097e:	e7ca      	b.n	8000916 <HAL_TIM_PeriodElapsedCallback+0x102>
				  uint16_t size3 = sprintf(&msg, "\n\r UMIESC PAPIER W NAPEDZIE !!! \n\r");
 8000980:	4919      	ldr	r1, [pc, #100]	; (80009e8 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8000982:	481a      	ldr	r0, [pc, #104]	; (80009ec <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8000984:	f001 feda 	bl	800273c <strcpy>
				  HAL_UART_Transmit_IT(&huart2, &msg, size3);
 8000988:	2222      	movs	r2, #34	; 0x22
 800098a:	4918      	ldr	r1, [pc, #96]	; (80009ec <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 800098c:	4818      	ldr	r0, [pc, #96]	; (80009f0 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 800098e:	f001 fd5f 	bl	8002450 <HAL_UART_Transmit_IT>
}
 8000992:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				  loadPaper();
 8000996:	f7ff be23 	b.w	80005e0 <loadPaper>
 800099a:	bd70      	pop	{r4, r5, r6, pc}
 800099c:	20000424 	.word	0x20000424
 80009a0:	20000004 	.word	0x20000004
 80009a4:	40011000 	.word	0x40011000
 80009a8:	20000000 	.word	0x20000000
 80009ac:	40012c00 	.word	0x40012c00
 80009b0:	40000800 	.word	0x40000800
 80009b4:	200002b2 	.word	0x200002b2
 80009b8:	20000006 	.word	0x20000006
 80009bc:	2000029e 	.word	0x2000029e
 80009c0:	20000360 	.word	0x20000360
 80009c4:	20000232 	.word	0x20000232
 80009c8:	20000230 	.word	0x20000230
 80009cc:	40010800 	.word	0x40010800
 80009d0:	2000029c 	.word	0x2000029c
 80009d4:	200002cf 	.word	0x200002cf
 80009d8:	20000320 	.word	0x20000320
 80009dc:	2000029f 	.word	0x2000029f
 80009e0:	2000022e 	.word	0x2000022e
 80009e4:	2000029a 	.word	0x2000029a
 80009e8:	08002fa0 	.word	0x08002fa0
 80009ec:	20000233 	.word	0x20000233
 80009f0:	20000464 	.word	0x20000464

080009f4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
	stopFlag = true;
 80009f4:	2301      	movs	r3, #1
	r=0;
 80009f6:	2100      	movs	r1, #0
	stopFlag = true;
 80009f8:	4a03      	ldr	r2, [pc, #12]	; (8000a08 <HAL_UART_RxCpltCallback+0x14>)
 80009fa:	7013      	strb	r3, [r2, #0]
	r=0;
 80009fc:	4a03      	ldr	r2, [pc, #12]	; (8000a0c <HAL_UART_RxCpltCallback+0x18>)
 80009fe:	8011      	strh	r1, [r2, #0]
	resetFlag=true;/////////////////////////////////////////////////////////////////////
 8000a00:	4a03      	ldr	r2, [pc, #12]	; (8000a10 <HAL_UART_RxCpltCallback+0x1c>)
 8000a02:	7013      	strb	r3, [r2, #0]
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop
 8000a08:	20000004 	.word	0x20000004
 8000a0c:	20000002 	.word	0x20000002
 8000a10:	2000029f 	.word	0x2000029f

08000a14 <SystemClock_Config>:
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a14:	2301      	movs	r3, #1
{
 8000a16:	b510      	push	{r4, lr}
 8000a18:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a1a:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8000a1c:	2310      	movs	r3, #16
 8000a1e:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000a20:	2300      	movs	r3, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a22:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000a24:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000a26:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a2a:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a2c:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a2e:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000a30:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a32:	f000 fe5b 	bl	80016ec <HAL_RCC_OscConfig>
 8000a36:	b100      	cbz	r0, 8000a3a <SystemClock_Config+0x26>
 8000a38:	e7fe      	b.n	8000a38 <SystemClock_Config+0x24>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a3a:	230f      	movs	r3, #15
 8000a3c:	9301      	str	r3, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a42:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a44:	9005      	str	r0, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a46:	4621      	mov	r1, r4
 8000a48:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a4a:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a4c:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a4e:	f001 f815 	bl	8001a7c <HAL_RCC_ClockConfig>
 8000a52:	4604      	mov	r4, r0
 8000a54:	b100      	cbz	r0, 8000a58 <SystemClock_Config+0x44>
 8000a56:	e7fe      	b.n	8000a56 <SystemClock_Config+0x42>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000a58:	f001 f8b4 	bl	8001bc4 <HAL_RCC_GetHCLKFreq>
 8000a5c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a60:	fbb0 f0f3 	udiv	r0, r0, r3
 8000a64:	f000 fc0e 	bl	8001284 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000a68:	2004      	movs	r0, #4
 8000a6a:	f000 fc21 	bl	80012b0 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000a6e:	4622      	mov	r2, r4
 8000a70:	4621      	mov	r1, r4
 8000a72:	f04f 30ff 	mov.w	r0, #4294967295
 8000a76:	f000 fbc5 	bl	8001204 <HAL_NVIC_SetPriority>
}
 8000a7a:	b010      	add	sp, #64	; 0x40
 8000a7c:	bd10      	pop	{r4, pc}
	...

08000a80 <main>:
{
 8000a80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a84:	4da1      	ldr	r5, [pc, #644]	; (8000d0c <main+0x28c>)
{
 8000a86:	b09a      	sub	sp, #104	; 0x68
  HAL_Init();
 8000a88:	f000 fb86 	bl	8001198 <HAL_Init>
  SystemClock_Config();
 8000a8c:	f7ff ffc2 	bl	8000a14 <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a90:	69ab      	ldr	r3, [r5, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Marker_Pin|M2_Sleep_Pin|M1_Sleep_Pin, GPIO_PIN_RESET);
 8000a92:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a94:	f043 0310 	orr.w	r3, r3, #16
 8000a98:	61ab      	str	r3, [r5, #24]
 8000a9a:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Marker_Pin|M2_Sleep_Pin|M1_Sleep_Pin, GPIO_PIN_RESET);
 8000a9c:	f44f 6162 	mov.w	r1, #3616	; 0xe20
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aa0:	f003 0310 	and.w	r3, r3, #16
 8000aa4:	9302      	str	r3, [sp, #8]
 8000aa6:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aa8:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Marker_Pin|M2_Sleep_Pin|M1_Sleep_Pin, GPIO_PIN_RESET);
 8000aaa:	4899      	ldr	r0, [pc, #612]	; (8000d10 <main+0x290>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aac:	f043 0320 	orr.w	r3, r3, #32
 8000ab0:	61ab      	str	r3, [r5, #24]
 8000ab2:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(M2_Dir_GPIO_Port, M2_Dir_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab4:	2400      	movs	r4, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ab6:	f003 0320 	and.w	r3, r3, #32
 8000aba:	9303      	str	r3, [sp, #12]
 8000abc:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000abe:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : LD2_Pin Marker_Pin M2_Sleep_Pin M1_Sleep_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|Marker_Pin|M2_Sleep_Pin|M1_Sleep_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ac0:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac2:	f043 0304 	orr.w	r3, r3, #4
 8000ac6:	61ab      	str	r3, [r5, #24]
 8000ac8:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aca:	2702      	movs	r7, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000acc:	f003 0304 	and.w	r3, r3, #4
 8000ad0:	9304      	str	r3, [sp, #16]
 8000ad2:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ad4:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pin : M1_Dir_Pin */
  GPIO_InitStruct.Pin = M1_Dir_Pin;
 8000ad6:	f44f 7800 	mov.w	r8, #512	; 0x200
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ada:	f043 0308 	orr.w	r3, r3, #8
 8000ade:	61ab      	str	r3, [r5, #24]
 8000ae0:	69ab      	ldr	r3, [r5, #24]
 8000ae2:	f003 0308 	and.w	r3, r3, #8
 8000ae6:	9305      	str	r3, [sp, #20]
 8000ae8:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Marker_Pin|M2_Sleep_Pin|M1_Sleep_Pin, GPIO_PIN_RESET);
 8000aea:	f000 fde9 	bl	80016c0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(M1_Dir_GPIO_Port, M1_Dir_Pin, GPIO_PIN_RESET);
 8000aee:	2200      	movs	r2, #0
 8000af0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000af4:	4887      	ldr	r0, [pc, #540]	; (8000d14 <main+0x294>)
 8000af6:	f000 fde3 	bl	80016c0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(M2_Dir_GPIO_Port, M2_Dir_Pin, GPIO_PIN_RESET);
 8000afa:	2200      	movs	r2, #0
 8000afc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b00:	4885      	ldr	r0, [pc, #532]	; (8000d18 <main+0x298>)
 8000b02:	f000 fddd 	bl	80016c0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin;
 8000b06:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b0a:	9313      	str	r3, [sp, #76]	; 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b0c:	4b83      	ldr	r3, [pc, #524]	; (8000d1c <main+0x29c>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b0e:	a913      	add	r1, sp, #76	; 0x4c
 8000b10:	4880      	ldr	r0, [pc, #512]	; (8000d14 <main+0x294>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b12:	9314      	str	r3, [sp, #80]	; 0x50
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b14:	9415      	str	r4, [sp, #84]	; 0x54
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b16:	f000 fced 	bl	80014f4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD2_Pin|Marker_Pin|M2_Sleep_Pin|M1_Sleep_Pin;
 8000b1a:	f44f 6362 	mov.w	r3, #3616	; 0xe20
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b1e:	a913      	add	r1, sp, #76	; 0x4c
 8000b20:	487b      	ldr	r0, [pc, #492]	; (8000d10 <main+0x290>)
  GPIO_InitStruct.Pin = LD2_Pin|Marker_Pin|M2_Sleep_Pin|M1_Sleep_Pin;
 8000b22:	9313      	str	r3, [sp, #76]	; 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b24:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b26:	9415      	str	r4, [sp, #84]	; 0x54
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b28:	9716      	str	r7, [sp, #88]	; 0x58
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b2a:	f000 fce3 	bl	80014f4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = Zero_Sensor_Pin|Paper_Sensor_Pin;
 8000b2e:	23c0      	movs	r3, #192	; 0xc0
 8000b30:	9313      	str	r3, [sp, #76]	; 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000b32:	4b7b      	ldr	r3, [pc, #492]	; (8000d20 <main+0x2a0>)
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b34:	a913      	add	r1, sp, #76	; 0x4c
 8000b36:	4877      	ldr	r0, [pc, #476]	; (8000d14 <main+0x294>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000b38:	9314      	str	r3, [sp, #80]	; 0x50
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b3a:	9615      	str	r6, [sp, #84]	; 0x54
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b3c:	f000 fcda 	bl	80014f4 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(M1_Dir_GPIO_Port, &GPIO_InitStruct);
 8000b40:	a913      	add	r1, sp, #76	; 0x4c
 8000b42:	4874      	ldr	r0, [pc, #464]	; (8000d14 <main+0x294>)
  GPIO_InitStruct.Pin = M1_Dir_Pin;
 8000b44:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b48:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4a:	9415      	str	r4, [sp, #84]	; 0x54
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b4c:	9716      	str	r7, [sp, #88]	; 0x58
  HAL_GPIO_Init(M1_Dir_GPIO_Port, &GPIO_InitStruct);
 8000b4e:	f000 fcd1 	bl	80014f4 <HAL_GPIO_Init>
  /*Configure GPIO pin : M2_Dir_Pin */
  GPIO_InitStruct.Pin = M2_Dir_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(M2_Dir_GPIO_Port, &GPIO_InitStruct);
 8000b52:	a913      	add	r1, sp, #76	; 0x4c
 8000b54:	4870      	ldr	r0, [pc, #448]	; (8000d18 <main+0x298>)
  GPIO_InitStruct.Pin = M2_Dir_Pin;
 8000b56:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b5a:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5c:	9415      	str	r4, [sp, #84]	; 0x54
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b5e:	9716      	str	r7, [sp, #88]	; 0x58
  HAL_GPIO_Init(M2_Dir_GPIO_Port, &GPIO_InitStruct);
 8000b60:	f000 fcc8 	bl	80014f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000b64:	4622      	mov	r2, r4
 8000b66:	4621      	mov	r1, r4
 8000b68:	2017      	movs	r0, #23
 8000b6a:	f000 fb4b 	bl	8001204 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000b6e:	2017      	movs	r0, #23
 8000b70:	f000 fb7c 	bl	800126c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000b74:	4622      	mov	r2, r4
 8000b76:	4621      	mov	r1, r4
 8000b78:	2028      	movs	r0, #40	; 0x28
 8000b7a:	f000 fb43 	bl	8001204 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000b7e:	2028      	movs	r0, #40	; 0x28
 8000b80:	f000 fb74 	bl	800126c <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b84:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000b86:	4622      	mov	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b88:	4333      	orrs	r3, r6
 8000b8a:	616b      	str	r3, [r5, #20]
 8000b8c:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000b8e:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b90:	4033      	ands	r3, r6
 8000b92:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000b94:	2010      	movs	r0, #16
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b96:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000b98:	f000 fb34 	bl	8001204 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000b9c:	2010      	movs	r0, #16
 8000b9e:	f000 fb65 	bl	800126c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8000ba2:	4621      	mov	r1, r4
 8000ba4:	4622      	mov	r2, r4
 8000ba6:	2011      	movs	r0, #17
 8000ba8:	f000 fb2c 	bl	8001204 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000bac:	2011      	movs	r0, #17
 8000bae:	f000 fb5d 	bl	800126c <HAL_NVIC_EnableIRQ>
  huart2.Init.BaudRate = 115200;
 8000bb2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  huart2.Instance = USART2;
 8000bb6:	485b      	ldr	r0, [pc, #364]	; (8000d24 <main+0x2a4>)
  huart2.Init.BaudRate = 115200;
 8000bb8:	495b      	ldr	r1, [pc, #364]	; (8000d28 <main+0x2a8>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000bba:	6084      	str	r4, [r0, #8]
  huart2.Init.BaudRate = 115200;
 8000bbc:	e880 000a 	stmia.w	r0, {r1, r3}
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bc0:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000bc2:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bc4:	6104      	str	r4, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bc6:	6143      	str	r3, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bc8:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bca:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000bcc:	f001 fc12 	bl	80023f4 <HAL_UART_Init>
 8000bd0:	b100      	cbz	r0, 8000bd4 <main+0x154>
 8000bd2:	e7fe      	b.n	8000bd2 <main+0x152>
  htim2.Init.Prescaler = 63999;
 8000bd4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000bd8:	f64f 15ff 	movw	r5, #63999	; 0xf9ff
  htim2.Instance = TIM2;
 8000bdc:	4c53      	ldr	r4, [pc, #332]	; (8000d2c <main+0x2ac>)
  htim2.Init.Prescaler = 63999;
 8000bde:	e884 0028 	stmia.w	r4, {r3, r5}
  htim2.Init.Period = 499;
 8000be2:	f240 13f3 	movw	r3, #499	; 0x1f3
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000be6:	60a0      	str	r0, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000be8:	6120      	str	r0, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bea:	61a0      	str	r0, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000bec:	4620      	mov	r0, r4
  htim2.Init.Period = 499;
 8000bee:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000bf0:	f001 fa26 	bl	8002040 <HAL_TIM_Base_Init>
 8000bf4:	b100      	cbz	r0, 8000bf8 <main+0x178>
 8000bf6:	e7fe      	b.n	8000bf6 <main+0x176>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bf8:	f44f 5680 	mov.w	r6, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000bfc:	a913      	add	r1, sp, #76	; 0x4c
 8000bfe:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c00:	9613      	str	r6, [sp, #76]	; 0x4c
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c02:	f001 f885 	bl	8001d10 <HAL_TIM_ConfigClockSource>
 8000c06:	b100      	cbz	r0, 8000c0a <main+0x18a>
 8000c08:	e7fe      	b.n	8000c08 <main+0x188>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c0a:	900c      	str	r0, [sp, #48]	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c0c:	900d      	str	r0, [sp, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c0e:	a90c      	add	r1, sp, #48	; 0x30
 8000c10:	4620      	mov	r0, r4
 8000c12:	f001 fb1f 	bl	8002254 <HAL_TIMEx_MasterConfigSynchronization>
 8000c16:	b100      	cbz	r0, 8000c1a <main+0x19a>
 8000c18:	e7fe      	b.n	8000c18 <main+0x198>
  htim3.Instance = TIM3;
 8000c1a:	4c45      	ldr	r4, [pc, #276]	; (8000d30 <main+0x2b0>)
 8000c1c:	4b45      	ldr	r3, [pc, #276]	; (8000d34 <main+0x2b4>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c1e:	60a0      	str	r0, [r4, #8]
  htim3.Init.Prescaler = 63999;
 8000c20:	e884 0028 	stmia.w	r4, {r3, r5}
  htim3.Init.Period = 199;
 8000c24:	23c7      	movs	r3, #199	; 0xc7
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c26:	6120      	str	r0, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c28:	61a0      	str	r0, [r4, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000c2a:	4620      	mov	r0, r4
  htim3.Init.Period = 199;
 8000c2c:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000c2e:	f001 fa07 	bl	8002040 <HAL_TIM_Base_Init>
 8000c32:	b100      	cbz	r0, 8000c36 <main+0x1b6>
 8000c34:	e7fe      	b.n	8000c34 <main+0x1b4>
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000c36:	a913      	add	r1, sp, #76	; 0x4c
 8000c38:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c3a:	9613      	str	r6, [sp, #76]	; 0x4c
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000c3c:	f001 f868 	bl	8001d10 <HAL_TIM_ConfigClockSource>
 8000c40:	b100      	cbz	r0, 8000c44 <main+0x1c4>
 8000c42:	e7fe      	b.n	8000c42 <main+0x1c2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c44:	900c      	str	r0, [sp, #48]	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c46:	900d      	str	r0, [sp, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000c48:	a90c      	add	r1, sp, #48	; 0x30
 8000c4a:	4620      	mov	r0, r4
 8000c4c:	f001 fb02 	bl	8002254 <HAL_TIMEx_MasterConfigSynchronization>
 8000c50:	b100      	cbz	r0, 8000c54 <main+0x1d4>
 8000c52:	e7fe      	b.n	8000c52 <main+0x1d2>
  htim1.Init.Prescaler = 15999;
 8000c54:	f643 637f 	movw	r3, #15999	; 0x3e7f
  htim1.Instance = TIM1;
 8000c58:	4c37      	ldr	r4, [pc, #220]	; (8000d38 <main+0x2b8>)
  htim1.Init.Prescaler = 15999;
 8000c5a:	4a38      	ldr	r2, [pc, #224]	; (8000d3c <main+0x2bc>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c5c:	60a0      	str	r0, [r4, #8]
  htim1.Init.Prescaler = 15999;
 8000c5e:	e884 000c 	stmia.w	r4, {r2, r3}
  htim1.Init.Period = 99;
 8000c62:	2363      	movs	r3, #99	; 0x63
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c64:	6120      	str	r0, [r4, #16]
  htim1.Init.RepetitionCounter = 0;
 8000c66:	6160      	str	r0, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c68:	61a0      	str	r0, [r4, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000c6a:	4620      	mov	r0, r4
  htim1.Init.Period = 99;
 8000c6c:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000c6e:	f001 f9e7 	bl	8002040 <HAL_TIM_Base_Init>
 8000c72:	b100      	cbz	r0, 8000c76 <main+0x1f6>
 8000c74:	e7fe      	b.n	8000c74 <main+0x1f4>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c76:	ad1a      	add	r5, sp, #104	; 0x68
 8000c78:	f845 6d48 	str.w	r6, [r5, #-72]!
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000c7c:	4629      	mov	r1, r5
 8000c7e:	4620      	mov	r0, r4
 8000c80:	f001 f846 	bl	8001d10 <HAL_TIM_ConfigClockSource>
 8000c84:	b100      	cbz	r0, 8000c88 <main+0x208>
 8000c86:	e7fe      	b.n	8000c86 <main+0x206>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000c88:	4620      	mov	r0, r4
 8000c8a:	f001 f9f3 	bl	8002074 <HAL_TIM_PWM_Init>
 8000c8e:	b100      	cbz	r0, 8000c92 <main+0x212>
 8000c90:	e7fe      	b.n	8000c90 <main+0x210>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c92:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000c94:	a906      	add	r1, sp, #24
 8000c96:	4828      	ldr	r0, [pc, #160]	; (8000d38 <main+0x2b8>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c98:	9306      	str	r3, [sp, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c9a:	9307      	str	r3, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000c9c:	f001 fada 	bl	8002254 <HAL_TIMEx_MasterConfigSynchronization>
 8000ca0:	4602      	mov	r2, r0
 8000ca2:	b100      	cbz	r0, 8000ca6 <main+0x226>
 8000ca4:	e7fe      	b.n	8000ca4 <main+0x224>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ca6:	2760      	movs	r7, #96	; 0x60
  sConfigOC.Pulse = 0;
 8000ca8:	900d      	str	r0, [sp, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000caa:	900e      	str	r0, [sp, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000cac:	900f      	str	r0, [sp, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000cae:	9010      	str	r0, [sp, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000cb0:	9011      	str	r0, [sp, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000cb2:	9012      	str	r0, [sp, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000cb4:	a90c      	add	r1, sp, #48	; 0x30
 8000cb6:	4820      	ldr	r0, [pc, #128]	; (8000d38 <main+0x2b8>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000cb8:	970c      	str	r7, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000cba:	f001 fa21 	bl	8002100 <HAL_TIM_PWM_ConfigChannel>
 8000cbe:	b100      	cbz	r0, 8000cc2 <main+0x242>
 8000cc0:	e7fe      	b.n	8000cc0 <main+0x240>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000cc2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000cc6:	9013      	str	r0, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000cc8:	9014      	str	r0, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000cca:	9015      	str	r0, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.DeadTime = 0;
 8000ccc:	9016      	str	r0, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000cce:	9017      	str	r0, [sp, #92]	; 0x5c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000cd0:	9019      	str	r0, [sp, #100]	; 0x64
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000cd2:	a913      	add	r1, sp, #76	; 0x4c
 8000cd4:	4818      	ldr	r0, [pc, #96]	; (8000d38 <main+0x2b8>)
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000cd6:	9318      	str	r3, [sp, #96]	; 0x60
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000cd8:	f001 fa96 	bl	8002208 <HAL_TIMEx_ConfigBreakDeadTime>
 8000cdc:	4606      	mov	r6, r0
 8000cde:	b100      	cbz	r0, 8000ce2 <main+0x262>
 8000ce0:	e7fe      	b.n	8000ce0 <main+0x260>
  HAL_TIM_MspPostInit(&htim1);
 8000ce2:	4815      	ldr	r0, [pc, #84]	; (8000d38 <main+0x2b8>)
 8000ce4:	f000 f944 	bl	8000f70 <HAL_TIM_MspPostInit>
  htim4.Init.Prescaler = 15999;
 8000ce8:	f643 637f 	movw	r3, #15999	; 0x3e7f
  htim4.Instance = TIM4;
 8000cec:	4c14      	ldr	r4, [pc, #80]	; (8000d40 <main+0x2c0>)
 8000cee:	f8df 8054 	ldr.w	r8, [pc, #84]	; 8000d44 <main+0x2c4>
  htim4.Init.Prescaler = 15999;
 8000cf2:	6063      	str	r3, [r4, #4]
  htim4.Init.Period = 99;
 8000cf4:	2363      	movs	r3, #99	; 0x63
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000cf6:	4620      	mov	r0, r4
  htim4.Instance = TIM4;
 8000cf8:	f8c4 8000 	str.w	r8, [r4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cfc:	60a6      	str	r6, [r4, #8]
  htim4.Init.Period = 99;
 8000cfe:	60e3      	str	r3, [r4, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d00:	6126      	str	r6, [r4, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d02:	61a6      	str	r6, [r4, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000d04:	f001 f99c 	bl	8002040 <HAL_TIM_Base_Init>
 8000d08:	b1f0      	cbz	r0, 8000d48 <main+0x2c8>
 8000d0a:	e7fe      	b.n	8000d0a <main+0x28a>
 8000d0c:	40021000 	.word	0x40021000
 8000d10:	40010800 	.word	0x40010800
 8000d14:	40011000 	.word	0x40011000
 8000d18:	40010c00 	.word	0x40010c00
 8000d1c:	10110000 	.word	0x10110000
 8000d20:	10310000 	.word	0x10310000
 8000d24:	20000464 	.word	0x20000464
 8000d28:	40004400 	.word	0x40004400
 8000d2c:	20000424 	.word	0x20000424
 8000d30:	20000360 	.word	0x20000360
 8000d34:	40000400 	.word	0x40000400
 8000d38:	200003e4 	.word	0x200003e4
 8000d3c:	40012c00 	.word	0x40012c00
 8000d40:	20000320 	.word	0x20000320
 8000d44:	40000800 	.word	0x40000800
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d48:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000d4c:	a90c      	add	r1, sp, #48	; 0x30
 8000d4e:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d50:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000d52:	f000 ffdd 	bl	8001d10 <HAL_TIM_ConfigClockSource>
 8000d56:	b100      	cbz	r0, 8000d5a <main+0x2da>
 8000d58:	e7fe      	b.n	8000d58 <main+0x2d8>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000d5a:	4620      	mov	r0, r4
 8000d5c:	f001 f98a 	bl	8002074 <HAL_TIM_PWM_Init>
 8000d60:	b100      	cbz	r0, 8000d64 <main+0x2e4>
 8000d62:	e7fe      	b.n	8000d62 <main+0x2e2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d64:	9008      	str	r0, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d66:	9009      	str	r0, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000d68:	4629      	mov	r1, r5
 8000d6a:	4620      	mov	r0, r4
 8000d6c:	f001 fa72 	bl	8002254 <HAL_TIMEx_MasterConfigSynchronization>
 8000d70:	b100      	cbz	r0, 8000d74 <main+0x2f4>
 8000d72:	e7fe      	b.n	8000d72 <main+0x2f2>
  sConfigOC.Pulse = 0;
 8000d74:	9014      	str	r0, [sp, #80]	; 0x50
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d76:	9015      	str	r0, [sp, #84]	; 0x54
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d78:	9017      	str	r0, [sp, #92]	; 0x5c
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000d7a:	2208      	movs	r2, #8
 8000d7c:	a913      	add	r1, sp, #76	; 0x4c
 8000d7e:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d80:	9713      	str	r7, [sp, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000d82:	f001 f9bd 	bl	8002100 <HAL_TIM_PWM_ConfigChannel>
 8000d86:	4605      	mov	r5, r0
 8000d88:	b100      	cbz	r0, 8000d8c <main+0x30c>
 8000d8a:	e7fe      	b.n	8000d8a <main+0x30a>
  HAL_TIM_MspPostInit(&htim4);
 8000d8c:	4620      	mov	r0, r4
 8000d8e:	f000 f8ef 	bl	8000f70 <HAL_TIM_MspPostInit>
  HAL_GPIO_WritePin(M1_Sleep_GPIO_Port, M1_Sleep_Pin, SET);
 8000d92:	2201      	movs	r2, #1
 8000d94:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d98:	4816      	ldr	r0, [pc, #88]	; (8000df4 <main+0x374>)
 8000d9a:	f000 fc91 	bl	80016c0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(M2_Sleep_GPIO_Port, M2_Sleep_Pin, SET);
 8000d9e:	2201      	movs	r2, #1
 8000da0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000da4:	4813      	ldr	r0, [pc, #76]	; (8000df4 <main+0x374>)
 8000da6:	f000 fc8b 	bl	80016c0 <HAL_GPIO_WritePin>
  HAL_TIM_Base_Start_IT(&htim2);
 8000daa:	4813      	ldr	r0, [pc, #76]	; (8000df8 <main+0x378>)
 8000dac:	f000 ffa4 	bl	8001cf8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 8000db0:	4812      	ldr	r0, [pc, #72]	; (8000dfc <main+0x37c>)
 8000db2:	f000 ffa1 	bl	8001cf8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 8000db6:	4620      	mov	r0, r4
 8000db8:	f000 ff9e 	bl	8001cf8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000dbc:	4629      	mov	r1, r5
 8000dbe:	4810      	ldr	r0, [pc, #64]	; (8000e00 <main+0x380>)
 8000dc0:	f001 fa0c 	bl	80021dc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8000dc4:	2108      	movs	r1, #8
 8000dc6:	4620      	mov	r0, r4
 8000dc8:	f001 fa08 	bl	80021dc <HAL_TIM_PWM_Start>
  TIM1->CCR1 = 0;
 8000dcc:	4b0d      	ldr	r3, [pc, #52]	; (8000e04 <main+0x384>)
  uint16_t size1 = sprintf(&msg, "Wpisz linie do druku: \n\r");
 8000dce:	490e      	ldr	r1, [pc, #56]	; (8000e08 <main+0x388>)
  TIM1->CCR1 = 0;
 8000dd0:	635d      	str	r5, [r3, #52]	; 0x34
  uint16_t size1 = sprintf(&msg, "Wpisz linie do druku: \n\r");
 8000dd2:	480e      	ldr	r0, [pc, #56]	; (8000e0c <main+0x38c>)
  TIM4->CCR3 = 0;
 8000dd4:	f8c8 503c 	str.w	r5, [r8, #60]	; 0x3c
  uint16_t size1 = sprintf(&msg, "Wpisz linie do druku: \n\r");
 8000dd8:	f001 fcb0 	bl	800273c <strcpy>
  HAL_UART_Transmit_IT(&huart2, &msg, size1);
 8000ddc:	2218      	movs	r2, #24
 8000dde:	490b      	ldr	r1, [pc, #44]	; (8000e0c <main+0x38c>)
 8000de0:	480b      	ldr	r0, [pc, #44]	; (8000e10 <main+0x390>)
 8000de2:	f001 fb35 	bl	8002450 <HAL_UART_Transmit_IT>
  HAL_UART_Receive_IT(&huart2, &table, tableLength);
 8000de6:	2205      	movs	r2, #5
 8000de8:	490a      	ldr	r1, [pc, #40]	; (8000e14 <main+0x394>)
 8000dea:	4809      	ldr	r0, [pc, #36]	; (8000e10 <main+0x390>)
 8000dec:	f001 fb4f 	bl	800248e <HAL_UART_Receive_IT>
 8000df0:	e7fe      	b.n	8000df0 <main+0x370>
 8000df2:	bf00      	nop
 8000df4:	40010800 	.word	0x40010800
 8000df8:	20000424 	.word	0x20000424
 8000dfc:	20000360 	.word	0x20000360
 8000e00:	200003e4 	.word	0x200003e4
 8000e04:	40012c00 	.word	0x40012c00
 8000e08:	08003035 	.word	0x08003035
 8000e0c:	20000233 	.word	0x20000233
 8000e10:	20000464 	.word	0x20000464
 8000e14:	200002b4 	.word	0x200002b4

08000e18 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8000e18:	e7fe      	b.n	8000e18 <_Error_Handler>
	...

08000e1c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e1c:	4b25      	ldr	r3, [pc, #148]	; (8000eb4 <HAL_MspInit+0x98>)
{
 8000e1e:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e20:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e22:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e24:	f042 0201 	orr.w	r2, r2, #1
 8000e28:	619a      	str	r2, [r3, #24]
 8000e2a:	699a      	ldr	r2, [r3, #24]
 8000e2c:	f002 0201 	and.w	r2, r2, #1
 8000e30:	9200      	str	r2, [sp, #0]
 8000e32:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e34:	69da      	ldr	r2, [r3, #28]
 8000e36:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000e3a:	61da      	str	r2, [r3, #28]
 8000e3c:	69db      	ldr	r3, [r3, #28]
 8000e3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e42:	9301      	str	r3, [sp, #4]
 8000e44:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e46:	f000 f9cb 	bl	80011e0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	f06f 000b 	mvn.w	r0, #11
 8000e50:	4611      	mov	r1, r2
 8000e52:	f000 f9d7 	bl	8001204 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8000e56:	2200      	movs	r2, #0
 8000e58:	f06f 000a 	mvn.w	r0, #10
 8000e5c:	4611      	mov	r1, r2
 8000e5e:	f000 f9d1 	bl	8001204 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8000e62:	2200      	movs	r2, #0
 8000e64:	f06f 0009 	mvn.w	r0, #9
 8000e68:	4611      	mov	r1, r2
 8000e6a:	f000 f9cb 	bl	8001204 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8000e6e:	2200      	movs	r2, #0
 8000e70:	f06f 0004 	mvn.w	r0, #4
 8000e74:	4611      	mov	r1, r2
 8000e76:	f000 f9c5 	bl	8001204 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	f06f 0003 	mvn.w	r0, #3
 8000e80:	4611      	mov	r1, r2
 8000e82:	f000 f9bf 	bl	8001204 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8000e86:	2200      	movs	r2, #0
 8000e88:	f06f 0001 	mvn.w	r0, #1
 8000e8c:	4611      	mov	r1, r2
 8000e8e:	f000 f9b9 	bl	8001204 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000e92:	2200      	movs	r2, #0
 8000e94:	f04f 30ff 	mov.w	r0, #4294967295
 8000e98:	4611      	mov	r1, r2
 8000e9a:	f000 f9b3 	bl	8001204 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000e9e:	4a06      	ldr	r2, [pc, #24]	; (8000eb8 <HAL_MspInit+0x9c>)
 8000ea0:	6853      	ldr	r3, [r2, #4]
 8000ea2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000ea6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000eaa:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eac:	b003      	add	sp, #12
 8000eae:	f85d fb04 	ldr.w	pc, [sp], #4
 8000eb2:	bf00      	nop
 8000eb4:	40021000 	.word	0x40021000
 8000eb8:	40010000 	.word	0x40010000

08000ebc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ebc:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  if(htim_base->Instance==TIM1)
 8000ebe:	6803      	ldr	r3, [r0, #0]
 8000ec0:	4a27      	ldr	r2, [pc, #156]	; (8000f60 <HAL_TIM_Base_MspInit+0xa4>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d10c      	bne.n	8000ee0 <HAL_TIM_Base_MspInit+0x24>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000ec6:	4b27      	ldr	r3, [pc, #156]	; (8000f64 <HAL_TIM_Base_MspInit+0xa8>)
 8000ec8:	699a      	ldr	r2, [r3, #24]
 8000eca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000ece:	619a      	str	r2, [r3, #24]
 8000ed0:	699b      	ldr	r3, [r3, #24]
 8000ed2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000ed6:	9300      	str	r3, [sp, #0]
 8000ed8:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000eda:	b005      	add	sp, #20
 8000edc:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM2)
 8000ee0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ee4:	d113      	bne.n	8000f0e <HAL_TIM_Base_MspInit+0x52>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000ee6:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8000eea:	69da      	ldr	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000eec:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000eee:	f042 0201 	orr.w	r2, r2, #1
 8000ef2:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000ef4:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000ef6:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000ef8:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000efa:	f003 0301 	and.w	r3, r3, #1
 8000efe:	9301      	str	r3, [sp, #4]
 8000f00:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f02:	f000 f97f 	bl	8001204 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f06:	201c      	movs	r0, #28
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000f08:	f000 f9b0 	bl	800126c <HAL_NVIC_EnableIRQ>
}
 8000f0c:	e7e5      	b.n	8000eda <HAL_TIM_Base_MspInit+0x1e>
  else if(htim_base->Instance==TIM3)
 8000f0e:	4a16      	ldr	r2, [pc, #88]	; (8000f68 <HAL_TIM_Base_MspInit+0xac>)
 8000f10:	4293      	cmp	r3, r2
 8000f12:	d110      	bne.n	8000f36 <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f14:	4b13      	ldr	r3, [pc, #76]	; (8000f64 <HAL_TIM_Base_MspInit+0xa8>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000f16:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f18:	69da      	ldr	r2, [r3, #28]
 8000f1a:	f042 0202 	orr.w	r2, r2, #2
 8000f1e:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000f20:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f22:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000f24:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f26:	f003 0302 	and.w	r3, r3, #2
 8000f2a:	9302      	str	r3, [sp, #8]
 8000f2c:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000f2e:	f000 f969 	bl	8001204 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000f32:	201d      	movs	r0, #29
 8000f34:	e7e8      	b.n	8000f08 <HAL_TIM_Base_MspInit+0x4c>
  else if(htim_base->Instance==TIM4)
 8000f36:	4a0d      	ldr	r2, [pc, #52]	; (8000f6c <HAL_TIM_Base_MspInit+0xb0>)
 8000f38:	4293      	cmp	r3, r2
 8000f3a:	d1ce      	bne.n	8000eda <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000f3c:	4b09      	ldr	r3, [pc, #36]	; (8000f64 <HAL_TIM_Base_MspInit+0xa8>)
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000f3e:	201e      	movs	r0, #30
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000f40:	69da      	ldr	r2, [r3, #28]
 8000f42:	f042 0204 	orr.w	r2, r2, #4
 8000f46:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000f48:	2200      	movs	r2, #0
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000f4a:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000f4c:	4611      	mov	r1, r2
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000f4e:	f003 0304 	and.w	r3, r3, #4
 8000f52:	9303      	str	r3, [sp, #12]
 8000f54:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000f56:	f000 f955 	bl	8001204 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000f5a:	201e      	movs	r0, #30
 8000f5c:	e7d4      	b.n	8000f08 <HAL_TIM_Base_MspInit+0x4c>
 8000f5e:	bf00      	nop
 8000f60:	40012c00 	.word	0x40012c00
 8000f64:	40021000 	.word	0x40021000
 8000f68:	40000400 	.word	0x40000400
 8000f6c:	40000800 	.word	0x40000800

08000f70 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000f70:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM1)
 8000f72:	6803      	ldr	r3, [r0, #0]
 8000f74:	4a0d      	ldr	r2, [pc, #52]	; (8000fac <HAL_TIM_MspPostInit+0x3c>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d10c      	bne.n	8000f94 <HAL_TIM_MspPostInit+0x24>

  /* USER CODE END TIM1_MspPostInit 0 */
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = M1_Step_Pin;
 8000f7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f7e:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f80:	2302      	movs	r3, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(M1_Step_GPIO_Port, &GPIO_InitStruct);
 8000f82:	4669      	mov	r1, sp
 8000f84:	480a      	ldr	r0, [pc, #40]	; (8000fb0 <HAL_TIM_MspPostInit+0x40>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f86:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f88:	9303      	str	r3, [sp, #12]
    PB8     ------> TIM4_CH3 
    */
    GPIO_InitStruct.Pin = M2_Step_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(M2_Step_GPIO_Port, &GPIO_InitStruct);
 8000f8a:	f000 fab3 	bl	80014f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8000f8e:	b005      	add	sp, #20
 8000f90:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim->Instance==TIM4)
 8000f94:	4a07      	ldr	r2, [pc, #28]	; (8000fb4 <HAL_TIM_MspPostInit+0x44>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d1f9      	bne.n	8000f8e <HAL_TIM_MspPostInit+0x1e>
    GPIO_InitStruct.Pin = M2_Step_Pin;
 8000f9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f9e:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa0:	2302      	movs	r3, #2
    HAL_GPIO_Init(M2_Step_GPIO_Port, &GPIO_InitStruct);
 8000fa2:	4669      	mov	r1, sp
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa6:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(M2_Step_GPIO_Port, &GPIO_InitStruct);
 8000fa8:	4803      	ldr	r0, [pc, #12]	; (8000fb8 <HAL_TIM_MspPostInit+0x48>)
 8000faa:	e7ee      	b.n	8000f8a <HAL_TIM_MspPostInit+0x1a>
 8000fac:	40012c00 	.word	0x40012c00
 8000fb0:	40010800 	.word	0x40010800
 8000fb4:	40000800 	.word	0x40000800
 8000fb8:	40010c00 	.word	0x40010c00

08000fbc <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fbc:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8000fbe:	6802      	ldr	r2, [r0, #0]
 8000fc0:	4b28      	ldr	r3, [pc, #160]	; (8001064 <HAL_UART_MspInit+0xa8>)
{
 8000fc2:	b087      	sub	sp, #28
  if(huart->Instance==USART2)
 8000fc4:	429a      	cmp	r2, r3
{
 8000fc6:	4605      	mov	r5, r0
  if(huart->Instance==USART2)
 8000fc8:	d14a      	bne.n	8001060 <HAL_UART_MspInit+0xa4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000fca:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8000fce:	69da      	ldr	r2, [r3, #28]
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd0:	4825      	ldr	r0, [pc, #148]	; (8001068 <HAL_UART_MspInit+0xac>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8000fd2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000fd6:	61da      	str	r2, [r3, #28]
 8000fd8:	69db      	ldr	r3, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fda:	a902      	add	r1, sp, #8
    __HAL_RCC_USART2_CLK_ENABLE();
 8000fdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fe0:	9301      	str	r3, [sp, #4]
 8000fe2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000fe4:	230c      	movs	r3, #12
 8000fe6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe8:	2302      	movs	r3, #2

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8000fea:	4c20      	ldr	r4, [pc, #128]	; (800106c <HAL_UART_MspInit+0xb0>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fec:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fee:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ff0:	f000 fa80 	bl	80014f4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8000ff4:	4b1e      	ldr	r3, [pc, #120]	; (8001070 <HAL_UART_MspInit+0xb4>)
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ff6:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8000ff8:	6023      	str	r3, [r4, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ffa:	2300      	movs	r3, #0
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000ffc:	4620      	mov	r0, r4
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ffe:	6063      	str	r3, [r4, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001000:	60a3      	str	r3, [r4, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001002:	60e2      	str	r2, [r4, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001004:	6123      	str	r3, [r4, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001006:	6163      	str	r3, [r4, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001008:	61a3      	str	r3, [r4, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800100a:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800100c:	f000 f962 	bl	80012d4 <HAL_DMA_Init>
 8001010:	b120      	cbz	r0, 800101c <HAL_UART_MspInit+0x60>
    {
      _Error_Handler(__FILE__, __LINE__);
 8001012:	f240 111b 	movw	r1, #283	; 0x11b
 8001016:	4817      	ldr	r0, [pc, #92]	; (8001074 <HAL_UART_MspInit+0xb8>)
 8001018:	f7ff fefe 	bl	8000e18 <_Error_Handler>

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800101c:	2310      	movs	r3, #16
 800101e:	4a16      	ldr	r2, [pc, #88]	; (8001078 <HAL_UART_MspInit+0xbc>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001020:	636c      	str	r4, [r5, #52]	; 0x34
 8001022:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8001024:	4c15      	ldr	r4, [pc, #84]	; (800107c <HAL_UART_MspInit+0xc0>)
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001026:	e884 000c 	stmia.w	r4, {r2, r3}
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800102a:	2300      	movs	r3, #0
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800102c:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800102e:	4620      	mov	r0, r4
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001030:	60a3      	str	r3, [r4, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001032:	60e2      	str	r2, [r4, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001034:	6123      	str	r3, [r4, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001036:	6163      	str	r3, [r4, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001038:	61a3      	str	r3, [r4, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800103a:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800103c:	f000 f94a 	bl	80012d4 <HAL_DMA_Init>
 8001040:	b120      	cbz	r0, 800104c <HAL_UART_MspInit+0x90>
    {
      _Error_Handler(__FILE__, __LINE__);
 8001042:	f240 112b 	movw	r1, #299	; 0x12b
 8001046:	480b      	ldr	r0, [pc, #44]	; (8001074 <HAL_UART_MspInit+0xb8>)
 8001048:	f7ff fee6 	bl	8000e18 <_Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800104c:	2200      	movs	r2, #0
 800104e:	2026      	movs	r0, #38	; 0x26
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001050:	632c      	str	r4, [r5, #48]	; 0x30
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001052:	4611      	mov	r1, r2
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001054:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001056:	f000 f8d5 	bl	8001204 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800105a:	2026      	movs	r0, #38	; 0x26
 800105c:	f000 f906 	bl	800126c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001060:	b007      	add	sp, #28
 8001062:	bd30      	pop	{r4, r5, pc}
 8001064:	40004400 	.word	0x40004400
 8001068:	40010800 	.word	0x40010800
 800106c:	200002dc 	.word	0x200002dc
 8001070:	4002006c 	.word	0x4002006c
 8001074:	0800304e 	.word	0x0800304e
 8001078:	40020080 	.word	0x40020080
 800107c:	200003a0 	.word	0x200003a0

08001080 <NMI_Handler>:
 8001080:	4770      	bx	lr

08001082 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8001082:	e7fe      	b.n	8001082 <HardFault_Handler>

08001084 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8001084:	e7fe      	b.n	8001084 <MemManage_Handler>

08001086 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8001086:	e7fe      	b.n	8001086 <BusFault_Handler>

08001088 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8001088:	e7fe      	b.n	8001088 <UsageFault_Handler>

0800108a <SVC_Handler>:
 800108a:	4770      	bx	lr

0800108c <DebugMon_Handler>:
 800108c:	4770      	bx	lr

0800108e <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 800108e:	4770      	bx	lr

08001090 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001090:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001092:	f000 f893 	bl	80011bc <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001096:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 800109a:	f000 b916 	b.w	80012ca <HAL_SYSTICK_IRQHandler>
	...

080010a0 <DMA1_Channel6_IRQHandler>:
void DMA1_Channel6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80010a0:	4801      	ldr	r0, [pc, #4]	; (80010a8 <DMA1_Channel6_IRQHandler+0x8>)
 80010a2:	f000 b993 	b.w	80013cc <HAL_DMA_IRQHandler>
 80010a6:	bf00      	nop
 80010a8:	200002dc 	.word	0x200002dc

080010ac <DMA1_Channel7_IRQHandler>:
void DMA1_Channel7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80010ac:	4801      	ldr	r0, [pc, #4]	; (80010b4 <DMA1_Channel7_IRQHandler+0x8>)
 80010ae:	f000 b98d 	b.w	80013cc <HAL_DMA_IRQHandler>
 80010b2:	bf00      	nop
 80010b4:	200003a0 	.word	0x200003a0

080010b8 <EXTI9_5_IRQHandler>:

/**
* @brief This function handles EXTI line[9:5] interrupts.
*/
void EXTI9_5_IRQHandler(void)
{
 80010b8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80010ba:	2040      	movs	r0, #64	; 0x40
 80010bc:	f000 fb0a 	bl	80016d4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80010c0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80010c4:	2080      	movs	r0, #128	; 0x80
 80010c6:	f000 bb05 	b.w	80016d4 <HAL_GPIO_EXTI_IRQHandler>
	...

080010cc <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80010cc:	4801      	ldr	r0, [pc, #4]	; (80010d4 <TIM2_IRQHandler+0x8>)
 80010ce:	f000 bedc 	b.w	8001e8a <HAL_TIM_IRQHandler>
 80010d2:	bf00      	nop
 80010d4:	20000424 	.word	0x20000424

080010d8 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80010d8:	4801      	ldr	r0, [pc, #4]	; (80010e0 <TIM3_IRQHandler+0x8>)
 80010da:	f000 bed6 	b.w	8001e8a <HAL_TIM_IRQHandler>
 80010de:	bf00      	nop
 80010e0:	20000360 	.word	0x20000360

080010e4 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80010e4:	4801      	ldr	r0, [pc, #4]	; (80010ec <TIM4_IRQHandler+0x8>)
 80010e6:	f000 bed0 	b.w	8001e8a <HAL_TIM_IRQHandler>
 80010ea:	bf00      	nop
 80010ec:	20000320 	.word	0x20000320

080010f0 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80010f0:	4801      	ldr	r0, [pc, #4]	; (80010f8 <USART2_IRQHandler+0x8>)
 80010f2:	f001 ba33 	b.w	800255c <HAL_UART_IRQHandler>
 80010f6:	bf00      	nop
 80010f8:	20000464 	.word	0x20000464

080010fc <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80010fc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001100:	f000 bae8 	b.w	80016d4 <HAL_GPIO_EXTI_IRQHandler>

08001104 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001104:	4b0f      	ldr	r3, [pc, #60]	; (8001144 <SystemInit+0x40>)
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	f042 0201 	orr.w	r2, r2, #1
 800110c:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800110e:	6859      	ldr	r1, [r3, #4]
 8001110:	4a0d      	ldr	r2, [pc, #52]	; (8001148 <SystemInit+0x44>)
 8001112:	400a      	ands	r2, r1
 8001114:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800111c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001120:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001128:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800112a:	685a      	ldr	r2, [r3, #4]
 800112c:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001130:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001132:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001136:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001138:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800113c:	4b03      	ldr	r3, [pc, #12]	; (800114c <SystemInit+0x48>)
 800113e:	609a      	str	r2, [r3, #8]
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	40021000 	.word	0x40021000
 8001148:	f8ff0000 	.word	0xf8ff0000
 800114c:	e000ed00 	.word	0xe000ed00

08001150 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001150:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001152:	4b0e      	ldr	r3, [pc, #56]	; (800118c <HAL_InitTick+0x3c>)
{
 8001154:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001156:	7818      	ldrb	r0, [r3, #0]
 8001158:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800115c:	fbb3 f3f0 	udiv	r3, r3, r0
 8001160:	4a0b      	ldr	r2, [pc, #44]	; (8001190 <HAL_InitTick+0x40>)
 8001162:	6810      	ldr	r0, [r2, #0]
 8001164:	fbb0 f0f3 	udiv	r0, r0, r3
 8001168:	f000 f88c 	bl	8001284 <HAL_SYSTICK_Config>
 800116c:	4604      	mov	r4, r0
 800116e:	b958      	cbnz	r0, 8001188 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001170:	2d0f      	cmp	r5, #15
 8001172:	d809      	bhi.n	8001188 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001174:	4602      	mov	r2, r0
 8001176:	4629      	mov	r1, r5
 8001178:	f04f 30ff 	mov.w	r0, #4294967295
 800117c:	f000 f842 	bl	8001204 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001180:	4b04      	ldr	r3, [pc, #16]	; (8001194 <HAL_InitTick+0x44>)
 8001182:	4620      	mov	r0, r4
 8001184:	601d      	str	r5, [r3, #0]
 8001186:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001188:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800118a:	bd38      	pop	{r3, r4, r5, pc}
 800118c:	2000000c 	.word	0x2000000c
 8001190:	20000008 	.word	0x20000008
 8001194:	20000010 	.word	0x20000010

08001198 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001198:	4a07      	ldr	r2, [pc, #28]	; (80011b8 <HAL_Init+0x20>)
{
 800119a:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800119c:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800119e:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011a0:	f043 0310 	orr.w	r3, r3, #16
 80011a4:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011a6:	f000 f81b 	bl	80011e0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80011aa:	2000      	movs	r0, #0
 80011ac:	f7ff ffd0 	bl	8001150 <HAL_InitTick>
  HAL_MspInit();
 80011b0:	f7ff fe34 	bl	8000e1c <HAL_MspInit>
}
 80011b4:	2000      	movs	r0, #0
 80011b6:	bd08      	pop	{r3, pc}
 80011b8:	40022000 	.word	0x40022000

080011bc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80011bc:	4a03      	ldr	r2, [pc, #12]	; (80011cc <HAL_IncTick+0x10>)
 80011be:	4b04      	ldr	r3, [pc, #16]	; (80011d0 <HAL_IncTick+0x14>)
 80011c0:	6811      	ldr	r1, [r2, #0]
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	440b      	add	r3, r1
 80011c6:	6013      	str	r3, [r2, #0]
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	200004a4 	.word	0x200004a4
 80011d0:	2000000c 	.word	0x2000000c

080011d4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80011d4:	4b01      	ldr	r3, [pc, #4]	; (80011dc <HAL_GetTick+0x8>)
 80011d6:	6818      	ldr	r0, [r3, #0]
}
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	200004a4 	.word	0x200004a4

080011e0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011e0:	4a07      	ldr	r2, [pc, #28]	; (8001200 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80011e2:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011e4:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80011e6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011ea:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80011ee:	041b      	lsls	r3, r3, #16
 80011f0:	0c1b      	lsrs	r3, r3, #16
 80011f2:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80011fa:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80011fc:	60d3      	str	r3, [r2, #12]
 80011fe:	4770      	bx	lr
 8001200:	e000ed00 	.word	0xe000ed00

08001204 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001204:	4b17      	ldr	r3, [pc, #92]	; (8001264 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001206:	b530      	push	{r4, r5, lr}
 8001208:	68dc      	ldr	r4, [r3, #12]
 800120a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800120e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001212:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001214:	2b04      	cmp	r3, #4
 8001216:	bf28      	it	cs
 8001218:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800121a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800121c:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001220:	bf98      	it	ls
 8001222:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001224:	fa05 f303 	lsl.w	r3, r5, r3
 8001228:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800122c:	bf88      	it	hi
 800122e:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001230:	4019      	ands	r1, r3
 8001232:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001234:	fa05 f404 	lsl.w	r4, r5, r4
 8001238:	3c01      	subs	r4, #1
 800123a:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800123c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800123e:	ea42 0201 	orr.w	r2, r2, r1
 8001242:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001246:	bfaf      	iteee	ge
 8001248:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800124c:	4b06      	ldrlt	r3, [pc, #24]	; (8001268 <HAL_NVIC_SetPriority+0x64>)
 800124e:	f000 000f 	andlt.w	r0, r0, #15
 8001252:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001254:	bfa5      	ittet	ge
 8001256:	b2d2      	uxtbge	r2, r2
 8001258:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800125c:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800125e:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001262:	bd30      	pop	{r4, r5, pc}
 8001264:	e000ed00 	.word	0xe000ed00
 8001268:	e000ed14 	.word	0xe000ed14

0800126c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800126c:	2301      	movs	r3, #1
 800126e:	0942      	lsrs	r2, r0, #5
 8001270:	f000 001f 	and.w	r0, r0, #31
 8001274:	fa03 f000 	lsl.w	r0, r3, r0
 8001278:	4b01      	ldr	r3, [pc, #4]	; (8001280 <HAL_NVIC_EnableIRQ+0x14>)
 800127a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800127e:	4770      	bx	lr
 8001280:	e000e100 	.word	0xe000e100

08001284 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001284:	3801      	subs	r0, #1
 8001286:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800128a:	d20a      	bcs.n	80012a2 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800128c:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800128e:	4b06      	ldr	r3, [pc, #24]	; (80012a8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001290:	4a06      	ldr	r2, [pc, #24]	; (80012ac <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001292:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001294:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001298:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800129a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800129c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800129e:	601a      	str	r2, [r3, #0]
 80012a0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80012a2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80012a4:	4770      	bx	lr
 80012a6:	bf00      	nop
 80012a8:	e000e010 	.word	0xe000e010
 80012ac:	e000ed00 	.word	0xe000ed00

080012b0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80012b0:	4b04      	ldr	r3, [pc, #16]	; (80012c4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80012b2:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	bf0c      	ite	eq
 80012b8:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80012bc:	f022 0204 	bicne.w	r2, r2, #4
 80012c0:	601a      	str	r2, [r3, #0]
 80012c2:	4770      	bx	lr
 80012c4:	e000e010 	.word	0xe000e010

080012c8 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80012c8:	4770      	bx	lr

080012ca <HAL_SYSTICK_IRQHandler>:
{
 80012ca:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80012cc:	f7ff fffc 	bl	80012c8 <HAL_SYSTICK_Callback>
 80012d0:	bd08      	pop	{r3, pc}
	...

080012d4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80012d4:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80012d6:	b350      	cbz	r0, 800132e <HAL_DMA_Init+0x5a>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80012d8:	2214      	movs	r2, #20
 80012da:	6801      	ldr	r1, [r0, #0]
 80012dc:	4b15      	ldr	r3, [pc, #84]	; (8001334 <HAL_DMA_Init+0x60>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80012de:	6884      	ldr	r4, [r0, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80012e0:	440b      	add	r3, r1
 80012e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80012e6:	009b      	lsls	r3, r3, #2
 80012e8:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80012ea:	4b13      	ldr	r3, [pc, #76]	; (8001338 <HAL_DMA_Init+0x64>)
  tmp = hdma->Instance->CCR;
 80012ec:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 80012ee:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 80012f0:	6843      	ldr	r3, [r0, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80012f2:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 80012f6:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012f8:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80012fa:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012fe:	4323      	orrs	r3, r4
 8001300:	6904      	ldr	r4, [r0, #16]
 8001302:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001304:	6944      	ldr	r4, [r0, #20]
 8001306:	4323      	orrs	r3, r4
 8001308:	6984      	ldr	r4, [r0, #24]
 800130a:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 800130c:	69c4      	ldr	r4, [r0, #28]
 800130e:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8001310:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001312:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001314:	2201      	movs	r2, #1
  hdma->XferCpltCallback = NULL;
 8001316:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001318:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->XferCpltCallback = NULL;
 800131c:	6283      	str	r3, [r0, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 800131e:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8001320:	6303      	str	r3, [r0, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8001322:	6343      	str	r3, [r0, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001324:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001326:	f880 3020 	strb.w	r3, [r0, #32]
  
  return HAL_OK;
 800132a:	4618      	mov	r0, r3
 800132c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800132e:	2001      	movs	r0, #1
}
 8001330:	bd10      	pop	{r4, pc}
 8001332:	bf00      	nop
 8001334:	bffdfff8 	.word	0xbffdfff8
 8001338:	40020000 	.word	0x40020000

0800133c <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800133c:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 8001340:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001342:	2b02      	cmp	r3, #2
 8001344:	d003      	beq.n	800134e <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001346:	2304      	movs	r3, #4
 8001348:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 800134a:	2001      	movs	r0, #1
 800134c:	bd10      	pop	{r4, pc}
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800134e:	6803      	ldr	r3, [r0, #0]
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	f022 020e 	bic.w	r2, r2, #14
 8001356:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001358:	681a      	ldr	r2, [r3, #0]
 800135a:	f022 0201 	bic.w	r2, r2, #1
 800135e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001360:	4a18      	ldr	r2, [pc, #96]	; (80013c4 <HAL_DMA_Abort_IT+0x88>)
 8001362:	4293      	cmp	r3, r2
 8001364:	d01f      	beq.n	80013a6 <HAL_DMA_Abort_IT+0x6a>
 8001366:	3214      	adds	r2, #20
 8001368:	4293      	cmp	r3, r2
 800136a:	d01e      	beq.n	80013aa <HAL_DMA_Abort_IT+0x6e>
 800136c:	3214      	adds	r2, #20
 800136e:	4293      	cmp	r3, r2
 8001370:	d01d      	beq.n	80013ae <HAL_DMA_Abort_IT+0x72>
 8001372:	3214      	adds	r2, #20
 8001374:	4293      	cmp	r3, r2
 8001376:	d01d      	beq.n	80013b4 <HAL_DMA_Abort_IT+0x78>
 8001378:	3214      	adds	r2, #20
 800137a:	4293      	cmp	r3, r2
 800137c:	d01d      	beq.n	80013ba <HAL_DMA_Abort_IT+0x7e>
 800137e:	3214      	adds	r2, #20
 8001380:	4293      	cmp	r3, r2
 8001382:	bf0c      	ite	eq
 8001384:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8001388:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 800138c:	4a0e      	ldr	r2, [pc, #56]	; (80013c8 <HAL_DMA_Abort_IT+0x8c>)

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800138e:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001390:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001392:	2301      	movs	r3, #1
 8001394:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001398:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 800139a:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 800139e:	b17b      	cbz	r3, 80013c0 <HAL_DMA_Abort_IT+0x84>
    {
      hdma->XferAbortCallback(hdma);
 80013a0:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80013a2:	4620      	mov	r0, r4
 80013a4:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80013a6:	2301      	movs	r3, #1
 80013a8:	e7f0      	b.n	800138c <HAL_DMA_Abort_IT+0x50>
 80013aa:	2310      	movs	r3, #16
 80013ac:	e7ee      	b.n	800138c <HAL_DMA_Abort_IT+0x50>
 80013ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013b2:	e7eb      	b.n	800138c <HAL_DMA_Abort_IT+0x50>
 80013b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013b8:	e7e8      	b.n	800138c <HAL_DMA_Abort_IT+0x50>
 80013ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013be:	e7e5      	b.n	800138c <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 80013c0:	4618      	mov	r0, r3
    } 
  }
  return status;
}
 80013c2:	bd10      	pop	{r4, pc}
 80013c4:	40020008 	.word	0x40020008
 80013c8:	40020000 	.word	0x40020000

080013cc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80013cc:	b470      	push	{r4, r5, r6}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
  uint32_t source_it = hdma->Instance->CCR;
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80013ce:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80013d0:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80013d2:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80013d4:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80013d6:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80013d8:	4095      	lsls	r5, r2
 80013da:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 80013dc:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80013de:	d032      	beq.n	8001446 <HAL_DMA_IRQHandler+0x7a>
 80013e0:	074d      	lsls	r5, r1, #29
 80013e2:	d530      	bpl.n	8001446 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	0696      	lsls	r6, r2, #26
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80013e8:	bf5e      	ittt	pl
 80013ea:	681a      	ldrpl	r2, [r3, #0]
 80013ec:	f022 0204 	bicpl.w	r2, r2, #4
 80013f0:	601a      	strpl	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80013f2:	4a3e      	ldr	r2, [pc, #248]	; (80014ec <HAL_DMA_IRQHandler+0x120>)
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d019      	beq.n	800142c <HAL_DMA_IRQHandler+0x60>
 80013f8:	3214      	adds	r2, #20
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d018      	beq.n	8001430 <HAL_DMA_IRQHandler+0x64>
 80013fe:	3214      	adds	r2, #20
 8001400:	4293      	cmp	r3, r2
 8001402:	d017      	beq.n	8001434 <HAL_DMA_IRQHandler+0x68>
 8001404:	3214      	adds	r2, #20
 8001406:	4293      	cmp	r3, r2
 8001408:	d017      	beq.n	800143a <HAL_DMA_IRQHandler+0x6e>
 800140a:	3214      	adds	r2, #20
 800140c:	4293      	cmp	r3, r2
 800140e:	d017      	beq.n	8001440 <HAL_DMA_IRQHandler+0x74>
 8001410:	3214      	adds	r2, #20
 8001412:	4293      	cmp	r3, r2
 8001414:	bf0c      	ite	eq
 8001416:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 800141a:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 800141e:	4a34      	ldr	r2, [pc, #208]	; (80014f0 <HAL_DMA_IRQHandler+0x124>)
 8001420:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001422:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->State = HAL_DMA_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

    if (hdma->XferErrorCallback != NULL)
 8001424:	2b00      	cmp	r3, #0
 8001426:	d05e      	beq.n	80014e6 <HAL_DMA_IRQHandler+0x11a>
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
    }
  }
  return;
}
 8001428:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 800142a:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800142c:	2304      	movs	r3, #4
 800142e:	e7f6      	b.n	800141e <HAL_DMA_IRQHandler+0x52>
 8001430:	2340      	movs	r3, #64	; 0x40
 8001432:	e7f4      	b.n	800141e <HAL_DMA_IRQHandler+0x52>
 8001434:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001438:	e7f1      	b.n	800141e <HAL_DMA_IRQHandler+0x52>
 800143a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800143e:	e7ee      	b.n	800141e <HAL_DMA_IRQHandler+0x52>
 8001440:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001444:	e7eb      	b.n	800141e <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001446:	2502      	movs	r5, #2
 8001448:	4095      	lsls	r5, r2
 800144a:	4225      	tst	r5, r4
 800144c:	d035      	beq.n	80014ba <HAL_DMA_IRQHandler+0xee>
 800144e:	078d      	lsls	r5, r1, #30
 8001450:	d533      	bpl.n	80014ba <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001452:	681a      	ldr	r2, [r3, #0]
 8001454:	0694      	lsls	r4, r2, #26
 8001456:	d406      	bmi.n	8001466 <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	f022 020a 	bic.w	r2, r2, #10
 800145e:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001460:	2201      	movs	r2, #1
 8001462:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001466:	4a21      	ldr	r2, [pc, #132]	; (80014ec <HAL_DMA_IRQHandler+0x120>)
 8001468:	4293      	cmp	r3, r2
 800146a:	d019      	beq.n	80014a0 <HAL_DMA_IRQHandler+0xd4>
 800146c:	3214      	adds	r2, #20
 800146e:	4293      	cmp	r3, r2
 8001470:	d018      	beq.n	80014a4 <HAL_DMA_IRQHandler+0xd8>
 8001472:	3214      	adds	r2, #20
 8001474:	4293      	cmp	r3, r2
 8001476:	d017      	beq.n	80014a8 <HAL_DMA_IRQHandler+0xdc>
 8001478:	3214      	adds	r2, #20
 800147a:	4293      	cmp	r3, r2
 800147c:	d017      	beq.n	80014ae <HAL_DMA_IRQHandler+0xe2>
 800147e:	3214      	adds	r2, #20
 8001480:	4293      	cmp	r3, r2
 8001482:	d017      	beq.n	80014b4 <HAL_DMA_IRQHandler+0xe8>
 8001484:	3214      	adds	r2, #20
 8001486:	4293      	cmp	r3, r2
 8001488:	bf0c      	ite	eq
 800148a:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 800148e:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8001492:	4a17      	ldr	r2, [pc, #92]	; (80014f0 <HAL_DMA_IRQHandler+0x124>)
 8001494:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8001496:	2300      	movs	r3, #0
 8001498:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 800149c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800149e:	e7c1      	b.n	8001424 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80014a0:	2302      	movs	r3, #2
 80014a2:	e7f6      	b.n	8001492 <HAL_DMA_IRQHandler+0xc6>
 80014a4:	2320      	movs	r3, #32
 80014a6:	e7f4      	b.n	8001492 <HAL_DMA_IRQHandler+0xc6>
 80014a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80014ac:	e7f1      	b.n	8001492 <HAL_DMA_IRQHandler+0xc6>
 80014ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014b2:	e7ee      	b.n	8001492 <HAL_DMA_IRQHandler+0xc6>
 80014b4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014b8:	e7eb      	b.n	8001492 <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80014ba:	2508      	movs	r5, #8
 80014bc:	4095      	lsls	r5, r2
 80014be:	4225      	tst	r5, r4
 80014c0:	d011      	beq.n	80014e6 <HAL_DMA_IRQHandler+0x11a>
 80014c2:	0709      	lsls	r1, r1, #28
 80014c4:	d50f      	bpl.n	80014e6 <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014c6:	6819      	ldr	r1, [r3, #0]
 80014c8:	f021 010e 	bic.w	r1, r1, #14
 80014cc:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80014ce:	2301      	movs	r3, #1
 80014d0:	fa03 f202 	lsl.w	r2, r3, r2
 80014d4:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80014d6:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 80014d8:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80014dc:	2300      	movs	r3, #0
 80014de:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 80014e2:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80014e4:	e79e      	b.n	8001424 <HAL_DMA_IRQHandler+0x58>
}
 80014e6:	bc70      	pop	{r4, r5, r6}
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop
 80014ec:	40020008 	.word	0x40020008
 80014f0:	40020000 	.word	0x40020000

080014f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 80014f8:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80014fa:	4616      	mov	r6, r2
 80014fc:	4b65      	ldr	r3, [pc, #404]	; (8001694 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80014fe:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 80016a4 <HAL_GPIO_Init+0x1b0>
 8001502:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 80016a8 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 8001506:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800150a:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 800150c:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001510:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8001514:	45a0      	cmp	r8, r4
 8001516:	d17f      	bne.n	8001618 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8001518:	684d      	ldr	r5, [r1, #4]
 800151a:	2d12      	cmp	r5, #18
 800151c:	f000 80af 	beq.w	800167e <HAL_GPIO_Init+0x18a>
 8001520:	f200 8088 	bhi.w	8001634 <HAL_GPIO_Init+0x140>
 8001524:	2d02      	cmp	r5, #2
 8001526:	f000 80a7 	beq.w	8001678 <HAL_GPIO_Init+0x184>
 800152a:	d87c      	bhi.n	8001626 <HAL_GPIO_Init+0x132>
 800152c:	2d00      	cmp	r5, #0
 800152e:	f000 808e 	beq.w	800164e <HAL_GPIO_Init+0x15a>
 8001532:	2d01      	cmp	r5, #1
 8001534:	f000 809e 	beq.w	8001674 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001538:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800153c:	2cff      	cmp	r4, #255	; 0xff
 800153e:	bf93      	iteet	ls
 8001540:	4682      	movls	sl, r0
 8001542:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8001546:	3d08      	subhi	r5, #8
 8001548:	f8d0 b000 	ldrls.w	fp, [r0]
 800154c:	bf92      	itee	ls
 800154e:	00b5      	lslls	r5, r6, #2
 8001550:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8001554:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001556:	fa09 f805 	lsl.w	r8, r9, r5
 800155a:	ea2b 0808 	bic.w	r8, fp, r8
 800155e:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001562:	bf88      	it	hi
 8001564:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001568:	ea48 0505 	orr.w	r5, r8, r5
 800156c:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001570:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8001574:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8001578:	d04e      	beq.n	8001618 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800157a:	4d47      	ldr	r5, [pc, #284]	; (8001698 <HAL_GPIO_Init+0x1a4>)
 800157c:	4f46      	ldr	r7, [pc, #280]	; (8001698 <HAL_GPIO_Init+0x1a4>)
 800157e:	69ad      	ldr	r5, [r5, #24]
 8001580:	f026 0803 	bic.w	r8, r6, #3
 8001584:	f045 0501 	orr.w	r5, r5, #1
 8001588:	61bd      	str	r5, [r7, #24]
 800158a:	69bd      	ldr	r5, [r7, #24]
 800158c:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8001590:	f005 0501 	and.w	r5, r5, #1
 8001594:	9501      	str	r5, [sp, #4]
 8001596:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800159a:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 800159e:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80015a0:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 80015a4:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80015a8:	fa09 f90b 	lsl.w	r9, r9, fp
 80015ac:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015b0:	4d3a      	ldr	r5, [pc, #232]	; (800169c <HAL_GPIO_Init+0x1a8>)
 80015b2:	42a8      	cmp	r0, r5
 80015b4:	d068      	beq.n	8001688 <HAL_GPIO_Init+0x194>
 80015b6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80015ba:	42a8      	cmp	r0, r5
 80015bc:	d066      	beq.n	800168c <HAL_GPIO_Init+0x198>
 80015be:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80015c2:	42a8      	cmp	r0, r5
 80015c4:	d064      	beq.n	8001690 <HAL_GPIO_Init+0x19c>
 80015c6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80015ca:	42a8      	cmp	r0, r5
 80015cc:	bf0c      	ite	eq
 80015ce:	2503      	moveq	r5, #3
 80015d0:	2504      	movne	r5, #4
 80015d2:	fa05 f50b 	lsl.w	r5, r5, fp
 80015d6:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 80015da:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80015de:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015e0:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80015e4:	bf14      	ite	ne
 80015e6:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80015e8:	43a5      	biceq	r5, r4
 80015ea:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80015ec:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015ee:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80015f2:	bf14      	ite	ne
 80015f4:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80015f6:	43a5      	biceq	r5, r4
 80015f8:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80015fa:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015fc:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8001600:	bf14      	ite	ne
 8001602:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001604:	43a5      	biceq	r5, r4
 8001606:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001608:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800160a:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 800160e:	bf14      	ite	ne
 8001610:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001612:	ea25 0404 	biceq.w	r4, r5, r4
 8001616:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001618:	3601      	adds	r6, #1
 800161a:	2e10      	cmp	r6, #16
 800161c:	f47f af73 	bne.w	8001506 <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8001620:	b003      	add	sp, #12
 8001622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8001626:	2d03      	cmp	r5, #3
 8001628:	d022      	beq.n	8001670 <HAL_GPIO_Init+0x17c>
 800162a:	2d11      	cmp	r5, #17
 800162c:	d184      	bne.n	8001538 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800162e:	68ca      	ldr	r2, [r1, #12]
 8001630:	3204      	adds	r2, #4
          break;
 8001632:	e781      	b.n	8001538 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8001634:	4f1a      	ldr	r7, [pc, #104]	; (80016a0 <HAL_GPIO_Init+0x1ac>)
 8001636:	42bd      	cmp	r5, r7
 8001638:	d009      	beq.n	800164e <HAL_GPIO_Init+0x15a>
 800163a:	d812      	bhi.n	8001662 <HAL_GPIO_Init+0x16e>
 800163c:	f8df 906c 	ldr.w	r9, [pc, #108]	; 80016ac <HAL_GPIO_Init+0x1b8>
 8001640:	454d      	cmp	r5, r9
 8001642:	d004      	beq.n	800164e <HAL_GPIO_Init+0x15a>
 8001644:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8001648:	454d      	cmp	r5, r9
 800164a:	f47f af75 	bne.w	8001538 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800164e:	688a      	ldr	r2, [r1, #8]
 8001650:	b1c2      	cbz	r2, 8001684 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001652:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8001654:	bf0c      	ite	eq
 8001656:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 800165a:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800165e:	2208      	movs	r2, #8
 8001660:	e76a      	b.n	8001538 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8001662:	4575      	cmp	r5, lr
 8001664:	d0f3      	beq.n	800164e <HAL_GPIO_Init+0x15a>
 8001666:	4565      	cmp	r5, ip
 8001668:	d0f1      	beq.n	800164e <HAL_GPIO_Init+0x15a>
 800166a:	f8df 9044 	ldr.w	r9, [pc, #68]	; 80016b0 <HAL_GPIO_Init+0x1bc>
 800166e:	e7eb      	b.n	8001648 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001670:	2200      	movs	r2, #0
 8001672:	e761      	b.n	8001538 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001674:	68ca      	ldr	r2, [r1, #12]
          break;
 8001676:	e75f      	b.n	8001538 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001678:	68ca      	ldr	r2, [r1, #12]
 800167a:	3208      	adds	r2, #8
          break;
 800167c:	e75c      	b.n	8001538 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800167e:	68ca      	ldr	r2, [r1, #12]
 8001680:	320c      	adds	r2, #12
          break;
 8001682:	e759      	b.n	8001538 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001684:	2204      	movs	r2, #4
 8001686:	e757      	b.n	8001538 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001688:	2500      	movs	r5, #0
 800168a:	e7a2      	b.n	80015d2 <HAL_GPIO_Init+0xde>
 800168c:	2501      	movs	r5, #1
 800168e:	e7a0      	b.n	80015d2 <HAL_GPIO_Init+0xde>
 8001690:	2502      	movs	r5, #2
 8001692:	e79e      	b.n	80015d2 <HAL_GPIO_Init+0xde>
 8001694:	40010400 	.word	0x40010400
 8001698:	40021000 	.word	0x40021000
 800169c:	40010800 	.word	0x40010800
 80016a0:	10210000 	.word	0x10210000
 80016a4:	10310000 	.word	0x10310000
 80016a8:	10320000 	.word	0x10320000
 80016ac:	10110000 	.word	0x10110000
 80016b0:	10220000 	.word	0x10220000

080016b4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80016b4:	6883      	ldr	r3, [r0, #8]
 80016b6:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80016b8:	bf14      	ite	ne
 80016ba:	2001      	movne	r0, #1
 80016bc:	2000      	moveq	r0, #0
 80016be:	4770      	bx	lr

080016c0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016c0:	b10a      	cbz	r2, 80016c6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80016c2:	6101      	str	r1, [r0, #16]
 80016c4:	4770      	bx	lr
 80016c6:	0409      	lsls	r1, r1, #16
 80016c8:	e7fb      	b.n	80016c2 <HAL_GPIO_WritePin+0x2>

080016ca <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80016ca:	68c3      	ldr	r3, [r0, #12]
 80016cc:	4059      	eors	r1, r3
 80016ce:	60c1      	str	r1, [r0, #12]
 80016d0:	4770      	bx	lr
	...

080016d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80016d4:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80016d6:	4b04      	ldr	r3, [pc, #16]	; (80016e8 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 80016d8:	6959      	ldr	r1, [r3, #20]
 80016da:	4201      	tst	r1, r0
 80016dc:	d002      	beq.n	80016e4 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80016de:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80016e0:	f7fe fd5a 	bl	8000198 <HAL_GPIO_EXTI_Callback>
 80016e4:	bd08      	pop	{r3, pc}
 80016e6:	bf00      	nop
 80016e8:	40010400 	.word	0x40010400

080016ec <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016ec:	6803      	ldr	r3, [r0, #0]
{
 80016ee:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016f2:	07db      	lsls	r3, r3, #31
{
 80016f4:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016f6:	d410      	bmi.n	800171a <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016f8:	682b      	ldr	r3, [r5, #0]
 80016fa:	079f      	lsls	r7, r3, #30
 80016fc:	d45e      	bmi.n	80017bc <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016fe:	682b      	ldr	r3, [r5, #0]
 8001700:	0719      	lsls	r1, r3, #28
 8001702:	f100 8095 	bmi.w	8001830 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001706:	682b      	ldr	r3, [r5, #0]
 8001708:	075a      	lsls	r2, r3, #29
 800170a:	f100 80bf 	bmi.w	800188c <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800170e:	69ea      	ldr	r2, [r5, #28]
 8001710:	2a00      	cmp	r2, #0
 8001712:	f040 812d 	bne.w	8001970 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001716:	2000      	movs	r0, #0
 8001718:	e014      	b.n	8001744 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800171a:	4c90      	ldr	r4, [pc, #576]	; (800195c <HAL_RCC_OscConfig+0x270>)
 800171c:	6863      	ldr	r3, [r4, #4]
 800171e:	f003 030c 	and.w	r3, r3, #12
 8001722:	2b04      	cmp	r3, #4
 8001724:	d007      	beq.n	8001736 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001726:	6863      	ldr	r3, [r4, #4]
 8001728:	f003 030c 	and.w	r3, r3, #12
 800172c:	2b08      	cmp	r3, #8
 800172e:	d10c      	bne.n	800174a <HAL_RCC_OscConfig+0x5e>
 8001730:	6863      	ldr	r3, [r4, #4]
 8001732:	03de      	lsls	r6, r3, #15
 8001734:	d509      	bpl.n	800174a <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001736:	6823      	ldr	r3, [r4, #0]
 8001738:	039c      	lsls	r4, r3, #14
 800173a:	d5dd      	bpl.n	80016f8 <HAL_RCC_OscConfig+0xc>
 800173c:	686b      	ldr	r3, [r5, #4]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d1da      	bne.n	80016f8 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8001742:	2001      	movs	r0, #1
}
 8001744:	b002      	add	sp, #8
 8001746:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800174a:	686b      	ldr	r3, [r5, #4]
 800174c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001750:	d110      	bne.n	8001774 <HAL_RCC_OscConfig+0x88>
 8001752:	6823      	ldr	r3, [r4, #0]
 8001754:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001758:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800175a:	f7ff fd3b 	bl	80011d4 <HAL_GetTick>
 800175e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001760:	6823      	ldr	r3, [r4, #0]
 8001762:	0398      	lsls	r0, r3, #14
 8001764:	d4c8      	bmi.n	80016f8 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001766:	f7ff fd35 	bl	80011d4 <HAL_GetTick>
 800176a:	1b80      	subs	r0, r0, r6
 800176c:	2864      	cmp	r0, #100	; 0x64
 800176e:	d9f7      	bls.n	8001760 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8001770:	2003      	movs	r0, #3
 8001772:	e7e7      	b.n	8001744 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001774:	b99b      	cbnz	r3, 800179e <HAL_RCC_OscConfig+0xb2>
 8001776:	6823      	ldr	r3, [r4, #0]
 8001778:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800177c:	6023      	str	r3, [r4, #0]
 800177e:	6823      	ldr	r3, [r4, #0]
 8001780:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001784:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001786:	f7ff fd25 	bl	80011d4 <HAL_GetTick>
 800178a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800178c:	6823      	ldr	r3, [r4, #0]
 800178e:	0399      	lsls	r1, r3, #14
 8001790:	d5b2      	bpl.n	80016f8 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001792:	f7ff fd1f 	bl	80011d4 <HAL_GetTick>
 8001796:	1b80      	subs	r0, r0, r6
 8001798:	2864      	cmp	r0, #100	; 0x64
 800179a:	d9f7      	bls.n	800178c <HAL_RCC_OscConfig+0xa0>
 800179c:	e7e8      	b.n	8001770 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800179e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80017a2:	6823      	ldr	r3, [r4, #0]
 80017a4:	d103      	bne.n	80017ae <HAL_RCC_OscConfig+0xc2>
 80017a6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017aa:	6023      	str	r3, [r4, #0]
 80017ac:	e7d1      	b.n	8001752 <HAL_RCC_OscConfig+0x66>
 80017ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017b2:	6023      	str	r3, [r4, #0]
 80017b4:	6823      	ldr	r3, [r4, #0]
 80017b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017ba:	e7cd      	b.n	8001758 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80017bc:	4c67      	ldr	r4, [pc, #412]	; (800195c <HAL_RCC_OscConfig+0x270>)
 80017be:	6863      	ldr	r3, [r4, #4]
 80017c0:	f013 0f0c 	tst.w	r3, #12
 80017c4:	d007      	beq.n	80017d6 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80017c6:	6863      	ldr	r3, [r4, #4]
 80017c8:	f003 030c 	and.w	r3, r3, #12
 80017cc:	2b08      	cmp	r3, #8
 80017ce:	d110      	bne.n	80017f2 <HAL_RCC_OscConfig+0x106>
 80017d0:	6863      	ldr	r3, [r4, #4]
 80017d2:	03da      	lsls	r2, r3, #15
 80017d4:	d40d      	bmi.n	80017f2 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017d6:	6823      	ldr	r3, [r4, #0]
 80017d8:	079b      	lsls	r3, r3, #30
 80017da:	d502      	bpl.n	80017e2 <HAL_RCC_OscConfig+0xf6>
 80017dc:	692b      	ldr	r3, [r5, #16]
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d1af      	bne.n	8001742 <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017e2:	6823      	ldr	r3, [r4, #0]
 80017e4:	696a      	ldr	r2, [r5, #20]
 80017e6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80017ea:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80017ee:	6023      	str	r3, [r4, #0]
 80017f0:	e785      	b.n	80016fe <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017f2:	692a      	ldr	r2, [r5, #16]
 80017f4:	4b5a      	ldr	r3, [pc, #360]	; (8001960 <HAL_RCC_OscConfig+0x274>)
 80017f6:	b16a      	cbz	r2, 8001814 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 80017f8:	2201      	movs	r2, #1
 80017fa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80017fc:	f7ff fcea 	bl	80011d4 <HAL_GetTick>
 8001800:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001802:	6823      	ldr	r3, [r4, #0]
 8001804:	079f      	lsls	r7, r3, #30
 8001806:	d4ec      	bmi.n	80017e2 <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001808:	f7ff fce4 	bl	80011d4 <HAL_GetTick>
 800180c:	1b80      	subs	r0, r0, r6
 800180e:	2802      	cmp	r0, #2
 8001810:	d9f7      	bls.n	8001802 <HAL_RCC_OscConfig+0x116>
 8001812:	e7ad      	b.n	8001770 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001814:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001816:	f7ff fcdd 	bl	80011d4 <HAL_GetTick>
 800181a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800181c:	6823      	ldr	r3, [r4, #0]
 800181e:	0798      	lsls	r0, r3, #30
 8001820:	f57f af6d 	bpl.w	80016fe <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001824:	f7ff fcd6 	bl	80011d4 <HAL_GetTick>
 8001828:	1b80      	subs	r0, r0, r6
 800182a:	2802      	cmp	r0, #2
 800182c:	d9f6      	bls.n	800181c <HAL_RCC_OscConfig+0x130>
 800182e:	e79f      	b.n	8001770 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001830:	69aa      	ldr	r2, [r5, #24]
 8001832:	4c4a      	ldr	r4, [pc, #296]	; (800195c <HAL_RCC_OscConfig+0x270>)
 8001834:	4b4b      	ldr	r3, [pc, #300]	; (8001964 <HAL_RCC_OscConfig+0x278>)
 8001836:	b1da      	cbz	r2, 8001870 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8001838:	2201      	movs	r2, #1
 800183a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800183c:	f7ff fcca 	bl	80011d4 <HAL_GetTick>
 8001840:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001842:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001844:	079b      	lsls	r3, r3, #30
 8001846:	d50d      	bpl.n	8001864 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001848:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800184c:	4b46      	ldr	r3, [pc, #280]	; (8001968 <HAL_RCC_OscConfig+0x27c>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	fbb3 f3f2 	udiv	r3, r3, r2
 8001854:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8001856:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8001858:	9b01      	ldr	r3, [sp, #4]
 800185a:	1e5a      	subs	r2, r3, #1
 800185c:	9201      	str	r2, [sp, #4]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d1f9      	bne.n	8001856 <HAL_RCC_OscConfig+0x16a>
 8001862:	e750      	b.n	8001706 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001864:	f7ff fcb6 	bl	80011d4 <HAL_GetTick>
 8001868:	1b80      	subs	r0, r0, r6
 800186a:	2802      	cmp	r0, #2
 800186c:	d9e9      	bls.n	8001842 <HAL_RCC_OscConfig+0x156>
 800186e:	e77f      	b.n	8001770 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8001870:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001872:	f7ff fcaf 	bl	80011d4 <HAL_GetTick>
 8001876:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001878:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800187a:	079f      	lsls	r7, r3, #30
 800187c:	f57f af43 	bpl.w	8001706 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001880:	f7ff fca8 	bl	80011d4 <HAL_GetTick>
 8001884:	1b80      	subs	r0, r0, r6
 8001886:	2802      	cmp	r0, #2
 8001888:	d9f6      	bls.n	8001878 <HAL_RCC_OscConfig+0x18c>
 800188a:	e771      	b.n	8001770 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800188c:	4c33      	ldr	r4, [pc, #204]	; (800195c <HAL_RCC_OscConfig+0x270>)
 800188e:	69e3      	ldr	r3, [r4, #28]
 8001890:	00d8      	lsls	r0, r3, #3
 8001892:	d424      	bmi.n	80018de <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8001894:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001896:	69e3      	ldr	r3, [r4, #28]
 8001898:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800189c:	61e3      	str	r3, [r4, #28]
 800189e:	69e3      	ldr	r3, [r4, #28]
 80018a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018a4:	9300      	str	r3, [sp, #0]
 80018a6:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018a8:	4e30      	ldr	r6, [pc, #192]	; (800196c <HAL_RCC_OscConfig+0x280>)
 80018aa:	6833      	ldr	r3, [r6, #0]
 80018ac:	05d9      	lsls	r1, r3, #23
 80018ae:	d518      	bpl.n	80018e2 <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018b0:	68eb      	ldr	r3, [r5, #12]
 80018b2:	2b01      	cmp	r3, #1
 80018b4:	d126      	bne.n	8001904 <HAL_RCC_OscConfig+0x218>
 80018b6:	6a23      	ldr	r3, [r4, #32]
 80018b8:	f043 0301 	orr.w	r3, r3, #1
 80018bc:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80018be:	f7ff fc89 	bl	80011d4 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018c2:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80018c6:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018c8:	6a23      	ldr	r3, [r4, #32]
 80018ca:	079b      	lsls	r3, r3, #30
 80018cc:	d53f      	bpl.n	800194e <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 80018ce:	2f00      	cmp	r7, #0
 80018d0:	f43f af1d 	beq.w	800170e <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 80018d4:	69e3      	ldr	r3, [r4, #28]
 80018d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018da:	61e3      	str	r3, [r4, #28]
 80018dc:	e717      	b.n	800170e <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 80018de:	2700      	movs	r7, #0
 80018e0:	e7e2      	b.n	80018a8 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018e2:	6833      	ldr	r3, [r6, #0]
 80018e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018e8:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80018ea:	f7ff fc73 	bl	80011d4 <HAL_GetTick>
 80018ee:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018f0:	6833      	ldr	r3, [r6, #0]
 80018f2:	05da      	lsls	r2, r3, #23
 80018f4:	d4dc      	bmi.n	80018b0 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018f6:	f7ff fc6d 	bl	80011d4 <HAL_GetTick>
 80018fa:	eba0 0008 	sub.w	r0, r0, r8
 80018fe:	2864      	cmp	r0, #100	; 0x64
 8001900:	d9f6      	bls.n	80018f0 <HAL_RCC_OscConfig+0x204>
 8001902:	e735      	b.n	8001770 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001904:	b9ab      	cbnz	r3, 8001932 <HAL_RCC_OscConfig+0x246>
 8001906:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001908:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800190c:	f023 0301 	bic.w	r3, r3, #1
 8001910:	6223      	str	r3, [r4, #32]
 8001912:	6a23      	ldr	r3, [r4, #32]
 8001914:	f023 0304 	bic.w	r3, r3, #4
 8001918:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800191a:	f7ff fc5b 	bl	80011d4 <HAL_GetTick>
 800191e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001920:	6a23      	ldr	r3, [r4, #32]
 8001922:	0798      	lsls	r0, r3, #30
 8001924:	d5d3      	bpl.n	80018ce <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001926:	f7ff fc55 	bl	80011d4 <HAL_GetTick>
 800192a:	1b80      	subs	r0, r0, r6
 800192c:	4540      	cmp	r0, r8
 800192e:	d9f7      	bls.n	8001920 <HAL_RCC_OscConfig+0x234>
 8001930:	e71e      	b.n	8001770 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001932:	2b05      	cmp	r3, #5
 8001934:	6a23      	ldr	r3, [r4, #32]
 8001936:	d103      	bne.n	8001940 <HAL_RCC_OscConfig+0x254>
 8001938:	f043 0304 	orr.w	r3, r3, #4
 800193c:	6223      	str	r3, [r4, #32]
 800193e:	e7ba      	b.n	80018b6 <HAL_RCC_OscConfig+0x1ca>
 8001940:	f023 0301 	bic.w	r3, r3, #1
 8001944:	6223      	str	r3, [r4, #32]
 8001946:	6a23      	ldr	r3, [r4, #32]
 8001948:	f023 0304 	bic.w	r3, r3, #4
 800194c:	e7b6      	b.n	80018bc <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800194e:	f7ff fc41 	bl	80011d4 <HAL_GetTick>
 8001952:	eba0 0008 	sub.w	r0, r0, r8
 8001956:	42b0      	cmp	r0, r6
 8001958:	d9b6      	bls.n	80018c8 <HAL_RCC_OscConfig+0x1dc>
 800195a:	e709      	b.n	8001770 <HAL_RCC_OscConfig+0x84>
 800195c:	40021000 	.word	0x40021000
 8001960:	42420000 	.word	0x42420000
 8001964:	42420480 	.word	0x42420480
 8001968:	20000008 	.word	0x20000008
 800196c:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001970:	4c22      	ldr	r4, [pc, #136]	; (80019fc <HAL_RCC_OscConfig+0x310>)
 8001972:	6863      	ldr	r3, [r4, #4]
 8001974:	f003 030c 	and.w	r3, r3, #12
 8001978:	2b08      	cmp	r3, #8
 800197a:	f43f aee2 	beq.w	8001742 <HAL_RCC_OscConfig+0x56>
 800197e:	2300      	movs	r3, #0
 8001980:	4e1f      	ldr	r6, [pc, #124]	; (8001a00 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001982:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001984:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001986:	d12b      	bne.n	80019e0 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8001988:	f7ff fc24 	bl	80011d4 <HAL_GetTick>
 800198c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800198e:	6823      	ldr	r3, [r4, #0]
 8001990:	0199      	lsls	r1, r3, #6
 8001992:	d41f      	bmi.n	80019d4 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001994:	6a2b      	ldr	r3, [r5, #32]
 8001996:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800199a:	d105      	bne.n	80019a8 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800199c:	6862      	ldr	r2, [r4, #4]
 800199e:	68a9      	ldr	r1, [r5, #8]
 80019a0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80019a4:	430a      	orrs	r2, r1
 80019a6:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019a8:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80019aa:	6862      	ldr	r2, [r4, #4]
 80019ac:	430b      	orrs	r3, r1
 80019ae:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80019b2:	4313      	orrs	r3, r2
 80019b4:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 80019b6:	2301      	movs	r3, #1
 80019b8:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80019ba:	f7ff fc0b 	bl	80011d4 <HAL_GetTick>
 80019be:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019c0:	6823      	ldr	r3, [r4, #0]
 80019c2:	019a      	lsls	r2, r3, #6
 80019c4:	f53f aea7 	bmi.w	8001716 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019c8:	f7ff fc04 	bl	80011d4 <HAL_GetTick>
 80019cc:	1b40      	subs	r0, r0, r5
 80019ce:	2802      	cmp	r0, #2
 80019d0:	d9f6      	bls.n	80019c0 <HAL_RCC_OscConfig+0x2d4>
 80019d2:	e6cd      	b.n	8001770 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019d4:	f7ff fbfe 	bl	80011d4 <HAL_GetTick>
 80019d8:	1bc0      	subs	r0, r0, r7
 80019da:	2802      	cmp	r0, #2
 80019dc:	d9d7      	bls.n	800198e <HAL_RCC_OscConfig+0x2a2>
 80019de:	e6c7      	b.n	8001770 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 80019e0:	f7ff fbf8 	bl	80011d4 <HAL_GetTick>
 80019e4:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019e6:	6823      	ldr	r3, [r4, #0]
 80019e8:	019b      	lsls	r3, r3, #6
 80019ea:	f57f ae94 	bpl.w	8001716 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019ee:	f7ff fbf1 	bl	80011d4 <HAL_GetTick>
 80019f2:	1b40      	subs	r0, r0, r5
 80019f4:	2802      	cmp	r0, #2
 80019f6:	d9f6      	bls.n	80019e6 <HAL_RCC_OscConfig+0x2fa>
 80019f8:	e6ba      	b.n	8001770 <HAL_RCC_OscConfig+0x84>
 80019fa:	bf00      	nop
 80019fc:	40021000 	.word	0x40021000
 8001a00:	42420060 	.word	0x42420060

08001a04 <HAL_RCC_GetSysClockFreq>:
{
 8001a04:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001a06:	4b19      	ldr	r3, [pc, #100]	; (8001a6c <HAL_RCC_GetSysClockFreq+0x68>)
{
 8001a08:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001a0a:	ac02      	add	r4, sp, #8
 8001a0c:	f103 0510 	add.w	r5, r3, #16
 8001a10:	4622      	mov	r2, r4
 8001a12:	6818      	ldr	r0, [r3, #0]
 8001a14:	6859      	ldr	r1, [r3, #4]
 8001a16:	3308      	adds	r3, #8
 8001a18:	c203      	stmia	r2!, {r0, r1}
 8001a1a:	42ab      	cmp	r3, r5
 8001a1c:	4614      	mov	r4, r2
 8001a1e:	d1f7      	bne.n	8001a10 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001a20:	2301      	movs	r3, #1
 8001a22:	f88d 3004 	strb.w	r3, [sp, #4]
 8001a26:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8001a28:	4911      	ldr	r1, [pc, #68]	; (8001a70 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001a2a:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8001a2e:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001a30:	f003 020c 	and.w	r2, r3, #12
 8001a34:	2a08      	cmp	r2, #8
 8001a36:	d117      	bne.n	8001a68 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001a38:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8001a3c:	a806      	add	r0, sp, #24
 8001a3e:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001a40:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001a42:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001a46:	d50c      	bpl.n	8001a62 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001a48:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001a4a:	480a      	ldr	r0, [pc, #40]	; (8001a74 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001a4c:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001a50:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001a52:	aa06      	add	r2, sp, #24
 8001a54:	4413      	add	r3, r2
 8001a56:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001a5a:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8001a5e:	b007      	add	sp, #28
 8001a60:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001a62:	4805      	ldr	r0, [pc, #20]	; (8001a78 <HAL_RCC_GetSysClockFreq+0x74>)
 8001a64:	4350      	muls	r0, r2
 8001a66:	e7fa      	b.n	8001a5e <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8001a68:	4802      	ldr	r0, [pc, #8]	; (8001a74 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8001a6a:	e7f8      	b.n	8001a5e <HAL_RCC_GetSysClockFreq+0x5a>
 8001a6c:	08002f90 	.word	0x08002f90
 8001a70:	40021000 	.word	0x40021000
 8001a74:	007a1200 	.word	0x007a1200
 8001a78:	003d0900 	.word	0x003d0900

08001a7c <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001a7c:	4a4d      	ldr	r2, [pc, #308]	; (8001bb4 <HAL_RCC_ClockConfig+0x138>)
{
 8001a7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001a82:	6813      	ldr	r3, [r2, #0]
{
 8001a84:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001a86:	f003 0307 	and.w	r3, r3, #7
 8001a8a:	428b      	cmp	r3, r1
{
 8001a8c:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001a8e:	d328      	bcc.n	8001ae2 <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a90:	682a      	ldr	r2, [r5, #0]
 8001a92:	0791      	lsls	r1, r2, #30
 8001a94:	d432      	bmi.n	8001afc <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a96:	07d2      	lsls	r2, r2, #31
 8001a98:	d438      	bmi.n	8001b0c <HAL_RCC_ClockConfig+0x90>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001a9a:	4a46      	ldr	r2, [pc, #280]	; (8001bb4 <HAL_RCC_ClockConfig+0x138>)
 8001a9c:	6813      	ldr	r3, [r2, #0]
 8001a9e:	f003 0307 	and.w	r3, r3, #7
 8001aa2:	429e      	cmp	r6, r3
 8001aa4:	d373      	bcc.n	8001b8e <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001aa6:	682a      	ldr	r2, [r5, #0]
 8001aa8:	4c43      	ldr	r4, [pc, #268]	; (8001bb8 <HAL_RCC_ClockConfig+0x13c>)
 8001aaa:	f012 0f04 	tst.w	r2, #4
 8001aae:	d179      	bne.n	8001ba4 <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ab0:	0713      	lsls	r3, r2, #28
 8001ab2:	d506      	bpl.n	8001ac2 <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ab4:	6863      	ldr	r3, [r4, #4]
 8001ab6:	692a      	ldr	r2, [r5, #16]
 8001ab8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001abc:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001ac0:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ac2:	f7ff ff9f 	bl	8001a04 <HAL_RCC_GetSysClockFreq>
 8001ac6:	6863      	ldr	r3, [r4, #4]
 8001ac8:	4a3c      	ldr	r2, [pc, #240]	; (8001bbc <HAL_RCC_ClockConfig+0x140>)
 8001aca:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001ace:	5cd3      	ldrb	r3, [r2, r3]
 8001ad0:	40d8      	lsrs	r0, r3
 8001ad2:	4b3b      	ldr	r3, [pc, #236]	; (8001bc0 <HAL_RCC_ClockConfig+0x144>)
 8001ad4:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001ad6:	2000      	movs	r0, #0
 8001ad8:	f7ff fb3a 	bl	8001150 <HAL_InitTick>
  return HAL_OK;
 8001adc:	2000      	movs	r0, #0
}
 8001ade:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ae2:	6813      	ldr	r3, [r2, #0]
 8001ae4:	f023 0307 	bic.w	r3, r3, #7
 8001ae8:	430b      	orrs	r3, r1
 8001aea:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001aec:	6813      	ldr	r3, [r2, #0]
 8001aee:	f003 0307 	and.w	r3, r3, #7
 8001af2:	4299      	cmp	r1, r3
 8001af4:	d0cc      	beq.n	8001a90 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001af6:	2001      	movs	r0, #1
 8001af8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001afc:	492e      	ldr	r1, [pc, #184]	; (8001bb8 <HAL_RCC_ClockConfig+0x13c>)
 8001afe:	68a8      	ldr	r0, [r5, #8]
 8001b00:	684b      	ldr	r3, [r1, #4]
 8001b02:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001b06:	4303      	orrs	r3, r0
 8001b08:	604b      	str	r3, [r1, #4]
 8001b0a:	e7c4      	b.n	8001a96 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b0c:	686a      	ldr	r2, [r5, #4]
 8001b0e:	4c2a      	ldr	r4, [pc, #168]	; (8001bb8 <HAL_RCC_ClockConfig+0x13c>)
 8001b10:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b12:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b14:	d11c      	bne.n	8001b50 <HAL_RCC_ClockConfig+0xd4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b16:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b1a:	d0ec      	beq.n	8001af6 <HAL_RCC_ClockConfig+0x7a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b1c:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b1e:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b22:	f023 0303 	bic.w	r3, r3, #3
 8001b26:	4313      	orrs	r3, r2
 8001b28:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8001b2a:	f7ff fb53 	bl	80011d4 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b2e:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8001b30:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	d114      	bne.n	8001b60 <HAL_RCC_ClockConfig+0xe4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b36:	6863      	ldr	r3, [r4, #4]
 8001b38:	f003 030c 	and.w	r3, r3, #12
 8001b3c:	2b04      	cmp	r3, #4
 8001b3e:	d0ac      	beq.n	8001a9a <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b40:	f7ff fb48 	bl	80011d4 <HAL_GetTick>
 8001b44:	1bc0      	subs	r0, r0, r7
 8001b46:	4540      	cmp	r0, r8
 8001b48:	d9f5      	bls.n	8001b36 <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 8001b4a:	2003      	movs	r0, #3
 8001b4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b50:	2a02      	cmp	r2, #2
 8001b52:	d102      	bne.n	8001b5a <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b54:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001b58:	e7df      	b.n	8001b1a <HAL_RCC_ClockConfig+0x9e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b5a:	f013 0f02 	tst.w	r3, #2
 8001b5e:	e7dc      	b.n	8001b1a <HAL_RCC_ClockConfig+0x9e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	d10f      	bne.n	8001b84 <HAL_RCC_ClockConfig+0x108>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b64:	6863      	ldr	r3, [r4, #4]
 8001b66:	f003 030c 	and.w	r3, r3, #12
 8001b6a:	2b08      	cmp	r3, #8
 8001b6c:	d095      	beq.n	8001a9a <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b6e:	f7ff fb31 	bl	80011d4 <HAL_GetTick>
 8001b72:	1bc0      	subs	r0, r0, r7
 8001b74:	4540      	cmp	r0, r8
 8001b76:	d9f5      	bls.n	8001b64 <HAL_RCC_ClockConfig+0xe8>
 8001b78:	e7e7      	b.n	8001b4a <HAL_RCC_ClockConfig+0xce>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b7a:	f7ff fb2b 	bl	80011d4 <HAL_GetTick>
 8001b7e:	1bc0      	subs	r0, r0, r7
 8001b80:	4540      	cmp	r0, r8
 8001b82:	d8e2      	bhi.n	8001b4a <HAL_RCC_ClockConfig+0xce>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b84:	6863      	ldr	r3, [r4, #4]
 8001b86:	f013 0f0c 	tst.w	r3, #12
 8001b8a:	d1f6      	bne.n	8001b7a <HAL_RCC_ClockConfig+0xfe>
 8001b8c:	e785      	b.n	8001a9a <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b8e:	6813      	ldr	r3, [r2, #0]
 8001b90:	f023 0307 	bic.w	r3, r3, #7
 8001b94:	4333      	orrs	r3, r6
 8001b96:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b98:	6813      	ldr	r3, [r2, #0]
 8001b9a:	f003 0307 	and.w	r3, r3, #7
 8001b9e:	429e      	cmp	r6, r3
 8001ba0:	d1a9      	bne.n	8001af6 <HAL_RCC_ClockConfig+0x7a>
 8001ba2:	e780      	b.n	8001aa6 <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ba4:	6863      	ldr	r3, [r4, #4]
 8001ba6:	68e9      	ldr	r1, [r5, #12]
 8001ba8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001bac:	430b      	orrs	r3, r1
 8001bae:	6063      	str	r3, [r4, #4]
 8001bb0:	e77e      	b.n	8001ab0 <HAL_RCC_ClockConfig+0x34>
 8001bb2:	bf00      	nop
 8001bb4:	40022000 	.word	0x40022000
 8001bb8:	40021000 	.word	0x40021000
 8001bbc:	0800306f 	.word	0x0800306f
 8001bc0:	20000008 	.word	0x20000008

08001bc4 <HAL_RCC_GetHCLKFreq>:
}
 8001bc4:	4b01      	ldr	r3, [pc, #4]	; (8001bcc <HAL_RCC_GetHCLKFreq+0x8>)
 8001bc6:	6818      	ldr	r0, [r3, #0]
 8001bc8:	4770      	bx	lr
 8001bca:	bf00      	nop
 8001bcc:	20000008 	.word	0x20000008

08001bd0 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001bd0:	4b04      	ldr	r3, [pc, #16]	; (8001be4 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001bd2:	4a05      	ldr	r2, [pc, #20]	; (8001be8 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001bda:	5cd3      	ldrb	r3, [r2, r3]
 8001bdc:	4a03      	ldr	r2, [pc, #12]	; (8001bec <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001bde:	6810      	ldr	r0, [r2, #0]
}    
 8001be0:	40d8      	lsrs	r0, r3
 8001be2:	4770      	bx	lr
 8001be4:	40021000 	.word	0x40021000
 8001be8:	0800307f 	.word	0x0800307f
 8001bec:	20000008 	.word	0x20000008

08001bf0 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001bf0:	4b04      	ldr	r3, [pc, #16]	; (8001c04 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001bf2:	4a05      	ldr	r2, [pc, #20]	; (8001c08 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001bfa:	5cd3      	ldrb	r3, [r2, r3]
 8001bfc:	4a03      	ldr	r2, [pc, #12]	; (8001c0c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001bfe:	6810      	ldr	r0, [r2, #0]
} 
 8001c00:	40d8      	lsrs	r0, r3
 8001c02:	4770      	bx	lr
 8001c04:	40021000 	.word	0x40021000
 8001c08:	0800307f 	.word	0x0800307f
 8001c0c:	20000008 	.word	0x20000008

08001c10 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c10:	6a03      	ldr	r3, [r0, #32]
{
 8001c12:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c14:	f023 0301 	bic.w	r3, r3, #1
 8001c18:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001c1a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001c1c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001c1e:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001c20:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001c22:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001c26:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001c28:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8001c2a:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001c2e:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001c30:	4d0a      	ldr	r5, [pc, #40]	; (8001c5c <TIM_OC1_SetConfig+0x4c>)
 8001c32:	42a8      	cmp	r0, r5
 8001c34:	d10b      	bne.n	8001c4e <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001c36:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001c38:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001c3c:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001c3e:	698e      	ldr	r6, [r1, #24]
 8001c40:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001c42:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8001c46:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8001c48:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001c4c:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001c4e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001c50:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001c52:	684a      	ldr	r2, [r1, #4]
 8001c54:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001c56:	6203      	str	r3, [r0, #32]
 8001c58:	bd70      	pop	{r4, r5, r6, pc}
 8001c5a:	bf00      	nop
 8001c5c:	40012c00 	.word	0x40012c00

08001c60 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001c60:	6a03      	ldr	r3, [r0, #32]
{
 8001c62:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001c64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001c68:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001c6a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001c6c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001c6e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001c70:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001c72:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001c76:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001c78:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8001c7a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001c7e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001c82:	4d0b      	ldr	r5, [pc, #44]	; (8001cb0 <TIM_OC3_SetConfig+0x50>)
 8001c84:	42a8      	cmp	r0, r5
 8001c86:	d10d      	bne.n	8001ca4 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001c88:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8001c8a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001c8e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001c92:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001c94:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001c96:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001c9a:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8001c9c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001ca0:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001ca4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001ca6:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001ca8:	684a      	ldr	r2, [r1, #4]
 8001caa:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001cac:	6203      	str	r3, [r0, #32]
 8001cae:	bd70      	pop	{r4, r5, r6, pc}
 8001cb0:	40012c00 	.word	0x40012c00

08001cb4 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001cb4:	6a03      	ldr	r3, [r0, #32]
{
 8001cb6:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001cb8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001cbc:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001cbe:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001cc0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001cc2:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001cc4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001cc6:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001cca:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001cce:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001cd0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001cd4:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001cd8:	4d06      	ldr	r5, [pc, #24]	; (8001cf4 <TIM_OC4_SetConfig+0x40>)
 8001cda:	42a8      	cmp	r0, r5
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8001cdc:	bf02      	ittt	eq
 8001cde:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001ce0:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8001ce4:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001ce8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001cea:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001cec:	684a      	ldr	r2, [r1, #4]
 8001cee:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001cf0:	6203      	str	r3, [r0, #32]
 8001cf2:	bd30      	pop	{r4, r5, pc}
 8001cf4:	40012c00 	.word	0x40012c00

08001cf8 <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001cf8:	6803      	ldr	r3, [r0, #0]
}
 8001cfa:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001cfc:	68da      	ldr	r2, [r3, #12]
 8001cfe:	f042 0201 	orr.w	r2, r2, #1
 8001d02:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	f042 0201 	orr.w	r2, r2, #1
 8001d0a:	601a      	str	r2, [r3, #0]
}
 8001d0c:	4770      	bx	lr

08001d0e <HAL_TIM_PWM_MspInit>:
 8001d0e:	4770      	bx	lr

08001d10 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001d10:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001d14:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	f04f 0302 	mov.w	r3, #2
 8001d1c:	d01c      	beq.n	8001d58 <HAL_TIM_ConfigClockSource+0x48>
 8001d1e:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001d20:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001d24:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8001d26:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8001d2a:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d2c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001d30:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001d34:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8001d36:	680a      	ldr	r2, [r1, #0]
 8001d38:	2a40      	cmp	r2, #64	; 0x40
 8001d3a:	d079      	beq.n	8001e30 <HAL_TIM_ConfigClockSource+0x120>
 8001d3c:	d819      	bhi.n	8001d72 <HAL_TIM_ConfigClockSource+0x62>
 8001d3e:	2a10      	cmp	r2, #16
 8001d40:	f000 8093 	beq.w	8001e6a <HAL_TIM_ConfigClockSource+0x15a>
 8001d44:	d80a      	bhi.n	8001d5c <HAL_TIM_ConfigClockSource+0x4c>
 8001d46:	2a00      	cmp	r2, #0
 8001d48:	f000 8089 	beq.w	8001e5e <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001d52:	2300      	movs	r3, #0
 8001d54:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001d58:	4618      	mov	r0, r3
}
 8001d5a:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8001d5c:	2a20      	cmp	r2, #32
 8001d5e:	f000 808a 	beq.w	8001e76 <HAL_TIM_ConfigClockSource+0x166>
 8001d62:	2a30      	cmp	r2, #48	; 0x30
 8001d64:	d1f2      	bne.n	8001d4c <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001d66:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8001d68:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001d6c:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8001d70:	e036      	b.n	8001de0 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8001d72:	2a70      	cmp	r2, #112	; 0x70
 8001d74:	d036      	beq.n	8001de4 <HAL_TIM_ConfigClockSource+0xd4>
 8001d76:	d81b      	bhi.n	8001db0 <HAL_TIM_ConfigClockSource+0xa0>
 8001d78:	2a50      	cmp	r2, #80	; 0x50
 8001d7a:	d042      	beq.n	8001e02 <HAL_TIM_ConfigClockSource+0xf2>
 8001d7c:	2a60      	cmp	r2, #96	; 0x60
 8001d7e:	d1e5      	bne.n	8001d4c <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001d80:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001d82:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001d84:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001d88:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001d8a:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001d8c:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8001d8e:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001d90:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001d94:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001d98:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001d9c:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8001da0:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8001da2:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001da4:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001da6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001daa:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8001dae:	e017      	b.n	8001de0 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8001db0:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001db4:	d011      	beq.n	8001dda <HAL_TIM_ConfigClockSource+0xca>
 8001db6:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001dba:	d1c7      	bne.n	8001d4c <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001dbc:	688a      	ldr	r2, [r1, #8]
 8001dbe:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8001dc0:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001dc2:	68c9      	ldr	r1, [r1, #12]
 8001dc4:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001dc6:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001dca:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001dce:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001dd0:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001dd2:	689a      	ldr	r2, [r3, #8]
 8001dd4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001dd8:	e002      	b.n	8001de0 <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001dda:	689a      	ldr	r2, [r3, #8]
 8001ddc:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 8001de0:	609a      	str	r2, [r3, #8]
 8001de2:	e7b3      	b.n	8001d4c <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001de4:	688a      	ldr	r2, [r1, #8]
 8001de6:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8001de8:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001dea:	68c9      	ldr	r1, [r1, #12]
 8001dec:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001dee:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001df2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001df6:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8001df8:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8001dfa:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001dfc:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8001e00:	e7ee      	b.n	8001de0 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e02:	684c      	ldr	r4, [r1, #4]
 8001e04:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001e06:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001e08:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001e0a:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001e0e:	f025 0501 	bic.w	r5, r5, #1
 8001e12:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e14:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8001e16:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001e18:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001e1c:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001e20:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001e22:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001e24:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001e26:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001e2a:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8001e2e:	e7d7      	b.n	8001de0 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e30:	684c      	ldr	r4, [r1, #4]
 8001e32:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001e34:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001e36:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001e38:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001e3c:	f025 0501 	bic.w	r5, r5, #1
 8001e40:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e42:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8001e44:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001e46:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001e4a:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001e4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001e50:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001e52:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001e54:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001e58:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8001e5c:	e7c0      	b.n	8001de0 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001e5e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001e60:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001e64:	f042 0207 	orr.w	r2, r2, #7
 8001e68:	e7ba      	b.n	8001de0 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001e6a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001e6c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001e70:	f042 0217 	orr.w	r2, r2, #23
 8001e74:	e7b4      	b.n	8001de0 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001e76:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001e78:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001e7c:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8001e80:	e7ae      	b.n	8001de0 <HAL_TIM_ConfigClockSource+0xd0>

08001e82 <HAL_TIM_OC_DelayElapsedCallback>:
 8001e82:	4770      	bx	lr

08001e84 <HAL_TIM_IC_CaptureCallback>:
 8001e84:	4770      	bx	lr

08001e86 <HAL_TIM_PWM_PulseFinishedCallback>:
 8001e86:	4770      	bx	lr

08001e88 <HAL_TIM_TriggerCallback>:
 8001e88:	4770      	bx	lr

08001e8a <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001e8a:	6803      	ldr	r3, [r0, #0]
{
 8001e8c:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001e8e:	691a      	ldr	r2, [r3, #16]
{
 8001e90:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001e92:	0791      	lsls	r1, r2, #30
 8001e94:	d50e      	bpl.n	8001eb4 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001e96:	68da      	ldr	r2, [r3, #12]
 8001e98:	0792      	lsls	r2, r2, #30
 8001e9a:	d50b      	bpl.n	8001eb4 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001e9c:	f06f 0202 	mvn.w	r2, #2
 8001ea0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ea2:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ea4:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ea6:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ea8:	079b      	lsls	r3, r3, #30
 8001eaa:	d077      	beq.n	8001f9c <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8001eac:	f7ff ffea 	bl	8001e84 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001eb4:	6823      	ldr	r3, [r4, #0]
 8001eb6:	691a      	ldr	r2, [r3, #16]
 8001eb8:	0750      	lsls	r0, r2, #29
 8001eba:	d510      	bpl.n	8001ede <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001ebc:	68da      	ldr	r2, [r3, #12]
 8001ebe:	0751      	lsls	r1, r2, #29
 8001ec0:	d50d      	bpl.n	8001ede <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001ec2:	f06f 0204 	mvn.w	r2, #4
 8001ec6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001ec8:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001eca:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001ecc:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ece:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8001ed2:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ed4:	d068      	beq.n	8001fa8 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8001ed6:	f7ff ffd5 	bl	8001e84 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eda:	2300      	movs	r3, #0
 8001edc:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001ede:	6823      	ldr	r3, [r4, #0]
 8001ee0:	691a      	ldr	r2, [r3, #16]
 8001ee2:	0712      	lsls	r2, r2, #28
 8001ee4:	d50f      	bpl.n	8001f06 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001ee6:	68da      	ldr	r2, [r3, #12]
 8001ee8:	0710      	lsls	r0, r2, #28
 8001eea:	d50c      	bpl.n	8001f06 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001eec:	f06f 0208 	mvn.w	r2, #8
 8001ef0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001ef2:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001ef4:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001ef6:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001ef8:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8001efa:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001efc:	d05a      	beq.n	8001fb4 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001efe:	f7ff ffc1 	bl	8001e84 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f02:	2300      	movs	r3, #0
 8001f04:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001f06:	6823      	ldr	r3, [r4, #0]
 8001f08:	691a      	ldr	r2, [r3, #16]
 8001f0a:	06d2      	lsls	r2, r2, #27
 8001f0c:	d510      	bpl.n	8001f30 <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001f0e:	68da      	ldr	r2, [r3, #12]
 8001f10:	06d0      	lsls	r0, r2, #27
 8001f12:	d50d      	bpl.n	8001f30 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001f14:	f06f 0210 	mvn.w	r2, #16
 8001f18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f1a:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f1c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f1e:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f20:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8001f24:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f26:	d04b      	beq.n	8001fc0 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8001f28:	f7ff ffac 	bl	8001e84 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001f30:	6823      	ldr	r3, [r4, #0]
 8001f32:	691a      	ldr	r2, [r3, #16]
 8001f34:	07d1      	lsls	r1, r2, #31
 8001f36:	d508      	bpl.n	8001f4a <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001f38:	68da      	ldr	r2, [r3, #12]
 8001f3a:	07d2      	lsls	r2, r2, #31
 8001f3c:	d505      	bpl.n	8001f4a <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001f3e:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f42:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001f44:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f46:	f7fe fc65 	bl	8000814 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001f4a:	6823      	ldr	r3, [r4, #0]
 8001f4c:	691a      	ldr	r2, [r3, #16]
 8001f4e:	0610      	lsls	r0, r2, #24
 8001f50:	d508      	bpl.n	8001f64 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001f52:	68da      	ldr	r2, [r3, #12]
 8001f54:	0611      	lsls	r1, r2, #24
 8001f56:	d505      	bpl.n	8001f64 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001f58:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8001f5c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001f5e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001f60:	f000 f99b 	bl	800229a <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001f64:	6823      	ldr	r3, [r4, #0]
 8001f66:	691a      	ldr	r2, [r3, #16]
 8001f68:	0652      	lsls	r2, r2, #25
 8001f6a:	d508      	bpl.n	8001f7e <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001f6c:	68da      	ldr	r2, [r3, #12]
 8001f6e:	0650      	lsls	r0, r2, #25
 8001f70:	d505      	bpl.n	8001f7e <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001f72:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8001f76:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001f78:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001f7a:	f7ff ff85 	bl	8001e88 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001f7e:	6823      	ldr	r3, [r4, #0]
 8001f80:	691a      	ldr	r2, [r3, #16]
 8001f82:	0691      	lsls	r1, r2, #26
 8001f84:	d522      	bpl.n	8001fcc <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001f86:	68da      	ldr	r2, [r3, #12]
 8001f88:	0692      	lsls	r2, r2, #26
 8001f8a:	d51f      	bpl.n	8001fcc <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001f8c:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8001f90:	4620      	mov	r0, r4
}
 8001f92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001f96:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8001f98:	f000 b97e 	b.w	8002298 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f9c:	f7ff ff71 	bl	8001e82 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fa0:	4620      	mov	r0, r4
 8001fa2:	f7ff ff70 	bl	8001e86 <HAL_TIM_PWM_PulseFinishedCallback>
 8001fa6:	e783      	b.n	8001eb0 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fa8:	f7ff ff6b 	bl	8001e82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fac:	4620      	mov	r0, r4
 8001fae:	f7ff ff6a 	bl	8001e86 <HAL_TIM_PWM_PulseFinishedCallback>
 8001fb2:	e792      	b.n	8001eda <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fb4:	f7ff ff65 	bl	8001e82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fb8:	4620      	mov	r0, r4
 8001fba:	f7ff ff64 	bl	8001e86 <HAL_TIM_PWM_PulseFinishedCallback>
 8001fbe:	e7a0      	b.n	8001f02 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fc0:	f7ff ff5f 	bl	8001e82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fc4:	4620      	mov	r0, r4
 8001fc6:	f7ff ff5e 	bl	8001e86 <HAL_TIM_PWM_PulseFinishedCallback>
 8001fca:	e7af      	b.n	8001f2c <HAL_TIM_IRQHandler+0xa2>
 8001fcc:	bd10      	pop	{r4, pc}
	...

08001fd0 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001fd0:	4a1a      	ldr	r2, [pc, #104]	; (800203c <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8001fd2:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001fd4:	4290      	cmp	r0, r2
 8001fd6:	d00a      	beq.n	8001fee <TIM_Base_SetConfig+0x1e>
 8001fd8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001fdc:	d007      	beq.n	8001fee <TIM_Base_SetConfig+0x1e>
 8001fde:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001fe2:	4290      	cmp	r0, r2
 8001fe4:	d003      	beq.n	8001fee <TIM_Base_SetConfig+0x1e>
 8001fe6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001fea:	4290      	cmp	r0, r2
 8001fec:	d115      	bne.n	800201a <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8001fee:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ff0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001ff4:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001ff6:	4a11      	ldr	r2, [pc, #68]	; (800203c <TIM_Base_SetConfig+0x6c>)
 8001ff8:	4290      	cmp	r0, r2
 8001ffa:	d00a      	beq.n	8002012 <TIM_Base_SetConfig+0x42>
 8001ffc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002000:	d007      	beq.n	8002012 <TIM_Base_SetConfig+0x42>
 8002002:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002006:	4290      	cmp	r0, r2
 8002008:	d003      	beq.n	8002012 <TIM_Base_SetConfig+0x42>
 800200a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800200e:	4290      	cmp	r0, r2
 8002010:	d103      	bne.n	800201a <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002012:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002014:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002018:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800201a:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 800201c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8002020:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002022:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002024:	688b      	ldr	r3, [r1, #8]
 8002026:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002028:	680b      	ldr	r3, [r1, #0]
 800202a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800202c:	4b03      	ldr	r3, [pc, #12]	; (800203c <TIM_Base_SetConfig+0x6c>)
 800202e:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8002030:	bf04      	itt	eq
 8002032:	690b      	ldreq	r3, [r1, #16]
 8002034:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002036:	2301      	movs	r3, #1
 8002038:	6143      	str	r3, [r0, #20]
 800203a:	4770      	bx	lr
 800203c:	40012c00 	.word	0x40012c00

08002040 <HAL_TIM_Base_Init>:
{
 8002040:	b510      	push	{r4, lr}
  if(htim == NULL)
 8002042:	4604      	mov	r4, r0
 8002044:	b1a0      	cbz	r0, 8002070 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002046:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800204a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800204e:	b91b      	cbnz	r3, 8002058 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002050:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002054:	f7fe ff32 	bl	8000ebc <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002058:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800205a:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 800205c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002060:	1d21      	adds	r1, r4, #4
 8002062:	f7ff ffb5 	bl	8001fd0 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002066:	2301      	movs	r3, #1
  return HAL_OK;
 8002068:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 800206a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800206e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002070:	2001      	movs	r0, #1
}
 8002072:	bd10      	pop	{r4, pc}

08002074 <HAL_TIM_PWM_Init>:
{
 8002074:	b510      	push	{r4, lr}
  if(htim == NULL)
 8002076:	4604      	mov	r4, r0
 8002078:	b1a0      	cbz	r0, 80020a4 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800207a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800207e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002082:	b91b      	cbnz	r3, 800208c <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002084:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002088:	f7ff fe41 	bl	8001d0e <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 800208c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800208e:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8002090:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002094:	1d21      	adds	r1, r4, #4
 8002096:	f7ff ff9b 	bl	8001fd0 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800209a:	2301      	movs	r3, #1
  return HAL_OK;
 800209c:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 800209e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80020a2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80020a4:	2001      	movs	r0, #1
}
 80020a6:	bd10      	pop	{r4, pc}

080020a8 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80020a8:	6a03      	ldr	r3, [r0, #32]
{
 80020aa:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80020ac:	f023 0310 	bic.w	r3, r3, #16
 80020b0:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80020b2:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80020b4:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80020b6:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80020b8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80020ba:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80020be:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80020c2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80020c4:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80020c8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80020cc:	4d0b      	ldr	r5, [pc, #44]	; (80020fc <TIM_OC2_SetConfig+0x54>)
 80020ce:	42a8      	cmp	r0, r5
 80020d0:	d10d      	bne.n	80020ee <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80020d2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80020d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80020d8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80020dc:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 80020de:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80020e0:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80020e4:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 80020e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80020ea:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 80020ee:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80020f0:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80020f2:	684a      	ldr	r2, [r1, #4]
 80020f4:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80020f6:	6203      	str	r3, [r0, #32]
 80020f8:	bd70      	pop	{r4, r5, r6, pc}
 80020fa:	bf00      	nop
 80020fc:	40012c00 	.word	0x40012c00

08002100 <HAL_TIM_PWM_ConfigChannel>:
{
 8002100:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002102:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002106:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002108:	2b01      	cmp	r3, #1
 800210a:	f04f 0002 	mov.w	r0, #2
 800210e:	d025      	beq.n	800215c <HAL_TIM_PWM_ConfigChannel+0x5c>
 8002110:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8002112:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8002116:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 800211a:	2a0c      	cmp	r2, #12
 800211c:	d818      	bhi.n	8002150 <HAL_TIM_PWM_ConfigChannel+0x50>
 800211e:	e8df f002 	tbb	[pc, r2]
 8002122:	1707      	.short	0x1707
 8002124:	171e1717 	.word	0x171e1717
 8002128:	172f1717 	.word	0x172f1717
 800212c:	1717      	.short	0x1717
 800212e:	40          	.byte	0x40
 800212f:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002130:	6820      	ldr	r0, [r4, #0]
 8002132:	f7ff fd6d 	bl	8001c10 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002136:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002138:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800213a:	699a      	ldr	r2, [r3, #24]
 800213c:	f042 0208 	orr.w	r2, r2, #8
 8002140:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002142:	699a      	ldr	r2, [r3, #24]
 8002144:	f022 0204 	bic.w	r2, r2, #4
 8002148:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800214a:	699a      	ldr	r2, [r3, #24]
 800214c:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 800214e:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8002150:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002152:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002154:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002158:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800215c:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800215e:	6820      	ldr	r0, [r4, #0]
 8002160:	f7ff ffa2 	bl	80020a8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002164:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002166:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002168:	699a      	ldr	r2, [r3, #24]
 800216a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800216e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002170:	699a      	ldr	r2, [r3, #24]
 8002172:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002176:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002178:	699a      	ldr	r2, [r3, #24]
 800217a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800217e:	e7e6      	b.n	800214e <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002180:	6820      	ldr	r0, [r4, #0]
 8002182:	f7ff fd6d 	bl	8001c60 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002186:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002188:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800218a:	69da      	ldr	r2, [r3, #28]
 800218c:	f042 0208 	orr.w	r2, r2, #8
 8002190:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002192:	69da      	ldr	r2, [r3, #28]
 8002194:	f022 0204 	bic.w	r2, r2, #4
 8002198:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800219a:	69da      	ldr	r2, [r3, #28]
 800219c:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 800219e:	61da      	str	r2, [r3, #28]
    break;
 80021a0:	e7d6      	b.n	8002150 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80021a2:	6820      	ldr	r0, [r4, #0]
 80021a4:	f7ff fd86 	bl	8001cb4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80021a8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80021aa:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80021ac:	69da      	ldr	r2, [r3, #28]
 80021ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80021b2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80021b4:	69da      	ldr	r2, [r3, #28]
 80021b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021ba:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80021bc:	69da      	ldr	r2, [r3, #28]
 80021be:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80021c2:	e7ec      	b.n	800219e <HAL_TIM_PWM_ConfigChannel+0x9e>

080021c4 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80021c4:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 80021c6:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80021c8:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << Channel;
 80021ca:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 80021cc:	ea23 0304 	bic.w	r3, r3, r4
 80021d0:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80021d2:	6a03      	ldr	r3, [r0, #32]
 80021d4:	408a      	lsls	r2, r1
 80021d6:	431a      	orrs	r2, r3
 80021d8:	6202      	str	r2, [r0, #32]
 80021da:	bd10      	pop	{r4, pc}

080021dc <HAL_TIM_PWM_Start>:
{
 80021dc:	b510      	push	{r4, lr}
 80021de:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80021e0:	2201      	movs	r2, #1
 80021e2:	6800      	ldr	r0, [r0, #0]
 80021e4:	f7ff ffee 	bl	80021c4 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80021e8:	6823      	ldr	r3, [r4, #0]
 80021ea:	4a06      	ldr	r2, [pc, #24]	; (8002204 <HAL_TIM_PWM_Start+0x28>)
}
 80021ec:	2000      	movs	r0, #0
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80021ee:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 80021f0:	bf02      	ittt	eq
 80021f2:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 80021f4:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 80021f8:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	f042 0201 	orr.w	r2, r2, #1
 8002200:	601a      	str	r2, [r3, #0]
}
 8002202:	bd10      	pop	{r4, pc}
 8002204:	40012c00 	.word	0x40012c00

08002208 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002208:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800220c:	2b01      	cmp	r3, #1
 800220e:	d01f      	beq.n	8002250 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002210:	68cb      	ldr	r3, [r1, #12]
 8002212:	688a      	ldr	r2, [r1, #8]
 8002214:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002218:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800221a:	684a      	ldr	r2, [r1, #4]
 800221c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002220:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002222:	680a      	ldr	r2, [r1, #0]
 8002224:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002228:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800222a:	690a      	ldr	r2, [r1, #16]
 800222c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002230:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002232:	694a      	ldr	r2, [r1, #20]
 8002234:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002238:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800223a:	698a      	ldr	r2, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 800223c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002240:	4313      	orrs	r3, r2

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002242:	6802      	ldr	r2, [r0, #0]
 8002244:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8002246:	2300      	movs	r3, #0
 8002248:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 800224c:	4618      	mov	r0, r3
 800224e:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002250:	2002      	movs	r0, #2
}
 8002252:	4770      	bx	lr

08002254 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8002254:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002258:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 800225a:	2b01      	cmp	r3, #1
 800225c:	f04f 0302 	mov.w	r3, #2
 8002260:	d018      	beq.n	8002294 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8002262:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002266:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002268:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800226a:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800226c:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800226e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002272:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002274:	685a      	ldr	r2, [r3, #4]
 8002276:	4322      	orrs	r2, r4
 8002278:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800227a:	689a      	ldr	r2, [r3, #8]
 800227c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002280:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002282:	689a      	ldr	r2, [r3, #8]
 8002284:	430a      	orrs	r2, r1
 8002286:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8002288:	2301      	movs	r3, #1
 800228a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800228e:	2300      	movs	r3, #0
 8002290:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002294:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002296:	bd10      	pop	{r4, pc}

08002298 <HAL_TIMEx_CommutationCallback>:
 8002298:	4770      	bx	lr

0800229a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800229a:	4770      	bx	lr

0800229c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800229c:	6803      	ldr	r3, [r0, #0]
 800229e:	68da      	ldr	r2, [r3, #12]
 80022a0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80022a4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022a6:	695a      	ldr	r2, [r3, #20]
 80022a8:	f022 0201 	bic.w	r2, r2, #1
 80022ac:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80022ae:	2320      	movs	r3, #32
 80022b0:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 80022b4:	4770      	bx	lr
	...

080022b8 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80022b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80022bc:	6805      	ldr	r5, [r0, #0]
 80022be:	68c2      	ldr	r2, [r0, #12]
 80022c0:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80022c2:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80022c4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80022c8:	4313      	orrs	r3, r2
 80022ca:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80022cc:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 80022ce:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80022d0:	430b      	orrs	r3, r1
 80022d2:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 80022d4:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 80022d8:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80022dc:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 80022de:	4313      	orrs	r3, r2
 80022e0:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80022e2:	696b      	ldr	r3, [r5, #20]
 80022e4:	6982      	ldr	r2, [r0, #24]
 80022e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022ea:	4313      	orrs	r3, r2
 80022ec:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80022ee:	4b40      	ldr	r3, [pc, #256]	; (80023f0 <UART_SetConfig+0x138>)
{
 80022f0:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 80022f2:	429d      	cmp	r5, r3
 80022f4:	f04f 0419 	mov.w	r4, #25
 80022f8:	d146      	bne.n	8002388 <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80022fa:	f7ff fc79 	bl	8001bf0 <HAL_RCC_GetPCLK2Freq>
 80022fe:	fb04 f300 	mul.w	r3, r4, r0
 8002302:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8002306:	f04f 0864 	mov.w	r8, #100	; 0x64
 800230a:	00b6      	lsls	r6, r6, #2
 800230c:	fbb3 f3f6 	udiv	r3, r3, r6
 8002310:	fbb3 f3f8 	udiv	r3, r3, r8
 8002314:	011e      	lsls	r6, r3, #4
 8002316:	f7ff fc6b 	bl	8001bf0 <HAL_RCC_GetPCLK2Freq>
 800231a:	4360      	muls	r0, r4
 800231c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002320:	009b      	lsls	r3, r3, #2
 8002322:	fbb0 f7f3 	udiv	r7, r0, r3
 8002326:	f7ff fc63 	bl	8001bf0 <HAL_RCC_GetPCLK2Freq>
 800232a:	4360      	muls	r0, r4
 800232c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	fbb0 f3f3 	udiv	r3, r0, r3
 8002336:	fbb3 f3f8 	udiv	r3, r3, r8
 800233a:	fb08 7313 	mls	r3, r8, r3, r7
 800233e:	011b      	lsls	r3, r3, #4
 8002340:	3332      	adds	r3, #50	; 0x32
 8002342:	fbb3 f3f8 	udiv	r3, r3, r8
 8002346:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 800234a:	f7ff fc51 	bl	8001bf0 <HAL_RCC_GetPCLK2Freq>
 800234e:	4360      	muls	r0, r4
 8002350:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002354:	0092      	lsls	r2, r2, #2
 8002356:	fbb0 faf2 	udiv	sl, r0, r2
 800235a:	f7ff fc49 	bl	8001bf0 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800235e:	4360      	muls	r0, r4
 8002360:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002364:	009b      	lsls	r3, r3, #2
 8002366:	fbb0 f3f3 	udiv	r3, r0, r3
 800236a:	fbb3 f3f8 	udiv	r3, r3, r8
 800236e:	fb08 a313 	mls	r3, r8, r3, sl
 8002372:	011b      	lsls	r3, r3, #4
 8002374:	3332      	adds	r3, #50	; 0x32
 8002376:	fbb3 f3f8 	udiv	r3, r3, r8
 800237a:	f003 030f 	and.w	r3, r3, #15
 800237e:	433b      	orrs	r3, r7
 8002380:	4433      	add	r3, r6
 8002382:	60ab      	str	r3, [r5, #8]
 8002384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002388:	f7ff fc22 	bl	8001bd0 <HAL_RCC_GetPCLK1Freq>
 800238c:	fb04 f300 	mul.w	r3, r4, r0
 8002390:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8002394:	f04f 0864 	mov.w	r8, #100	; 0x64
 8002398:	00b6      	lsls	r6, r6, #2
 800239a:	fbb3 f3f6 	udiv	r3, r3, r6
 800239e:	fbb3 f3f8 	udiv	r3, r3, r8
 80023a2:	011e      	lsls	r6, r3, #4
 80023a4:	f7ff fc14 	bl	8001bd0 <HAL_RCC_GetPCLK1Freq>
 80023a8:	4360      	muls	r0, r4
 80023aa:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	fbb0 f7f3 	udiv	r7, r0, r3
 80023b4:	f7ff fc0c 	bl	8001bd0 <HAL_RCC_GetPCLK1Freq>
 80023b8:	4360      	muls	r0, r4
 80023ba:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	fbb0 f3f3 	udiv	r3, r0, r3
 80023c4:	fbb3 f3f8 	udiv	r3, r3, r8
 80023c8:	fb08 7313 	mls	r3, r8, r3, r7
 80023cc:	011b      	lsls	r3, r3, #4
 80023ce:	3332      	adds	r3, #50	; 0x32
 80023d0:	fbb3 f3f8 	udiv	r3, r3, r8
 80023d4:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 80023d8:	f7ff fbfa 	bl	8001bd0 <HAL_RCC_GetPCLK1Freq>
 80023dc:	4360      	muls	r0, r4
 80023de:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80023e2:	0092      	lsls	r2, r2, #2
 80023e4:	fbb0 faf2 	udiv	sl, r0, r2
 80023e8:	f7ff fbf2 	bl	8001bd0 <HAL_RCC_GetPCLK1Freq>
 80023ec:	e7b7      	b.n	800235e <UART_SetConfig+0xa6>
 80023ee:	bf00      	nop
 80023f0:	40013800 	.word	0x40013800

080023f4 <HAL_UART_Init>:
{
 80023f4:	b510      	push	{r4, lr}
  if(huart == NULL)
 80023f6:	4604      	mov	r4, r0
 80023f8:	b340      	cbz	r0, 800244c <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 80023fa:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80023fe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002402:	b91b      	cbnz	r3, 800240c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002404:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002408:	f7fe fdd8 	bl	8000fbc <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 800240c:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 800240e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002410:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002414:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8002416:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8002418:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800241c:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800241e:	f7ff ff4b 	bl	80022b8 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002422:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002424:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002426:	691a      	ldr	r2, [r3, #16]
 8002428:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800242c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800242e:	695a      	ldr	r2, [r3, #20]
 8002430:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002434:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8002436:	68da      	ldr	r2, [r3, #12]
 8002438:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800243c:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 800243e:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002440:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8002442:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002446:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 800244a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800244c:	2001      	movs	r0, #1
}
 800244e:	bd10      	pop	{r4, pc}

08002450 <HAL_UART_Transmit_IT>:
  if(huart->gState == HAL_UART_STATE_READY)
 8002450:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002454:	2b20      	cmp	r3, #32
 8002456:	d118      	bne.n	800248a <HAL_UART_Transmit_IT+0x3a>
    if((pData == NULL) || (Size == 0U)) 
 8002458:	b1a9      	cbz	r1, 8002486 <HAL_UART_Transmit_IT+0x36>
 800245a:	b1a2      	cbz	r2, 8002486 <HAL_UART_Transmit_IT+0x36>
    __HAL_LOCK(huart);
 800245c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002460:	2b01      	cmp	r3, #1
 8002462:	d012      	beq.n	800248a <HAL_UART_Transmit_IT+0x3a>
    huart->TxXferCount = Size;
 8002464:	84c2      	strh	r2, [r0, #38]	; 0x26
    huart->TxXferSize = Size;
 8002466:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002468:	2300      	movs	r3, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800246a:	2221      	movs	r2, #33	; 0x21
    huart->pTxBuffPtr = pData;
 800246c:	6201      	str	r1, [r0, #32]
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800246e:	6801      	ldr	r1, [r0, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002470:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002472:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8002476:	68ca      	ldr	r2, [r1, #12]
    __HAL_UNLOCK(huart);
 8002478:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800247c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002480:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 8002482:	4618      	mov	r0, r3
 8002484:	4770      	bx	lr
      return HAL_ERROR;
 8002486:	2001      	movs	r0, #1
 8002488:	4770      	bx	lr
    return HAL_BUSY;
 800248a:	2002      	movs	r0, #2
}
 800248c:	4770      	bx	lr

0800248e <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 800248e:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002492:	2b20      	cmp	r3, #32
 8002494:	d120      	bne.n	80024d8 <HAL_UART_Receive_IT+0x4a>
    if((pData == NULL) || (Size == 0U))
 8002496:	b1e9      	cbz	r1, 80024d4 <HAL_UART_Receive_IT+0x46>
 8002498:	b1e2      	cbz	r2, 80024d4 <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 800249a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d01a      	beq.n	80024d8 <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 80024a2:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 80024a4:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024a6:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80024a8:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024aa:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80024ac:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80024b0:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 80024b2:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80024b4:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 80024b6:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80024ba:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80024be:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80024c0:	6951      	ldr	r1, [r2, #20]
    return HAL_OK;
 80024c2:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80024c4:	f041 0101 	orr.w	r1, r1, #1
 80024c8:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80024ca:	68d1      	ldr	r1, [r2, #12]
 80024cc:	f041 0120 	orr.w	r1, r1, #32
 80024d0:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 80024d2:	4770      	bx	lr
      return HAL_ERROR;
 80024d4:	2001      	movs	r0, #1
 80024d6:	4770      	bx	lr
    return HAL_BUSY;
 80024d8:	2002      	movs	r0, #2
}
 80024da:	4770      	bx	lr

080024dc <HAL_UART_TxCpltCallback>:
 80024dc:	4770      	bx	lr

080024de <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80024de:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 80024e2:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80024e4:	2b22      	cmp	r3, #34	; 0x22
 80024e6:	d136      	bne.n	8002556 <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80024e8:	6883      	ldr	r3, [r0, #8]
 80024ea:	6901      	ldr	r1, [r0, #16]
 80024ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024f0:	6802      	ldr	r2, [r0, #0]
 80024f2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80024f4:	d123      	bne.n	800253e <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80024f6:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80024f8:	b9e9      	cbnz	r1, 8002536 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80024fa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80024fe:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8002502:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8002504:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8002506:	3c01      	subs	r4, #1
 8002508:	b2a4      	uxth	r4, r4
 800250a:	85c4      	strh	r4, [r0, #46]	; 0x2e
 800250c:	b98c      	cbnz	r4, 8002532 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800250e:	6803      	ldr	r3, [r0, #0]
 8002510:	68da      	ldr	r2, [r3, #12]
 8002512:	f022 0220 	bic.w	r2, r2, #32
 8002516:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002518:	68da      	ldr	r2, [r3, #12]
 800251a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800251e:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002520:	695a      	ldr	r2, [r3, #20]
 8002522:	f022 0201 	bic.w	r2, r2, #1
 8002526:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002528:	2320      	movs	r3, #32
 800252a:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 800252e:	f7fe fa61 	bl	80009f4 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8002532:	2000      	movs	r0, #0
}
 8002534:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002536:	b2d2      	uxtb	r2, r2
 8002538:	f823 2b01 	strh.w	r2, [r3], #1
 800253c:	e7e1      	b.n	8002502 <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 800253e:	b921      	cbnz	r1, 800254a <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002540:	1c59      	adds	r1, r3, #1
 8002542:	6852      	ldr	r2, [r2, #4]
 8002544:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002546:	701a      	strb	r2, [r3, #0]
 8002548:	e7dc      	b.n	8002504 <UART_Receive_IT+0x26>
 800254a:	6852      	ldr	r2, [r2, #4]
 800254c:	1c59      	adds	r1, r3, #1
 800254e:	6281      	str	r1, [r0, #40]	; 0x28
 8002550:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002554:	e7f7      	b.n	8002546 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8002556:	2002      	movs	r0, #2
 8002558:	bd10      	pop	{r4, pc}

0800255a <HAL_UART_ErrorCallback>:
 800255a:	4770      	bx	lr

0800255c <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800255c:	6803      	ldr	r3, [r0, #0]
{
 800255e:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002560:	681a      	ldr	r2, [r3, #0]
{
 8002562:	4604      	mov	r4, r0
  if(errorflags == RESET)
 8002564:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002566:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002568:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 800256a:	d107      	bne.n	800257c <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800256c:	0696      	lsls	r6, r2, #26
 800256e:	d55a      	bpl.n	8002626 <HAL_UART_IRQHandler+0xca>
 8002570:	068d      	lsls	r5, r1, #26
 8002572:	d558      	bpl.n	8002626 <HAL_UART_IRQHandler+0xca>
}
 8002574:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002578:	f7ff bfb1 	b.w	80024de <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800257c:	f015 0501 	ands.w	r5, r5, #1
 8002580:	d102      	bne.n	8002588 <HAL_UART_IRQHandler+0x2c>
 8002582:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002586:	d04e      	beq.n	8002626 <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002588:	07d3      	lsls	r3, r2, #31
 800258a:	d505      	bpl.n	8002598 <HAL_UART_IRQHandler+0x3c>
 800258c:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800258e:	bf42      	ittt	mi
 8002590:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8002592:	f043 0301 	orrmi.w	r3, r3, #1
 8002596:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002598:	0750      	lsls	r0, r2, #29
 800259a:	d504      	bpl.n	80025a6 <HAL_UART_IRQHandler+0x4a>
 800259c:	b11d      	cbz	r5, 80025a6 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800259e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80025a0:	f043 0302 	orr.w	r3, r3, #2
 80025a4:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80025a6:	0793      	lsls	r3, r2, #30
 80025a8:	d504      	bpl.n	80025b4 <HAL_UART_IRQHandler+0x58>
 80025aa:	b11d      	cbz	r5, 80025b4 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80025ac:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80025ae:	f043 0304 	orr.w	r3, r3, #4
 80025b2:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80025b4:	0716      	lsls	r6, r2, #28
 80025b6:	d504      	bpl.n	80025c2 <HAL_UART_IRQHandler+0x66>
 80025b8:	b11d      	cbz	r5, 80025c2 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80025ba:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80025bc:	f043 0308 	orr.w	r3, r3, #8
 80025c0:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80025c2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d066      	beq.n	8002696 <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80025c8:	0695      	lsls	r5, r2, #26
 80025ca:	d504      	bpl.n	80025d6 <HAL_UART_IRQHandler+0x7a>
 80025cc:	0688      	lsls	r0, r1, #26
 80025ce:	d502      	bpl.n	80025d6 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 80025d0:	4620      	mov	r0, r4
 80025d2:	f7ff ff84 	bl	80024de <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80025d6:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 80025d8:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80025da:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80025dc:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80025de:	0711      	lsls	r1, r2, #28
 80025e0:	d402      	bmi.n	80025e8 <HAL_UART_IRQHandler+0x8c>
 80025e2:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 80025e6:	d01a      	beq.n	800261e <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 80025e8:	f7ff fe58 	bl	800229c <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025ec:	6823      	ldr	r3, [r4, #0]
 80025ee:	695a      	ldr	r2, [r3, #20]
 80025f0:	0652      	lsls	r2, r2, #25
 80025f2:	d510      	bpl.n	8002616 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80025f4:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 80025f6:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80025f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80025fc:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 80025fe:	b150      	cbz	r0, 8002616 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002600:	4b25      	ldr	r3, [pc, #148]	; (8002698 <HAL_UART_IRQHandler+0x13c>)
 8002602:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002604:	f7fe fe9a 	bl	800133c <HAL_DMA_Abort_IT>
 8002608:	2800      	cmp	r0, #0
 800260a:	d044      	beq.n	8002696 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800260c:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 800260e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002612:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002614:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8002616:	4620      	mov	r0, r4
 8002618:	f7ff ff9f 	bl	800255a <HAL_UART_ErrorCallback>
 800261c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800261e:	f7ff ff9c 	bl	800255a <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002622:	63e5      	str	r5, [r4, #60]	; 0x3c
 8002624:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002626:	0616      	lsls	r6, r2, #24
 8002628:	d527      	bpl.n	800267a <HAL_UART_IRQHandler+0x11e>
 800262a:	060d      	lsls	r5, r1, #24
 800262c:	d525      	bpl.n	800267a <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800262e:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002632:	2a21      	cmp	r2, #33	; 0x21
 8002634:	d12f      	bne.n	8002696 <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002636:	68a2      	ldr	r2, [r4, #8]
 8002638:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800263c:	6a22      	ldr	r2, [r4, #32]
 800263e:	d117      	bne.n	8002670 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002640:	8811      	ldrh	r1, [r2, #0]
 8002642:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002646:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002648:	6921      	ldr	r1, [r4, #16]
 800264a:	b979      	cbnz	r1, 800266c <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 800264c:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 800264e:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8002650:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002652:	3a01      	subs	r2, #1
 8002654:	b292      	uxth	r2, r2
 8002656:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002658:	b9ea      	cbnz	r2, 8002696 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800265a:	68da      	ldr	r2, [r3, #12]
 800265c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002660:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002662:	68da      	ldr	r2, [r3, #12]
 8002664:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002668:	60da      	str	r2, [r3, #12]
 800266a:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 800266c:	3201      	adds	r2, #1
 800266e:	e7ee      	b.n	800264e <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002670:	1c51      	adds	r1, r2, #1
 8002672:	6221      	str	r1, [r4, #32]
 8002674:	7812      	ldrb	r2, [r2, #0]
 8002676:	605a      	str	r2, [r3, #4]
 8002678:	e7ea      	b.n	8002650 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800267a:	0650      	lsls	r0, r2, #25
 800267c:	d50b      	bpl.n	8002696 <HAL_UART_IRQHandler+0x13a>
 800267e:	064a      	lsls	r2, r1, #25
 8002680:	d509      	bpl.n	8002696 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002682:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8002684:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002686:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800268a:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800268c:	2320      	movs	r3, #32
 800268e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8002692:	f7ff ff23 	bl	80024dc <HAL_UART_TxCpltCallback>
 8002696:	bd70      	pop	{r4, r5, r6, pc}
 8002698:	0800269d 	.word	0x0800269d

0800269c <UART_DMAAbortOnError>:
{
 800269c:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 800269e:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80026a0:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 80026a2:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80026a4:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80026a6:	f7ff ff58 	bl	800255a <HAL_UART_ErrorCallback>
 80026aa:	bd08      	pop	{r3, pc}

080026ac <__libc_init_array>:
 80026ac:	b570      	push	{r4, r5, r6, lr}
 80026ae:	2500      	movs	r5, #0
 80026b0:	4e0c      	ldr	r6, [pc, #48]	; (80026e4 <__libc_init_array+0x38>)
 80026b2:	4c0d      	ldr	r4, [pc, #52]	; (80026e8 <__libc_init_array+0x3c>)
 80026b4:	1ba4      	subs	r4, r4, r6
 80026b6:	10a4      	asrs	r4, r4, #2
 80026b8:	42a5      	cmp	r5, r4
 80026ba:	d109      	bne.n	80026d0 <__libc_init_array+0x24>
 80026bc:	f000 fc5c 	bl	8002f78 <_init>
 80026c0:	2500      	movs	r5, #0
 80026c2:	4e0a      	ldr	r6, [pc, #40]	; (80026ec <__libc_init_array+0x40>)
 80026c4:	4c0a      	ldr	r4, [pc, #40]	; (80026f0 <__libc_init_array+0x44>)
 80026c6:	1ba4      	subs	r4, r4, r6
 80026c8:	10a4      	asrs	r4, r4, #2
 80026ca:	42a5      	cmp	r5, r4
 80026cc:	d105      	bne.n	80026da <__libc_init_array+0x2e>
 80026ce:	bd70      	pop	{r4, r5, r6, pc}
 80026d0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80026d4:	4798      	blx	r3
 80026d6:	3501      	adds	r5, #1
 80026d8:	e7ee      	b.n	80026b8 <__libc_init_array+0xc>
 80026da:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80026de:	4798      	blx	r3
 80026e0:	3501      	adds	r5, #1
 80026e2:	e7f2      	b.n	80026ca <__libc_init_array+0x1e>
 80026e4:	080030bc 	.word	0x080030bc
 80026e8:	080030bc 	.word	0x080030bc
 80026ec:	080030bc 	.word	0x080030bc
 80026f0:	080030c0 	.word	0x080030c0

080026f4 <siprintf>:
 80026f4:	b40e      	push	{r1, r2, r3}
 80026f6:	f44f 7102 	mov.w	r1, #520	; 0x208
 80026fa:	b500      	push	{lr}
 80026fc:	b09c      	sub	sp, #112	; 0x70
 80026fe:	f8ad 1014 	strh.w	r1, [sp, #20]
 8002702:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002706:	9104      	str	r1, [sp, #16]
 8002708:	9107      	str	r1, [sp, #28]
 800270a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800270e:	ab1d      	add	r3, sp, #116	; 0x74
 8002710:	9002      	str	r0, [sp, #8]
 8002712:	9006      	str	r0, [sp, #24]
 8002714:	4808      	ldr	r0, [pc, #32]	; (8002738 <siprintf+0x44>)
 8002716:	f853 2b04 	ldr.w	r2, [r3], #4
 800271a:	f8ad 1016 	strh.w	r1, [sp, #22]
 800271e:	6800      	ldr	r0, [r0, #0]
 8002720:	a902      	add	r1, sp, #8
 8002722:	9301      	str	r3, [sp, #4]
 8002724:	f000 f86e 	bl	8002804 <_svfiprintf_r>
 8002728:	2200      	movs	r2, #0
 800272a:	9b02      	ldr	r3, [sp, #8]
 800272c:	701a      	strb	r2, [r3, #0]
 800272e:	b01c      	add	sp, #112	; 0x70
 8002730:	f85d eb04 	ldr.w	lr, [sp], #4
 8002734:	b003      	add	sp, #12
 8002736:	4770      	bx	lr
 8002738:	20000014 	.word	0x20000014

0800273c <strcpy>:
 800273c:	4603      	mov	r3, r0
 800273e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002742:	f803 2b01 	strb.w	r2, [r3], #1
 8002746:	2a00      	cmp	r2, #0
 8002748:	d1f9      	bne.n	800273e <strcpy+0x2>
 800274a:	4770      	bx	lr

0800274c <__ssputs_r>:
 800274c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002750:	688e      	ldr	r6, [r1, #8]
 8002752:	4682      	mov	sl, r0
 8002754:	429e      	cmp	r6, r3
 8002756:	460c      	mov	r4, r1
 8002758:	4691      	mov	r9, r2
 800275a:	4698      	mov	r8, r3
 800275c:	d835      	bhi.n	80027ca <__ssputs_r+0x7e>
 800275e:	898a      	ldrh	r2, [r1, #12]
 8002760:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002764:	d031      	beq.n	80027ca <__ssputs_r+0x7e>
 8002766:	2302      	movs	r3, #2
 8002768:	6825      	ldr	r5, [r4, #0]
 800276a:	6909      	ldr	r1, [r1, #16]
 800276c:	1a6f      	subs	r7, r5, r1
 800276e:	6965      	ldr	r5, [r4, #20]
 8002770:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002774:	fb95 f5f3 	sdiv	r5, r5, r3
 8002778:	f108 0301 	add.w	r3, r8, #1
 800277c:	443b      	add	r3, r7
 800277e:	429d      	cmp	r5, r3
 8002780:	bf38      	it	cc
 8002782:	461d      	movcc	r5, r3
 8002784:	0553      	lsls	r3, r2, #21
 8002786:	d531      	bpl.n	80027ec <__ssputs_r+0xa0>
 8002788:	4629      	mov	r1, r5
 800278a:	f000 fb47 	bl	8002e1c <_malloc_r>
 800278e:	4606      	mov	r6, r0
 8002790:	b950      	cbnz	r0, 80027a8 <__ssputs_r+0x5c>
 8002792:	230c      	movs	r3, #12
 8002794:	f8ca 3000 	str.w	r3, [sl]
 8002798:	89a3      	ldrh	r3, [r4, #12]
 800279a:	f04f 30ff 	mov.w	r0, #4294967295
 800279e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80027a2:	81a3      	strh	r3, [r4, #12]
 80027a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80027a8:	463a      	mov	r2, r7
 80027aa:	6921      	ldr	r1, [r4, #16]
 80027ac:	f000 fac4 	bl	8002d38 <memcpy>
 80027b0:	89a3      	ldrh	r3, [r4, #12]
 80027b2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80027b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027ba:	81a3      	strh	r3, [r4, #12]
 80027bc:	6126      	str	r6, [r4, #16]
 80027be:	443e      	add	r6, r7
 80027c0:	6026      	str	r6, [r4, #0]
 80027c2:	4646      	mov	r6, r8
 80027c4:	6165      	str	r5, [r4, #20]
 80027c6:	1bed      	subs	r5, r5, r7
 80027c8:	60a5      	str	r5, [r4, #8]
 80027ca:	4546      	cmp	r6, r8
 80027cc:	bf28      	it	cs
 80027ce:	4646      	movcs	r6, r8
 80027d0:	4649      	mov	r1, r9
 80027d2:	4632      	mov	r2, r6
 80027d4:	6820      	ldr	r0, [r4, #0]
 80027d6:	f000 faba 	bl	8002d4e <memmove>
 80027da:	68a3      	ldr	r3, [r4, #8]
 80027dc:	2000      	movs	r0, #0
 80027de:	1b9b      	subs	r3, r3, r6
 80027e0:	60a3      	str	r3, [r4, #8]
 80027e2:	6823      	ldr	r3, [r4, #0]
 80027e4:	441e      	add	r6, r3
 80027e6:	6026      	str	r6, [r4, #0]
 80027e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80027ec:	462a      	mov	r2, r5
 80027ee:	f000 fb73 	bl	8002ed8 <_realloc_r>
 80027f2:	4606      	mov	r6, r0
 80027f4:	2800      	cmp	r0, #0
 80027f6:	d1e1      	bne.n	80027bc <__ssputs_r+0x70>
 80027f8:	6921      	ldr	r1, [r4, #16]
 80027fa:	4650      	mov	r0, sl
 80027fc:	f000 fac2 	bl	8002d84 <_free_r>
 8002800:	e7c7      	b.n	8002792 <__ssputs_r+0x46>
	...

08002804 <_svfiprintf_r>:
 8002804:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002808:	b09d      	sub	sp, #116	; 0x74
 800280a:	9303      	str	r3, [sp, #12]
 800280c:	898b      	ldrh	r3, [r1, #12]
 800280e:	4680      	mov	r8, r0
 8002810:	061c      	lsls	r4, r3, #24
 8002812:	460d      	mov	r5, r1
 8002814:	4616      	mov	r6, r2
 8002816:	d50f      	bpl.n	8002838 <_svfiprintf_r+0x34>
 8002818:	690b      	ldr	r3, [r1, #16]
 800281a:	b96b      	cbnz	r3, 8002838 <_svfiprintf_r+0x34>
 800281c:	2140      	movs	r1, #64	; 0x40
 800281e:	f000 fafd 	bl	8002e1c <_malloc_r>
 8002822:	6028      	str	r0, [r5, #0]
 8002824:	6128      	str	r0, [r5, #16]
 8002826:	b928      	cbnz	r0, 8002834 <_svfiprintf_r+0x30>
 8002828:	230c      	movs	r3, #12
 800282a:	f8c8 3000 	str.w	r3, [r8]
 800282e:	f04f 30ff 	mov.w	r0, #4294967295
 8002832:	e0c4      	b.n	80029be <_svfiprintf_r+0x1ba>
 8002834:	2340      	movs	r3, #64	; 0x40
 8002836:	616b      	str	r3, [r5, #20]
 8002838:	2300      	movs	r3, #0
 800283a:	9309      	str	r3, [sp, #36]	; 0x24
 800283c:	2320      	movs	r3, #32
 800283e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002842:	2330      	movs	r3, #48	; 0x30
 8002844:	f04f 0b01 	mov.w	fp, #1
 8002848:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800284c:	4637      	mov	r7, r6
 800284e:	463c      	mov	r4, r7
 8002850:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002854:	2b00      	cmp	r3, #0
 8002856:	d13c      	bne.n	80028d2 <_svfiprintf_r+0xce>
 8002858:	ebb7 0a06 	subs.w	sl, r7, r6
 800285c:	d00b      	beq.n	8002876 <_svfiprintf_r+0x72>
 800285e:	4653      	mov	r3, sl
 8002860:	4632      	mov	r2, r6
 8002862:	4629      	mov	r1, r5
 8002864:	4640      	mov	r0, r8
 8002866:	f7ff ff71 	bl	800274c <__ssputs_r>
 800286a:	3001      	adds	r0, #1
 800286c:	f000 80a2 	beq.w	80029b4 <_svfiprintf_r+0x1b0>
 8002870:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002872:	4453      	add	r3, sl
 8002874:	9309      	str	r3, [sp, #36]	; 0x24
 8002876:	783b      	ldrb	r3, [r7, #0]
 8002878:	2b00      	cmp	r3, #0
 800287a:	f000 809b 	beq.w	80029b4 <_svfiprintf_r+0x1b0>
 800287e:	2300      	movs	r3, #0
 8002880:	f04f 32ff 	mov.w	r2, #4294967295
 8002884:	9304      	str	r3, [sp, #16]
 8002886:	9307      	str	r3, [sp, #28]
 8002888:	9205      	str	r2, [sp, #20]
 800288a:	9306      	str	r3, [sp, #24]
 800288c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002890:	931a      	str	r3, [sp, #104]	; 0x68
 8002892:	2205      	movs	r2, #5
 8002894:	7821      	ldrb	r1, [r4, #0]
 8002896:	4850      	ldr	r0, [pc, #320]	; (80029d8 <_svfiprintf_r+0x1d4>)
 8002898:	f000 fa40 	bl	8002d1c <memchr>
 800289c:	1c67      	adds	r7, r4, #1
 800289e:	9b04      	ldr	r3, [sp, #16]
 80028a0:	b9d8      	cbnz	r0, 80028da <_svfiprintf_r+0xd6>
 80028a2:	06d9      	lsls	r1, r3, #27
 80028a4:	bf44      	itt	mi
 80028a6:	2220      	movmi	r2, #32
 80028a8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80028ac:	071a      	lsls	r2, r3, #28
 80028ae:	bf44      	itt	mi
 80028b0:	222b      	movmi	r2, #43	; 0x2b
 80028b2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80028b6:	7822      	ldrb	r2, [r4, #0]
 80028b8:	2a2a      	cmp	r2, #42	; 0x2a
 80028ba:	d016      	beq.n	80028ea <_svfiprintf_r+0xe6>
 80028bc:	2100      	movs	r1, #0
 80028be:	200a      	movs	r0, #10
 80028c0:	9a07      	ldr	r2, [sp, #28]
 80028c2:	4627      	mov	r7, r4
 80028c4:	783b      	ldrb	r3, [r7, #0]
 80028c6:	3401      	adds	r4, #1
 80028c8:	3b30      	subs	r3, #48	; 0x30
 80028ca:	2b09      	cmp	r3, #9
 80028cc:	d950      	bls.n	8002970 <_svfiprintf_r+0x16c>
 80028ce:	b1c9      	cbz	r1, 8002904 <_svfiprintf_r+0x100>
 80028d0:	e011      	b.n	80028f6 <_svfiprintf_r+0xf2>
 80028d2:	2b25      	cmp	r3, #37	; 0x25
 80028d4:	d0c0      	beq.n	8002858 <_svfiprintf_r+0x54>
 80028d6:	4627      	mov	r7, r4
 80028d8:	e7b9      	b.n	800284e <_svfiprintf_r+0x4a>
 80028da:	4a3f      	ldr	r2, [pc, #252]	; (80029d8 <_svfiprintf_r+0x1d4>)
 80028dc:	463c      	mov	r4, r7
 80028de:	1a80      	subs	r0, r0, r2
 80028e0:	fa0b f000 	lsl.w	r0, fp, r0
 80028e4:	4318      	orrs	r0, r3
 80028e6:	9004      	str	r0, [sp, #16]
 80028e8:	e7d3      	b.n	8002892 <_svfiprintf_r+0x8e>
 80028ea:	9a03      	ldr	r2, [sp, #12]
 80028ec:	1d11      	adds	r1, r2, #4
 80028ee:	6812      	ldr	r2, [r2, #0]
 80028f0:	9103      	str	r1, [sp, #12]
 80028f2:	2a00      	cmp	r2, #0
 80028f4:	db01      	blt.n	80028fa <_svfiprintf_r+0xf6>
 80028f6:	9207      	str	r2, [sp, #28]
 80028f8:	e004      	b.n	8002904 <_svfiprintf_r+0x100>
 80028fa:	4252      	negs	r2, r2
 80028fc:	f043 0302 	orr.w	r3, r3, #2
 8002900:	9207      	str	r2, [sp, #28]
 8002902:	9304      	str	r3, [sp, #16]
 8002904:	783b      	ldrb	r3, [r7, #0]
 8002906:	2b2e      	cmp	r3, #46	; 0x2e
 8002908:	d10d      	bne.n	8002926 <_svfiprintf_r+0x122>
 800290a:	787b      	ldrb	r3, [r7, #1]
 800290c:	1c79      	adds	r1, r7, #1
 800290e:	2b2a      	cmp	r3, #42	; 0x2a
 8002910:	d132      	bne.n	8002978 <_svfiprintf_r+0x174>
 8002912:	9b03      	ldr	r3, [sp, #12]
 8002914:	3702      	adds	r7, #2
 8002916:	1d1a      	adds	r2, r3, #4
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	9203      	str	r2, [sp, #12]
 800291c:	2b00      	cmp	r3, #0
 800291e:	bfb8      	it	lt
 8002920:	f04f 33ff 	movlt.w	r3, #4294967295
 8002924:	9305      	str	r3, [sp, #20]
 8002926:	4c2d      	ldr	r4, [pc, #180]	; (80029dc <_svfiprintf_r+0x1d8>)
 8002928:	2203      	movs	r2, #3
 800292a:	7839      	ldrb	r1, [r7, #0]
 800292c:	4620      	mov	r0, r4
 800292e:	f000 f9f5 	bl	8002d1c <memchr>
 8002932:	b138      	cbz	r0, 8002944 <_svfiprintf_r+0x140>
 8002934:	2340      	movs	r3, #64	; 0x40
 8002936:	1b00      	subs	r0, r0, r4
 8002938:	fa03 f000 	lsl.w	r0, r3, r0
 800293c:	9b04      	ldr	r3, [sp, #16]
 800293e:	3701      	adds	r7, #1
 8002940:	4303      	orrs	r3, r0
 8002942:	9304      	str	r3, [sp, #16]
 8002944:	7839      	ldrb	r1, [r7, #0]
 8002946:	2206      	movs	r2, #6
 8002948:	4825      	ldr	r0, [pc, #148]	; (80029e0 <_svfiprintf_r+0x1dc>)
 800294a:	1c7e      	adds	r6, r7, #1
 800294c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002950:	f000 f9e4 	bl	8002d1c <memchr>
 8002954:	2800      	cmp	r0, #0
 8002956:	d035      	beq.n	80029c4 <_svfiprintf_r+0x1c0>
 8002958:	4b22      	ldr	r3, [pc, #136]	; (80029e4 <_svfiprintf_r+0x1e0>)
 800295a:	b9fb      	cbnz	r3, 800299c <_svfiprintf_r+0x198>
 800295c:	9b03      	ldr	r3, [sp, #12]
 800295e:	3307      	adds	r3, #7
 8002960:	f023 0307 	bic.w	r3, r3, #7
 8002964:	3308      	adds	r3, #8
 8002966:	9303      	str	r3, [sp, #12]
 8002968:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800296a:	444b      	add	r3, r9
 800296c:	9309      	str	r3, [sp, #36]	; 0x24
 800296e:	e76d      	b.n	800284c <_svfiprintf_r+0x48>
 8002970:	fb00 3202 	mla	r2, r0, r2, r3
 8002974:	2101      	movs	r1, #1
 8002976:	e7a4      	b.n	80028c2 <_svfiprintf_r+0xbe>
 8002978:	2300      	movs	r3, #0
 800297a:	240a      	movs	r4, #10
 800297c:	4618      	mov	r0, r3
 800297e:	9305      	str	r3, [sp, #20]
 8002980:	460f      	mov	r7, r1
 8002982:	783a      	ldrb	r2, [r7, #0]
 8002984:	3101      	adds	r1, #1
 8002986:	3a30      	subs	r2, #48	; 0x30
 8002988:	2a09      	cmp	r2, #9
 800298a:	d903      	bls.n	8002994 <_svfiprintf_r+0x190>
 800298c:	2b00      	cmp	r3, #0
 800298e:	d0ca      	beq.n	8002926 <_svfiprintf_r+0x122>
 8002990:	9005      	str	r0, [sp, #20]
 8002992:	e7c8      	b.n	8002926 <_svfiprintf_r+0x122>
 8002994:	fb04 2000 	mla	r0, r4, r0, r2
 8002998:	2301      	movs	r3, #1
 800299a:	e7f1      	b.n	8002980 <_svfiprintf_r+0x17c>
 800299c:	ab03      	add	r3, sp, #12
 800299e:	9300      	str	r3, [sp, #0]
 80029a0:	462a      	mov	r2, r5
 80029a2:	4b11      	ldr	r3, [pc, #68]	; (80029e8 <_svfiprintf_r+0x1e4>)
 80029a4:	a904      	add	r1, sp, #16
 80029a6:	4640      	mov	r0, r8
 80029a8:	f3af 8000 	nop.w
 80029ac:	f1b0 3fff 	cmp.w	r0, #4294967295
 80029b0:	4681      	mov	r9, r0
 80029b2:	d1d9      	bne.n	8002968 <_svfiprintf_r+0x164>
 80029b4:	89ab      	ldrh	r3, [r5, #12]
 80029b6:	065b      	lsls	r3, r3, #25
 80029b8:	f53f af39 	bmi.w	800282e <_svfiprintf_r+0x2a>
 80029bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80029be:	b01d      	add	sp, #116	; 0x74
 80029c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80029c4:	ab03      	add	r3, sp, #12
 80029c6:	9300      	str	r3, [sp, #0]
 80029c8:	462a      	mov	r2, r5
 80029ca:	4b07      	ldr	r3, [pc, #28]	; (80029e8 <_svfiprintf_r+0x1e4>)
 80029cc:	a904      	add	r1, sp, #16
 80029ce:	4640      	mov	r0, r8
 80029d0:	f000 f884 	bl	8002adc <_printf_i>
 80029d4:	e7ea      	b.n	80029ac <_svfiprintf_r+0x1a8>
 80029d6:	bf00      	nop
 80029d8:	08003087 	.word	0x08003087
 80029dc:	0800308d 	.word	0x0800308d
 80029e0:	08003091 	.word	0x08003091
 80029e4:	00000000 	.word	0x00000000
 80029e8:	0800274d 	.word	0x0800274d

080029ec <_printf_common>:
 80029ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80029f0:	4691      	mov	r9, r2
 80029f2:	461f      	mov	r7, r3
 80029f4:	688a      	ldr	r2, [r1, #8]
 80029f6:	690b      	ldr	r3, [r1, #16]
 80029f8:	4606      	mov	r6, r0
 80029fa:	4293      	cmp	r3, r2
 80029fc:	bfb8      	it	lt
 80029fe:	4613      	movlt	r3, r2
 8002a00:	f8c9 3000 	str.w	r3, [r9]
 8002a04:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002a08:	460c      	mov	r4, r1
 8002a0a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002a0e:	b112      	cbz	r2, 8002a16 <_printf_common+0x2a>
 8002a10:	3301      	adds	r3, #1
 8002a12:	f8c9 3000 	str.w	r3, [r9]
 8002a16:	6823      	ldr	r3, [r4, #0]
 8002a18:	0699      	lsls	r1, r3, #26
 8002a1a:	bf42      	ittt	mi
 8002a1c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002a20:	3302      	addmi	r3, #2
 8002a22:	f8c9 3000 	strmi.w	r3, [r9]
 8002a26:	6825      	ldr	r5, [r4, #0]
 8002a28:	f015 0506 	ands.w	r5, r5, #6
 8002a2c:	d107      	bne.n	8002a3e <_printf_common+0x52>
 8002a2e:	f104 0a19 	add.w	sl, r4, #25
 8002a32:	68e3      	ldr	r3, [r4, #12]
 8002a34:	f8d9 2000 	ldr.w	r2, [r9]
 8002a38:	1a9b      	subs	r3, r3, r2
 8002a3a:	429d      	cmp	r5, r3
 8002a3c:	db2a      	blt.n	8002a94 <_printf_common+0xa8>
 8002a3e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002a42:	6822      	ldr	r2, [r4, #0]
 8002a44:	3300      	adds	r3, #0
 8002a46:	bf18      	it	ne
 8002a48:	2301      	movne	r3, #1
 8002a4a:	0692      	lsls	r2, r2, #26
 8002a4c:	d42f      	bmi.n	8002aae <_printf_common+0xc2>
 8002a4e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002a52:	4639      	mov	r1, r7
 8002a54:	4630      	mov	r0, r6
 8002a56:	47c0      	blx	r8
 8002a58:	3001      	adds	r0, #1
 8002a5a:	d022      	beq.n	8002aa2 <_printf_common+0xb6>
 8002a5c:	6823      	ldr	r3, [r4, #0]
 8002a5e:	68e5      	ldr	r5, [r4, #12]
 8002a60:	f003 0306 	and.w	r3, r3, #6
 8002a64:	2b04      	cmp	r3, #4
 8002a66:	bf18      	it	ne
 8002a68:	2500      	movne	r5, #0
 8002a6a:	f8d9 2000 	ldr.w	r2, [r9]
 8002a6e:	f04f 0900 	mov.w	r9, #0
 8002a72:	bf08      	it	eq
 8002a74:	1aad      	subeq	r5, r5, r2
 8002a76:	68a3      	ldr	r3, [r4, #8]
 8002a78:	6922      	ldr	r2, [r4, #16]
 8002a7a:	bf08      	it	eq
 8002a7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002a80:	4293      	cmp	r3, r2
 8002a82:	bfc4      	itt	gt
 8002a84:	1a9b      	subgt	r3, r3, r2
 8002a86:	18ed      	addgt	r5, r5, r3
 8002a88:	341a      	adds	r4, #26
 8002a8a:	454d      	cmp	r5, r9
 8002a8c:	d11b      	bne.n	8002ac6 <_printf_common+0xda>
 8002a8e:	2000      	movs	r0, #0
 8002a90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a94:	2301      	movs	r3, #1
 8002a96:	4652      	mov	r2, sl
 8002a98:	4639      	mov	r1, r7
 8002a9a:	4630      	mov	r0, r6
 8002a9c:	47c0      	blx	r8
 8002a9e:	3001      	adds	r0, #1
 8002aa0:	d103      	bne.n	8002aaa <_printf_common+0xbe>
 8002aa2:	f04f 30ff 	mov.w	r0, #4294967295
 8002aa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002aaa:	3501      	adds	r5, #1
 8002aac:	e7c1      	b.n	8002a32 <_printf_common+0x46>
 8002aae:	2030      	movs	r0, #48	; 0x30
 8002ab0:	18e1      	adds	r1, r4, r3
 8002ab2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002ab6:	1c5a      	adds	r2, r3, #1
 8002ab8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002abc:	4422      	add	r2, r4
 8002abe:	3302      	adds	r3, #2
 8002ac0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002ac4:	e7c3      	b.n	8002a4e <_printf_common+0x62>
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	4622      	mov	r2, r4
 8002aca:	4639      	mov	r1, r7
 8002acc:	4630      	mov	r0, r6
 8002ace:	47c0      	blx	r8
 8002ad0:	3001      	adds	r0, #1
 8002ad2:	d0e6      	beq.n	8002aa2 <_printf_common+0xb6>
 8002ad4:	f109 0901 	add.w	r9, r9, #1
 8002ad8:	e7d7      	b.n	8002a8a <_printf_common+0x9e>
	...

08002adc <_printf_i>:
 8002adc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002ae0:	4617      	mov	r7, r2
 8002ae2:	7e0a      	ldrb	r2, [r1, #24]
 8002ae4:	b085      	sub	sp, #20
 8002ae6:	2a6e      	cmp	r2, #110	; 0x6e
 8002ae8:	4698      	mov	r8, r3
 8002aea:	4606      	mov	r6, r0
 8002aec:	460c      	mov	r4, r1
 8002aee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002af0:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8002af4:	f000 80bc 	beq.w	8002c70 <_printf_i+0x194>
 8002af8:	d81a      	bhi.n	8002b30 <_printf_i+0x54>
 8002afa:	2a63      	cmp	r2, #99	; 0x63
 8002afc:	d02e      	beq.n	8002b5c <_printf_i+0x80>
 8002afe:	d80a      	bhi.n	8002b16 <_printf_i+0x3a>
 8002b00:	2a00      	cmp	r2, #0
 8002b02:	f000 80c8 	beq.w	8002c96 <_printf_i+0x1ba>
 8002b06:	2a58      	cmp	r2, #88	; 0x58
 8002b08:	f000 808a 	beq.w	8002c20 <_printf_i+0x144>
 8002b0c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b10:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8002b14:	e02a      	b.n	8002b6c <_printf_i+0x90>
 8002b16:	2a64      	cmp	r2, #100	; 0x64
 8002b18:	d001      	beq.n	8002b1e <_printf_i+0x42>
 8002b1a:	2a69      	cmp	r2, #105	; 0x69
 8002b1c:	d1f6      	bne.n	8002b0c <_printf_i+0x30>
 8002b1e:	6821      	ldr	r1, [r4, #0]
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002b26:	d023      	beq.n	8002b70 <_printf_i+0x94>
 8002b28:	1d11      	adds	r1, r2, #4
 8002b2a:	6019      	str	r1, [r3, #0]
 8002b2c:	6813      	ldr	r3, [r2, #0]
 8002b2e:	e027      	b.n	8002b80 <_printf_i+0xa4>
 8002b30:	2a73      	cmp	r2, #115	; 0x73
 8002b32:	f000 80b4 	beq.w	8002c9e <_printf_i+0x1c2>
 8002b36:	d808      	bhi.n	8002b4a <_printf_i+0x6e>
 8002b38:	2a6f      	cmp	r2, #111	; 0x6f
 8002b3a:	d02a      	beq.n	8002b92 <_printf_i+0xb6>
 8002b3c:	2a70      	cmp	r2, #112	; 0x70
 8002b3e:	d1e5      	bne.n	8002b0c <_printf_i+0x30>
 8002b40:	680a      	ldr	r2, [r1, #0]
 8002b42:	f042 0220 	orr.w	r2, r2, #32
 8002b46:	600a      	str	r2, [r1, #0]
 8002b48:	e003      	b.n	8002b52 <_printf_i+0x76>
 8002b4a:	2a75      	cmp	r2, #117	; 0x75
 8002b4c:	d021      	beq.n	8002b92 <_printf_i+0xb6>
 8002b4e:	2a78      	cmp	r2, #120	; 0x78
 8002b50:	d1dc      	bne.n	8002b0c <_printf_i+0x30>
 8002b52:	2278      	movs	r2, #120	; 0x78
 8002b54:	496f      	ldr	r1, [pc, #444]	; (8002d14 <_printf_i+0x238>)
 8002b56:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8002b5a:	e064      	b.n	8002c26 <_printf_i+0x14a>
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8002b62:	1d11      	adds	r1, r2, #4
 8002b64:	6019      	str	r1, [r3, #0]
 8002b66:	6813      	ldr	r3, [r2, #0]
 8002b68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e0a3      	b.n	8002cb8 <_printf_i+0x1dc>
 8002b70:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002b74:	f102 0104 	add.w	r1, r2, #4
 8002b78:	6019      	str	r1, [r3, #0]
 8002b7a:	d0d7      	beq.n	8002b2c <_printf_i+0x50>
 8002b7c:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	da03      	bge.n	8002b8c <_printf_i+0xb0>
 8002b84:	222d      	movs	r2, #45	; 0x2d
 8002b86:	425b      	negs	r3, r3
 8002b88:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002b8c:	4962      	ldr	r1, [pc, #392]	; (8002d18 <_printf_i+0x23c>)
 8002b8e:	220a      	movs	r2, #10
 8002b90:	e017      	b.n	8002bc2 <_printf_i+0xe6>
 8002b92:	6820      	ldr	r0, [r4, #0]
 8002b94:	6819      	ldr	r1, [r3, #0]
 8002b96:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002b9a:	d003      	beq.n	8002ba4 <_printf_i+0xc8>
 8002b9c:	1d08      	adds	r0, r1, #4
 8002b9e:	6018      	str	r0, [r3, #0]
 8002ba0:	680b      	ldr	r3, [r1, #0]
 8002ba2:	e006      	b.n	8002bb2 <_printf_i+0xd6>
 8002ba4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002ba8:	f101 0004 	add.w	r0, r1, #4
 8002bac:	6018      	str	r0, [r3, #0]
 8002bae:	d0f7      	beq.n	8002ba0 <_printf_i+0xc4>
 8002bb0:	880b      	ldrh	r3, [r1, #0]
 8002bb2:	2a6f      	cmp	r2, #111	; 0x6f
 8002bb4:	bf14      	ite	ne
 8002bb6:	220a      	movne	r2, #10
 8002bb8:	2208      	moveq	r2, #8
 8002bba:	4957      	ldr	r1, [pc, #348]	; (8002d18 <_printf_i+0x23c>)
 8002bbc:	2000      	movs	r0, #0
 8002bbe:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8002bc2:	6865      	ldr	r5, [r4, #4]
 8002bc4:	2d00      	cmp	r5, #0
 8002bc6:	60a5      	str	r5, [r4, #8]
 8002bc8:	f2c0 809c 	blt.w	8002d04 <_printf_i+0x228>
 8002bcc:	6820      	ldr	r0, [r4, #0]
 8002bce:	f020 0004 	bic.w	r0, r0, #4
 8002bd2:	6020      	str	r0, [r4, #0]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d13f      	bne.n	8002c58 <_printf_i+0x17c>
 8002bd8:	2d00      	cmp	r5, #0
 8002bda:	f040 8095 	bne.w	8002d08 <_printf_i+0x22c>
 8002bde:	4675      	mov	r5, lr
 8002be0:	2a08      	cmp	r2, #8
 8002be2:	d10b      	bne.n	8002bfc <_printf_i+0x120>
 8002be4:	6823      	ldr	r3, [r4, #0]
 8002be6:	07da      	lsls	r2, r3, #31
 8002be8:	d508      	bpl.n	8002bfc <_printf_i+0x120>
 8002bea:	6923      	ldr	r3, [r4, #16]
 8002bec:	6862      	ldr	r2, [r4, #4]
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	bfde      	ittt	le
 8002bf2:	2330      	movle	r3, #48	; 0x30
 8002bf4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002bf8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002bfc:	ebae 0305 	sub.w	r3, lr, r5
 8002c00:	6123      	str	r3, [r4, #16]
 8002c02:	f8cd 8000 	str.w	r8, [sp]
 8002c06:	463b      	mov	r3, r7
 8002c08:	aa03      	add	r2, sp, #12
 8002c0a:	4621      	mov	r1, r4
 8002c0c:	4630      	mov	r0, r6
 8002c0e:	f7ff feed 	bl	80029ec <_printf_common>
 8002c12:	3001      	adds	r0, #1
 8002c14:	d155      	bne.n	8002cc2 <_printf_i+0x1e6>
 8002c16:	f04f 30ff 	mov.w	r0, #4294967295
 8002c1a:	b005      	add	sp, #20
 8002c1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002c20:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002c24:	493c      	ldr	r1, [pc, #240]	; (8002d18 <_printf_i+0x23c>)
 8002c26:	6822      	ldr	r2, [r4, #0]
 8002c28:	6818      	ldr	r0, [r3, #0]
 8002c2a:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002c2e:	f100 0504 	add.w	r5, r0, #4
 8002c32:	601d      	str	r5, [r3, #0]
 8002c34:	d001      	beq.n	8002c3a <_printf_i+0x15e>
 8002c36:	6803      	ldr	r3, [r0, #0]
 8002c38:	e002      	b.n	8002c40 <_printf_i+0x164>
 8002c3a:	0655      	lsls	r5, r2, #25
 8002c3c:	d5fb      	bpl.n	8002c36 <_printf_i+0x15a>
 8002c3e:	8803      	ldrh	r3, [r0, #0]
 8002c40:	07d0      	lsls	r0, r2, #31
 8002c42:	bf44      	itt	mi
 8002c44:	f042 0220 	orrmi.w	r2, r2, #32
 8002c48:	6022      	strmi	r2, [r4, #0]
 8002c4a:	b91b      	cbnz	r3, 8002c54 <_printf_i+0x178>
 8002c4c:	6822      	ldr	r2, [r4, #0]
 8002c4e:	f022 0220 	bic.w	r2, r2, #32
 8002c52:	6022      	str	r2, [r4, #0]
 8002c54:	2210      	movs	r2, #16
 8002c56:	e7b1      	b.n	8002bbc <_printf_i+0xe0>
 8002c58:	4675      	mov	r5, lr
 8002c5a:	fbb3 f0f2 	udiv	r0, r3, r2
 8002c5e:	fb02 3310 	mls	r3, r2, r0, r3
 8002c62:	5ccb      	ldrb	r3, [r1, r3]
 8002c64:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2800      	cmp	r0, #0
 8002c6c:	d1f5      	bne.n	8002c5a <_printf_i+0x17e>
 8002c6e:	e7b7      	b.n	8002be0 <_printf_i+0x104>
 8002c70:	6808      	ldr	r0, [r1, #0]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002c78:	6949      	ldr	r1, [r1, #20]
 8002c7a:	d004      	beq.n	8002c86 <_printf_i+0x1aa>
 8002c7c:	1d10      	adds	r0, r2, #4
 8002c7e:	6018      	str	r0, [r3, #0]
 8002c80:	6813      	ldr	r3, [r2, #0]
 8002c82:	6019      	str	r1, [r3, #0]
 8002c84:	e007      	b.n	8002c96 <_printf_i+0x1ba>
 8002c86:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002c8a:	f102 0004 	add.w	r0, r2, #4
 8002c8e:	6018      	str	r0, [r3, #0]
 8002c90:	6813      	ldr	r3, [r2, #0]
 8002c92:	d0f6      	beq.n	8002c82 <_printf_i+0x1a6>
 8002c94:	8019      	strh	r1, [r3, #0]
 8002c96:	2300      	movs	r3, #0
 8002c98:	4675      	mov	r5, lr
 8002c9a:	6123      	str	r3, [r4, #16]
 8002c9c:	e7b1      	b.n	8002c02 <_printf_i+0x126>
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	1d11      	adds	r1, r2, #4
 8002ca2:	6019      	str	r1, [r3, #0]
 8002ca4:	6815      	ldr	r5, [r2, #0]
 8002ca6:	2100      	movs	r1, #0
 8002ca8:	6862      	ldr	r2, [r4, #4]
 8002caa:	4628      	mov	r0, r5
 8002cac:	f000 f836 	bl	8002d1c <memchr>
 8002cb0:	b108      	cbz	r0, 8002cb6 <_printf_i+0x1da>
 8002cb2:	1b40      	subs	r0, r0, r5
 8002cb4:	6060      	str	r0, [r4, #4]
 8002cb6:	6863      	ldr	r3, [r4, #4]
 8002cb8:	6123      	str	r3, [r4, #16]
 8002cba:	2300      	movs	r3, #0
 8002cbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002cc0:	e79f      	b.n	8002c02 <_printf_i+0x126>
 8002cc2:	6923      	ldr	r3, [r4, #16]
 8002cc4:	462a      	mov	r2, r5
 8002cc6:	4639      	mov	r1, r7
 8002cc8:	4630      	mov	r0, r6
 8002cca:	47c0      	blx	r8
 8002ccc:	3001      	adds	r0, #1
 8002cce:	d0a2      	beq.n	8002c16 <_printf_i+0x13a>
 8002cd0:	6823      	ldr	r3, [r4, #0]
 8002cd2:	079b      	lsls	r3, r3, #30
 8002cd4:	d507      	bpl.n	8002ce6 <_printf_i+0x20a>
 8002cd6:	2500      	movs	r5, #0
 8002cd8:	f104 0919 	add.w	r9, r4, #25
 8002cdc:	68e3      	ldr	r3, [r4, #12]
 8002cde:	9a03      	ldr	r2, [sp, #12]
 8002ce0:	1a9b      	subs	r3, r3, r2
 8002ce2:	429d      	cmp	r5, r3
 8002ce4:	db05      	blt.n	8002cf2 <_printf_i+0x216>
 8002ce6:	68e0      	ldr	r0, [r4, #12]
 8002ce8:	9b03      	ldr	r3, [sp, #12]
 8002cea:	4298      	cmp	r0, r3
 8002cec:	bfb8      	it	lt
 8002cee:	4618      	movlt	r0, r3
 8002cf0:	e793      	b.n	8002c1a <_printf_i+0x13e>
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	464a      	mov	r2, r9
 8002cf6:	4639      	mov	r1, r7
 8002cf8:	4630      	mov	r0, r6
 8002cfa:	47c0      	blx	r8
 8002cfc:	3001      	adds	r0, #1
 8002cfe:	d08a      	beq.n	8002c16 <_printf_i+0x13a>
 8002d00:	3501      	adds	r5, #1
 8002d02:	e7eb      	b.n	8002cdc <_printf_i+0x200>
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d1a7      	bne.n	8002c58 <_printf_i+0x17c>
 8002d08:	780b      	ldrb	r3, [r1, #0]
 8002d0a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002d0e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002d12:	e765      	b.n	8002be0 <_printf_i+0x104>
 8002d14:	080030a9 	.word	0x080030a9
 8002d18:	08003098 	.word	0x08003098

08002d1c <memchr>:
 8002d1c:	b510      	push	{r4, lr}
 8002d1e:	b2c9      	uxtb	r1, r1
 8002d20:	4402      	add	r2, r0
 8002d22:	4290      	cmp	r0, r2
 8002d24:	4603      	mov	r3, r0
 8002d26:	d101      	bne.n	8002d2c <memchr+0x10>
 8002d28:	2000      	movs	r0, #0
 8002d2a:	bd10      	pop	{r4, pc}
 8002d2c:	781c      	ldrb	r4, [r3, #0]
 8002d2e:	3001      	adds	r0, #1
 8002d30:	428c      	cmp	r4, r1
 8002d32:	d1f6      	bne.n	8002d22 <memchr+0x6>
 8002d34:	4618      	mov	r0, r3
 8002d36:	bd10      	pop	{r4, pc}

08002d38 <memcpy>:
 8002d38:	b510      	push	{r4, lr}
 8002d3a:	1e43      	subs	r3, r0, #1
 8002d3c:	440a      	add	r2, r1
 8002d3e:	4291      	cmp	r1, r2
 8002d40:	d100      	bne.n	8002d44 <memcpy+0xc>
 8002d42:	bd10      	pop	{r4, pc}
 8002d44:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002d48:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002d4c:	e7f7      	b.n	8002d3e <memcpy+0x6>

08002d4e <memmove>:
 8002d4e:	4288      	cmp	r0, r1
 8002d50:	b510      	push	{r4, lr}
 8002d52:	eb01 0302 	add.w	r3, r1, r2
 8002d56:	d803      	bhi.n	8002d60 <memmove+0x12>
 8002d58:	1e42      	subs	r2, r0, #1
 8002d5a:	4299      	cmp	r1, r3
 8002d5c:	d10c      	bne.n	8002d78 <memmove+0x2a>
 8002d5e:	bd10      	pop	{r4, pc}
 8002d60:	4298      	cmp	r0, r3
 8002d62:	d2f9      	bcs.n	8002d58 <memmove+0xa>
 8002d64:	1881      	adds	r1, r0, r2
 8002d66:	1ad2      	subs	r2, r2, r3
 8002d68:	42d3      	cmn	r3, r2
 8002d6a:	d100      	bne.n	8002d6e <memmove+0x20>
 8002d6c:	bd10      	pop	{r4, pc}
 8002d6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002d72:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8002d76:	e7f7      	b.n	8002d68 <memmove+0x1a>
 8002d78:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002d7c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8002d80:	e7eb      	b.n	8002d5a <memmove+0xc>
	...

08002d84 <_free_r>:
 8002d84:	b538      	push	{r3, r4, r5, lr}
 8002d86:	4605      	mov	r5, r0
 8002d88:	2900      	cmp	r1, #0
 8002d8a:	d043      	beq.n	8002e14 <_free_r+0x90>
 8002d8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002d90:	1f0c      	subs	r4, r1, #4
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	bfb8      	it	lt
 8002d96:	18e4      	addlt	r4, r4, r3
 8002d98:	f000 f8d4 	bl	8002f44 <__malloc_lock>
 8002d9c:	4a1e      	ldr	r2, [pc, #120]	; (8002e18 <_free_r+0x94>)
 8002d9e:	6813      	ldr	r3, [r2, #0]
 8002da0:	4610      	mov	r0, r2
 8002da2:	b933      	cbnz	r3, 8002db2 <_free_r+0x2e>
 8002da4:	6063      	str	r3, [r4, #4]
 8002da6:	6014      	str	r4, [r2, #0]
 8002da8:	4628      	mov	r0, r5
 8002daa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002dae:	f000 b8ca 	b.w	8002f46 <__malloc_unlock>
 8002db2:	42a3      	cmp	r3, r4
 8002db4:	d90b      	bls.n	8002dce <_free_r+0x4a>
 8002db6:	6821      	ldr	r1, [r4, #0]
 8002db8:	1862      	adds	r2, r4, r1
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	bf01      	itttt	eq
 8002dbe:	681a      	ldreq	r2, [r3, #0]
 8002dc0:	685b      	ldreq	r3, [r3, #4]
 8002dc2:	1852      	addeq	r2, r2, r1
 8002dc4:	6022      	streq	r2, [r4, #0]
 8002dc6:	6063      	str	r3, [r4, #4]
 8002dc8:	6004      	str	r4, [r0, #0]
 8002dca:	e7ed      	b.n	8002da8 <_free_r+0x24>
 8002dcc:	4613      	mov	r3, r2
 8002dce:	685a      	ldr	r2, [r3, #4]
 8002dd0:	b10a      	cbz	r2, 8002dd6 <_free_r+0x52>
 8002dd2:	42a2      	cmp	r2, r4
 8002dd4:	d9fa      	bls.n	8002dcc <_free_r+0x48>
 8002dd6:	6819      	ldr	r1, [r3, #0]
 8002dd8:	1858      	adds	r0, r3, r1
 8002dda:	42a0      	cmp	r0, r4
 8002ddc:	d10b      	bne.n	8002df6 <_free_r+0x72>
 8002dde:	6820      	ldr	r0, [r4, #0]
 8002de0:	4401      	add	r1, r0
 8002de2:	1858      	adds	r0, r3, r1
 8002de4:	4282      	cmp	r2, r0
 8002de6:	6019      	str	r1, [r3, #0]
 8002de8:	d1de      	bne.n	8002da8 <_free_r+0x24>
 8002dea:	6810      	ldr	r0, [r2, #0]
 8002dec:	6852      	ldr	r2, [r2, #4]
 8002dee:	4401      	add	r1, r0
 8002df0:	6019      	str	r1, [r3, #0]
 8002df2:	605a      	str	r2, [r3, #4]
 8002df4:	e7d8      	b.n	8002da8 <_free_r+0x24>
 8002df6:	d902      	bls.n	8002dfe <_free_r+0x7a>
 8002df8:	230c      	movs	r3, #12
 8002dfa:	602b      	str	r3, [r5, #0]
 8002dfc:	e7d4      	b.n	8002da8 <_free_r+0x24>
 8002dfe:	6820      	ldr	r0, [r4, #0]
 8002e00:	1821      	adds	r1, r4, r0
 8002e02:	428a      	cmp	r2, r1
 8002e04:	bf01      	itttt	eq
 8002e06:	6811      	ldreq	r1, [r2, #0]
 8002e08:	6852      	ldreq	r2, [r2, #4]
 8002e0a:	1809      	addeq	r1, r1, r0
 8002e0c:	6021      	streq	r1, [r4, #0]
 8002e0e:	6062      	str	r2, [r4, #4]
 8002e10:	605c      	str	r4, [r3, #4]
 8002e12:	e7c9      	b.n	8002da8 <_free_r+0x24>
 8002e14:	bd38      	pop	{r3, r4, r5, pc}
 8002e16:	bf00      	nop
 8002e18:	200002d0 	.word	0x200002d0

08002e1c <_malloc_r>:
 8002e1c:	b570      	push	{r4, r5, r6, lr}
 8002e1e:	1ccd      	adds	r5, r1, #3
 8002e20:	f025 0503 	bic.w	r5, r5, #3
 8002e24:	3508      	adds	r5, #8
 8002e26:	2d0c      	cmp	r5, #12
 8002e28:	bf38      	it	cc
 8002e2a:	250c      	movcc	r5, #12
 8002e2c:	2d00      	cmp	r5, #0
 8002e2e:	4606      	mov	r6, r0
 8002e30:	db01      	blt.n	8002e36 <_malloc_r+0x1a>
 8002e32:	42a9      	cmp	r1, r5
 8002e34:	d903      	bls.n	8002e3e <_malloc_r+0x22>
 8002e36:	230c      	movs	r3, #12
 8002e38:	6033      	str	r3, [r6, #0]
 8002e3a:	2000      	movs	r0, #0
 8002e3c:	bd70      	pop	{r4, r5, r6, pc}
 8002e3e:	f000 f881 	bl	8002f44 <__malloc_lock>
 8002e42:	4a23      	ldr	r2, [pc, #140]	; (8002ed0 <_malloc_r+0xb4>)
 8002e44:	6814      	ldr	r4, [r2, #0]
 8002e46:	4621      	mov	r1, r4
 8002e48:	b991      	cbnz	r1, 8002e70 <_malloc_r+0x54>
 8002e4a:	4c22      	ldr	r4, [pc, #136]	; (8002ed4 <_malloc_r+0xb8>)
 8002e4c:	6823      	ldr	r3, [r4, #0]
 8002e4e:	b91b      	cbnz	r3, 8002e58 <_malloc_r+0x3c>
 8002e50:	4630      	mov	r0, r6
 8002e52:	f000 f867 	bl	8002f24 <_sbrk_r>
 8002e56:	6020      	str	r0, [r4, #0]
 8002e58:	4629      	mov	r1, r5
 8002e5a:	4630      	mov	r0, r6
 8002e5c:	f000 f862 	bl	8002f24 <_sbrk_r>
 8002e60:	1c43      	adds	r3, r0, #1
 8002e62:	d126      	bne.n	8002eb2 <_malloc_r+0x96>
 8002e64:	230c      	movs	r3, #12
 8002e66:	4630      	mov	r0, r6
 8002e68:	6033      	str	r3, [r6, #0]
 8002e6a:	f000 f86c 	bl	8002f46 <__malloc_unlock>
 8002e6e:	e7e4      	b.n	8002e3a <_malloc_r+0x1e>
 8002e70:	680b      	ldr	r3, [r1, #0]
 8002e72:	1b5b      	subs	r3, r3, r5
 8002e74:	d41a      	bmi.n	8002eac <_malloc_r+0x90>
 8002e76:	2b0b      	cmp	r3, #11
 8002e78:	d90f      	bls.n	8002e9a <_malloc_r+0x7e>
 8002e7a:	600b      	str	r3, [r1, #0]
 8002e7c:	18cc      	adds	r4, r1, r3
 8002e7e:	50cd      	str	r5, [r1, r3]
 8002e80:	4630      	mov	r0, r6
 8002e82:	f000 f860 	bl	8002f46 <__malloc_unlock>
 8002e86:	f104 000b 	add.w	r0, r4, #11
 8002e8a:	1d23      	adds	r3, r4, #4
 8002e8c:	f020 0007 	bic.w	r0, r0, #7
 8002e90:	1ac3      	subs	r3, r0, r3
 8002e92:	d01b      	beq.n	8002ecc <_malloc_r+0xb0>
 8002e94:	425a      	negs	r2, r3
 8002e96:	50e2      	str	r2, [r4, r3]
 8002e98:	bd70      	pop	{r4, r5, r6, pc}
 8002e9a:	428c      	cmp	r4, r1
 8002e9c:	bf0b      	itete	eq
 8002e9e:	6863      	ldreq	r3, [r4, #4]
 8002ea0:	684b      	ldrne	r3, [r1, #4]
 8002ea2:	6013      	streq	r3, [r2, #0]
 8002ea4:	6063      	strne	r3, [r4, #4]
 8002ea6:	bf18      	it	ne
 8002ea8:	460c      	movne	r4, r1
 8002eaa:	e7e9      	b.n	8002e80 <_malloc_r+0x64>
 8002eac:	460c      	mov	r4, r1
 8002eae:	6849      	ldr	r1, [r1, #4]
 8002eb0:	e7ca      	b.n	8002e48 <_malloc_r+0x2c>
 8002eb2:	1cc4      	adds	r4, r0, #3
 8002eb4:	f024 0403 	bic.w	r4, r4, #3
 8002eb8:	42a0      	cmp	r0, r4
 8002eba:	d005      	beq.n	8002ec8 <_malloc_r+0xac>
 8002ebc:	1a21      	subs	r1, r4, r0
 8002ebe:	4630      	mov	r0, r6
 8002ec0:	f000 f830 	bl	8002f24 <_sbrk_r>
 8002ec4:	3001      	adds	r0, #1
 8002ec6:	d0cd      	beq.n	8002e64 <_malloc_r+0x48>
 8002ec8:	6025      	str	r5, [r4, #0]
 8002eca:	e7d9      	b.n	8002e80 <_malloc_r+0x64>
 8002ecc:	bd70      	pop	{r4, r5, r6, pc}
 8002ece:	bf00      	nop
 8002ed0:	200002d0 	.word	0x200002d0
 8002ed4:	200002d4 	.word	0x200002d4

08002ed8 <_realloc_r>:
 8002ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002eda:	4607      	mov	r7, r0
 8002edc:	4614      	mov	r4, r2
 8002ede:	460e      	mov	r6, r1
 8002ee0:	b921      	cbnz	r1, 8002eec <_realloc_r+0x14>
 8002ee2:	4611      	mov	r1, r2
 8002ee4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002ee8:	f7ff bf98 	b.w	8002e1c <_malloc_r>
 8002eec:	b922      	cbnz	r2, 8002ef8 <_realloc_r+0x20>
 8002eee:	f7ff ff49 	bl	8002d84 <_free_r>
 8002ef2:	4625      	mov	r5, r4
 8002ef4:	4628      	mov	r0, r5
 8002ef6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ef8:	f000 f826 	bl	8002f48 <_malloc_usable_size_r>
 8002efc:	4284      	cmp	r4, r0
 8002efe:	d90f      	bls.n	8002f20 <_realloc_r+0x48>
 8002f00:	4621      	mov	r1, r4
 8002f02:	4638      	mov	r0, r7
 8002f04:	f7ff ff8a 	bl	8002e1c <_malloc_r>
 8002f08:	4605      	mov	r5, r0
 8002f0a:	2800      	cmp	r0, #0
 8002f0c:	d0f2      	beq.n	8002ef4 <_realloc_r+0x1c>
 8002f0e:	4631      	mov	r1, r6
 8002f10:	4622      	mov	r2, r4
 8002f12:	f7ff ff11 	bl	8002d38 <memcpy>
 8002f16:	4631      	mov	r1, r6
 8002f18:	4638      	mov	r0, r7
 8002f1a:	f7ff ff33 	bl	8002d84 <_free_r>
 8002f1e:	e7e9      	b.n	8002ef4 <_realloc_r+0x1c>
 8002f20:	4635      	mov	r5, r6
 8002f22:	e7e7      	b.n	8002ef4 <_realloc_r+0x1c>

08002f24 <_sbrk_r>:
 8002f24:	b538      	push	{r3, r4, r5, lr}
 8002f26:	2300      	movs	r3, #0
 8002f28:	4c05      	ldr	r4, [pc, #20]	; (8002f40 <_sbrk_r+0x1c>)
 8002f2a:	4605      	mov	r5, r0
 8002f2c:	4608      	mov	r0, r1
 8002f2e:	6023      	str	r3, [r4, #0]
 8002f30:	f000 f814 	bl	8002f5c <_sbrk>
 8002f34:	1c43      	adds	r3, r0, #1
 8002f36:	d102      	bne.n	8002f3e <_sbrk_r+0x1a>
 8002f38:	6823      	ldr	r3, [r4, #0]
 8002f3a:	b103      	cbz	r3, 8002f3e <_sbrk_r+0x1a>
 8002f3c:	602b      	str	r3, [r5, #0]
 8002f3e:	bd38      	pop	{r3, r4, r5, pc}
 8002f40:	200004a8 	.word	0x200004a8

08002f44 <__malloc_lock>:
 8002f44:	4770      	bx	lr

08002f46 <__malloc_unlock>:
 8002f46:	4770      	bx	lr

08002f48 <_malloc_usable_size_r>:
 8002f48:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8002f4c:	2800      	cmp	r0, #0
 8002f4e:	f1a0 0004 	sub.w	r0, r0, #4
 8002f52:	bfbc      	itt	lt
 8002f54:	580b      	ldrlt	r3, [r1, r0]
 8002f56:	18c0      	addlt	r0, r0, r3
 8002f58:	4770      	bx	lr
	...

08002f5c <_sbrk>:
 8002f5c:	4b04      	ldr	r3, [pc, #16]	; (8002f70 <_sbrk+0x14>)
 8002f5e:	4602      	mov	r2, r0
 8002f60:	6819      	ldr	r1, [r3, #0]
 8002f62:	b909      	cbnz	r1, 8002f68 <_sbrk+0xc>
 8002f64:	4903      	ldr	r1, [pc, #12]	; (8002f74 <_sbrk+0x18>)
 8002f66:	6019      	str	r1, [r3, #0]
 8002f68:	6818      	ldr	r0, [r3, #0]
 8002f6a:	4402      	add	r2, r0
 8002f6c:	601a      	str	r2, [r3, #0]
 8002f6e:	4770      	bx	lr
 8002f70:	200002d8 	.word	0x200002d8
 8002f74:	200004ac 	.word	0x200004ac

08002f78 <_init>:
 8002f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f7a:	bf00      	nop
 8002f7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f7e:	bc08      	pop	{r3}
 8002f80:	469e      	mov	lr, r3
 8002f82:	4770      	bx	lr

08002f84 <_fini>:
 8002f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f86:	bf00      	nop
 8002f88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f8a:	bc08      	pop	{r3}
 8002f8c:	469e      	mov	lr, r3
 8002f8e:	4770      	bx	lr
