Analysis & Synthesis report for VECTOR_CPU
Wed May 17 23:33:27 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for data_mem:data_mem|altsyncram:RAM_rtl_0|altsyncram_39i1:auto_generated
 16. Source assignments for cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|altshift_taps:FlagsWriteE_rtl_0|shift_taps_4om:auto_generated|altsyncram_jc61:altsyncram4
 17. Parameter Settings for User Entity Instance: Top-level Entity: |top
 18. Parameter Settings for User Entity Instance: cpu:cpu
 19. Parameter Settings for User Entity Instance: cpu:cpu|pc_control_unit:pcu
 20. Parameter Settings for User Entity Instance: cpu:cpu|pc_control_unit:pcu|flopenr:flagreg1
 21. Parameter Settings for User Entity Instance: cpu:cpu|pc_control_unit:pcu|flopenr:flagreg2
 22. Parameter Settings for User Entity Instance: cpu:cpu|pc_control_unit:pcu|flopr:pcreg
 23. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp
 24. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|mux2:ra2mux
 25. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex
 26. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|alu_lanes:alu_lanes
 27. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_1
 28. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_2
 29. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_3
 30. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_4
 31. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_5
 32. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_6
 33. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu1
 34. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu2
 35. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu3
 36. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu4
 37. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu5
 38. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu6
 39. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem
 40. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb
 41. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|mux2_vec:res_mux
 42. Parameter Settings for Inferred Entity Instance: data_mem:data_mem|altsyncram:RAM_rtl_0
 43. Parameter Settings for Inferred Entity Instance: cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|altshift_taps:FlagsWriteE_rtl_0
 44. altsyncram Parameter Settings by Entity Instance
 45. altshift_taps Parameter Settings by Entity Instance
 46. Port Connectivity Checks: "cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb"
 47. Port Connectivity Checks: "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu6"
 48. Port Connectivity Checks: "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu5"
 49. Port Connectivity Checks: "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu4"
 50. Port Connectivity Checks: "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu3"
 51. Port Connectivity Checks: "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu2"
 52. Port Connectivity Checks: "cpu:cpu|datapath:dp"
 53. Port Connectivity Checks: "cpu:cpu|pc_control_unit:pcu|flopenr:flagreg2"
 54. Port Connectivity Checks: "cpu:cpu"
 55. Post-Synthesis Netlist Statistics for Top Partition
 56. Elapsed Time Per Partition
 57. Analysis & Synthesis Messages
 58. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 17 23:33:27 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; VECTOR_CPU                                  ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 2,243                                       ;
;     Total combinational functions  ; 2,097                                       ;
;     Dedicated logic registers      ; 1,078                                       ;
; Total registers                    ; 1078                                        ;
; Total pins                         ; 4                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,932                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                            ; top                ; VECTOR_CPU         ;
; Family name                                                      ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                             ;
+----------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                                    ; Library ;
+----------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; MODULES/inst_mem_init.dat                    ; yes             ; User Unspecified File                                 ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/inst_mem_init.dat                    ;         ;
; MODULES/data_mem_init.dat                    ; yes             ; User Unspecified File                                 ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/data_mem_init.dat                    ;         ;
; MODULES/top.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/top.sv                               ;         ;
; MODULES/segment_mem_wb.sv                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/segment_mem_wb.sv                    ;         ;
; MODULES/segment_if_id.sv                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/segment_if_id.sv                     ;         ;
; MODULES/segment_id_ex.sv                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/segment_id_ex.sv                     ;         ;
; MODULES/segment_ex_mem.sv                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/segment_ex_mem.sv                    ;         ;
; MODULES/regfile.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/regfile.sv                           ;         ;
; MODULES/pc_control_unit.sv                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/pc_control_unit.sv                   ;         ;
; MODULES/mux3.sv                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv                              ;         ;
; MODULES/mux2_vec.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux2_vec.sv                          ;         ;
; MODULES/mux2.sv                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux2.sv                              ;         ;
; MODULES/instr_mem.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/instr_mem.sv                         ;         ;
; MODULES/flopr.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/flopr.sv                             ;         ;
; MODULES/flopenr.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/flopenr.sv                           ;         ;
; MODULES/datapath.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv                          ;         ;
; MODULES/data_mem.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/data_mem.sv                          ;         ;
; MODULES/cpu.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/cpu.sv                               ;         ;
; MODULES/control_unit.sv                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/control_unit.sv                      ;         ;
; MODULES/alu_lanes.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu_lanes.sv                         ;         ;
; MODULES/alu_defs.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu_defs.sv                          ;         ;
; MODULES/alu.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv                               ;         ;
; MODULES/address_offset.sv                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/address_offset.sv                    ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                           ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                    ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                              ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                           ;         ;
; aglobal201.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                           ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                            ;         ;
; altrom.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                               ;         ;
; altram.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                               ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                             ;         ;
; db/altsyncram_39i1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/altsyncram_39i1.tdf                       ;         ;
; db/vector_cpu.ram0_data_mem_73ff31ea.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/vector_cpu.ram0_data_mem_73ff31ea.hdl.mif ;         ;
; altshift_taps.tdf                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                                                        ;         ;
; lpm_counter.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                          ;         ;
; lpm_compare.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                          ;         ;
; lpm_constant.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                         ;         ;
; db/shift_taps_4om.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/shift_taps_4om.tdf                        ;         ;
; db/altsyncram_jc61.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/altsyncram_jc61.tdf                       ;         ;
; db/add_sub_s7e.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/add_sub_s7e.tdf                           ;         ;
; db/cntr_0tf.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/cntr_0tf.tdf                              ;         ;
; db/cmpr_ikc.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/cmpr_ikc.tdf                              ;         ;
; db/cntr_jch.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/cntr_jch.tdf                              ;         ;
+----------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 4                ;
; Total memory bits        ; 4932             ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 1138             ;
; Total fan-out            ; 11138            ;
; Average fan-out          ; 3.43             ;
+--------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                        ; Entity Name     ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |top                                            ; 2097 (1)            ; 1078 (0)                  ; 4932        ; 0            ; 0       ; 0         ; 0         ; 4    ; 0            ; |top                                                                                                                                       ; top             ; work         ;
;    |cpu:cpu|                                    ; 2012 (0)            ; 1077 (0)                  ; 36          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu                                                                                                                               ; cpu             ; work         ;
;       |control_unit:cn|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|control_unit:cn                                                                                                               ; control_unit    ; work         ;
;       |datapath:dp|                             ; 1982 (0)            ; 1068 (0)                  ; 36          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|datapath:dp                                                                                                                   ; datapath        ; work         ;
;          |alu_lanes:alu_lanes|                  ; 429 (16)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes                                                                                               ; alu_lanes       ; work         ;
;             |alu:alu1|                          ; 71 (71)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu1                                                                                      ; alu             ; work         ;
;             |alu:alu2|                          ; 51 (51)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu2                                                                                      ; alu             ; work         ;
;             |alu:alu3|                          ; 51 (51)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu3                                                                                      ; alu             ; work         ;
;             |alu:alu4|                          ; 51 (51)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu4                                                                                      ; alu             ; work         ;
;             |alu:alu5|                          ; 51 (51)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu5                                                                                      ; alu             ; work         ;
;             |alu:alu6|                          ; 51 (51)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu6                                                                                      ; alu             ; work         ;
;             |mux3:mux3_1|                       ; 42 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_1                                                                                   ; mux3            ; work         ;
;             |mux3:mux3_2|                       ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_2                                                                                   ; mux3            ; work         ;
;             |mux3:mux3_3|                       ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_3                                                                                   ; mux3            ; work         ;
;             |mux3:mux3_4|                       ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_4                                                                                   ; mux3            ; work         ;
;             |mux3:mux3_5|                       ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_5                                                                                   ; mux3            ; work         ;
;             |mux3:mux3_6|                       ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_6                                                                                   ; mux3            ; work         ;
;          |mux2:ra2mux|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|datapath:dp|mux2:ra2mux                                                                                                       ; mux2            ; work         ;
;          |regfile:reg_file|                     ; 1410 (1410)         ; 720 (720)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|datapath:dp|regfile:reg_file                                                                                                  ; regfile         ; work         ;
;          |segment_ex_mem:seg_ex_mem|            ; 77 (77)             ; 132 (132)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem                                                                                         ; segment_ex_mem  ; work         ;
;          |segment_id_ex:seg_id_ex|              ; 63 (54)             ; 116 (110)                 ; 36          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex                                                                                           ; segment_id_ex   ; work         ;
;             |altshift_taps:FlagsWriteE_rtl_0|   ; 9 (0)               ; 6 (0)                     ; 36          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|altshift_taps:FlagsWriteE_rtl_0                                                           ; altshift_taps   ; work         ;
;                |shift_taps_4om:auto_generated|  ; 9 (2)               ; 6 (3)                     ; 36          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|altshift_taps:FlagsWriteE_rtl_0|shift_taps_4om:auto_generated                             ; shift_taps_4om  ; work         ;
;                   |altsyncram_jc61:altsyncram4| ; 0 (0)               ; 0 (0)                     ; 36          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|altshift_taps:FlagsWriteE_rtl_0|shift_taps_4om:auto_generated|altsyncram_jc61:altsyncram4 ; altsyncram_jc61 ; work         ;
;                   |cntr_0tf:cntr1|              ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|altshift_taps:FlagsWriteE_rtl_0|shift_taps_4om:auto_generated|cntr_0tf:cntr1              ; cntr_0tf        ; work         ;
;                   |cntr_jch:cntr5|              ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|altshift_taps:FlagsWriteE_rtl_0|shift_taps_4om:auto_generated|cntr_jch:cntr5              ; cntr_jch        ; work         ;
;          |segment_if_id:seg_if_id|              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|datapath:dp|segment_if_id:seg_if_id                                                                                           ; segment_if_id   ; work         ;
;          |segment_mem_wb:seg_mem_wb|            ; 0 (0)               ; 84 (84)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb                                                                                         ; segment_mem_wb  ; work         ;
;       |pc_control_unit:pcu|                     ; 23 (13)             ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|pc_control_unit:pcu                                                                                                           ; pc_control_unit ; work         ;
;          |flopenr:flagreg1|                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|pc_control_unit:pcu|flopenr:flagreg1                                                                                          ; flopenr         ; work         ;
;          |flopr:pcreg|                          ; 10 (10)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:cpu|pc_control_unit:pcu|flopr:pcreg                                                                                               ; flopr           ; work         ;
;    |data_mem:data_mem|                          ; 48 (48)             ; 1 (1)                     ; 4896        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|data_mem:data_mem                                                                                                                     ; data_mem        ; work         ;
;       |altsyncram:RAM_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 4896        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|data_mem:data_mem|altsyncram:RAM_rtl_0                                                                                                ; altsyncram      ; work         ;
;          |altsyncram_39i1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 4896        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|data_mem:data_mem|altsyncram:RAM_rtl_0|altsyncram_39i1:auto_generated                                                                 ; altsyncram_39i1 ; work         ;
;    |instr_mem:instr_mem|                        ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|instr_mem:instr_mem                                                                                                                   ; instr_mem       ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------+
; Name                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------+
; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|altshift_taps:FlagsWriteE_rtl_0|shift_taps_4om:auto_generated|altsyncram_jc61:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 12           ; 3            ; 12           ; 36   ; None                                         ;
; data_mem:data_mem|altsyncram:RAM_rtl_0|altsyncram_39i1:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 102          ; 48           ; 102          ; 48           ; 4896 ; db/VECTOR_CPU.ram0_data_mem_73ff31ea.hdl.mif ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                     ;
+-----------------------------------------------------------------+----------------------------------------------------------------------+
; Register name                                                   ; Reason for Removal                                                   ;
+-----------------------------------------------------------------+----------------------------------------------------------------------+
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[5][7]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[5][6]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[5][5]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[5][4]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[5][3]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[5][2]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[5][1]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[5][0]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[4][7]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[4][6]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[4][5]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[4][4]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[4][3]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[4][2]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[4][1]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[5][7]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[5][6]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[5][5]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[5][4]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[5][3]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[5][2]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[5][1]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[5][0]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[4][7]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[4][6]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[4][5]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[4][4]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[4][3]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[4][2]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[4][1]        ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[1][7]        ; Merged with cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[2][0] ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|AddressM[8]       ; Merged with cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[1][0] ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|AddressM[7]       ; Merged with cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[0][7] ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|AddressM[6]       ; Merged with cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[0][6] ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|AddressM[5]       ; Merged with cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[0][5] ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|AddressM[4]       ; Merged with cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[0][4] ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|AddressM[3]       ; Merged with cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[0][3] ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|AddressM[2]       ; Merged with cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[0][2] ;
; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[1][7]        ; Merged with cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[2][0] ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|SPWriteM          ; Merged with cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|MemWriteM  ;
; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|SPWriteE            ; Merged with cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|MemWriteE    ;
; cpu:cpu|datapath:dp|segment_if_id:seg_if_id|InstrD[16,21,24,27] ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|ALUControlE[0]      ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|ImmE[7]             ; Stuck at GND due to stuck port data_in                               ;
; cpu:cpu|datapath:dp|segment_if_id:seg_if_id|InstrD[17]          ; Merged with cpu:cpu|datapath:dp|segment_if_id:seg_if_id|InstrD[20]   ;
; cpu:cpu|datapath:dp|segment_if_id:seg_if_id|InstrD[23]          ; Merged with cpu:cpu|datapath:dp|segment_if_id:seg_if_id|InstrD[19]   ;
; cpu:cpu|datapath:dp|segment_if_id:seg_if_id|InstrD[14]          ; Merged with cpu:cpu|datapath:dp|segment_if_id:seg_if_id|InstrD[13]   ;
; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|ImmE[4]             ; Merged with cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|ImmE[5]      ;
; cpu:cpu|pc_control_unit:pcu|flopr:pcreg|q[9..31]                ; Lost fanout                                                          ;
; Total Number of Removed Registers = 74                          ;                                                                      ;
+-----------------------------------------------------------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                       ;
+----------------------------------------------------------+---------------------------+------------------------------------------------------------+
; Register name                                            ; Reason for Removal        ; Registers Removed due to This Register                     ;
+----------------------------------------------------------+---------------------------+------------------------------------------------------------+
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[5][7] ; Stuck at GND              ; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[5][7]   ;
;                                                          ; due to stuck port data_in ;                                                            ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[5][6] ; Stuck at GND              ; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[5][6]   ;
;                                                          ; due to stuck port data_in ;                                                            ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[5][5] ; Stuck at GND              ; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[5][5]   ;
;                                                          ; due to stuck port data_in ;                                                            ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[5][4] ; Stuck at GND              ; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[5][4]   ;
;                                                          ; due to stuck port data_in ;                                                            ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[5][3] ; Stuck at GND              ; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[5][3]   ;
;                                                          ; due to stuck port data_in ;                                                            ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[5][2] ; Stuck at GND              ; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[5][2]   ;
;                                                          ; due to stuck port data_in ;                                                            ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[5][1] ; Stuck at GND              ; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[5][1]   ;
;                                                          ; due to stuck port data_in ;                                                            ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[5][0] ; Stuck at GND              ; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[5][0]   ;
;                                                          ; due to stuck port data_in ;                                                            ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[4][7] ; Stuck at GND              ; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[4][7]   ;
;                                                          ; due to stuck port data_in ;                                                            ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[4][6] ; Stuck at GND              ; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[4][6]   ;
;                                                          ; due to stuck port data_in ;                                                            ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[4][5] ; Stuck at GND              ; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[4][5]   ;
;                                                          ; due to stuck port data_in ;                                                            ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[4][4] ; Stuck at GND              ; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[4][4]   ;
;                                                          ; due to stuck port data_in ;                                                            ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[4][3] ; Stuck at GND              ; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[4][3]   ;
;                                                          ; due to stuck port data_in ;                                                            ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[4][2] ; Stuck at GND              ; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[4][2]   ;
;                                                          ; due to stuck port data_in ;                                                            ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WD1M[4][1] ; Stuck at GND              ; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WD1W[4][1]   ;
;                                                          ; due to stuck port data_in ;                                                            ;
; cpu:cpu|datapath:dp|segment_if_id:seg_if_id|InstrD[27]   ; Stuck at GND              ; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|ALUControlE[0] ;
;                                                          ; due to stuck port data_in ;                                                            ;
; cpu:cpu|datapath:dp|segment_if_id:seg_if_id|InstrD[16]   ; Stuck at GND              ; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|ImmE[7]        ;
;                                                          ; due to stuck port data_in ;                                                            ;
+----------------------------------------------------------+---------------------------+------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1078  ;
; Number of registers using Synchronous Clear  ; 63    ;
; Number of registers using Synchronous Load   ; 130   ;
; Number of registers using Asynchronous Clear ; 354   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 727   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                               ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------+---------+
; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|altshift_taps:FlagsWriteE_rtl_0|shift_taps_4om:auto_generated|dffe6 ; 12      ;
; Total number of inverted registers = 1                                                                          ;         ;
+-----------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                     ;
+---------------------------------------------------------------------+---------------------------------------------------------------+------------+
; Register Name                                                       ; Megafunction                                                  ; Type       ;
+---------------------------------------------------------------------+---------------------------------------------------------------+------------+
; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|ReadDataW[0..5][0..7] ; data_mem:data_mem|RAM_rtl_0                                   ; RAM        ;
; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|FlagsWriteW           ; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|FlagsWriteE_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|FlagsWriteM           ; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|FlagsWriteE_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|FlagsWriteE             ; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|FlagsWriteE_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|RA1W[0..3]            ; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|FlagsWriteE_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|RA1M[0..3]            ; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|FlagsWriteE_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|RA1E[0..3]              ; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|FlagsWriteE_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|MemtoRegW             ; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|FlagsWriteE_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|MemtoRegM             ; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|FlagsWriteE_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|MemtoRegE               ; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|FlagsWriteE_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|RegWriteW             ; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|FlagsWriteE_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|RegWriteM             ; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|FlagsWriteE_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|RegWriteE               ; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|FlagsWriteE_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|LDFlagW               ; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|FlagsWriteE_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|LDFlagM               ; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|FlagsWriteE_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|LDFlagE                 ; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|FlagsWriteE_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb|WA3W[0..3]            ; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|FlagsWriteE_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|WA3M[0..3]            ; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|FlagsWriteE_rtl_0 ; SHIFT_TAPS ;
; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|WA3E[0..3]              ; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|FlagsWriteE_rtl_0 ; SHIFT_TAPS ;
+---------------------------------------------------------------------+---------------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[0][0][1]               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[1][4][3]               ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[1][1][3]               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[2][4][4]               ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[2][0][6]               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[3][5][3]               ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[3][0][5]               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[4][5][7]               ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[4][2][5]               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[5][5][1]               ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[5][2][5]               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[6][4][4]               ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[6][0][0]               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[7][4][4]               ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[7][0][2]               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[8][5][7]               ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[8][0][1]               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[9][5][1]               ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[9][2][3]               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[10][4][6]              ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[10][1][6]              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[11][5][4]              ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[11][3][7]              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[12][5][4]              ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[12][0][3]              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[13][5][4]              ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[13][0][0]              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[14][4][2]              ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[14][3][5]              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[0][5][4]               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[0][4][5]               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[0][3][1]               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[0][2][4]               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|cpu:cpu|datapath:dp|regfile:reg_file|rf[0][1][1]               ;
; 16:1               ; 48 bits   ; 480 LEs       ; 480 LEs              ; 0 LEs                  ; Yes        ; |top|cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|RD1E[3][5]         ;
; 9:1                ; 48 bits   ; 288 LEs       ; 240 LEs              ; 48 LEs                 ; Yes        ; |top|cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|RD2E[5][5]         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|ALUOutputM[5][6] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|ALUOutputM[4][5] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|ALUOutputM[3][7] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|ALUOutputM[2][5] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|ALUOutputM[1][5] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |top|cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|ALUOutputM[5][2] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |top|cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|ALUOutputM[4][2] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |top|cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|ALUOutputM[3][3] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |top|cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|ALUOutputM[2][2] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |top|cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|ALUOutputM[1][3] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|ALUOutputM[5][1] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|ALUOutputM[4][0] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|ALUOutputM[3][0] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|ALUOutputM[2][0] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|ALUOutputM[1][0] ;
; 13:1               ; 25 bits   ; 200 LEs       ; 25 LEs               ; 175 LEs                ; Yes        ; |top|cpu:cpu|pc_control_unit:pcu|flopr:pcreg|q[8]                   ;
; 13:1               ; 5 bits    ; 40 LEs        ; 5 LEs                ; 35 LEs                 ; Yes        ; |top|cpu:cpu|pc_control_unit:pcu|flopr:pcreg|q[6]                   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|Mux6                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_3|y[7]       ;
; 3:1                ; 42 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_1|y[4]       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu1|Mux4          ;
; 8:1                ; 30 bits   ; 150 LEs       ; 0 LEs                ; 150 LEs                ; No         ; |top|cpu:cpu|pc_control_unit:pcu|Add0                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu1|Mux2          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu1|Mux0          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for data_mem:data_mem|altsyncram:RAM_rtl_0|altsyncram_39i1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|altshift_taps:FlagsWriteE_rtl_0|shift_taps_4om:auto_generated|altsyncram_jc61:altsyncram4 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; I              ; 32    ; Signed Integer                             ;
; N              ; 8     ; Signed Integer                             ;
; R              ; 6     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; I              ; 32    ; Signed Integer              ;
; N              ; 8     ; Signed Integer              ;
; R              ; 6     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|pc_control_unit:pcu ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; I              ; 32    ; Signed Integer                                  ;
; N              ; 8     ; Signed Integer                                  ;
; R              ; 6     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|pc_control_unit:pcu|flopenr:flagreg1 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|pc_control_unit:pcu|flopenr:flagreg2 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|pc_control_unit:pcu|flopr:pcreg ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; I              ; 32    ; Signed Integer                          ;
; N              ; 8     ; Signed Integer                          ;
; R              ; 6     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|mux2:ra2mux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                  ;
; R              ; 6     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|alu_lanes:alu_lanes ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_3 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_4 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_5 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_6 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu1 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu2 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu3 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu4 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu5 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu6 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; I              ; 32    ; Signed Integer                                                    ;
; N              ; 8     ; Signed Integer                                                    ;
; R              ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; I              ; 32    ; Signed Integer                                                    ;
; N              ; 8     ; Signed Integer                                                    ;
; R              ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|mux2_vec:res_mux ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; N              ; 8     ; Signed Integer                                           ;
; R              ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_mem:data_mem|altsyncram:RAM_rtl_0            ;
+------------------------------------+----------------------------------------------+----------------+
; Parameter Name                     ; Value                                        ; Type           ;
+------------------------------------+----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped        ;
; WIDTH_A                            ; 48                                           ; Untyped        ;
; WIDTHAD_A                          ; 7                                            ; Untyped        ;
; NUMWORDS_A                         ; 102                                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WIDTH_B                            ; 48                                           ; Untyped        ;
; WIDTHAD_B                          ; 7                                            ; Untyped        ;
; NUMWORDS_B                         ; 102                                          ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; INIT_FILE                          ; db/VECTOR_CPU.ram0_data_mem_73ff31ea.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_39i1                              ; Untyped        ;
+------------------------------------+----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|altshift_taps:FlagsWriteE_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                       ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                    ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                    ;
; WIDTH          ; 12             ; Untyped                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                    ;
; CBXI_PARAMETER ; shift_taps_4om ; Untyped                                                                                    ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; data_mem:data_mem|altsyncram:RAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 48                                     ;
;     -- NUMWORDS_A                         ; 102                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 48                                     ;
;     -- NUMWORDS_B                         ; 102                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                      ;
+----------------------------+-----------------------------------------------------------------------------+
; Name                       ; Value                                                                       ;
+----------------------------+-----------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                           ;
; Entity Instance            ; cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|altshift_taps:FlagsWriteE_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                           ;
;     -- TAP_DISTANCE        ; 3                                                                           ;
;     -- WIDTH               ; 12                                                                          ;
+----------------------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb"                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VSIFlagW[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu6"                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ALUFlags ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu5"                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ALUFlags ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu4"                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ALUFlags ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu3"                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ALUFlags ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu2"                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ALUFlags ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|datapath:dp"                                                                         ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; InstrD[24..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|pc_control_unit:pcu|flopenr:flagreg2" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; d    ; Input ; Info     ; Stuck at VCC                                   ;
+------+-------+----------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu"                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; COMFlag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 4                           ;
; cycloneiii_ff         ; 1078                        ;
;     CLR               ; 288                         ;
;     CLR SCLR SLD      ; 48                          ;
;     CLR SLD           ; 10                          ;
;     ENA               ; 647                         ;
;     ENA CLR           ; 8                           ;
;     ENA SCLR SLD      ; 15                          ;
;     ENA SLD           ; 57                          ;
;     plain             ; 5                           ;
; cycloneiii_lcell_comb ; 2097                        ;
;     arith             ; 89                          ;
;         2 data inputs ; 39                          ;
;         3 data inputs ; 50                          ;
;     normal            ; 2008                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 242                         ;
;         3 data inputs ; 739                         ;
;         4 data inputs ; 1019                        ;
; cycloneiii_ram_block  ; 60                          ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 4.21                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed May 17 23:33:08 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VECTOR_CPU -c VECTOR_CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/tb_top_modules.sv
    Info (12023): Found entity 1: TB_TOP_MODULES File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/TESTBENCHES/TB_TOP_MODULES.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/tb_top.sv
    Info (12023): Found entity 1: TB_TOP File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/TESTBENCHES/TB_TOP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/tb_reg_file.sv
    Info (12023): Found entity 1: TB_REG_FILE File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/TESTBENCHES/TB_REG_FILE.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/tb_pc_control_unit.sv
    Info (12023): Found entity 1: TB_PC_CONTROL_UNIT File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/TESTBENCHES/TB_PC_CONTROL_UNIT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/tb_dmem.sv
    Info (12023): Found entity 1: TB_DMEM File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/TESTBENCHES/TB_DMEM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/tb_datapath_modules.sv
    Info (12023): Found entity 1: TB_DATAPATH_MODULES File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/TESTBENCHES/TB_DATAPATH_MODULES.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/tb_alu_lanes.sv
    Info (12023): Found entity 1: TB_ALU_LANES File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/TESTBENCHES/TB_ALU_LANES.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/tb_alu.sv
    Info (12023): Found entity 1: TB_ALU File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/TESTBENCHES/TB_ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/top.sv
    Info (12023): Found entity 1: top File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/segment_mem_wb.sv
    Info (12023): Found entity 1: segment_mem_wb File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/segment_mem_wb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/segment_if_id.sv
    Info (12023): Found entity 1: segment_if_id File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/segment_if_id.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/segment_id_ex.sv
    Info (12023): Found entity 1: segment_id_ex File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/segment_id_ex.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/segment_ex_mem.sv
    Info (12023): Found entity 1: segment_ex_mem File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/segment_ex_mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/pc_control_unit.sv
    Info (12023): Found entity 1: pc_control_unit File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/pc_control_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/mux3.sv
    Info (12023): Found entity 1: mux3 File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/mux2_vec.sv
    Info (12023): Found entity 1: mux2_vec File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux2_vec.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/mux2.sv
    Info (12023): Found entity 1: mux2 File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/instr_mem.sv
    Info (12023): Found entity 1: instr_mem File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/instr_mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/flopr.sv
    Info (12023): Found entity 1: flopr File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/flopr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/flopenr.sv
    Info (12023): Found entity 1: flopenr File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/flopenr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/data_mem.sv
    Info (12023): Found entity 1: data_mem File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/data_mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/cpu.sv
    Info (12023): Found entity 1: cpu File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/cpu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/control_unit.sv
    Info (12023): Found entity 1: control_unit File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/control_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/clockdivider.sv
    Info (12023): Found entity 1: clockDivider File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/clockDivider.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/clock_manager.sv
    Info (12023): Found entity 1: clock_manager File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/clock_manager.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/alu_lanes.sv
    Info (12023): Found entity 1: alu_lanes File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu_lanes.sv Line: 1
Info (12021): Found 1 design units, including 0 entities, in source file modules/alu_defs.sv
    Info (12022): Found design unit 1: alu_defs (SystemVerilog) File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu_defs.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/address_offset.sv
    Info (12023): Found entity 1: address_offset File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/address_offset.sv Line: 1
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:cpu" File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/top.sv Line: 51
Info (12128): Elaborating entity "pc_control_unit" for hierarchy "cpu:cpu|pc_control_unit:pcu" File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/cpu.sv Line: 36
Info (12128): Elaborating entity "flopenr" for hierarchy "cpu:cpu|pc_control_unit:pcu|flopenr:flagreg1" File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/pc_control_unit.sv Line: 27
Info (12128): Elaborating entity "flopenr" for hierarchy "cpu:cpu|pc_control_unit:pcu|flopenr:flagreg2" File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/pc_control_unit.sv Line: 37
Info (12128): Elaborating entity "flopr" for hierarchy "cpu:cpu|pc_control_unit:pcu|flopr:pcreg" File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/pc_control_unit.sv Line: 47
Info (12128): Elaborating entity "control_unit" for hierarchy "cpu:cpu|control_unit:cn" File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/cpu.sv Line: 60
Info (12128): Elaborating entity "datapath" for hierarchy "cpu:cpu|datapath:dp" File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/cpu.sv Line: 88
Info (12128): Elaborating entity "segment_if_id" for hierarchy "cpu:cpu|datapath:dp|segment_if_id:seg_if_id" File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv Line: 31
Info (12128): Elaborating entity "mux2" for hierarchy "cpu:cpu|datapath:dp|mux2:ra2mux" File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv Line: 45
Info (12128): Elaborating entity "regfile" for hierarchy "cpu:cpu|datapath:dp|regfile:reg_file" File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv Line: 73
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rf" into its bus
Info (12128): Elaborating entity "segment_id_ex" for hierarchy "cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex" File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv Line: 117
Info (12128): Elaborating entity "address_offset" for hierarchy "cpu:cpu|datapath:dp|address_offset:offset_model" File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv Line: 130
Warning (10230): Verilog HDL assignment warning at address_offset.sv(10): truncated value with size 49 to match size of target (48) File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/address_offset.sv Line: 10
Info (12128): Elaborating entity "alu_lanes" for hierarchy "cpu:cpu|datapath:dp|alu_lanes:alu_lanes" File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv Line: 147
Warning (10036): Verilog HDL or VHDL warning at alu_lanes.sv(25): object "ALUFlags2" assigned a value but never read File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu_lanes.sv Line: 25
Warning (10036): Verilog HDL or VHDL warning at alu_lanes.sv(26): object "ALUFlags3" assigned a value but never read File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu_lanes.sv Line: 26
Warning (10036): Verilog HDL or VHDL warning at alu_lanes.sv(27): object "ALUFlags4" assigned a value but never read File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu_lanes.sv Line: 27
Warning (10036): Verilog HDL or VHDL warning at alu_lanes.sv(28): object "ALUFlags5" assigned a value but never read File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu_lanes.sv Line: 28
Warning (10036): Verilog HDL or VHDL warning at alu_lanes.sv(29): object "ALUFlags6" assigned a value but never read File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu_lanes.sv Line: 29
Info (12128): Elaborating entity "mux3" for hierarchy "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_1" File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu_lanes.sv Line: 39
Warning (10230): Verilog HDL assignment warning at mux3.sv(11): truncated value with size 32 to match size of target (8) File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 11
Info (12128): Elaborating entity "alu" for hierarchy "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu1" File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu_lanes.sv Line: 46
Info (12128): Elaborating entity "segment_ex_mem" for hierarchy "cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem" File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv Line: 193
Info (12128): Elaborating entity "segment_mem_wb" for hierarchy "cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb" File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv Line: 229
Info (12128): Elaborating entity "mux2_vec" for hierarchy "cpu:cpu|datapath:dp|mux2_vec:res_mux" File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv Line: 242
Info (12128): Elaborating entity "instr_mem" for hierarchy "instr_mem:instr_mem" File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/top.sv Line: 60
Warning (10850): Verilog HDL warning at instr_mem.sv(13): number of words (31) in memory file does not match the number of elements in the address range [0:100] File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/instr_mem.sv Line: 13
Warning (10030): Net "RAM.data_a" at instr_mem.sv(15) has no driver or initial value, using a default initial value '0' File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/instr_mem.sv Line: 15
Warning (10030): Net "RAM.waddr_a" at instr_mem.sv(15) has no driver or initial value, using a default initial value '0' File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/instr_mem.sv Line: 15
Warning (10030): Net "RAM.we_a" at instr_mem.sv(15) has no driver or initial value, using a default initial value '0' File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/instr_mem.sv Line: 15
Info (12128): Elaborating entity "data_mem" for hierarchy "data_mem:data_mem" File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/top.sv Line: 72
Warning (10850): Verilog HDL warning at data_mem.sv(14): number of words (1) in memory file does not match the number of elements in the address range [0:101] File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/data_mem.sv Line: 14
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu6|result_o[0]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu6|result_o[1]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu6|result_o[2]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu6|result_o[3]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu6|result_o[4]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu6|result_o[5]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu6|result_o[6]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu6|result_o[7]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu5|result_o[0]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu5|result_o[1]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu5|result_o[2]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu5|result_o[3]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu5|result_o[4]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu5|result_o[5]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu5|result_o[6]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu5|result_o[7]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu4|result_o[0]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu4|result_o[1]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu4|result_o[2]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu4|result_o[3]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu4|result_o[4]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu4|result_o[5]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu4|result_o[6]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu4|result_o[7]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu3|result_o[0]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu3|result_o[1]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu3|result_o[2]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu3|result_o[3]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu3|result_o[4]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu3|result_o[5]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu3|result_o[6]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu3|result_o[7]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu2|result_o[0]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu2|result_o[1]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu2|result_o[2]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu2|result_o[3]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu2|result_o[4]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu2|result_o[5]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu2|result_o[6]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu2|result_o[7]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu1|ALUFlags[0]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 11
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu1|result_o[0]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu1|result_o[1]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu1|result_o[2]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu1|result_o[3]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu1|result_o[4]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu1|result_o[5]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu1|result_o[6]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu1|result_r[8]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 14
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_6|y[7]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_6|y[6]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_6|y[5]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_6|y[4]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_6|y[3]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_6|y[2]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_6|y[1]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_6|y[0]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_5|y[7]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_5|y[6]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_5|y[5]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_5|y[4]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_5|y[3]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_5|y[2]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_5|y[1]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_5|y[0]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_4|y[7]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_4|y[6]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_4|y[5]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_4|y[4]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_4|y[3]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_4|y[2]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_4|y[1]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_4|y[0]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_3|y[7]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_3|y[6]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_3|y[5]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_3|y[4]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_3|y[3]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_3|y[2]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_3|y[1]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_3|y[0]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_2|y[7]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_2|y[6]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_2|y[5]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_2|y[4]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_2|y[3]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_2|y[2]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_2|y[1]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_2|y[0]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_1|y[7]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_1|y[6]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_1|y[5]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_1|y[4]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_1|y[3]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_1|y[2]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_1|y[1]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_1|y[0]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv Line: 9
    Warning (13049): Converted tri-state buffer "cpu:cpu|control_unit:cn|RegSrc" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/control_unit.sv Line: 6
    Warning (13049): Converted tri-state buffer "cpu:cpu|control_unit:cn|ALUControl[2]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/control_unit.sv Line: 10
    Warning (13049): Converted tri-state buffer "cpu:cpu|control_unit:cn|ALUControl[1]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/control_unit.sv Line: 10
    Warning (13049): Converted tri-state buffer "cpu:cpu|control_unit:cn|ALUControl[0]" feeding internal logic into a wire File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/control_unit.sv Line: 10
Warning (276027): Inferred dual-clock RAM node "data_mem:data_mem|RAM_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "instr_mem:instr_mem|RAM" is uninferred due to asynchronous read logic File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/instr_mem.sv Line: 15
Critical Warning (127005): Memory depth (128) in the design file differs from memory depth (101) in the Memory Initialization File "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/VECTOR_CPU.ram0_instr_mem_8ff0214b.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/VECTOR_CPU.ram0_instr_mem_8ff0214b.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem:data_mem|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 48
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 102
        Info (286033): Parameter WIDTH_B set to 48
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 102
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/VECTOR_CPU.ram0_data_mem_73ff31ea.hdl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|FlagsWriteE_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 12
Info (12130): Elaborated megafunction instantiation "data_mem:data_mem|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "data_mem:data_mem|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "48"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "102"
    Info (12134): Parameter "WIDTH_B" = "48"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "102"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/VECTOR_CPU.ram0_data_mem_73ff31ea.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_39i1.tdf
    Info (12023): Found entity 1: altsyncram_39i1 File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/altsyncram_39i1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|altshift_taps:FlagsWriteE_rtl_0"
Info (12133): Instantiated megafunction "cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|altshift_taps:FlagsWriteE_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_4om.tdf
    Info (12023): Found entity 1: shift_taps_4om File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/shift_taps_4om.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jc61.tdf
    Info (12023): Found entity 1: altsyncram_jc61 File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/altsyncram_jc61.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_s7e.tdf
    Info (12023): Found entity 1: add_sub_s7e File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/add_sub_s7e.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0tf.tdf
    Info (12023): Found entity 1: cntr_0tf File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/cntr_0tf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ikc.tdf
    Info (12023): Found entity 1: cmpr_ikc File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/cmpr_ikc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jch.tdf
    Info (12023): Found entity 1: cntr_jch File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/cntr_jch.tdf Line: 26
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu1|ALUFlags[1]" to the node "cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|ALUFlagsM[1]" into an OR gate File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu1|result_o[7]" to the node "cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem|ALUOutputM[0][7]" into an OR gate File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv Line: 9
Info (13000): Registers with preset signals will power-up high File: C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/shift_taps_4om.tdf Line: 42
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 23 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/output_files/VECTOR_CPU.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2376 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 2312 logic cells
    Info (21064): Implemented 60 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 121 warnings
    Info: Peak virtual memory: 4874 megabytes
    Info: Processing ended: Wed May 17 23:33:27 2023
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/output_files/VECTOR_CPU.map.smsg.


