
*** Running vivado
    with args -log clk_gen.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_gen.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source clk_gen.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1697.875 ; gain = 25.023 ; free physical = 10724 ; free virtual = 14675
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_gen
Command: synth_design -top clk_gen -part xcku040-ffva1156-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4226
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/amd/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2699.164 ; gain = 374.770 ; free physical = 9667 ; free virtual = 13618
Synthesis current peak Physical Memory [PSS] (MB): peak = 2112.455; parent = 1902.840; children = 209.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3724.266; parent = 2699.168; children = 1025.098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.gen/sources_1/ip/clk_gen/clk_gen.v:69]
INFO: [Synth 8-6157] synthesizing module 'clk_gen_clk_wiz' [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.gen/sources_1/ip/clk_gen/clk_gen_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/amd/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/amd/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'MMCME3_ADV' [/opt/amd/Vivado/2022.2/scripts/rt/data/unisim_comp.v:80043]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 12.375000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.750000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME3_ADV' (0#1) [/opt/amd/Vivado/2022.2/scripts/rt/data/unisim_comp.v:80043]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/amd/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/amd/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen_clk_wiz' (0#1) [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.gen/sources_1/ip/clk_gen/clk_gen_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (0#1) [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.gen/sources_1/ip/clk_gen/clk_gen.v:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2767.133 ; gain = 442.738 ; free physical = 9754 ; free virtual = 13704
Synthesis current peak Physical Memory [PSS] (MB): peak = 2112.455; parent = 1902.840; children = 209.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3792.234; parent = 2767.137; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2784.945 ; gain = 460.551 ; free physical = 9754 ; free virtual = 13704
Synthesis current peak Physical Memory [PSS] (MB): peak = 2112.455; parent = 1902.840; children = 209.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3810.047; parent = 2784.949; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2784.945 ; gain = 460.551 ; free physical = 9754 ; free virtual = 13704
Synthesis current peak Physical Memory [PSS] (MB): peak = 2112.455; parent = 1902.840; children = 209.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3810.047; parent = 2784.949; children = 1025.098
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2790.883 ; gain = 0.000 ; free physical = 9740 ; free virtual = 13691
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.gen/sources_1/ip/clk_gen/clk_gen_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.gen/sources_1/ip/clk_gen/clk_gen_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.gen/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.gen/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'inst'
Parsing XDC File [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.gen/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'inst'
Finished Parsing XDC File [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.gen/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.gen/sources_1/ip/clk_gen/clk_gen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_gen_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_gen_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.runs/clk_gen_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.runs/clk_gen_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2843.711 ; gain = 0.000 ; free physical = 9707 ; free virtual = 13658
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2843.711 ; gain = 0.000 ; free physical = 9707 ; free virtual = 13658
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/amd/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2843.711 ; gain = 519.316 ; free physical = 9739 ; free virtual = 13691
Synthesis current peak Physical Memory [PSS] (MB): peak = 2112.455; parent = 1902.840; children = 209.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3868.812; parent = 2843.715; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2843.711 ; gain = 519.316 ; free physical = 9739 ; free virtual = 13691
Synthesis current peak Physical Memory [PSS] (MB): peak = 2112.455; parent = 1902.840; children = 209.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3868.812; parent = 2843.715; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/amd/training/Pipelining/lab/KCU105/cksum/cksum.runs/clk_gen_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2843.711 ; gain = 519.316 ; free physical = 9739 ; free virtual = 13691
Synthesis current peak Physical Memory [PSS] (MB): peak = 2112.455; parent = 1902.840; children = 209.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3868.812; parent = 2843.715; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2843.711 ; gain = 519.316 ; free physical = 9739 ; free virtual = 13691
Synthesis current peak Physical Memory [PSS] (MB): peak = 2112.455; parent = 1902.840; children = 209.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3868.812; parent = 2843.715; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2843.711 ; gain = 519.316 ; free physical = 9736 ; free virtual = 13692
Synthesis current peak Physical Memory [PSS] (MB): peak = 2112.455; parent = 1902.840; children = 209.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3868.812; parent = 2843.715; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2876.156 ; gain = 551.762 ; free physical = 9512 ; free virtual = 13468
Synthesis current peak Physical Memory [PSS] (MB): peak = 2290.702; parent = 2081.797; children = 209.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3901.258; parent = 2876.160; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2876.156 ; gain = 551.762 ; free physical = 9512 ; free virtual = 13468
Synthesis current peak Physical Memory [PSS] (MB): peak = 2290.944; parent = 2082.039; children = 209.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3901.258; parent = 2876.160; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2895.188 ; gain = 570.793 ; free physical = 9496 ; free virtual = 13452
Synthesis current peak Physical Memory [PSS] (MB): peak = 2291.659; parent = 2082.754; children = 209.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3920.289; parent = 2895.191; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2901.125 ; gain = 576.730 ; free physical = 9503 ; free virtual = 13459
Synthesis current peak Physical Memory [PSS] (MB): peak = 2291.806; parent = 2082.899; children = 209.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3926.227; parent = 2901.129; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2901.125 ; gain = 576.730 ; free physical = 9503 ; free virtual = 13459
Synthesis current peak Physical Memory [PSS] (MB): peak = 2291.821; parent = 2082.915; children = 209.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3926.227; parent = 2901.129; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2901.125 ; gain = 576.730 ; free physical = 9503 ; free virtual = 13459
Synthesis current peak Physical Memory [PSS] (MB): peak = 2291.837; parent = 2082.931; children = 209.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3926.227; parent = 2901.129; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2901.125 ; gain = 576.730 ; free physical = 9503 ; free virtual = 13459
Synthesis current peak Physical Memory [PSS] (MB): peak = 2291.899; parent = 2082.993; children = 209.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3926.227; parent = 2901.129; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2901.125 ; gain = 576.730 ; free physical = 9503 ; free virtual = 13459
Synthesis current peak Physical Memory [PSS] (MB): peak = 2291.915; parent = 2083.009; children = 209.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3926.227; parent = 2901.129; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2901.125 ; gain = 576.730 ; free physical = 9503 ; free virtual = 13459
Synthesis current peak Physical Memory [PSS] (MB): peak = 2291.931; parent = 2083.024; children = 209.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3926.227; parent = 2901.129; children = 1025.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |MMCME3_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2901.125 ; gain = 576.730 ; free physical = 9503 ; free virtual = 13459
Synthesis current peak Physical Memory [PSS] (MB): peak = 2291.962; parent = 2083.056; children = 209.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3926.227; parent = 2901.129; children = 1025.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2901.125 ; gain = 517.965 ; free physical = 9536 ; free virtual = 13492
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2901.133 ; gain = 576.730 ; free physical = 9536 ; free virtual = 13492
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 9531 ; free virtual = 13487
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2937.812 ; gain = 0.000 ; free physical = 9583 ; free virtual = 13540
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Synth Design complete, checksum: 5a746b26
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2937.812 ; gain = 1171.250 ; free physical = 9776 ; free virtual = 13732
INFO: [Common 17-1381] The checkpoint '/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.runs/clk_gen_synth_1/clk_gen.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP clk_gen, cache-ID = 51f26c19c6bf2969
INFO: [Common 17-1381] The checkpoint '/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.runs/clk_gen_synth_1/clk_gen.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clk_gen_utilization_synth.rpt -pb clk_gen_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 25 23:08:34 2022...
