/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  reg [13:0] _05_;
  wire [11:0] _06_;
  wire [17:0] _07_;
  wire [18:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [27:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire [15:0] celloutsig_0_24z;
  wire [28:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [41:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_35z;
  wire [15:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [6:0] celloutsig_0_39z;
  wire [19:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_41z;
  wire celloutsig_0_45z;
  wire [2:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_54z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire [8:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_62z;
  wire celloutsig_0_65z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire [15:0] celloutsig_0_73z;
  wire celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [24:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_59z = celloutsig_0_29z ? celloutsig_0_0z[8] : celloutsig_0_7z;
  assign celloutsig_0_74z = celloutsig_0_65z ? celloutsig_0_36z[14] : celloutsig_0_11z[1];
  assign celloutsig_1_5z = celloutsig_1_1z ? celloutsig_1_0z : celloutsig_1_1z;
  assign celloutsig_0_7z = ~((celloutsig_0_0z[16] | in_data[25]) & celloutsig_0_3z[19]);
  assign celloutsig_0_2z = ~((celloutsig_0_0z[15] | celloutsig_0_0z[15]) & celloutsig_0_0z[1]);
  assign celloutsig_0_58z = ~((_00_ | celloutsig_0_35z[0]) & (celloutsig_0_37z | celloutsig_0_13z));
  assign celloutsig_1_2z = ~((in_data[181] | celloutsig_1_1z) & (celloutsig_1_0z | celloutsig_1_1z));
  assign celloutsig_0_14z = ~((_01_ | _02_) & (celloutsig_0_6z[3] | celloutsig_0_5z[8]));
  assign celloutsig_0_19z = ~((celloutsig_0_14z | celloutsig_0_9z[11]) & (celloutsig_0_11z[2] | celloutsig_0_4z));
  assign celloutsig_0_38z = celloutsig_0_32z[2] | ~(celloutsig_0_19z);
  assign celloutsig_0_4z = celloutsig_0_1z[4] | ~(celloutsig_0_2z);
  assign celloutsig_1_19z = celloutsig_1_2z | ~(celloutsig_1_12z[5]);
  assign celloutsig_0_29z = _03_ | ~(celloutsig_0_16z);
  assign celloutsig_0_71z = celloutsig_0_6z[1] | celloutsig_0_54z;
  assign celloutsig_0_15z = celloutsig_0_4z | celloutsig_0_2z;
  assign celloutsig_1_6z = celloutsig_1_4z ^ celloutsig_1_0z;
  assign celloutsig_0_54z = ~(celloutsig_0_27z ^ celloutsig_0_32z[1]);
  assign celloutsig_1_0z = ~(in_data[105] ^ in_data[134]);
  assign celloutsig_0_10z = ~(celloutsig_0_0z[6] ^ celloutsig_0_6z[0]);
  assign celloutsig_0_62z = { celloutsig_0_58z, celloutsig_0_1z } + { celloutsig_0_5z[6:0], celloutsig_0_54z };
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _05_ <= 14'h0000;
    else _05_ <= { celloutsig_1_7z[11:5], celloutsig_1_5z, celloutsig_1_3z[4:3], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z };
  reg [11:0] _29_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _29_ <= 12'h000;
    else _29_ <= { celloutsig_0_8z[13:3], celloutsig_0_7z };
  assign { _02_, _06_[10], _04_, _06_[8:4], _00_, _01_, _06_[1:0] } = _29_;
  reg [17:0] _30_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _30_ <= 18'h00000;
    else _30_ <= { celloutsig_0_3z[12:1], celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_6z };
  assign { _07_[17:11], _03_, _07_[9:0] } = _30_;
  assign celloutsig_0_22z = { in_data[54:43], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_5z } & { celloutsig_0_8z[12:0], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_21z };
  assign celloutsig_0_37z = { celloutsig_0_30z[5:3], celloutsig_0_27z } == { celloutsig_0_32z, celloutsig_0_16z };
  assign celloutsig_0_65z = { celloutsig_0_0z[13:12], celloutsig_0_62z, celloutsig_0_51z } == { celloutsig_0_1z[2], celloutsig_0_41z, celloutsig_0_51z, celloutsig_0_35z };
  assign celloutsig_1_9z = { in_data[167:158], celloutsig_1_7z, celloutsig_1_7z } == { celloutsig_1_3z[3], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, _05_, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_13z = celloutsig_0_0z[15:2] == { in_data[14:2], celloutsig_0_7z };
  assign celloutsig_0_16z = { celloutsig_0_3z[14:1], celloutsig_0_7z } == { celloutsig_0_5z[3:2], celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } >= { celloutsig_1_3z[3], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_27z = { celloutsig_0_20z[2:1], celloutsig_0_4z, celloutsig_0_4z } || { celloutsig_0_5z[0], celloutsig_0_21z };
  assign celloutsig_1_1z = { in_data[159:148], celloutsig_1_0z } < in_data[140:128];
  assign celloutsig_1_11z = in_data[106:100] < { celloutsig_1_10z[8:5], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_26z = celloutsig_0_22z[27:21] < celloutsig_0_8z[13:7];
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z[4:3], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z } % { 1'h1, in_data[154:152], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_12z = { celloutsig_1_10z[5:0], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_3z[4:3], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_11z } % { 1'h1, celloutsig_1_7z[9:2], _05_, celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_0_20z = celloutsig_0_8z[3:1] % { 1'h1, celloutsig_0_17z[1:0] };
  assign celloutsig_0_9z = { celloutsig_0_8z[14:4], celloutsig_0_2z, celloutsig_0_4z } % { 1'h1, celloutsig_0_3z[12:1] };
  assign celloutsig_0_32z = celloutsig_0_10z ? celloutsig_0_28z[34:32] : { celloutsig_0_30z[2], celloutsig_0_26z, celloutsig_0_26z };
  assign celloutsig_0_8z = celloutsig_0_5z[7] ? { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } : { celloutsig_0_0z[15:2], celloutsig_0_2z };
  assign celloutsig_1_3z[4:3] = in_data[134] ? { celloutsig_1_0z, celloutsig_1_1z } : in_data[184:183];
  assign celloutsig_0_21z = celloutsig_0_6z[3] ? celloutsig_0_20z : { celloutsig_0_5z[5:4], celloutsig_0_14z };
  assign celloutsig_0_3z = - in_data[24:5];
  assign celloutsig_0_49z = - { celloutsig_0_8z[8:7], celloutsig_0_16z };
  assign celloutsig_0_5z = - in_data[18:10];
  assign celloutsig_0_17z = - { celloutsig_0_11z[0], celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_0_25z = - { celloutsig_0_3z[10:0], celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_24z };
  assign celloutsig_0_6z = ~ { celloutsig_0_0z[13:12], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[38:20] | in_data[53:35];
  assign celloutsig_0_24z = { celloutsig_0_9z[7:4], celloutsig_0_5z, celloutsig_0_21z } | { celloutsig_0_22z[15:8], celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_0_30z = { celloutsig_0_1z, celloutsig_0_26z } | { celloutsig_0_17z[2:1], celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_13z };
  assign celloutsig_1_18z = & { celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_3z[4:3], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_51z = celloutsig_0_49z[1] & celloutsig_0_23z[1];
  assign celloutsig_0_31z = | { celloutsig_0_2z, celloutsig_0_0z[7:2] };
  assign celloutsig_0_45z = ^ { celloutsig_0_28z[3:2], celloutsig_0_17z };
  assign celloutsig_0_35z = { celloutsig_0_25z[10], celloutsig_0_10z, celloutsig_0_29z } >>> celloutsig_0_33z[3:1];
  assign celloutsig_0_36z = { _07_[13:12], celloutsig_0_31z, celloutsig_0_9z } >>> celloutsig_0_28z[15:0];
  assign celloutsig_0_39z = { celloutsig_0_28z[8:3], celloutsig_0_10z } >>> { celloutsig_0_28z[7:5], celloutsig_0_38z, celloutsig_0_32z };
  assign celloutsig_0_41z = celloutsig_0_9z[6:1] >>> celloutsig_0_39z[5:0];
  assign celloutsig_0_11z = celloutsig_0_9z[11:8] >>> { celloutsig_0_8z[12:10], celloutsig_0_7z };
  assign celloutsig_0_1z = celloutsig_0_0z[18:12] >>> celloutsig_0_0z[14:8];
  assign celloutsig_0_28z = { celloutsig_0_3z[1], celloutsig_0_27z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_10z, _07_[17:11], _03_, _07_[9:0], celloutsig_0_7z } >>> { celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_20z };
  assign celloutsig_0_33z = { celloutsig_0_3z[12], celloutsig_0_23z, celloutsig_0_15z } ^ { celloutsig_0_9z[6:5], celloutsig_0_11z };
  assign celloutsig_0_73z = { celloutsig_0_41z[5:1], celloutsig_0_59z, celloutsig_0_62z, celloutsig_0_15z, celloutsig_0_71z } ^ { celloutsig_0_28z[33:19], celloutsig_0_45z };
  assign celloutsig_1_10z = { celloutsig_1_7z[10:2], celloutsig_1_1z } ^ in_data[177:168];
  assign celloutsig_0_23z = celloutsig_0_8z[4:1] ^ celloutsig_0_3z[14:11];
  assign { _06_[11], _06_[9], _06_[3:2] } = { _02_, _04_, _00_, _01_ };
  assign _07_[10] = _03_;
  assign celloutsig_1_3z[2:0] = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign { out_data[128], out_data[96], out_data[47:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z, celloutsig_0_74z };
endmodule
