// Seed: 1442537731
module module_0;
  reg id_1;
  always @(posedge id_1, posedge "")
    if (1) begin : LABEL_0
      id_1 <= -1 == -1;
    end
endmodule
module module_1 #(
    parameter id_2 = 32'd98,
    parameter id_3 = 32'd20,
    parameter id_4 = 32'd63
) (
    id_1,
    _id_2,
    _id_3,
    _id_4
);
  input wire _id_4;
  input wire _id_3;
  module_0 modCall_1 ();
  output wire _id_2;
  output wire id_1;
  wire [(  id_4  ==  (  -1  )  ?  id_3 : id_3  ) : id_4] id_5;
  logic [~  id_2  ==  1 : 1] id_6;
  ;
  wire ["" : {  -1  }] id_7;
  logic id_8;
endmodule
