`include "risc_v_defines.vh"
module LSU (
    
    input                               clk,
    input                               rst_n,
    //IDæ¨¡å—å¾—åˆ°çš„è¯‘ç ä¿¡å?
    input                               MemRead,
    input                               MemWrite,
    input   [`DECINFO_L_S_WIDTH-1:0]    mem_info_bus,
    input   [`rv32_XLEN-1:0]            EX_res,        //EXæ¨¡å—è¿ç®—å¾—åˆ°çš„åœ°å?å€?
    input   [`rv32_XLEN-1:0]            rs2_data,      //StoreæŒ‡ä»¤ï¼Œè¦å†™å…¥å­˜å‚¨å™¨çš„æ•°æ®ï¼Œå³rs2_data
    input   [`RF_IDX_WIDTH-1:0]         rv32_rd,       //LoadæŒ‡ä»¤ï¼Œè¦å†™å…¥çš„RFæ ‡å·     
    //å†™å›ç»™RFçš„ä¿¡å?
    output  [`rv32_XLEN-1:0]            Mdata_wb,      //è¦å†™å…¥RFçš„æ•°æ®ï¼Œfrom memï¼Œä½†ç­‰ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸåæ‰èƒ½å¾—åˆ°ï¼?
    output                              Men_wb,        //æ³¨æ„enã€rdæ—¶åºï¼Œéœ€è¦æ ¹æ®rdataæœ‰æ•ˆæ‰“å¤šæ‹?
    output  [`RF_IDX_WIDTH-1:0]         Mrd_wb,

    //AHB master signals
    output  [31:0]                      d_haddr  ,
    output  [3:0]                       d_hprot  ,
    output  [1:0]                       d_htrans ,
    output                              d_hwrite ,
    output  [2:0]                       d_hsize  ,
    output  [2:0]                       d_hburst ,
    output  [31:0]                      d_hwdata ,
    input   [31:0]                      d_hrdata ,      //LoadæŒ‡ä»¤ï¼Œæ¥è‡ªmemçš„æ•°æ®ï¼Œå†™å…¥RF
    //input   [1:0]                       d_hresp,
    input                               d_hready,

    output                              d_ITCM,     //LSè®¿é—®ITCMä¿¡å·ï¼Œè¡¨ç¤ºéœ€è¦æ‹‰ä½å–æŒ‡ä¿¡å?   
    input [`PC_WIDTH-1:0]               i_haddr       

);

wire [`rv32_XLEN-1:0]   mem_addr;
wire [2:0]              hsize_r;
wire [2:0]              hsize_w;
wire [`rv32_XLEN-1:0]   mem_data_ready;
wire [`rv32_XLEN-1:0]   mem_data;      //StoreæŒ‡ä»¤ï¼Œè¦å†™å…¥å­˜å‚¨å™¨çš„æ•°æ®ï¼Œå³rs2_data

wire                    d_ITCM_start;
wire                    d_ITCM_r;      //å»¶é•¿d_ITCMè‡³hreadyä¸ºä½æ—¶é—´æ®?+ç¬¬ä¸€ä¸ªä¸Šå‡æ²¿å‘¨æœŸ

assign mem_addr =   EX_res;
assign hsize_r  =   3'b010;
assign hsize_w  =   ({3{mem_info_bus[`DECINFO_Stor_SW]}} & 3'b010) | 
                    ({3{mem_info_bus[`DECINFO_Stor_SH]}} & 3'b001) ;
                 //  | ({3{mem_info_bus[`DECINFO_Stor_SB]}} & 3'b000)
assign d_htrans =   (MemRead | MemWrite) ? 2'b10 : 2'b00;
assign d_haddr  =   EX_res;
assign d_hprot  =   4'b0011;
assign d_hwrite =   MemWrite;
assign d_hsize  =   MemWrite ? hsize_w : hsize_r;
assign d_hburst =   3'b000;
//ITCM:0x0000_0000â€”â??0x0000_ffff    DTCM:0x2000_0000â€”â??0x2000_ffff
//UART:0x4000_0000â€”â??0x4000_ffff
assign d_ITCM_start   =   d_htrans[1] & d_hready & (d_haddr[31:28] == i_haddr[31:28]);

dffl #(.DW(1)) d_ITCM_dffl (d_ITCM_start, d_hready, d_ITCM_r, clk, rst_n);
//assign d_ITCM   =   d_ITCM_start | d_ITCM_r;
assign d_ITCM   =   d_ITCM_start | (d_ITCM_r & ~d_hready);  //ä¸èƒ½ç›´æ¥ d_ITCM_start | (~d_hready)
                                                              //ä¸ç„¶æ‰?æœ‰dheadyä¸ºä½éƒ½ä¼šè§¦å‘d_ITCM
//-----------------------------store-------------------------------
assign mem_data =   ( {`rv32_XLEN{mem_info_bus[`DECINFO_Stor_SW]}} & rs2_data )
                  | ( {`rv32_XLEN{mem_info_bus[`DECINFO_Stor_SH]}} & ( mem_addr[1] ? {rs2_data[15:0], 16'b0} : rs2_data ) )
                  | ( {`rv32_XLEN{mem_info_bus[`DECINFO_Stor_SB]}} & ( ({`rv32_XLEN{~(|mem_addr[1:0])}} & {24'b0,rs2_data[7:0]}) 
                  | ({`rv32_XLEN{(~mem_addr[1] & mem_addr[0])}} & {16'b0,rs2_data[7:0],8'b0}) | ({`rv32_XLEN{(mem_addr[1] & ~mem_addr[0])}} & {8'b0,rs2_data[7:0],16'b0}) 
                  | ({`rv32_XLEN{&mem_addr[1:0]}} & {rs2_data[7:0],24'b0}) )  ) ;
  
//mem_data_ready:readyä¸ºé«˜æ—¶ï¼Œå°†è¦å†™å…¥çš„æ•°æ®å‘é€ç»™d_hwdata        
dffl #(.DW(`rv32_XLEN)) mem_data_dffl (mem_data, d_hready, mem_data_ready, clk, rst_n);
assign d_hwdata =   mem_data_ready;

//------------------------------load-------------------------------
//loadæŒ‡ä»¤,ç”±äºmem_data_wbæ¯”å…¶ä»–å†™å›ä¿¡å·æ™šä¸?ä¸ªæ—¶é’Ÿå‘¨æœŸï¼Œæ•…éœ€è¦å¯¹å…¶ä»–ä¿¡å·å»¶è¿Ÿä¸?ä¸ªæ—¶é’Ÿå‘¨æœ?
wire [`DECINFO_L_S_WIDTH-1:0]   mem_info_bus_wb_r;
wire [`rv32_XLEN-1:0]           memaddr_wb;
wire                            Men_wb_r;
//å‘é?åœ°å?ä»¥åŠå†™ä¿¡å·åï¼Œè‹¥readyä¸ºä½ï¼Œåˆ™addrã€info_busã€rdä¸?ç›´ä¸ºé«˜ï¼ŒæŒç»­åˆ°readyä¸ºé«˜çš„ç¬¬ä¸?ä¸ªclkï¼?
//readyä¸ºé«˜æ—¶ï¼Œæ•°æ®å·²ç»è¯»å‡ºï¼Œå¼€å§‹å†™å›?
dffl #(.DW(`rv32_XLEN)) mem_addr_dffl (mem_addr, d_hready, memaddr_wb, clk, rst_n);
dffl #(.DW(`DECINFO_L_S_WIDTH)) mem_info_bus_wb_dffl (mem_info_bus, d_hready, mem_info_bus_wb_r, clk, rst_n);
dffl #(.DW(`RF_IDX_WIDTH)) MEMrd_wb_dffl (rv32_rd, d_hready, Mrd_wb, clk, rst_n);
//readyä¸ºä½æœŸé—´ï¼ŒMen_wb_rä¸?ç›´ä¸ºé«˜ï¼Œå†™å›ä¿¡å·åªèƒ½readyæ‹‰é«˜ç¬¬ä¸€ä¸ªå‘¨æœŸæœ‰æ•ˆï¼Œæ•?(Men_wb_r & d_hready)
dffl #(.DW(1)) MEMen_wb_dffl (MemRead, d_hready, Men_wb_r, clk, rst_n);
assign Men_wb   =   (|Mrd_wb) ? (Men_wb_r & d_hready) : 1'b0;

assign Mdata_wb =   ( {`rv32_XLEN{mem_info_bus_wb_r[`DECINFO_LOAD_LB]}} & (  ({32{~(|memaddr_wb[1:0])}} & {{24{d_hrdata[7]}},d_hrdata[7:0]}) 
                  | ({32{~memaddr_wb[1] & memaddr_wb[0]}} & {{24{d_hrdata[15]}},d_hrdata[15:8]}) 
                  | ({32{memaddr_wb[1] & ~memaddr_wb[0]}} & {{24{d_hrdata[23]}},d_hrdata[23:16]}) 
                  | ({32{&memaddr_wb[1:0]}} & {{24{d_hrdata[31]}},d_hrdata[31:24]})  ) ) 
                  | (  {`rv32_XLEN{mem_info_bus_wb_r[`DECINFO_LOAD_LH]}} & (  ({32{~memaddr_wb[1]}} & {{16{d_hrdata[15]}},d_hrdata[15:0]})
                  | ({32{memaddr_wb[1]}} & {{16{d_hrdata[31]}},d_hrdata[31:16]})     ) )
                  | ({`rv32_XLEN{mem_info_bus_wb_r[`DECINFO_LOAD_LW]}} & {d_hrdata[31:0]})
                  | ({`rv32_XLEN{mem_info_bus_wb_r[`DECINFO_LOAD_LBU]}} &  (   ({32{~(|memaddr_wb[1:0])}} & {{24{1'b0}},d_hrdata[7:0]})
                  | ({32{~memaddr_wb[1] & memaddr_wb[0]}} & {{24{1'b0}},d_hrdata[15:8]}) 
                  | ({32{memaddr_wb[1] & ~memaddr_wb[0]}} & {{24{1'b0}},d_hrdata[23:16]})
                  | ({32{&memaddr_wb[1:0]}} & {{24{1'b0}},d_hrdata[31:24]})             ) )
                  | ({`rv32_XLEN{mem_info_bus_wb_r[`DECINFO_LOAD_LHU]}} &  ( ({32{~memaddr_wb[1]}} & {{16{1'b0}},d_hrdata[15:0]})     
                  | ({32{memaddr_wb[1]}} & {{16{1'b0}},d_hrdata[31:16]}) ) )        ;
    
endmodule