
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//scriptlive_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401e38 <.init>:
  401e38:	stp	x29, x30, [sp, #-16]!
  401e3c:	mov	x29, sp
  401e40:	bl	402ee8 <ferror@plt+0xa78>
  401e44:	ldp	x29, x30, [sp], #16
  401e48:	ret

Disassembly of section .plt:

0000000000401e50 <memcpy@plt-0x20>:
  401e50:	stp	x16, x30, [sp, #-16]!
  401e54:	adrp	x16, 41b000 <ferror@plt+0x18b90>
  401e58:	ldr	x17, [x16, #4088]
  401e5c:	add	x16, x16, #0xff8
  401e60:	br	x17
  401e64:	nop
  401e68:	nop
  401e6c:	nop

0000000000401e70 <memcpy@plt>:
  401e70:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401e74:	ldr	x17, [x16]
  401e78:	add	x16, x16, #0x0
  401e7c:	br	x17

0000000000401e80 <_exit@plt>:
  401e80:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401e84:	ldr	x17, [x16, #8]
  401e88:	add	x16, x16, #0x8
  401e8c:	br	x17

0000000000401e90 <strtoul@plt>:
  401e90:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401e94:	ldr	x17, [x16, #16]
  401e98:	add	x16, x16, #0x10
  401e9c:	br	x17

0000000000401ea0 <strlen@plt>:
  401ea0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401ea4:	ldr	x17, [x16, #24]
  401ea8:	add	x16, x16, #0x18
  401eac:	br	x17

0000000000401eb0 <fputs@plt>:
  401eb0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401eb4:	ldr	x17, [x16, #32]
  401eb8:	add	x16, x16, #0x20
  401ebc:	br	x17

0000000000401ec0 <exit@plt>:
  401ec0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401ec4:	ldr	x17, [x16, #40]
  401ec8:	add	x16, x16, #0x28
  401ecc:	br	x17

0000000000401ed0 <dup@plt>:
  401ed0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401ed4:	ldr	x17, [x16, #48]
  401ed8:	add	x16, x16, #0x30
  401edc:	br	x17

0000000000401ee0 <execl@plt>:
  401ee0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401ee4:	ldr	x17, [x16, #56]
  401ee8:	add	x16, x16, #0x38
  401eec:	br	x17

0000000000401ef0 <signalfd@plt>:
  401ef0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401ef4:	ldr	x17, [x16, #64]
  401ef8:	add	x16, x16, #0x40
  401efc:	br	x17

0000000000401f00 <getegid@plt>:
  401f00:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401f04:	ldr	x17, [x16, #72]
  401f08:	add	x16, x16, #0x48
  401f0c:	br	x17

0000000000401f10 <fdatasync@plt>:
  401f10:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401f14:	ldr	x17, [x16, #80]
  401f18:	add	x16, x16, #0x50
  401f1c:	br	x17

0000000000401f20 <sigprocmask@plt>:
  401f20:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401f24:	ldr	x17, [x16, #88]
  401f28:	add	x16, x16, #0x58
  401f2c:	br	x17

0000000000401f30 <strtod@plt>:
  401f30:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401f34:	ldr	x17, [x16, #96]
  401f38:	add	x16, x16, #0x60
  401f3c:	br	x17

0000000000401f40 <geteuid@plt>:
  401f40:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401f44:	ldr	x17, [x16, #104]
  401f48:	add	x16, x16, #0x68
  401f4c:	br	x17

0000000000401f50 <sysinfo@plt>:
  401f50:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401f54:	ldr	x17, [x16, #112]
  401f58:	add	x16, x16, #0x70
  401f5c:	br	x17

0000000000401f60 <getuid@plt>:
  401f60:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401f64:	ldr	x17, [x16, #120]
  401f68:	add	x16, x16, #0x78
  401f6c:	br	x17

0000000000401f70 <__cxa_atexit@plt>:
  401f70:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401f74:	ldr	x17, [x16, #128]
  401f78:	add	x16, x16, #0x80
  401f7c:	br	x17

0000000000401f80 <fputc@plt>:
  401f80:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401f84:	ldr	x17, [x16, #136]
  401f88:	add	x16, x16, #0x88
  401f8c:	br	x17

0000000000401f90 <clock_gettime@plt>:
  401f90:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401f94:	ldr	x17, [x16, #144]
  401f98:	add	x16, x16, #0x90
  401f9c:	br	x17

0000000000401fa0 <kill@plt>:
  401fa0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401fa4:	ldr	x17, [x16, #152]
  401fa8:	add	x16, x16, #0x98
  401fac:	br	x17

0000000000401fb0 <fork@plt>:
  401fb0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401fb4:	ldr	x17, [x16, #160]
  401fb8:	add	x16, x16, #0xa0
  401fbc:	br	x17

0000000000401fc0 <sigfillset@plt>:
  401fc0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401fc4:	ldr	x17, [x16, #168]
  401fc8:	add	x16, x16, #0xa8
  401fcc:	br	x17

0000000000401fd0 <snprintf@plt>:
  401fd0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401fd4:	ldr	x17, [x16, #176]
  401fd8:	add	x16, x16, #0xb0
  401fdc:	br	x17

0000000000401fe0 <localeconv@plt>:
  401fe0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401fe4:	ldr	x17, [x16, #184]
  401fe8:	add	x16, x16, #0xb8
  401fec:	br	x17

0000000000401ff0 <tcgetattr@plt>:
  401ff0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  401ff4:	ldr	x17, [x16, #192]
  401ff8:	add	x16, x16, #0xc0
  401ffc:	br	x17

0000000000402000 <fileno@plt>:
  402000:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402004:	ldr	x17, [x16, #200]
  402008:	add	x16, x16, #0xc8
  40200c:	br	x17

0000000000402010 <signal@plt>:
  402010:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402014:	ldr	x17, [x16, #208]
  402018:	add	x16, x16, #0xd0
  40201c:	br	x17

0000000000402020 <fclose@plt>:
  402020:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402024:	ldr	x17, [x16, #216]
  402028:	add	x16, x16, #0xd8
  40202c:	br	x17

0000000000402030 <wait3@plt>:
  402030:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402034:	ldr	x17, [x16, #224]
  402038:	add	x16, x16, #0xe0
  40203c:	br	x17

0000000000402040 <getpid@plt>:
  402040:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402044:	ldr	x17, [x16, #232]
  402048:	add	x16, x16, #0xe8
  40204c:	br	x17

0000000000402050 <fopen@plt>:
  402050:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402054:	ldr	x17, [x16, #240]
  402058:	add	x16, x16, #0xf0
  40205c:	br	x17

0000000000402060 <malloc@plt>:
  402060:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402064:	ldr	x17, [x16, #248]
  402068:	add	x16, x16, #0xf8
  40206c:	br	x17

0000000000402070 <poll@plt>:
  402070:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402074:	ldr	x17, [x16, #256]
  402078:	add	x16, x16, #0x100
  40207c:	br	x17

0000000000402080 <__isoc99_fscanf@plt>:
  402080:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402084:	ldr	x17, [x16, #264]
  402088:	add	x16, x16, #0x108
  40208c:	br	x17

0000000000402090 <__strtol_internal@plt>:
  402090:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402094:	ldr	x17, [x16, #272]
  402098:	add	x16, x16, #0x110
  40209c:	br	x17

00000000004020a0 <sigemptyset@plt>:
  4020a0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4020a4:	ldr	x17, [x16, #280]
  4020a8:	add	x16, x16, #0x118
  4020ac:	br	x17

00000000004020b0 <strncmp@plt>:
  4020b0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4020b4:	ldr	x17, [x16, #288]
  4020b8:	add	x16, x16, #0x120
  4020bc:	br	x17

00000000004020c0 <bindtextdomain@plt>:
  4020c0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4020c4:	ldr	x17, [x16, #296]
  4020c8:	add	x16, x16, #0x128
  4020cc:	br	x17

00000000004020d0 <__libc_start_main@plt>:
  4020d0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4020d4:	ldr	x17, [x16, #304]
  4020d8:	add	x16, x16, #0x130
  4020dc:	br	x17

00000000004020e0 <fgetc@plt>:
  4020e0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4020e4:	ldr	x17, [x16, #312]
  4020e8:	add	x16, x16, #0x138
  4020ec:	br	x17

00000000004020f0 <gettimeofday@plt>:
  4020f0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4020f4:	ldr	x17, [x16, #320]
  4020f8:	add	x16, x16, #0x140
  4020fc:	br	x17

0000000000402100 <sleep@plt>:
  402100:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402104:	ldr	x17, [x16, #328]
  402108:	add	x16, x16, #0x148
  40210c:	br	x17

0000000000402110 <openpty@plt>:
  402110:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402114:	ldr	x17, [x16, #336]
  402118:	add	x16, x16, #0x150
  40211c:	br	x17

0000000000402120 <__strtoul_internal@plt>:
  402120:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402124:	ldr	x17, [x16, #344]
  402128:	add	x16, x16, #0x158
  40212c:	br	x17

0000000000402130 <calloc@plt>:
  402130:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402134:	ldr	x17, [x16, #352]
  402138:	add	x16, x16, #0x160
  40213c:	br	x17

0000000000402140 <dprintf@plt>:
  402140:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402144:	ldr	x17, [x16, #360]
  402148:	add	x16, x16, #0x168
  40214c:	br	x17

0000000000402150 <realloc@plt>:
  402150:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402154:	ldr	x17, [x16, #368]
  402158:	add	x16, x16, #0x170
  40215c:	br	x17

0000000000402160 <strdup@plt>:
  402160:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402164:	ldr	x17, [x16, #376]
  402168:	add	x16, x16, #0x178
  40216c:	br	x17

0000000000402170 <close@plt>:
  402170:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402174:	ldr	x17, [x16, #384]
  402178:	add	x16, x16, #0x180
  40217c:	br	x17

0000000000402180 <strrchr@plt>:
  402180:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402184:	ldr	x17, [x16, #392]
  402188:	add	x16, x16, #0x188
  40218c:	br	x17

0000000000402190 <__gmon_start__@plt>:
  402190:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402194:	ldr	x17, [x16, #400]
  402198:	add	x16, x16, #0x190
  40219c:	br	x17

00000000004021a0 <write@plt>:
  4021a0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4021a4:	ldr	x17, [x16, #408]
  4021a8:	add	x16, x16, #0x198
  4021ac:	br	x17

00000000004021b0 <fseek@plt>:
  4021b0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4021b4:	ldr	x17, [x16, #416]
  4021b8:	add	x16, x16, #0x1a0
  4021bc:	br	x17

00000000004021c0 <abort@plt>:
  4021c0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4021c4:	ldr	x17, [x16, #424]
  4021c8:	add	x16, x16, #0x1a8
  4021cc:	br	x17

00000000004021d0 <access@plt>:
  4021d0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4021d4:	ldr	x17, [x16, #432]
  4021d8:	add	x16, x16, #0x1b0
  4021dc:	br	x17

00000000004021e0 <feof@plt>:
  4021e0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4021e4:	ldr	x17, [x16, #440]
  4021e8:	add	x16, x16, #0x1b8
  4021ec:	br	x17

00000000004021f0 <textdomain@plt>:
  4021f0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4021f4:	ldr	x17, [x16, #448]
  4021f8:	add	x16, x16, #0x1c0
  4021fc:	br	x17

0000000000402200 <getopt_long@plt>:
  402200:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402204:	ldr	x17, [x16, #456]
  402208:	add	x16, x16, #0x1c8
  40220c:	br	x17

0000000000402210 <strcmp@plt>:
  402210:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402214:	ldr	x17, [x16, #464]
  402218:	add	x16, x16, #0x1d0
  40221c:	br	x17

0000000000402220 <warn@plt>:
  402220:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402224:	ldr	x17, [x16, #472]
  402228:	add	x16, x16, #0x1d8
  40222c:	br	x17

0000000000402230 <__ctype_b_loc@plt>:
  402230:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402234:	ldr	x17, [x16, #480]
  402238:	add	x16, x16, #0x1e0
  40223c:	br	x17

0000000000402240 <strtol@plt>:
  402240:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402244:	ldr	x17, [x16, #488]
  402248:	add	x16, x16, #0x1e8
  40224c:	br	x17

0000000000402250 <fread@plt>:
  402250:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402254:	ldr	x17, [x16, #496]
  402258:	add	x16, x16, #0x1f0
  40225c:	br	x17

0000000000402260 <free@plt>:
  402260:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402264:	ldr	x17, [x16, #504]
  402268:	add	x16, x16, #0x1f8
  40226c:	br	x17

0000000000402270 <ungetc@plt>:
  402270:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402274:	ldr	x17, [x16, #512]
  402278:	add	x16, x16, #0x200
  40227c:	br	x17

0000000000402280 <getgid@plt>:
  402280:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402284:	ldr	x17, [x16, #520]
  402288:	add	x16, x16, #0x208
  40228c:	br	x17

0000000000402290 <nanosleep@plt>:
  402290:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402294:	ldr	x17, [x16, #528]
  402298:	add	x16, x16, #0x210
  40229c:	br	x17

00000000004022a0 <vasprintf@plt>:
  4022a0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4022a4:	ldr	x17, [x16, #536]
  4022a8:	add	x16, x16, #0x218
  4022ac:	br	x17

00000000004022b0 <strndup@plt>:
  4022b0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4022b4:	ldr	x17, [x16, #544]
  4022b8:	add	x16, x16, #0x220
  4022bc:	br	x17

00000000004022c0 <strspn@plt>:
  4022c0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4022c4:	ldr	x17, [x16, #552]
  4022c8:	add	x16, x16, #0x228
  4022cc:	br	x17

00000000004022d0 <strchr@plt>:
  4022d0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4022d4:	ldr	x17, [x16, #560]
  4022d8:	add	x16, x16, #0x230
  4022dc:	br	x17

00000000004022e0 <fwrite@plt>:
  4022e0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4022e4:	ldr	x17, [x16, #568]
  4022e8:	add	x16, x16, #0x238
  4022ec:	br	x17

00000000004022f0 <fflush@plt>:
  4022f0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4022f4:	ldr	x17, [x16, #576]
  4022f8:	add	x16, x16, #0x240
  4022fc:	br	x17

0000000000402300 <warnx@plt>:
  402300:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402304:	ldr	x17, [x16, #584]
  402308:	add	x16, x16, #0x248
  40230c:	br	x17

0000000000402310 <read@plt>:
  402310:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402314:	ldr	x17, [x16, #592]
  402318:	add	x16, x16, #0x250
  40231c:	br	x17

0000000000402320 <tcsetattr@plt>:
  402320:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402324:	ldr	x17, [x16, #600]
  402328:	add	x16, x16, #0x258
  40232c:	br	x17

0000000000402330 <isatty@plt>:
  402330:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402334:	ldr	x17, [x16, #608]
  402338:	add	x16, x16, #0x260
  40233c:	br	x17

0000000000402340 <cfmakeraw@plt>:
  402340:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402344:	ldr	x17, [x16, #616]
  402348:	add	x16, x16, #0x268
  40234c:	br	x17

0000000000402350 <setsid@plt>:
  402350:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402354:	ldr	x17, [x16, #624]
  402358:	add	x16, x16, #0x270
  40235c:	br	x17

0000000000402360 <dcgettext@plt>:
  402360:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402364:	ldr	x17, [x16, #632]
  402368:	add	x16, x16, #0x278
  40236c:	br	x17

0000000000402370 <dup2@plt>:
  402370:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402374:	ldr	x17, [x16, #640]
  402378:	add	x16, x16, #0x280
  40237c:	br	x17

0000000000402380 <errx@plt>:
  402380:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402384:	ldr	x17, [x16, #648]
  402388:	add	x16, x16, #0x288
  40238c:	br	x17

0000000000402390 <sigaddset@plt>:
  402390:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402394:	ldr	x17, [x16, #656]
  402398:	add	x16, x16, #0x290
  40239c:	br	x17

00000000004023a0 <strcspn@plt>:
  4023a0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4023a4:	ldr	x17, [x16, #664]
  4023a8:	add	x16, x16, #0x298
  4023ac:	br	x17

00000000004023b0 <vfprintf@plt>:
  4023b0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4023b4:	ldr	x17, [x16, #672]
  4023b8:	add	x16, x16, #0x2a0
  4023bc:	br	x17

00000000004023c0 <printf@plt>:
  4023c0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4023c4:	ldr	x17, [x16, #680]
  4023c8:	add	x16, x16, #0x2a8
  4023cc:	br	x17

00000000004023d0 <__assert_fail@plt>:
  4023d0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4023d4:	ldr	x17, [x16, #688]
  4023d8:	add	x16, x16, #0x2b0
  4023dc:	br	x17

00000000004023e0 <__errno_location@plt>:
  4023e0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4023e4:	ldr	x17, [x16, #696]
  4023e8:	add	x16, x16, #0x2b8
  4023ec:	br	x17

00000000004023f0 <execlp@plt>:
  4023f0:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  4023f4:	ldr	x17, [x16, #704]
  4023f8:	add	x16, x16, #0x2c0
  4023fc:	br	x17

0000000000402400 <getenv@plt>:
  402400:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402404:	ldr	x17, [x16, #712]
  402408:	add	x16, x16, #0x2c8
  40240c:	br	x17

0000000000402410 <waitpid@plt>:
  402410:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402414:	ldr	x17, [x16, #720]
  402418:	add	x16, x16, #0x2d0
  40241c:	br	x17

0000000000402420 <fprintf@plt>:
  402420:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402424:	ldr	x17, [x16, #728]
  402428:	add	x16, x16, #0x2d8
  40242c:	br	x17

0000000000402430 <fgets@plt>:
  402430:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402434:	ldr	x17, [x16, #736]
  402438:	add	x16, x16, #0x2e0
  40243c:	br	x17

0000000000402440 <err@plt>:
  402440:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402444:	ldr	x17, [x16, #744]
  402448:	add	x16, x16, #0x2e8
  40244c:	br	x17

0000000000402450 <ioctl@plt>:
  402450:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402454:	ldr	x17, [x16, #752]
  402458:	add	x16, x16, #0x2f0
  40245c:	br	x17

0000000000402460 <setlocale@plt>:
  402460:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402464:	ldr	x17, [x16, #760]
  402468:	add	x16, x16, #0x2f8
  40246c:	br	x17

0000000000402470 <ferror@plt>:
  402470:	adrp	x16, 41c000 <ferror@plt+0x19b90>
  402474:	ldr	x17, [x16, #768]
  402478:	add	x16, x16, #0x300
  40247c:	br	x17

Disassembly of section .text:

0000000000402480 <.text>:
  402480:	stp	x29, x30, [sp, #-176]!
  402484:	mov	x29, sp
  402488:	str	d8, [sp, #96]
  40248c:	fmov	d8, #1.000000000000000000e+00
  402490:	stp	x19, x20, [sp, #16]
  402494:	mov	w20, w0
  402498:	mov	w0, #0x6                   	// #6
  40249c:	stp	x21, x22, [sp, #32]
  4024a0:	mov	x21, x1
  4024a4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4024a8:	add	x1, x1, #0xe50
  4024ac:	stp	x23, x24, [sp, #48]
  4024b0:	adrp	x19, 408000 <ferror@plt+0x5b90>
  4024b4:	stp	x25, x26, [sp, #64]
  4024b8:	add	x19, x19, #0x5c8
  4024bc:	adrp	x22, 408000 <ferror@plt+0x5b90>
  4024c0:	stp	x27, x28, [sp, #80]
  4024c4:	adrp	x24, 408000 <ferror@plt+0x5b90>
  4024c8:	add	x22, x22, #0x940
  4024cc:	str	wzr, [sp, #116]
  4024d0:	add	x24, x24, #0x608
  4024d4:	str	xzr, [sp, #128]
  4024d8:	mov	x28, #0x0                   	// #0
  4024dc:	stp	xzr, xzr, [sp, #152]
  4024e0:	mov	x27, #0x0                   	// #0
  4024e4:	mov	x26, #0x0                   	// #0
  4024e8:	str	xzr, [sp, #168]
  4024ec:	bl	402460 <setlocale@plt>
  4024f0:	mov	w0, #0x1                   	// #1
  4024f4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4024f8:	add	x1, x1, #0x5a8
  4024fc:	bl	402460 <setlocale@plt>
  402500:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402504:	add	x1, x1, #0x5b0
  402508:	mov	x0, x19
  40250c:	bl	4020c0 <bindtextdomain@plt>
  402510:	mov	x0, x19
  402514:	adrp	x19, 408000 <ferror@plt+0x5b90>
  402518:	bl	4021f0 <textdomain@plt>
  40251c:	add	x19, x19, #0xb30
  402520:	adrp	x0, 403000 <ferror@plt+0xb90>
  402524:	add	x23, x19, #0x80
  402528:	add	x0, x0, #0x1f0
  40252c:	bl	408528 <ferror@plt+0x60b8>
  402530:	bl	403750 <ferror@plt+0x12e0>
  402534:	mov	x25, #0x0                   	// #0
  402538:	stp	xzr, xzr, [sp, #136]
  40253c:	nop
  402540:	mov	x3, x23
  402544:	mov	x2, x22
  402548:	mov	x1, x21
  40254c:	mov	w0, w20
  402550:	mov	x4, #0x0                   	// #0
  402554:	bl	402200 <getopt_long@plt>
  402558:	cmn	w0, #0x1
  40255c:	b.eq	40261c <ferror@plt+0x1ac>  // b.none
  402560:	cmp	w0, #0x41
  402564:	mov	x2, x19
  402568:	mov	w1, #0x42                  	// #66
  40256c:	b.le	402588 <ferror@plt+0x118>
  402570:	cmp	w0, w1
  402574:	b.eq	4025e0 <ferror@plt+0x170>  // b.none
  402578:	ldr	w1, [x2, #4]!
  40257c:	cmp	w1, #0x0
  402580:	ccmp	w0, w1, #0x1, ne  // ne = any
  402584:	b.ge	402570 <ferror@plt+0x100>  // b.tcont
  402588:	cmp	w0, #0x63
  40258c:	b.eq	4025f4 <ferror@plt+0x184>  // b.none
  402590:	b.gt	40291c <ferror@plt+0x4ac>
  402594:	cmp	w0, #0x49
  402598:	b.eq	402b98 <ferror@plt+0x728>  // b.none
  40259c:	b.le	402908 <ferror@plt+0x498>
  4025a0:	cmp	w0, #0x54
  4025a4:	b.eq	402930 <ferror@plt+0x4c0>  // b.none
  4025a8:	cmp	w0, #0x56
  4025ac:	b.ne	402c90 <ferror@plt+0x820>  // b.any
  4025b0:	mov	w2, #0x5                   	// #5
  4025b4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4025b8:	mov	x0, #0x0                   	// #0
  4025bc:	add	x1, x1, #0x630
  4025c0:	bl	402360 <dcgettext@plt>
  4025c4:	adrp	x1, 41c000 <ferror@plt+0x19b90>
  4025c8:	adrp	x2, 408000 <ferror@plt+0x5b90>
  4025cc:	add	x2, x2, #0x640
  4025d0:	ldr	x1, [x1, #832]
  4025d4:	bl	4023c0 <printf@plt>
  4025d8:	mov	w0, #0x0                   	// #0
  4025dc:	bl	401ec0 <exit@plt>
  4025e0:	ldr	w1, [sp, #128]
  4025e4:	cbnz	w1, 402864 <ferror@plt+0x3f4>
  4025e8:	str	w0, [sp, #128]
  4025ec:	cmp	w0, #0x63
  4025f0:	b.ne	402590 <ferror@plt+0x120>  // b.any
  4025f4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4025f8:	mov	x3, x23
  4025fc:	mov	x2, x22
  402600:	mov	x1, x21
  402604:	ldr	x28, [x0, #808]
  402608:	mov	x4, #0x0                   	// #0
  40260c:	mov	w0, w20
  402610:	bl	402200 <getopt_long@plt>
  402614:	cmn	w0, #0x1
  402618:	b.ne	402560 <ferror@plt+0xf0>  // b.any
  40261c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  402620:	cmp	x27, #0x0
  402624:	ldr	w0, [x0, #816]
  402628:	sub	w20, w20, w0
  40262c:	sbfiz	x2, x0, #3, #32
  402630:	ccmp	w20, #0x0, #0x4, eq  // eq = none
  402634:	add	x0, x21, w0, sxtw #3
  402638:	b.le	402ba4 <ferror@plt+0x734>
  40263c:	ldr	x27, [x21, x2]
  402640:	mov	w1, #0x1                   	// #1
  402644:	orr	x2, x25, x26
  402648:	cbnz	x2, 40265c <ferror@plt+0x1ec>
  40264c:	cmp	w1, w20
  402650:	b.ge	402be8 <ferror@plt+0x778>  // b.tcont
  402654:	ldr	x25, [x0, w1, sxtw #3]
  402658:	add	w1, w1, #0x1
  40265c:	ldr	w2, [sp, #116]
  402660:	cbnz	w2, 402670 <ferror@plt+0x200>
  402664:	cmp	w1, w20
  402668:	b.lt	402c80 <ferror@plt+0x810>  // b.tstop
  40266c:	fmov	d8, #1.000000000000000000e+00
  402670:	cbz	x27, 402d9c <ferror@plt+0x92c>
  402674:	orr	x0, x25, x26
  402678:	cbz	x0, 402de0 <ferror@plt+0x970>
  40267c:	bl	403848 <ferror@plt+0x13d8>
  402680:	str	x0, [sp, #160]
  402684:	mov	x1, x27
  402688:	bl	403988 <ferror@plt+0x1518>
  40268c:	cbnz	w0, 402dbc <ferror@plt+0x94c>
  402690:	cbz	x25, 4026ac <ferror@plt+0x23c>
  402694:	ldr	x0, [sp, #160]
  402698:	adrp	x1, 408000 <ferror@plt+0x5b90>
  40269c:	mov	x2, x25
  4026a0:	add	x1, x1, #0x560
  4026a4:	bl	403c38 <ferror@plt+0x17c8>
  4026a8:	cbnz	w0, 402d5c <ferror@plt+0x8ec>
  4026ac:	cbz	x26, 4026c8 <ferror@plt+0x258>
  4026b0:	ldr	x0, [sp, #160]
  4026b4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4026b8:	mov	x2, x26
  4026bc:	add	x1, x1, #0x9b0
  4026c0:	bl	403c38 <ferror@plt+0x17c8>
  4026c4:	cbnz	w0, 402d38 <ferror@plt+0x8c8>
  4026c8:	ldr	x0, [sp, #160]
  4026cc:	mov	w1, #0x49                  	// #73
  4026d0:	bl	4038c0 <ferror@plt+0x1450>
  4026d4:	ldr	x0, [sp, #160]
  4026d8:	mov	w1, #0x1                   	// #1
  4026dc:	bl	403908 <ferror@plt+0x1498>
  4026e0:	fmov	d0, #1.000000000000000000e+00
  4026e4:	fcmp	d8, d0
  4026e8:	b.ne	402bbc <ferror@plt+0x74c>  // b.any
  4026ec:	ldp	x0, x1, [sp, #136]
  4026f0:	orr	x0, x0, x1
  4026f4:	cbz	x0, 402704 <ferror@plt+0x294>
  4026f8:	ldr	x0, [sp, #160]
  4026fc:	add	x1, sp, #0x88
  402700:	bl	403960 <ferror@plt+0x14f0>
  402704:	ldr	x0, [sp, #160]
  402708:	add	x1, x19, #0x1c0
  40270c:	bl	403948 <ferror@plt+0x14d8>
  402710:	adrp	x0, 408000 <ferror@plt+0x5b90>
  402714:	add	x0, x0, #0x9b8
  402718:	bl	402400 <getenv@plt>
  40271c:	mov	x20, x0
  402720:	cbz	x0, 402c54 <ferror@plt+0x7e4>
  402724:	adrp	x21, 41c000 <ferror@plt+0x19b90>
  402728:	mov	w2, #0x5                   	// #5
  40272c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402730:	mov	x0, #0x0                   	// #0
  402734:	ldr	x19, [x21, #824]
  402738:	add	x1, x1, #0x9c0
  40273c:	bl	402360 <dcgettext@plt>
  402740:	mov	x1, x0
  402744:	cmp	x28, #0x0
  402748:	mov	x0, x19
  40274c:	csel	x2, x28, x20, ne  // ne = any
  402750:	bl	402420 <fprintf@plt>
  402754:	mov	w0, #0x0                   	// #0
  402758:	bl	405128 <ferror@plt+0x2cb8>
  40275c:	mov	w0, #0x0                   	// #0
  402760:	bl	402330 <isatty@plt>
  402764:	bl	405230 <ferror@plt+0x2dc0>
  402768:	str	x0, [sp, #152]
  40276c:	cbz	x0, 402d80 <ferror@plt+0x910>
  402770:	add	x1, sp, #0x98
  402774:	bl	4053a0 <ferror@plt+0x2f30>
  402778:	ldr	x0, [sp, #152]
  40277c:	bl	405368 <ferror@plt+0x2ef8>
  402780:	mov	x1, x0
  402784:	adrp	x3, 402000 <fileno@plt>
  402788:	adrp	x2, 403000 <ferror@plt+0xb90>
  40278c:	add	x3, x3, #0xfa8
  402790:	add	x2, x2, #0xe8
  402794:	stp	x3, x2, [x1, #16]
  402798:	mov	w0, #0x0                   	// #0
  40279c:	bl	402330 <isatty@plt>
  4027a0:	cbz	w0, 402bac <ferror@plt+0x73c>
  4027a4:	ldr	x0, [sp, #152]
  4027a8:	bl	4056a0 <ferror@plt+0x3230>
  4027ac:	cbnz	w0, 402e24 <ferror@plt+0x9b4>
  4027b0:	ldr	x0, [x21, #824]
  4027b4:	bl	4022f0 <fflush@plt>
  4027b8:	bl	401fb0 <fork@plt>
  4027bc:	mov	w19, w0
  4027c0:	cmn	w0, #0x1
  4027c4:	b.eq	402dfc <ferror@plt+0x98c>  // b.none
  4027c8:	cbz	w0, 402cc8 <ferror@plt+0x858>
  4027cc:	mov	w1, w0
  4027d0:	ldr	x0, [sp, #152]
  4027d4:	bl	4053d8 <ferror@plt+0x2f68>
  4027d8:	add	x0, sp, #0x98
  4027dc:	bl	402fd8 <ferror@plt+0xb68>
  4027e0:	ldr	x0, [sp, #152]
  4027e4:	bl	405f80 <ferror@plt+0x3b10>
  4027e8:	ldr	x0, [sp, #152]
  4027ec:	bl	405330 <ferror@plt+0x2ec0>
  4027f0:	cbz	w0, 402bcc <ferror@plt+0x75c>
  4027f4:	ldr	x0, [sp, #152]
  4027f8:	bl	405448 <ferror@plt+0x2fd8>
  4027fc:	cmn	w0, #0x1
  402800:	b.ne	402bf0 <ferror@plt+0x780>  // b.any
  402804:	ldr	x0, [sp, #152]
  402808:	bl	4055e0 <ferror@plt+0x3170>
  40280c:	ldr	x0, [sp, #152]
  402810:	bl	4052e0 <ferror@plt+0x2e70>
  402814:	ldr	x0, [sp, #160]
  402818:	bl	403880 <ferror@plt+0x1410>
  40281c:	ldr	x19, [x21, #824]
  402820:	mov	w2, #0x5                   	// #5
  402824:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402828:	mov	x0, #0x0                   	// #0
  40282c:	add	x1, x1, #0xac8
  402830:	bl	402360 <dcgettext@plt>
  402834:	mov	x1, x0
  402838:	mov	x0, x19
  40283c:	bl	402420 <fprintf@plt>
  402840:	mov	w0, #0x0                   	// #0
  402844:	ldr	d8, [sp, #96]
  402848:	ldp	x19, x20, [sp, #16]
  40284c:	ldp	x21, x22, [sp, #32]
  402850:	ldp	x23, x24, [sp, #48]
  402854:	ldp	x25, x26, [sp, #64]
  402858:	ldp	x27, x28, [sp, #80]
  40285c:	ldp	x29, x30, [sp], #176
  402860:	ret
  402864:	cmp	w0, w1
  402868:	b.eq	402588 <ferror@plt+0x118>  // b.none
  40286c:	adrp	x22, 41c000 <ferror@plt+0x19b90>
  402870:	mov	w2, #0x5                   	// #5
  402874:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402878:	mov	x0, #0x0                   	// #0
  40287c:	ldr	x20, [x22, #800]
  402880:	add	x1, x1, #0x5d8
  402884:	bl	402360 <dcgettext@plt>
  402888:	adrp	x21, 408000 <ferror@plt+0x5b90>
  40288c:	adrp	x2, 41c000 <ferror@plt+0x19b90>
  402890:	adrp	x23, 408000 <ferror@plt+0x5b90>
  402894:	add	x21, x21, #0x598
  402898:	add	x23, x23, #0xae0
  40289c:	ldr	x2, [x2, #832]
  4028a0:	mov	x1, x0
  4028a4:	adrp	x24, 408000 <ferror@plt+0x5b90>
  4028a8:	mov	x0, x20
  4028ac:	mov	x20, #0x0                   	// #0
  4028b0:	bl	402420 <fprintf@plt>
  4028b4:	ldr	w3, [x19, x20]
  4028b8:	cbz	w3, 4028f4 <ferror@plt+0x484>
  4028bc:	mov	x2, x21
  4028c0:	add	x0, x19, #0x80
  4028c4:	b	4028d0 <ferror@plt+0x460>
  4028c8:	ldr	x2, [x0, #32]!
  4028cc:	cbz	x2, 402c60 <ferror@plt+0x7f0>
  4028d0:	ldr	w1, [x0, #24]
  4028d4:	cmp	w3, w1
  4028d8:	b.ne	4028c8 <ferror@plt+0x458>  // b.any
  4028dc:	ldr	x0, [x22, #800]
  4028e0:	mov	x1, x23
  4028e4:	bl	402420 <fprintf@plt>
  4028e8:	add	x20, x20, #0x4
  4028ec:	cmp	x20, #0x3c
  4028f0:	b.ne	4028b4 <ferror@plt+0x444>  // b.any
  4028f4:	ldr	x1, [x22, #800]
  4028f8:	mov	w0, #0xa                   	// #10
  4028fc:	bl	401f80 <fputc@plt>
  402900:	mov	w0, #0x1                   	// #1
  402904:	bl	401ec0 <exit@plt>
  402908:	cmp	w0, #0x42
  40290c:	b.ne	402c90 <ferror@plt+0x820>  // b.any
  402910:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  402914:	ldr	x26, [x0, #808]
  402918:	b	402540 <ferror@plt+0xd0>
  40291c:	cmp	w0, #0x6d
  402920:	b.eq	402b64 <ferror@plt+0x6f4>  // b.none
  402924:	b.le	40293c <ferror@plt+0x4cc>
  402928:	cmp	w0, #0x74
  40292c:	b.ne	402c90 <ferror@plt+0x820>  // b.any
  402930:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  402934:	ldr	x27, [x0, #808]
  402938:	b	402540 <ferror@plt+0xd0>
  40293c:	cmp	w0, #0x64
  402940:	b.ne	402960 <ferror@plt+0x4f0>  // b.any
  402944:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  402948:	mov	w1, #0x1                   	// #1
  40294c:	str	w1, [sp, #116]
  402950:	ldr	x0, [x0, #808]
  402954:	bl	403170 <ferror@plt+0xd00>
  402958:	fmov	d8, d0
  40295c:	b	402540 <ferror@plt+0xd0>
  402960:	cmp	w0, #0x68
  402964:	b.ne	402c90 <ferror@plt+0x820>  // b.any
  402968:	adrp	x3, 41c000 <ferror@plt+0x19b90>
  40296c:	mov	w2, #0x5                   	// #5
  402970:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402974:	mov	x0, #0x0                   	// #0
  402978:	ldr	x19, [x3, #824]
  40297c:	add	x1, x1, #0x658
  402980:	bl	402360 <dcgettext@plt>
  402984:	adrp	x20, 41c000 <ferror@plt+0x19b90>
  402988:	mov	x1, x19
  40298c:	bl	401eb0 <fputs@plt>
  402990:	mov	w2, #0x5                   	// #5
  402994:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402998:	mov	x0, #0x0                   	// #0
  40299c:	add	x1, x1, #0x668
  4029a0:	bl	402360 <dcgettext@plt>
  4029a4:	mov	x1, x0
  4029a8:	ldr	x2, [x20, #832]
  4029ac:	mov	x0, x19
  4029b0:	bl	402420 <fprintf@plt>
  4029b4:	mov	w2, #0x5                   	// #5
  4029b8:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4029bc:	mov	x0, #0x0                   	// #0
  4029c0:	add	x1, x1, #0x678
  4029c4:	bl	402360 <dcgettext@plt>
  4029c8:	mov	x1, x0
  4029cc:	ldr	x2, [x20, #832]
  4029d0:	mov	x0, x19
  4029d4:	bl	402420 <fprintf@plt>
  4029d8:	mov	x1, x19
  4029dc:	mov	w0, #0xa                   	// #10
  4029e0:	bl	401f80 <fputc@plt>
  4029e4:	mov	w2, #0x5                   	// #5
  4029e8:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4029ec:	mov	x0, #0x0                   	// #0
  4029f0:	add	x1, x1, #0x6a0
  4029f4:	bl	402360 <dcgettext@plt>
  4029f8:	mov	x1, x19
  4029fc:	bl	401eb0 <fputs@plt>
  402a00:	mov	w2, #0x5                   	// #5
  402a04:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402a08:	mov	x0, #0x0                   	// #0
  402a0c:	add	x1, x1, #0x6c0
  402a10:	bl	402360 <dcgettext@plt>
  402a14:	mov	x1, x19
  402a18:	bl	401eb0 <fputs@plt>
  402a1c:	mov	w2, #0x5                   	// #5
  402a20:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402a24:	mov	x0, #0x0                   	// #0
  402a28:	add	x1, x1, #0x6d0
  402a2c:	bl	402360 <dcgettext@plt>
  402a30:	mov	x1, x19
  402a34:	bl	401eb0 <fputs@plt>
  402a38:	mov	w2, #0x5                   	// #5
  402a3c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402a40:	mov	x0, #0x0                   	// #0
  402a44:	add	x1, x1, #0x708
  402a48:	bl	402360 <dcgettext@plt>
  402a4c:	mov	x1, x19
  402a50:	bl	401eb0 <fputs@plt>
  402a54:	mov	w2, #0x5                   	// #5
  402a58:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402a5c:	mov	x0, #0x0                   	// #0
  402a60:	add	x1, x1, #0x730
  402a64:	bl	402360 <dcgettext@plt>
  402a68:	mov	x1, x19
  402a6c:	bl	401eb0 <fputs@plt>
  402a70:	mov	w2, #0x5                   	// #5
  402a74:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402a78:	mov	x0, #0x0                   	// #0
  402a7c:	add	x1, x1, #0x760
  402a80:	bl	402360 <dcgettext@plt>
  402a84:	mov	x1, x19
  402a88:	bl	401eb0 <fputs@plt>
  402a8c:	mov	x1, x19
  402a90:	mov	w0, #0xa                   	// #10
  402a94:	bl	401f80 <fputc@plt>
  402a98:	mov	w2, #0x5                   	// #5
  402a9c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402aa0:	mov	x0, #0x0                   	// #0
  402aa4:	add	x1, x1, #0x7a0
  402aa8:	bl	402360 <dcgettext@plt>
  402aac:	mov	x1, x19
  402ab0:	bl	401eb0 <fputs@plt>
  402ab4:	mov	w2, #0x5                   	// #5
  402ab8:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402abc:	mov	x0, #0x0                   	// #0
  402ac0:	add	x1, x1, #0x7e8
  402ac4:	bl	402360 <dcgettext@plt>
  402ac8:	mov	x1, x19
  402acc:	bl	401eb0 <fputs@plt>
  402ad0:	mov	w2, #0x5                   	// #5
  402ad4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402ad8:	mov	x0, #0x0                   	// #0
  402adc:	add	x1, x1, #0x838
  402ae0:	bl	402360 <dcgettext@plt>
  402ae4:	mov	x1, x19
  402ae8:	bl	401eb0 <fputs@plt>
  402aec:	mov	w2, #0x5                   	// #5
  402af0:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402af4:	mov	x0, #0x0                   	// #0
  402af8:	add	x1, x1, #0x888
  402afc:	bl	402360 <dcgettext@plt>
  402b00:	mov	x19, x0
  402b04:	mov	w2, #0x5                   	// #5
  402b08:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402b0c:	mov	x0, #0x0                   	// #0
  402b10:	add	x1, x1, #0x8a0
  402b14:	bl	402360 <dcgettext@plt>
  402b18:	mov	x4, x0
  402b1c:	adrp	x3, 408000 <ferror@plt+0x5b90>
  402b20:	add	x3, x3, #0x8b0
  402b24:	mov	x2, x19
  402b28:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402b2c:	adrp	x0, 408000 <ferror@plt+0x5b90>
  402b30:	add	x1, x1, #0x8c0
  402b34:	add	x0, x0, #0x8d0
  402b38:	bl	4023c0 <printf@plt>
  402b3c:	mov	w2, #0x5                   	// #5
  402b40:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402b44:	mov	x0, #0x0                   	// #0
  402b48:	add	x1, x1, #0x8e8
  402b4c:	bl	402360 <dcgettext@plt>
  402b50:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402b54:	add	x1, x1, #0x908
  402b58:	bl	4023c0 <printf@plt>
  402b5c:	mov	w0, #0x0                   	// #0
  402b60:	bl	401ec0 <exit@plt>
  402b64:	adrp	x3, 41c000 <ferror@plt+0x19b90>
  402b68:	mov	x1, x24
  402b6c:	mov	w2, #0x5                   	// #5
  402b70:	mov	x0, #0x0                   	// #0
  402b74:	ldr	x3, [x3, #808]
  402b78:	str	x3, [sp, #120]
  402b7c:	bl	402360 <dcgettext@plt>
  402b80:	mov	x2, x0
  402b84:	ldr	x3, [sp, #120]
  402b88:	add	x1, sp, #0x88
  402b8c:	mov	x0, x3
  402b90:	bl	407778 <ferror@plt+0x5308>
  402b94:	b	402540 <ferror@plt+0xd0>
  402b98:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  402b9c:	ldr	x25, [x0, #808]
  402ba0:	b	402540 <ferror@plt+0xd0>
  402ba4:	mov	w1, #0x0                   	// #0
  402ba8:	b	402644 <ferror@plt+0x1d4>
  402bac:	ldr	x0, [sp, #152]
  402bb0:	mov	w1, #0x1                   	// #1
  402bb4:	bl	4052e8 <ferror@plt+0x2e78>
  402bb8:	b	4027a4 <ferror@plt+0x334>
  402bbc:	fmov	d0, d8
  402bc0:	ldr	x0, [sp, #160]
  402bc4:	bl	403978 <ferror@plt+0x1508>
  402bc8:	b	4026ec <ferror@plt+0x27c>
  402bcc:	ldr	x0, [sp, #152]
  402bd0:	bl	405448 <ferror@plt+0x2fd8>
  402bd4:	cmn	w0, #0x1
  402bd8:	b.eq	402804 <ferror@plt+0x394>  // b.none
  402bdc:	ldr	x0, [sp, #152]
  402be0:	bl	405d88 <ferror@plt+0x3918>
  402be4:	b	402804 <ferror@plt+0x394>
  402be8:	mov	x25, #0x0                   	// #0
  402bec:	b	40265c <ferror@plt+0x1ec>
  402bf0:	adrp	x20, 41c000 <ferror@plt+0x19b90>
  402bf4:	mov	w2, #0x5                   	// #5
  402bf8:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402bfc:	mov	x0, #0x0                   	// #0
  402c00:	ldr	x22, [x20, #800]
  402c04:	add	x1, x1, #0xa90
  402c08:	bl	402360 <dcgettext@plt>
  402c0c:	mov	x1, x0
  402c10:	mov	x0, x22
  402c14:	bl	402420 <fprintf@plt>
  402c18:	mov	w1, #0xf                   	// #15
  402c1c:	mov	w0, w19
  402c20:	bl	401fa0 <kill@plt>
  402c24:	mov	w0, #0x2                   	// #2
  402c28:	bl	402100 <sleep@plt>
  402c2c:	mov	w0, w19
  402c30:	mov	w1, #0x9                   	// #9
  402c34:	bl	401fa0 <kill@plt>
  402c38:	ldr	x3, [x20, #800]
  402c3c:	adrp	x0, 408000 <ferror@plt+0x5b90>
  402c40:	mov	x2, #0xc                   	// #12
  402c44:	mov	x1, #0x1                   	// #1
  402c48:	add	x0, x0, #0xab8
  402c4c:	bl	4022e0 <fwrite@plt>
  402c50:	b	402804 <ferror@plt+0x394>
  402c54:	adrp	x20, 408000 <ferror@plt+0x5b90>
  402c58:	add	x20, x20, #0x5a0
  402c5c:	b	402724 <ferror@plt+0x2b4>
  402c60:	sub	w0, w3, #0x21
  402c64:	cmp	w0, #0x5d
  402c68:	b.hi	4028e8 <ferror@plt+0x478>  // b.pmore
  402c6c:	ldr	x0, [x22, #800]
  402c70:	mov	w2, w3
  402c74:	add	x1, x24, #0x600
  402c78:	bl	402420 <fprintf@plt>
  402c7c:	b	4028e8 <ferror@plt+0x478>
  402c80:	ldr	x0, [x0, w1, sxtw #3]
  402c84:	bl	403170 <ferror@plt+0xd00>
  402c88:	fmov	d8, d0
  402c8c:	b	402670 <ferror@plt+0x200>
  402c90:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  402c94:	mov	w2, #0x5                   	// #5
  402c98:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402c9c:	add	x1, x1, #0x918
  402ca0:	ldr	x19, [x0, #800]
  402ca4:	mov	x0, #0x0                   	// #0
  402ca8:	bl	402360 <dcgettext@plt>
  402cac:	mov	x1, x0
  402cb0:	adrp	x2, 41c000 <ferror@plt+0x19b90>
  402cb4:	mov	x0, x19
  402cb8:	ldr	x2, [x2, #832]
  402cbc:	bl	402420 <fprintf@plt>
  402cc0:	mov	w0, #0x1                   	// #1
  402cc4:	bl	401ec0 <exit@plt>
  402cc8:	ldr	x0, [sp, #152]
  402ccc:	bl	4059d8 <ferror@plt+0x3568>
  402cd0:	mov	x1, #0x0                   	// #0
  402cd4:	mov	w0, #0xf                   	// #15
  402cd8:	bl	402010 <signal@plt>
  402cdc:	mov	w1, #0x2f                  	// #47
  402ce0:	mov	x0, x20
  402ce4:	bl	402180 <strrchr@plt>
  402ce8:	cmp	x0, #0x0
  402cec:	mov	x19, x0
  402cf0:	mov	w1, #0x1                   	// #1
  402cf4:	mov	x0, x20
  402cf8:	csinc	x19, x20, x19, eq  // eq = none
  402cfc:	bl	4021d0 <access@plt>
  402d00:	cbnz	w0, 402e60 <ferror@plt+0x9f0>
  402d04:	cbz	x28, 402e44 <ferror@plt+0x9d4>
  402d08:	adrp	x2, 408000 <ferror@plt+0x5b90>
  402d0c:	mov	x3, x28
  402d10:	mov	x1, x19
  402d14:	add	x2, x2, #0xa68
  402d18:	mov	x0, x20
  402d1c:	mov	x4, #0x0                   	// #0
  402d20:	bl	401ee0 <execl@plt>
  402d24:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402d28:	mov	x2, x20
  402d2c:	add	x1, x1, #0xa78
  402d30:	mov	w0, #0x1                   	// #1
  402d34:	bl	402440 <err@plt>
  402d38:	mov	w2, #0x5                   	// #5
  402d3c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402d40:	mov	x0, #0x0                   	// #0
  402d44:	add	x1, x1, #0x9a0
  402d48:	bl	402360 <dcgettext@plt>
  402d4c:	mov	x1, x0
  402d50:	mov	x2, x26
  402d54:	mov	w0, #0x1                   	// #1
  402d58:	bl	402440 <err@plt>
  402d5c:	mov	w2, #0x5                   	// #5
  402d60:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402d64:	mov	x0, #0x0                   	// #0
  402d68:	add	x1, x1, #0x9a0
  402d6c:	bl	402360 <dcgettext@plt>
  402d70:	mov	x1, x0
  402d74:	mov	x2, x25
  402d78:	mov	w0, #0x1                   	// #1
  402d7c:	bl	402440 <err@plt>
  402d80:	mov	w2, #0x5                   	// #5
  402d84:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402d88:	add	x1, x1, #0xa00
  402d8c:	bl	402360 <dcgettext@plt>
  402d90:	mov	x1, x0
  402d94:	mov	w0, #0x1                   	// #1
  402d98:	bl	402440 <err@plt>
  402d9c:	mov	w2, #0x5                   	// #5
  402da0:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402da4:	mov	x0, #0x0                   	// #0
  402da8:	add	x1, x1, #0x958
  402dac:	bl	402360 <dcgettext@plt>
  402db0:	mov	x1, x0
  402db4:	mov	w0, #0x1                   	// #1
  402db8:	bl	402380 <errx@plt>
  402dbc:	mov	w2, #0x5                   	// #5
  402dc0:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402dc4:	mov	x0, #0x0                   	// #0
  402dc8:	add	x1, x1, #0x9a0
  402dcc:	bl	402360 <dcgettext@plt>
  402dd0:	mov	x1, x0
  402dd4:	mov	x2, x27
  402dd8:	mov	w0, #0x1                   	// #1
  402ddc:	bl	402440 <err@plt>
  402de0:	mov	w2, #0x5                   	// #5
  402de4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402de8:	add	x1, x1, #0x978
  402dec:	bl	402360 <dcgettext@plt>
  402df0:	mov	x1, x0
  402df4:	mov	w0, #0x1                   	// #1
  402df8:	bl	402380 <errx@plt>
  402dfc:	ldr	x0, [sp, #152]
  402e00:	bl	4055e0 <ferror@plt+0x3170>
  402e04:	mov	w2, #0x5                   	// #5
  402e08:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402e0c:	mov	x0, #0x0                   	// #0
  402e10:	add	x1, x1, #0xa48
  402e14:	bl	402360 <dcgettext@plt>
  402e18:	mov	x1, x0
  402e1c:	mov	w0, #0x1                   	// #1
  402e20:	bl	402440 <err@plt>
  402e24:	mov	w2, #0x5                   	// #5
  402e28:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402e2c:	mov	x0, #0x0                   	// #0
  402e30:	add	x1, x1, #0xa20
  402e34:	bl	402360 <dcgettext@plt>
  402e38:	mov	x1, x0
  402e3c:	mov	w0, #0x1                   	// #1
  402e40:	bl	402440 <err@plt>
  402e44:	mov	x1, x19
  402e48:	mov	x0, x20
  402e4c:	adrp	x2, 408000 <ferror@plt+0x5b90>
  402e50:	mov	x3, #0x0                   	// #0
  402e54:	add	x2, x2, #0xa70
  402e58:	bl	401ee0 <execl@plt>
  402e5c:	b	402d24 <ferror@plt+0x8b4>
  402e60:	cbz	x28, 402e80 <ferror@plt+0xa10>
  402e64:	mov	x2, x28
  402e68:	mov	x0, x19
  402e6c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402e70:	mov	x3, #0x0                   	// #0
  402e74:	add	x1, x1, #0xa68
  402e78:	bl	4023f0 <execlp@plt>
  402e7c:	b	402d24 <ferror@plt+0x8b4>
  402e80:	mov	x0, x19
  402e84:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402e88:	mov	x2, #0x0                   	// #0
  402e8c:	add	x1, x1, #0xa70
  402e90:	bl	4023f0 <execlp@plt>
  402e94:	b	402d24 <ferror@plt+0x8b4>
  402e98:	mov	x29, #0x0                   	// #0
  402e9c:	mov	x30, #0x0                   	// #0
  402ea0:	mov	x5, x0
  402ea4:	ldr	x1, [sp]
  402ea8:	add	x2, sp, #0x8
  402eac:	mov	x6, sp
  402eb0:	movz	x0, #0x0, lsl #48
  402eb4:	movk	x0, #0x0, lsl #32
  402eb8:	movk	x0, #0x40, lsl #16
  402ebc:	movk	x0, #0x2480
  402ec0:	movz	x3, #0x0, lsl #48
  402ec4:	movk	x3, #0x0, lsl #32
  402ec8:	movk	x3, #0x40, lsl #16
  402ecc:	movk	x3, #0x84a0
  402ed0:	movz	x4, #0x0, lsl #48
  402ed4:	movk	x4, #0x0, lsl #32
  402ed8:	movk	x4, #0x40, lsl #16
  402edc:	movk	x4, #0x8520
  402ee0:	bl	4020d0 <__libc_start_main@plt>
  402ee4:	bl	4021c0 <abort@plt>
  402ee8:	adrp	x0, 41b000 <ferror@plt+0x18b90>
  402eec:	ldr	x0, [x0, #4064]
  402ef0:	cbz	x0, 402ef8 <ferror@plt+0xa88>
  402ef4:	b	402190 <__gmon_start__@plt>
  402ef8:	ret
  402efc:	nop
  402f00:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  402f04:	add	x0, x0, #0x320
  402f08:	adrp	x1, 41c000 <ferror@plt+0x19b90>
  402f0c:	add	x1, x1, #0x320
  402f10:	cmp	x1, x0
  402f14:	b.eq	402f2c <ferror@plt+0xabc>  // b.none
  402f18:	adrp	x1, 408000 <ferror@plt+0x5b90>
  402f1c:	ldr	x1, [x1, #1360]
  402f20:	cbz	x1, 402f2c <ferror@plt+0xabc>
  402f24:	mov	x16, x1
  402f28:	br	x16
  402f2c:	ret
  402f30:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  402f34:	add	x0, x0, #0x320
  402f38:	adrp	x1, 41c000 <ferror@plt+0x19b90>
  402f3c:	add	x1, x1, #0x320
  402f40:	sub	x1, x1, x0
  402f44:	lsr	x2, x1, #63
  402f48:	add	x1, x2, x1, asr #3
  402f4c:	cmp	xzr, x1, asr #1
  402f50:	asr	x1, x1, #1
  402f54:	b.eq	402f6c <ferror@plt+0xafc>  // b.none
  402f58:	adrp	x2, 408000 <ferror@plt+0x5b90>
  402f5c:	ldr	x2, [x2, #1368]
  402f60:	cbz	x2, 402f6c <ferror@plt+0xafc>
  402f64:	mov	x16, x2
  402f68:	br	x16
  402f6c:	ret
  402f70:	stp	x29, x30, [sp, #-32]!
  402f74:	mov	x29, sp
  402f78:	str	x19, [sp, #16]
  402f7c:	adrp	x19, 41c000 <ferror@plt+0x19b90>
  402f80:	ldrb	w0, [x19, #840]
  402f84:	cbnz	w0, 402f94 <ferror@plt+0xb24>
  402f88:	bl	402f00 <ferror@plt+0xa90>
  402f8c:	mov	w0, #0x1                   	// #1
  402f90:	strb	w0, [x19, #840]
  402f94:	ldr	x19, [sp, #16]
  402f98:	ldp	x29, x30, [sp], #32
  402f9c:	ret
  402fa0:	b	402f30 <ferror@plt+0xac0>
  402fa4:	nop
  402fa8:	stp	x29, x30, [sp, #-32]!
  402fac:	mov	x29, sp
  402fb0:	str	x19, [sp, #16]
  402fb4:	mov	w19, w1
  402fb8:	bl	402040 <getpid@plt>
  402fbc:	mov	w1, #0x13                  	// #19
  402fc0:	bl	401fa0 <kill@plt>
  402fc4:	mov	w0, w19
  402fc8:	mov	w1, #0x12                  	// #18
  402fcc:	ldr	x19, [sp, #16]
  402fd0:	ldp	x29, x30, [sp], #32
  402fd4:	b	401fa0 <kill@plt>
  402fd8:	stp	x29, x30, [sp, #-96]!
  402fdc:	mov	x29, sp
  402fe0:	stp	x23, x24, [sp, #48]
  402fe4:	mov	x24, x0
  402fe8:	adrp	x23, 408000 <ferror@plt+0x5b90>
  402fec:	stp	x21, x22, [sp, #32]
  402ff0:	mov	x21, x0
  402ff4:	add	x23, x23, #0x560
  402ff8:	ldr	x0, [x24], #16
  402ffc:	stp	x19, x20, [sp, #16]
  403000:	bl	405410 <ferror@plt+0x2fa0>
  403004:	mov	w22, w0
  403008:	b	403048 <ferror@plt+0xbd8>
  40300c:	cbnz	w0, 403070 <ferror@plt+0xc00>
  403010:	ldr	x0, [x21, #16]
  403014:	bl	403e10 <ferror@plt+0x19a0>
  403018:	mov	x20, x0
  40301c:	ldr	x0, [x0]
  403020:	mov	w2, w22
  403024:	cbnz	x0, 403088 <ferror@plt+0xc18>
  403028:	ldr	x0, [x20, #8]
  40302c:	cbnz	x0, 403088 <ferror@plt+0xc18>
  403030:	ldp	x0, x1, [x21, #8]
  403034:	bl	404540 <ferror@plt+0x20d0>
  403038:	mov	w19, w0
  40303c:	mov	w0, w22
  403040:	bl	401f10 <fdatasync@plt>
  403044:	cbnz	w19, 403070 <ferror@plt+0xc00>
  403048:	ldr	x0, [x21, #8]
  40304c:	mov	x2, x24
  403050:	mov	x1, x23
  403054:	bl	403ed8 <ferror@plt+0x1a68>
  403058:	mov	w19, w0
  40305c:	cmp	w0, #0x1
  403060:	b.ne	40300c <ferror@plt+0xb9c>  // b.any
  403064:	ldr	x0, [x21]
  403068:	mov	w19, #0x0                   	// #0
  40306c:	bl	405b10 <ferror@plt+0x36a0>
  403070:	mov	w0, w19
  403074:	ldp	x19, x20, [sp, #16]
  403078:	ldp	x21, x22, [sp, #32]
  40307c:	ldp	x23, x24, [sp, #48]
  403080:	ldp	x29, x30, [sp], #96
  403084:	ret
  403088:	add	x0, sp, #0x40
  40308c:	bl	4069d0 <ferror@plt+0x4560>
  403090:	ldp	x4, x3, [x20]
  403094:	mov	x2, #0x423f                	// #16959
  403098:	ldp	x1, x0, [sp, #64]
  40309c:	movk	x2, #0xf, lsl #16
  4030a0:	add	x0, x0, x3
  4030a4:	add	x1, x1, x4
  4030a8:	stp	x1, x0, [sp, #80]
  4030ac:	cmp	x0, x2
  4030b0:	b.le	4030c4 <ferror@plt+0xc54>
  4030b4:	sub	x0, x0, #0xf4, lsl #12
  4030b8:	add	x1, x1, #0x1
  4030bc:	sub	x0, x0, #0x240
  4030c0:	stp	x1, x0, [sp, #80]
  4030c4:	add	x1, sp, #0x50
  4030c8:	ldr	x0, [x21]
  4030cc:	bl	4054c0 <ferror@plt+0x3050>
  4030d0:	mov	w0, w19
  4030d4:	ldp	x19, x20, [sp, #16]
  4030d8:	ldp	x21, x22, [sp, #32]
  4030dc:	ldp	x23, x24, [sp, #48]
  4030e0:	ldp	x29, x30, [sp], #96
  4030e4:	ret
  4030e8:	stp	x29, x30, [sp, #-48]!
  4030ec:	mov	x29, sp
  4030f0:	stp	x19, x20, [sp, #16]
  4030f4:	mov	x19, x0
  4030f8:	ldr	x0, [x0, #16]
  4030fc:	cbz	x0, 403108 <ferror@plt+0xc98>
  403100:	bl	403e88 <ferror@plt+0x1a18>
  403104:	cbz	w0, 403118 <ferror@plt+0xca8>
  403108:	mov	x0, x19
  40310c:	ldp	x19, x20, [sp, #16]
  403110:	ldp	x29, x30, [sp], #48
  403114:	b	402fd8 <ferror@plt+0xb68>
  403118:	ldr	x0, [x19]
  40311c:	str	x21, [sp, #32]
  403120:	bl	405410 <ferror@plt+0x2fa0>
  403124:	mov	w20, w0
  403128:	mov	w2, w0
  40312c:	ldp	x0, x1, [x19, #8]
  403130:	bl	404540 <ferror@plt+0x20d0>
  403134:	mov	w21, w0
  403138:	mov	w0, w20
  40313c:	bl	401f10 <fdatasync@plt>
  403140:	cbnz	w21, 403158 <ferror@plt+0xce8>
  403144:	mov	x0, x19
  403148:	ldp	x19, x20, [sp, #16]
  40314c:	ldr	x21, [sp, #32]
  403150:	ldp	x29, x30, [sp], #48
  403154:	b	402fd8 <ferror@plt+0xb68>
  403158:	mov	w0, w21
  40315c:	ldp	x19, x20, [sp, #16]
  403160:	ldr	x21, [sp, #32]
  403164:	ldp	x29, x30, [sp], #48
  403168:	ret
  40316c:	nop
  403170:	stp	x29, x30, [sp, #-32]!
  403174:	mov	w2, #0x5                   	// #5
  403178:	mov	x29, sp
  40317c:	stp	x19, x20, [sp, #16]
  403180:	adrp	x20, 408000 <ferror@plt+0x5b90>
  403184:	add	x20, x20, #0x568
  403188:	mov	x19, x0
  40318c:	mov	x1, x20
  403190:	mov	x0, #0x0                   	// #0
  403194:	bl	402360 <dcgettext@plt>
  403198:	mov	x1, x0
  40319c:	mov	x0, x19
  4031a0:	bl	4074f0 <ferror@plt+0x5080>
  4031a4:	fcmp	d0, d0
  4031a8:	b.vs	4031b8 <ferror@plt+0xd48>
  4031ac:	ldp	x19, x20, [sp, #16]
  4031b0:	ldp	x29, x30, [sp], #32
  4031b4:	ret
  4031b8:	bl	4023e0 <__errno_location@plt>
  4031bc:	mov	x3, x0
  4031c0:	mov	w4, #0x16                  	// #22
  4031c4:	mov	x1, x20
  4031c8:	mov	w2, #0x5                   	// #5
  4031cc:	mov	x0, #0x0                   	// #0
  4031d0:	str	w4, [x3]
  4031d4:	bl	402360 <dcgettext@plt>
  4031d8:	mov	x2, x0
  4031dc:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4031e0:	mov	x3, x19
  4031e4:	add	x1, x1, #0x580
  4031e8:	mov	w0, #0x1                   	// #1
  4031ec:	bl	402440 <err@plt>
  4031f0:	stp	x29, x30, [sp, #-32]!
  4031f4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4031f8:	mov	x29, sp
  4031fc:	stp	x19, x20, [sp, #16]
  403200:	ldr	x20, [x0, #824]
  403204:	bl	4023e0 <__errno_location@plt>
  403208:	mov	x19, x0
  40320c:	mov	x0, x20
  403210:	str	wzr, [x19]
  403214:	bl	402470 <ferror@plt>
  403218:	cbz	w0, 4032b8 <ferror@plt+0xe48>
  40321c:	ldr	w0, [x19]
  403220:	cmp	w0, #0x9
  403224:	b.ne	403268 <ferror@plt+0xdf8>  // b.any
  403228:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40322c:	ldr	x20, [x0, #800]
  403230:	str	wzr, [x19]
  403234:	mov	x0, x20
  403238:	bl	402470 <ferror@plt>
  40323c:	cbnz	w0, 403250 <ferror@plt+0xde0>
  403240:	mov	x0, x20
  403244:	bl	4022f0 <fflush@plt>
  403248:	cbz	w0, 403298 <ferror@plt+0xe28>
  40324c:	nop
  403250:	ldr	w0, [x19]
  403254:	cmp	w0, #0x9
  403258:	b.ne	403290 <ferror@plt+0xe20>  // b.any
  40325c:	ldp	x19, x20, [sp, #16]
  403260:	ldp	x29, x30, [sp], #32
  403264:	ret
  403268:	cmp	w0, #0x20
  40326c:	b.eq	403228 <ferror@plt+0xdb8>  // b.none
  403270:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403274:	mov	w2, #0x5                   	// #5
  403278:	add	x1, x1, #0x588
  40327c:	cbz	w0, 4032e4 <ferror@plt+0xe74>
  403280:	mov	x0, #0x0                   	// #0
  403284:	bl	402360 <dcgettext@plt>
  403288:	bl	402220 <warn@plt>
  40328c:	nop
  403290:	mov	w0, #0x1                   	// #1
  403294:	bl	401e80 <_exit@plt>
  403298:	mov	x0, x20
  40329c:	bl	402000 <fileno@plt>
  4032a0:	tbnz	w0, #31, 403250 <ferror@plt+0xde0>
  4032a4:	bl	401ed0 <dup@plt>
  4032a8:	tbnz	w0, #31, 403250 <ferror@plt+0xde0>
  4032ac:	bl	402170 <close@plt>
  4032b0:	cbz	w0, 40325c <ferror@plt+0xdec>
  4032b4:	b	403250 <ferror@plt+0xde0>
  4032b8:	mov	x0, x20
  4032bc:	bl	4022f0 <fflush@plt>
  4032c0:	cbnz	w0, 40321c <ferror@plt+0xdac>
  4032c4:	mov	x0, x20
  4032c8:	bl	402000 <fileno@plt>
  4032cc:	tbnz	w0, #31, 40321c <ferror@plt+0xdac>
  4032d0:	bl	401ed0 <dup@plt>
  4032d4:	tbnz	w0, #31, 40321c <ferror@plt+0xdac>
  4032d8:	bl	402170 <close@plt>
  4032dc:	cbz	w0, 403228 <ferror@plt+0xdb8>
  4032e0:	b	40321c <ferror@plt+0xdac>
  4032e4:	mov	x0, #0x0                   	// #0
  4032e8:	bl	402360 <dcgettext@plt>
  4032ec:	bl	402300 <warnx@plt>
  4032f0:	b	403290 <ferror@plt+0xe20>
  4032f4:	nop
  4032f8:	stp	x29, x30, [sp, #-64]!
  4032fc:	mov	x29, sp
  403300:	stp	x19, x20, [sp, #16]
  403304:	stp	x21, x22, [sp, #32]
  403308:	str	x23, [sp, #48]
  40330c:	cbz	x0, 403384 <ferror@plt+0xf14>
  403310:	mov	x21, x1
  403314:	cbz	x1, 4033d8 <ferror@plt+0xf68>
  403318:	mov	x22, x2
  40331c:	cbz	x2, 4033b8 <ferror@plt+0xf48>
  403320:	mov	x19, x0
  403324:	mov	x23, x3
  403328:	ldp	x0, x20, [x0]
  40332c:	add	x20, x20, #0x1
  403330:	lsl	x20, x20, #5
  403334:	mov	x1, x20
  403338:	bl	402150 <realloc@plt>
  40333c:	cmp	x0, #0x0
  403340:	mov	x4, x0
  403344:	ccmp	x20, #0x0, #0x4, eq  // eq = none
  403348:	b.ne	4033a4 <ferror@plt+0xf34>  // b.any
  40334c:	ldr	x5, [x19, #8]
  403350:	add	x0, x5, #0x1
  403354:	stp	x4, x0, [x19]
  403358:	lsl	x5, x5, #5
  40335c:	add	x0, x4, x5
  403360:	str	x22, [x0, #8]
  403364:	str	xzr, [x0, #24]
  403368:	str	x21, [x4, x5]
  40336c:	ldp	x19, x20, [sp, #16]
  403370:	ldp	x21, x22, [sp, #32]
  403374:	str	x23, [x0, #16]
  403378:	ldr	x23, [sp, #48]
  40337c:	ldp	x29, x30, [sp], #64
  403380:	ret
  403384:	adrp	x3, 409000 <ferror@plt+0x6b90>
  403388:	adrp	x1, 408000 <ferror@plt+0x5b90>
  40338c:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403390:	add	x3, x3, #0x190
  403394:	add	x1, x1, #0xd00
  403398:	add	x0, x0, #0xd20
  40339c:	mov	w2, #0xa4                  	// #164
  4033a0:	bl	4023d0 <__assert_fail@plt>
  4033a4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4033a8:	mov	x2, x20
  4033ac:	add	x1, x1, #0xd40
  4033b0:	mov	w0, #0x1                   	// #1
  4033b4:	bl	402440 <err@plt>
  4033b8:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4033bc:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4033c0:	adrp	x0, 408000 <ferror@plt+0x5b90>
  4033c4:	add	x3, x3, #0x190
  4033c8:	add	x1, x1, #0xd00
  4033cc:	add	x0, x0, #0xd30
  4033d0:	mov	w2, #0xa6                  	// #166
  4033d4:	bl	4023d0 <__assert_fail@plt>
  4033d8:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4033dc:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4033e0:	adrp	x0, 408000 <ferror@plt+0x5b90>
  4033e4:	add	x3, x3, #0x190
  4033e8:	add	x1, x1, #0xd00
  4033ec:	add	x0, x0, #0xd28
  4033f0:	mov	w2, #0xa5                  	// #165
  4033f4:	bl	4023d0 <__assert_fail@plt>
  4033f8:	stp	x29, x30, [sp, #-288]!
  4033fc:	mov	w9, #0xffffffc8            	// #-56
  403400:	mov	w8, #0xffffff80            	// #-128
  403404:	mov	x29, sp
  403408:	add	x11, sp, #0xe0
  40340c:	add	x12, sp, #0x120
  403410:	stp	x12, x12, [sp, #64]
  403414:	mov	x10, x0
  403418:	str	x11, [sp, #80]
  40341c:	stp	w9, w8, [sp, #88]
  403420:	str	x19, [sp, #16]
  403424:	adrp	x19, 41c000 <ferror@plt+0x19b90>
  403428:	ldp	x12, x13, [sp, #64]
  40342c:	stp	x12, x13, [sp, #32]
  403430:	ldp	x8, x9, [sp, #80]
  403434:	stp	x8, x9, [sp, #48]
  403438:	ldr	x0, [x19, #800]
  40343c:	str	q0, [sp, #96]
  403440:	str	q1, [sp, #112]
  403444:	str	q2, [sp, #128]
  403448:	str	q3, [sp, #144]
  40344c:	str	q4, [sp, #160]
  403450:	str	q5, [sp, #176]
  403454:	str	q6, [sp, #192]
  403458:	str	q7, [sp, #208]
  40345c:	stp	x1, x2, [sp, #232]
  403460:	mov	x1, x10
  403464:	add	x2, sp, #0x20
  403468:	stp	x3, x4, [sp, #248]
  40346c:	stp	x5, x6, [sp, #264]
  403470:	str	x7, [sp, #280]
  403474:	bl	4023b0 <vfprintf@plt>
  403478:	ldr	x1, [x19, #800]
  40347c:	mov	w0, #0xa                   	// #10
  403480:	bl	401f80 <fputc@plt>
  403484:	ldr	x19, [sp, #16]
  403488:	ldp	x29, x30, [sp], #288
  40348c:	ret
  403490:	mov	x12, #0x2030                	// #8240
  403494:	sub	sp, sp, x12
  403498:	sxtb	w2, w2
  40349c:	cmp	w2, #0x4f
  4034a0:	stp	x29, x30, [sp]
  4034a4:	mov	x29, sp
  4034a8:	stp	x19, x20, [sp, #16]
  4034ac:	mov	x19, x0
  4034b0:	stp	x21, x22, [sp, #32]
  4034b4:	mov	x21, x1
  4034b8:	b.eq	4034d0 <ferror@plt+0x1060>  // b.none
  4034bc:	b.gt	403530 <ferror@plt+0x10c0>
  4034c0:	cmp	w2, #0x48
  4034c4:	b.eq	403538 <ferror@plt+0x10c8>  // b.none
  4034c8:	cmp	w2, #0x49
  4034cc:	b.ne	40363c <ferror@plt+0x11cc>  // b.any
  4034d0:	mov	x0, x21
  4034d4:	add	x5, sp, #0x30
  4034d8:	add	x4, x19, #0x8
  4034dc:	add	x3, x19, #0x28
  4034e0:	add	x2, x19, #0x20
  4034e4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4034e8:	add	x1, x1, #0xd60
  4034ec:	bl	402080 <__isoc99_fscanf@plt>
  4034f0:	cmp	w0, #0x4
  4034f4:	b.ne	4036a8 <ferror@plt+0x1238>  // b.any
  4034f8:	ldrsb	w0, [sp, #48]
  4034fc:	mov	w20, #0xffffffea            	// #-22
  403500:	cmp	w0, #0xa
  403504:	csel	w20, w20, wzr, ne  // ne = any
  403508:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40350c:	ldr	w0, [x0, #844]
  403510:	tbnz	w0, #2, 40364c <ferror@plt+0x11dc>
  403514:	mov	w0, w20
  403518:	mov	x12, #0x2030                	// #8240
  40351c:	ldp	x29, x30, [sp]
  403520:	ldp	x19, x20, [sp, #16]
  403524:	ldp	x21, x22, [sp, #32]
  403528:	add	sp, sp, x12
  40352c:	ret
  403530:	cmp	w2, #0x53
  403534:	b.ne	40363c <ferror@plt+0x11cc>  // b.any
  403538:	add	x3, x19, #0x28
  40353c:	add	x2, x19, #0x20
  403540:	mov	x0, x21
  403544:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403548:	add	x1, x1, #0xd78
  40354c:	bl	402080 <__isoc99_fscanf@plt>
  403550:	mov	w20, w0
  403554:	cmp	w0, #0x2
  403558:	b.ne	403508 <ferror@plt+0x1098>  // b.any
  40355c:	add	x2, sp, #0x30
  403560:	mov	x0, x21
  403564:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403568:	add	x1, x1, #0xd88
  40356c:	bl	402080 <__isoc99_fscanf@plt>
  403570:	mov	w20, w0
  403574:	cmp	w0, #0x1
  403578:	b.ne	403508 <ferror@plt+0x1098>  // b.any
  40357c:	ldr	x22, [x19, #16]
  403580:	cbz	x22, 4036b0 <ferror@plt+0x1240>
  403584:	mov	x0, x22
  403588:	bl	401ea0 <strlen@plt>
  40358c:	mov	x20, x0
  403590:	add	x0, sp, #0x30
  403594:	bl	401ea0 <strlen@plt>
  403598:	cmp	x20, x0
  40359c:	add	x20, x0, #0x1
  4035a0:	b.cc	4036dc <ferror@plt+0x126c>  // b.lo, b.ul, b.last
  4035a4:	mov	x2, x20
  4035a8:	add	x1, sp, #0x30
  4035ac:	mov	x0, x22
  4035b0:	bl	401e70 <memcpy@plt>
  4035b4:	str	x22, [x19, #16]
  4035b8:	mov	x2, x21
  4035bc:	add	x0, sp, #0x30
  4035c0:	mov	w1, #0x2000                	// #8192
  4035c4:	bl	402430 <fgets@plt>
  4035c8:	cbz	x0, 4036f8 <ferror@plt+0x1288>
  4035cc:	ldrsb	w1, [sp, #48]
  4035d0:	cbz	w1, 40363c <ferror@plt+0x11cc>
  4035d4:	add	x2, sp, #0x30
  4035d8:	mov	x0, x2
  4035dc:	nop
  4035e0:	cmp	w1, #0xa
  4035e4:	b.eq	4035ec <ferror@plt+0x117c>  // b.none
  4035e8:	strb	w1, [x0], #1
  4035ec:	ldrsb	w1, [x2, #1]!
  4035f0:	cbnz	w1, 4035e0 <ferror@plt+0x1170>
  4035f4:	ldr	x21, [x19, #24]
  4035f8:	strb	wzr, [x0]
  4035fc:	cbz	x21, 403708 <ferror@plt+0x1298>
  403600:	mov	x0, x21
  403604:	bl	401ea0 <strlen@plt>
  403608:	mov	x20, x0
  40360c:	add	x0, sp, #0x30
  403610:	bl	401ea0 <strlen@plt>
  403614:	cmp	x20, x0
  403618:	add	x20, x0, #0x1
  40361c:	b.cc	403734 <ferror@plt+0x12c4>  // b.lo, b.ul, b.last
  403620:	mov	x2, x20
  403624:	add	x1, sp, #0x30
  403628:	mov	x0, x21
  40362c:	mov	w20, #0x0                   	// #0
  403630:	bl	401e70 <memcpy@plt>
  403634:	str	x21, [x19, #24]
  403638:	b	403508 <ferror@plt+0x1098>
  40363c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403640:	mov	w20, #0x0                   	// #0
  403644:	ldr	w0, [x0, #844]
  403648:	tbz	w0, #2, 403514 <ferror@plt+0x10a4>
  40364c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403650:	ldr	x19, [x0, #800]
  403654:	bl	402040 <getpid@plt>
  403658:	adrp	x4, 408000 <ferror@plt+0x5b90>
  40365c:	mov	w2, w0
  403660:	add	x4, x4, #0xdb0
  403664:	adrp	x3, 408000 <ferror@plt+0x5b90>
  403668:	add	x3, x3, #0xdb8
  40366c:	mov	x0, x19
  403670:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403674:	add	x1, x1, #0xdc8
  403678:	bl	402420 <fprintf@plt>
  40367c:	mov	w1, w20
  403680:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403684:	add	x0, x0, #0xdd8
  403688:	bl	4033f8 <ferror@plt+0xf88>
  40368c:	mov	w0, w20
  403690:	mov	x12, #0x2030                	// #8240
  403694:	ldp	x29, x30, [sp]
  403698:	ldp	x19, x20, [sp, #16]
  40369c:	ldp	x21, x22, [sp, #32]
  4036a0:	add	sp, sp, x12
  4036a4:	ret
  4036a8:	mov	w20, #0xffffffea            	// #-22
  4036ac:	b	403508 <ferror@plt+0x1098>
  4036b0:	add	x0, sp, #0x30
  4036b4:	bl	402160 <strdup@plt>
  4036b8:	str	x0, [x19, #16]
  4036bc:	cbnz	x0, 4035b8 <ferror@plt+0x1148>
  4036c0:	adrp	x2, 408000 <ferror@plt+0x5b90>
  4036c4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4036c8:	add	x2, x2, #0xd00
  4036cc:	add	x1, x1, #0xd90
  4036d0:	mov	w3, #0x14f                 	// #335
  4036d4:	mov	w0, #0x1                   	// #1
  4036d8:	bl	402440 <err@plt>
  4036dc:	mov	x0, x22
  4036e0:	mov	x1, x20
  4036e4:	bl	402150 <realloc@plt>
  4036e8:	mov	x22, x0
  4036ec:	cbnz	x0, 4035a4 <ferror@plt+0x1134>
  4036f0:	str	xzr, [x19, #16]
  4036f4:	b	4036c0 <ferror@plt+0x1250>
  4036f8:	bl	4023e0 <__errno_location@plt>
  4036fc:	ldr	w20, [x0]
  403700:	neg	w20, w20
  403704:	b	403508 <ferror@plt+0x1098>
  403708:	add	x0, sp, #0x30
  40370c:	bl	402160 <strdup@plt>
  403710:	str	x0, [x19, #24]
  403714:	cbnz	x0, 40363c <ferror@plt+0x11cc>
  403718:	adrp	x2, 408000 <ferror@plt+0x5b90>
  40371c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403720:	add	x2, x2, #0xd00
  403724:	add	x1, x1, #0xd90
  403728:	mov	w3, #0x159                 	// #345
  40372c:	mov	w0, #0x1                   	// #1
  403730:	bl	402440 <err@plt>
  403734:	mov	x0, x21
  403738:	mov	x1, x20
  40373c:	bl	402150 <realloc@plt>
  403740:	mov	x21, x0
  403744:	cbnz	x0, 403620 <ferror@plt+0x11b0>
  403748:	str	xzr, [x19, #24]
  40374c:	b	403718 <ferror@plt+0x12a8>
  403750:	stp	x29, x30, [sp, #-48]!
  403754:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403758:	add	x0, x0, #0xdf8
  40375c:	mov	x29, sp
  403760:	stp	x19, x20, [sp, #16]
  403764:	adrp	x19, 41c000 <ferror@plt+0x19b90>
  403768:	bl	402400 <getenv@plt>
  40376c:	ldr	w2, [x19, #844]
  403770:	tbz	w2, #1, 4037d4 <ferror@plt+0x1364>
  403774:	bl	401f60 <getuid@plt>
  403778:	mov	w20, w0
  40377c:	bl	401f40 <geteuid@plt>
  403780:	cmp	w20, w0
  403784:	b.eq	40382c <ferror@plt+0x13bc>  // b.none
  403788:	ldr	w0, [x19, #844]
  40378c:	adrp	x1, 41c000 <ferror@plt+0x19b90>
  403790:	orr	w0, w0, #0x1000000
  403794:	str	w0, [x19, #844]
  403798:	ldr	x20, [x1, #800]
  40379c:	bl	402040 <getpid@plt>
  4037a0:	mov	w2, w0
  4037a4:	adrp	x3, 408000 <ferror@plt+0x5b90>
  4037a8:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4037ac:	mov	x0, x20
  4037b0:	add	x3, x3, #0xdb8
  4037b4:	add	x1, x1, #0xe18
  4037b8:	bl	402420 <fprintf@plt>
  4037bc:	ldr	w2, [x19, #844]
  4037c0:	orr	w2, w2, #0x2
  4037c4:	str	w2, [x19, #844]
  4037c8:	ldp	x19, x20, [sp, #16]
  4037cc:	ldp	x29, x30, [sp], #48
  4037d0:	ret
  4037d4:	mov	w2, #0x2                   	// #2
  4037d8:	cbz	x0, 4037c4 <ferror@plt+0x1354>
  4037dc:	add	x1, sp, #0x28
  4037e0:	mov	w2, #0x0                   	// #0
  4037e4:	bl	401e90 <strtoul@plt>
  4037e8:	mov	x20, x0
  4037ec:	ldr	x0, [sp, #40]
  4037f0:	cbz	x0, 403810 <ferror@plt+0x13a0>
  4037f4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4037f8:	add	x1, x1, #0xe10
  4037fc:	bl	402210 <strcmp@plt>
  403800:	cbnz	w0, 403810 <ferror@plt+0x13a0>
  403804:	mov	w0, #0xffff                	// #65535
  403808:	str	w0, [x19, #844]
  40380c:	b	403774 <ferror@plt+0x1304>
  403810:	str	w20, [x19, #844]
  403814:	mov	w2, #0x2                   	// #2
  403818:	cbnz	w20, 403774 <ferror@plt+0x1304>
  40381c:	str	w2, [x19, #844]
  403820:	ldp	x19, x20, [sp, #16]
  403824:	ldp	x29, x30, [sp], #48
  403828:	ret
  40382c:	bl	402280 <getgid@plt>
  403830:	mov	w20, w0
  403834:	bl	401f00 <getegid@plt>
  403838:	cmp	w20, w0
  40383c:	b.ne	403788 <ferror@plt+0x1318>  // b.any
  403840:	b	4037bc <ferror@plt+0x134c>
  403844:	nop
  403848:	stp	x29, x30, [sp, #-16]!
  40384c:	mov	x1, #0x90                  	// #144
  403850:	mov	x0, #0x1                   	// #1
  403854:	mov	x29, sp
  403858:	bl	402130 <calloc@plt>
  40385c:	cbnz	x0, 403874 <ferror@plt+0x1404>
  403860:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403864:	mov	x2, #0x90                  	// #144
  403868:	add	x1, x1, #0xd40
  40386c:	mov	w0, #0x1                   	// #1
  403870:	bl	402440 <err@plt>
  403874:	ldp	x29, x30, [sp], #16
  403878:	ret
  40387c:	nop
  403880:	cbz	x0, 4038bc <ferror@plt+0x144c>
  403884:	stp	x29, x30, [sp, #-32]!
  403888:	mov	x29, sp
  40388c:	str	x19, [sp, #16]
  403890:	mov	x19, x0
  403894:	ldr	x0, [x0]
  403898:	bl	402260 <free@plt>
  40389c:	ldr	x0, [x19, #32]
  4038a0:	bl	402260 <free@plt>
  4038a4:	ldr	x0, [x19, #40]
  4038a8:	bl	402260 <free@plt>
  4038ac:	mov	x0, x19
  4038b0:	ldr	x19, [sp, #16]
  4038b4:	ldp	x29, x30, [sp], #32
  4038b8:	b	402260 <free@plt>
  4038bc:	ret
  4038c0:	cbz	x0, 4038d8 <ferror@plt+0x1468>
  4038c4:	mov	x2, x0
  4038c8:	sxtb	w1, w1
  4038cc:	mov	w0, #0x0                   	// #0
  4038d0:	strb	w1, [x2, #136]
  4038d4:	ret
  4038d8:	stp	x29, x30, [sp, #-16]!
  4038dc:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4038e0:	add	x3, x3, #0x190
  4038e4:	mov	x29, sp
  4038e8:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4038ec:	adrp	x0, 408000 <ferror@plt+0x5b90>
  4038f0:	add	x3, x3, #0x10
  4038f4:	add	x1, x1, #0xd00
  4038f8:	add	x0, x0, #0xd20
  4038fc:	mov	w2, #0x7b                  	// #123
  403900:	bl	4023d0 <__assert_fail@plt>
  403904:	nop
  403908:	cbz	x0, 40391c <ferror@plt+0x14ac>
  40390c:	mov	x2, x0
  403910:	mov	w0, #0x0                   	// #0
  403914:	str	w1, [x2, #140]
  403918:	ret
  40391c:	stp	x29, x30, [sp, #-16]!
  403920:	adrp	x3, 409000 <ferror@plt+0x6b90>
  403924:	add	x3, x3, #0x190
  403928:	mov	x29, sp
  40392c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403930:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403934:	add	x3, x3, #0x28
  403938:	add	x1, x1, #0xd00
  40393c:	add	x0, x0, #0xd20
  403940:	mov	w2, #0x83                  	// #131
  403944:	bl	4023d0 <__assert_fail@plt>
  403948:	mov	x2, x0
  40394c:	mov	w0, #0x0                   	// #0
  403950:	ldp	x3, x1, [x1]
  403954:	stp	x3, x1, [x2, #112]
  403958:	ret
  40395c:	nop
  403960:	mov	x2, x0
  403964:	mov	w0, #0x0                   	// #0
  403968:	ldp	x3, x1, [x1]
  40396c:	stp	x3, x1, [x2, #96]
  403970:	ret
  403974:	nop
  403978:	mov	x1, x0
  40397c:	mov	w0, #0x0                   	// #0
  403980:	str	d0, [x1, #128]
  403984:	ret
  403988:	stp	x29, x30, [sp, #-48]!
  40398c:	mov	x29, sp
  403990:	stp	x19, x20, [sp, #16]
  403994:	stp	x21, x22, [sp, #32]
  403998:	cbz	x0, 403b94 <ferror@plt+0x1724>
  40399c:	mov	x20, x1
  4039a0:	cbz	x1, 403b70 <ferror@plt+0x1700>
  4039a4:	mov	x19, x0
  4039a8:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4039ac:	mov	x0, x20
  4039b0:	add	x1, x1, #0xe58
  4039b4:	str	x20, [x19, #80]
  4039b8:	str	wzr, [x19, #92]
  4039bc:	bl	402050 <fopen@plt>
  4039c0:	str	x0, [x19, #72]
  4039c4:	cbz	x0, 403a30 <ferror@plt+0x15c0>
  4039c8:	bl	4020e0 <fgetc@plt>
  4039cc:	mov	w21, w0
  4039d0:	cmn	w0, #0x1
  4039d4:	b.eq	403aa4 <ferror@plt+0x1634>  // b.none
  4039d8:	bl	402230 <__ctype_b_loc@plt>
  4039dc:	mov	x2, x0
  4039e0:	ldr	x1, [x19, #72]
  4039e4:	mov	w0, w21
  4039e8:	ldr	x2, [x2]
  4039ec:	ldrh	w2, [x2, w21, sxtw #1]
  4039f0:	eor	x2, x2, #0x800
  4039f4:	ubfx	x2, x2, #11, #1
  4039f8:	str	w2, [x19, #88]
  4039fc:	bl	402270 <ungetc@plt>
  403a00:	ldr	w0, [x19, #88]
  403a04:	cmp	w0, #0x1
  403a08:	b.eq	403adc <ferror@plt+0x166c>  // b.none
  403a0c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403a10:	mov	w21, #0x0                   	// #0
  403a14:	ldr	w1, [x0, #844]
  403a18:	tbnz	w1, #2, 403a4c <ferror@plt+0x15dc>
  403a1c:	mov	w0, w21
  403a20:	ldp	x19, x20, [sp, #16]
  403a24:	ldp	x21, x22, [sp, #32]
  403a28:	ldp	x29, x30, [sp], #48
  403a2c:	ret
  403a30:	bl	4023e0 <__errno_location@plt>
  403a34:	ldr	w21, [x0]
  403a38:	cbz	w21, 403a00 <ferror@plt+0x1590>
  403a3c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403a40:	neg	w21, w21
  403a44:	ldr	w1, [x0, #844]
  403a48:	tbz	w1, #2, 403a1c <ferror@plt+0x15ac>
  403a4c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403a50:	ldr	x19, [x0, #800]
  403a54:	bl	402040 <getpid@plt>
  403a58:	adrp	x4, 408000 <ferror@plt+0x5b90>
  403a5c:	adrp	x3, 408000 <ferror@plt+0x5b90>
  403a60:	add	x4, x4, #0xdb0
  403a64:	add	x3, x3, #0xdb8
  403a68:	mov	w2, w0
  403a6c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403a70:	mov	x0, x19
  403a74:	add	x1, x1, #0xdc8
  403a78:	bl	402420 <fprintf@plt>
  403a7c:	mov	x1, x20
  403a80:	mov	w2, w21
  403a84:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403a88:	add	x0, x0, #0xe98
  403a8c:	bl	4033f8 <ferror@plt+0xf88>
  403a90:	mov	w0, w21
  403a94:	ldp	x19, x20, [sp, #16]
  403a98:	ldp	x21, x22, [sp, #32]
  403a9c:	ldp	x29, x30, [sp], #48
  403aa0:	ret
  403aa4:	ldr	x0, [x19, #72]
  403aa8:	bl	402470 <ferror@plt>
  403aac:	cbz	w0, 403a00 <ferror@plt+0x1590>
  403ab0:	bl	4023e0 <__errno_location@plt>
  403ab4:	ldr	w0, [x0]
  403ab8:	neg	w21, w0
  403abc:	cbz	w0, 403a00 <ferror@plt+0x1590>
  403ac0:	ldr	x0, [x19, #72]
  403ac4:	cbz	x0, 403bb8 <ferror@plt+0x1748>
  403ac8:	bl	402020 <fclose@plt>
  403acc:	str	xzr, [x19, #72]
  403ad0:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403ad4:	ldr	w1, [x0, #844]
  403ad8:	b	403a18 <ferror@plt+0x15a8>
  403adc:	ldr	x3, [x19, #72]
  403ae0:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403ae4:	mov	x0, x19
  403ae8:	add	x1, x1, #0xe60
  403aec:	mov	x2, x20
  403af0:	bl	4032f8 <ferror@plt+0xe88>
  403af4:	cbz	x0, 403b60 <ferror@plt+0x16f0>
  403af8:	adrp	x19, 41c000 <ferror@plt+0x19b90>
  403afc:	ldrb	w2, [x0, #24]
  403b00:	ldr	w1, [x19, #844]
  403b04:	orr	w2, w2, #0x1
  403b08:	strb	w2, [x0, #24]
  403b0c:	and	w21, w1, #0x8
  403b10:	tbz	w1, #3, 403a18 <ferror@plt+0x15a8>
  403b14:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403b18:	mov	w21, #0x0                   	// #0
  403b1c:	ldr	x22, [x0, #800]
  403b20:	bl	402040 <getpid@plt>
  403b24:	adrp	x4, 408000 <ferror@plt+0x5b90>
  403b28:	mov	w2, w0
  403b2c:	add	x4, x4, #0xe68
  403b30:	adrp	x3, 408000 <ferror@plt+0x5b90>
  403b34:	add	x3, x3, #0xdb8
  403b38:	mov	x0, x22
  403b3c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403b40:	add	x1, x1, #0xdc8
  403b44:	bl	402420 <fprintf@plt>
  403b48:	mov	x1, x20
  403b4c:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403b50:	add	x0, x0, #0xe70
  403b54:	bl	4033f8 <ferror@plt+0xf88>
  403b58:	ldr	w1, [x19, #844]
  403b5c:	b	403a18 <ferror@plt+0x15a8>
  403b60:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403b64:	mov	w21, #0xfffffff4            	// #-12
  403b68:	ldr	w1, [x0, #844]
  403b6c:	b	403a18 <ferror@plt+0x15a8>
  403b70:	adrp	x3, 409000 <ferror@plt+0x6b90>
  403b74:	add	x3, x3, #0x190
  403b78:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403b7c:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403b80:	add	x3, x3, #0x40
  403b84:	add	x1, x1, #0xd00
  403b88:	add	x0, x0, #0xd30
  403b8c:	mov	w2, #0xb9                  	// #185
  403b90:	bl	4023d0 <__assert_fail@plt>
  403b94:	adrp	x3, 409000 <ferror@plt+0x6b90>
  403b98:	add	x3, x3, #0x190
  403b9c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403ba0:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403ba4:	add	x3, x3, #0x40
  403ba8:	add	x1, x1, #0xd00
  403bac:	add	x0, x0, #0xd20
  403bb0:	mov	w2, #0xb8                  	// #184
  403bb4:	bl	4023d0 <__assert_fail@plt>
  403bb8:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403bbc:	ldr	w1, [x0, #844]
  403bc0:	b	403a18 <ferror@plt+0x15a8>
  403bc4:	nop
  403bc8:	cbz	x0, 403bd4 <ferror@plt+0x1764>
  403bcc:	ldr	x0, [x0, #80]
  403bd0:	ret
  403bd4:	stp	x29, x30, [sp, #-16]!
  403bd8:	adrp	x3, 409000 <ferror@plt+0x6b90>
  403bdc:	add	x3, x3, #0x190
  403be0:	mov	x29, sp
  403be4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403be8:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403bec:	add	x3, x3, #0x58
  403bf0:	add	x1, x1, #0xd00
  403bf4:	add	x0, x0, #0xeb8
  403bf8:	mov	w2, #0xe5                  	// #229
  403bfc:	bl	4023d0 <__assert_fail@plt>
  403c00:	cbz	x0, 403c0c <ferror@plt+0x179c>
  403c04:	ldr	w0, [x0, #92]
  403c08:	ret
  403c0c:	stp	x29, x30, [sp, #-16]!
  403c10:	adrp	x3, 409000 <ferror@plt+0x6b90>
  403c14:	add	x3, x3, #0x190
  403c18:	mov	x29, sp
  403c1c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403c20:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403c24:	add	x3, x3, #0x70
  403c28:	add	x1, x1, #0xd00
  403c2c:	add	x0, x0, #0xeb8
  403c30:	mov	w2, #0xeb                  	// #235
  403c34:	bl	4023d0 <__assert_fail@plt>
  403c38:	stp	x29, x30, [sp, #-64]!
  403c3c:	mov	x29, sp
  403c40:	stp	x19, x20, [sp, #16]
  403c44:	stp	x21, x22, [sp, #32]
  403c48:	stp	x23, x24, [sp, #48]
  403c4c:	cbz	x0, 403da0 <ferror@plt+0x1930>
  403c50:	mov	x21, x1
  403c54:	cbz	x1, 403de8 <ferror@plt+0x1978>
  403c58:	mov	x20, x2
  403c5c:	cbz	x2, 403dc4 <ferror@plt+0x1954>
  403c60:	mov	x22, x0
  403c64:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403c68:	mov	x0, x2
  403c6c:	add	x1, x1, #0xe58
  403c70:	bl	402050 <fopen@plt>
  403c74:	mov	x19, x0
  403c78:	cbz	x0, 403d2c <ferror@plt+0x18bc>
  403c7c:	nop
  403c80:	mov	x0, x19
  403c84:	bl	4020e0 <fgetc@plt>
  403c88:	cmp	w0, #0xa
  403c8c:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  403c90:	b.ne	403c80 <ferror@plt+0x1810>  // b.any
  403c94:	mov	x0, x19
  403c98:	bl	402470 <ferror@plt>
  403c9c:	cbnz	w0, 403d2c <ferror@plt+0x18bc>
  403ca0:	adrp	x24, 41c000 <ferror@plt+0x19b90>
  403ca4:	ldr	w0, [x24, #844]
  403ca8:	tbnz	w0, #3, 403d60 <ferror@plt+0x18f0>
  403cac:	mov	x3, x19
  403cb0:	mov	x0, x22
  403cb4:	mov	x2, x20
  403cb8:	mov	x1, x21
  403cbc:	bl	4032f8 <ferror@plt+0xe88>
  403cc0:	mov	w23, #0x0                   	// #0
  403cc4:	ldr	w0, [x24, #844]
  403cc8:	tbz	w0, #3, 403d48 <ferror@plt+0x18d8>
  403ccc:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403cd0:	ldr	x19, [x0, #800]
  403cd4:	bl	402040 <getpid@plt>
  403cd8:	adrp	x4, 408000 <ferror@plt+0x5b90>
  403cdc:	add	x4, x4, #0xe68
  403ce0:	mov	w2, w0
  403ce4:	adrp	x3, 408000 <ferror@plt+0x5b90>
  403ce8:	mov	x0, x19
  403cec:	add	x3, x3, #0xdb8
  403cf0:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403cf4:	add	x1, x1, #0xdc8
  403cf8:	bl	402420 <fprintf@plt>
  403cfc:	mov	x2, x21
  403d00:	mov	x1, x20
  403d04:	mov	w3, w23
  403d08:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403d0c:	add	x0, x0, #0xed0
  403d10:	bl	4033f8 <ferror@plt+0xf88>
  403d14:	mov	w0, w23
  403d18:	ldp	x19, x20, [sp, #16]
  403d1c:	ldp	x21, x22, [sp, #32]
  403d20:	ldp	x23, x24, [sp, #48]
  403d24:	ldp	x29, x30, [sp], #64
  403d28:	ret
  403d2c:	bl	4023e0 <__errno_location@plt>
  403d30:	ldr	w23, [x0]
  403d34:	adrp	x24, 41c000 <ferror@plt+0x19b90>
  403d38:	neg	w23, w23
  403d3c:	cbz	w23, 403cac <ferror@plt+0x183c>
  403d40:	ldr	w0, [x24, #844]
  403d44:	tbnz	w0, #3, 403ccc <ferror@plt+0x185c>
  403d48:	mov	w0, w23
  403d4c:	ldp	x19, x20, [sp, #16]
  403d50:	ldp	x21, x22, [sp, #32]
  403d54:	ldp	x23, x24, [sp, #48]
  403d58:	ldp	x29, x30, [sp], #64
  403d5c:	ret
  403d60:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  403d64:	ldr	x23, [x0, #800]
  403d68:	bl	402040 <getpid@plt>
  403d6c:	adrp	x4, 408000 <ferror@plt+0x5b90>
  403d70:	mov	w2, w0
  403d74:	add	x4, x4, #0xe68
  403d78:	adrp	x3, 408000 <ferror@plt+0x5b90>
  403d7c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403d80:	add	x3, x3, #0xdb8
  403d84:	add	x1, x1, #0xdc8
  403d88:	mov	x0, x23
  403d8c:	bl	402420 <fprintf@plt>
  403d90:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403d94:	add	x0, x0, #0xec0
  403d98:	bl	4033f8 <ferror@plt+0xf88>
  403d9c:	b	403cac <ferror@plt+0x183c>
  403da0:	adrp	x3, 409000 <ferror@plt+0x6b90>
  403da4:	add	x3, x3, #0x190
  403da8:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403dac:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403db0:	add	x3, x3, #0x88
  403db4:	add	x1, x1, #0xd00
  403db8:	add	x0, x0, #0xd20
  403dbc:	mov	w2, #0xf5                  	// #245
  403dc0:	bl	4023d0 <__assert_fail@plt>
  403dc4:	adrp	x3, 409000 <ferror@plt+0x6b90>
  403dc8:	add	x3, x3, #0x190
  403dcc:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403dd0:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403dd4:	add	x3, x3, #0x88
  403dd8:	add	x1, x1, #0xd00
  403ddc:	add	x0, x0, #0xd30
  403de0:	mov	w2, #0xf7                  	// #247
  403de4:	bl	4023d0 <__assert_fail@plt>
  403de8:	adrp	x3, 409000 <ferror@plt+0x6b90>
  403dec:	add	x3, x3, #0x190
  403df0:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403df4:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403df8:	add	x3, x3, #0x88
  403dfc:	add	x1, x1, #0xd00
  403e00:	add	x0, x0, #0xd28
  403e04:	mov	w2, #0xf6                  	// #246
  403e08:	bl	4023d0 <__assert_fail@plt>
  403e0c:	nop
  403e10:	cbz	x0, 403e1c <ferror@plt+0x19ac>
  403e14:	add	x0, x0, #0x20
  403e18:	ret
  403e1c:	stp	x29, x30, [sp, #-16]!
  403e20:	adrp	x3, 409000 <ferror@plt+0x6b90>
  403e24:	add	x3, x3, #0x190
  403e28:	mov	x29, sp
  403e2c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403e30:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403e34:	add	x3, x3, #0xa0
  403e38:	add	x1, x1, #0xd00
  403e3c:	add	x0, x0, #0xf00
  403e40:	mov	w2, #0x119                 	// #281
  403e44:	bl	4023d0 <__assert_fail@plt>
  403e48:	cbz	x0, 403e58 <ferror@plt+0x19e8>
  403e4c:	ldr	x0, [x0, #48]
  403e50:	ldr	x0, [x0, #8]
  403e54:	ret
  403e58:	stp	x29, x30, [sp, #-16]!
  403e5c:	adrp	x3, 409000 <ferror@plt+0x6b90>
  403e60:	add	x3, x3, #0x190
  403e64:	mov	x29, sp
  403e68:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403e6c:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403e70:	add	x3, x3, #0xb8
  403e74:	add	x1, x1, #0xd00
  403e78:	add	x0, x0, #0xf00
  403e7c:	mov	w2, #0x120                 	// #288
  403e80:	bl	4023d0 <__assert_fail@plt>
  403e84:	nop
  403e88:	cbz	x0, 403eac <ferror@plt+0x1a3c>
  403e8c:	mov	x1, x0
  403e90:	mov	w0, #0x0                   	// #0
  403e94:	ldr	x2, [x1, #8]
  403e98:	cbnz	x2, 403ea8 <ferror@plt+0x1a38>
  403e9c:	ldrsb	w0, [x1]
  403ea0:	cmp	w0, #0x0
  403ea4:	cset	w0, eq  // eq = none
  403ea8:	ret
  403eac:	stp	x29, x30, [sp, #-16]!
  403eb0:	adrp	x3, 409000 <ferror@plt+0x6b90>
  403eb4:	add	x3, x3, #0x190
  403eb8:	mov	x29, sp
  403ebc:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403ec0:	adrp	x0, 408000 <ferror@plt+0x5b90>
  403ec4:	add	x3, x3, #0xd8
  403ec8:	add	x1, x1, #0xd00
  403ecc:	add	x0, x0, #0xf00
  403ed0:	mov	w2, #0x126                 	// #294
  403ed4:	bl	4023d0 <__assert_fail@plt>
  403ed8:	stp	x29, x30, [sp, #-128]!
  403edc:	mov	x29, sp
  403ee0:	stp	x19, x20, [sp, #16]
  403ee4:	stp	x21, x22, [sp, #32]
  403ee8:	stp	x23, x24, [sp, #48]
  403eec:	stp	x25, x26, [sp, #64]
  403ef0:	stp	x27, x28, [sp, #80]
  403ef4:	str	x1, [sp, #104]
  403ef8:	cbz	x0, 404518 <ferror@plt+0x20a8>
  403efc:	mov	x19, x0
  403f00:	ldr	x0, [x0, #72]
  403f04:	cbz	x0, 4044f4 <ferror@plt+0x2084>
  403f08:	mov	x22, x2
  403f0c:	cbz	x2, 4044d0 <ferror@plt+0x2060>
  403f10:	adrp	x26, 408000 <ferror@plt+0x5b90>
  403f14:	add	x20, x19, #0x10
  403f18:	add	x26, x26, #0xdb8
  403f1c:	adrp	x27, 408000 <ferror@plt+0x5b90>
  403f20:	mov	x23, #0x0                   	// #0
  403f24:	add	x1, x27, #0xdb0
  403f28:	mov	x24, #0x0                   	// #0
  403f2c:	adrp	x21, 41c000 <ferror@plt+0x19b90>
  403f30:	str	xzr, [x2]
  403f34:	str	x1, [sp, #112]
  403f38:	bl	4021e0 <feof@plt>
  403f3c:	cbnz	w0, 4044c4 <ferror@plt+0x2054>
  403f40:	ldr	w0, [x21, #844]
  403f44:	tbnz	w0, #2, 404268 <ferror@plt+0x1df8>
  403f48:	strb	wzr, [x20]
  403f4c:	ldp	w1, w0, [x19, #88]
  403f50:	str	xzr, [x20, #8]
  403f54:	stp	xzr, xzr, [x20, #32]
  403f58:	add	w0, w0, #0x1
  403f5c:	str	xzr, [x20, #48]
  403f60:	str	w0, [x19, #92]
  403f64:	cbz	w1, 404234 <ferror@plt+0x1dc4>
  403f68:	cmp	w1, #0x1
  403f6c:	b.ne	404110 <ferror@plt+0x1ca0>  // b.any
  403f70:	ldr	x0, [x19, #72]
  403f74:	mov	x2, x20
  403f78:	adrp	x1, 408000 <ferror@plt+0x5b90>
  403f7c:	add	x1, x1, #0xf38
  403f80:	bl	402080 <__isoc99_fscanf@plt>
  403f84:	cmp	w0, #0x1
  403f88:	b.ne	4044bc <ferror@plt+0x204c>  // b.any
  403f8c:	ldrb	w2, [x20]
  403f90:	mov	x0, x20
  403f94:	ldr	x1, [x19, #72]
  403f98:	bl	403490 <ferror@plt+0x1020>
  403f9c:	mov	w28, w0
  403fa0:	cbnz	w0, 40424c <ferror@plt+0x1ddc>
  403fa4:	ldr	w25, [x21, #844]
  403fa8:	tbnz	w25, #2, 4042c4 <ferror@plt+0x1e54>
  403fac:	ldp	x5, x28, [x19]
  403fb0:	ldrsb	w1, [x20]
  403fb4:	cbz	x28, 4041a8 <ferror@plt+0x1d38>
  403fb8:	mov	x27, x5
  403fbc:	mov	x2, #0x0                   	// #0
  403fc0:	ldr	x0, [x27]
  403fc4:	str	x2, [sp, #120]
  403fc8:	cbz	x0, 403fdc <ferror@plt+0x1b6c>
  403fcc:	str	w1, [sp, #96]
  403fd0:	bl	4022d0 <strchr@plt>
  403fd4:	ldr	w1, [sp, #96]
  403fd8:	cbz	x0, 4041d8 <ferror@plt+0x1d68>
  403fdc:	ldr	x0, [sp, #104]
  403fe0:	cbz	x0, 403ff0 <ferror@plt+0x1b80>
  403fe4:	ldr	x0, [sp, #104]
  403fe8:	bl	4022d0 <strchr@plt>
  403fec:	cbz	x0, 404144 <ferror@plt+0x1cd4>
  403ff0:	str	x27, [x20, #48]
  403ff4:	and	w28, w25, #0x8
  403ff8:	str	x20, [x22]
  403ffc:	tbz	w25, #3, 40404c <ferror@plt+0x1bdc>
  404000:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404004:	mov	w28, #0x0                   	// #0
  404008:	ldr	x22, [x0, #800]
  40400c:	bl	402040 <getpid@plt>
  404010:	adrp	x4, 408000 <ferror@plt+0x5b90>
  404014:	mov	w2, w0
  404018:	add	x4, x4, #0xe68
  40401c:	mov	x0, x22
  404020:	adrp	x3, 408000 <ferror@plt+0x5b90>
  404024:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404028:	add	x3, x3, #0xdb8
  40402c:	add	x1, x1, #0xdc8
  404030:	bl	402420 <fprintf@plt>
  404034:	ldr	x1, [x27, #8]
  404038:	adrp	x0, 408000 <ferror@plt+0x5b90>
  40403c:	add	x0, x0, #0xf70
  404040:	bl	4033f8 <ferror@plt+0xf88>
  404044:	nop
  404048:	ldr	w25, [x21, #844]
  40404c:	orr	x0, x23, x24
  404050:	cbz	x0, 404080 <ferror@plt+0x1c10>
  404054:	ldp	x1, x0, [x19, #48]
  404058:	mov	x2, #0x423f                	// #16959
  40405c:	movk	x2, #0xf, lsl #16
  404060:	add	x0, x23, x0
  404064:	add	x1, x24, x1
  404068:	cmp	x0, x2
  40406c:	b.le	40407c <ferror@plt+0x1c0c>
  404070:	sub	x0, x0, #0xf4, lsl #12
  404074:	add	x1, x1, #0x1
  404078:	sub	x0, x0, #0x240
  40407c:	stp	x1, x0, [x19, #48]
  404080:	tbnz	w25, #2, 404314 <ferror@plt+0x1ea4>
  404084:	ldr	d2, [x19, #128]
  404088:	fcmp	d2, #0.0
  40408c:	b.eq	4040b0 <ferror@plt+0x1c40>  // b.none
  404090:	ldp	d1, d0, [x20, #32]
  404094:	scvtf	d1, d1
  404098:	scvtf	d0, d0
  40409c:	fdiv	d1, d1, d2
  4040a0:	fdiv	d0, d0, d2
  4040a4:	fcvtzs	d1, d1
  4040a8:	fcvtzs	d0, d0
  4040ac:	stp	d1, d0, [x20, #32]
  4040b0:	ldr	x0, [x19, #96]
  4040b4:	cbnz	x0, 404118 <ferror@plt+0x1ca8>
  4040b8:	ldr	x1, [x19, #104]
  4040bc:	cbnz	x1, 404118 <ferror@plt+0x1ca8>
  4040c0:	ldr	x0, [x19, #112]
  4040c4:	cbnz	x0, 4040d0 <ferror@plt+0x1c60>
  4040c8:	ldr	x1, [x19, #120]
  4040cc:	cbz	x1, 4040f0 <ferror@plt+0x1c80>
  4040d0:	ldr	x1, [x20, #32]
  4040d4:	cmp	x0, x1
  4040d8:	b.eq	4043e0 <ferror@plt+0x1f70>  // b.none
  4040dc:	cset	w0, gt
  4040e0:	cbz	w0, 4040f0 <ferror@plt+0x1c80>
  4040e4:	ldr	w0, [x21, #844]
  4040e8:	tbnz	w0, #2, 4043f4 <ferror@plt+0x1f84>
  4040ec:	stp	xzr, xzr, [x20, #32]
  4040f0:	mov	w0, w28
  4040f4:	ldp	x19, x20, [sp, #16]
  4040f8:	ldp	x21, x22, [sp, #32]
  4040fc:	ldp	x23, x24, [sp, #48]
  404100:	ldp	x25, x26, [sp, #64]
  404104:	ldp	x27, x28, [sp, #80]
  404108:	ldp	x29, x30, [sp], #128
  40410c:	ret
  404110:	mov	w28, #0x1                   	// #1
  404114:	b	404048 <ferror@plt+0x1bd8>
  404118:	ldr	x1, [x20, #32]
  40411c:	cmp	x0, x1
  404120:	b.eq	4042a0 <ferror@plt+0x1e30>  // b.none
  404124:	cset	w1, lt  // lt = tstop
  404128:	cbz	w1, 4040c0 <ferror@plt+0x1c50>
  40412c:	ldr	w1, [x21, #844]
  404130:	tbnz	w1, #2, 404434 <ferror@plt+0x1fc4>
  404134:	str	x0, [x20, #32]
  404138:	ldr	x0, [x19, #104]
  40413c:	str	x0, [x20, #40]
  404140:	b	4040c0 <ferror@plt+0x1c50>
  404144:	ldrb	w0, [x27, #24]
  404148:	tbnz	w0, #0, 404168 <ferror@plt+0x1cf8>
  40414c:	ldr	x28, [x20, #8]
  404150:	tbnz	w25, #3, 404478 <ferror@plt+0x2008>
  404154:	ldr	x0, [x27, #16]
  404158:	mov	x1, x28
  40415c:	mov	w2, #0x1                   	// #1
  404160:	bl	4021b0 <fseek@plt>
  404164:	ldr	w25, [x21, #844]
  404168:	tbz	w25, #2, 4041a8 <ferror@plt+0x1d38>
  40416c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404170:	ldr	x25, [x0, #800]
  404174:	bl	402040 <getpid@plt>
  404178:	ldr	x4, [sp, #112]
  40417c:	mov	w2, w0
  404180:	mov	x3, x26
  404184:	mov	x0, x25
  404188:	adrp	x1, 408000 <ferror@plt+0x5b90>
  40418c:	add	x1, x1, #0xdc8
  404190:	bl	402420 <fprintf@plt>
  404194:	ldp	x2, x3, [x20, #32]
  404198:	adrp	x0, 408000 <ferror@plt+0x5b90>
  40419c:	ldrsb	w1, [x20]
  4041a0:	add	x0, x0, #0xfa8
  4041a4:	bl	4033f8 <ferror@plt+0xf88>
  4041a8:	ldp	x0, x1, [x19, #48]
  4041ac:	add	x23, x23, x1
  4041b0:	mov	x1, #0x423f                	// #16959
  4041b4:	movk	x1, #0xf, lsl #16
  4041b8:	add	x24, x24, x0
  4041bc:	cmp	x23, x1
  4041c0:	b.le	4041d0 <ferror@plt+0x1d60>
  4041c4:	sub	x23, x23, #0xf4, lsl #12
  4041c8:	add	x24, x24, #0x1
  4041cc:	sub	x23, x23, #0x240
  4041d0:	ldr	x0, [x19, #72]
  4041d4:	b	403f38 <ferror@plt+0x1ac8>
  4041d8:	ldr	x2, [sp, #120]
  4041dc:	add	x27, x27, #0x20
  4041e0:	add	x2, x2, #0x1
  4041e4:	cmp	x2, x28
  4041e8:	b.ne	403fc0 <ferror@plt+0x1b50>  // b.any
  4041ec:	tbz	w25, #2, 4041a8 <ferror@plt+0x1d38>
  4041f0:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4041f4:	ldr	x25, [x0, #800]
  4041f8:	bl	402040 <getpid@plt>
  4041fc:	ldr	x4, [sp, #112]
  404200:	mov	w2, w0
  404204:	mov	x3, x26
  404208:	mov	x0, x25
  40420c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404210:	add	x1, x1, #0xdc8
  404214:	bl	402420 <fprintf@plt>
  404218:	ldrsb	w1, [x20]
  40421c:	adrp	x0, 408000 <ferror@plt+0x5b90>
  404220:	add	x0, x0, #0xf88
  404224:	bl	4033f8 <ferror@plt+0xf88>
  404228:	ldr	w25, [x21, #844]
  40422c:	tbnz	w25, #2, 40416c <ferror@plt+0x1cfc>
  404230:	b	4041a8 <ferror@plt+0x1d38>
  404234:	ldrb	w2, [x19, #136]
  404238:	mov	x0, x20
  40423c:	ldr	x1, [x19, #72]
  404240:	bl	403490 <ferror@plt+0x1020>
  404244:	mov	w28, w0
  404248:	cbz	w0, 4042b4 <ferror@plt+0x1e44>
  40424c:	tbz	w28, #31, 404048 <ferror@plt+0x1bd8>
  404250:	ldr	x0, [x19, #72]
  404254:	bl	4021e0 <feof@plt>
  404258:	ldr	w25, [x21, #844]
  40425c:	cbz	w0, 40404c <ferror@plt+0x1bdc>
  404260:	mov	w28, #0x1                   	// #1
  404264:	b	40404c <ferror@plt+0x1bdc>
  404268:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40426c:	ldr	x25, [x0, #800]
  404270:	bl	402040 <getpid@plt>
  404274:	ldr	x4, [sp, #112]
  404278:	mov	w2, w0
  40427c:	mov	x3, x26
  404280:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404284:	add	x1, x1, #0xdc8
  404288:	mov	x0, x25
  40428c:	bl	402420 <fprintf@plt>
  404290:	adrp	x0, 408000 <ferror@plt+0x5b90>
  404294:	add	x0, x0, #0xf20
  404298:	bl	4033f8 <ferror@plt+0xf88>
  40429c:	b	403f48 <ferror@plt+0x1ad8>
  4042a0:	ldr	x2, [x20, #40]
  4042a4:	ldr	x1, [x19, #104]
  4042a8:	cmp	x2, x1
  4042ac:	cset	w1, gt
  4042b0:	b	404128 <ferror@plt+0x1cb8>
  4042b4:	ldr	w25, [x21, #844]
  4042b8:	ldrb	w0, [x19, #136]
  4042bc:	strb	w0, [x20]
  4042c0:	tbz	w25, #2, 403fac <ferror@plt+0x1b3c>
  4042c4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4042c8:	ldr	x25, [x0, #800]
  4042cc:	bl	402040 <getpid@plt>
  4042d0:	ldr	x4, [sp, #112]
  4042d4:	mov	w2, w0
  4042d8:	mov	x3, x26
  4042dc:	mov	x0, x25
  4042e0:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4042e4:	add	x1, x1, #0xdc8
  4042e8:	bl	402420 <fprintf@plt>
  4042ec:	ldrsb	w1, [x20]
  4042f0:	adrp	x0, 408000 <ferror@plt+0x5b90>
  4042f4:	add	x0, x0, #0xf40
  4042f8:	bl	4033f8 <ferror@plt+0xf88>
  4042fc:	ldr	w25, [x21, #844]
  404300:	ldp	x5, x28, [x19]
  404304:	ldrsb	w1, [x20]
  404308:	cbnz	x28, 403fb8 <ferror@plt+0x1b48>
  40430c:	tbz	w25, #2, 4041a8 <ferror@plt+0x1d38>
  404310:	b	4041f0 <ferror@plt+0x1d80>
  404314:	adrp	x27, 41c000 <ferror@plt+0x19b90>
  404318:	adrp	x26, 408000 <ferror@plt+0x5b90>
  40431c:	adrp	x25, 408000 <ferror@plt+0x5b90>
  404320:	add	x26, x26, #0xdb0
  404324:	ldr	x1, [x27, #800]
  404328:	str	x1, [sp, #96]
  40432c:	add	x25, x25, #0xdb8
  404330:	adrp	x22, 408000 <ferror@plt+0x5b90>
  404334:	add	x22, x22, #0xdc8
  404338:	bl	402040 <getpid@plt>
  40433c:	mov	w2, w0
  404340:	ldr	x1, [sp, #96]
  404344:	mov	x4, x26
  404348:	mov	x3, x25
  40434c:	mov	x0, x1
  404350:	mov	x1, x22
  404354:	bl	402420 <fprintf@plt>
  404358:	ldp	x2, x3, [x20, #32]
  40435c:	mov	x5, x23
  404360:	ldr	x6, [x20, #8]
  404364:	mov	x4, x24
  404368:	mov	w1, w28
  40436c:	adrp	x0, 408000 <ferror@plt+0x5b90>
  404370:	add	x0, x0, #0xfd0
  404374:	bl	4033f8 <ferror@plt+0xf88>
  404378:	ldr	d2, [x19, #128]
  40437c:	fcmp	d2, #0.0
  404380:	b.eq	4040b0 <ferror@plt+0x1c40>  // b.none
  404384:	ldr	w0, [x21, #844]
  404388:	tbz	w0, #2, 404090 <ferror@plt+0x1c20>
  40438c:	ldr	x23, [x27, #800]
  404390:	bl	402040 <getpid@plt>
  404394:	mov	x4, x26
  404398:	mov	w2, w0
  40439c:	mov	x3, x25
  4043a0:	mov	x1, x22
  4043a4:	mov	x0, x23
  4043a8:	bl	402420 <fprintf@plt>
  4043ac:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4043b0:	add	x0, x0, #0x20
  4043b4:	bl	4033f8 <ferror@plt+0xf88>
  4043b8:	ldp	d1, d0, [x20, #32]
  4043bc:	ldr	d2, [x19, #128]
  4043c0:	scvtf	d1, d1
  4043c4:	scvtf	d0, d0
  4043c8:	fdiv	d1, d1, d2
  4043cc:	fdiv	d0, d0, d2
  4043d0:	fcvtzs	d1, d1
  4043d4:	fcvtzs	d0, d0
  4043d8:	stp	d1, d0, [x20, #32]
  4043dc:	b	4040b0 <ferror@plt+0x1c40>
  4043e0:	ldr	x1, [x20, #40]
  4043e4:	ldr	x0, [x19, #120]
  4043e8:	cmp	x1, x0
  4043ec:	cset	w0, lt  // lt = tstop
  4043f0:	b	4040e0 <ferror@plt+0x1c70>
  4043f4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4043f8:	ldr	x19, [x0, #800]
  4043fc:	bl	402040 <getpid@plt>
  404400:	adrp	x4, 408000 <ferror@plt+0x5b90>
  404404:	mov	w2, w0
  404408:	add	x4, x4, #0xdb0
  40440c:	adrp	x3, 408000 <ferror@plt+0x5b90>
  404410:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404414:	add	x3, x3, #0xdb8
  404418:	add	x1, x1, #0xdc8
  40441c:	mov	x0, x19
  404420:	bl	402420 <fprintf@plt>
  404424:	adrp	x0, 409000 <ferror@plt+0x6b90>
  404428:	add	x0, x0, #0x60
  40442c:	bl	4033f8 <ferror@plt+0xf88>
  404430:	b	4040ec <ferror@plt+0x1c7c>
  404434:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404438:	ldr	x22, [x0, #800]
  40443c:	bl	402040 <getpid@plt>
  404440:	adrp	x4, 408000 <ferror@plt+0x5b90>
  404444:	mov	w2, w0
  404448:	add	x4, x4, #0xdb0
  40444c:	adrp	x3, 408000 <ferror@plt+0x5b90>
  404450:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404454:	add	x3, x3, #0xdb8
  404458:	add	x1, x1, #0xdc8
  40445c:	mov	x0, x22
  404460:	bl	402420 <fprintf@plt>
  404464:	adrp	x0, 409000 <ferror@plt+0x6b90>
  404468:	add	x0, x0, #0x40
  40446c:	bl	4033f8 <ferror@plt+0xf88>
  404470:	ldr	x0, [x19, #96]
  404474:	b	404134 <ferror@plt+0x1cc4>
  404478:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40447c:	ldr	x25, [x0, #800]
  404480:	bl	402040 <getpid@plt>
  404484:	mov	x3, x26
  404488:	mov	w2, w0
  40448c:	adrp	x4, 408000 <ferror@plt+0x5b90>
  404490:	mov	x0, x25
  404494:	add	x4, x4, #0xe68
  404498:	adrp	x1, 408000 <ferror@plt+0x5b90>
  40449c:	add	x1, x1, #0xdc8
  4044a0:	bl	402420 <fprintf@plt>
  4044a4:	ldr	x1, [x27, #8]
  4044a8:	mov	x2, x28
  4044ac:	adrp	x0, 408000 <ferror@plt+0x5b90>
  4044b0:	add	x0, x0, #0xf58
  4044b4:	bl	4033f8 <ferror@plt+0xf88>
  4044b8:	b	404154 <ferror@plt+0x1ce4>
  4044bc:	mov	w28, #0xffffffea            	// #-22
  4044c0:	b	404250 <ferror@plt+0x1de0>
  4044c4:	ldr	w25, [x21, #844]
  4044c8:	mov	w28, #0x1                   	// #1
  4044cc:	b	40404c <ferror@plt+0x1bdc>
  4044d0:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4044d4:	add	x3, x3, #0x190
  4044d8:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4044dc:	adrp	x0, 408000 <ferror@plt+0x5b90>
  4044e0:	add	x3, x3, #0xf0
  4044e4:	add	x1, x1, #0xd00
  4044e8:	add	x0, x0, #0xf18
  4044ec:	mov	w2, #0x188                 	// #392
  4044f0:	bl	4023d0 <__assert_fail@plt>
  4044f4:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4044f8:	add	x3, x3, #0x190
  4044fc:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404500:	adrp	x0, 408000 <ferror@plt+0x5b90>
  404504:	add	x3, x3, #0xf0
  404508:	add	x1, x1, #0xd00
  40450c:	add	x0, x0, #0xf08
  404510:	mov	w2, #0x187                 	// #391
  404514:	bl	4023d0 <__assert_fail@plt>
  404518:	adrp	x3, 409000 <ferror@plt+0x6b90>
  40451c:	add	x3, x3, #0x190
  404520:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404524:	adrp	x0, 408000 <ferror@plt+0x5b90>
  404528:	add	x3, x3, #0xf0
  40452c:	add	x1, x1, #0xd00
  404530:	add	x0, x0, #0xd20
  404534:	mov	w2, #0x186                 	// #390
  404538:	bl	4023d0 <__assert_fail@plt>
  40453c:	nop
  404540:	mov	x12, #0x2050                	// #8272
  404544:	sub	sp, sp, x12
  404548:	stp	x29, x30, [sp]
  40454c:	mov	x29, sp
  404550:	stp	x19, x20, [sp, #16]
  404554:	stp	x21, x22, [sp, #32]
  404558:	cbz	x0, 404908 <ferror@plt+0x2498>
  40455c:	mov	x21, x1
  404560:	cbz	x1, 404934 <ferror@plt+0x24c4>
  404564:	ldrsb	w1, [x1]
  404568:	mov	w22, w2
  40456c:	cmp	w1, #0x48
  404570:	b.eq	4046ac <ferror@plt+0x223c>  // b.none
  404574:	cmp	w1, #0x53
  404578:	b.eq	404660 <ferror@plt+0x21f0>  // b.none
  40457c:	ldr	x20, [x21, #8]
  404580:	stp	x23, x24, [sp, #48]
  404584:	str	x25, [sp, #64]
  404588:	cbz	x20, 404960 <ferror@plt+0x24f0>
  40458c:	ldr	x2, [x21, #48]
  404590:	cbz	x2, 404984 <ferror@plt+0x2514>
  404594:	ldr	x3, [x2, #16]
  404598:	cbz	x3, 4049a8 <ferror@plt+0x2538>
  40459c:	ldr	w0, [x0, #140]
  4045a0:	cbz	w0, 404874 <ferror@plt+0x2404>
  4045a4:	cmp	w0, #0x2
  4045a8:	cset	w24, eq  // eq = none
  4045ac:	mov	x23, #0x2000                	// #8192
  4045b0:	mov	w25, #0xa                   	// #10
  4045b4:	b	4045e0 <ferror@plt+0x2170>
  4045b8:	mov	x2, x19
  4045bc:	add	x1, sp, #0x50
  4045c0:	mov	w0, w22
  4045c4:	sub	x20, x20, x19
  4045c8:	bl	4021a0 <write@plt>
  4045cc:	cmp	x19, x0
  4045d0:	b.ne	404640 <ferror@plt+0x21d0>  // b.any
  4045d4:	cbz	x20, 404790 <ferror@plt+0x2320>
  4045d8:	ldr	x0, [x21, #48]
  4045dc:	ldr	x3, [x0, #16]
  4045e0:	cmp	x20, #0x2, lsl #12
  4045e4:	csel	x2, x20, x23, ls  // ls = plast
  4045e8:	add	x0, sp, #0x50
  4045ec:	mov	x1, #0x1                   	// #1
  4045f0:	bl	402250 <fread@plt>
  4045f4:	mov	x19, x0
  4045f8:	cbz	x0, 4047c4 <ferror@plt+0x2354>
  4045fc:	cbz	w24, 4045b8 <ferror@plt+0x2148>
  404600:	add	x3, sp, #0x50
  404604:	add	x1, x3, x19
  404608:	ldrsb	w0, [x3]
  40460c:	cmp	w0, #0xd
  404610:	b.ne	404618 <ferror@plt+0x21a8>  // b.any
  404614:	strb	w25, [x3]
  404618:	add	x3, x3, #0x1
  40461c:	cmp	x1, x3
  404620:	b.ne	404608 <ferror@plt+0x2198>  // b.any
  404624:	mov	x2, x19
  404628:	add	x1, sp, #0x50
  40462c:	mov	w0, w22
  404630:	sub	x20, x20, x19
  404634:	bl	4021a0 <write@plt>
  404638:	cmp	x19, x0
  40463c:	b.eq	4045d4 <ferror@plt+0x2164>  // b.none
  404640:	adrp	x22, 41c000 <ferror@plt+0x19b90>
  404644:	bl	4023e0 <__errno_location@plt>
  404648:	ldr	w19, [x0]
  40464c:	ldr	w1, [x22, #844]
  404650:	neg	w19, w19
  404654:	tbnz	w1, #3, 4048c4 <ferror@plt+0x2454>
  404658:	cbz	x20, 4047a0 <ferror@plt+0x2330>
  40465c:	b	4047d4 <ferror@plt+0x2364>
  404660:	ldr	x2, [x21, #16]
  404664:	cbz	x2, 404a24 <ferror@plt+0x25b4>
  404668:	ldr	x3, [x21, #24]
  40466c:	cbz	x3, 404a50 <ferror@plt+0x25e0>
  404670:	mov	w0, w22
  404674:	adrp	x1, 409000 <ferror@plt+0x6b90>
  404678:	add	x1, x1, #0xa0
  40467c:	bl	402140 <dprintf@plt>
  404680:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404684:	ldr	w0, [x0, #844]
  404688:	tbnz	w0, #3, 404734 <ferror@plt+0x22c4>
  40468c:	mov	w19, #0x0                   	// #0
  404690:	mov	x12, #0x2050                	// #8272
  404694:	mov	w0, w19
  404698:	ldp	x29, x30, [sp]
  40469c:	ldp	x19, x20, [sp, #16]
  4046a0:	ldp	x21, x22, [sp, #32]
  4046a4:	add	sp, sp, x12
  4046a8:	ret
  4046ac:	ldr	x2, [x21, #16]
  4046b0:	cbz	x2, 4049cc <ferror@plt+0x255c>
  4046b4:	ldr	x3, [x21, #24]
  4046b8:	cbz	x3, 4049f8 <ferror@plt+0x2588>
  4046bc:	mov	w0, w22
  4046c0:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4046c4:	add	x1, x1, #0xc0
  4046c8:	bl	402140 <dprintf@plt>
  4046cc:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4046d0:	ldr	w0, [x0, #844]
  4046d4:	tbz	w0, #3, 40468c <ferror@plt+0x221c>
  4046d8:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4046dc:	mov	w19, #0x0                   	// #0
  4046e0:	ldr	x20, [x0, #800]
  4046e4:	bl	402040 <getpid@plt>
  4046e8:	adrp	x4, 408000 <ferror@plt+0x5b90>
  4046ec:	mov	w2, w0
  4046f0:	add	x4, x4, #0xe68
  4046f4:	adrp	x3, 408000 <ferror@plt+0x5b90>
  4046f8:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4046fc:	add	x3, x3, #0xdb8
  404700:	add	x1, x1, #0xdc8
  404704:	mov	x0, x20
  404708:	bl	402420 <fprintf@plt>
  40470c:	adrp	x0, 409000 <ferror@plt+0x6b90>
  404710:	add	x0, x0, #0xd0
  404714:	bl	4033f8 <ferror@plt+0xf88>
  404718:	mov	w0, w19
  40471c:	mov	x12, #0x2050                	// #8272
  404720:	ldp	x29, x30, [sp]
  404724:	ldp	x19, x20, [sp, #16]
  404728:	ldp	x21, x22, [sp, #32]
  40472c:	add	sp, sp, x12
  404730:	ret
  404734:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404738:	mov	w19, #0x0                   	// #0
  40473c:	ldr	x20, [x0, #800]
  404740:	bl	402040 <getpid@plt>
  404744:	adrp	x4, 408000 <ferror@plt+0x5b90>
  404748:	mov	w2, w0
  40474c:	add	x4, x4, #0xe68
  404750:	adrp	x3, 408000 <ferror@plt+0x5b90>
  404754:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404758:	add	x3, x3, #0xdb8
  40475c:	add	x1, x1, #0xdc8
  404760:	mov	x0, x20
  404764:	bl	402420 <fprintf@plt>
  404768:	adrp	x0, 409000 <ferror@plt+0x6b90>
  40476c:	add	x0, x0, #0xa8
  404770:	bl	4033f8 <ferror@plt+0xf88>
  404774:	mov	w0, w19
  404778:	mov	x12, #0x2050                	// #8272
  40477c:	ldp	x29, x30, [sp]
  404780:	ldp	x19, x20, [sp, #16]
  404784:	ldp	x21, x22, [sp, #32]
  404788:	add	sp, sp, x12
  40478c:	ret
  404790:	mov	w19, #0x0                   	// #0
  404794:	adrp	x22, 41c000 <ferror@plt+0x19b90>
  404798:	ldr	w0, [x22, #844]
  40479c:	tbnz	w0, #3, 40480c <ferror@plt+0x239c>
  4047a0:	mov	w0, w19
  4047a4:	mov	x12, #0x2050                	// #8272
  4047a8:	ldp	x29, x30, [sp]
  4047ac:	ldp	x19, x20, [sp, #16]
  4047b0:	ldp	x21, x22, [sp, #32]
  4047b4:	ldp	x23, x24, [sp, #48]
  4047b8:	ldr	x25, [sp, #64]
  4047bc:	add	sp, sp, x12
  4047c0:	ret
  4047c4:	adrp	x22, 41c000 <ferror@plt+0x19b90>
  4047c8:	ldr	w0, [x22, #844]
  4047cc:	and	w19, w0, #0x8
  4047d0:	tbnz	w0, #3, 404880 <ferror@plt+0x2410>
  4047d4:	ldr	x0, [x21, #48]
  4047d8:	ldr	x0, [x0, #16]
  4047dc:	bl	402470 <ferror@plt>
  4047e0:	cbz	w0, 4047f0 <ferror@plt+0x2380>
  4047e4:	bl	4023e0 <__errno_location@plt>
  4047e8:	ldr	w19, [x0]
  4047ec:	neg	w19, w19
  4047f0:	ldr	x0, [x21, #48]
  4047f4:	ldr	x0, [x0, #16]
  4047f8:	bl	4021e0 <feof@plt>
  4047fc:	cmp	w0, #0x0
  404800:	ldr	w0, [x22, #844]
  404804:	csinc	w19, w19, wzr, eq  // eq = none
  404808:	tbz	w0, #3, 4047a0 <ferror@plt+0x2330>
  40480c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404810:	ldr	x20, [x0, #800]
  404814:	bl	402040 <getpid@plt>
  404818:	adrp	x4, 408000 <ferror@plt+0x5b90>
  40481c:	mov	w2, w0
  404820:	add	x4, x4, #0xe68
  404824:	mov	x0, x20
  404828:	adrp	x3, 408000 <ferror@plt+0x5b90>
  40482c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404830:	add	x3, x3, #0xdb8
  404834:	add	x1, x1, #0xdc8
  404838:	bl	402420 <fprintf@plt>
  40483c:	ldr	x2, [x21, #8]
  404840:	mov	w1, w19
  404844:	adrp	x0, 409000 <ferror@plt+0x6b90>
  404848:	add	x0, x0, #0x168
  40484c:	bl	4033f8 <ferror@plt+0xf88>
  404850:	mov	w0, w19
  404854:	mov	x12, #0x2050                	// #8272
  404858:	ldp	x29, x30, [sp]
  40485c:	ldp	x19, x20, [sp, #16]
  404860:	ldp	x21, x22, [sp, #32]
  404864:	ldp	x23, x24, [sp, #48]
  404868:	ldr	x25, [sp, #64]
  40486c:	add	sp, sp, x12
  404870:	ret
  404874:	cmp	w1, #0x49
  404878:	cset	w24, eq  // eq = none
  40487c:	b	4045ac <ferror@plt+0x213c>
  404880:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404884:	mov	w19, #0x0                   	// #0
  404888:	ldr	x20, [x0, #800]
  40488c:	bl	402040 <getpid@plt>
  404890:	adrp	x4, 408000 <ferror@plt+0x5b90>
  404894:	mov	w2, w0
  404898:	add	x4, x4, #0xe68
  40489c:	adrp	x3, 408000 <ferror@plt+0x5b90>
  4048a0:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4048a4:	add	x3, x3, #0xdb8
  4048a8:	add	x1, x1, #0xdc8
  4048ac:	mov	x0, x20
  4048b0:	bl	402420 <fprintf@plt>
  4048b4:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4048b8:	add	x0, x0, #0x118
  4048bc:	bl	4033f8 <ferror@plt+0xf88>
  4048c0:	b	4047d4 <ferror@plt+0x2364>
  4048c4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4048c8:	ldr	x23, [x0, #800]
  4048cc:	bl	402040 <getpid@plt>
  4048d0:	adrp	x4, 408000 <ferror@plt+0x5b90>
  4048d4:	mov	w2, w0
  4048d8:	add	x4, x4, #0xe68
  4048dc:	adrp	x3, 408000 <ferror@plt+0x5b90>
  4048e0:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4048e4:	add	x3, x3, #0xdb8
  4048e8:	add	x1, x1, #0xdc8
  4048ec:	mov	x0, x23
  4048f0:	bl	402420 <fprintf@plt>
  4048f4:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4048f8:	add	x0, x0, #0x140
  4048fc:	bl	4033f8 <ferror@plt+0xf88>
  404900:	cbz	x20, 404798 <ferror@plt+0x2328>
  404904:	b	4047d4 <ferror@plt+0x2364>
  404908:	adrp	x3, 409000 <ferror@plt+0x6b90>
  40490c:	add	x3, x3, #0x190
  404910:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404914:	adrp	x0, 408000 <ferror@plt+0x5b90>
  404918:	add	x3, x3, #0x108
  40491c:	add	x1, x1, #0xd00
  404920:	add	x0, x0, #0xd20
  404924:	mov	w2, #0x1f2                 	// #498
  404928:	stp	x23, x24, [sp, #48]
  40492c:	str	x25, [sp, #64]
  404930:	bl	4023d0 <__assert_fail@plt>
  404934:	adrp	x3, 409000 <ferror@plt+0x6b90>
  404938:	add	x3, x3, #0x190
  40493c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404940:	adrp	x0, 408000 <ferror@plt+0x5b90>
  404944:	add	x3, x3, #0x108
  404948:	add	x1, x1, #0xd00
  40494c:	add	x0, x0, #0xf00
  404950:	mov	w2, #0x1f3                 	// #499
  404954:	stp	x23, x24, [sp, #48]
  404958:	str	x25, [sp, #64]
  40495c:	bl	4023d0 <__assert_fail@plt>
  404960:	adrp	x3, 409000 <ferror@plt+0x6b90>
  404964:	add	x3, x3, #0x190
  404968:	adrp	x1, 408000 <ferror@plt+0x5b90>
  40496c:	adrp	x0, 409000 <ferror@plt+0x6b90>
  404970:	add	x3, x3, #0x108
  404974:	add	x1, x1, #0xd00
  404978:	add	x0, x0, #0xe8
  40497c:	mov	w2, #0x205                 	// #517
  404980:	bl	4023d0 <__assert_fail@plt>
  404984:	adrp	x3, 409000 <ferror@plt+0x6b90>
  404988:	add	x3, x3, #0x190
  40498c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404990:	adrp	x0, 409000 <ferror@plt+0x6b90>
  404994:	add	x3, x3, #0x108
  404998:	add	x1, x1, #0xd00
  40499c:	add	x0, x0, #0xf8
  4049a0:	mov	w2, #0x206                 	// #518
  4049a4:	bl	4023d0 <__assert_fail@plt>
  4049a8:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4049ac:	add	x3, x3, #0x190
  4049b0:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4049b4:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4049b8:	add	x3, x3, #0x108
  4049bc:	add	x1, x1, #0xd00
  4049c0:	add	x0, x0, #0x108
  4049c4:	mov	w2, #0x207                 	// #519
  4049c8:	bl	4023d0 <__assert_fail@plt>
  4049cc:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4049d0:	add	x3, x3, #0x190
  4049d4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4049d8:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4049dc:	add	x3, x3, #0x108
  4049e0:	add	x1, x1, #0xd00
  4049e4:	add	x0, x0, #0x80
  4049e8:	mov	w2, #0x1fc                 	// #508
  4049ec:	stp	x23, x24, [sp, #48]
  4049f0:	str	x25, [sp, #64]
  4049f4:	bl	4023d0 <__assert_fail@plt>
  4049f8:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4049fc:	add	x3, x3, #0x190
  404a00:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404a04:	adrp	x0, 409000 <ferror@plt+0x6b90>
  404a08:	add	x3, x3, #0x108
  404a0c:	add	x1, x1, #0xd00
  404a10:	add	x0, x0, #0x90
  404a14:	mov	w2, #0x1fd                 	// #509
  404a18:	stp	x23, x24, [sp, #48]
  404a1c:	str	x25, [sp, #64]
  404a20:	bl	4023d0 <__assert_fail@plt>
  404a24:	adrp	x3, 409000 <ferror@plt+0x6b90>
  404a28:	add	x3, x3, #0x190
  404a2c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404a30:	adrp	x0, 409000 <ferror@plt+0x6b90>
  404a34:	add	x3, x3, #0x108
  404a38:	add	x1, x1, #0xd00
  404a3c:	add	x0, x0, #0x80
  404a40:	mov	w2, #0x1f6                 	// #502
  404a44:	stp	x23, x24, [sp, #48]
  404a48:	str	x25, [sp, #64]
  404a4c:	bl	4023d0 <__assert_fail@plt>
  404a50:	adrp	x3, 409000 <ferror@plt+0x6b90>
  404a54:	add	x3, x3, #0x190
  404a58:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404a5c:	adrp	x0, 409000 <ferror@plt+0x6b90>
  404a60:	add	x3, x3, #0x108
  404a64:	add	x1, x1, #0xd00
  404a68:	add	x0, x0, #0x90
  404a6c:	mov	w2, #0x1f7                 	// #503
  404a70:	stp	x23, x24, [sp, #48]
  404a74:	str	x25, [sp, #64]
  404a78:	bl	4023d0 <__assert_fail@plt>
  404a7c:	nop
  404a80:	stp	x29, x30, [sp, #-272]!
  404a84:	mov	x29, sp
  404a88:	stp	x19, x20, [sp, #16]
  404a8c:	mov	x19, x1
  404a90:	adrp	x20, 41c000 <ferror@plt+0x19b90>
  404a94:	str	q0, [sp, #96]
  404a98:	str	q1, [sp, #112]
  404a9c:	str	q2, [sp, #128]
  404aa0:	str	q3, [sp, #144]
  404aa4:	str	q4, [sp, #160]
  404aa8:	str	q5, [sp, #176]
  404aac:	str	q6, [sp, #192]
  404ab0:	str	q7, [sp, #208]
  404ab4:	stp	x2, x3, [sp, #224]
  404ab8:	stp	x4, x5, [sp, #240]
  404abc:	stp	x6, x7, [sp, #256]
  404ac0:	cbz	x0, 404ad4 <ferror@plt+0x2664>
  404ac4:	mov	x8, x0
  404ac8:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404acc:	ldr	w0, [x0, #848]
  404ad0:	tbz	w0, #24, 404b2c <ferror@plt+0x26bc>
  404ad4:	add	x1, sp, #0x110
  404ad8:	add	x2, sp, #0x110
  404adc:	stp	x1, x2, [sp, #64]
  404ae0:	mov	w3, #0xffffff80            	// #-128
  404ae4:	add	x5, sp, #0xe0
  404ae8:	mov	w4, #0xffffffd0            	// #-48
  404aec:	str	x5, [sp, #80]
  404af0:	stp	w4, w3, [sp, #88]
  404af4:	add	x2, sp, #0x20
  404af8:	ldp	x4, x5, [sp, #64]
  404afc:	stp	x4, x5, [sp, #32]
  404b00:	mov	x1, x19
  404b04:	ldp	x4, x5, [sp, #80]
  404b08:	stp	x4, x5, [sp, #48]
  404b0c:	ldr	x0, [x20, #800]
  404b10:	bl	4023b0 <vfprintf@plt>
  404b14:	ldr	x1, [x20, #800]
  404b18:	mov	w0, #0xa                   	// #10
  404b1c:	bl	401f80 <fputc@plt>
  404b20:	ldp	x19, x20, [sp, #16]
  404b24:	ldp	x29, x30, [sp], #272
  404b28:	ret
  404b2c:	ldr	x0, [x20, #800]
  404b30:	mov	x2, x8
  404b34:	adrp	x1, 409000 <ferror@plt+0x6b90>
  404b38:	add	x1, x1, #0x2b0
  404b3c:	bl	402420 <fprintf@plt>
  404b40:	b	404ad4 <ferror@plt+0x2664>
  404b44:	nop
  404b48:	stp	x29, x30, [sp, #-48]!
  404b4c:	mov	x29, sp
  404b50:	ldr	x1, [x0, #248]
  404b54:	stp	x19, x20, [sp, #16]
  404b58:	cbz	x1, 404c4c <ferror@plt+0x27dc>
  404b5c:	adrp	x20, 41c000 <ferror@plt+0x19b90>
  404b60:	mov	x19, x0
  404b64:	ldr	w0, [x20, #848]
  404b68:	tbnz	w0, #4, 404b90 <ferror@plt+0x2720>
  404b6c:	ldr	x0, [x19, #280]
  404b70:	blr	x1
  404b74:	ldr	w1, [x20, #848]
  404b78:	mov	w20, w0
  404b7c:	tbnz	w1, #4, 404bf0 <ferror@plt+0x2780>
  404b80:	mov	w0, w20
  404b84:	ldp	x19, x20, [sp, #16]
  404b88:	ldp	x29, x30, [sp], #48
  404b8c:	ret
  404b90:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404b94:	str	x21, [sp, #32]
  404b98:	ldr	x21, [x0, #800]
  404b9c:	bl	402040 <getpid@plt>
  404ba0:	adrp	x4, 408000 <ferror@plt+0x5b90>
  404ba4:	mov	w2, w0
  404ba8:	add	x4, x4, #0x9b0
  404bac:	adrp	x3, 409000 <ferror@plt+0x6b90>
  404bb0:	add	x3, x3, #0x2b8
  404bb4:	mov	x0, x21
  404bb8:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404bbc:	add	x1, x1, #0xdc8
  404bc0:	bl	402420 <fprintf@plt>
  404bc4:	mov	x0, x19
  404bc8:	adrp	x1, 409000 <ferror@plt+0x6b90>
  404bcc:	add	x1, x1, #0x2c0
  404bd0:	bl	404a80 <ferror@plt+0x2610>
  404bd4:	ldr	x1, [x19, #248]
  404bd8:	ldr	x0, [x19, #280]
  404bdc:	ldr	x21, [sp, #32]
  404be0:	blr	x1
  404be4:	ldr	w1, [x20, #848]
  404be8:	mov	w20, w0
  404bec:	tbz	w1, #4, 404b80 <ferror@plt+0x2710>
  404bf0:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404bf4:	str	x21, [sp, #32]
  404bf8:	ldr	x21, [x0, #800]
  404bfc:	bl	402040 <getpid@plt>
  404c00:	adrp	x4, 408000 <ferror@plt+0x5b90>
  404c04:	adrp	x3, 409000 <ferror@plt+0x6b90>
  404c08:	add	x4, x4, #0x9b0
  404c0c:	add	x3, x3, #0x2b8
  404c10:	mov	w2, w0
  404c14:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404c18:	mov	x0, x21
  404c1c:	add	x1, x1, #0xdc8
  404c20:	bl	402420 <fprintf@plt>
  404c24:	mov	x0, x19
  404c28:	mov	w2, w20
  404c2c:	adrp	x1, 409000 <ferror@plt+0x6b90>
  404c30:	add	x1, x1, #0x2e0
  404c34:	bl	404a80 <ferror@plt+0x2610>
  404c38:	mov	w0, w20
  404c3c:	ldp	x19, x20, [sp, #16]
  404c40:	ldr	x21, [sp, #32]
  404c44:	ldp	x29, x30, [sp], #48
  404c48:	ret
  404c4c:	mov	w20, #0x0                   	// #0
  404c50:	mov	w0, w20
  404c54:	ldp	x19, x20, [sp, #16]
  404c58:	ldp	x29, x30, [sp], #48
  404c5c:	ret
  404c60:	stp	x29, x30, [sp, #-288]!
  404c64:	mov	w9, #0xffffffc8            	// #-56
  404c68:	mov	w8, #0xffffff80            	// #-128
  404c6c:	mov	x29, sp
  404c70:	add	x11, sp, #0xe0
  404c74:	add	x12, sp, #0x120
  404c78:	stp	x12, x12, [sp, #64]
  404c7c:	mov	x10, x0
  404c80:	str	x11, [sp, #80]
  404c84:	stp	w9, w8, [sp, #88]
  404c88:	str	x19, [sp, #16]
  404c8c:	adrp	x19, 41c000 <ferror@plt+0x19b90>
  404c90:	ldp	x12, x13, [sp, #64]
  404c94:	stp	x12, x13, [sp, #32]
  404c98:	ldp	x8, x9, [sp, #80]
  404c9c:	stp	x8, x9, [sp, #48]
  404ca0:	ldr	x0, [x19, #800]
  404ca4:	str	q0, [sp, #96]
  404ca8:	str	q1, [sp, #112]
  404cac:	str	q2, [sp, #128]
  404cb0:	str	q3, [sp, #144]
  404cb4:	str	q4, [sp, #160]
  404cb8:	str	q5, [sp, #176]
  404cbc:	str	q6, [sp, #192]
  404cc0:	str	q7, [sp, #208]
  404cc4:	stp	x1, x2, [sp, #232]
  404cc8:	mov	x1, x10
  404ccc:	add	x2, sp, #0x20
  404cd0:	stp	x3, x4, [sp, #248]
  404cd4:	stp	x5, x6, [sp, #264]
  404cd8:	str	x7, [sp, #280]
  404cdc:	bl	4023b0 <vfprintf@plt>
  404ce0:	ldr	x1, [x19, #800]
  404ce4:	mov	w0, #0xa                   	// #10
  404ce8:	bl	401f80 <fputc@plt>
  404cec:	ldr	x19, [sp, #16]
  404cf0:	ldp	x29, x30, [sp], #288
  404cf4:	ret
  404cf8:	stp	x29, x30, [sp, #-32]!
  404cfc:	mov	x29, sp
  404d00:	str	x19, [sp, #16]
  404d04:	mov	x19, x0
  404d08:	ldr	w0, [x0, #68]
  404d0c:	cmn	w0, #0x1
  404d10:	b.eq	404d18 <ferror@plt+0x28a8>  // b.none
  404d14:	bl	402170 <close@plt>
  404d18:	mov	w0, #0xffffffff            	// #-1
  404d1c:	str	w0, [x19, #68]
  404d20:	add	x1, x19, #0x58
  404d24:	mov	x2, #0x0                   	// #0
  404d28:	ldr	x19, [sp, #16]
  404d2c:	mov	w0, #0x2                   	// #2
  404d30:	ldp	x29, x30, [sp], #32
  404d34:	b	401f20 <sigprocmask@plt>
  404d38:	mov	x12, #0x2070                	// #8304
  404d3c:	sub	sp, sp, x12
  404d40:	stp	x29, x30, [sp]
  404d44:	mov	x29, sp
  404d48:	stp	x23, x24, [sp, #48]
  404d4c:	adrp	x23, 41c000 <ferror@plt+0x19b90>
  404d50:	ldr	w3, [x23, #848]
  404d54:	stp	x19, x20, [sp, #16]
  404d58:	mov	w19, w1
  404d5c:	stp	x21, x22, [sp, #32]
  404d60:	mov	x21, x0
  404d64:	mov	x22, x2
  404d68:	tbnz	w3, #4, 404e68 <ferror@plt+0x29f8>
  404d6c:	str	wzr, [x22]
  404d70:	add	x1, sp, #0x70
  404d74:	mov	w0, w19
  404d78:	mov	x2, #0x2000                	// #8192
  404d7c:	bl	402310 <read@plt>
  404d80:	mov	x20, x0
  404d84:	cmp	x0, #0x0
  404d88:	b.lt	404e30 <ferror@plt+0x29c0>  // b.tstop
  404d8c:	b.eq	404e08 <ferror@plt+0x2998>  // b.none
  404d90:	cbnz	w19, 404eb0 <ferror@plt+0x2a40>
  404d94:	ldr	w0, [x23, #848]
  404d98:	stp	x25, x26, [sp, #64]
  404d9c:	tbnz	w0, #4, 404ff0 <ferror@plt+0x2b80>
  404da0:	bl	4023e0 <__errno_location@plt>
  404da4:	ldr	w24, [x21, #60]
  404da8:	mov	x25, #0xb280                	// #45696
  404dac:	mov	x23, x0
  404db0:	mov	x22, x20
  404db4:	add	x26, sp, #0x70
  404db8:	movk	x25, #0xee6, lsl #16
  404dbc:	nop
  404dc0:	str	wzr, [x23]
  404dc4:	mov	x2, x22
  404dc8:	mov	x1, x26
  404dcc:	mov	w0, w24
  404dd0:	bl	4021a0 <write@plt>
  404dd4:	cmp	x0, #0x0
  404dd8:	b.le	404ef4 <ferror@plt+0x2a84>
  404ddc:	subs	x22, x22, x0
  404de0:	add	x26, x26, x0
  404de4:	ldr	w0, [x23]
  404de8:	b.eq	404f10 <ferror@plt+0x2aa0>  // b.none
  404dec:	cmp	w0, #0xb
  404df0:	b.ne	404dc0 <ferror@plt+0x2950>  // b.any
  404df4:	add	x0, sp, #0x60
  404df8:	mov	x1, #0x0                   	// #0
  404dfc:	stp	xzr, x25, [sp, #96]
  404e00:	bl	402290 <nanosleep@plt>
  404e04:	b	404dc0 <ferror@plt+0x2950>
  404e08:	mov	w1, #0x1                   	// #1
  404e0c:	mov	w0, #0x0                   	// #0
  404e10:	str	w1, [x22]
  404e14:	mov	x12, #0x2070                	// #8304
  404e18:	ldp	x29, x30, [sp]
  404e1c:	ldp	x19, x20, [sp, #16]
  404e20:	ldp	x21, x22, [sp, #32]
  404e24:	ldp	x23, x24, [sp, #48]
  404e28:	add	sp, sp, x12
  404e2c:	ret
  404e30:	bl	4023e0 <__errno_location@plt>
  404e34:	ldr	w1, [x0]
  404e38:	cmp	w1, #0xb
  404e3c:	neg	w0, w1
  404e40:	ccmp	w1, #0x4, #0x4, ne  // ne = any
  404e44:	b.ne	404e14 <ferror@plt+0x29a4>  // b.any
  404e48:	mov	w0, #0x0                   	// #0
  404e4c:	mov	x12, #0x2070                	// #8304
  404e50:	ldp	x29, x30, [sp]
  404e54:	ldp	x19, x20, [sp, #16]
  404e58:	ldp	x21, x22, [sp, #32]
  404e5c:	ldp	x23, x24, [sp, #48]
  404e60:	add	sp, sp, x12
  404e64:	ret
  404e68:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404e6c:	ldr	x20, [x0, #800]
  404e70:	bl	402040 <getpid@plt>
  404e74:	adrp	x4, 408000 <ferror@plt+0x5b90>
  404e78:	adrp	x3, 409000 <ferror@plt+0x6b90>
  404e7c:	add	x4, x4, #0x9b0
  404e80:	add	x3, x3, #0x2b8
  404e84:	mov	w2, w0
  404e88:	adrp	x1, 408000 <ferror@plt+0x5b90>
  404e8c:	mov	x0, x20
  404e90:	add	x1, x1, #0xdc8
  404e94:	bl	402420 <fprintf@plt>
  404e98:	mov	w2, w19
  404e9c:	mov	x0, x21
  404ea0:	adrp	x1, 409000 <ferror@plt+0x6b90>
  404ea4:	add	x1, x1, #0x2f8
  404ea8:	bl	404a80 <ferror@plt+0x2610>
  404eac:	b	404d6c <ferror@plt+0x28fc>
  404eb0:	ldr	w0, [x21, #60]
  404eb4:	cmp	w0, w19
  404eb8:	b.eq	404f4c <ferror@plt+0x2adc>  // b.none
  404ebc:	ldr	x4, [x21, #256]
  404ec0:	cbz	x4, 404e48 <ferror@plt+0x29d8>
  404ec4:	ldr	x0, [x21, #280]
  404ec8:	mov	x3, x20
  404ecc:	add	x2, sp, #0x70
  404ed0:	mov	w1, w19
  404ed4:	blr	x4
  404ed8:	mov	x12, #0x2070                	// #8304
  404edc:	ldp	x29, x30, [sp]
  404ee0:	ldp	x19, x20, [sp, #16]
  404ee4:	ldp	x21, x22, [sp, #32]
  404ee8:	ldp	x23, x24, [sp, #48]
  404eec:	add	sp, sp, x12
  404ef0:	ret
  404ef4:	ldr	w3, [x23]
  404ef8:	cmp	w3, #0x4
  404efc:	ccmp	w3, #0xb, #0x4, ne  // ne = any
  404f00:	b.ne	404f40 <ferror@plt+0x2ad0>  // b.any
  404f04:	cmp	w3, #0xb
  404f08:	b.ne	404dc0 <ferror@plt+0x2950>  // b.any
  404f0c:	b	404df4 <ferror@plt+0x2984>
  404f10:	cmp	w0, #0xb
  404f14:	b.ne	404f30 <ferror@plt+0x2ac0>  // b.any
  404f18:	mov	x2, #0xb280                	// #45696
  404f1c:	add	x0, sp, #0x60
  404f20:	movk	x2, #0xee6, lsl #16
  404f24:	mov	x1, #0x0                   	// #0
  404f28:	stp	xzr, x2, [sp, #96]
  404f2c:	bl	402290 <nanosleep@plt>
  404f30:	ldr	w0, [x21, #60]
  404f34:	bl	401f10 <fdatasync@plt>
  404f38:	ldp	x25, x26, [sp, #64]
  404f3c:	b	404ebc <ferror@plt+0x2a4c>
  404f40:	neg	w0, w3
  404f44:	ldp	x25, x26, [sp, #64]
  404f48:	b	404e14 <ferror@plt+0x29a4>
  404f4c:	ldr	w0, [x23, #848]
  404f50:	stp	x25, x26, [sp, #64]
  404f54:	tbnz	w0, #4, 405040 <ferror@plt+0x2bd0>
  404f58:	mov	x26, #0xb280                	// #45696
  404f5c:	bl	4023e0 <__errno_location@plt>
  404f60:	mov	x22, x20
  404f64:	mov	x25, x0
  404f68:	add	x24, sp, #0x70
  404f6c:	movk	x26, #0xee6, lsl #16
  404f70:	str	wzr, [x25]
  404f74:	mov	x2, x22
  404f78:	mov	x1, x24
  404f7c:	mov	w0, #0x1                   	// #1
  404f80:	bl	4021a0 <write@plt>
  404f84:	cmp	x0, #0x0
  404f88:	b.le	404fc4 <ferror@plt+0x2b54>
  404f8c:	subs	x22, x22, x0
  404f90:	add	x24, x24, x0
  404f94:	ldr	w0, [x25]
  404f98:	b.ne	404fd4 <ferror@plt+0x2b64>  // b.any
  404f9c:	cmp	w0, #0xb
  404fa0:	b.ne	405038 <ferror@plt+0x2bc8>  // b.any
  404fa4:	mov	x2, #0xb280                	// #45696
  404fa8:	add	x0, sp, #0x60
  404fac:	movk	x2, #0xee6, lsl #16
  404fb0:	mov	x1, #0x0                   	// #0
  404fb4:	stp	xzr, x2, [sp, #96]
  404fb8:	bl	402290 <nanosleep@plt>
  404fbc:	ldp	x25, x26, [sp, #64]
  404fc0:	b	404ebc <ferror@plt+0x2a4c>
  404fc4:	ldr	w0, [x25]
  404fc8:	cmp	w0, #0x4
  404fcc:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  404fd0:	b.ne	4050d0 <ferror@plt+0x2c60>  // b.any
  404fd4:	cmp	w0, #0xb
  404fd8:	b.ne	404f70 <ferror@plt+0x2b00>  // b.any
  404fdc:	add	x0, sp, #0x60
  404fe0:	mov	x1, #0x0                   	// #0
  404fe4:	stp	xzr, x26, [sp, #96]
  404fe8:	bl	402290 <nanosleep@plt>
  404fec:	b	404f70 <ferror@plt+0x2b00>
  404ff0:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  404ff4:	ldr	x22, [x0, #800]
  404ff8:	bl	402040 <getpid@plt>
  404ffc:	adrp	x4, 408000 <ferror@plt+0x5b90>
  405000:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405004:	add	x4, x4, #0x9b0
  405008:	add	x3, x3, #0x2b8
  40500c:	mov	w2, w0
  405010:	adrp	x1, 408000 <ferror@plt+0x5b90>
  405014:	mov	x0, x22
  405018:	add	x1, x1, #0xdc8
  40501c:	bl	402420 <fprintf@plt>
  405020:	mov	x2, x20
  405024:	mov	x0, x21
  405028:	adrp	x1, 409000 <ferror@plt+0x6b90>
  40502c:	add	x1, x1, #0x310
  405030:	bl	404a80 <ferror@plt+0x2610>
  405034:	b	404da0 <ferror@plt+0x2930>
  405038:	ldp	x25, x26, [sp, #64]
  40503c:	b	404ebc <ferror@plt+0x2a4c>
  405040:	adrp	x26, 41c000 <ferror@plt+0x19b90>
  405044:	adrp	x25, 408000 <ferror@plt+0x5b90>
  405048:	adrp	x24, 409000 <ferror@plt+0x6b90>
  40504c:	add	x25, x25, #0x9b0
  405050:	add	x24, x24, #0x2b8
  405054:	str	x27, [sp, #80]
  405058:	ldr	x27, [x26, #800]
  40505c:	bl	402040 <getpid@plt>
  405060:	mov	x4, x25
  405064:	mov	x3, x24
  405068:	adrp	x22, 408000 <ferror@plt+0x5b90>
  40506c:	add	x22, x22, #0xdc8
  405070:	mov	w2, w0
  405074:	mov	x1, x22
  405078:	mov	x0, x27
  40507c:	bl	402420 <fprintf@plt>
  405080:	mov	x0, x21
  405084:	mov	x2, x20
  405088:	adrp	x1, 409000 <ferror@plt+0x6b90>
  40508c:	add	x1, x1, #0x330
  405090:	bl	404a80 <ferror@plt+0x2610>
  405094:	ldr	w0, [x23, #848]
  405098:	tbz	w0, #4, 40511c <ferror@plt+0x2cac>
  40509c:	ldr	x26, [x26, #800]
  4050a0:	bl	402040 <getpid@plt>
  4050a4:	mov	x4, x25
  4050a8:	mov	w2, w0
  4050ac:	mov	x3, x24
  4050b0:	mov	x1, x22
  4050b4:	mov	x0, x26
  4050b8:	bl	402420 <fprintf@plt>
  4050bc:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4050c0:	add	x0, x0, #0x350
  4050c4:	bl	404c60 <ferror@plt+0x27f0>
  4050c8:	ldr	x27, [sp, #80]
  4050cc:	b	404f58 <ferror@plt+0x2ae8>
  4050d0:	ldr	w0, [x23, #848]
  4050d4:	tbz	w0, #4, 405038 <ferror@plt+0x2bc8>
  4050d8:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4050dc:	ldr	x22, [x0, #800]
  4050e0:	bl	402040 <getpid@plt>
  4050e4:	adrp	x4, 408000 <ferror@plt+0x5b90>
  4050e8:	mov	w2, w0
  4050ec:	add	x4, x4, #0x9b0
  4050f0:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4050f4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4050f8:	add	x3, x3, #0x2b8
  4050fc:	add	x1, x1, #0xdc8
  405100:	mov	x0, x22
  405104:	bl	402420 <fprintf@plt>
  405108:	adrp	x0, 409000 <ferror@plt+0x6b90>
  40510c:	add	x0, x0, #0x360
  405110:	bl	404c60 <ferror@plt+0x27f0>
  405114:	ldp	x25, x26, [sp, #64]
  405118:	b	404ebc <ferror@plt+0x2a4c>
  40511c:	ldr	x27, [sp, #80]
  405120:	b	404f58 <ferror@plt+0x2ae8>
  405124:	nop
  405128:	stp	x29, x30, [sp, #-64]!
  40512c:	mov	x29, sp
  405130:	stp	x19, x20, [sp, #16]
  405134:	adrp	x20, 41c000 <ferror@plt+0x19b90>
  405138:	mov	w19, w0
  40513c:	ldr	w0, [x20, #848]
  405140:	cbnz	w0, 405158 <ferror@plt+0x2ce8>
  405144:	cbz	w19, 405164 <ferror@plt+0x2cf4>
  405148:	str	w19, [x20, #848]
  40514c:	cbnz	w19, 4051b0 <ferror@plt+0x2d40>
  405150:	orr	w19, w19, #0x2
  405154:	str	w19, [x20, #848]
  405158:	ldp	x19, x20, [sp, #16]
  40515c:	ldp	x29, x30, [sp], #64
  405160:	ret
  405164:	adrp	x0, 409000 <ferror@plt+0x6b90>
  405168:	add	x0, x0, #0x380
  40516c:	bl	402400 <getenv@plt>
  405170:	cbz	x0, 405148 <ferror@plt+0x2cd8>
  405174:	add	x1, sp, #0x38
  405178:	mov	w2, #0x0                   	// #0
  40517c:	str	x21, [sp, #32]
  405180:	bl	401e90 <strtoul@plt>
  405184:	mov	x21, x0
  405188:	mov	w19, w0
  40518c:	ldr	x0, [sp, #56]
  405190:	cbz	x0, 4051a4 <ferror@plt+0x2d34>
  405194:	adrp	x1, 408000 <ferror@plt+0x5b90>
  405198:	add	x1, x1, #0xe10
  40519c:	bl	402210 <strcmp@plt>
  4051a0:	cbz	w0, 405220 <ferror@plt+0x2db0>
  4051a4:	str	w21, [x20, #848]
  4051a8:	ldr	x21, [sp, #32]
  4051ac:	cbz	w19, 405150 <ferror@plt+0x2ce0>
  4051b0:	str	x21, [sp, #32]
  4051b4:	bl	401f60 <getuid@plt>
  4051b8:	mov	w21, w0
  4051bc:	bl	401f40 <geteuid@plt>
  4051c0:	cmp	w21, w0
  4051c4:	b.eq	405204 <ferror@plt+0x2d94>  // b.none
  4051c8:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4051cc:	orr	w19, w19, #0x1000000
  4051d0:	str	w19, [x20, #848]
  4051d4:	ldr	x19, [x0, #800]
  4051d8:	bl	402040 <getpid@plt>
  4051dc:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4051e0:	mov	w2, w0
  4051e4:	add	x3, x3, #0x2b8
  4051e8:	mov	x0, x19
  4051ec:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4051f0:	add	x1, x1, #0xe18
  4051f4:	bl	402420 <fprintf@plt>
  4051f8:	ldr	w19, [x20, #848]
  4051fc:	ldr	x21, [sp, #32]
  405200:	b	405150 <ferror@plt+0x2ce0>
  405204:	bl	402280 <getgid@plt>
  405208:	mov	w21, w0
  40520c:	bl	401f00 <getegid@plt>
  405210:	cmp	w21, w0
  405214:	b.ne	4051c8 <ferror@plt+0x2d58>  // b.any
  405218:	ldr	x21, [sp, #32]
  40521c:	b	405150 <ferror@plt+0x2ce0>
  405220:	mov	w19, #0xffff                	// #65535
  405224:	str	w19, [x20, #848]
  405228:	b	4051b4 <ferror@plt+0x2d44>
  40522c:	nop
  405230:	stp	x29, x30, [sp, #-48]!
  405234:	mov	x1, #0x140                 	// #320
  405238:	mov	x29, sp
  40523c:	stp	x19, x20, [sp, #16]
  405240:	mov	w20, w0
  405244:	mov	x0, #0x1                   	// #1
  405248:	bl	402130 <calloc@plt>
  40524c:	mov	x19, x0
  405250:	cbz	x0, 405280 <ferror@plt+0x2e10>
  405254:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405258:	ldr	w0, [x0, #848]
  40525c:	tbnz	w0, #2, 405290 <ferror@plt+0x2e20>
  405260:	ldrb	w1, [x19, #312]
  405264:	mov	x2, #0xffffffffffffffff    	// #-1
  405268:	mov	w0, #0xffffffff            	// #-1
  40526c:	str	w0, [x19, #60]
  405270:	str	x2, [x19, #64]
  405274:	bfxil	w1, w20, #0, #1
  405278:	str	w2, [x19, #288]
  40527c:	strb	w1, [x19, #312]
  405280:	mov	x0, x19
  405284:	ldp	x19, x20, [sp, #16]
  405288:	ldp	x29, x30, [sp], #48
  40528c:	ret
  405290:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405294:	str	x21, [sp, #32]
  405298:	ldr	x21, [x0, #800]
  40529c:	bl	402040 <getpid@plt>
  4052a0:	adrp	x4, 409000 <ferror@plt+0x6b90>
  4052a4:	mov	w2, w0
  4052a8:	add	x4, x4, #0x390
  4052ac:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4052b0:	add	x3, x3, #0x2b8
  4052b4:	mov	x0, x21
  4052b8:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4052bc:	add	x1, x1, #0xdc8
  4052c0:	bl	402420 <fprintf@plt>
  4052c4:	mov	x0, x19
  4052c8:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4052cc:	add	x1, x1, #0x398
  4052d0:	bl	404a80 <ferror@plt+0x2610>
  4052d4:	ldr	x21, [sp, #32]
  4052d8:	b	405260 <ferror@plt+0x2df0>
  4052dc:	nop
  4052e0:	b	402260 <free@plt>
  4052e4:	nop
  4052e8:	cbz	x0, 405304 <ferror@plt+0x2e94>
  4052ec:	cmp	w1, #0x0
  4052f0:	ldrb	w1, [x0, #312]
  4052f4:	cset	w2, ne  // ne = any
  4052f8:	bfi	w1, w2, #1, #1
  4052fc:	strb	w1, [x0, #312]
  405300:	ret
  405304:	stp	x29, x30, [sp, #-16]!
  405308:	adrp	x3, 409000 <ferror@plt+0x6b90>
  40530c:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405310:	mov	x29, sp
  405314:	adrp	x0, 409000 <ferror@plt+0x6b90>
  405318:	add	x3, x3, #0x758
  40531c:	add	x1, x1, #0x3a8
  405320:	add	x0, x0, #0x3c0
  405324:	mov	w2, #0x4c                  	// #76
  405328:	bl	4023d0 <__assert_fail@plt>
  40532c:	nop
  405330:	cbz	x0, 40533c <ferror@plt+0x2ecc>
  405334:	ldr	w0, [x0, #216]
  405338:	ret
  40533c:	stp	x29, x30, [sp, #-16]!
  405340:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405344:	add	x3, x3, #0x758
  405348:	mov	x29, sp
  40534c:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405350:	adrp	x0, 409000 <ferror@plt+0x6b90>
  405354:	add	x3, x3, #0x18
  405358:	add	x1, x1, #0x3a8
  40535c:	add	x0, x0, #0x3c0
  405360:	mov	w2, #0x52                  	// #82
  405364:	bl	4023d0 <__assert_fail@plt>
  405368:	cbz	x0, 405374 <ferror@plt+0x2f04>
  40536c:	add	x0, x0, #0xe0
  405370:	ret
  405374:	stp	x29, x30, [sp, #-16]!
  405378:	adrp	x3, 409000 <ferror@plt+0x6b90>
  40537c:	add	x3, x3, #0x758
  405380:	mov	x29, sp
  405384:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405388:	adrp	x0, 409000 <ferror@plt+0x6b90>
  40538c:	add	x3, x3, #0x38
  405390:	add	x1, x1, #0x3a8
  405394:	add	x0, x0, #0x3c0
  405398:	mov	w2, #0x58                  	// #88
  40539c:	bl	4023d0 <__assert_fail@plt>
  4053a0:	cbz	x0, 4053ac <ferror@plt+0x2f3c>
  4053a4:	str	x1, [x0, #280]
  4053a8:	ret
  4053ac:	stp	x29, x30, [sp, #-16]!
  4053b0:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4053b4:	add	x3, x3, #0x758
  4053b8:	mov	x29, sp
  4053bc:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4053c0:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4053c4:	add	x3, x3, #0x50
  4053c8:	add	x1, x1, #0x3a8
  4053cc:	add	x0, x0, #0x3c0
  4053d0:	mov	w2, #0x5e                  	// #94
  4053d4:	bl	4023d0 <__assert_fail@plt>
  4053d8:	cbz	x0, 4053e4 <ferror@plt+0x2f74>
  4053dc:	str	w1, [x0, #288]
  4053e0:	ret
  4053e4:	stp	x29, x30, [sp, #-16]!
  4053e8:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4053ec:	add	x3, x3, #0x758
  4053f0:	mov	x29, sp
  4053f4:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4053f8:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4053fc:	add	x3, x3, #0x70
  405400:	add	x1, x1, #0x3a8
  405404:	add	x0, x0, #0x3c0
  405408:	mov	w2, #0x64                  	// #100
  40540c:	bl	4023d0 <__assert_fail@plt>
  405410:	cbz	x0, 40541c <ferror@plt+0x2fac>
  405414:	ldr	w0, [x0, #60]
  405418:	ret
  40541c:	stp	x29, x30, [sp, #-16]!
  405420:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405424:	add	x3, x3, #0x758
  405428:	mov	x29, sp
  40542c:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405430:	adrp	x0, 409000 <ferror@plt+0x6b90>
  405434:	add	x3, x3, #0x88
  405438:	add	x1, x1, #0x3a8
  40543c:	add	x0, x0, #0x3c0
  405440:	mov	w2, #0x6a                  	// #106
  405444:	bl	4023d0 <__assert_fail@plt>
  405448:	cbz	x0, 405454 <ferror@plt+0x2fe4>
  40544c:	ldr	w0, [x0, #288]
  405450:	ret
  405454:	stp	x29, x30, [sp, #-16]!
  405458:	adrp	x3, 409000 <ferror@plt+0x6b90>
  40545c:	add	x3, x3, #0x758
  405460:	mov	x29, sp
  405464:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405468:	adrp	x0, 409000 <ferror@plt+0x6b90>
  40546c:	add	x3, x3, #0xa0
  405470:	add	x1, x1, #0x3a8
  405474:	add	x0, x0, #0x3c0
  405478:	mov	w2, #0x70                  	// #112
  40547c:	bl	4023d0 <__assert_fail@plt>
  405480:	cbz	x0, 405494 <ferror@plt+0x3024>
  405484:	ldr	w0, [x0, #68]
  405488:	mvn	w0, w0
  40548c:	lsr	w0, w0, #31
  405490:	ret
  405494:	stp	x29, x30, [sp, #-16]!
  405498:	adrp	x3, 409000 <ferror@plt+0x6b90>
  40549c:	add	x3, x3, #0x758
  4054a0:	mov	x29, sp
  4054a4:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4054a8:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4054ac:	add	x3, x3, #0xb8
  4054b0:	add	x1, x1, #0x3a8
  4054b4:	add	x0, x0, #0x3c0
  4054b8:	mov	w2, #0x77                  	// #119
  4054bc:	bl	4023d0 <__assert_fail@plt>
  4054c0:	stp	x29, x30, [sp, #-48]!
  4054c4:	mov	x29, sp
  4054c8:	stp	x19, x20, [sp, #16]
  4054cc:	cbz	x0, 4055b8 <ferror@plt+0x3148>
  4054d0:	mov	x19, x0
  4054d4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4054d8:	mov	x20, x1
  4054dc:	ldr	w0, [x0, #848]
  4054e0:	and	w0, w0, #0x10
  4054e4:	cbz	x1, 40555c <ferror@plt+0x30ec>
  4054e8:	ldr	x1, [x1]
  4054ec:	str	x1, [x19, #296]
  4054f0:	ldr	x1, [x20, #8]
  4054f4:	str	x1, [x19, #304]
  4054f8:	cbnz	w0, 405508 <ferror@plt+0x3098>
  4054fc:	ldp	x19, x20, [sp, #16]
  405500:	ldp	x29, x30, [sp], #48
  405504:	ret
  405508:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40550c:	str	x21, [sp, #32]
  405510:	ldr	x21, [x0, #800]
  405514:	bl	402040 <getpid@plt>
  405518:	adrp	x4, 408000 <ferror@plt+0x5b90>
  40551c:	mov	w2, w0
  405520:	add	x4, x4, #0x9b0
  405524:	mov	x0, x21
  405528:	adrp	x3, 409000 <ferror@plt+0x6b90>
  40552c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  405530:	add	x3, x3, #0x2b8
  405534:	add	x1, x1, #0xdc8
  405538:	bl	402420 <fprintf@plt>
  40553c:	mov	x0, x19
  405540:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405544:	ldp	x2, x3, [x20]
  405548:	add	x1, x1, #0x3e0
  40554c:	ldp	x19, x20, [sp, #16]
  405550:	ldr	x21, [sp, #32]
  405554:	ldp	x29, x30, [sp], #48
  405558:	b	404a80 <ferror@plt+0x2610>
  40555c:	cbnz	w0, 405570 <ferror@plt+0x3100>
  405560:	stp	xzr, xzr, [x19, #296]
  405564:	ldp	x19, x20, [sp, #16]
  405568:	ldp	x29, x30, [sp], #48
  40556c:	ret
  405570:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405574:	ldr	x20, [x0, #800]
  405578:	bl	402040 <getpid@plt>
  40557c:	adrp	x4, 408000 <ferror@plt+0x5b90>
  405580:	mov	w2, w0
  405584:	add	x4, x4, #0x9b0
  405588:	adrp	x3, 409000 <ferror@plt+0x6b90>
  40558c:	add	x3, x3, #0x2b8
  405590:	mov	x0, x20
  405594:	adrp	x1, 408000 <ferror@plt+0x5b90>
  405598:	add	x1, x1, #0xdc8
  40559c:	bl	402420 <fprintf@plt>
  4055a0:	mov	x0, x19
  4055a4:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4055a8:	add	x1, x1, #0x3c8
  4055ac:	bl	404a80 <ferror@plt+0x2610>
  4055b0:	stp	xzr, xzr, [x19, #296]
  4055b4:	b	405564 <ferror@plt+0x30f4>
  4055b8:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4055bc:	add	x3, x3, #0x758
  4055c0:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4055c4:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4055c8:	add	x3, x3, #0xd0
  4055cc:	add	x1, x1, #0x3a8
  4055d0:	add	x0, x0, #0x3c0
  4055d4:	mov	w2, #0x7d                  	// #125
  4055d8:	str	x21, [sp, #32]
  4055dc:	bl	4023d0 <__assert_fail@plt>
  4055e0:	stp	x29, x30, [sp, #-96]!
  4055e4:	mov	x29, sp
  4055e8:	stp	x19, x20, [sp, #16]
  4055ec:	mov	x19, x0
  4055f0:	bl	404cf8 <ferror@plt+0x2888>
  4055f4:	ldr	w0, [x19, #60]
  4055f8:	cmn	w0, #0x1
  4055fc:	b.eq	40564c <ferror@plt+0x31dc>  // b.none
  405600:	ldrb	w0, [x19, #312]
  405604:	tbz	w0, #0, 40564c <ferror@plt+0x31dc>
  405608:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40560c:	ldr	w0, [x0, #848]
  405610:	tbnz	w0, #5, 405658 <ferror@plt+0x31e8>
  405614:	ldp	x10, x11, [x19]
  405618:	add	x2, sp, #0x20
  40561c:	ldp	x8, x9, [x19, #16]
  405620:	mov	w1, #0x1                   	// #1
  405624:	ldp	x6, x7, [x19, #32]
  405628:	mov	w0, #0x0                   	// #0
  40562c:	ldr	w3, [x19, #56]
  405630:	ldr	x4, [x19, #48]
  405634:	stp	x10, x11, [sp, #32]
  405638:	stp	x8, x9, [sp, #48]
  40563c:	stp	x6, x7, [sp, #64]
  405640:	str	x4, [sp, #80]
  405644:	str	w3, [sp, #88]
  405648:	bl	402320 <tcsetattr@plt>
  40564c:	ldp	x19, x20, [sp, #16]
  405650:	ldp	x29, x30, [sp], #96
  405654:	ret
  405658:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40565c:	ldr	x20, [x0, #800]
  405660:	bl	402040 <getpid@plt>
  405664:	adrp	x4, 409000 <ferror@plt+0x6b90>
  405668:	mov	w2, w0
  40566c:	add	x4, x4, #0x400
  405670:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405674:	add	x3, x3, #0x2b8
  405678:	mov	x0, x20
  40567c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  405680:	add	x1, x1, #0xdc8
  405684:	bl	402420 <fprintf@plt>
  405688:	mov	x0, x19
  40568c:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405690:	add	x1, x1, #0x408
  405694:	bl	404a80 <ferror@plt+0x2610>
  405698:	b	405614 <ferror@plt+0x31a4>
  40569c:	nop
  4056a0:	stp	x29, x30, [sp, #-240]!
  4056a4:	mov	x29, sp
  4056a8:	stp	x19, x20, [sp, #16]
  4056ac:	mov	x19, x0
  4056b0:	ldr	w0, [x0, #68]
  4056b4:	str	x21, [sp, #32]
  4056b8:	cmn	w0, #0x1
  4056bc:	b.ne	4059b0 <ferror@plt+0x3540>  // b.any
  4056c0:	mov	x1, #0x0                   	// #0
  4056c4:	add	x2, x19, #0x58
  4056c8:	mov	w0, #0x0                   	// #0
  4056cc:	bl	401f20 <sigprocmask@plt>
  4056d0:	adrp	x21, 41c000 <ferror@plt+0x19b90>
  4056d4:	ldrb	w1, [x19, #312]
  4056d8:	ldr	w0, [x21, #848]
  4056dc:	and	w0, w0, #0x4
  4056e0:	tbz	w1, #0, 40574c <ferror@plt+0x32dc>
  4056e4:	cbnz	w0, 405920 <ferror@plt+0x34b0>
  4056e8:	mov	x1, x19
  4056ec:	mov	w0, #0x0                   	// #0
  4056f0:	bl	401ff0 <tcgetattr@plt>
  4056f4:	cbnz	w0, 4058a4 <ferror@plt+0x3434>
  4056f8:	add	x20, x19, #0x4c
  4056fc:	mov	x1, #0x5413                	// #21523
  405700:	mov	x2, x20
  405704:	bl	402450 <ioctl@plt>
  405708:	mov	x4, x20
  40570c:	mov	x3, x19
  405710:	add	x1, x19, #0x40
  405714:	add	x0, x19, #0x3c
  405718:	mov	x2, #0x0                   	// #0
  40571c:	bl	402110 <openpty@plt>
  405720:	mov	w20, w0
  405724:	cbz	w0, 4058c4 <ferror@plt+0x3454>
  405728:	mov	x0, x19
  40572c:	bl	4055e0 <ferror@plt+0x3170>
  405730:	ldr	w0, [x21, #848]
  405734:	tbnz	w0, #2, 405848 <ferror@plt+0x33d8>
  405738:	mov	w0, w20
  40573c:	ldp	x19, x20, [sp, #16]
  405740:	ldr	x21, [sp, #32]
  405744:	ldp	x29, x30, [sp], #240
  405748:	ret
  40574c:	cbnz	w0, 405964 <ferror@plt+0x34f4>
  405750:	add	x1, x19, #0x40
  405754:	add	x0, x19, #0x3c
  405758:	mov	x4, #0x0                   	// #0
  40575c:	mov	x3, #0x0                   	// #0
  405760:	mov	x2, #0x0                   	// #0
  405764:	bl	402110 <openpty@plt>
  405768:	mov	w20, w0
  40576c:	cbnz	w0, 405728 <ferror@plt+0x32b8>
  405770:	ldr	w0, [x19, #64]
  405774:	add	x20, sp, #0x30
  405778:	mov	x1, x20
  40577c:	bl	401ff0 <tcgetattr@plt>
  405780:	ldrb	w0, [x19, #312]
  405784:	ldr	w3, [sp, #60]
  405788:	tbnz	w0, #1, 4058bc <ferror@plt+0x344c>
  40578c:	and	w3, w3, #0xfffffff7
  405790:	ldr	w0, [x19, #64]
  405794:	mov	x2, x20
  405798:	mov	w1, #0x0                   	// #0
  40579c:	str	w3, [sp, #60]
  4057a0:	bl	402320 <tcsetattr@plt>
  4057a4:	add	x0, sp, #0x70
  4057a8:	bl	401fc0 <sigfillset@plt>
  4057ac:	add	x1, sp, #0x70
  4057b0:	mov	x2, #0x0                   	// #0
  4057b4:	mov	w0, #0x0                   	// #0
  4057b8:	bl	401f20 <sigprocmask@plt>
  4057bc:	cbnz	w0, 4058a4 <ferror@plt+0x3434>
  4057c0:	add	x0, sp, #0x70
  4057c4:	bl	4020a0 <sigemptyset@plt>
  4057c8:	mov	w1, #0x11                  	// #17
  4057cc:	add	x0, sp, #0x70
  4057d0:	bl	402390 <sigaddset@plt>
  4057d4:	mov	w1, #0x1c                  	// #28
  4057d8:	add	x0, sp, #0x70
  4057dc:	bl	402390 <sigaddset@plt>
  4057e0:	mov	w1, #0xe                   	// #14
  4057e4:	add	x0, sp, #0x70
  4057e8:	bl	402390 <sigaddset@plt>
  4057ec:	mov	w1, #0xf                   	// #15
  4057f0:	add	x0, sp, #0x70
  4057f4:	bl	402390 <sigaddset@plt>
  4057f8:	mov	w1, #0x2                   	// #2
  4057fc:	add	x0, sp, #0x70
  405800:	bl	402390 <sigaddset@plt>
  405804:	add	x0, sp, #0x70
  405808:	mov	w1, #0x3                   	// #3
  40580c:	bl	402390 <sigaddset@plt>
  405810:	ldr	x0, [x19, #272]
  405814:	cbz	x0, 405824 <ferror@plt+0x33b4>
  405818:	add	x0, sp, #0x70
  40581c:	mov	w1, #0xa                   	// #10
  405820:	bl	402390 <sigaddset@plt>
  405824:	add	x1, sp, #0x70
  405828:	mov	w2, #0x80000               	// #524288
  40582c:	mov	w0, #0xffffffff            	// #-1
  405830:	bl	401ef0 <signalfd@plt>
  405834:	str	w0, [x19, #68]
  405838:	tbnz	w0, #31, 4058a4 <ferror@plt+0x3434>
  40583c:	mov	w20, #0x0                   	// #0
  405840:	ldr	w0, [x21, #848]
  405844:	tbz	w0, #2, 405738 <ferror@plt+0x32c8>
  405848:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40584c:	ldr	x21, [x0, #800]
  405850:	bl	402040 <getpid@plt>
  405854:	adrp	x4, 409000 <ferror@plt+0x6b90>
  405858:	mov	w2, w0
  40585c:	add	x4, x4, #0x390
  405860:	mov	x0, x21
  405864:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405868:	adrp	x1, 408000 <ferror@plt+0x5b90>
  40586c:	add	x3, x3, #0x2b8
  405870:	add	x1, x1, #0xdc8
  405874:	bl	402420 <fprintf@plt>
  405878:	ldp	w2, w3, [x19, #60]
  40587c:	mov	x0, x19
  405880:	mov	w4, w20
  405884:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405888:	add	x1, x1, #0x458
  40588c:	bl	404a80 <ferror@plt+0x2610>
  405890:	mov	w0, w20
  405894:	ldp	x19, x20, [sp, #16]
  405898:	ldr	x21, [sp, #32]
  40589c:	ldp	x29, x30, [sp], #240
  4058a0:	ret
  4058a4:	bl	4023e0 <__errno_location@plt>
  4058a8:	ldr	w20, [x0]
  4058ac:	neg	w20, w20
  4058b0:	cbnz	w20, 405728 <ferror@plt+0x32b8>
  4058b4:	mov	w20, #0x0                   	// #0
  4058b8:	b	405840 <ferror@plt+0x33d0>
  4058bc:	orr	w3, w3, #0x8
  4058c0:	b	405790 <ferror@plt+0x3320>
  4058c4:	ldp	x4, x5, [x19]
  4058c8:	stp	x4, x5, [sp, #48]
  4058cc:	ldr	w1, [x19, #56]
  4058d0:	ldp	x2, x3, [x19, #16]
  4058d4:	stp	x2, x3, [sp, #64]
  4058d8:	add	x20, sp, #0x30
  4058dc:	ldp	x4, x5, [x19, #32]
  4058e0:	mov	x0, x20
  4058e4:	ldr	x2, [x19, #48]
  4058e8:	stp	x4, x5, [sp, #80]
  4058ec:	str	x2, [sp, #96]
  4058f0:	str	w1, [sp, #104]
  4058f4:	bl	402340 <cfmakeraw@plt>
  4058f8:	ldrb	w0, [x19, #312]
  4058fc:	ldr	w3, [sp, #60]
  405900:	tbz	w0, #1, 4059a8 <ferror@plt+0x3538>
  405904:	orr	w3, w3, #0x8
  405908:	mov	x2, x20
  40590c:	mov	w1, #0x0                   	// #0
  405910:	mov	w0, #0x0                   	// #0
  405914:	str	w3, [sp, #60]
  405918:	bl	402320 <tcsetattr@plt>
  40591c:	b	4057a4 <ferror@plt+0x3334>
  405920:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405924:	ldr	x20, [x0, #800]
  405928:	bl	402040 <getpid@plt>
  40592c:	adrp	x4, 409000 <ferror@plt+0x6b90>
  405930:	mov	w2, w0
  405934:	add	x4, x4, #0x390
  405938:	adrp	x3, 409000 <ferror@plt+0x6b90>
  40593c:	add	x3, x3, #0x2b8
  405940:	mov	x0, x20
  405944:	adrp	x1, 408000 <ferror@plt+0x5b90>
  405948:	add	x1, x1, #0xdc8
  40594c:	bl	402420 <fprintf@plt>
  405950:	mov	x0, x19
  405954:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405958:	add	x1, x1, #0x428
  40595c:	bl	404a80 <ferror@plt+0x2610>
  405960:	b	4056e8 <ferror@plt+0x3278>
  405964:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405968:	ldr	x20, [x0, #800]
  40596c:	bl	402040 <getpid@plt>
  405970:	adrp	x4, 409000 <ferror@plt+0x6b90>
  405974:	mov	w2, w0
  405978:	add	x4, x4, #0x390
  40597c:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405980:	add	x3, x3, #0x2b8
  405984:	mov	x0, x20
  405988:	adrp	x1, 408000 <ferror@plt+0x5b90>
  40598c:	add	x1, x1, #0xdc8
  405990:	bl	402420 <fprintf@plt>
  405994:	mov	x0, x19
  405998:	adrp	x1, 409000 <ferror@plt+0x6b90>
  40599c:	add	x1, x1, #0x440
  4059a0:	bl	404a80 <ferror@plt+0x2610>
  4059a4:	b	405750 <ferror@plt+0x32e0>
  4059a8:	and	w3, w3, #0xfffffff7
  4059ac:	b	405908 <ferror@plt+0x3498>
  4059b0:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4059b4:	add	x3, x3, #0x758
  4059b8:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4059bc:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4059c0:	add	x3, x3, #0xf0
  4059c4:	add	x1, x1, #0x3a8
  4059c8:	add	x0, x0, #0x410
  4059cc:	mov	w2, #0x99                  	// #153
  4059d0:	bl	4023d0 <__assert_fail@plt>
  4059d4:	nop
  4059d8:	stp	x29, x30, [sp, #-48]!
  4059dc:	mov	x29, sp
  4059e0:	stp	x19, x20, [sp, #16]
  4059e4:	adrp	x20, 41c000 <ferror@plt+0x19b90>
  4059e8:	mov	x19, x0
  4059ec:	ldr	w0, [x20, #848]
  4059f0:	tbnz	w0, #2, 405a7c <ferror@plt+0x360c>
  4059f4:	bl	402350 <setsid@plt>
  4059f8:	ldr	w0, [x19, #64]
  4059fc:	mov	w2, #0x1                   	// #1
  405a00:	mov	x1, #0x540e                	// #21518
  405a04:	bl	402450 <ioctl@plt>
  405a08:	ldr	w0, [x19, #60]
  405a0c:	bl	402170 <close@plt>
  405a10:	ldr	w0, [x19, #64]
  405a14:	mov	w1, #0x0                   	// #0
  405a18:	bl	402370 <dup2@plt>
  405a1c:	ldr	w0, [x19, #64]
  405a20:	mov	w1, #0x1                   	// #1
  405a24:	bl	402370 <dup2@plt>
  405a28:	ldr	w0, [x19, #64]
  405a2c:	mov	w1, #0x2                   	// #2
  405a30:	bl	402370 <dup2@plt>
  405a34:	ldr	w0, [x19, #64]
  405a38:	bl	402170 <close@plt>
  405a3c:	ldr	w0, [x19, #68]
  405a40:	tbnz	w0, #31, 405a48 <ferror@plt+0x35d8>
  405a44:	bl	402170 <close@plt>
  405a48:	mov	w1, #0xffffffff            	// #-1
  405a4c:	mov	x0, #0xffffffffffffffff    	// #-1
  405a50:	str	w1, [x19, #60]
  405a54:	mov	x2, #0x0                   	// #0
  405a58:	str	x0, [x19, #64]
  405a5c:	add	x1, x19, #0x58
  405a60:	mov	w0, #0x2                   	// #2
  405a64:	bl	401f20 <sigprocmask@plt>
  405a68:	ldr	w0, [x20, #848]
  405a6c:	tbnz	w0, #2, 405ac8 <ferror@plt+0x3658>
  405a70:	ldp	x19, x20, [sp, #16]
  405a74:	ldp	x29, x30, [sp], #48
  405a78:	ret
  405a7c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405a80:	str	x21, [sp, #32]
  405a84:	ldr	x21, [x0, #800]
  405a88:	bl	402040 <getpid@plt>
  405a8c:	adrp	x4, 409000 <ferror@plt+0x6b90>
  405a90:	mov	w2, w0
  405a94:	add	x4, x4, #0x390
  405a98:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405a9c:	add	x3, x3, #0x2b8
  405aa0:	mov	x0, x21
  405aa4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  405aa8:	add	x1, x1, #0xdc8
  405aac:	bl	402420 <fprintf@plt>
  405ab0:	mov	x0, x19
  405ab4:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405ab8:	add	x1, x1, #0x488
  405abc:	bl	404a80 <ferror@plt+0x2610>
  405ac0:	ldr	x21, [sp, #32]
  405ac4:	b	4059f4 <ferror@plt+0x3584>
  405ac8:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405acc:	ldr	x20, [x0, #800]
  405ad0:	bl	402040 <getpid@plt>
  405ad4:	adrp	x4, 409000 <ferror@plt+0x6b90>
  405ad8:	mov	w2, w0
  405adc:	add	x4, x4, #0x390
  405ae0:	mov	x0, x20
  405ae4:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405ae8:	adrp	x1, 408000 <ferror@plt+0x5b90>
  405aec:	add	x3, x3, #0x2b8
  405af0:	add	x1, x1, #0xdc8
  405af4:	bl	402420 <fprintf@plt>
  405af8:	mov	x0, x19
  405afc:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405b00:	ldp	x19, x20, [sp, #16]
  405b04:	add	x1, x1, #0x4a0
  405b08:	ldp	x29, x30, [sp], #48
  405b0c:	b	404a80 <ferror@plt+0x2610>
  405b10:	stp	x29, x30, [sp, #-112]!
  405b14:	mov	w2, #0x4                   	// #4
  405b18:	mov	w1, #0x1                   	// #1
  405b1c:	mov	x29, sp
  405b20:	stp	x19, x20, [sp, #16]
  405b24:	adrp	x20, 41c000 <ferror@plt+0x19b90>
  405b28:	stp	x21, x22, [sp, #32]
  405b2c:	mov	x21, x0
  405b30:	ldr	w0, [x20, #848]
  405b34:	strb	w2, [sp, #87]
  405b38:	ldr	w2, [x21, #64]
  405b3c:	stp	x23, x24, [sp, #48]
  405b40:	str	x25, [sp, #64]
  405b44:	str	w2, [sp, #88]
  405b48:	strh	w1, [sp, #92]
  405b4c:	strh	wzr, [sp, #94]
  405b50:	tbnz	w0, #4, 405d40 <ferror@plt+0x38d0>
  405b54:	mov	x22, #0xb280                	// #45696
  405b58:	adrp	x24, 408000 <ferror@plt+0x5b90>
  405b5c:	adrp	x23, 409000 <ferror@plt+0x6b90>
  405b60:	add	x24, x24, #0x9b0
  405b64:	add	x23, x23, #0x2b8
  405b68:	mov	w19, #0x0                   	// #0
  405b6c:	movk	x22, #0xee6, lsl #16
  405b70:	b	405b84 <ferror@plt+0x3714>
  405b74:	add	x0, sp, #0x60
  405b78:	mov	x1, #0x0                   	// #0
  405b7c:	stp	xzr, x22, [sp, #96]
  405b80:	bl	402290 <nanosleep@plt>
  405b84:	mov	x1, #0x1                   	// #1
  405b88:	add	x0, sp, #0x58
  405b8c:	mov	w2, #0xa                   	// #10
  405b90:	bl	402070 <poll@plt>
  405b94:	cmp	w0, #0x1
  405b98:	ldr	w1, [x20, #848]
  405b9c:	b.ne	405bf0 <ferror@plt+0x3780>  // b.any
  405ba0:	cmp	w19, #0x8
  405ba4:	and	w1, w1, #0x10
  405ba8:	add	w19, w19, #0x1
  405bac:	b.eq	405cf8 <ferror@plt+0x3888>  // b.none
  405bb0:	cbz	w1, 405b74 <ferror@plt+0x3704>
  405bb4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405bb8:	ldr	x25, [x0, #800]
  405bbc:	bl	402040 <getpid@plt>
  405bc0:	mov	x4, x24
  405bc4:	mov	w2, w0
  405bc8:	mov	x3, x23
  405bcc:	mov	x0, x25
  405bd0:	adrp	x1, 408000 <ferror@plt+0x5b90>
  405bd4:	add	x1, x1, #0xdc8
  405bd8:	bl	402420 <fprintf@plt>
  405bdc:	mov	x0, x21
  405be0:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405be4:	add	x1, x1, #0x4e0
  405be8:	bl	404a80 <ferror@plt+0x2610>
  405bec:	b	405b74 <ferror@plt+0x3704>
  405bf0:	cmp	w19, #0x8
  405bf4:	and	w1, w1, #0x10
  405bf8:	b.eq	405cf8 <ferror@plt+0x3888>  // b.none
  405bfc:	cbnz	w1, 405cb0 <ferror@plt+0x3840>
  405c00:	bl	4023e0 <__errno_location@plt>
  405c04:	mov	x23, #0xb280                	// #45696
  405c08:	ldr	w22, [x21, #60]
  405c0c:	mov	x20, x0
  405c10:	add	x21, sp, #0x57
  405c14:	mov	x19, #0x1                   	// #1
  405c18:	movk	x23, #0xee6, lsl #16
  405c1c:	nop
  405c20:	str	wzr, [x20]
  405c24:	mov	x2, x19
  405c28:	mov	x1, x21
  405c2c:	mov	w0, w22
  405c30:	bl	4021a0 <write@plt>
  405c34:	cmp	x0, #0x0
  405c38:	b.le	405c84 <ferror@plt+0x3814>
  405c3c:	subs	x19, x19, x0
  405c40:	add	x21, x21, x0
  405c44:	ldr	w0, [x20]
  405c48:	b.ne	405c94 <ferror@plt+0x3824>  // b.any
  405c4c:	cmp	w0, #0xb
  405c50:	b.ne	405c6c <ferror@plt+0x37fc>  // b.any
  405c54:	mov	x2, #0xb280                	// #45696
  405c58:	add	x0, sp, #0x60
  405c5c:	movk	x2, #0xee6, lsl #16
  405c60:	mov	x1, #0x0                   	// #0
  405c64:	stp	xzr, x2, [sp, #96]
  405c68:	bl	402290 <nanosleep@plt>
  405c6c:	ldp	x19, x20, [sp, #16]
  405c70:	ldp	x21, x22, [sp, #32]
  405c74:	ldp	x23, x24, [sp, #48]
  405c78:	ldr	x25, [sp, #64]
  405c7c:	ldp	x29, x30, [sp], #112
  405c80:	ret
  405c84:	ldr	w0, [x20]
  405c88:	cmp	w0, #0x4
  405c8c:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  405c90:	b.ne	405c6c <ferror@plt+0x37fc>  // b.any
  405c94:	cmp	w0, #0xb
  405c98:	b.ne	405c20 <ferror@plt+0x37b0>  // b.any
  405c9c:	add	x0, sp, #0x60
  405ca0:	mov	x1, #0x0                   	// #0
  405ca4:	stp	xzr, x23, [sp, #96]
  405ca8:	bl	402290 <nanosleep@plt>
  405cac:	b	405c20 <ferror@plt+0x37b0>
  405cb0:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405cb4:	ldr	x19, [x0, #800]
  405cb8:	bl	402040 <getpid@plt>
  405cbc:	adrp	x4, 408000 <ferror@plt+0x5b90>
  405cc0:	mov	w2, w0
  405cc4:	add	x4, x4, #0x9b0
  405cc8:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405ccc:	add	x3, x3, #0x2b8
  405cd0:	mov	x0, x19
  405cd4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  405cd8:	add	x1, x1, #0xdc8
  405cdc:	bl	402420 <fprintf@plt>
  405ce0:	mov	x0, x21
  405ce4:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405ce8:	add	x1, x1, #0x4f8
  405cec:	bl	404a80 <ferror@plt+0x2610>
  405cf0:	ldr	w1, [x20, #848]
  405cf4:	and	w1, w1, #0x10
  405cf8:	cbz	w1, 405c00 <ferror@plt+0x3790>
  405cfc:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405d00:	ldr	x19, [x0, #800]
  405d04:	bl	402040 <getpid@plt>
  405d08:	adrp	x4, 408000 <ferror@plt+0x5b90>
  405d0c:	mov	w2, w0
  405d10:	add	x4, x4, #0x9b0
  405d14:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405d18:	add	x3, x3, #0x2b8
  405d1c:	mov	x0, x19
  405d20:	adrp	x1, 408000 <ferror@plt+0x5b90>
  405d24:	add	x1, x1, #0xdc8
  405d28:	bl	402420 <fprintf@plt>
  405d2c:	mov	x0, x21
  405d30:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405d34:	add	x1, x1, #0x510
  405d38:	bl	404a80 <ferror@plt+0x2610>
  405d3c:	b	405c00 <ferror@plt+0x3790>
  405d40:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405d44:	ldr	x19, [x0, #800]
  405d48:	bl	402040 <getpid@plt>
  405d4c:	adrp	x4, 408000 <ferror@plt+0x5b90>
  405d50:	mov	w2, w0
  405d54:	add	x4, x4, #0x9b0
  405d58:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405d5c:	add	x3, x3, #0x2b8
  405d60:	mov	x0, x19
  405d64:	adrp	x1, 408000 <ferror@plt+0x5b90>
  405d68:	add	x1, x1, #0xdc8
  405d6c:	bl	402420 <fprintf@plt>
  405d70:	mov	x0, x21
  405d74:	adrp	x1, 409000 <ferror@plt+0x6b90>
  405d78:	add	x1, x1, #0x4c0
  405d7c:	bl	404a80 <ferror@plt+0x2610>
  405d80:	b	405b54 <ferror@plt+0x36e4>
  405d84:	nop
  405d88:	stp	x29, x30, [sp, #-96]!
  405d8c:	mov	x29, sp
  405d90:	stp	x19, x20, [sp, #16]
  405d94:	mov	x20, x0
  405d98:	ldr	w0, [x0, #288]
  405d9c:	cmn	w0, #0x1
  405da0:	b.eq	405e7c <ferror@plt+0x3a0c>  // b.none
  405da4:	stp	x25, x26, [sp, #64]
  405da8:	adrp	x25, 41c000 <ferror@plt+0x19b90>
  405dac:	ldr	w0, [x25, #848]
  405db0:	stp	x21, x22, [sp, #32]
  405db4:	stp	x23, x24, [sp, #48]
  405db8:	tbnz	w0, #3, 405f3c <ferror@plt+0x3acc>
  405dbc:	ldr	w0, [x20, #68]
  405dc0:	tbnz	w0, #31, 405e88 <ferror@plt+0x3a18>
  405dc4:	adrp	x22, 41c000 <ferror@plt+0x19b90>
  405dc8:	adrp	x24, 409000 <ferror@plt+0x6b90>
  405dcc:	adrp	x23, 409000 <ferror@plt+0x6b90>
  405dd0:	ldr	w0, [x20, #288]
  405dd4:	add	x22, x22, #0x350
  405dd8:	add	x24, x24, #0x528
  405ddc:	add	x21, sp, #0x5c
  405de0:	add	x23, x23, #0x2b8
  405de4:	b	405e14 <ferror@plt+0x39a4>
  405de8:	cmn	w19, #0x1
  405dec:	b.eq	405e70 <ferror@plt+0x3a00>  // b.none
  405df0:	ldr	x3, [x20, #232]
  405df4:	cbz	x3, 405e08 <ferror@plt+0x3998>
  405df8:	ldr	w1, [x20, #288]
  405dfc:	ldr	w2, [sp, #92]
  405e00:	ldr	x0, [x20, #280]
  405e04:	blr	x3
  405e08:	mov	w1, #0xffffffff            	// #-1
  405e0c:	mov	w0, w1
  405e10:	str	w1, [x20, #288]
  405e14:	mov	x1, x21
  405e18:	mov	w2, #0x1                   	// #1
  405e1c:	bl	402410 <waitpid@plt>
  405e20:	mov	w19, w0
  405e24:	ldr	w1, [x22]
  405e28:	tbz	w1, #3, 405de8 <ferror@plt+0x3978>
  405e2c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405e30:	ldr	x25, [x0, #800]
  405e34:	bl	402040 <getpid@plt>
  405e38:	mov	x4, x24
  405e3c:	mov	w2, w0
  405e40:	mov	x3, x23
  405e44:	mov	x0, x25
  405e48:	adrp	x1, 408000 <ferror@plt+0x5b90>
  405e4c:	add	x1, x1, #0xdc8
  405e50:	bl	402420 <fprintf@plt>
  405e54:	mov	w1, w19
  405e58:	adrp	x0, 409000 <ferror@plt+0x6b90>
  405e5c:	add	x0, x0, #0x550
  405e60:	bl	404c60 <ferror@plt+0x27f0>
  405e64:	cmn	w19, #0x1
  405e68:	b.ne	405df0 <ferror@plt+0x3980>  // b.any
  405e6c:	nop
  405e70:	ldp	x21, x22, [sp, #32]
  405e74:	ldp	x23, x24, [sp, #48]
  405e78:	ldp	x25, x26, [sp, #64]
  405e7c:	ldp	x19, x20, [sp, #16]
  405e80:	ldp	x29, x30, [sp], #96
  405e84:	ret
  405e88:	adrp	x24, 409000 <ferror@plt+0x6b90>
  405e8c:	adrp	x23, 409000 <ferror@plt+0x6b90>
  405e90:	add	x24, x24, #0x528
  405e94:	add	x23, x23, #0x2b8
  405e98:	add	x21, sp, #0x5c
  405e9c:	add	x22, x25, #0x350
  405ea0:	b	405eb0 <ferror@plt+0x3a40>
  405ea4:	ldr	w0, [x20, #288]
  405ea8:	cmp	w0, w19
  405eac:	b.eq	405f18 <ferror@plt+0x3aa8>  // b.none
  405eb0:	mov	x0, x21
  405eb4:	mov	x2, #0x0                   	// #0
  405eb8:	mov	w1, #0x0                   	// #0
  405ebc:	bl	402030 <wait3@plt>
  405ec0:	mov	w19, w0
  405ec4:	cmp	w0, #0x0
  405ec8:	b.le	405e70 <ferror@plt+0x3a00>
  405ecc:	ldr	w0, [x22]
  405ed0:	tbz	w0, #3, 405ea4 <ferror@plt+0x3a34>
  405ed4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405ed8:	ldr	x26, [x0, #800]
  405edc:	bl	402040 <getpid@plt>
  405ee0:	mov	x4, x24
  405ee4:	mov	w2, w0
  405ee8:	mov	x3, x23
  405eec:	mov	x0, x26
  405ef0:	adrp	x1, 408000 <ferror@plt+0x5b90>
  405ef4:	add	x1, x1, #0xdc8
  405ef8:	bl	402420 <fprintf@plt>
  405efc:	mov	w1, w19
  405f00:	adrp	x0, 409000 <ferror@plt+0x6b90>
  405f04:	add	x0, x0, #0x568
  405f08:	bl	404c60 <ferror@plt+0x27f0>
  405f0c:	ldr	w0, [x20, #288]
  405f10:	cmp	w0, w19
  405f14:	b.ne	405eb0 <ferror@plt+0x3a40>  // b.any
  405f18:	ldr	x3, [x20, #232]
  405f1c:	cbz	x3, 405f30 <ferror@plt+0x3ac0>
  405f20:	ldr	w2, [sp, #92]
  405f24:	mov	w1, w19
  405f28:	ldr	x0, [x20, #280]
  405f2c:	blr	x3
  405f30:	mov	w0, #0xffffffff            	// #-1
  405f34:	str	w0, [x20, #288]
  405f38:	b	405e9c <ferror@plt+0x3a2c>
  405f3c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  405f40:	ldr	x19, [x0, #800]
  405f44:	bl	402040 <getpid@plt>
  405f48:	adrp	x4, 409000 <ferror@plt+0x6b90>
  405f4c:	mov	w2, w0
  405f50:	add	x4, x4, #0x528
  405f54:	mov	x0, x19
  405f58:	adrp	x3, 409000 <ferror@plt+0x6b90>
  405f5c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  405f60:	add	x3, x3, #0x2b8
  405f64:	add	x1, x1, #0xdc8
  405f68:	bl	402420 <fprintf@plt>
  405f6c:	ldr	w1, [x20, #288]
  405f70:	adrp	x0, 409000 <ferror@plt+0x6b90>
  405f74:	add	x0, x0, #0x530
  405f78:	bl	404c60 <ferror@plt+0x27f0>
  405f7c:	b	405dbc <ferror@plt+0x394c>
  405f80:	stp	x29, x30, [sp, #-272]!
  405f84:	mov	w1, #0xffffffff            	// #-1
  405f88:	mov	x29, sp
  405f8c:	stp	x19, x20, [sp, #16]
  405f90:	mov	x19, x0
  405f94:	mov	w0, #0x19                  	// #25
  405f98:	stp	xzr, xzr, [sp, #120]
  405f9c:	ldr	w2, [x19, #68]
  405fa0:	ldr	w3, [x19, #60]
  405fa4:	str	xzr, [sp, #136]
  405fa8:	stp	x21, x22, [sp, #32]
  405fac:	stp	x23, x24, [sp, #48]
  405fb0:	stp	wzr, w1, [sp, #116]
  405fb4:	strh	w0, [sp, #124]
  405fb8:	str	w3, [sp, #128]
  405fbc:	strh	w0, [sp, #132]
  405fc0:	strh	w0, [sp, #140]
  405fc4:	tbnz	w2, #31, 4068e4 <ferror@plt+0x4474>
  405fc8:	ldr	w0, [x19, #216]
  405fcc:	str	w1, [x19, #72]
  405fd0:	str	w2, [sp, #120]
  405fd4:	cbnz	w0, 4067e8 <ferror@plt+0x4378>
  405fd8:	stp	x25, x26, [sp, #64]
  405fdc:	mov	x25, #0xf7cf                	// #63439
  405fe0:	movk	x25, #0xe353, lsl #16
  405fe4:	adrp	x23, 41c000 <ferror@plt+0x19b90>
  405fe8:	adrp	x24, 409000 <ferror@plt+0x6b90>
  405fec:	movk	x25, #0x9ba5, lsl #32
  405ff0:	add	x21, x23, #0x350
  405ff4:	add	x24, x24, #0x528
  405ff8:	mov	w20, #0x0                   	// #0
  405ffc:	movk	x25, #0x20c4, lsl #48
  406000:	stp	x27, x28, [sp, #80]
  406004:	ldr	w0, [x21]
  406008:	tbnz	w0, #4, 40615c <ferror@plt+0x3cec>
  40600c:	ldr	x0, [x19, #296]
  406010:	cbnz	x0, 40601c <ferror@plt+0x3bac>
  406014:	ldr	x0, [x19, #304]
  406018:	cbz	x0, 4061c0 <ferror@plt+0x3d50>
  40601c:	add	x0, sp, #0x90
  406020:	bl	4069d0 <ferror@plt+0x4560>
  406024:	ldr	x1, [sp, #144]
  406028:	ldr	x0, [x19, #296]
  40602c:	cmp	x1, x0
  406030:	b.eq	40639c <ferror@plt+0x3f2c>  // b.none
  406034:	cset	w1, gt
  406038:	cbnz	w1, 406334 <ferror@plt+0x3ec4>
  40603c:	cbnz	x0, 406048 <ferror@plt+0x3bd8>
  406040:	ldr	x0, [x19, #304]
  406044:	cbz	x0, 4061c0 <ferror@plt+0x3d50>
  406048:	add	x0, sp, #0x90
  40604c:	bl	4069d0 <ferror@plt+0x4560>
  406050:	ldp	x1, x2, [sp, #144]
  406054:	ldp	x27, x0, [x19, #296]
  406058:	sub	x1, x27, x1
  40605c:	subs	x0, x0, x2
  406060:	b.pl	406070 <ferror@plt+0x3c00>  // b.nfrst
  406064:	add	x0, x0, #0xf4, lsl #12
  406068:	sub	x1, x1, #0x1
  40606c:	add	x0, x0, #0x240
  406070:	smulh	x2, x0, x25
  406074:	mov	w27, #0x3e8                 	// #1000
  406078:	asr	x2, x2, #7
  40607c:	sub	x0, x2, x0, asr #63
  406080:	madd	w27, w27, w1, w0
  406084:	ldr	w0, [x21]
  406088:	tbnz	w0, #4, 4061cc <ferror@plt+0x3d5c>
  40608c:	mov	w2, w27
  406090:	mov	x1, #0x3                   	// #3
  406094:	add	x0, sp, #0x78
  406098:	bl	402070 <poll@plt>
  40609c:	mov	w26, w0
  4060a0:	bl	4023e0 <__errno_location@plt>
  4060a4:	ldr	w28, [x0]
  4060a8:	ldr	w1, [x21]
  4060ac:	mov	x22, x0
  4060b0:	tbnz	w1, #4, 4062e4 <ferror@plt+0x3e74>
  4060b4:	cmp	w26, #0x0
  4060b8:	b.lt	4062a4 <ferror@plt+0x3e34>  // b.tstop
  4060bc:	b.ne	4063b4 <ferror@plt+0x3f44>  // b.any
  4060c0:	ldr	x0, [x19, #296]
  4060c4:	cbnz	x0, 4060d0 <ferror@plt+0x3c60>
  4060c8:	ldr	x0, [x19, #304]
  4060cc:	cbz	x0, 4066c0 <ferror@plt+0x4250>
  4060d0:	mov	x0, x19
  4060d4:	bl	404b48 <ferror@plt+0x26d8>
  4060d8:	mov	w20, w0
  4060dc:	cbz	w0, 406298 <ferror@plt+0x3e28>
  4060e0:	ldr	w0, [x23, #848]
  4060e4:	tbnz	w0, #4, 4065bc <ferror@plt+0x414c>
  4060e8:	mov	x0, x19
  4060ec:	ldp	x25, x26, [sp, #64]
  4060f0:	ldp	x27, x28, [sp, #80]
  4060f4:	bl	404cf8 <ferror@plt+0x2888>
  4060f8:	ldr	w0, [x23, #848]
  4060fc:	tbz	w0, #4, 4062cc <ferror@plt+0x3e5c>
  406100:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  406104:	ldr	x21, [x0, #800]
  406108:	bl	402040 <getpid@plt>
  40610c:	adrp	x4, 408000 <ferror@plt+0x5b90>
  406110:	mov	w2, w0
  406114:	add	x4, x4, #0x9b0
  406118:	mov	x0, x21
  40611c:	adrp	x3, 409000 <ferror@plt+0x6b90>
  406120:	adrp	x1, 408000 <ferror@plt+0x5b90>
  406124:	add	x3, x3, #0x2b8
  406128:	add	x1, x1, #0xdc8
  40612c:	bl	402420 <fprintf@plt>
  406130:	ldr	w1, [x19, #216]
  406134:	mov	w2, w20
  406138:	adrp	x0, 409000 <ferror@plt+0x6b90>
  40613c:	add	x0, x0, #0x738
  406140:	bl	404c60 <ferror@plt+0x27f0>
  406144:	mov	w0, w20
  406148:	ldp	x19, x20, [sp, #16]
  40614c:	ldp	x21, x22, [sp, #32]
  406150:	ldp	x23, x24, [sp, #48]
  406154:	ldp	x29, x30, [sp], #272
  406158:	ret
  40615c:	adrp	x28, 41c000 <ferror@plt+0x19b90>
  406160:	adrp	x27, 408000 <ferror@plt+0x5b90>
  406164:	adrp	x26, 409000 <ferror@plt+0x6b90>
  406168:	add	x27, x27, #0x9b0
  40616c:	ldr	x1, [x28, #800]
  406170:	str	x1, [sp, #104]
  406174:	add	x26, x26, #0x2b8
  406178:	adrp	x22, 408000 <ferror@plt+0x5b90>
  40617c:	add	x22, x22, #0xdc8
  406180:	bl	402040 <getpid@plt>
  406184:	mov	w2, w0
  406188:	ldr	x1, [sp, #104]
  40618c:	mov	x4, x27
  406190:	mov	x3, x26
  406194:	mov	x0, x1
  406198:	mov	x1, x22
  40619c:	bl	402420 <fprintf@plt>
  4061a0:	mov	x0, x19
  4061a4:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4061a8:	add	x1, x1, #0x5c8
  4061ac:	bl	404a80 <ferror@plt+0x2610>
  4061b0:	ldr	x0, [x19, #296]
  4061b4:	cbnz	x0, 40634c <ferror@plt+0x3edc>
  4061b8:	ldr	x0, [x19, #304]
  4061bc:	cbnz	x0, 40634c <ferror@plt+0x3edc>
  4061c0:	ldr	w0, [x21]
  4061c4:	ldr	w27, [x19, #72]
  4061c8:	tbz	w0, #4, 40608c <ferror@plt+0x3c1c>
  4061cc:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4061d0:	ldr	x22, [x0, #800]
  4061d4:	bl	402040 <getpid@plt>
  4061d8:	adrp	x4, 408000 <ferror@plt+0x5b90>
  4061dc:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4061e0:	add	x4, x4, #0x9b0
  4061e4:	add	x3, x3, #0x2b8
  4061e8:	mov	w2, w0
  4061ec:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4061f0:	mov	x0, x22
  4061f4:	add	x1, x1, #0xdc8
  4061f8:	bl	402420 <fprintf@plt>
  4061fc:	mov	w2, w27
  406200:	mov	x0, x19
  406204:	adrp	x1, 409000 <ferror@plt+0x6b90>
  406208:	add	x1, x1, #0x5f0
  40620c:	bl	404a80 <ferror@plt+0x2610>
  406210:	b	40608c <ferror@plt+0x3c1c>
  406214:	ldrh	w1, [x26, #6]
  406218:	mov	w20, #0x0                   	// #0
  40621c:	tbnz	w1, #0, 406680 <ferror@plt+0x4210>
  406220:	tst	w1, #0x30
  406224:	b.ne	406230 <ferror@plt+0x3dc0>  // b.any
  406228:	ldr	w0, [sp, #116]
  40622c:	cbz	w0, 406428 <ferror@plt+0x3fb8>
  406230:	ldr	w0, [x21]
  406234:	tbnz	w0, #4, 406744 <ferror@plt+0x42d4>
  406238:	mov	w0, #0xffffffff            	// #-1
  40623c:	str	w0, [x26]
  406240:	cbz	x27, 406414 <ferror@plt+0x3fa4>
  406244:	mov	x0, x19
  406248:	bl	405b10 <ferror@plt+0x36a0>
  40624c:	ldr	w0, [x21]
  406250:	tbz	w0, #4, 406298 <ferror@plt+0x3e28>
  406254:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  406258:	ldr	x22, [x0, #800]
  40625c:	bl	402040 <getpid@plt>
  406260:	adrp	x4, 408000 <ferror@plt+0x5b90>
  406264:	mov	w2, w0
  406268:	add	x4, x4, #0x9b0
  40626c:	adrp	x3, 409000 <ferror@plt+0x6b90>
  406270:	add	x3, x3, #0x2b8
  406274:	mov	x0, x22
  406278:	adrp	x1, 408000 <ferror@plt+0x5b90>
  40627c:	add	x1, x1, #0xdc8
  406280:	bl	402420 <fprintf@plt>
  406284:	adrp	x1, 409000 <ferror@plt+0x6b90>
  406288:	mov	x0, x19
  40628c:	add	x1, x1, #0x680
  406290:	bl	404a80 <ferror@plt+0x2610>
  406294:	nop
  406298:	ldr	w0, [x19, #216]
  40629c:	cbz	w0, 406004 <ferror@plt+0x3b94>
  4062a0:	b	4060e8 <ferror@plt+0x3c78>
  4062a4:	cmp	w28, #0xb
  4062a8:	b.eq	406298 <ferror@plt+0x3e28>  // b.none
  4062ac:	ldp	x25, x26, [sp, #64]
  4062b0:	ldp	x27, x28, [sp, #80]
  4062b4:	ldr	w0, [x22]
  4062b8:	neg	w20, w0
  4062bc:	mov	x0, x19
  4062c0:	bl	404cf8 <ferror@plt+0x2888>
  4062c4:	ldr	w0, [x23, #848]
  4062c8:	tbnz	w0, #4, 406100 <ferror@plt+0x3c90>
  4062cc:	mov	w0, w20
  4062d0:	ldp	x19, x20, [sp, #16]
  4062d4:	ldp	x21, x22, [sp, #32]
  4062d8:	ldp	x23, x24, [sp, #48]
  4062dc:	ldp	x29, x30, [sp], #272
  4062e0:	ret
  4062e4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4062e8:	ldr	x1, [x0, #800]
  4062ec:	str	x1, [sp, #104]
  4062f0:	bl	402040 <getpid@plt>
  4062f4:	mov	w2, w0
  4062f8:	ldr	x1, [sp, #104]
  4062fc:	adrp	x4, 408000 <ferror@plt+0x5b90>
  406300:	adrp	x3, 409000 <ferror@plt+0x6b90>
  406304:	add	x4, x4, #0x9b0
  406308:	add	x3, x3, #0x2b8
  40630c:	mov	x0, x1
  406310:	adrp	x1, 408000 <ferror@plt+0x5b90>
  406314:	add	x1, x1, #0xdc8
  406318:	bl	402420 <fprintf@plt>
  40631c:	mov	w2, w26
  406320:	mov	x0, x19
  406324:	adrp	x1, 409000 <ferror@plt+0x6b90>
  406328:	add	x1, x1, #0x610
  40632c:	bl	404a80 <ferror@plt+0x2610>
  406330:	b	4060b4 <ferror@plt+0x3c44>
  406334:	mov	x0, x19
  406338:	bl	404b48 <ferror@plt+0x26d8>
  40633c:	mov	w20, w0
  406340:	cbnz	w0, 4060e8 <ferror@plt+0x3c78>
  406344:	ldr	x0, [x19, #296]
  406348:	b	40603c <ferror@plt+0x3bcc>
  40634c:	ldr	w0, [x21]
  406350:	tbz	w0, #4, 40601c <ferror@plt+0x3bac>
  406354:	ldr	x28, [x28, #800]
  406358:	bl	402040 <getpid@plt>
  40635c:	mov	x4, x27
  406360:	mov	w2, w0
  406364:	mov	x3, x26
  406368:	mov	x1, x22
  40636c:	mov	x0, x28
  406370:	bl	402420 <fprintf@plt>
  406374:	adrp	x1, 409000 <ferror@plt+0x6b90>
  406378:	add	x1, x1, #0x5d8
  40637c:	mov	x0, x19
  406380:	bl	404a80 <ferror@plt+0x2610>
  406384:	add	x0, sp, #0x90
  406388:	bl	4069d0 <ferror@plt+0x4560>
  40638c:	ldr	x1, [sp, #144]
  406390:	ldr	x0, [x19, #296]
  406394:	cmp	x1, x0
  406398:	b.ne	406034 <ferror@plt+0x3bc4>  // b.any
  40639c:	ldr	x2, [sp, #152]
  4063a0:	ldr	x1, [x19, #304]
  4063a4:	cmp	x2, x1
  4063a8:	cset	w1, gt
  4063ac:	cbz	w1, 40603c <ferror@plt+0x3bcc>
  4063b0:	b	406334 <ferror@plt+0x3ec4>
  4063b4:	adrp	x28, 409000 <ferror@plt+0x6b90>
  4063b8:	add	x26, sp, #0x78
  4063bc:	add	x28, x28, #0x2b8
  4063c0:	mov	x27, #0xffffffffffffffff    	// #-1
  4063c4:	ldrsh	w0, [x26, #6]
  4063c8:	cbz	w0, 406424 <ferror@plt+0x3fb4>
  4063cc:	ldr	w0, [x21]
  4063d0:	tbnz	w0, #4, 406508 <ferror@plt+0x4098>
  4063d4:	cmp	x27, #0x1
  4063d8:	b.ls	406214 <ferror@plt+0x3da4>  // b.plast
  4063dc:	ldr	w0, [x21]
  4063e0:	ldr	w20, [sp, #120]
  4063e4:	tbnz	w0, #3, 4064b4 <ferror@plt+0x4044>
  4063e8:	mov	w0, w20
  4063ec:	add	x1, sp, #0x90
  4063f0:	mov	x2, #0x80                  	// #128
  4063f4:	bl	402310 <read@plt>
  4063f8:	cmp	x0, #0x80
  4063fc:	b.eq	406444 <ferror@plt+0x3fd4>  // b.none
  406400:	ldr	w20, [x22]
  406404:	tbz	x0, #63, 4064fc <ferror@plt+0x408c>
  406408:	cmp	w20, #0xb
  40640c:	ccmp	w20, #0x4, #0x4, ne  // ne = any
  406410:	b.ne	4064fc <ferror@plt+0x408c>  // b.any
  406414:	add	x26, x26, #0x8
  406418:	add	x27, x27, #0x1
  40641c:	ldrsh	w0, [x26, #6]
  406420:	cbnz	w0, 4063cc <ferror@plt+0x3f5c>
  406424:	mov	w20, #0x0                   	// #0
  406428:	add	x27, x27, #0x1
  40642c:	add	x26, x26, #0x8
  406430:	cmp	x27, #0x2
  406434:	b.ne	4063c4 <ferror@plt+0x3f54>  // b.any
  406438:	ldr	w0, [x19, #216]
  40643c:	cbz	w0, 406004 <ferror@plt+0x3b94>
  406440:	b	4060e8 <ferror@plt+0x3c78>
  406444:	ldr	w0, [sp, #144]
  406448:	cmp	w0, #0x11
  40644c:	b.eq	406798 <ferror@plt+0x4328>  // b.none
  406450:	b.hi	406610 <ferror@plt+0x41a0>  // b.pmore
  406454:	cmp	w0, #0xa
  406458:	b.eq	40669c <ferror@plt+0x422c>  // b.none
  40645c:	b.ls	406670 <ferror@plt+0x4200>  // b.plast
  406460:	cmp	w0, #0xf
  406464:	b.ne	40667c <ferror@plt+0x420c>  // b.any
  406468:	ldr	w1, [x21]
  40646c:	tbnz	w1, #3, 4066c8 <ferror@plt+0x4258>
  406470:	str	w0, [x19, #216]
  406474:	ldr	w0, [x19, #288]
  406478:	cmp	w0, #0x0
  40647c:	b.le	406488 <ferror@plt+0x4018>
  406480:	mov	w1, #0xf                   	// #15
  406484:	bl	401fa0 <kill@plt>
  406488:	ldr	x3, [x19, #264]
  40648c:	cbz	x3, 406414 <ferror@plt+0x3fa4>
  406490:	ldr	x0, [x19, #280]
  406494:	add	x2, x19, #0x4c
  406498:	add	x1, sp, #0x90
  40649c:	blr	x3
  4064a0:	mov	w20, w0
  4064a4:	cbnz	w20, 406298 <ferror@plt+0x3e28>
  4064a8:	add	x26, x26, #0x8
  4064ac:	add	x27, x27, #0x1
  4064b0:	b	40641c <ferror@plt+0x3fac>
  4064b4:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4064b8:	ldr	x1, [x0, #800]
  4064bc:	str	x1, [sp, #104]
  4064c0:	bl	402040 <getpid@plt>
  4064c4:	mov	w2, w0
  4064c8:	ldr	x1, [sp, #104]
  4064cc:	mov	x4, x24
  4064d0:	mov	x3, x28
  4064d4:	mov	x0, x1
  4064d8:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4064dc:	add	x1, x1, #0xdc8
  4064e0:	bl	402420 <fprintf@plt>
  4064e4:	mov	w2, w20
  4064e8:	mov	x0, x19
  4064ec:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4064f0:	add	x1, x1, #0x690
  4064f4:	bl	404a80 <ferror@plt+0x2610>
  4064f8:	b	4063e8 <ferror@plt+0x3f78>
  4064fc:	neg	w20, w20
  406500:	cbz	w20, 4064a8 <ferror@plt+0x4038>
  406504:	b	406298 <ferror@plt+0x3e28>
  406508:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40650c:	ldr	x20, [x0, #800]
  406510:	bl	402040 <getpid@plt>
  406514:	mov	x3, x28
  406518:	mov	w2, w0
  40651c:	adrp	x4, 408000 <ferror@plt+0x5b90>
  406520:	mov	x0, x20
  406524:	add	x4, x4, #0x9b0
  406528:	adrp	x1, 408000 <ferror@plt+0x5b90>
  40652c:	add	x1, x1, #0xdc8
  406530:	bl	402420 <fprintf@plt>
  406534:	add	x0, x27, #0x1
  406538:	cmp	x27, #0x1
  40653c:	b.eq	40678c <ferror@plt+0x431c>  // b.none
  406540:	cmp	x0, #0x1
  406544:	adrp	x2, 409000 <ferror@plt+0x6b90>
  406548:	adrp	x0, 409000 <ferror@plt+0x6b90>
  40654c:	add	x2, x2, #0x520
  406550:	add	x0, x0, #0x588
  406554:	csel	x2, x2, x0, eq  // eq = none
  406558:	ldrh	w1, [x26, #6]
  40655c:	adrp	x0, 408000 <ferror@plt+0x5b90>
  406560:	adrp	x4, 409000 <ferror@plt+0x6b90>
  406564:	add	x0, x0, #0xe50
  406568:	add	x4, x4, #0x590
  40656c:	adrp	x5, 409000 <ferror@plt+0x6b90>
  406570:	tst	x1, #0x1
  406574:	add	x5, x5, #0x598
  406578:	csel	x4, x4, x0, ne  // ne = any
  40657c:	tst	x1, #0x10
  406580:	csel	x5, x5, x0, ne  // ne = any
  406584:	ldr	w3, [x26]
  406588:	tst	x1, #0x8
  40658c:	adrp	x6, 409000 <ferror@plt+0x6b90>
  406590:	add	x6, x6, #0x5a0
  406594:	adrp	x7, 409000 <ferror@plt+0x6b90>
  406598:	csel	x6, x6, x0, ne  // ne = any
  40659c:	tst	x1, #0x20
  4065a0:	add	x7, x7, #0x5a8
  4065a4:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4065a8:	csel	x7, x7, x0, ne  // ne = any
  4065ac:	add	x1, x1, #0x648
  4065b0:	mov	x0, x19
  4065b4:	bl	404a80 <ferror@plt+0x2610>
  4065b8:	b	4063d4 <ferror@plt+0x3f64>
  4065bc:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4065c0:	ldr	x21, [x0, #800]
  4065c4:	bl	402040 <getpid@plt>
  4065c8:	adrp	x4, 408000 <ferror@plt+0x5b90>
  4065cc:	add	x4, x4, #0x9b0
  4065d0:	mov	w2, w0
  4065d4:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4065d8:	mov	x0, x21
  4065dc:	add	x3, x3, #0x2b8
  4065e0:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4065e4:	add	x1, x1, #0xdc8
  4065e8:	bl	402420 <fprintf@plt>
  4065ec:	mov	w2, w27
  4065f0:	mov	w3, w20
  4065f4:	mov	x0, x19
  4065f8:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4065fc:	add	x1, x1, #0x620
  406600:	bl	404a80 <ferror@plt+0x2610>
  406604:	ldp	x25, x26, [sp, #64]
  406608:	ldp	x27, x28, [sp, #80]
  40660c:	b	4062bc <ferror@plt+0x3e4c>
  406610:	cmp	w0, #0x1c
  406614:	b.ne	40667c <ferror@plt+0x420c>  // b.any
  406618:	ldr	w0, [x21]
  40661c:	tbnz	w0, #3, 406708 <ferror@plt+0x4298>
  406620:	ldrb	w0, [x19, #312]
  406624:	tbz	w0, #0, 406414 <ferror@plt+0x3fa4>
  406628:	add	x20, x19, #0x4c
  40662c:	mov	x1, #0x5413                	// #21523
  406630:	mov	x2, x20
  406634:	mov	w0, #0x0                   	// #0
  406638:	bl	402450 <ioctl@plt>
  40663c:	ldr	w0, [x19, #64]
  406640:	mov	x2, x20
  406644:	mov	x1, #0x5414                	// #21524
  406648:	bl	402450 <ioctl@plt>
  40664c:	ldr	x3, [x19, #264]
  406650:	cbz	x3, 406414 <ferror@plt+0x3fa4>
  406654:	ldr	x0, [x19, #280]
  406658:	mov	x2, x20
  40665c:	add	x1, sp, #0x90
  406660:	blr	x3
  406664:	mov	w20, w0
  406668:	cbz	w20, 4064a8 <ferror@plt+0x4038>
  40666c:	b	406298 <ferror@plt+0x3e28>
  406670:	sub	w1, w0, #0x2
  406674:	cmp	w1, #0x1
  406678:	b.ls	406468 <ferror@plt+0x3ff8>  // b.plast
  40667c:	bl	4021c0 <abort@plt>
  406680:	ldr	w1, [x26]
  406684:	add	x2, sp, #0x74
  406688:	mov	x0, x19
  40668c:	bl	404d38 <ferror@plt+0x28c8>
  406690:	mov	w20, w0
  406694:	ldrh	w1, [x26, #6]
  406698:	b	406220 <ferror@plt+0x3db0>
  40669c:	ldr	w0, [x21]
  4066a0:	tbnz	w0, #3, 406820 <ferror@plt+0x43b0>
  4066a4:	ldr	x1, [x19, #272]
  4066a8:	cbz	x1, 406414 <ferror@plt+0x3fa4>
  4066ac:	ldr	x0, [x19, #280]
  4066b0:	blr	x1
  4066b4:	mov	w20, w0
  4066b8:	cbz	w20, 4064a8 <ferror@plt+0x4038>
  4066bc:	b	406298 <ferror@plt+0x3e28>
  4066c0:	mov	w20, #0x0                   	// #0
  4066c4:	b	4060e0 <ferror@plt+0x3c70>
  4066c8:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4066cc:	ldr	x20, [x0, #800]
  4066d0:	bl	402040 <getpid@plt>
  4066d4:	mov	x4, x24
  4066d8:	mov	w2, w0
  4066dc:	mov	x3, x28
  4066e0:	mov	x0, x20
  4066e4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4066e8:	add	x1, x1, #0xdc8
  4066ec:	bl	402420 <fprintf@plt>
  4066f0:	mov	x0, x19
  4066f4:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4066f8:	add	x1, x1, #0x700
  4066fc:	bl	404a80 <ferror@plt+0x2610>
  406700:	ldr	w0, [sp, #144]
  406704:	b	406470 <ferror@plt+0x4000>
  406708:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40670c:	ldr	x20, [x0, #800]
  406710:	bl	402040 <getpid@plt>
  406714:	mov	x4, x24
  406718:	mov	w2, w0
  40671c:	mov	x3, x28
  406720:	mov	x0, x20
  406724:	adrp	x1, 408000 <ferror@plt+0x5b90>
  406728:	add	x1, x1, #0xdc8
  40672c:	bl	402420 <fprintf@plt>
  406730:	mov	x0, x19
  406734:	adrp	x1, 409000 <ferror@plt+0x6b90>
  406738:	add	x1, x1, #0x6e8
  40673c:	bl	404a80 <ferror@plt+0x2610>
  406740:	b	406620 <ferror@plt+0x41b0>
  406744:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  406748:	ldr	x1, [x0, #800]
  40674c:	str	x1, [sp, #104]
  406750:	bl	402040 <getpid@plt>
  406754:	mov	w2, w0
  406758:	ldr	x1, [sp, #104]
  40675c:	mov	x3, x28
  406760:	adrp	x4, 408000 <ferror@plt+0x5b90>
  406764:	add	x4, x4, #0x9b0
  406768:	mov	x0, x1
  40676c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  406770:	add	x1, x1, #0xdc8
  406774:	bl	402420 <fprintf@plt>
  406778:	mov	x0, x19
  40677c:	adrp	x1, 409000 <ferror@plt+0x6b90>
  406780:	add	x1, x1, #0x670
  406784:	bl	404a80 <ferror@plt+0x2610>
  406788:	b	406238 <ferror@plt+0x3dc8>
  40678c:	adrp	x2, 409000 <ferror@plt+0x6b90>
  406790:	add	x2, x2, #0x580
  406794:	b	406558 <ferror@plt+0x40e8>
  406798:	ldr	w0, [x21]
  40679c:	tbnz	w0, #3, 40685c <ferror@plt+0x43ec>
  4067a0:	ldr	w0, [sp, #152]
  4067a4:	sub	w0, w0, #0x1
  4067a8:	cmp	w0, #0x2
  4067ac:	b.hi	4067f4 <ferror@plt+0x4384>  // b.pmore
  4067b0:	ldr	x2, [x19, #224]
  4067b4:	cbz	x2, 4068d4 <ferror@plt+0x4464>
  4067b8:	ldr	w1, [x19, #288]
  4067bc:	ldr	x0, [x19, #280]
  4067c0:	blr	x2
  4067c4:	ldr	w1, [x19, #288]
  4067c8:	cmp	w1, #0x0
  4067cc:	b.gt	406414 <ferror@plt+0x3fa4>
  4067d0:	ldr	w0, [x21]
  4067d4:	tbnz	w0, #3, 406898 <ferror@plt+0x4428>
  4067d8:	mov	w0, #0xa                   	// #10
  4067dc:	str	w0, [x19, #72]
  4067e0:	stp	xzr, xzr, [x19, #296]
  4067e4:	b	406414 <ferror@plt+0x3fa4>
  4067e8:	mov	w20, #0x0                   	// #0
  4067ec:	adrp	x23, 41c000 <ferror@plt+0x19b90>
  4067f0:	b	4062bc <ferror@plt+0x3e4c>
  4067f4:	ldr	w0, [sp, #184]
  4067f8:	ldr	w1, [x19, #288]
  4067fc:	cmp	w0, #0x13
  406800:	b.ne	4067c8 <ferror@plt+0x4358>  // b.any
  406804:	cmp	w1, #0x0
  406808:	b.le	4067d0 <ferror@plt+0x4360>
  40680c:	ldr	x2, [x19, #240]
  406810:	ldr	x0, [x19, #280]
  406814:	blr	x2
  406818:	ldr	w1, [x19, #288]
  40681c:	b	4067c8 <ferror@plt+0x4358>
  406820:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  406824:	ldr	x20, [x0, #800]
  406828:	bl	402040 <getpid@plt>
  40682c:	mov	x4, x24
  406830:	mov	w2, w0
  406834:	mov	x3, x28
  406838:	mov	x0, x20
  40683c:	adrp	x1, 408000 <ferror@plt+0x5b90>
  406840:	add	x1, x1, #0xdc8
  406844:	bl	402420 <fprintf@plt>
  406848:	mov	x0, x19
  40684c:	adrp	x1, 409000 <ferror@plt+0x6b90>
  406850:	add	x1, x1, #0x720
  406854:	bl	404a80 <ferror@plt+0x2610>
  406858:	b	4066a4 <ferror@plt+0x4234>
  40685c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  406860:	ldr	x20, [x0, #800]
  406864:	bl	402040 <getpid@plt>
  406868:	mov	x4, x24
  40686c:	mov	w2, w0
  406870:	mov	x3, x28
  406874:	mov	x0, x20
  406878:	adrp	x1, 408000 <ferror@plt+0x5b90>
  40687c:	add	x1, x1, #0xdc8
  406880:	bl	402420 <fprintf@plt>
  406884:	mov	x0, x19
  406888:	adrp	x1, 409000 <ferror@plt+0x6b90>
  40688c:	add	x1, x1, #0x6a8
  406890:	bl	404a80 <ferror@plt+0x2610>
  406894:	b	4067a0 <ferror@plt+0x4330>
  406898:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40689c:	ldr	x20, [x0, #800]
  4068a0:	bl	402040 <getpid@plt>
  4068a4:	mov	x4, x24
  4068a8:	mov	w2, w0
  4068ac:	mov	x3, x28
  4068b0:	mov	x0, x20
  4068b4:	adrp	x1, 408000 <ferror@plt+0x5b90>
  4068b8:	add	x1, x1, #0xdc8
  4068bc:	bl	402420 <fprintf@plt>
  4068c0:	mov	x0, x19
  4068c4:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4068c8:	add	x1, x1, #0x6c0
  4068cc:	bl	404a80 <ferror@plt+0x2610>
  4068d0:	b	4067d8 <ferror@plt+0x4368>
  4068d4:	mov	x0, x19
  4068d8:	bl	405d88 <ferror@plt+0x3918>
  4068dc:	ldr	w1, [x19, #288]
  4068e0:	b	4067c8 <ferror@plt+0x4358>
  4068e4:	adrp	x3, 409000 <ferror@plt+0x6b90>
  4068e8:	add	x3, x3, #0x758
  4068ec:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4068f0:	adrp	x0, 409000 <ferror@plt+0x6b90>
  4068f4:	add	x3, x3, #0x100
  4068f8:	add	x1, x1, #0x3a8
  4068fc:	add	x0, x0, #0x5b8
  406900:	mov	w2, #0x209                 	// #521
  406904:	stp	x25, x26, [sp, #64]
  406908:	stp	x27, x28, [sp, #80]
  40690c:	bl	4023d0 <__assert_fail@plt>
  406910:	stp	x29, x30, [sp, #-176]!
  406914:	mov	x1, #0x0                   	// #0
  406918:	mov	x29, sp
  40691c:	str	x19, [sp, #16]
  406920:	mov	x19, x0
  406924:	add	x0, sp, #0x30
  406928:	bl	4020f0 <gettimeofday@plt>
  40692c:	cbz	w0, 406948 <ferror@plt+0x44d8>
  406930:	bl	4023e0 <__errno_location@plt>
  406934:	ldr	w0, [x0]
  406938:	neg	w0, w0
  40693c:	ldr	x19, [sp, #16]
  406940:	ldp	x29, x30, [sp], #176
  406944:	ret
  406948:	add	x1, sp, #0x20
  40694c:	mov	w0, #0x7                   	// #7
  406950:	bl	401f90 <clock_gettime@plt>
  406954:	cbnz	w0, 4069a8 <ferror@plt+0x4538>
  406958:	ldp	x5, x4, [sp, #32]
  40695c:	mov	x2, #0xf7cf                	// #63439
  406960:	movk	x2, #0xe353, lsl #16
  406964:	movk	x2, #0x9ba5, lsl #32
  406968:	movk	x2, #0x20c4, lsl #48
  40696c:	ldp	x3, x1, [sp, #48]
  406970:	smulh	x2, x4, x2
  406974:	asr	x2, x2, #7
  406978:	sub	x2, x2, x4, asr #63
  40697c:	sub	x3, x3, x5
  406980:	sub	x1, x1, x2
  406984:	stp	x3, x1, [x19]
  406988:	tbz	x1, #63, 40693c <ferror@plt+0x44cc>
  40698c:	add	x1, x1, #0xf4, lsl #12
  406990:	sub	x3, x3, #0x1
  406994:	add	x1, x1, #0x240
  406998:	stp	x3, x1, [x19]
  40699c:	ldr	x19, [sp, #16]
  4069a0:	ldp	x29, x30, [sp], #176
  4069a4:	ret
  4069a8:	add	x0, sp, #0x40
  4069ac:	bl	401f50 <sysinfo@plt>
  4069b0:	cbnz	w0, 406930 <ferror@plt+0x44c0>
  4069b4:	ldr	x1, [sp, #48]
  4069b8:	ldr	x2, [sp, #64]
  4069bc:	sub	x1, x1, x2
  4069c0:	stp	x1, xzr, [x19]
  4069c4:	ldr	x19, [sp, #16]
  4069c8:	ldp	x29, x30, [sp], #176
  4069cc:	ret
  4069d0:	stp	x29, x30, [sp, #-48]!
  4069d4:	mov	x29, sp
  4069d8:	add	x1, sp, #0x20
  4069dc:	str	x19, [sp, #16]
  4069e0:	mov	x19, x0
  4069e4:	mov	w0, #0x4                   	// #4
  4069e8:	bl	401f90 <clock_gettime@plt>
  4069ec:	cbnz	w0, 406a14 <ferror@plt+0x45a4>
  4069f0:	ldp	x3, x2, [sp, #32]
  4069f4:	mov	x1, #0xf7cf                	// #63439
  4069f8:	movk	x1, #0xe353, lsl #16
  4069fc:	movk	x1, #0x9ba5, lsl #32
  406a00:	movk	x1, #0x20c4, lsl #48
  406a04:	smulh	x1, x2, x1
  406a08:	asr	x1, x1, #7
  406a0c:	sub	x1, x1, x2, asr #63
  406a10:	stp	x3, x1, [x19]
  406a14:	ldr	x19, [sp, #16]
  406a18:	ldp	x29, x30, [sp], #48
  406a1c:	ret
  406a20:	str	xzr, [x1]
  406a24:	mov	x2, x0
  406a28:	cbz	x0, 406aa0 <ferror@plt+0x4630>
  406a2c:	ldrsb	w3, [x0]
  406a30:	cmp	w3, #0x2f
  406a34:	b.ne	406a8c <ferror@plt+0x461c>  // b.any
  406a38:	ldrsb	w3, [x2, #1]
  406a3c:	mov	x0, x2
  406a40:	add	x2, x2, #0x1
  406a44:	cmp	w3, #0x2f
  406a48:	b.eq	406a38 <ferror@plt+0x45c8>  // b.none
  406a4c:	mov	x3, #0x1                   	// #1
  406a50:	str	x3, [x1]
  406a54:	ldrsb	w3, [x0, #1]
  406a58:	cmp	w3, #0x2f
  406a5c:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  406a60:	b.eq	406a88 <ferror@plt+0x4618>  // b.none
  406a64:	sub	x2, x2, #0x1
  406a68:	mov	x3, #0x2                   	// #2
  406a6c:	nop
  406a70:	str	x3, [x1]
  406a74:	ldrsb	w4, [x2, x3]
  406a78:	add	x3, x3, #0x1
  406a7c:	cmp	w4, #0x2f
  406a80:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  406a84:	b.ne	406a70 <ferror@plt+0x4600>  // b.any
  406a88:	ret
  406a8c:	mov	x0, #0x0                   	// #0
  406a90:	cbz	w3, 406a88 <ferror@plt+0x4618>
  406a94:	mov	x0, x2
  406a98:	add	x2, x2, #0x1
  406a9c:	b	406a4c <ferror@plt+0x45dc>
  406aa0:	mov	x0, #0x0                   	// #0
  406aa4:	ret
  406aa8:	stp	x29, x30, [sp, #-48]!
  406aac:	mov	x29, sp
  406ab0:	stp	x19, x20, [sp, #16]
  406ab4:	mov	x20, x0
  406ab8:	mov	w19, #0x0                   	// #0
  406abc:	str	x21, [sp, #32]
  406ac0:	mov	x21, x1
  406ac4:	ldrsb	w1, [x0]
  406ac8:	mov	x0, #0x0                   	// #0
  406acc:	cbz	w1, 406af4 <ferror@plt+0x4684>
  406ad0:	cmp	w1, #0x5c
  406ad4:	b.eq	406b04 <ferror@plt+0x4694>  // b.none
  406ad8:	mov	x0, x21
  406adc:	bl	4022d0 <strchr@plt>
  406ae0:	cbnz	x0, 406b30 <ferror@plt+0x46c0>
  406ae4:	add	w19, w19, #0x1
  406ae8:	sxtw	x0, w19
  406aec:	ldrsb	w1, [x20, w19, sxtw]
  406af0:	cbnz	w1, 406ad0 <ferror@plt+0x4660>
  406af4:	ldp	x19, x20, [sp, #16]
  406af8:	ldr	x21, [sp, #32]
  406afc:	ldp	x29, x30, [sp], #48
  406b00:	ret
  406b04:	add	w0, w19, #0x1
  406b08:	ldrsb	w0, [x20, w0, sxtw]
  406b0c:	cbz	w0, 406b30 <ferror@plt+0x46c0>
  406b10:	add	w19, w19, #0x2
  406b14:	sxtw	x0, w19
  406b18:	ldrsb	w1, [x20, w19, sxtw]
  406b1c:	cbnz	w1, 406ad0 <ferror@plt+0x4660>
  406b20:	ldp	x19, x20, [sp, #16]
  406b24:	ldr	x21, [sp, #32]
  406b28:	ldp	x29, x30, [sp], #48
  406b2c:	ret
  406b30:	sxtw	x0, w19
  406b34:	ldp	x19, x20, [sp, #16]
  406b38:	ldr	x21, [sp, #32]
  406b3c:	ldp	x29, x30, [sp], #48
  406b40:	ret
  406b44:	nop
  406b48:	stp	x29, x30, [sp, #-80]!
  406b4c:	mov	x29, sp
  406b50:	stp	x19, x20, [sp, #16]
  406b54:	mov	x19, x0
  406b58:	stp	x21, x22, [sp, #32]
  406b5c:	mov	x22, x1
  406b60:	mov	w21, w2
  406b64:	str	x23, [sp, #48]
  406b68:	adrp	x23, 41c000 <ferror@plt+0x19b90>
  406b6c:	str	xzr, [sp, #72]
  406b70:	bl	4023e0 <__errno_location@plt>
  406b74:	str	wzr, [x0]
  406b78:	cbz	x19, 406b8c <ferror@plt+0x471c>
  406b7c:	mov	x20, x0
  406b80:	ldrsb	w0, [x19]
  406b84:	adrp	x23, 41c000 <ferror@plt+0x19b90>
  406b88:	cbnz	w0, 406ba4 <ferror@plt+0x4734>
  406b8c:	ldr	w0, [x23, #792]
  406b90:	adrp	x1, 409000 <ferror@plt+0x6b90>
  406b94:	mov	x3, x19
  406b98:	mov	x2, x22
  406b9c:	add	x1, x1, #0x870
  406ba0:	bl	402380 <errx@plt>
  406ba4:	add	x1, sp, #0x48
  406ba8:	mov	w2, w21
  406bac:	mov	x0, x19
  406bb0:	mov	w3, #0x0                   	// #0
  406bb4:	bl	402120 <__strtoul_internal@plt>
  406bb8:	ldr	w1, [x20]
  406bbc:	cbnz	w1, 406bec <ferror@plt+0x477c>
  406bc0:	ldr	x1, [sp, #72]
  406bc4:	cmp	x1, x19
  406bc8:	b.eq	406b8c <ferror@plt+0x471c>  // b.none
  406bcc:	cbz	x1, 406bd8 <ferror@plt+0x4768>
  406bd0:	ldrsb	w1, [x1]
  406bd4:	cbnz	w1, 406b8c <ferror@plt+0x471c>
  406bd8:	ldp	x19, x20, [sp, #16]
  406bdc:	ldp	x21, x22, [sp, #32]
  406be0:	ldr	x23, [sp, #48]
  406be4:	ldp	x29, x30, [sp], #80
  406be8:	ret
  406bec:	ldr	w0, [x23, #792]
  406bf0:	cmp	w1, #0x22
  406bf4:	b.ne	406b8c <ferror@plt+0x471c>  // b.any
  406bf8:	adrp	x1, 409000 <ferror@plt+0x6b90>
  406bfc:	mov	x3, x19
  406c00:	mov	x2, x22
  406c04:	add	x1, x1, #0x870
  406c08:	bl	402440 <err@plt>
  406c0c:	nop
  406c10:	stp	x29, x30, [sp, #-32]!
  406c14:	mov	x29, sp
  406c18:	stp	x19, x20, [sp, #16]
  406c1c:	mov	x19, x1
  406c20:	mov	x20, x0
  406c24:	bl	4023e0 <__errno_location@plt>
  406c28:	mov	x4, x0
  406c2c:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  406c30:	mov	w5, #0x22                  	// #34
  406c34:	adrp	x1, 409000 <ferror@plt+0x6b90>
  406c38:	mov	x3, x20
  406c3c:	ldr	w0, [x0, #792]
  406c40:	mov	x2, x19
  406c44:	str	w5, [x4]
  406c48:	add	x1, x1, #0x870
  406c4c:	bl	402440 <err@plt>
  406c50:	stp	x29, x30, [sp, #-32]!
  406c54:	mov	x29, sp
  406c58:	stp	x19, x20, [sp, #16]
  406c5c:	mov	x20, x1
  406c60:	mov	x19, x0
  406c64:	bl	406b48 <ferror@plt+0x46d8>
  406c68:	mov	x1, #0xffffffff            	// #4294967295
  406c6c:	cmp	x0, x1
  406c70:	b.hi	406c80 <ferror@plt+0x4810>  // b.pmore
  406c74:	ldp	x19, x20, [sp, #16]
  406c78:	ldp	x29, x30, [sp], #32
  406c7c:	ret
  406c80:	mov	x1, x20
  406c84:	mov	x0, x19
  406c88:	bl	406c10 <ferror@plt+0x47a0>
  406c8c:	nop
  406c90:	adrp	x1, 41c000 <ferror@plt+0x19b90>
  406c94:	str	w0, [x1, #792]
  406c98:	ret
  406c9c:	nop
  406ca0:	stp	x29, x30, [sp, #-128]!
  406ca4:	mov	x29, sp
  406ca8:	stp	x19, x20, [sp, #16]
  406cac:	mov	x20, x0
  406cb0:	stp	x21, x22, [sp, #32]
  406cb4:	mov	x22, x1
  406cb8:	stp	x23, x24, [sp, #48]
  406cbc:	mov	x23, x2
  406cc0:	str	xzr, [x1]
  406cc4:	bl	4023e0 <__errno_location@plt>
  406cc8:	mov	x21, x0
  406ccc:	cbz	x20, 406f60 <ferror@plt+0x4af0>
  406cd0:	ldrsb	w19, [x20]
  406cd4:	cbz	w19, 406f60 <ferror@plt+0x4af0>
  406cd8:	bl	402230 <__ctype_b_loc@plt>
  406cdc:	mov	x24, x0
  406ce0:	mov	x2, x20
  406ce4:	ldr	x0, [x0]
  406ce8:	b	406cf0 <ferror@plt+0x4880>
  406cec:	ldrsb	w19, [x2, #1]!
  406cf0:	ubfiz	x1, x19, #1, #8
  406cf4:	ldrh	w1, [x0, x1]
  406cf8:	tbnz	w1, #13, 406cec <ferror@plt+0x487c>
  406cfc:	cmp	w19, #0x2d
  406d00:	b.eq	406f60 <ferror@plt+0x4af0>  // b.none
  406d04:	stp	x25, x26, [sp, #64]
  406d08:	mov	x0, x20
  406d0c:	mov	w3, #0x0                   	// #0
  406d10:	stp	x27, x28, [sp, #80]
  406d14:	add	x27, sp, #0x78
  406d18:	mov	x1, x27
  406d1c:	str	wzr, [x21]
  406d20:	mov	w2, #0x0                   	// #0
  406d24:	str	xzr, [sp, #120]
  406d28:	bl	402120 <__strtoul_internal@plt>
  406d2c:	mov	x25, x0
  406d30:	ldr	x28, [sp, #120]
  406d34:	ldr	w0, [x21]
  406d38:	cmp	x28, x20
  406d3c:	b.eq	406f50 <ferror@plt+0x4ae0>  // b.none
  406d40:	cbnz	w0, 406f80 <ferror@plt+0x4b10>
  406d44:	cbz	x28, 406ff4 <ferror@plt+0x4b84>
  406d48:	ldrsb	w0, [x28]
  406d4c:	mov	w20, #0x0                   	// #0
  406d50:	mov	x26, #0x0                   	// #0
  406d54:	cbz	w0, 406ff4 <ferror@plt+0x4b84>
  406d58:	ldrsb	w0, [x28, #1]
  406d5c:	cmp	w0, #0x69
  406d60:	b.eq	406e0c <ferror@plt+0x499c>  // b.none
  406d64:	and	w1, w0, #0xffffffdf
  406d68:	cmp	w1, #0x42
  406d6c:	b.ne	406fe4 <ferror@plt+0x4b74>  // b.any
  406d70:	ldrsb	w0, [x28, #2]
  406d74:	cbz	w0, 40702c <ferror@plt+0x4bbc>
  406d78:	bl	401fe0 <localeconv@plt>
  406d7c:	cbz	x0, 406f58 <ferror@plt+0x4ae8>
  406d80:	ldr	x1, [x0]
  406d84:	cbz	x1, 406f58 <ferror@plt+0x4ae8>
  406d88:	mov	x0, x1
  406d8c:	str	x1, [sp, #104]
  406d90:	bl	401ea0 <strlen@plt>
  406d94:	mov	x19, x0
  406d98:	cbnz	x26, 406f58 <ferror@plt+0x4ae8>
  406d9c:	ldrsb	w0, [x28]
  406da0:	cbz	w0, 406f58 <ferror@plt+0x4ae8>
  406da4:	ldr	x1, [sp, #104]
  406da8:	mov	x2, x19
  406dac:	mov	x0, x1
  406db0:	mov	x1, x28
  406db4:	bl	4020b0 <strncmp@plt>
  406db8:	cbnz	w0, 406f58 <ferror@plt+0x4ae8>
  406dbc:	ldrsb	w4, [x28, x19]
  406dc0:	add	x1, x28, x19
  406dc4:	cmp	w4, #0x30
  406dc8:	b.ne	407008 <ferror@plt+0x4b98>  // b.any
  406dcc:	add	w0, w20, #0x1
  406dd0:	mov	x19, x1
  406dd4:	nop
  406dd8:	sub	w3, w19, w1
  406ddc:	ldrsb	w4, [x19, #1]!
  406de0:	add	w20, w3, w0
  406de4:	cmp	w4, #0x30
  406de8:	b.eq	406dd8 <ferror@plt+0x4968>  // b.none
  406dec:	ldr	x0, [x24]
  406df0:	ldrh	w0, [x0, w4, sxtw #1]
  406df4:	tbnz	w0, #11, 406f94 <ferror@plt+0x4b24>
  406df8:	mov	x28, x19
  406dfc:	str	x19, [sp, #120]
  406e00:	ldrsb	w0, [x28, #1]
  406e04:	cmp	w0, #0x69
  406e08:	b.ne	406d64 <ferror@plt+0x48f4>  // b.any
  406e0c:	ldrsb	w0, [x28, #2]
  406e10:	and	w0, w0, #0xffffffdf
  406e14:	cmp	w0, #0x42
  406e18:	b.ne	406d78 <ferror@plt+0x4908>  // b.any
  406e1c:	ldrsb	w0, [x28, #3]
  406e20:	cbnz	w0, 406d78 <ferror@plt+0x4908>
  406e24:	mov	x19, #0x400                 	// #1024
  406e28:	ldrsb	w27, [x28]
  406e2c:	adrp	x24, 409000 <ferror@plt+0x6b90>
  406e30:	add	x24, x24, #0x880
  406e34:	mov	x0, x24
  406e38:	mov	w1, w27
  406e3c:	bl	4022d0 <strchr@plt>
  406e40:	cbz	x0, 407034 <ferror@plt+0x4bc4>
  406e44:	sub	x1, x0, x24
  406e48:	add	w1, w1, #0x1
  406e4c:	cbz	w1, 407050 <ferror@plt+0x4be0>
  406e50:	sxtw	x2, w19
  406e54:	umulh	x0, x25, x2
  406e58:	cbnz	x0, 407020 <ferror@plt+0x4bb0>
  406e5c:	sub	w0, w1, #0x2
  406e60:	b	406e70 <ferror@plt+0x4a00>
  406e64:	umulh	x3, x25, x2
  406e68:	sub	w0, w0, #0x1
  406e6c:	cbnz	x3, 407020 <ferror@plt+0x4bb0>
  406e70:	mul	x25, x25, x2
  406e74:	cmn	w0, #0x1
  406e78:	b.ne	406e64 <ferror@plt+0x49f4>  // b.any
  406e7c:	mov	w0, #0x0                   	// #0
  406e80:	cbz	x23, 406e88 <ferror@plt+0x4a18>
  406e84:	str	w1, [x23]
  406e88:	cmp	x26, #0x0
  406e8c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  406e90:	b.eq	406f3c <ferror@plt+0x4acc>  // b.none
  406e94:	sub	w1, w1, #0x2
  406e98:	mov	x5, #0x1                   	// #1
  406e9c:	b	406eac <ferror@plt+0x4a3c>
  406ea0:	umulh	x2, x5, x19
  406ea4:	sub	w1, w1, #0x1
  406ea8:	cbnz	x2, 406eb8 <ferror@plt+0x4a48>
  406eac:	mul	x5, x5, x19
  406eb0:	cmn	w1, #0x1
  406eb4:	b.ne	406ea0 <ferror@plt+0x4a30>  // b.any
  406eb8:	cmp	x26, #0xa
  406ebc:	mov	x1, #0xa                   	// #10
  406ec0:	b.ls	406ed8 <ferror@plt+0x4a68>  // b.plast
  406ec4:	nop
  406ec8:	add	x1, x1, x1, lsl #2
  406ecc:	cmp	x26, x1, lsl #1
  406ed0:	lsl	x1, x1, #1
  406ed4:	b.hi	406ec8 <ferror@plt+0x4a58>  // b.pmore
  406ed8:	cbz	w20, 406ef4 <ferror@plt+0x4a84>
  406edc:	mov	w2, #0x0                   	// #0
  406ee0:	add	x1, x1, x1, lsl #2
  406ee4:	add	w2, w2, #0x1
  406ee8:	cmp	w20, w2
  406eec:	lsl	x1, x1, #1
  406ef0:	b.ne	406ee0 <ferror@plt+0x4a70>  // b.any
  406ef4:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  406ef8:	mov	x4, #0x1                   	// #1
  406efc:	movk	x8, #0xcccd
  406f00:	umulh	x6, x26, x8
  406f04:	add	x7, x4, x4, lsl #2
  406f08:	mov	x3, x4
  406f0c:	cmp	x26, #0x9
  406f10:	lsl	x4, x7, #1
  406f14:	lsr	x2, x6, #3
  406f18:	add	x2, x2, x2, lsl #2
  406f1c:	sub	x2, x26, x2, lsl #1
  406f20:	lsr	x26, x6, #3
  406f24:	cbz	x2, 406f38 <ferror@plt+0x4ac8>
  406f28:	udiv	x3, x1, x3
  406f2c:	udiv	x2, x3, x2
  406f30:	udiv	x2, x5, x2
  406f34:	add	x25, x25, x2
  406f38:	b.hi	406f00 <ferror@plt+0x4a90>  // b.pmore
  406f3c:	str	x25, [x22]
  406f40:	tbnz	w0, #31, 407010 <ferror@plt+0x4ba0>
  406f44:	ldp	x25, x26, [sp, #64]
  406f48:	ldp	x27, x28, [sp, #80]
  406f4c:	b	406f6c <ferror@plt+0x4afc>
  406f50:	cbnz	w0, 406f8c <ferror@plt+0x4b1c>
  406f54:	nop
  406f58:	ldp	x25, x26, [sp, #64]
  406f5c:	ldp	x27, x28, [sp, #80]
  406f60:	mov	w1, #0x16                  	// #22
  406f64:	mov	w0, #0xffffffea            	// #-22
  406f68:	str	w1, [x21]
  406f6c:	ldp	x19, x20, [sp, #16]
  406f70:	ldp	x21, x22, [sp, #32]
  406f74:	ldp	x23, x24, [sp, #48]
  406f78:	ldp	x29, x30, [sp], #128
  406f7c:	ret
  406f80:	sub	x1, x25, #0x1
  406f84:	cmn	x1, #0x3
  406f88:	b.ls	406d44 <ferror@plt+0x48d4>  // b.plast
  406f8c:	neg	w0, w0
  406f90:	b	406f40 <ferror@plt+0x4ad0>
  406f94:	str	wzr, [x21]
  406f98:	mov	x1, x27
  406f9c:	mov	x0, x19
  406fa0:	mov	w3, #0x0                   	// #0
  406fa4:	mov	w2, #0x0                   	// #0
  406fa8:	str	xzr, [sp, #120]
  406fac:	bl	402120 <__strtoul_internal@plt>
  406fb0:	mov	x26, x0
  406fb4:	ldr	x28, [sp, #120]
  406fb8:	ldr	w0, [x21]
  406fbc:	cmp	x28, x19
  406fc0:	b.eq	406f50 <ferror@plt+0x4ae0>  // b.none
  406fc4:	cbz	w0, 406fec <ferror@plt+0x4b7c>
  406fc8:	sub	x1, x26, #0x1
  406fcc:	cmn	x1, #0x3
  406fd0:	b.hi	406f8c <ferror@plt+0x4b1c>  // b.pmore
  406fd4:	cbz	x28, 406f58 <ferror@plt+0x4ae8>
  406fd8:	ldrsb	w0, [x28]
  406fdc:	cbnz	w0, 406d58 <ferror@plt+0x48e8>
  406fe0:	b	406f58 <ferror@plt+0x4ae8>
  406fe4:	cbnz	w0, 406d78 <ferror@plt+0x4908>
  406fe8:	b	406e24 <ferror@plt+0x49b4>
  406fec:	cbnz	x26, 406fd4 <ferror@plt+0x4b64>
  406ff0:	b	406d58 <ferror@plt+0x48e8>
  406ff4:	mov	w0, #0x0                   	// #0
  406ff8:	ldp	x27, x28, [sp, #80]
  406ffc:	str	x25, [x22]
  407000:	ldp	x25, x26, [sp, #64]
  407004:	b	406f6c <ferror@plt+0x4afc>
  407008:	mov	x19, x1
  40700c:	b	406dec <ferror@plt+0x497c>
  407010:	neg	w1, w0
  407014:	ldp	x25, x26, [sp, #64]
  407018:	ldp	x27, x28, [sp, #80]
  40701c:	b	406f68 <ferror@plt+0x4af8>
  407020:	mov	w0, #0xffffffde            	// #-34
  407024:	cbnz	x23, 406e84 <ferror@plt+0x4a14>
  407028:	b	406e88 <ferror@plt+0x4a18>
  40702c:	mov	x19, #0x3e8                 	// #1000
  407030:	b	406e28 <ferror@plt+0x49b8>
  407034:	adrp	x1, 409000 <ferror@plt+0x6b90>
  407038:	add	x24, x1, #0x890
  40703c:	mov	x0, x24
  407040:	mov	w1, w27
  407044:	bl	4022d0 <strchr@plt>
  407048:	cbnz	x0, 406e44 <ferror@plt+0x49d4>
  40704c:	b	406f58 <ferror@plt+0x4ae8>
  407050:	mov	w0, #0x0                   	// #0
  407054:	cbnz	x23, 406e84 <ferror@plt+0x4a14>
  407058:	ldp	x27, x28, [sp, #80]
  40705c:	str	x25, [x22]
  407060:	ldp	x25, x26, [sp, #64]
  407064:	b	406f6c <ferror@plt+0x4afc>
  407068:	mov	x2, #0x0                   	// #0
  40706c:	b	406ca0 <ferror@plt+0x4830>
  407070:	stp	x29, x30, [sp, #-48]!
  407074:	mov	x29, sp
  407078:	stp	x21, x22, [sp, #32]
  40707c:	mov	x22, x1
  407080:	cbz	x0, 4070e0 <ferror@plt+0x4c70>
  407084:	mov	x21, x0
  407088:	stp	x19, x20, [sp, #16]
  40708c:	mov	x20, x0
  407090:	b	4070ac <ferror@plt+0x4c3c>
  407094:	bl	402230 <__ctype_b_loc@plt>
  407098:	ubfiz	x19, x19, #1, #8
  40709c:	ldr	x2, [x0]
  4070a0:	ldrh	w2, [x2, x19]
  4070a4:	tbz	w2, #11, 4070b4 <ferror@plt+0x4c44>
  4070a8:	add	x20, x20, #0x1
  4070ac:	ldrsb	w19, [x20]
  4070b0:	cbnz	w19, 407094 <ferror@plt+0x4c24>
  4070b4:	cbz	x22, 4070bc <ferror@plt+0x4c4c>
  4070b8:	str	x20, [x22]
  4070bc:	cmp	x20, x21
  4070c0:	b.ls	4070f8 <ferror@plt+0x4c88>  // b.plast
  4070c4:	ldrsb	w1, [x20]
  4070c8:	mov	w0, #0x1                   	// #1
  4070cc:	ldp	x19, x20, [sp, #16]
  4070d0:	cbnz	w1, 4070e8 <ferror@plt+0x4c78>
  4070d4:	ldp	x21, x22, [sp, #32]
  4070d8:	ldp	x29, x30, [sp], #48
  4070dc:	ret
  4070e0:	cbz	x1, 4070e8 <ferror@plt+0x4c78>
  4070e4:	str	xzr, [x1]
  4070e8:	mov	w0, #0x0                   	// #0
  4070ec:	ldp	x21, x22, [sp, #32]
  4070f0:	ldp	x29, x30, [sp], #48
  4070f4:	ret
  4070f8:	mov	w0, #0x0                   	// #0
  4070fc:	ldp	x19, x20, [sp, #16]
  407100:	b	4070ec <ferror@plt+0x4c7c>
  407104:	nop
  407108:	stp	x29, x30, [sp, #-48]!
  40710c:	mov	x29, sp
  407110:	stp	x21, x22, [sp, #32]
  407114:	mov	x22, x1
  407118:	cbz	x0, 407178 <ferror@plt+0x4d08>
  40711c:	mov	x21, x0
  407120:	stp	x19, x20, [sp, #16]
  407124:	mov	x20, x0
  407128:	b	407144 <ferror@plt+0x4cd4>
  40712c:	bl	402230 <__ctype_b_loc@plt>
  407130:	ubfiz	x19, x19, #1, #8
  407134:	ldr	x2, [x0]
  407138:	ldrh	w2, [x2, x19]
  40713c:	tbz	w2, #12, 40714c <ferror@plt+0x4cdc>
  407140:	add	x20, x20, #0x1
  407144:	ldrsb	w19, [x20]
  407148:	cbnz	w19, 40712c <ferror@plt+0x4cbc>
  40714c:	cbz	x22, 407154 <ferror@plt+0x4ce4>
  407150:	str	x20, [x22]
  407154:	cmp	x20, x21
  407158:	b.ls	407190 <ferror@plt+0x4d20>  // b.plast
  40715c:	ldrsb	w1, [x20]
  407160:	mov	w0, #0x1                   	// #1
  407164:	ldp	x19, x20, [sp, #16]
  407168:	cbnz	w1, 407180 <ferror@plt+0x4d10>
  40716c:	ldp	x21, x22, [sp, #32]
  407170:	ldp	x29, x30, [sp], #48
  407174:	ret
  407178:	cbz	x1, 407180 <ferror@plt+0x4d10>
  40717c:	str	xzr, [x1]
  407180:	mov	w0, #0x0                   	// #0
  407184:	ldp	x21, x22, [sp, #32]
  407188:	ldp	x29, x30, [sp], #48
  40718c:	ret
  407190:	mov	w0, #0x0                   	// #0
  407194:	ldp	x19, x20, [sp, #16]
  407198:	b	407184 <ferror@plt+0x4d14>
  40719c:	nop
  4071a0:	stp	x29, x30, [sp, #-128]!
  4071a4:	mov	x29, sp
  4071a8:	stp	x19, x20, [sp, #16]
  4071ac:	mov	x20, x0
  4071b0:	mov	w0, #0xffffffd0            	// #-48
  4071b4:	stp	x21, x22, [sp, #32]
  4071b8:	mov	x21, x1
  4071bc:	add	x22, sp, #0x80
  4071c0:	add	x1, sp, #0x50
  4071c4:	stp	x22, x22, [sp, #48]
  4071c8:	str	x1, [sp, #64]
  4071cc:	stp	w0, wzr, [sp, #72]
  4071d0:	stp	x2, x3, [sp, #80]
  4071d4:	stp	x4, x5, [sp, #96]
  4071d8:	stp	x6, x7, [sp, #112]
  4071dc:	b	407228 <ferror@plt+0x4db8>
  4071e0:	ldr	x1, [x2]
  4071e4:	add	x0, x2, #0xf
  4071e8:	and	x0, x0, #0xfffffffffffffff8
  4071ec:	str	x0, [sp, #48]
  4071f0:	cbz	x1, 407268 <ferror@plt+0x4df8>
  4071f4:	ldr	x2, [sp, #48]
  4071f8:	add	x0, x2, #0xf
  4071fc:	and	x0, x0, #0xfffffffffffffff8
  407200:	str	x0, [sp, #48]
  407204:	ldr	x19, [x2]
  407208:	cbz	x19, 407268 <ferror@plt+0x4df8>
  40720c:	mov	x0, x20
  407210:	bl	402210 <strcmp@plt>
  407214:	cbz	w0, 407284 <ferror@plt+0x4e14>
  407218:	mov	x1, x19
  40721c:	mov	x0, x20
  407220:	bl	402210 <strcmp@plt>
  407224:	cbz	w0, 407288 <ferror@plt+0x4e18>
  407228:	ldr	w3, [sp, #72]
  40722c:	ldr	x2, [sp, #48]
  407230:	tbz	w3, #31, 4071e0 <ferror@plt+0x4d70>
  407234:	add	w0, w3, #0x8
  407238:	str	w0, [sp, #72]
  40723c:	cmp	w0, #0x0
  407240:	b.gt	4071e0 <ferror@plt+0x4d70>
  407244:	ldr	x1, [x22, w3, sxtw]
  407248:	cbz	x1, 407268 <ferror@plt+0x4df8>
  40724c:	cbz	w0, 4071f8 <ferror@plt+0x4d88>
  407250:	add	w3, w3, #0x10
  407254:	str	w3, [sp, #72]
  407258:	cmp	w3, #0x0
  40725c:	b.gt	4071f8 <ferror@plt+0x4d88>
  407260:	add	x2, x22, w0, sxtw
  407264:	b	407204 <ferror@plt+0x4d94>
  407268:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40726c:	adrp	x1, 409000 <ferror@plt+0x6b90>
  407270:	mov	x3, x20
  407274:	mov	x2, x21
  407278:	ldr	w0, [x0, #792]
  40727c:	add	x1, x1, #0x870
  407280:	bl	402380 <errx@plt>
  407284:	mov	w0, #0x1                   	// #1
  407288:	ldp	x19, x20, [sp, #16]
  40728c:	ldp	x21, x22, [sp, #32]
  407290:	ldp	x29, x30, [sp], #128
  407294:	ret
  407298:	cbz	x1, 4072c4 <ferror@plt+0x4e54>
  40729c:	add	x3, x0, x1
  4072a0:	sxtb	w2, w2
  4072a4:	b	4072b8 <ferror@plt+0x4e48>
  4072a8:	b.eq	4072c8 <ferror@plt+0x4e58>  // b.none
  4072ac:	add	x0, x0, #0x1
  4072b0:	cmp	x3, x0
  4072b4:	b.eq	4072c4 <ferror@plt+0x4e54>  // b.none
  4072b8:	ldrsb	w1, [x0]
  4072bc:	cmp	w2, w1
  4072c0:	cbnz	w1, 4072a8 <ferror@plt+0x4e38>
  4072c4:	mov	x0, #0x0                   	// #0
  4072c8:	ret
  4072cc:	nop
  4072d0:	stp	x29, x30, [sp, #-32]!
  4072d4:	mov	w2, #0xa                   	// #10
  4072d8:	mov	x29, sp
  4072dc:	stp	x19, x20, [sp, #16]
  4072e0:	mov	x20, x1
  4072e4:	mov	x19, x0
  4072e8:	bl	406c50 <ferror@plt+0x47e0>
  4072ec:	mov	w1, #0xffff                	// #65535
  4072f0:	cmp	w0, w1
  4072f4:	b.hi	407304 <ferror@plt+0x4e94>  // b.pmore
  4072f8:	ldp	x19, x20, [sp, #16]
  4072fc:	ldp	x29, x30, [sp], #32
  407300:	ret
  407304:	mov	x1, x20
  407308:	mov	x0, x19
  40730c:	bl	406c10 <ferror@plt+0x47a0>
  407310:	stp	x29, x30, [sp, #-32]!
  407314:	mov	w2, #0x10                  	// #16
  407318:	mov	x29, sp
  40731c:	stp	x19, x20, [sp, #16]
  407320:	mov	x20, x1
  407324:	mov	x19, x0
  407328:	bl	406c50 <ferror@plt+0x47e0>
  40732c:	mov	w1, #0xffff                	// #65535
  407330:	cmp	w0, w1
  407334:	b.hi	407344 <ferror@plt+0x4ed4>  // b.pmore
  407338:	ldp	x19, x20, [sp, #16]
  40733c:	ldp	x29, x30, [sp], #32
  407340:	ret
  407344:	mov	x1, x20
  407348:	mov	x0, x19
  40734c:	bl	406c10 <ferror@plt+0x47a0>
  407350:	mov	w2, #0xa                   	// #10
  407354:	b	406c50 <ferror@plt+0x47e0>
  407358:	mov	w2, #0x10                  	// #16
  40735c:	b	406c50 <ferror@plt+0x47e0>
  407360:	stp	x29, x30, [sp, #-64]!
  407364:	mov	x29, sp
  407368:	stp	x19, x20, [sp, #16]
  40736c:	mov	x19, x0
  407370:	stp	x21, x22, [sp, #32]
  407374:	mov	x21, x1
  407378:	adrp	x22, 41c000 <ferror@plt+0x19b90>
  40737c:	str	xzr, [sp, #56]
  407380:	bl	4023e0 <__errno_location@plt>
  407384:	str	wzr, [x0]
  407388:	cbz	x19, 40739c <ferror@plt+0x4f2c>
  40738c:	mov	x20, x0
  407390:	ldrsb	w0, [x19]
  407394:	adrp	x22, 41c000 <ferror@plt+0x19b90>
  407398:	cbnz	w0, 4073b4 <ferror@plt+0x4f44>
  40739c:	ldr	w0, [x22, #792]
  4073a0:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4073a4:	mov	x3, x19
  4073a8:	mov	x2, x21
  4073ac:	add	x1, x1, #0x870
  4073b0:	bl	402380 <errx@plt>
  4073b4:	add	x1, sp, #0x38
  4073b8:	mov	x0, x19
  4073bc:	mov	w3, #0x0                   	// #0
  4073c0:	mov	w2, #0xa                   	// #10
  4073c4:	bl	402090 <__strtol_internal@plt>
  4073c8:	ldr	w1, [x20]
  4073cc:	cbnz	w1, 4073f8 <ferror@plt+0x4f88>
  4073d0:	ldr	x1, [sp, #56]
  4073d4:	cmp	x1, x19
  4073d8:	b.eq	40739c <ferror@plt+0x4f2c>  // b.none
  4073dc:	cbz	x1, 4073e8 <ferror@plt+0x4f78>
  4073e0:	ldrsb	w1, [x1]
  4073e4:	cbnz	w1, 40739c <ferror@plt+0x4f2c>
  4073e8:	ldp	x19, x20, [sp, #16]
  4073ec:	ldp	x21, x22, [sp, #32]
  4073f0:	ldp	x29, x30, [sp], #64
  4073f4:	ret
  4073f8:	ldr	w0, [x22, #792]
  4073fc:	cmp	w1, #0x22
  407400:	b.ne	40739c <ferror@plt+0x4f2c>  // b.any
  407404:	adrp	x1, 409000 <ferror@plt+0x6b90>
  407408:	mov	x3, x19
  40740c:	mov	x2, x21
  407410:	add	x1, x1, #0x870
  407414:	bl	402440 <err@plt>
  407418:	stp	x29, x30, [sp, #-32]!
  40741c:	mov	x29, sp
  407420:	stp	x19, x20, [sp, #16]
  407424:	mov	x19, x1
  407428:	mov	x20, x0
  40742c:	bl	407360 <ferror@plt+0x4ef0>
  407430:	mov	x2, #0x80000000            	// #2147483648
  407434:	add	x2, x0, x2
  407438:	mov	x1, #0xffffffff            	// #4294967295
  40743c:	cmp	x2, x1
  407440:	b.hi	407450 <ferror@plt+0x4fe0>  // b.pmore
  407444:	ldp	x19, x20, [sp, #16]
  407448:	ldp	x29, x30, [sp], #32
  40744c:	ret
  407450:	bl	4023e0 <__errno_location@plt>
  407454:	mov	x4, x0
  407458:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  40745c:	mov	w5, #0x22                  	// #34
  407460:	adrp	x1, 409000 <ferror@plt+0x6b90>
  407464:	mov	x3, x20
  407468:	ldr	w0, [x0, #792]
  40746c:	mov	x2, x19
  407470:	str	w5, [x4]
  407474:	add	x1, x1, #0x870
  407478:	bl	402440 <err@plt>
  40747c:	nop
  407480:	stp	x29, x30, [sp, #-32]!
  407484:	mov	x29, sp
  407488:	stp	x19, x20, [sp, #16]
  40748c:	mov	x19, x1
  407490:	mov	x20, x0
  407494:	bl	407418 <ferror@plt+0x4fa8>
  407498:	add	w2, w0, #0x8, lsl #12
  40749c:	mov	w1, #0xffff                	// #65535
  4074a0:	cmp	w2, w1
  4074a4:	b.hi	4074b4 <ferror@plt+0x5044>  // b.pmore
  4074a8:	ldp	x19, x20, [sp, #16]
  4074ac:	ldp	x29, x30, [sp], #32
  4074b0:	ret
  4074b4:	bl	4023e0 <__errno_location@plt>
  4074b8:	mov	x4, x0
  4074bc:	adrp	x0, 41c000 <ferror@plt+0x19b90>
  4074c0:	mov	w5, #0x22                  	// #34
  4074c4:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4074c8:	mov	x3, x20
  4074cc:	ldr	w0, [x0, #792]
  4074d0:	mov	x2, x19
  4074d4:	str	w5, [x4]
  4074d8:	add	x1, x1, #0x870
  4074dc:	bl	402440 <err@plt>
  4074e0:	mov	w2, #0xa                   	// #10
  4074e4:	b	406b48 <ferror@plt+0x46d8>
  4074e8:	mov	w2, #0x10                  	// #16
  4074ec:	b	406b48 <ferror@plt+0x46d8>
  4074f0:	stp	x29, x30, [sp, #-64]!
  4074f4:	mov	x29, sp
  4074f8:	stp	x19, x20, [sp, #16]
  4074fc:	mov	x19, x0
  407500:	stp	x21, x22, [sp, #32]
  407504:	mov	x21, x1
  407508:	adrp	x22, 41c000 <ferror@plt+0x19b90>
  40750c:	str	xzr, [sp, #56]
  407510:	bl	4023e0 <__errno_location@plt>
  407514:	str	wzr, [x0]
  407518:	cbz	x19, 40752c <ferror@plt+0x50bc>
  40751c:	mov	x20, x0
  407520:	ldrsb	w0, [x19]
  407524:	adrp	x22, 41c000 <ferror@plt+0x19b90>
  407528:	cbnz	w0, 407544 <ferror@plt+0x50d4>
  40752c:	ldr	w0, [x22, #792]
  407530:	adrp	x1, 409000 <ferror@plt+0x6b90>
  407534:	mov	x3, x19
  407538:	mov	x2, x21
  40753c:	add	x1, x1, #0x870
  407540:	bl	402380 <errx@plt>
  407544:	mov	x0, x19
  407548:	add	x1, sp, #0x38
  40754c:	bl	401f30 <strtod@plt>
  407550:	ldr	w0, [x20]
  407554:	cbnz	w0, 407580 <ferror@plt+0x5110>
  407558:	ldr	x0, [sp, #56]
  40755c:	cmp	x0, x19
  407560:	b.eq	40752c <ferror@plt+0x50bc>  // b.none
  407564:	cbz	x0, 407570 <ferror@plt+0x5100>
  407568:	ldrsb	w0, [x0]
  40756c:	cbnz	w0, 40752c <ferror@plt+0x50bc>
  407570:	ldp	x19, x20, [sp, #16]
  407574:	ldp	x21, x22, [sp, #32]
  407578:	ldp	x29, x30, [sp], #64
  40757c:	ret
  407580:	cmp	w0, #0x22
  407584:	ldr	w0, [x22, #792]
  407588:	b.ne	40752c <ferror@plt+0x50bc>  // b.any
  40758c:	adrp	x1, 409000 <ferror@plt+0x6b90>
  407590:	mov	x3, x19
  407594:	mov	x2, x21
  407598:	add	x1, x1, #0x870
  40759c:	bl	402440 <err@plt>
  4075a0:	stp	x29, x30, [sp, #-64]!
  4075a4:	mov	x29, sp
  4075a8:	stp	x19, x20, [sp, #16]
  4075ac:	mov	x19, x0
  4075b0:	stp	x21, x22, [sp, #32]
  4075b4:	mov	x21, x1
  4075b8:	adrp	x22, 41c000 <ferror@plt+0x19b90>
  4075bc:	str	xzr, [sp, #56]
  4075c0:	bl	4023e0 <__errno_location@plt>
  4075c4:	str	wzr, [x0]
  4075c8:	cbz	x19, 4075dc <ferror@plt+0x516c>
  4075cc:	mov	x20, x0
  4075d0:	ldrsb	w0, [x19]
  4075d4:	adrp	x22, 41c000 <ferror@plt+0x19b90>
  4075d8:	cbnz	w0, 4075f4 <ferror@plt+0x5184>
  4075dc:	ldr	w0, [x22, #792]
  4075e0:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4075e4:	mov	x3, x19
  4075e8:	mov	x2, x21
  4075ec:	add	x1, x1, #0x870
  4075f0:	bl	402380 <errx@plt>
  4075f4:	add	x1, sp, #0x38
  4075f8:	mov	x0, x19
  4075fc:	mov	w2, #0xa                   	// #10
  407600:	bl	402240 <strtol@plt>
  407604:	ldr	w1, [x20]
  407608:	cbnz	w1, 407634 <ferror@plt+0x51c4>
  40760c:	ldr	x1, [sp, #56]
  407610:	cmp	x1, x19
  407614:	b.eq	4075dc <ferror@plt+0x516c>  // b.none
  407618:	cbz	x1, 407624 <ferror@plt+0x51b4>
  40761c:	ldrsb	w1, [x1]
  407620:	cbnz	w1, 4075dc <ferror@plt+0x516c>
  407624:	ldp	x19, x20, [sp, #16]
  407628:	ldp	x21, x22, [sp, #32]
  40762c:	ldp	x29, x30, [sp], #64
  407630:	ret
  407634:	ldr	w0, [x22, #792]
  407638:	cmp	w1, #0x22
  40763c:	b.ne	4075dc <ferror@plt+0x516c>  // b.any
  407640:	adrp	x1, 409000 <ferror@plt+0x6b90>
  407644:	mov	x3, x19
  407648:	mov	x2, x21
  40764c:	add	x1, x1, #0x870
  407650:	bl	402440 <err@plt>
  407654:	nop
  407658:	stp	x29, x30, [sp, #-64]!
  40765c:	mov	x29, sp
  407660:	stp	x19, x20, [sp, #16]
  407664:	mov	x19, x0
  407668:	stp	x21, x22, [sp, #32]
  40766c:	mov	x21, x1
  407670:	adrp	x22, 41c000 <ferror@plt+0x19b90>
  407674:	str	xzr, [sp, #56]
  407678:	bl	4023e0 <__errno_location@plt>
  40767c:	str	wzr, [x0]
  407680:	cbz	x19, 407694 <ferror@plt+0x5224>
  407684:	mov	x20, x0
  407688:	ldrsb	w0, [x19]
  40768c:	adrp	x22, 41c000 <ferror@plt+0x19b90>
  407690:	cbnz	w0, 4076ac <ferror@plt+0x523c>
  407694:	ldr	w0, [x22, #792]
  407698:	adrp	x1, 409000 <ferror@plt+0x6b90>
  40769c:	mov	x3, x19
  4076a0:	mov	x2, x21
  4076a4:	add	x1, x1, #0x870
  4076a8:	bl	402380 <errx@plt>
  4076ac:	add	x1, sp, #0x38
  4076b0:	mov	x0, x19
  4076b4:	mov	w2, #0xa                   	// #10
  4076b8:	bl	401e90 <strtoul@plt>
  4076bc:	ldr	w1, [x20]
  4076c0:	cbnz	w1, 4076ec <ferror@plt+0x527c>
  4076c4:	ldr	x1, [sp, #56]
  4076c8:	cmp	x1, x19
  4076cc:	b.eq	407694 <ferror@plt+0x5224>  // b.none
  4076d0:	cbz	x1, 4076dc <ferror@plt+0x526c>
  4076d4:	ldrsb	w1, [x1]
  4076d8:	cbnz	w1, 407694 <ferror@plt+0x5224>
  4076dc:	ldp	x19, x20, [sp, #16]
  4076e0:	ldp	x21, x22, [sp, #32]
  4076e4:	ldp	x29, x30, [sp], #64
  4076e8:	ret
  4076ec:	ldr	w0, [x22, #792]
  4076f0:	cmp	w1, #0x22
  4076f4:	b.ne	407694 <ferror@plt+0x5224>  // b.any
  4076f8:	adrp	x1, 409000 <ferror@plt+0x6b90>
  4076fc:	mov	x3, x19
  407700:	mov	x2, x21
  407704:	add	x1, x1, #0x870
  407708:	bl	402440 <err@plt>
  40770c:	nop
  407710:	stp	x29, x30, [sp, #-48]!
  407714:	mov	x29, sp
  407718:	stp	x19, x20, [sp, #16]
  40771c:	mov	x19, x1
  407720:	mov	x20, x0
  407724:	add	x1, sp, #0x28
  407728:	bl	407068 <ferror@plt+0x4bf8>
  40772c:	cbz	w0, 407764 <ferror@plt+0x52f4>
  407730:	bl	4023e0 <__errno_location@plt>
  407734:	ldr	w1, [x0]
  407738:	adrp	x2, 41c000 <ferror@plt+0x19b90>
  40773c:	mov	x3, x20
  407740:	ldr	w0, [x2, #792]
  407744:	mov	x2, x19
  407748:	cbz	w1, 407758 <ferror@plt+0x52e8>
  40774c:	adrp	x1, 409000 <ferror@plt+0x6b90>
  407750:	add	x1, x1, #0x870
  407754:	bl	402440 <err@plt>
  407758:	adrp	x1, 409000 <ferror@plt+0x6b90>
  40775c:	add	x1, x1, #0x870
  407760:	bl	402380 <errx@plt>
  407764:	ldp	x19, x20, [sp, #16]
  407768:	ldr	x0, [sp, #40]
  40776c:	ldp	x29, x30, [sp], #48
  407770:	ret
  407774:	nop
  407778:	stp	x29, x30, [sp, #-32]!
  40777c:	mov	x29, sp
  407780:	str	x19, [sp, #16]
  407784:	mov	x19, x1
  407788:	mov	x1, x2
  40778c:	bl	4074f0 <ferror@plt+0x5080>
  407790:	fcvtzs	d2, d0
  407794:	mov	x0, #0x848000000000        	// #145685290680320
  407798:	movk	x0, #0x412e, lsl #48
  40779c:	fmov	d1, x0
  4077a0:	scvtf	d3, d2
  4077a4:	fsub	d0, d0, d3
  4077a8:	fmul	d0, d0, d1
  4077ac:	fcvtzs	d0, d0
  4077b0:	stp	d2, d0, [x19]
  4077b4:	ldr	x19, [sp, #16]
  4077b8:	ldp	x29, x30, [sp], #32
  4077bc:	ret
  4077c0:	mov	w2, w0
  4077c4:	mov	x0, x1
  4077c8:	and	w1, w2, #0xf000
  4077cc:	add	x14, x0, #0x1
  4077d0:	cmp	w1, #0x4, lsl #12
  4077d4:	add	x13, x0, #0x2
  4077d8:	add	x12, x0, #0x3
  4077dc:	add	x11, x0, #0x4
  4077e0:	add	x10, x0, #0x5
  4077e4:	add	x9, x0, #0x6
  4077e8:	add	x8, x0, #0x7
  4077ec:	add	x7, x0, #0x8
  4077f0:	add	x6, x0, #0x9
  4077f4:	b.eq	407960 <ferror@plt+0x54f0>  // b.none
  4077f8:	cmp	w1, #0xa, lsl #12
  4077fc:	b.eq	407854 <ferror@plt+0x53e4>  // b.none
  407800:	cmp	w1, #0x2, lsl #12
  407804:	b.eq	407980 <ferror@plt+0x5510>  // b.none
  407808:	cmp	w1, #0x6, lsl #12
  40780c:	b.eq	407970 <ferror@plt+0x5500>  // b.none
  407810:	cmp	w1, #0xc, lsl #12
  407814:	b.eq	407990 <ferror@plt+0x5520>  // b.none
  407818:	cmp	w1, #0x1, lsl #12
  40781c:	b.eq	4079a0 <ferror@plt+0x5530>  // b.none
  407820:	cmp	w1, #0x8, lsl #12
  407824:	b.eq	4079b0 <ferror@plt+0x5540>  // b.none
  407828:	mov	x4, x6
  40782c:	mov	x6, x7
  407830:	mov	x7, x8
  407834:	mov	x8, x9
  407838:	mov	x9, x10
  40783c:	mov	x10, x11
  407840:	mov	x11, x12
  407844:	mov	x12, x13
  407848:	mov	x13, x14
  40784c:	mov	x14, x0
  407850:	b	407860 <ferror@plt+0x53f0>
  407854:	mov	x4, x0
  407858:	mov	w1, #0x6c                  	// #108
  40785c:	strb	w1, [x4], #10
  407860:	tst	x2, #0x100
  407864:	mov	w5, #0x2d                  	// #45
  407868:	mov	w3, #0x72                  	// #114
  40786c:	csel	w3, w3, w5, ne  // ne = any
  407870:	tst	x2, #0x80
  407874:	strb	w3, [x14]
  407878:	mov	w3, #0x77                  	// #119
  40787c:	csel	w3, w3, w5, ne  // ne = any
  407880:	strb	w3, [x13]
  407884:	and	w1, w2, #0x40
  407888:	tbz	w2, #11, 407928 <ferror@plt+0x54b8>
  40788c:	cmp	w1, #0x0
  407890:	mov	w3, #0x53                  	// #83
  407894:	mov	w1, #0x73                  	// #115
  407898:	csel	w1, w1, w3, ne  // ne = any
  40789c:	tst	x2, #0x20
  4078a0:	strb	w1, [x12]
  4078a4:	mov	w5, #0x2d                  	// #45
  4078a8:	mov	w3, #0x72                  	// #114
  4078ac:	csel	w3, w3, w5, ne  // ne = any
  4078b0:	tst	x2, #0x10
  4078b4:	strb	w3, [x11]
  4078b8:	mov	w3, #0x77                  	// #119
  4078bc:	csel	w3, w3, w5, ne  // ne = any
  4078c0:	strb	w3, [x10]
  4078c4:	and	w1, w2, #0x8
  4078c8:	tbz	w2, #10, 407950 <ferror@plt+0x54e0>
  4078cc:	cmp	w1, #0x0
  4078d0:	mov	w3, #0x53                  	// #83
  4078d4:	mov	w1, #0x73                  	// #115
  4078d8:	csel	w1, w1, w3, ne  // ne = any
  4078dc:	tst	x2, #0x4
  4078e0:	strb	w1, [x9]
  4078e4:	mov	w5, #0x2d                  	// #45
  4078e8:	mov	w3, #0x72                  	// #114
  4078ec:	csel	w3, w3, w5, ne  // ne = any
  4078f0:	tst	x2, #0x2
  4078f4:	strb	w3, [x8]
  4078f8:	mov	w3, #0x77                  	// #119
  4078fc:	csel	w3, w3, w5, ne  // ne = any
  407900:	strb	w3, [x7]
  407904:	and	w1, w2, #0x1
  407908:	tbz	w2, #9, 407938 <ferror@plt+0x54c8>
  40790c:	cmp	w1, #0x0
  407910:	mov	w2, #0x54                  	// #84
  407914:	mov	w1, #0x74                  	// #116
  407918:	csel	w1, w1, w2, ne  // ne = any
  40791c:	strb	w1, [x6]
  407920:	strb	wzr, [x4]
  407924:	ret
  407928:	cmp	w1, #0x0
  40792c:	mov	w1, #0x78                  	// #120
  407930:	csel	w1, w1, w5, ne  // ne = any
  407934:	b	40789c <ferror@plt+0x542c>
  407938:	cmp	w1, #0x0
  40793c:	mov	w1, #0x78                  	// #120
  407940:	csel	w1, w1, w5, ne  // ne = any
  407944:	strb	w1, [x6]
  407948:	strb	wzr, [x4]
  40794c:	ret
  407950:	cmp	w1, #0x0
  407954:	mov	w1, #0x78                  	// #120
  407958:	csel	w1, w1, w5, ne  // ne = any
  40795c:	b	4078dc <ferror@plt+0x546c>
  407960:	mov	x4, x0
  407964:	mov	w1, #0x64                  	// #100
  407968:	strb	w1, [x4], #10
  40796c:	b	407860 <ferror@plt+0x53f0>
  407970:	mov	x4, x0
  407974:	mov	w1, #0x62                  	// #98
  407978:	strb	w1, [x4], #10
  40797c:	b	407860 <ferror@plt+0x53f0>
  407980:	mov	x4, x0
  407984:	mov	w1, #0x63                  	// #99
  407988:	strb	w1, [x4], #10
  40798c:	b	407860 <ferror@plt+0x53f0>
  407990:	mov	x4, x0
  407994:	mov	w1, #0x73                  	// #115
  407998:	strb	w1, [x4], #10
  40799c:	b	407860 <ferror@plt+0x53f0>
  4079a0:	mov	x4, x0
  4079a4:	mov	w1, #0x70                  	// #112
  4079a8:	strb	w1, [x4], #10
  4079ac:	b	407860 <ferror@plt+0x53f0>
  4079b0:	mov	x4, x0
  4079b4:	mov	w1, #0x2d                  	// #45
  4079b8:	strb	w1, [x4], #10
  4079bc:	b	407860 <ferror@plt+0x53f0>
  4079c0:	stp	x29, x30, [sp, #-96]!
  4079c4:	mov	x29, sp
  4079c8:	stp	x19, x20, [sp, #16]
  4079cc:	stp	x21, x22, [sp, #32]
  4079d0:	add	x21, sp, #0x38
  4079d4:	mov	x4, x21
  4079d8:	tbz	w0, #1, 4079e8 <ferror@plt+0x5578>
  4079dc:	add	x4, x21, #0x1
  4079e0:	mov	w2, #0x20                  	// #32
  4079e4:	strb	w2, [sp, #56]
  4079e8:	mov	w2, #0xa                   	// #10
  4079ec:	mov	x5, #0x1                   	// #1
  4079f0:	lsl	x3, x5, x2
  4079f4:	cmp	x1, x3
  4079f8:	b.cc	407b0c <ferror@plt+0x569c>  // b.lo, b.ul, b.last
  4079fc:	add	w2, w2, #0xa
  407a00:	cmp	w2, #0x46
  407a04:	b.ne	4079f0 <ferror@plt+0x5580>  // b.any
  407a08:	mov	w19, #0x3c                  	// #60
  407a0c:	mov	w8, #0xcccd                	// #52429
  407a10:	adrp	x6, 409000 <ferror@plt+0x6b90>
  407a14:	movk	w8, #0xcccc, lsl #16
  407a18:	add	x6, x6, #0x8a8
  407a1c:	mov	x5, #0xffffffffffffffff    	// #-1
  407a20:	and	w7, w0, #0x1
  407a24:	umull	x8, w19, w8
  407a28:	lsl	x5, x5, x19
  407a2c:	lsr	x19, x1, x19
  407a30:	bic	x5, x1, x5
  407a34:	mov	w3, w19
  407a38:	lsr	x8, x8, #35
  407a3c:	ldrsb	w1, [x6, w8, sxtw]
  407a40:	strb	w1, [x4]
  407a44:	cmp	w1, #0x42
  407a48:	add	x1, x4, #0x1
  407a4c:	csel	w7, w7, wzr, ne  // ne = any
  407a50:	cbz	w7, 407a60 <ferror@plt+0x55f0>
  407a54:	add	x1, x4, #0x3
  407a58:	mov	w6, #0x4269                	// #17001
  407a5c:	sturh	w6, [x4, #1]
  407a60:	strb	wzr, [x1]
  407a64:	cbz	x5, 407b20 <ferror@plt+0x56b0>
  407a68:	sub	w2, w2, #0x14
  407a6c:	lsr	x2, x5, x2
  407a70:	tbz	w0, #2, 407b54 <ferror@plt+0x56e4>
  407a74:	add	x2, x2, #0x5
  407a78:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407a7c:	movk	x0, #0xcccd
  407a80:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  407a84:	movk	x4, #0x1999, lsl #48
  407a88:	umulh	x20, x2, x0
  407a8c:	lsr	x20, x20, #3
  407a90:	mul	x1, x20, x0
  407a94:	umulh	x0, x20, x0
  407a98:	ror	x1, x1, #1
  407a9c:	lsr	x0, x0, #3
  407aa0:	cmp	x1, x4
  407aa4:	csel	x20, x20, x0, hi  // hi = pmore
  407aa8:	cbz	x20, 407b20 <ferror@plt+0x56b0>
  407aac:	bl	401fe0 <localeconv@plt>
  407ab0:	cbz	x0, 407b84 <ferror@plt+0x5714>
  407ab4:	ldr	x4, [x0]
  407ab8:	cbz	x4, 407b84 <ferror@plt+0x5714>
  407abc:	ldrsb	w1, [x4]
  407ac0:	adrp	x0, 409000 <ferror@plt+0x6b90>
  407ac4:	add	x0, x0, #0x8a0
  407ac8:	cmp	w1, #0x0
  407acc:	csel	x4, x0, x4, eq  // eq = none
  407ad0:	mov	x6, x21
  407ad4:	mov	x5, x20
  407ad8:	mov	w3, w19
  407adc:	adrp	x2, 409000 <ferror@plt+0x6b90>
  407ae0:	add	x2, x2, #0x8b0
  407ae4:	add	x22, sp, #0x40
  407ae8:	mov	x1, #0x20                  	// #32
  407aec:	mov	x0, x22
  407af0:	bl	401fd0 <snprintf@plt>
  407af4:	mov	x0, x22
  407af8:	bl	402160 <strdup@plt>
  407afc:	ldp	x19, x20, [sp, #16]
  407b00:	ldp	x21, x22, [sp, #32]
  407b04:	ldp	x29, x30, [sp], #96
  407b08:	ret
  407b0c:	subs	w19, w2, #0xa
  407b10:	b.ne	407a0c <ferror@plt+0x559c>  // b.any
  407b14:	mov	w3, w1
  407b18:	mov	w0, #0x42                  	// #66
  407b1c:	strh	w0, [x4]
  407b20:	mov	x4, x21
  407b24:	adrp	x2, 409000 <ferror@plt+0x6b90>
  407b28:	add	x2, x2, #0x8c0
  407b2c:	add	x22, sp, #0x40
  407b30:	mov	x1, #0x20                  	// #32
  407b34:	mov	x0, x22
  407b38:	bl	401fd0 <snprintf@plt>
  407b3c:	mov	x0, x22
  407b40:	bl	402160 <strdup@plt>
  407b44:	ldp	x19, x20, [sp, #16]
  407b48:	ldp	x21, x22, [sp, #32]
  407b4c:	ldp	x29, x30, [sp], #96
  407b50:	ret
  407b54:	add	x2, x2, #0x32
  407b58:	mov	x5, #0xf5c3                	// #62915
  407b5c:	movk	x5, #0x5c28, lsl #16
  407b60:	lsr	x20, x2, #2
  407b64:	movk	x5, #0xc28f, lsl #32
  407b68:	movk	x5, #0x28f5, lsl #48
  407b6c:	umulh	x20, x20, x5
  407b70:	lsr	x20, x20, #2
  407b74:	cmp	x20, #0xa
  407b78:	b.ne	407aa8 <ferror@plt+0x5638>  // b.any
  407b7c:	add	w3, w19, #0x1
  407b80:	b	407b20 <ferror@plt+0x56b0>
  407b84:	adrp	x4, 409000 <ferror@plt+0x6b90>
  407b88:	add	x4, x4, #0x8a0
  407b8c:	b	407ad0 <ferror@plt+0x5660>
  407b90:	cbz	x0, 407c8c <ferror@plt+0x581c>
  407b94:	stp	x29, x30, [sp, #-64]!
  407b98:	mov	x29, sp
  407b9c:	stp	x19, x20, [sp, #16]
  407ba0:	mov	x20, x0
  407ba4:	ldrsb	w4, [x0]
  407ba8:	cbz	w4, 407c7c <ferror@plt+0x580c>
  407bac:	cmp	x1, #0x0
  407bb0:	stp	x21, x22, [sp, #32]
  407bb4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  407bb8:	stp	x23, x24, [sp, #48]
  407bbc:	mov	x21, x2
  407bc0:	mov	x23, x1
  407bc4:	mov	x22, x3
  407bc8:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  407bcc:	b.eq	407c74 <ferror@plt+0x5804>  // b.none
  407bd0:	mov	x19, #0x0                   	// #0
  407bd4:	nop
  407bd8:	cmp	w4, #0x2c
  407bdc:	ldrsb	w4, [x20, #1]
  407be0:	b.eq	407c0c <ferror@plt+0x579c>  // b.none
  407be4:	cbz	w4, 407c14 <ferror@plt+0x57a4>
  407be8:	add	x20, x20, #0x1
  407bec:	cmp	x21, x19
  407bf0:	b.hi	407bd8 <ferror@plt+0x5768>  // b.pmore
  407bf4:	mov	w0, #0xfffffffe            	// #-2
  407bf8:	ldp	x19, x20, [sp, #16]
  407bfc:	ldp	x21, x22, [sp, #32]
  407c00:	ldp	x23, x24, [sp, #48]
  407c04:	ldp	x29, x30, [sp], #64
  407c08:	ret
  407c0c:	mov	x24, x20
  407c10:	cbnz	w4, 407c18 <ferror@plt+0x57a8>
  407c14:	add	x24, x20, #0x1
  407c18:	cmp	x0, x24
  407c1c:	b.cs	407c74 <ferror@plt+0x5804>  // b.hs, b.nlast
  407c20:	sub	x1, x24, x0
  407c24:	blr	x22
  407c28:	cmn	w0, #0x1
  407c2c:	b.eq	407c74 <ferror@plt+0x5804>  // b.none
  407c30:	str	w0, [x23, x19, lsl #2]
  407c34:	add	x19, x19, #0x1
  407c38:	ldrsb	w0, [x24]
  407c3c:	cbz	w0, 407c5c <ferror@plt+0x57ec>
  407c40:	mov	x0, x20
  407c44:	ldrsb	w4, [x0, #1]!
  407c48:	cbz	w4, 407c5c <ferror@plt+0x57ec>
  407c4c:	cmp	x21, x19
  407c50:	b.ls	407bf4 <ferror@plt+0x5784>  // b.plast
  407c54:	mov	x20, x0
  407c58:	b	407bd8 <ferror@plt+0x5768>
  407c5c:	mov	w0, w19
  407c60:	ldp	x19, x20, [sp, #16]
  407c64:	ldp	x21, x22, [sp, #32]
  407c68:	ldp	x23, x24, [sp, #48]
  407c6c:	ldp	x29, x30, [sp], #64
  407c70:	ret
  407c74:	ldp	x21, x22, [sp, #32]
  407c78:	ldp	x23, x24, [sp, #48]
  407c7c:	mov	w0, #0xffffffff            	// #-1
  407c80:	ldp	x19, x20, [sp, #16]
  407c84:	ldp	x29, x30, [sp], #64
  407c88:	ret
  407c8c:	mov	w0, #0xffffffff            	// #-1
  407c90:	ret
  407c94:	nop
  407c98:	cbz	x0, 407d14 <ferror@plt+0x58a4>
  407c9c:	stp	x29, x30, [sp, #-32]!
  407ca0:	mov	x29, sp
  407ca4:	str	x19, [sp, #16]
  407ca8:	mov	x19, x3
  407cac:	mov	x3, x4
  407cb0:	cmp	x19, #0x0
  407cb4:	ldrsb	w4, [x0]
  407cb8:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  407cbc:	b.eq	407d0c <ferror@plt+0x589c>  // b.none
  407cc0:	ldr	x5, [x19]
  407cc4:	cmp	x5, x2
  407cc8:	b.hi	407d0c <ferror@plt+0x589c>  // b.pmore
  407ccc:	cmp	w4, #0x2b
  407cd0:	b.eq	407cfc <ferror@plt+0x588c>  // b.none
  407cd4:	str	xzr, [x19]
  407cd8:	bl	407b90 <ferror@plt+0x5720>
  407cdc:	cmp	w0, #0x0
  407ce0:	b.le	407cf0 <ferror@plt+0x5880>
  407ce4:	ldr	x1, [x19]
  407ce8:	add	x1, x1, w0, sxtw
  407cec:	str	x1, [x19]
  407cf0:	ldr	x19, [sp, #16]
  407cf4:	ldp	x29, x30, [sp], #32
  407cf8:	ret
  407cfc:	add	x0, x0, #0x1
  407d00:	add	x1, x1, x5, lsl #2
  407d04:	sub	x2, x2, x5
  407d08:	b	407cd8 <ferror@plt+0x5868>
  407d0c:	mov	w0, #0xffffffff            	// #-1
  407d10:	b	407cf0 <ferror@plt+0x5880>
  407d14:	mov	w0, #0xffffffff            	// #-1
  407d18:	ret
  407d1c:	nop
  407d20:	cmp	x2, #0x0
  407d24:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  407d28:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  407d2c:	b.eq	407e08 <ferror@plt+0x5998>  // b.none
  407d30:	stp	x29, x30, [sp, #-64]!
  407d34:	mov	x29, sp
  407d38:	stp	x19, x20, [sp, #16]
  407d3c:	mov	x20, x2
  407d40:	mov	x19, x0
  407d44:	stp	x21, x22, [sp, #32]
  407d48:	mov	w21, #0x1                   	// #1
  407d4c:	str	x23, [sp, #48]
  407d50:	mov	x23, x1
  407d54:	ldrsb	w3, [x0]
  407d58:	cbz	w3, 407df0 <ferror@plt+0x5980>
  407d5c:	nop
  407d60:	cmp	w3, #0x2c
  407d64:	ldrsb	w3, [x19, #1]
  407d68:	b.eq	407d80 <ferror@plt+0x5910>  // b.none
  407d6c:	cbz	w3, 407dcc <ferror@plt+0x595c>
  407d70:	add	x19, x19, #0x1
  407d74:	cmp	w3, #0x2c
  407d78:	ldrsb	w3, [x19, #1]
  407d7c:	b.ne	407d6c <ferror@plt+0x58fc>  // b.any
  407d80:	mov	x22, x19
  407d84:	cbz	w3, 407dcc <ferror@plt+0x595c>
  407d88:	cmp	x0, x22
  407d8c:	b.cs	407dd8 <ferror@plt+0x5968>  // b.hs, b.nlast
  407d90:	sub	x1, x22, x0
  407d94:	blr	x20
  407d98:	tbnz	w0, #31, 407ddc <ferror@plt+0x596c>
  407d9c:	asr	w2, w0, #3
  407da0:	and	w0, w0, #0x7
  407da4:	lsl	w0, w21, w0
  407da8:	ldrb	w1, [x23, w2, sxtw]
  407dac:	orr	w0, w0, w1
  407db0:	strb	w0, [x23, w2, sxtw]
  407db4:	ldrsb	w0, [x22]
  407db8:	cbz	w0, 407df0 <ferror@plt+0x5980>
  407dbc:	ldrsb	w3, [x19, #1]!
  407dc0:	cbz	w3, 407df0 <ferror@plt+0x5980>
  407dc4:	mov	x0, x19
  407dc8:	b	407d60 <ferror@plt+0x58f0>
  407dcc:	add	x22, x19, #0x1
  407dd0:	cmp	x0, x22
  407dd4:	b.cc	407d90 <ferror@plt+0x5920>  // b.lo, b.ul, b.last
  407dd8:	mov	w0, #0xffffffff            	// #-1
  407ddc:	ldp	x19, x20, [sp, #16]
  407de0:	ldp	x21, x22, [sp, #32]
  407de4:	ldr	x23, [sp, #48]
  407de8:	ldp	x29, x30, [sp], #64
  407dec:	ret
  407df0:	mov	w0, #0x0                   	// #0
  407df4:	ldp	x19, x20, [sp, #16]
  407df8:	ldp	x21, x22, [sp, #32]
  407dfc:	ldr	x23, [sp, #48]
  407e00:	ldp	x29, x30, [sp], #64
  407e04:	ret
  407e08:	mov	w0, #0xffffffea            	// #-22
  407e0c:	ret
  407e10:	cmp	x2, #0x0
  407e14:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  407e18:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  407e1c:	b.eq	407edc <ferror@plt+0x5a6c>  // b.none
  407e20:	stp	x29, x30, [sp, #-48]!
  407e24:	mov	x29, sp
  407e28:	stp	x19, x20, [sp, #16]
  407e2c:	mov	x19, x0
  407e30:	stp	x21, x22, [sp, #32]
  407e34:	mov	x21, x2
  407e38:	mov	x22, x1
  407e3c:	ldrsb	w3, [x0]
  407e40:	cbz	w3, 407ec8 <ferror@plt+0x5a58>
  407e44:	nop
  407e48:	cmp	w3, #0x2c
  407e4c:	ldrsb	w3, [x19, #1]
  407e50:	b.eq	407e68 <ferror@plt+0x59f8>  // b.none
  407e54:	cbz	w3, 407ea8 <ferror@plt+0x5a38>
  407e58:	add	x19, x19, #0x1
  407e5c:	cmp	w3, #0x2c
  407e60:	ldrsb	w3, [x19, #1]
  407e64:	b.ne	407e54 <ferror@plt+0x59e4>  // b.any
  407e68:	mov	x20, x19
  407e6c:	cbz	w3, 407ea8 <ferror@plt+0x5a38>
  407e70:	cmp	x0, x20
  407e74:	b.cs	407eb4 <ferror@plt+0x5a44>  // b.hs, b.nlast
  407e78:	sub	x1, x20, x0
  407e7c:	blr	x21
  407e80:	tbnz	x0, #63, 407eb8 <ferror@plt+0x5a48>
  407e84:	ldr	x2, [x22]
  407e88:	orr	x0, x2, x0
  407e8c:	str	x0, [x22]
  407e90:	ldrsb	w0, [x20]
  407e94:	cbz	w0, 407ec8 <ferror@plt+0x5a58>
  407e98:	ldrsb	w3, [x19, #1]!
  407e9c:	cbz	w3, 407ec8 <ferror@plt+0x5a58>
  407ea0:	mov	x0, x19
  407ea4:	b	407e48 <ferror@plt+0x59d8>
  407ea8:	add	x20, x19, #0x1
  407eac:	cmp	x0, x20
  407eb0:	b.cc	407e78 <ferror@plt+0x5a08>  // b.lo, b.ul, b.last
  407eb4:	mov	w0, #0xffffffff            	// #-1
  407eb8:	ldp	x19, x20, [sp, #16]
  407ebc:	ldp	x21, x22, [sp, #32]
  407ec0:	ldp	x29, x30, [sp], #48
  407ec4:	ret
  407ec8:	mov	w0, #0x0                   	// #0
  407ecc:	ldp	x19, x20, [sp, #16]
  407ed0:	ldp	x21, x22, [sp, #32]
  407ed4:	ldp	x29, x30, [sp], #48
  407ed8:	ret
  407edc:	mov	w0, #0xffffffea            	// #-22
  407ee0:	ret
  407ee4:	nop
  407ee8:	stp	x29, x30, [sp, #-80]!
  407eec:	mov	x29, sp
  407ef0:	str	xzr, [sp, #72]
  407ef4:	cbz	x0, 407f88 <ferror@plt+0x5b18>
  407ef8:	stp	x19, x20, [sp, #16]
  407efc:	mov	x19, x0
  407f00:	mov	x20, x2
  407f04:	stp	x21, x22, [sp, #32]
  407f08:	mov	w21, w3
  407f0c:	stp	x23, x24, [sp, #48]
  407f10:	mov	x23, x1
  407f14:	str	w3, [x1]
  407f18:	str	w3, [x2]
  407f1c:	bl	4023e0 <__errno_location@plt>
  407f20:	str	wzr, [x0]
  407f24:	mov	x22, x0
  407f28:	ldrsb	w0, [x19]
  407f2c:	cmp	w0, #0x3a
  407f30:	b.eq	407f94 <ferror@plt+0x5b24>  // b.none
  407f34:	add	x24, sp, #0x48
  407f38:	mov	x0, x19
  407f3c:	mov	x1, x24
  407f40:	mov	w2, #0xa                   	// #10
  407f44:	bl	402240 <strtol@plt>
  407f48:	str	w0, [x23]
  407f4c:	str	w0, [x20]
  407f50:	ldr	w0, [x22]
  407f54:	cbnz	w0, 407fcc <ferror@plt+0x5b5c>
  407f58:	ldr	x2, [sp, #72]
  407f5c:	cmp	x2, #0x0
  407f60:	ccmp	x2, x19, #0x4, ne  // ne = any
  407f64:	b.eq	407fcc <ferror@plt+0x5b5c>  // b.none
  407f68:	ldrsb	w3, [x2]
  407f6c:	cmp	w3, #0x3a
  407f70:	b.eq	407fe0 <ferror@plt+0x5b70>  // b.none
  407f74:	cmp	w3, #0x2d
  407f78:	b.eq	407ffc <ferror@plt+0x5b8c>  // b.none
  407f7c:	ldp	x19, x20, [sp, #16]
  407f80:	ldp	x21, x22, [sp, #32]
  407f84:	ldp	x23, x24, [sp, #48]
  407f88:	mov	w0, #0x0                   	// #0
  407f8c:	ldp	x29, x30, [sp], #80
  407f90:	ret
  407f94:	add	x19, x19, #0x1
  407f98:	add	x1, sp, #0x48
  407f9c:	mov	x0, x19
  407fa0:	mov	w2, #0xa                   	// #10
  407fa4:	bl	402240 <strtol@plt>
  407fa8:	str	w0, [x20]
  407fac:	ldr	w0, [x22]
  407fb0:	cbnz	w0, 407fcc <ferror@plt+0x5b5c>
  407fb4:	ldr	x0, [sp, #72]
  407fb8:	cbz	x0, 407fcc <ferror@plt+0x5b5c>
  407fbc:	ldrsb	w1, [x0]
  407fc0:	cmp	w1, #0x0
  407fc4:	ccmp	x0, x19, #0x4, eq  // eq = none
  407fc8:	b.ne	407f7c <ferror@plt+0x5b0c>  // b.any
  407fcc:	mov	w0, #0xffffffff            	// #-1
  407fd0:	ldp	x19, x20, [sp, #16]
  407fd4:	ldp	x21, x22, [sp, #32]
  407fd8:	ldp	x23, x24, [sp, #48]
  407fdc:	b	407f8c <ferror@plt+0x5b1c>
  407fe0:	ldrsb	w1, [x2, #1]
  407fe4:	cbnz	w1, 407ffc <ferror@plt+0x5b8c>
  407fe8:	ldp	x23, x24, [sp, #48]
  407fec:	str	w21, [x20]
  407ff0:	ldp	x19, x20, [sp, #16]
  407ff4:	ldp	x21, x22, [sp, #32]
  407ff8:	b	407f8c <ferror@plt+0x5b1c>
  407ffc:	str	wzr, [x22]
  408000:	add	x19, x2, #0x1
  408004:	mov	x1, x24
  408008:	mov	x0, x19
  40800c:	mov	w2, #0xa                   	// #10
  408010:	str	xzr, [sp, #72]
  408014:	bl	402240 <strtol@plt>
  408018:	str	w0, [x20]
  40801c:	ldr	w0, [x22]
  408020:	cbz	w0, 407fb4 <ferror@plt+0x5b44>
  408024:	b	407fcc <ferror@plt+0x5b5c>
  408028:	cmp	x1, #0x0
  40802c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  408030:	b.eq	408104 <ferror@plt+0x5c94>  // b.none
  408034:	stp	x29, x30, [sp, #-80]!
  408038:	mov	x29, sp
  40803c:	stp	x19, x20, [sp, #16]
  408040:	mov	x19, x1
  408044:	stp	x21, x22, [sp, #32]
  408048:	add	x22, sp, #0x48
  40804c:	str	x23, [sp, #48]
  408050:	add	x23, sp, #0x40
  408054:	b	408078 <ferror@plt+0x5c08>
  408058:	cmp	x20, #0x0
  40805c:	add	x19, x3, x4
  408060:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  408064:	ccmp	x21, x4, #0x0, ne  // ne = any
  408068:	b.ne	4080ec <ferror@plt+0x5c7c>  // b.any
  40806c:	bl	4020b0 <strncmp@plt>
  408070:	cbnz	w0, 4080ec <ferror@plt+0x5c7c>
  408074:	add	x0, x20, x21
  408078:	mov	x1, x23
  40807c:	bl	406a20 <ferror@plt+0x45b0>
  408080:	mov	x1, x22
  408084:	mov	x20, x0
  408088:	mov	x0, x19
  40808c:	bl	406a20 <ferror@plt+0x45b0>
  408090:	ldp	x21, x4, [sp, #64]
  408094:	mov	x3, x0
  408098:	mov	x1, x3
  40809c:	mov	x0, x20
  4080a0:	mov	x2, x21
  4080a4:	adds	x5, x21, x4
  4080a8:	b.eq	4080d4 <ferror@plt+0x5c64>  // b.none
  4080ac:	cmp	x5, #0x1
  4080b0:	b.ne	408058 <ferror@plt+0x5be8>  // b.any
  4080b4:	cbz	x20, 4080c4 <ferror@plt+0x5c54>
  4080b8:	ldrsb	w5, [x20]
  4080bc:	cmp	w5, #0x2f
  4080c0:	b.eq	4080d4 <ferror@plt+0x5c64>  // b.none
  4080c4:	cbz	x3, 4080ec <ferror@plt+0x5c7c>
  4080c8:	ldrsb	w5, [x3]
  4080cc:	cmp	w5, #0x2f
  4080d0:	b.ne	408058 <ferror@plt+0x5be8>  // b.any
  4080d4:	mov	w0, #0x1                   	// #1
  4080d8:	ldp	x19, x20, [sp, #16]
  4080dc:	ldp	x21, x22, [sp, #32]
  4080e0:	ldr	x23, [sp, #48]
  4080e4:	ldp	x29, x30, [sp], #80
  4080e8:	ret
  4080ec:	mov	w0, #0x0                   	// #0
  4080f0:	ldp	x19, x20, [sp, #16]
  4080f4:	ldp	x21, x22, [sp, #32]
  4080f8:	ldr	x23, [sp, #48]
  4080fc:	ldp	x29, x30, [sp], #80
  408100:	ret
  408104:	mov	w0, #0x0                   	// #0
  408108:	ret
  40810c:	nop
  408110:	stp	x29, x30, [sp, #-64]!
  408114:	mov	x29, sp
  408118:	stp	x19, x20, [sp, #16]
  40811c:	mov	x19, x1
  408120:	orr	x1, x0, x1
  408124:	cbz	x1, 4081a4 <ferror@plt+0x5d34>
  408128:	stp	x21, x22, [sp, #32]
  40812c:	mov	x20, x0
  408130:	mov	x21, x2
  408134:	cbz	x0, 4081b8 <ferror@plt+0x5d48>
  408138:	cbz	x19, 4081d0 <ferror@plt+0x5d60>
  40813c:	stp	x23, x24, [sp, #48]
  408140:	bl	401ea0 <strlen@plt>
  408144:	mov	x23, x0
  408148:	mvn	x0, x0
  40814c:	mov	x22, #0x0                   	// #0
  408150:	cmp	x21, x0
  408154:	b.hi	40818c <ferror@plt+0x5d1c>  // b.pmore
  408158:	add	x24, x21, x23
  40815c:	add	x0, x24, #0x1
  408160:	bl	402060 <malloc@plt>
  408164:	mov	x22, x0
  408168:	cbz	x0, 40818c <ferror@plt+0x5d1c>
  40816c:	mov	x1, x20
  408170:	mov	x2, x23
  408174:	bl	401e70 <memcpy@plt>
  408178:	mov	x2, x21
  40817c:	mov	x1, x19
  408180:	add	x0, x22, x23
  408184:	bl	401e70 <memcpy@plt>
  408188:	strb	wzr, [x22, x24]
  40818c:	mov	x0, x22
  408190:	ldp	x19, x20, [sp, #16]
  408194:	ldp	x21, x22, [sp, #32]
  408198:	ldp	x23, x24, [sp, #48]
  40819c:	ldp	x29, x30, [sp], #64
  4081a0:	ret
  4081a4:	ldp	x19, x20, [sp, #16]
  4081a8:	adrp	x0, 408000 <ferror@plt+0x5b90>
  4081ac:	ldp	x29, x30, [sp], #64
  4081b0:	add	x0, x0, #0xe50
  4081b4:	b	402160 <strdup@plt>
  4081b8:	mov	x0, x19
  4081bc:	mov	x1, x2
  4081c0:	ldp	x19, x20, [sp, #16]
  4081c4:	ldp	x21, x22, [sp, #32]
  4081c8:	ldp	x29, x30, [sp], #64
  4081cc:	b	4022b0 <strndup@plt>
  4081d0:	ldp	x19, x20, [sp, #16]
  4081d4:	ldp	x21, x22, [sp, #32]
  4081d8:	ldp	x29, x30, [sp], #64
  4081dc:	b	402160 <strdup@plt>
  4081e0:	stp	x29, x30, [sp, #-32]!
  4081e4:	mov	x2, #0x0                   	// #0
  4081e8:	mov	x29, sp
  4081ec:	stp	x19, x20, [sp, #16]
  4081f0:	mov	x20, x0
  4081f4:	mov	x19, x1
  4081f8:	cbz	x1, 408208 <ferror@plt+0x5d98>
  4081fc:	mov	x0, x1
  408200:	bl	401ea0 <strlen@plt>
  408204:	mov	x2, x0
  408208:	mov	x1, x19
  40820c:	mov	x0, x20
  408210:	ldp	x19, x20, [sp, #16]
  408214:	ldp	x29, x30, [sp], #32
  408218:	b	408110 <ferror@plt+0x5ca0>
  40821c:	nop
  408220:	stp	x29, x30, [sp, #-288]!
  408224:	mov	w9, #0xffffffd0            	// #-48
  408228:	mov	w8, #0xffffff80            	// #-128
  40822c:	mov	x29, sp
  408230:	add	x10, sp, #0xf0
  408234:	add	x11, sp, #0x120
  408238:	stp	x11, x11, [sp, #80]
  40823c:	str	x10, [sp, #96]
  408240:	stp	w9, w8, [sp, #104]
  408244:	ldp	x10, x11, [sp, #80]
  408248:	str	x19, [sp, #16]
  40824c:	ldp	x8, x9, [sp, #96]
  408250:	mov	x19, x0
  408254:	add	x0, sp, #0x48
  408258:	stp	x10, x11, [sp, #32]
  40825c:	stp	x8, x9, [sp, #48]
  408260:	str	q0, [sp, #112]
  408264:	str	q1, [sp, #128]
  408268:	str	q2, [sp, #144]
  40826c:	str	q3, [sp, #160]
  408270:	str	q4, [sp, #176]
  408274:	str	q5, [sp, #192]
  408278:	str	q6, [sp, #208]
  40827c:	str	q7, [sp, #224]
  408280:	stp	x2, x3, [sp, #240]
  408284:	add	x2, sp, #0x20
  408288:	stp	x4, x5, [sp, #256]
  40828c:	stp	x6, x7, [sp, #272]
  408290:	bl	4022a0 <vasprintf@plt>
  408294:	tbnz	w0, #31, 4082c4 <ferror@plt+0x5e54>
  408298:	ldr	x1, [sp, #72]
  40829c:	sxtw	x2, w0
  4082a0:	mov	x0, x19
  4082a4:	bl	408110 <ferror@plt+0x5ca0>
  4082a8:	mov	x19, x0
  4082ac:	ldr	x0, [sp, #72]
  4082b0:	bl	402260 <free@plt>
  4082b4:	mov	x0, x19
  4082b8:	ldr	x19, [sp, #16]
  4082bc:	ldp	x29, x30, [sp], #288
  4082c0:	ret
  4082c4:	mov	x19, #0x0                   	// #0
  4082c8:	mov	x0, x19
  4082cc:	ldr	x19, [sp, #16]
  4082d0:	ldp	x29, x30, [sp], #288
  4082d4:	ret
  4082d8:	stp	x29, x30, [sp, #-80]!
  4082dc:	mov	x29, sp
  4082e0:	stp	x21, x22, [sp, #32]
  4082e4:	ldr	x21, [x0]
  4082e8:	stp	x19, x20, [sp, #16]
  4082ec:	mov	x19, x0
  4082f0:	ldrsb	w0, [x21]
  4082f4:	cbz	w0, 408438 <ferror@plt+0x5fc8>
  4082f8:	mov	x0, x21
  4082fc:	mov	x22, x2
  408300:	stp	x23, x24, [sp, #48]
  408304:	mov	x24, x1
  408308:	mov	w23, w3
  40830c:	mov	x1, x2
  408310:	bl	4022c0 <strspn@plt>
  408314:	add	x20, x21, x0
  408318:	ldrsb	w21, [x21, x0]
  40831c:	cbz	w21, 4083fc <ferror@plt+0x5f8c>
  408320:	cbz	w23, 4083a4 <ferror@plt+0x5f34>
  408324:	adrp	x0, 409000 <ferror@plt+0x6b90>
  408328:	mov	w1, w21
  40832c:	add	x0, x0, #0x8c8
  408330:	bl	4022d0 <strchr@plt>
  408334:	cbz	x0, 4083d4 <ferror@plt+0x5f64>
  408338:	add	x1, sp, #0x48
  40833c:	add	x23, x20, #0x1
  408340:	mov	x0, x23
  408344:	strb	w21, [sp, #72]
  408348:	strb	wzr, [sp, #73]
  40834c:	bl	406aa8 <ferror@plt+0x4638>
  408350:	add	x1, x20, x0
  408354:	str	x0, [x24]
  408358:	ldrsb	w1, [x1, #1]
  40835c:	cmp	w1, #0x0
  408360:	ccmp	w21, w1, #0x0, ne  // ne = any
  408364:	b.ne	4083fc <ferror@plt+0x5f8c>  // b.any
  408368:	add	x0, x0, #0x2
  40836c:	add	x21, x20, x0
  408370:	ldrsb	w1, [x20, x0]
  408374:	cbz	w1, 408384 <ferror@plt+0x5f14>
  408378:	mov	x0, x22
  40837c:	bl	4022d0 <strchr@plt>
  408380:	cbz	x0, 4083fc <ferror@plt+0x5f8c>
  408384:	mov	x20, x23
  408388:	ldp	x23, x24, [sp, #48]
  40838c:	str	x21, [x19]
  408390:	mov	x0, x20
  408394:	ldp	x19, x20, [sp, #16]
  408398:	ldp	x21, x22, [sp, #32]
  40839c:	ldp	x29, x30, [sp], #80
  4083a0:	ret
  4083a4:	mov	x1, x22
  4083a8:	mov	x0, x20
  4083ac:	bl	4023a0 <strcspn@plt>
  4083b0:	str	x0, [x24]
  4083b4:	add	x0, x20, x0
  4083b8:	ldp	x23, x24, [sp, #48]
  4083bc:	str	x0, [x19]
  4083c0:	mov	x0, x20
  4083c4:	ldp	x19, x20, [sp, #16]
  4083c8:	ldp	x21, x22, [sp, #32]
  4083cc:	ldp	x29, x30, [sp], #80
  4083d0:	ret
  4083d4:	mov	x1, x22
  4083d8:	mov	x0, x20
  4083dc:	bl	406aa8 <ferror@plt+0x4638>
  4083e0:	str	x0, [x24]
  4083e4:	add	x21, x20, x0
  4083e8:	ldrsb	w1, [x20, x0]
  4083ec:	cbz	w1, 40841c <ferror@plt+0x5fac>
  4083f0:	mov	x0, x22
  4083f4:	bl	4022d0 <strchr@plt>
  4083f8:	cbnz	x0, 40841c <ferror@plt+0x5fac>
  4083fc:	ldp	x23, x24, [sp, #48]
  408400:	str	x20, [x19]
  408404:	mov	x20, #0x0                   	// #0
  408408:	mov	x0, x20
  40840c:	ldp	x19, x20, [sp, #16]
  408410:	ldp	x21, x22, [sp, #32]
  408414:	ldp	x29, x30, [sp], #80
  408418:	ret
  40841c:	ldp	x23, x24, [sp, #48]
  408420:	str	x21, [x19]
  408424:	mov	x0, x20
  408428:	ldp	x19, x20, [sp, #16]
  40842c:	ldp	x21, x22, [sp, #32]
  408430:	ldp	x29, x30, [sp], #80
  408434:	ret
  408438:	mov	x20, #0x0                   	// #0
  40843c:	mov	x0, x20
  408440:	ldp	x19, x20, [sp, #16]
  408444:	ldp	x21, x22, [sp, #32]
  408448:	ldp	x29, x30, [sp], #80
  40844c:	ret
  408450:	stp	x29, x30, [sp, #-32]!
  408454:	mov	x29, sp
  408458:	str	x19, [sp, #16]
  40845c:	mov	x19, x0
  408460:	b	40846c <ferror@plt+0x5ffc>
  408464:	cmp	w0, #0xa
  408468:	b.eq	40848c <ferror@plt+0x601c>  // b.none
  40846c:	mov	x0, x19
  408470:	bl	4020e0 <fgetc@plt>
  408474:	cmn	w0, #0x1
  408478:	b.ne	408464 <ferror@plt+0x5ff4>  // b.any
  40847c:	mov	w0, #0x1                   	// #1
  408480:	ldr	x19, [sp, #16]
  408484:	ldp	x29, x30, [sp], #32
  408488:	ret
  40848c:	mov	w0, #0x0                   	// #0
  408490:	ldr	x19, [sp, #16]
  408494:	ldp	x29, x30, [sp], #32
  408498:	ret
  40849c:	nop
  4084a0:	stp	x29, x30, [sp, #-64]!
  4084a4:	mov	x29, sp
  4084a8:	stp	x19, x20, [sp, #16]
  4084ac:	adrp	x20, 41b000 <ferror@plt+0x18b90>
  4084b0:	add	x20, x20, #0xdd0
  4084b4:	stp	x21, x22, [sp, #32]
  4084b8:	adrp	x21, 41b000 <ferror@plt+0x18b90>
  4084bc:	add	x21, x21, #0xdc8
  4084c0:	sub	x20, x20, x21
  4084c4:	mov	w22, w0
  4084c8:	stp	x23, x24, [sp, #48]
  4084cc:	mov	x23, x1
  4084d0:	mov	x24, x2
  4084d4:	bl	401e38 <memcpy@plt-0x38>
  4084d8:	cmp	xzr, x20, asr #3
  4084dc:	b.eq	408508 <ferror@plt+0x6098>  // b.none
  4084e0:	asr	x20, x20, #3
  4084e4:	mov	x19, #0x0                   	// #0
  4084e8:	ldr	x3, [x21, x19, lsl #3]
  4084ec:	mov	x2, x24
  4084f0:	add	x19, x19, #0x1
  4084f4:	mov	x1, x23
  4084f8:	mov	w0, w22
  4084fc:	blr	x3
  408500:	cmp	x20, x19
  408504:	b.ne	4084e8 <ferror@plt+0x6078>  // b.any
  408508:	ldp	x19, x20, [sp, #16]
  40850c:	ldp	x21, x22, [sp, #32]
  408510:	ldp	x23, x24, [sp, #48]
  408514:	ldp	x29, x30, [sp], #64
  408518:	ret
  40851c:	nop
  408520:	ret
  408524:	nop
  408528:	adrp	x2, 41c000 <ferror@plt+0x19b90>
  40852c:	mov	x1, #0x0                   	// #0
  408530:	ldr	x2, [x2, #784]
  408534:	b	401f70 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000408538 <.fini>:
  408538:	stp	x29, x30, [sp, #-16]!
  40853c:	mov	x29, sp
  408540:	ldp	x29, x30, [sp], #16
  408544:	ret
