

================================================================
== Vivado HLS Report for 'digitrec_kernel'
================================================================
* Date:           Sat Oct 27 03:57:00 2018

* Version:        2018.2_AR71275_op (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        digitrec_kernel
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.920|        1.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  414077|  414077|  414077|  414077|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+--------+--------+----------+-----------+-----------+-------+----------+
        |            |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- init_L    |      44|      44|        16|          1|          1|     30|    yes   |
        |- diff_L    |   18001|   18001|         3|          1|          1|  18000|    yes   |
        |- dis_L     |   18003|   18003|         5|          1|          1|  18000|    yes   |
        |- update_L  |  378015|  378015|        37|         21|          1|  18000|    yes   |
        +------------+--------+--------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 5
  * Pipeline-3: initiation interval (II) = 21, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 72
* Pipeline : 4
  Pipeline-0 : II = 1, D = 16, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
  Pipeline-1 : II = 1, D = 3, States = { 25 26 27 }
  Pipeline-2 : II = 1, D = 5, States = { 29 30 31 32 33 }
  Pipeline-3 : II = 21, D = 37, States = { 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	18  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	2  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	28  / (exitcond_flatten1)
	26  / (!exitcond_flatten1)
26 --> 
	27  / true
27 --> 
	25  / true
28 --> 
	29  / true
29 --> 
	34  / (exitcond_flatten2)
	30  / (!exitcond_flatten2)
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	29  / true
34 --> 
	35  / true
35 --> 
	72  / (exitcond_flatten3)
	36  / (!exitcond_flatten3)
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	35  / true
72 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 73 [1/1] (1.00ns)   --->   "%knn_mat_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %knn_mat)"   --->   Operation 73 'read' 'knn_mat_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 74 [1/1] (1.00ns)   --->   "%train_images_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %train_images)"   --->   Operation 74 'read' 'train_images_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 75 [1/1] (1.00ns)   --->   "%test_image_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %test_image)"   --->   Operation 75 'read' 'test_image_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%train_images1 = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %train_images_read, i32 3, i32 63)"   --->   Operation 76 'partselect' 'train_images1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_1 = zext i61 %train_images1 to i64"   --->   Operation 77 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i64* %gmem, i64 %tmp_1"   --->   Operation 78 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem2), !map !24"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %gmem), !map !28"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %test_image) nounwind, !map !32"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @digitrec_kernel_str) nounwind"   --->   Operation 82 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%temp = alloca [18000 x i64], align 16" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:89]   --->   Operation 83 'alloca' 'temp' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 18000> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %gmem, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str6, [6 x i8]* @p_str7, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:70]   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %gmem2, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str8, [6 x i8]* @p_str7, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:71]   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %test_image, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:72]   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %train_images, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:73]   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %knn_mat, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:74]   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:75]   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.60ns)   --->   "br label %1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:81]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.56>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ 0, %0 ], [ %indvar_flatten_next, %BurstBB29 ]"   --->   Operation 91 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%x = phi i4 [ 0, %0 ], [ %x_mid2, %BurstBB29 ]" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:82]   --->   Operation 92 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%y = phi i2 [ 0, %0 ], [ %y_1, %BurstBB29 ]"   --->   Operation 93 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%x_cast = zext i4 %x to i7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:81]   --->   Operation 94 'zext' 'x_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_shl = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %x, i2 0)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84]   --->   Operation 95 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i6 %p_shl to i7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84]   --->   Operation 96 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.70ns)   --->   "%tmp = sub i7 %p_shl_cast, %x_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84]   --->   Operation 97 'sub' 'tmp' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind"   --->   Operation 98 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.63ns)   --->   "%exitcond_flatten = icmp eq i5 %indvar_flatten, -2"   --->   Operation 99 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.70ns)   --->   "%indvar_flatten_next = add i5 %indvar_flatten, 1"   --->   Operation 100 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader13.preheader.preheader, label %.reset"   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.34ns)   --->   "%exitcond = icmp eq i2 %y, -1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:82]   --->   Operation 102 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.70ns)   --->   "%x_s = add i4 %x, 1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:81]   --->   Operation 103 'add' 'x_s' <Predicate = (!exitcond_flatten)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%x_cast_mid1 = zext i4 %x_s to i7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:81]   --->   Operation 104 'zext' 'x_cast_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_shl_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %x_s, i2 0)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84]   --->   Operation 105 'bitconcatenate' 'p_shl_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i6 %p_shl_mid1 to i7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84]   --->   Operation 106 'zext' 'p_shl_cast_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.70ns)   --->   "%tmp_mid1 = sub i7 %p_shl_cast_mid1, %x_cast_mid1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84]   --->   Operation 107 'sub' 'tmp_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node knn_mat4_sum5)   --->   "%tmp_mid2 = select i1 %exitcond, i7 %tmp_mid1, i7 %tmp" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84]   --->   Operation 108 'select' 'tmp_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node knn_mat4_sum5)   --->   "%tmp_30_mid2_v = sext i7 %tmp_mid2 to i32" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84]   --->   Operation 109 'sext' 'tmp_30_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node knn_mat4_sum5)   --->   "%tmp_30_mid2 = zext i32 %tmp_30_mid2_v to i64" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84]   --->   Operation 110 'zext' 'tmp_30_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.35ns)   --->   "%x_mid2 = select i1 %exitcond, i4 %x_s, i4 %x" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:82]   --->   Operation 111 'select' 'x_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (1.14ns) (out node of the LUT)   --->   "%knn_mat4_sum5 = add i64 %tmp_30_mid2, %knn_mat_read" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84]   --->   Operation 112 'add' 'knn_mat4_sum5' <Predicate = (!exitcond_flatten)> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr inbounds i8* %gmem2, i64 %knn_mat4_sum5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84]   --->   Operation 113 'getelementptr' 'gmem2_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 114 [9/9] (0.83ns)   --->   "%tmp_3 = urem i5 %indvar_flatten, 3"   --->   Operation 114 'urem' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.83> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.43ns)   --->   "%y_op = add i2 %y, 1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:82]   --->   Operation 115 'add' 'y_op' <Predicate = (!exitcond_flatten)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.27ns)   --->   "%y_1 = select i1 %exitcond, i2 1, i2 %y_op" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:82]   --->   Operation 116 'select' 'y_1' <Predicate = (!exitcond_flatten)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 117 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.83>
ST_3 : Operation 118 [8/9] (0.83ns)   --->   "%tmp_3 = urem i5 %indvar_flatten, 3"   --->   Operation 118 'urem' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.83> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [9/9] (0.83ns)   --->   "%tmp_14 = urem i5 %indvar_flatten_next, 3"   --->   Operation 119 'urem' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 0.83> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.83>
ST_4 : Operation 120 [7/9] (0.83ns)   --->   "%tmp_3 = urem i5 %indvar_flatten, 3"   --->   Operation 120 'urem' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.83> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [8/9] (0.83ns)   --->   "%tmp_14 = urem i5 %indvar_flatten_next, 3"   --->   Operation 121 'urem' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 0.83> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.83>
ST_5 : Operation 122 [6/9] (0.83ns)   --->   "%tmp_3 = urem i5 %indvar_flatten, 3"   --->   Operation 122 'urem' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.83> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [7/9] (0.83ns)   --->   "%tmp_14 = urem i5 %indvar_flatten_next, 3"   --->   Operation 123 'urem' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 0.83> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.83>
ST_6 : Operation 124 [5/9] (0.83ns)   --->   "%tmp_3 = urem i5 %indvar_flatten, 3"   --->   Operation 124 'urem' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.83> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [6/9] (0.83ns)   --->   "%tmp_14 = urem i5 %indvar_flatten_next, 3"   --->   Operation 125 'urem' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 0.83> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.83>
ST_7 : Operation 126 [4/9] (0.83ns)   --->   "%tmp_3 = urem i5 %indvar_flatten, 3"   --->   Operation 126 'urem' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.83> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [5/9] (0.83ns)   --->   "%tmp_14 = urem i5 %indvar_flatten_next, 3"   --->   Operation 127 'urem' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 0.83> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.83>
ST_8 : Operation 128 [3/9] (0.83ns)   --->   "%tmp_3 = urem i5 %indvar_flatten, 3"   --->   Operation 128 'urem' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.83> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [4/9] (0.83ns)   --->   "%tmp_14 = urem i5 %indvar_flatten_next, 3"   --->   Operation 129 'urem' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 0.83> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.83>
ST_9 : Operation 130 [2/9] (0.83ns)   --->   "%tmp_3 = urem i5 %indvar_flatten, 3"   --->   Operation 130 'urem' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.83> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [3/9] (0.83ns)   --->   "%tmp_14 = urem i5 %indvar_flatten_next, 3"   --->   Operation 131 'urem' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 0.83> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.33>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @init_L_str)"   --->   Operation 132 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind"   --->   Operation 133 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 134 [1/9] (0.83ns)   --->   "%tmp_3 = urem i5 %indvar_flatten, 3"   --->   Operation 134 'urem' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.83> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.49ns)   --->   "%tmp_4 = icmp eq i5 %tmp_3, 0"   --->   Operation 135 'icmp' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %ReqBB, label %BurstBB"   --->   Operation 136 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 137 [2/9] (0.83ns)   --->   "%tmp_14 = urem i5 %indvar_flatten_next, 3"   --->   Operation 137 'urem' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 0.83> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 138 [1/1] (2.92ns)   --->   "%gmem2_addr_1_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %gmem2_addr, i32 3)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84]   --->   Operation 138 'writereq' 'gmem2_addr_1_wr_req' <Predicate = (tmp_4)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "br label %BurstBB"   --->   Operation 139 'br' <Predicate = (tmp_4)> <Delay = 0.00>
ST_11 : Operation 140 [1/9] (0.83ns)   --->   "%tmp_14 = urem i5 %indvar_flatten_next, 3"   --->   Operation 140 'urem' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 0.83> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.49ns)   --->   "%tmp_15 = icmp eq i5 %tmp_14, 0"   --->   Operation 141 'icmp' 'tmp_15' <Predicate = (!exitcond_flatten)> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %tmp_15, label %RespBB, label %BurstBB29"   --->   Operation 142 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 143 [1/1] (2.92ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %gmem2_addr, i8 50, i1 true)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84]   --->   Operation 143 'write' <Predicate = (!exitcond_flatten)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 144 [5/5] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem2_addr)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84]   --->   Operation 144 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = (tmp_15)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 145 [4/5] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem2_addr)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84]   --->   Operation 145 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = (tmp_15)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.92>
ST_15 : Operation 146 [3/5] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem2_addr)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84]   --->   Operation 146 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = (tmp_15)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.92>
ST_16 : Operation 147 [2/5] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem2_addr)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84]   --->   Operation 147 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = (tmp_15)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.92>
ST_17 : Operation 148 [1/5] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem2_addr)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84]   --->   Operation 148 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = (tmp_15)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "br label %BurstBB29"   --->   Operation 149 'br' <Predicate = (tmp_15)> <Delay = 0.00>

State 18 <SV = 2> <Delay = 2.92>
ST_18 : Operation 150 [7/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 18000)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93]   --->   Operation 150 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 3> <Delay = 2.92>
ST_19 : Operation 151 [6/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 18000)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93]   --->   Operation 151 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 4> <Delay = 2.92>
ST_20 : Operation 152 [5/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 18000)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93]   --->   Operation 152 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 5> <Delay = 2.92>
ST_21 : Operation 153 [4/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 18000)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93]   --->   Operation 153 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 6> <Delay = 2.92>
ST_22 : Operation 154 [3/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 18000)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93]   --->   Operation 154 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 7> <Delay = 2.92>
ST_23 : Operation 155 [2/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 18000)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93]   --->   Operation 155 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 8> <Delay = 2.92>
ST_24 : Operation 156 [1/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 18000)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93]   --->   Operation 156 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 157 [1/1] (0.60ns)   --->   "br label %.preheader13.preheader"   --->   Operation 157 'br' <Predicate = true> <Delay = 0.60>

State 25 <SV = 9> <Delay = 1.65>
ST_25 : Operation 158 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i15 [ %indvar_flatten_next1, %.preheader13 ], [ 0, %.preheader13.preheader.preheader ]"   --->   Operation 158 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%x1 = phi i4 [ %tmp_1_mid2_v_v, %.preheader13 ], [ 0, %.preheader13.preheader.preheader ]" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93]   --->   Operation 159 'phi' 'x1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 160 [1/1] (0.00ns)   --->   "%y1 = phi i11 [ %y1_1, %.preheader13 ], [ 0, %.preheader13.preheader.preheader ]"   --->   Operation 160 'phi' 'y1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind"   --->   Operation 161 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (0.66ns)   --->   "%exitcond_flatten1 = icmp eq i15 %indvar_flatten1, -14768"   --->   Operation 162 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 0.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 163 [1/1] (0.77ns)   --->   "%indvar_flatten_next1 = add i15 %indvar_flatten1, 1"   --->   Operation 163 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %.preheader12.preheader.preheader, label %.preheader13"   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 165 [1/1] (0.61ns)   --->   "%exitcond1 = icmp eq i11 %y1, -248" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:92]   --->   Operation 165 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten1)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 166 [1/1] (0.30ns)   --->   "%y1_mid2 = select i1 %exitcond1, i11 0, i11 %y1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:92]   --->   Operation 166 'select' 'y1_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 167 [1/1] (0.70ns)   --->   "%x1_s = add i4 %x1, 1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:91]   --->   Operation 167 'add' 'x1_s' <Predicate = (!exitcond_flatten1)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 168 [1/1] (0.35ns)   --->   "%tmp_1_mid2_v_v = select i1 %exitcond1, i4 %x1_s, i4 %x1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93]   --->   Operation 168 'select' 'tmp_1_mid2_v_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 169 [1/1] (0.73ns)   --->   "%y1_1 = add i11 %y1_mid2, 1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:92]   --->   Operation 169 'add' 'y1_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 10> <Delay = 2.92>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_1_mid2_v = zext i4 %tmp_1_mid2_v_v to i15" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93]   --->   Operation 170 'zext' 'tmp_1_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (0.49ns)   --->   "%tmp_1_mid2 = mul i15 %tmp_1_mid2_v, 1800" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93]   --->   Operation 171 'mul' 'tmp_1_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.49> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%y1_cast = zext i11 %y1_mid2 to i15" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:92]   --->   Operation 172 'zext' 'y1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (2.03ns)   --->   "%tmp_8 = add i15 %tmp_1_mid2, %y1_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93]   --->   Operation 173 'add' 'tmp_8' <Predicate = (!exitcond_flatten1)> <Delay = 2.03> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 174 [1/1] (2.92ns)   --->   "%gmem_addr_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem_addr)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93]   --->   Operation 174 'read' 'gmem_addr_read' <Predicate = (!exitcond_flatten1)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 11> <Delay = 1.44>
ST_27 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @diff_L_str)"   --->   Operation 175 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_27 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind"   --->   Operation 176 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_27 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_9 = zext i15 %tmp_8 to i64" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93]   --->   Operation 177 'zext' 'tmp_9' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_27 : Operation 178 [1/1] (0.28ns)   --->   "%tmp_s = xor i64 %gmem_addr_read, %test_image_read" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93]   --->   Operation 178 'xor' 'tmp_s' <Predicate = (!exitcond_flatten1)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 179 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr inbounds [18000 x i64]* %temp, i64 0, i64 %tmp_9" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93]   --->   Operation 179 'getelementptr' 'temp_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_27 : Operation 180 [1/1] (1.15ns)   --->   "store i64 %tmp_s, i64* %temp_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93]   --->   Operation 180 'store' <Predicate = (!exitcond_flatten1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 18000> <RAM>
ST_27 : Operation 181 [1/1] (0.00ns)   --->   "br label %.preheader13.preheader"   --->   Operation 181 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 28 <SV = 10> <Delay = 0.60>
ST_28 : Operation 182 [1/1] (0.60ns)   --->   "br label %.preheader12.preheader"   --->   Operation 182 'br' <Predicate = true> <Delay = 0.60>

State 29 <SV = 11> <Delay = 1.65>
ST_29 : Operation 183 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i15 [ %indvar_flatten_next2, %.preheader12 ], [ 0, %.preheader12.preheader.preheader ]"   --->   Operation 183 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 184 [1/1] (0.00ns)   --->   "%x2 = phi i4 [ %tmp_6_mid2_v_v, %.preheader12 ], [ 0, %.preheader12.preheader.preheader ]" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 184 'phi' 'x2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 185 [1/1] (0.00ns)   --->   "%y2 = phi i11 [ %y2_1, %.preheader12 ], [ 0, %.preheader12.preheader.preheader ]"   --->   Operation 185 'phi' 'y2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind"   --->   Operation 186 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 187 [1/1] (0.66ns)   --->   "%exitcond_flatten2 = icmp eq i15 %indvar_flatten2, -14768"   --->   Operation 187 'icmp' 'exitcond_flatten2' <Predicate = true> <Delay = 0.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 188 [1/1] (0.77ns)   --->   "%indvar_flatten_next2 = add i15 %indvar_flatten2, 1"   --->   Operation 188 'add' 'indvar_flatten_next2' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 189 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten2, label %.preheader10.preheader.preheader, label %.preheader12"   --->   Operation 189 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 190 [1/1] (0.61ns)   --->   "%exitcond2 = icmp eq i11 %y2, -248" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:100]   --->   Operation 190 'icmp' 'exitcond2' <Predicate = (!exitcond_flatten2)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 191 [1/1] (0.30ns)   --->   "%y2_mid2 = select i1 %exitcond2, i11 0, i11 %y2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:100]   --->   Operation 191 'select' 'y2_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 192 [1/1] (0.70ns)   --->   "%x2_s = add i4 1, %x2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:99]   --->   Operation 192 'add' 'x2_s' <Predicate = (!exitcond_flatten2)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 193 [1/1] (0.35ns)   --->   "%tmp_6_mid2_v_v = select i1 %exitcond2, i4 %x2_s, i4 %x2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 193 'select' 'tmp_6_mid2_v_v' <Predicate = (!exitcond_flatten2)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 194 [1/1] (0.73ns)   --->   "%y2_1 = add i11 1, %y2_mid2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:100]   --->   Operation 194 'add' 'y2_1' <Predicate = (!exitcond_flatten2)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 12> <Delay = 2.53>
ST_30 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_6_mid2_v = zext i4 %tmp_6_mid2_v_v to i15" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 195 'zext' 'tmp_6_mid2_v' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_30 : Operation 196 [1/1] (0.49ns)   --->   "%tmp_6_mid2 = mul i15 1800, %tmp_6_mid2_v" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 196 'mul' 'tmp_6_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 197 [1/1] (0.00ns)   --->   "%y2_cast = zext i11 %y2_mid2 to i15" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:100]   --->   Operation 197 'zext' 'y2_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_30 : Operation 198 [1/1] (2.03ns)   --->   "%tmp_5 = add i15 %tmp_6_mid2, %y2_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 198 'add' 'tmp_5' <Predicate = (!exitcond_flatten2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 13> <Delay = 1.15>
ST_31 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_6 = zext i15 %tmp_5 to i64" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 199 'zext' 'tmp_6' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_31 : Operation 200 [1/1] (0.00ns)   --->   "%temp_addr_1 = getelementptr inbounds [18000 x i64]* %temp, i64 0, i64 %tmp_6" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 200 'getelementptr' 'temp_addr_1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_31 : Operation 201 [2/2] (1.15ns)   --->   "%temp_load = load i64* %temp_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 201 'load' 'temp_load' <Predicate = (!exitcond_flatten2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 18000> <RAM>

State 32 <SV = 14> <Delay = 2.42>
ST_32 : Operation 202 [1/2] (1.15ns)   --->   "%temp_load = load i64* %temp_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 202 'load' 'temp_load' <Predicate = (!exitcond_flatten2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 18000> <RAM>
ST_32 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i64 %temp_load to i1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 203 'trunc' 'tmp_16' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i1 %tmp_16 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 204 'zext' 'tmp_22_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 205 'bitselect' 'tmp_17' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_15_1_cast = zext i1 %tmp_17 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 206 'zext' 'tmp_15_1_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 2)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 207 'bitselect' 'tmp_18' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_15_2_cast = zext i1 %tmp_18 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 208 'zext' 'tmp_15_2_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 3)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 209 'bitselect' 'tmp_19' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_15_3_cast = zext i1 %tmp_19 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 210 'zext' 'tmp_15_3_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 4)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 211 'bitselect' 'tmp_20' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_15_4_cast = zext i1 %tmp_20 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 212 'zext' 'tmp_15_4_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 5)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 213 'bitselect' 'tmp_21' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_15_5_cast = zext i1 %tmp_21 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 214 'zext' 'tmp_15_5_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 6)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 215 'bitselect' 'tmp_22' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_15_6_cast = zext i1 %tmp_22 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 216 'zext' 'tmp_15_6_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 7)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 217 'bitselect' 'tmp_23' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_15_7_cast = zext i1 %tmp_23 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 218 'zext' 'tmp_15_7_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 8)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 219 'bitselect' 'tmp_24' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_15_8_cast = zext i1 %tmp_24 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 220 'zext' 'tmp_15_8_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 9)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 221 'bitselect' 'tmp_25' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_15_9_cast = zext i1 %tmp_25 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 222 'zext' 'tmp_15_9_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 10)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 223 'bitselect' 'tmp_26' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i1 %tmp_26 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 224 'zext' 'tmp_15_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 11)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 225 'bitselect' 'tmp_27' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_15_10_cast = zext i1 %tmp_27 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 226 'zext' 'tmp_15_10_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 12)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 227 'bitselect' 'tmp_28' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_15_11_cast = zext i1 %tmp_28 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 228 'zext' 'tmp_15_11_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 13)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 229 'bitselect' 'tmp_29' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_15_12_cast = zext i1 %tmp_29 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 230 'zext' 'tmp_15_12_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 14)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 231 'bitselect' 'tmp_30' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_15_13_cast = zext i1 %tmp_30 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 232 'zext' 'tmp_15_13_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 15)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 233 'bitselect' 'tmp_31' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_15_14_cast = zext i1 %tmp_31 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 234 'zext' 'tmp_15_14_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 16)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 235 'bitselect' 'tmp_32' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_15_15_cast = zext i1 %tmp_32 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 236 'zext' 'tmp_15_15_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 17)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 237 'bitselect' 'tmp_33' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_15_16_cast = zext i1 %tmp_33 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 238 'zext' 'tmp_15_16_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 18)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 239 'bitselect' 'tmp_34' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_15_17_cast = zext i1 %tmp_34 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 240 'zext' 'tmp_15_17_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 19)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 241 'bitselect' 'tmp_35' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_15_18_cast = zext i1 %tmp_35 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 242 'zext' 'tmp_15_18_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 20)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 243 'bitselect' 'tmp_36' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_15_19_cast = zext i1 %tmp_36 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 244 'zext' 'tmp_15_19_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 21)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 245 'bitselect' 'tmp_37' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_15_20_cast = zext i1 %tmp_37 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 246 'zext' 'tmp_15_20_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 22)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 247 'bitselect' 'tmp_38' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_15_21_cast = zext i1 %tmp_38 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 248 'zext' 'tmp_15_21_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 23)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 249 'bitselect' 'tmp_39' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_15_22_cast = zext i1 %tmp_39 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 250 'zext' 'tmp_15_22_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 24)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 251 'bitselect' 'tmp_40' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_15_23_cast = zext i1 %tmp_40 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 252 'zext' 'tmp_15_23_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 25)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 253 'bitselect' 'tmp_41' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_15_24_cast = zext i1 %tmp_41 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 254 'zext' 'tmp_15_24_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 26)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 255 'bitselect' 'tmp_42' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_15_25_cast = zext i1 %tmp_42 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 256 'zext' 'tmp_15_25_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 27)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 257 'bitselect' 'tmp_43' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_15_26_cast = zext i1 %tmp_43 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 258 'zext' 'tmp_15_26_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 28)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 259 'bitselect' 'tmp_44' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_15_27_cast = zext i1 %tmp_44 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 260 'zext' 'tmp_15_27_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 29)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 261 'bitselect' 'tmp_45' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_15_28_cast = zext i1 %tmp_45 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 262 'zext' 'tmp_15_28_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 30)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 263 'bitselect' 'tmp_46' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_15_29_cast = zext i1 %tmp_46 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 264 'zext' 'tmp_15_29_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 31)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 265 'bitselect' 'tmp_47' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_15_30_cast = zext i1 %tmp_47 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 266 'zext' 'tmp_15_30_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 32)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 267 'bitselect' 'tmp_48' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_15_31_cast = zext i1 %tmp_48 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 268 'zext' 'tmp_15_31_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 33)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 269 'bitselect' 'tmp_49' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_15_32_cast = zext i1 %tmp_49 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 270 'zext' 'tmp_15_32_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 34)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 271 'bitselect' 'tmp_50' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_15_33_cast = zext i1 %tmp_50 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 272 'zext' 'tmp_15_33_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 35)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 273 'bitselect' 'tmp_51' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_15_34_cast = zext i1 %tmp_51 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 274 'zext' 'tmp_15_34_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 36)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 275 'bitselect' 'tmp_52' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_15_35_cast = zext i1 %tmp_52 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 276 'zext' 'tmp_15_35_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 37)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 277 'bitselect' 'tmp_53' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_15_36_cast = zext i1 %tmp_53 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 278 'zext' 'tmp_15_36_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 38)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 279 'bitselect' 'tmp_54' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_15_37_cast = zext i1 %tmp_54 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 280 'zext' 'tmp_15_37_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 39)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 281 'bitselect' 'tmp_55' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_15_38_cast = zext i1 %tmp_55 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 282 'zext' 'tmp_15_38_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 40)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 283 'bitselect' 'tmp_56' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_15_39_cast = zext i1 %tmp_56 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 284 'zext' 'tmp_15_39_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 41)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 285 'bitselect' 'tmp_57' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_15_40_cast = zext i1 %tmp_57 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 286 'zext' 'tmp_15_40_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 42)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 287 'bitselect' 'tmp_58' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_15_41_cast = zext i1 %tmp_58 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 288 'zext' 'tmp_15_41_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 43)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 289 'bitselect' 'tmp_59' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_15_42_cast = zext i1 %tmp_59 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 290 'zext' 'tmp_15_42_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 44)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 291 'bitselect' 'tmp_60' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_15_43_cast = zext i1 %tmp_60 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 292 'zext' 'tmp_15_43_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 45)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 293 'bitselect' 'tmp_61' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_15_44_cast = zext i1 %tmp_61 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 294 'zext' 'tmp_15_44_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 46)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 295 'bitselect' 'tmp_62' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_15_45_cast = zext i1 %tmp_62 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 296 'zext' 'tmp_15_45_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 47)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 297 'bitselect' 'tmp_63' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_15_46_cast = zext i1 %tmp_63 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 298 'zext' 'tmp_15_46_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 48)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 299 'bitselect' 'tmp_64' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_15_47_cast = zext i1 %tmp_64 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 300 'zext' 'tmp_15_47_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 301 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i2 %tmp_22_cast, %tmp_15_2_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 301 'add' 'tmp5' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 302 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%tmp4 = add i2 %tmp5, %tmp_15_1_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 302 'add' 'tmp4' <Predicate = (!exitcond_flatten2)> <Delay = 0.14> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 303 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i2 %tmp4 to i3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 303 'zext' 'tmp4_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i2 %tmp_15_4_cast, %tmp_15_5_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 304 'add' 'tmp7' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 305 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%tmp6 = add i2 %tmp7, %tmp_15_3_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 305 'add' 'tmp6' <Predicate = (!exitcond_flatten2)> <Delay = 0.14> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 306 [1/1] (0.00ns)   --->   "%tmp6_cast = zext i2 %tmp6 to i3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 306 'zext' 'tmp6_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 307 [1/1] (0.43ns)   --->   "%tmp3 = add i3 %tmp6_cast, %tmp4_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 307 'add' 'tmp3' <Predicate = (!exitcond_flatten2)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 308 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i3 %tmp3 to i4" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 308 'zext' 'tmp3_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i2 %tmp_15_7_cast, %tmp_15_8_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 309 'add' 'tmp10' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 310 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%tmp9 = add i2 %tmp10, %tmp_15_6_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 310 'add' 'tmp9' <Predicate = (!exitcond_flatten2)> <Delay = 0.14> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 311 [1/1] (0.00ns)   --->   "%tmp9_cast = zext i2 %tmp9 to i3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 311 'zext' 'tmp9_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp12 = add i2 %tmp_15_cast, %tmp_15_10_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 312 'add' 'tmp12' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 313 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%tmp11 = add i2 %tmp12, %tmp_15_9_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 313 'add' 'tmp11' <Predicate = (!exitcond_flatten2)> <Delay = 0.14> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 314 [1/1] (0.00ns)   --->   "%tmp11_cast = zext i2 %tmp11 to i3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 314 'zext' 'tmp11_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 315 [1/1] (0.43ns)   --->   "%tmp8 = add i3 %tmp11_cast, %tmp9_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 315 'add' 'tmp8' <Predicate = (!exitcond_flatten2)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 316 [1/1] (0.00ns)   --->   "%tmp8_cast = zext i3 %tmp8 to i4" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 316 'zext' 'tmp8_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 317 [1/1] (0.57ns)   --->   "%tmp2 = add i4 %tmp8_cast, %tmp3_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 317 'add' 'tmp2' <Predicate = (!exitcond_flatten2)> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 318 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp16 = add i2 %tmp_15_12_cast, %tmp_15_13_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 318 'add' 'tmp16' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 319 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%tmp15 = add i2 %tmp16, %tmp_15_11_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 319 'add' 'tmp15' <Predicate = (!exitcond_flatten2)> <Delay = 0.14> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 320 [1/1] (0.00ns)   --->   "%tmp15_cast = zext i2 %tmp15 to i3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 320 'zext' 'tmp15_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp18 = add i2 %tmp_15_15_cast, %tmp_15_16_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 321 'add' 'tmp18' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 322 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%tmp17 = add i2 %tmp18, %tmp_15_14_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 322 'add' 'tmp17' <Predicate = (!exitcond_flatten2)> <Delay = 0.14> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 323 [1/1] (0.00ns)   --->   "%tmp17_cast = zext i2 %tmp17 to i3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 323 'zext' 'tmp17_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 324 [1/1] (0.43ns)   --->   "%tmp14 = add i3 %tmp17_cast, %tmp15_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 324 'add' 'tmp14' <Predicate = (!exitcond_flatten2)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 325 [1/1] (0.00ns)   --->   "%tmp14_cast = zext i3 %tmp14 to i4" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 325 'zext' 'tmp14_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp21 = add i2 %tmp_15_18_cast, %tmp_15_19_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 326 'add' 'tmp21' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 327 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%tmp20 = add i2 %tmp21, %tmp_15_17_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 327 'add' 'tmp20' <Predicate = (!exitcond_flatten2)> <Delay = 0.14> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 328 [1/1] (0.00ns)   --->   "%tmp20_cast = zext i2 %tmp20 to i3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 328 'zext' 'tmp20_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp23 = add i2 %tmp_15_21_cast, %tmp_15_22_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 329 'add' 'tmp23' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 330 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%tmp22 = add i2 %tmp23, %tmp_15_20_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 330 'add' 'tmp22' <Predicate = (!exitcond_flatten2)> <Delay = 0.14> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 331 [1/1] (0.00ns)   --->   "%tmp22_cast = zext i2 %tmp22 to i3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 331 'zext' 'tmp22_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 332 [1/1] (0.43ns)   --->   "%tmp19 = add i3 %tmp22_cast, %tmp20_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 332 'add' 'tmp19' <Predicate = (!exitcond_flatten2)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 333 [1/1] (0.00ns)   --->   "%tmp19_cast = zext i3 %tmp19 to i4" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 333 'zext' 'tmp19_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 334 [1/1] (0.57ns)   --->   "%tmp13 = add i4 %tmp19_cast, %tmp14_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 334 'add' 'tmp13' <Predicate = (!exitcond_flatten2)> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp28 = add i2 %tmp_15_24_cast, %tmp_15_25_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 335 'add' 'tmp28' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 336 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%tmp27 = add i2 %tmp28, %tmp_15_23_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 336 'add' 'tmp27' <Predicate = (!exitcond_flatten2)> <Delay = 0.14> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 337 [1/1] (0.00ns)   --->   "%tmp27_cast = zext i2 %tmp27 to i3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 337 'zext' 'tmp27_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp30 = add i2 %tmp_15_27_cast, %tmp_15_28_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 338 'add' 'tmp30' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 339 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%tmp29 = add i2 %tmp30, %tmp_15_26_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 339 'add' 'tmp29' <Predicate = (!exitcond_flatten2)> <Delay = 0.14> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 340 [1/1] (0.00ns)   --->   "%tmp29_cast = zext i2 %tmp29 to i3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 340 'zext' 'tmp29_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 341 [1/1] (0.43ns)   --->   "%tmp26 = add i3 %tmp29_cast, %tmp27_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 341 'add' 'tmp26' <Predicate = (!exitcond_flatten2)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 342 [1/1] (0.00ns)   --->   "%tmp26_cast = zext i3 %tmp26 to i4" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 342 'zext' 'tmp26_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp33 = add i2 %tmp_15_30_cast, %tmp_15_31_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 343 'add' 'tmp33' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 344 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%tmp32 = add i2 %tmp33, %tmp_15_29_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 344 'add' 'tmp32' <Predicate = (!exitcond_flatten2)> <Delay = 0.14> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 345 [1/1] (0.00ns)   --->   "%tmp32_cast = zext i2 %tmp32 to i3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 345 'zext' 'tmp32_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp35 = add i2 %tmp_15_33_cast, %tmp_15_34_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 346 'add' 'tmp35' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 347 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%tmp34 = add i2 %tmp35, %tmp_15_32_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 347 'add' 'tmp34' <Predicate = (!exitcond_flatten2)> <Delay = 0.14> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 348 [1/1] (0.00ns)   --->   "%tmp34_cast = zext i2 %tmp34 to i3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 348 'zext' 'tmp34_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 349 [1/1] (0.43ns)   --->   "%tmp31 = add i3 %tmp34_cast, %tmp32_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 349 'add' 'tmp31' <Predicate = (!exitcond_flatten2)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 350 [1/1] (0.00ns)   --->   "%tmp31_cast = zext i3 %tmp31 to i4" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 350 'zext' 'tmp31_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 351 [1/1] (0.57ns)   --->   "%tmp25 = add i4 %tmp31_cast, %tmp26_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 351 'add' 'tmp25' <Predicate = (!exitcond_flatten2)> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp39 = add i2 %tmp_15_36_cast, %tmp_15_37_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 352 'add' 'tmp39' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 353 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%tmp38 = add i2 %tmp39, %tmp_15_35_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 353 'add' 'tmp38' <Predicate = (!exitcond_flatten2)> <Delay = 0.14> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 354 [1/1] (0.00ns)   --->   "%tmp38_cast = zext i2 %tmp38 to i3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 354 'zext' 'tmp38_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 355 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp41 = add i2 %tmp_15_39_cast, %tmp_15_40_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 355 'add' 'tmp41' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 356 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%tmp40 = add i2 %tmp41, %tmp_15_38_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 356 'add' 'tmp40' <Predicate = (!exitcond_flatten2)> <Delay = 0.14> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 357 [1/1] (0.00ns)   --->   "%tmp40_cast = zext i2 %tmp40 to i3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 357 'zext' 'tmp40_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 358 [1/1] (0.43ns)   --->   "%tmp37 = add i3 %tmp40_cast, %tmp38_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 358 'add' 'tmp37' <Predicate = (!exitcond_flatten2)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 359 [1/1] (0.00ns)   --->   "%tmp37_cast = zext i3 %tmp37 to i4" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 359 'zext' 'tmp37_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp44 = add i2 %tmp_15_42_cast, %tmp_15_43_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 360 'add' 'tmp44' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 361 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%tmp43 = add i2 %tmp44, %tmp_15_41_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 361 'add' 'tmp43' <Predicate = (!exitcond_flatten2)> <Delay = 0.14> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 362 [1/1] (0.00ns)   --->   "%tmp43_cast = zext i2 %tmp43 to i3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 362 'zext' 'tmp43_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 363 [1/1] (0.43ns)   --->   "%tmp46 = add i2 %tmp_15_44_cast, %tmp_15_45_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 363 'add' 'tmp46' <Predicate = (!exitcond_flatten2)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 364 [1/1] (0.00ns)   --->   "%tmp46_cast = zext i2 %tmp46 to i3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 364 'zext' 'tmp46_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 365 [1/1] (0.43ns)   --->   "%tmp47 = add i2 %tmp_15_46_cast, %tmp_15_47_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 365 'add' 'tmp47' <Predicate = (!exitcond_flatten2)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 366 [1/1] (0.00ns)   --->   "%tmp47_cast = zext i2 %tmp47 to i3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 366 'zext' 'tmp47_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp45 = add i3 %tmp47_cast, %tmp46_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 367 'add' 'tmp45' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 368 [1/1] (0.26ns) (root node of TernaryAdder)   --->   "%tmp42 = add i3 %tmp45, %tmp43_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 368 'add' 'tmp42' <Predicate = (!exitcond_flatten2)> <Delay = 0.26> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 369 [1/1] (0.00ns)   --->   "%tmp42_cast = zext i3 %tmp42 to i4" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 369 'zext' 'tmp42_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_32 : Operation 370 [1/1] (0.57ns)   --->   "%tmp36 = add i4 %tmp42_cast, %tmp37_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 370 'add' 'tmp36' <Predicate = (!exitcond_flatten2)> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 15> <Delay = 2.57>
ST_33 : Operation 371 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @dis_L_str)"   --->   Operation 371 'specloopname' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_33 : Operation 372 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind"   --->   Operation 372 'specpipeline' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_33 : Operation 373 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i4 %tmp2 to i5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 373 'zext' 'tmp2_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_33 : Operation 374 [1/1] (0.00ns)   --->   "%tmp13_cast = zext i4 %tmp13 to i5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 374 'zext' 'tmp13_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_33 : Operation 375 [1/1] (0.70ns)   --->   "%tmp1 = add i5 %tmp13_cast, %tmp2_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 375 'add' 'tmp1' <Predicate = (!exitcond_flatten2)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 376 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i5 %tmp1 to i6" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 376 'zext' 'tmp1_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_33 : Operation 377 [1/1] (0.00ns)   --->   "%tmp25_cast = zext i4 %tmp25 to i5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 377 'zext' 'tmp25_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_33 : Operation 378 [1/1] (0.00ns)   --->   "%tmp36_cast = zext i4 %tmp36 to i5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 378 'zext' 'tmp36_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_33 : Operation 379 [1/1] (0.70ns)   --->   "%tmp24 = add i5 %tmp36_cast, %tmp25_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 379 'add' 'tmp24' <Predicate = (!exitcond_flatten2)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 380 [1/1] (0.00ns)   --->   "%tmp24_cast = zext i5 %tmp24 to i6" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 380 'zext' 'tmp24_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_33 : Operation 381 [1/1] (0.70ns)   --->   "%dis_1_s = add i6 %tmp24_cast, %tmp1_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 381 'add' 'dis_1_s' <Predicate = (!exitcond_flatten2)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 382 [1/1] (0.00ns)   --->   "%dis_1_47_cast = zext i6 %dis_1_s to i64" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103]   --->   Operation 382 'zext' 'dis_1_47_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_33 : Operation 383 [1/1] (1.15ns)   --->   "store i64 %dis_1_47_cast, i64* %temp_addr_1, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:105]   --->   Operation 383 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 18000> <RAM>
ST_33 : Operation 384 [1/1] (0.00ns)   --->   "br label %.preheader12.preheader"   --->   Operation 384 'br' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>

State 34 <SV = 12> <Delay = 0.60>
ST_34 : Operation 385 [1/1] (0.60ns)   --->   "br label %.preheader10.preheader" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:111]   --->   Operation 385 'br' <Predicate = true> <Delay = 0.60>

State 35 <SV = 13> <Delay = 2.86>
ST_35 : Operation 386 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i15 [ %indvar_flatten_next3, %._crit_edge ], [ 0, %.preheader10.preheader.preheader ]"   --->   Operation 386 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 387 [1/1] (0.00ns)   --->   "%x3 = phi i4 [ %tmp_7_mid2_v_v, %._crit_edge ], [ 0, %.preheader10.preheader.preheader ]" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119]   --->   Operation 387 'phi' 'x3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 388 [1/1] (0.00ns)   --->   "%y3 = phi i11 [ %y3_1, %._crit_edge ], [ 0, %.preheader10.preheader.preheader ]"   --->   Operation 388 'phi' 'y3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 389 [1/1] (0.00ns)   --->   "%x3_cast1 = zext i4 %x3 to i7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:111]   --->   Operation 389 'zext' 'x3_cast1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 390 [1/1] (0.00ns)   --->   "%p_shl1 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %x3, i2 0)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 390 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 391 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %p_shl1 to i7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 391 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 392 [1/1] (0.70ns)   --->   "%tmp_2 = sub i7 %p_shl1_cast, %x3_cast1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 392 'sub' 'tmp_2' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 393 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind"   --->   Operation 393 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 394 [1/1] (0.66ns)   --->   "%exitcond_flatten3 = icmp eq i15 %indvar_flatten3, -14768"   --->   Operation 394 'icmp' 'exitcond_flatten3' <Predicate = true> <Delay = 0.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 395 [1/1] (0.77ns)   --->   "%indvar_flatten_next3 = add i15 %indvar_flatten3, 1"   --->   Operation 395 'add' 'indvar_flatten_next3' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 396 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten3, label %3, label %.preheader10"   --->   Operation 396 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 397 [1/1] (0.61ns)   --->   "%exitcond3 = icmp eq i11 %y3, -248" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:112]   --->   Operation 397 'icmp' 'exitcond3' <Predicate = (!exitcond_flatten3)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 398 [1/1] (0.30ns)   --->   "%y3_mid2 = select i1 %exitcond3, i11 0, i11 %y3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:112]   --->   Operation 398 'select' 'y3_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 399 [1/1] (0.70ns)   --->   "%x3_s = add i4 %x3, 1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:111]   --->   Operation 399 'add' 'x3_s' <Predicate = (!exitcond_flatten3)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 400 [1/1] (0.00ns)   --->   "%x3_cast1_mid1 = zext i4 %x3_s to i7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:111]   --->   Operation 400 'zext' 'x3_cast1_mid1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_35 : Operation 401 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %x3_s, i2 0)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 401 'bitconcatenate' 'p_shl1_mid1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_35 : Operation 402 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid1 = zext i6 %p_shl1_mid1 to i7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 402 'zext' 'p_shl1_cast_mid1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_35 : Operation 403 [1/1] (0.70ns)   --->   "%tmp_2_mid1 = sub i7 %p_shl1_cast_mid1, %x3_cast1_mid1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 403 'sub' 'tmp_2_mid1' <Predicate = (!exitcond_flatten3)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 404 [1/1] (0.30ns)   --->   "%tmp_5_mid2_v_v = select i1 %exitcond3, i7 %tmp_2_mid1, i7 %tmp_2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 404 'select' 'tmp_5_mid2_v_v' <Predicate = (!exitcond_flatten3)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_5_mid2_v = sext i7 %tmp_5_mid2_v_v to i32" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 405 'sext' 'tmp_5_mid2_v' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_35 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_5_mid2 = zext i32 %tmp_5_mid2_v to i64" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 406 'zext' 'tmp_5_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_35 : Operation 407 [1/1] (0.35ns)   --->   "%tmp_7_mid2_v_v = select i1 %exitcond3, i4 %x3_s, i4 %x3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119]   --->   Operation 407 'select' 'tmp_7_mid2_v_v' <Predicate = (!exitcond_flatten3)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 408 [1/1] (1.14ns)   --->   "%knn_mat4_sum6 = add i64 %tmp_5_mid2, %knn_mat_read" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 408 'add' 'knn_mat4_sum6' <Predicate = (!exitcond_flatten3)> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 409 [1/1] (0.00ns)   --->   "%gmem2_addr_1 = getelementptr inbounds i8* %gmem2, i64 %knn_mat4_sum6" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 409 'getelementptr' 'gmem2_addr_1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>

State 36 <SV = 14> <Delay = 2.92>
ST_36 : Operation 410 [1/1] (0.70ns)   --->   "%tmp_23_1_mid2_v_v = add i7 %tmp_5_mid2_v_v, 1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 410 'add' 'tmp_23_1_mid2_v_v' <Predicate = (!exitcond_flatten3)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_23_1_mid2_v = sext i7 %tmp_23_1_mid2_v_v to i32" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 411 'sext' 'tmp_23_1_mid2_v' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_36 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_23_1_mid2 = zext i32 %tmp_23_1_mid2_v to i64" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 412 'zext' 'tmp_23_1_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_36 : Operation 413 [7/7] (2.92ns)   --->   "%gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_1, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 413 'readreq' 'gmem2_load_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 414 [1/1] (1.14ns)   --->   "%knn_mat4_sum7 = add i64 %tmp_23_1_mid2, %knn_mat_read" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 414 'add' 'knn_mat4_sum7' <Predicate = (!exitcond_flatten3)> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 415 [1/1] (0.00ns)   --->   "%gmem2_addr_2 = getelementptr inbounds i8* %gmem2, i64 %knn_mat4_sum7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 415 'getelementptr' 'gmem2_addr_2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>

State 37 <SV = 15> <Delay = 2.92>
ST_37 : Operation 416 [6/7] (2.92ns)   --->   "%gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_1, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 416 'readreq' 'gmem2_load_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 417 [7/7] (2.92ns)   --->   "%gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_2, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 417 'readreq' 'gmem2_load_1_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 16> <Delay = 2.92>
ST_38 : Operation 418 [5/7] (2.92ns)   --->   "%gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_1, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 418 'readreq' 'gmem2_load_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 419 [6/7] (2.92ns)   --->   "%gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_2, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 419 'readreq' 'gmem2_load_1_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 17> <Delay = 2.92>
ST_39 : Operation 420 [4/7] (2.92ns)   --->   "%gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_1, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 420 'readreq' 'gmem2_load_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 421 [5/7] (2.92ns)   --->   "%gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_2, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 421 'readreq' 'gmem2_load_1_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 18> <Delay = 2.92>
ST_40 : Operation 422 [3/7] (2.92ns)   --->   "%gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_1, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 422 'readreq' 'gmem2_load_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 423 [4/7] (2.92ns)   --->   "%gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_2, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 423 'readreq' 'gmem2_load_1_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 19> <Delay = 2.92>
ST_41 : Operation 424 [2/7] (2.92ns)   --->   "%gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_1, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 424 'readreq' 'gmem2_load_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 425 [3/7] (2.92ns)   --->   "%gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_2, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 425 'readreq' 'gmem2_load_1_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 20> <Delay = 2.92>
ST_42 : Operation 426 [1/7] (2.92ns)   --->   "%gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_1, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 426 'readreq' 'gmem2_load_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 427 [2/7] (2.92ns)   --->   "%gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_2, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 427 'readreq' 'gmem2_load_1_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 21> <Delay = 2.92>
ST_43 : Operation 428 [1/1] (2.92ns)   --->   "%gmem2_addr_1_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %gmem2_addr_1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 428 'read' 'gmem2_addr_1_read' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 429 [1/7] (2.92ns)   --->   "%gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_2, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 429 'readreq' 'gmem2_load_1_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 22> <Delay = 2.92>
ST_44 : Operation 430 [1/1] (2.92ns)   --->   "%gmem2_addr_2_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %gmem2_addr_2)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 430 'read' 'gmem2_addr_2_read' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 23> <Delay = 2.60>
ST_45 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_5_cast_mid2 = zext i32 %tmp_5_mid2_v to i33" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119]   --->   Operation 431 'zext' 'tmp_5_cast_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_45 : Operation 432 [1/1] (0.58ns)   --->   "%tmp_24_1 = icmp ult i8 %gmem2_addr_1_read, %gmem2_addr_2_read" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 432 'icmp' 'tmp_24_1' <Predicate = (!exitcond_flatten3)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 433 [1/1] (0.00ns)   --->   "%p_max_id_1_cast1 = zext i1 %tmp_24_1 to i33" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 433 'zext' 'p_max_id_1_cast1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_45 : Operation 434 [1/1] (0.88ns)   --->   "%tmp_21_2 = add i33 %p_max_id_1_cast1, %tmp_5_cast_mid2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 434 'add' 'tmp_21_2' <Predicate = (!exitcond_flatten3)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_21_2_cast = zext i33 %tmp_21_2 to i64" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 435 'zext' 'tmp_21_2_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_45 : Operation 436 [1/1] (1.14ns)   --->   "%knn_mat4_sum8 = add i64 %tmp_21_2_cast, %knn_mat_read" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 436 'add' 'knn_mat4_sum8' <Predicate = (!exitcond_flatten3)> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 437 [1/1] (0.00ns)   --->   "%gmem2_addr_3 = getelementptr inbounds i8* %gmem2, i64 %knn_mat4_sum8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 437 'getelementptr' 'gmem2_addr_3' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>

State 46 <SV = 24> <Delay = 2.92>
ST_46 : Operation 438 [1/1] (0.70ns)   --->   "%tmp_23_2_mid2_v_v = add i7 %tmp_5_mid2_v_v, 2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 438 'add' 'tmp_23_2_mid2_v_v' <Predicate = (!exitcond_flatten3)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_23_2_mid2_v = sext i7 %tmp_23_2_mid2_v_v to i32" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 439 'sext' 'tmp_23_2_mid2_v' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_46 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_23_2_mid2 = zext i32 %tmp_23_2_mid2_v to i64" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 440 'zext' 'tmp_23_2_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_46 : Operation 441 [7/7] (2.92ns)   --->   "%gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_3, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 441 'readreq' 'gmem2_load_2_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 442 [1/1] (1.14ns)   --->   "%knn_mat4_sum9 = add i64 %tmp_23_2_mid2, %knn_mat_read" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 442 'add' 'knn_mat4_sum9' <Predicate = (!exitcond_flatten3)> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 443 [1/1] (0.00ns)   --->   "%gmem2_addr_4 = getelementptr inbounds i8* %gmem2, i64 %knn_mat4_sum9" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 443 'getelementptr' 'gmem2_addr_4' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>

State 47 <SV = 25> <Delay = 2.92>
ST_47 : Operation 444 [6/7] (2.92ns)   --->   "%gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_3, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 444 'readreq' 'gmem2_load_2_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 445 [7/7] (2.92ns)   --->   "%gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_4, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 445 'readreq' 'gmem2_load_3_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 26> <Delay = 2.92>
ST_48 : Operation 446 [5/7] (2.92ns)   --->   "%gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_3, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 446 'readreq' 'gmem2_load_2_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 447 [6/7] (2.92ns)   --->   "%gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_4, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 447 'readreq' 'gmem2_load_3_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 27> <Delay = 2.92>
ST_49 : Operation 448 [4/7] (2.92ns)   --->   "%gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_3, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 448 'readreq' 'gmem2_load_2_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 449 [5/7] (2.92ns)   --->   "%gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_4, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 449 'readreq' 'gmem2_load_3_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 28> <Delay = 2.92>
ST_50 : Operation 450 [3/7] (2.92ns)   --->   "%gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_3, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 450 'readreq' 'gmem2_load_2_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 451 [4/7] (2.92ns)   --->   "%gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_4, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 451 'readreq' 'gmem2_load_3_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 29> <Delay = 2.92>
ST_51 : Operation 452 [2/7] (2.92ns)   --->   "%gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_3, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 452 'readreq' 'gmem2_load_2_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 453 [3/7] (2.92ns)   --->   "%gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_4, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 453 'readreq' 'gmem2_load_3_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 30> <Delay = 2.92>
ST_52 : Operation 454 [1/7] (2.92ns)   --->   "%gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_3, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 454 'readreq' 'gmem2_load_2_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 455 [2/7] (2.92ns)   --->   "%gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_4, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 455 'readreq' 'gmem2_load_3_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 31> <Delay = 2.92>
ST_53 : Operation 456 [1/1] (2.92ns)   --->   "%gmem2_addr_3_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %gmem2_addr_3)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 456 'read' 'gmem2_addr_3_read' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 457 [1/7] (2.92ns)   --->   "%gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_4, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 457 'readreq' 'gmem2_load_3_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 32> <Delay = 2.92>
ST_54 : Operation 458 [1/1] (2.92ns)   --->   "%gmem2_addr_4_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %gmem2_addr_4)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 458 'read' 'gmem2_addr_4_read' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 33> <Delay = 2.60>
ST_55 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%p_max_id_1_cast = zext i1 %tmp_24_1 to i2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 459 'zext' 'p_max_id_1_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_55 : Operation 460 [1/1] (0.58ns)   --->   "%tmp_24_2 = icmp ult i8 %gmem2_addr_3_read, %gmem2_addr_4_read" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 460 'icmp' 'tmp_24_2' <Predicate = (!exitcond_flatten3)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%p_max_id_2 = select i1 %tmp_24_2, i2 -2, i2 %p_max_id_1_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 461 'select' 'p_max_id_2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%p_max_id_2_cast = zext i2 %p_max_id_2 to i33" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115]   --->   Operation 462 'zext' 'p_max_id_2_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_55 : Operation 463 [1/1] (0.88ns) (out node of the LUT)   --->   "%tmp_11 = add i33 %tmp_5_cast_mid2, %p_max_id_2_cast" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119]   --->   Operation 463 'add' 'tmp_11' <Predicate = (!exitcond_flatten3)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i33 %tmp_11 to i64" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119]   --->   Operation 464 'zext' 'tmp_18_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_55 : Operation 465 [1/1] (1.14ns)   --->   "%knn_mat4_sum1 = add i64 %tmp_18_cast, %knn_mat_read" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119]   --->   Operation 465 'add' 'knn_mat4_sum1' <Predicate = (!exitcond_flatten3)> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 466 [1/1] (0.00ns)   --->   "%gmem2_addr_5 = getelementptr inbounds i8* %gmem2, i64 %knn_mat4_sum1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119]   --->   Operation 466 'getelementptr' 'gmem2_addr_5' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_55 : Operation 467 [1/1] (0.73ns)   --->   "%y3_1 = add i11 %y3_mid2, 1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:112]   --->   Operation 467 'add' 'y3_1' <Predicate = (!exitcond_flatten3)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 468 [1/1] (0.00ns)   --->   "br label %.preheader10.preheader"   --->   Operation 468 'br' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>

State 56 <SV = 34> <Delay = 2.92>
ST_56 : Operation 469 [7/7] (2.92ns)   --->   "%gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_5, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119]   --->   Operation 469 'readreq' 'gmem2_load_4_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 35> <Delay = 2.92>
ST_57 : Operation 470 [6/7] (2.92ns)   --->   "%gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_5, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119]   --->   Operation 470 'readreq' 'gmem2_load_4_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 36> <Delay = 2.92>
ST_58 : Operation 471 [5/7] (2.92ns)   --->   "%gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_5, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119]   --->   Operation 471 'readreq' 'gmem2_load_4_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 37> <Delay = 2.92>
ST_59 : Operation 472 [4/7] (2.92ns)   --->   "%gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_5, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119]   --->   Operation 472 'readreq' 'gmem2_load_4_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 38> <Delay = 2.92>
ST_60 : Operation 473 [3/7] (2.92ns)   --->   "%gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_5, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119]   --->   Operation 473 'readreq' 'gmem2_load_4_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 39> <Delay = 2.92>
ST_61 : Operation 474 [2/7] (2.92ns)   --->   "%gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_5, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119]   --->   Operation 474 'readreq' 'gmem2_load_4_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 40> <Delay = 2.92>
ST_62 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_7_mid2_v = zext i4 %tmp_7_mid2_v_v to i15" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119]   --->   Operation 475 'zext' 'tmp_7_mid2_v' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_62 : Operation 476 [1/1] (0.49ns)   --->   "%tmp_7_mid2 = mul i15 %tmp_7_mid2_v, 1800" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119]   --->   Operation 476 'mul' 'tmp_7_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.49> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 477 [1/1] (0.00ns)   --->   "%y3_cast = zext i11 %y3_mid2 to i15" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:112]   --->   Operation 477 'zext' 'y3_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_62 : Operation 478 [1/1] (2.03ns)   --->   "%tmp_7 = add i15 %y3_cast, %tmp_7_mid2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119]   --->   Operation 478 'add' 'tmp_7' <Predicate = (!exitcond_flatten3)> <Delay = 2.03> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 479 [1/7] (2.92ns)   --->   "%gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_5, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119]   --->   Operation 479 'readreq' 'gmem2_load_4_req' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 41> <Delay = 2.92>
ST_63 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_10 = zext i15 %tmp_7 to i64" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119]   --->   Operation 480 'zext' 'tmp_10' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_63 : Operation 481 [1/1] (0.00ns)   --->   "%temp_addr_2 = getelementptr inbounds [18000 x i64]* %temp, i64 0, i64 %tmp_10" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119]   --->   Operation 481 'getelementptr' 'temp_addr_2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_63 : Operation 482 [2/2] (1.15ns)   --->   "%temp_load_1 = load i64* %temp_addr_2, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119]   --->   Operation 482 'load' 'temp_load_1' <Predicate = (!exitcond_flatten3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 18000> <RAM>
ST_63 : Operation 483 [1/1] (2.92ns)   --->   "%gmem2_addr_5_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %gmem2_addr_5)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119]   --->   Operation 483 'read' 'gmem2_addr_5_read' <Predicate = (!exitcond_flatten3)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 42> <Delay = 2.22>
ST_64 : Operation 484 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @update_L_str)"   --->   Operation 484 'specloopname' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_64 : Operation 485 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind"   --->   Operation 485 'specpipeline' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_64 : Operation 486 [1/2] (1.15ns)   --->   "%temp_load_1 = load i64* %temp_addr_2, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119]   --->   Operation 486 'load' 'temp_load_1' <Predicate = (!exitcond_flatten3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 18000> <RAM>
ST_64 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_12 = zext i8 %gmem2_addr_5_read to i64" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119]   --->   Operation 487 'zext' 'tmp_12' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_64 : Operation 488 [1/1] (1.06ns)   --->   "%tmp_13 = icmp ult i64 %temp_load_1, %tmp_12" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119]   --->   Operation 488 'icmp' 'tmp_13' <Predicate = (!exitcond_flatten3)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 489 [1/1] (0.00ns)   --->   "br i1 %tmp_13, label %2, label %._crit_edge" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119]   --->   Operation 489 'br' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_64 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i64 %temp_load_1 to i8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:120]   --->   Operation 490 'trunc' 'tmp_65' <Predicate = (tmp_13)> <Delay = 0.00>

State 65 <SV = 43> <Delay = 2.92>
ST_65 : Operation 491 [1/1] (2.92ns)   --->   "%gmem2_addr_6_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %gmem2_addr_5, i32 1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:120]   --->   Operation 491 'writereq' 'gmem2_addr_6_req' <Predicate = (tmp_13)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 44> <Delay = 2.92>
ST_66 : Operation 492 [1/1] (2.92ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %gmem2_addr_5, i8 %tmp_65, i1 true)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:120]   --->   Operation 492 'write' <Predicate = (tmp_13)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 45> <Delay = 2.92>
ST_67 : Operation 493 [5/5] (2.92ns)   --->   "%gmem2_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem2_addr_5)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:120]   --->   Operation 493 'writeresp' 'gmem2_addr_6_resp' <Predicate = (tmp_13)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 46> <Delay = 2.92>
ST_68 : Operation 494 [4/5] (2.92ns)   --->   "%gmem2_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem2_addr_5)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:120]   --->   Operation 494 'writeresp' 'gmem2_addr_6_resp' <Predicate = (tmp_13)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 47> <Delay = 2.92>
ST_69 : Operation 495 [3/5] (2.92ns)   --->   "%gmem2_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem2_addr_5)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:120]   --->   Operation 495 'writeresp' 'gmem2_addr_6_resp' <Predicate = (tmp_13)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 48> <Delay = 2.92>
ST_70 : Operation 496 [2/5] (2.92ns)   --->   "%gmem2_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem2_addr_5)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:120]   --->   Operation 496 'writeresp' 'gmem2_addr_6_resp' <Predicate = (tmp_13)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 49> <Delay = 2.92>
ST_71 : Operation 497 [1/5] (2.92ns)   --->   "%gmem2_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem2_addr_5)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:120]   --->   Operation 497 'writeresp' 'gmem2_addr_6_resp' <Predicate = (tmp_13)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 498 [1/1] (0.00ns)   --->   "br label %._crit_edge" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:121]   --->   Operation 498 'br' <Predicate = (tmp_13)> <Delay = 0.00>

State 72 <SV = 14> <Delay = 0.00>
ST_72 : Operation 499 [1/1] (0.00ns)   --->   "ret void" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:124]   --->   Operation 499 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'knn_mat' [6]  (1 ns)

 <State 2>: 2.56ns
The critical path consists of the following:
	'phi' operation ('x', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:82) with incoming values : ('x_mid2', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:82) [26]  (0 ns)
	'add' operation ('x_s', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:81) [39]  (0.708 ns)
	'sub' operation ('tmp_mid1', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84) [43]  (0.706 ns)
	'select' operation ('tmp_mid2', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84) [44]  (0 ns)
	'add' operation ('knn_mat4_sum5', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84) [49]  (1.15 ns)

 <State 3>: 0.837ns
The critical path consists of the following:
	'urem' operation ('tmp_3') [51]  (0.837 ns)

 <State 4>: 0.837ns
The critical path consists of the following:
	'urem' operation ('tmp_3') [51]  (0.837 ns)

 <State 5>: 0.837ns
The critical path consists of the following:
	'urem' operation ('tmp_3') [51]  (0.837 ns)

 <State 6>: 0.837ns
The critical path consists of the following:
	'urem' operation ('tmp_3') [51]  (0.837 ns)

 <State 7>: 0.837ns
The critical path consists of the following:
	'urem' operation ('tmp_3') [51]  (0.837 ns)

 <State 8>: 0.837ns
The critical path consists of the following:
	'urem' operation ('tmp_3') [51]  (0.837 ns)

 <State 9>: 0.837ns
The critical path consists of the following:
	'urem' operation ('tmp_3') [51]  (0.837 ns)

 <State 10>: 1.34ns
The critical path consists of the following:
	'urem' operation ('tmp_3') [51]  (0.837 ns)
	'icmp' operation ('tmp_4') [52]  (0.5 ns)

 <State 11>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84) [55]  (2.92 ns)

 <State 12>: 2.92ns
The critical path consists of the following:
	bus write on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84) [58]  (2.92 ns)

 <State 13>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84) [65]  (2.92 ns)

 <State 14>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84) [65]  (2.92 ns)

 <State 15>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84) [65]  (2.92 ns)

 <State 16>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84) [65]  (2.92 ns)

 <State 17>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84) [65]  (2.92 ns)

 <State 18>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93) [70]  (2.92 ns)

 <State 19>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93) [70]  (2.92 ns)

 <State 20>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93) [70]  (2.92 ns)

 <State 21>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93) [70]  (2.92 ns)

 <State 22>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93) [70]  (2.92 ns)

 <State 23>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93) [70]  (2.92 ns)

 <State 24>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93) [70]  (2.92 ns)

 <State 25>: 1.65ns
The critical path consists of the following:
	'phi' operation ('y1') with incoming values : ('y1', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:92) [75]  (0 ns)
	'icmp' operation ('exitcond1', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:92) [82]  (0.617 ns)
	'select' operation ('y1_mid2', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:92) [83]  (0.301 ns)
	'add' operation ('y1', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:92) [96]  (0.735 ns)

 <State 26>: 2.92ns
The critical path consists of the following:
	bus read on port 'gmem' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93) [92]  (2.92 ns)

 <State 27>: 1.45ns
The critical path consists of the following:
	'xor' operation ('tmp_s', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93) [93]  (0.289 ns)
	'store' operation (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93) of variable 'tmp_s', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:93 on array 'temp', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:89 [95]  (1.16 ns)

 <State 28>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten2') with incoming values : ('indvar_flatten_next2') [101]  (0.603 ns)

 <State 29>: 1.65ns
The critical path consists of the following:
	'phi' operation ('y2') with incoming values : ('y2', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:100) [103]  (0 ns)
	'icmp' operation ('exitcond2', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:100) [110]  (0.617 ns)
	'select' operation ('y2_mid2', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:100) [111]  (0.301 ns)
	'add' operation ('y2', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:100) [301]  (0.735 ns)

 <State 30>: 2.53ns
The critical path consists of the following:
	'mul' operation ('tmp_6_mid2', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103) [115]  (0.494 ns)
	'add' operation ('tmp_5', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103) [118]  (2.04 ns)

 <State 31>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('temp_addr_1', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103) [120]  (0 ns)
	'load' operation ('temp_load', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103) on array 'temp', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:89 [121]  (1.16 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	'load' operation ('temp_load', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103) on array 'temp', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:89 [121]  (1.16 ns)
	'add' operation ('tmp46', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103) [287]  (0.436 ns)
	'add' operation ('tmp45', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103) [291]  (0 ns)
	'add' operation ('tmp42', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103) [292]  (0.262 ns)
	'add' operation ('tmp36', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103) [294]  (0.572 ns)

 <State 33>: 2.57ns
The critical path consists of the following:
	'add' operation ('tmp1', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103) [256]  (0.708 ns)
	'add' operation ('dis_1_s', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103) [298]  (0.707 ns)
	'store' operation (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:105) of variable 'dis_1_47_cast', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:103 on array 'temp', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:89 [300]  (1.16 ns)

 <State 34>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten3') with incoming values : ('indvar_flatten_next3') [306]  (0.603 ns)

 <State 35>: 2.87ns
The critical path consists of the following:
	'phi' operation ('x3', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119) with incoming values : ('tmp_7_mid2_v_v', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119) [307]  (0 ns)
	'add' operation ('x3_s', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:111) [321]  (0.708 ns)
	'sub' operation ('tmp_2_mid1', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115) [325]  (0.706 ns)
	'select' operation ('tmp_5_mid2_v_v', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115) [326]  (0.308 ns)
	'add' operation ('knn_mat4_sum6', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115) [341]  (1.15 ns)

 <State 36>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115) [343]  (2.92 ns)

 <State 37>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115) [343]  (2.92 ns)

 <State 38>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115) [343]  (2.92 ns)

 <State 39>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115) [343]  (2.92 ns)

 <State 40>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115) [343]  (2.92 ns)

 <State 41>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115) [343]  (2.92 ns)

 <State 42>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115) [343]  (2.92 ns)

 <State 43>: 2.92ns
The critical path consists of the following:
	bus read on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115) [344]  (2.92 ns)

 <State 44>: 2.92ns
The critical path consists of the following:
	bus read on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115) [348]  (2.92 ns)

 <State 45>: 2.61ns
The critical path consists of the following:
	'icmp' operation ('tmp_24_1', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115) [349]  (0.581 ns)
	'add' operation ('tmp_21_2', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115) [352]  (0.88 ns)
	'add' operation ('knn_mat4_sum8', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115) [354]  (1.15 ns)

 <State 46>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115) [356]  (2.92 ns)

 <State 47>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115) [356]  (2.92 ns)

 <State 48>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115) [356]  (2.92 ns)

 <State 49>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115) [356]  (2.92 ns)

 <State 50>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115) [356]  (2.92 ns)

 <State 51>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115) [356]  (2.92 ns)

 <State 52>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115) [356]  (2.92 ns)

 <State 53>: 2.92ns
The critical path consists of the following:
	bus read on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115) [357]  (2.92 ns)

 <State 54>: 2.92ns
The critical path consists of the following:
	bus read on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115) [361]  (2.92 ns)

 <State 55>: 2.61ns
The critical path consists of the following:
	'icmp' operation ('tmp_24_2', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115) [362]  (0.581 ns)
	'select' operation ('p_max_id_2', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:115) [363]  (0 ns)
	'add' operation ('tmp_11', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119) [369]  (0.88 ns)
	'add' operation ('knn_mat4_sum1', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119) [371]  (1.15 ns)

 <State 56>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119) [373]  (2.92 ns)

 <State 57>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119) [373]  (2.92 ns)

 <State 58>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119) [373]  (2.92 ns)

 <State 59>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119) [373]  (2.92 ns)

 <State 60>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119) [373]  (2.92 ns)

 <State 61>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119) [373]  (2.92 ns)

 <State 62>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119) [373]  (2.92 ns)

 <State 63>: 2.92ns
The critical path consists of the following:
	bus read on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119) [374]  (2.92 ns)

 <State 64>: 2.22ns
The critical path consists of the following:
	'load' operation ('temp_load_1', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119) on array 'temp', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:89 [368]  (1.16 ns)
	'icmp' operation ('tmp_13', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:119) [376]  (1.06 ns)

 <State 65>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:120) [380]  (2.92 ns)

 <State 66>: 2.92ns
The critical path consists of the following:
	bus write on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:120) [381]  (2.92 ns)

 <State 67>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:120) [382]  (2.92 ns)

 <State 68>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:120) [382]  (2.92 ns)

 <State 69>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:120) [382]  (2.92 ns)

 <State 70>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:120) [382]  (2.92 ns)

 <State 71>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:120) [382]  (2.92 ns)

 <State 72>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
