# FSM-Based-2-s-Complement-in-Verilog