# Perf log file
# Created: Mon Sep 26 11:48:04 2022

[ 11:48:04 ] Synthesize has started
[ 11:48:04 ] Command: /nfs_cadtools/raptor/instl_dir/09_26_2022_08_00_01/bin/yosys -s lut_reg.ys -l lut_reg_synth.log
[ 11:48:09 ] Duration: 5363 ms. Max utilization: 67 MB
[ 11:48:09 ] Packing has started
[ 11:48:09 ] Command: /nfs_cadtools/raptor/instl_dir/09_26_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/instl_dir/09_26_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml lut_reg_post_synth.blif --sdc_file lut_reg_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report lut_reg_post_place_timing.rpt --device 78x66 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --pack
[ 11:49:07 ] Duration: 57923 ms. Max utilization: 1062 MB
[ 11:49:07 ] GlobalPlacement has started
[ 11:49:07 ] Placement has started
[ 11:49:07 ] Command: /nfs_cadtools/raptor/instl_dir/09_26_2022_08_00_01/bin/pin_c --csv /nfs_cadtools/raptor/instl_dir/09_26_2022_08_00_01/share/raptor/etc/devices/gemini/Gemini_Pin_Table.csv --pcf lut_reg_openfpga.pcf --blif lut_reg_post_synth.blif --output lut_reg_pin_loc.place --assign_unconstrained_pins in_define_order
[ 11:49:07 ] Duration: 51 ms. Max utilization: 18 MB
[ 11:49:07 ] Command: /nfs_cadtools/raptor/instl_dir/09_26_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/instl_dir/09_26_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml lut_reg_post_synth.blif --sdc_file lut_reg_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report lut_reg_post_place_timing.rpt --device 78x66 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --place --fix_pins lut_reg_pin_loc.place
[ 11:51:35 ] Duration: 147534 ms. Max utilization: 1107 MB
[ 11:51:35 ] Route has started
[ 11:51:35 ] Command: /nfs_cadtools/raptor/instl_dir/09_26_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/instl_dir/09_26_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml lut_reg_post_synth.blif --sdc_file lut_reg_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report lut_reg_post_place_timing.rpt --device 78x66 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --route
[ 11:53:59 ] Duration: 144231 ms. Max utilization: 1107 MB
[ 11:53:59 ] TimingAnalysis has started
[ 11:53:59 ] Command: /nfs_cadtools/raptor/instl_dir/09_26_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/instl_dir/09_26_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml lut_reg_post_synth.blif --sdc_file lut_reg_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report lut_reg_post_place_timing.rpt --device 78x66 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --analysis
[ 11:55:16 ] Duration: 76399 ms. Max utilization: 1102 MB
