{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649923376293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649923376324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 14 11:02:56 2022 " "Processing started: Thu Apr 14 11:02:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649923376324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649923376324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cirquit1 -c Cirquit1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cirquit1 -c Cirquit1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649923376324 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649923377166 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649923377166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cirquit1.vhd 8 4 " "Found 8 design units, including 4 entities, in source file cirquit1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MyOr1-gate_level_MyOr1 " "Found design unit 1: MyOr1-gate_level_MyOr1" {  } { { "Cirquit1.vhd" "" { Text "C:/Users/shina/Desktop/Project1/Cirquit1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649923398860 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MyOr2-gate_level_MyOr2 " "Found design unit 2: MyOr2-gate_level_MyOr2" {  } { { "Cirquit1.vhd" "" { Text "C:/Users/shina/Desktop/Project1/Cirquit1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649923398860 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 MyAnd-gate_level_MyAnd " "Found design unit 3: MyAnd-gate_level_MyAnd" {  } { { "Cirquit1.vhd" "" { Text "C:/Users/shina/Desktop/Project1/Cirquit1.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649923398860 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Cirquit1-Structural " "Found design unit 4: Cirquit1-Structural" {  } { { "Cirquit1.vhd" "" { Text "C:/Users/shina/Desktop/Project1/Cirquit1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649923398860 ""} { "Info" "ISGN_ENTITY_NAME" "1 MyOr1 " "Found entity 1: MyOr1" {  } { { "Cirquit1.vhd" "" { Text "C:/Users/shina/Desktop/Project1/Cirquit1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649923398860 ""} { "Info" "ISGN_ENTITY_NAME" "2 MyOr2 " "Found entity 2: MyOr2" {  } { { "Cirquit1.vhd" "" { Text "C:/Users/shina/Desktop/Project1/Cirquit1.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649923398860 ""} { "Info" "ISGN_ENTITY_NAME" "3 MyAnd " "Found entity 3: MyAnd" {  } { { "Cirquit1.vhd" "" { Text "C:/Users/shina/Desktop/Project1/Cirquit1.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649923398860 ""} { "Info" "ISGN_ENTITY_NAME" "4 Cirquit1 " "Found entity 4: Cirquit1" {  } { { "Cirquit1.vhd" "" { Text "C:/Users/shina/Desktop/Project1/Cirquit1.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649923398860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649923398860 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cirquit1 " "Elaborating entity \"Cirquit1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649923398962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyOr1 MyOr1:I0 " "Elaborating entity \"MyOr1\" for hierarchy \"MyOr1:I0\"" {  } { { "Cirquit1.vhd" "I0" { Text "C:/Users/shina/Desktop/Project1/Cirquit1.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649923398971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyOr2 MyOr2:I2 " "Elaborating entity \"MyOr2\" for hierarchy \"MyOr2:I2\"" {  } { { "Cirquit1.vhd" "I2" { Text "C:/Users/shina/Desktop/Project1/Cirquit1.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649923398973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyAnd MyAnd:I3 " "Elaborating entity \"MyAnd\" for hierarchy \"MyAnd:I3\"" {  } { { "Cirquit1.vhd" "I3" { Text "C:/Users/shina/Desktop/Project1/Cirquit1.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649923398974 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x3 " "No output dependent on input pin \"x3\"" {  } { { "Cirquit1.vhd" "" { Text "C:/Users/shina/Desktop/Project1/Cirquit1.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649923399717 "|Cirquit1|x3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1649923399717 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649923399718 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649923399718 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649923399718 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649923399718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649923400048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 14 11:03:20 2022 " "Processing ended: Thu Apr 14 11:03:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649923400048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649923400048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649923400048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649923400048 ""}
