[ { "BlackBox" :
    { "name" : "Clash.Signal.Internal.delay#"
    , "kind" : "Declaration"
    , "type" :
"delay#
  :: Clock domain gated       -- ARG[0]
  -> a                        -- ARG[1]
  -> Signal clk a             -- ARG[2]
  -> Signal clk a"
    , "template" :
"-- delay begin~IF ~ISGATED[0] ~THEN
~GENSYM[~RESULT_delay][0] : block
  signal ~GENSYM[clk][1] : std_logic;
  signal ~GENSYM[ce][2]  : boolean;
  signal ~GENSYM[~RESULT_reg][3]   : ~TYPO := ~CONST[1];
begin
  (~SYM[1],~SYM[2]) <= ~ARG[0];
  ~GENSYM[~RESULT_dly][4] : process(~SYM[1])
  begin
    if rising_edge(~SYM[1]) then
      if ~SYM[2] then
        ~RESULT <= ~ARG[2]
        -- pragma translate_off
        after 1 ps
        -- pragma translate_on
        ;
      end if;
    end if;
  end process;
end block;~ELSE
~SYM[0] : block
  signal ~SYM[3] : ~TYPO := ~CONST[1];
begin
  ~RESULT <= ~SYM[3];
  ~SYM[4] : process(~ARG[0])
  begin
    if rising_edge(~ARG[0]) then
      ~SYM[3] <= ~ARG[2]
      -- pragma translate_off
      after 1 ps
      -- pragma translate_on
      ;
    end if;
  end process;
end block;~FI
-- delay end"
    }
  }
, { "BlackBox" :
    { "name" : "Clash.Signal.Internal.register#"
    , "kind" : "Declaration"
    , "type" :
"register#
  :: Clock domain gated       -- ARG[0]
  -> Reset domain synchronous -- ARG[1]
  -> a                        -- ARG[2] (powerup value)
  -> a                        -- ARG[3] (reset value)
  -> Signal clk a             -- ARG[4]
  -> Signal clk a"
    , "template" :
"-- register begin~IF ~ISGATED[0] ~THEN
~GENSYM[~COMPNAME_register][0] : block
  signal ~GENSYM[clk][1] : std_logic;
  signal ~GENSYM[ce][2] : boolean;
  signal ~GENSYM[~RESULT_reg][3] : ~TYPO := ~CONST[2];
begin
  (~SYM[1],~SYM[2]) <= ~ARG[0];
  ~RESULT <= ~SYM[3]; ~IF ~ISSYNC[1] ~THEN
  ~GENSYM[~RESULT_r][4] : process(~SYM[1])
  begin
    if rising_edge(~SYM[1]) then
      if ~ARG[1] = '1' then
        ~SYM[3] <= ~CONST[3]
        -- pragma translate_off
        after 1 ps
        -- pragma translate_on
        ;
      elsif ~SYM[2] then
        ~SYM[3] <= ~ARG[4]
        -- pragma translate_off
        after 1 ps
        -- pragma translate_on
        ;
      end if;
    end if;
  end process;~ELSE
  ~SYM[4] : process(~SYM[1],~ARG[1])
  begin
    if ~ARG[1] = '1' then
      ~SYM[3] <= ~CONST[3];
    elsif rising_edge(~SYM[1]) then
      if ~SYM[2] then
        ~SYM[3] <= ~ARG[4]
        -- pragma translate_off
        after 1 ps
        -- pragma translate_on
        ;
      end if;
    end if;
  end process;~FI
end block;~ELSE
~SYM[0] : block
  signal ~SYM[3] : ~TYPO := ~CONST[2];
begin
  ~RESULT <= ~SYM[3]; ~IF ~ISSYNC[1] ~THEN
  ~SYM[4] : process(~ARG[0])
  begin
    if rising_edge(~ARG[0]) then
      if ~ARG[1] = '1' then
        ~SYM[3] <= ~CONST[3]
        -- pragma translate_off
        after 1 ps
        -- pragma translate_on
        ;
      else
        ~SYM[3] <= ~ARG[4]
        -- pragma translate_off
        after 1 ps
        -- pragma translate_on
        ;
      end if;
    end if;
  end process;~ELSE
  ~SYM[4] : process(~ARG[0],~ARG[1])
  begin
    if ~ARG[1] = '1' then
      ~SYM[3] <= ~CONST[3]
      -- pragma translate_off
      after 1 ps
      -- pragma translate_on
      ;
    elsif rising_edge(~ARG[0]) then
      ~SYM[3] <= ~ARG[4]
      -- pragma translate_off
      after 1 ps
      -- pragma translate_on
      ;
    end if;
  end process;~FI
end block;~FI
-- register end"
    }
  }
, { "BlackBox" :
    { "name" : "Clash.Signal.Internal.clockGate"
    , "kind" : "Declaration"
    , "type" :
"clockGate
  :: Clock domain gated -- ARG[0]
  -> Signal domain Bool -- ARG[1]
  -> Clock domain 'Gated"
    , "template" :
"-- clockGate begin~IF ~ISGATED[0] ~THEN
~GENSYM[clockgate][0]: block is
  signal ~GENSYM[clk][1]: std_logic;
  signal ~GENSYM[clkEn][2]: boolean;
begin
  (~SYM[1],~SYM[2]) <= ~ARG[0];
  ~RESULT <= (~SYM[1], ~SYM[2] and ~ARG[1]);
end block;~ELSE
~RESULT <= (~ARG[0],~ARG[1]);~FI
-- clockGate end"
    }
  }
, { "BlackBox" :
    { "name"      : "Clash.Signal.Internal.clockGen"
    , "kind" : "Declaration"
    , "warning" : "Clash.Signal.Internal.clockGen is not synthesizable!"
    , "type" :
"clockGen
  :: (domain ~ Dom nm period -- ARG[0]
     ,KnownSymbol nm         -- ARG[1]
     ,KnownNat period)       -- ARG[2]
  => Clock domain Source"
    , "template" :
"-- pragma translate_off
~GENSYM[clkGen][0] : process is
  constant ~GENSYM[half_period][1] : time := ~LIT[2]0 ps / 2;
begin
  ~RESULT <= '0';
  wait for 3000 ps;
  loop
    ~RESULT <= not ~RESULT;
    wait for ~SYM[1];
    ~RESULT <= not ~RESULT;
    wait for ~SYM[1];
  end loop;
  wait;
end process;
-- pragma translate_on"
    }
  }
, { "BlackBox" :
    { "name"      : "Clash.Signal.Internal.tbClockGen"
    , "kind" : "Declaration"
    , "warning" : "Clash.Signal.Internal.tbClockGen is not synthesizable!"
    , "type" :
"tbClockGen
  :: (domain ~ Dom nm period -- ARG[0]
     ,KnownSymbol nm         -- ARG[1]
     ,KnownNat period)       -- ARG[2]
  => Signal domain Bool      -- ARG[3]
  -> Clock domain Source"
    , "template" :
"-- pragma translate_off
~GENSYM[clkGen][0] : process is
  constant ~GENSYM[half_period][1] : time := ~LIT[2]0 ps / 2;
begin
  ~RESULT <= '0';
  wait for 3000 ps;
  while ~ARG[3] loop
    ~RESULT <= not ~RESULT;
    wait for ~SYM[1];
    ~RESULT <= not ~RESULT;
    wait for ~SYM[1];
  end loop;
  wait;
end process;
-- pragma translate_on"
    }
  }
, { "BlackBox" :
    { "name"      : "Clash.Signal.Internal.asyncResetGen"
    , "kind" : "Declaration"
    , "type" :
"asyncResetGen :: Reset domain 'Asynchronous"
    , "template" :
"-- pragma translate_off
~RESULT <= '1',
           '0' after 3001 ps;
-- pragma translate_on"
    }
  }
, { "BlackBox" :
    { "name"      : "Clash.Signal.Internal.syncResetGen"
    , "kind" : "Declaration"
    , "type" :
"syncResetGen :: ( domain ~ 'Dom n clkPeriod
                 , KnownNat clkPeriod )
              => Reset domain 'Synchronous"
    , "template" :
"-- pragma translate_off
~RESULT <= '1',
           '0' after (2999 ps + ~LIT[1]0 ps);
-- pragma translate_on"
    }
  }
, { "BlackBox" :
    { "name"      : "Clash.Signal.Internal.unsafeFromAsyncReset"
    , "kind" : "Declaration"
    , "type" :
"unsafeFromAsyncReset :: Reset domain Asynchronous -> Signal domain Bool"
    , "template" : "~RESULT <= true when ~ARG[0] = '1' else false;"
    }
  }
, { "BlackBox" :
    { "name"      : "Clash.Signal.Internal.unsafeToAsyncReset"
    , "kind" : "Declaration"
    , "type" :
"unsafeToAsyncReset :: Signal domain Bool -> Reset domain Asynchronous"
    , "template" : "~RESULT <= '1' when ~ARG[0] else '0';"
    }
  }
, { "BlackBox" :
    { "name"      : "Clash.Signal.Internal.fromSyncReset"
    , "kind" : "Declaration"
    , "type" :
"fromSyncReset :: Reset domain Synchronous -> Signal domain Bool"
    , "template" : "~RESULT <= true when ~ARG[0] = '1' else false;"
    }
  }
, { "BlackBox" :
    { "name"      : "Clash.Signal.Internal.unsafeToSyncReset"
    , "kind" : "Declaration"
    , "type" :
"unsafeToSyncReset :: Signal domain Bool -> Reset domain Synchronous"
    , "template" : "~RESULT <= '1' when ~ARG[0] else '0';"
    }
  }
]
