{"vcs1":{"timestamp_begin":1682281949.697995303, "rt":0.80, "ut":0.23, "st":0.11}}
{"vcselab":{"timestamp_begin":1682281950.560396539, "rt":1.47, "ut":0.21, "st":0.22}}
{"link":{"timestamp_begin":1682281952.086676520, "rt":1.74, "ut":0.06, "st":1.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682281949.426034134}
{"VCS_COMP_START_TIME": 1682281949.426034134}
{"VCS_COMP_END_TIME": 1682281954.646313992}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340792}}
{"stitch_vcselab": {"peak_mem": 238988}}
