# FIFO-RTL-Design-and-Verification-project
 Designed synchronous FIFO using Verilog HDL and successfully conducted the verification process HDL Language Used: verilog
