// Seed: 2879528587
module module_0 (
    output logic id_0,
    output id_1
);
  logic id_3, id_4, id_5;
  logic id_6;
  assign id_5 = id_3;
  assign id_4 = id_3;
  logic id_7 = id_4;
  reg   id_8;
  logic id_9;
  always @(posedge id_9) begin
    id_8 <= 1;
  end
endmodule
