module wideexpr_00291(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[1]?((+({$signed((^(s2))>>>((s1)==(s5))),(ctrl[2]?(ctrl[7]?4'b0100:$signed(s0)):|(u5)),~(-((1'b1)>=(u3)))}))>>>((5'sb10110)>>(3'sb010)))^((ctrl[1]?s3:-(3'sb000))):+(((($signed(+(s2)))>>>(3'sb011))^(((ctrl[1]?s1:(ctrl[7]?$signed(s7):(s0)<<<(4'b1101))))^~(6'sb010101)))>>>(4'sb0100)));
  assign y1 = (($signed({3{$unsigned((4'sb0110)>(3'b110))}}))|(4'sb1100))^(+(|(-($unsigned((ctrl[3]?s3:4'sb1100))))));
  assign y2 = (3'b110)&(s5);
  assign y3 = (s4)^~($signed(+(u4)));
  assign y4 = $unsigned(-(s1));
  assign y5 = (ctrl[3]?-({(4'sb0001)^($unsigned((s4)&(s3)))}):$signed($signed((+(6'sb111101))^((ctrl[7]?4'sb1011:(5'sb00110)^~(5'sb01110))))));
  assign y6 = (((ctrl[4]?((^((ctrl[0]?u0:4'b0011)))>>>($signed({1'b1})))&(~&(u7)):{$signed((ctrl[1]?s4:s3)),(((ctrl[2]?s3:s0))<<({u2,u5,2'sb10}))<<<(5'sb00011),5'sb01101,(ctrl[0]?(6'sb101010)>>(2'sb10):((ctrl[5]?s3:6'sb100011))>>((3'sb101)>(s7)))}))<<<((ctrl[5]?(5'sb00001)|(6'sb100000):($signed((-(s4))<<($signed(s4))))>>(2'sb10))))<<<(s2);
  assign y7 = 5'sb01000;
endmodule
