\doxysection{srsran\+::pdcch\+\_\+processor Class Reference}
\hypertarget{classsrsran_1_1pdcch__processor}{}\label{classsrsran_1_1pdcch__processor}\index{srsran::pdcch\_processor@{srsran::pdcch\_processor}}


Describes the PDCCH processor interface.  




{\ttfamily \#include $<$pdcch\+\_\+processor.\+h$>$}

Inheritance diagram for srsran\+::pdcch\+\_\+processor\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=1.944445cm]{classsrsran_1_1pdcch__processor}
\end{center}
\end{figure}
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structsrsran_1_1pdcch__processor_1_1coreset__description}{coreset\+\_\+description}}
\begin{DoxyCompactList}\small\item\em Describes CORESET parameters. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structsrsran_1_1pdcch__processor_1_1dci__description}{dci\+\_\+description}}
\begin{DoxyCompactList}\small\item\em Describes a DCI transmission. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structsrsran_1_1pdcch__processor_1_1pdu__t}{pdu\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Collects the PDCCH parameters for a transmission. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
enum class \mbox{\hyperlink{classsrsran_1_1pdcch__processor_aef755c37fa33b634f70a9782933d7c58}{cce\+\_\+to\+\_\+reg\+\_\+mapping\+\_\+type}} \{ \mbox{\hyperlink{classsrsran_1_1pdcch__processor_aef755c37fa33b634f70a9782933d7c58a99db3fe7378d38e9b93f061596de7181}{CORESET0}} = 0
, \mbox{\hyperlink{classsrsran_1_1pdcch__processor_aef755c37fa33b634f70a9782933d7c58aaf19bf4014a346bac02bca39ae8d6d89}{NON\+\_\+\+INTERLEAVED}}
, \mbox{\hyperlink{classsrsran_1_1pdcch__processor_aef755c37fa33b634f70a9782933d7c58a6eb6ea02262afd72767b6aa2f0139799}{INTERLEAVED}}
 \}
\begin{DoxyCompactList}\small\item\em CCE-\/to-\/\+REG mapping types as per TS38.\+211 Section 7.\+3.\+2.\+2. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{classsrsran_1_1pdcch__processor_aad6e4fe0600a86aa6a8be144039a7268}\label{classsrsran_1_1pdcch__processor_aad6e4fe0600a86aa6a8be144039a7268} 
virtual {\bfseries \texorpdfstring{$\sim$}{\string~}pdcch\+\_\+processor} ()=default
\begin{DoxyCompactList}\small\item\em Default detsructor. \end{DoxyCompactList}\item 
virtual void \mbox{\hyperlink{classsrsran_1_1pdcch__processor_abfd2099def706756fcf5c5dc312fb00e}{process}} (\mbox{\hyperlink{classsrsran_1_1resource__grid__mapper}{resource\+\_\+grid\+\_\+mapper}} \&mapper, const \mbox{\hyperlink{structsrsran_1_1pdcch__processor_1_1pdu__t}{pdu\+\_\+t}} \&pdu)=0
\begin{DoxyCompactList}\small\item\em Processes a PDCCH transmission. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Describes the PDCCH processor interface. 

The PDCCH processor shall\+:
\begin{DoxyItemize}
\item encode DCI, as per TS38.\+212 Section 7.\+3, where the DCI payload is given in {\ttfamily \doxylink{structsrsran_1_1pdcch__processor_1_1dci__description_a2256d7a3547bad0e06291d8c1219f864}{dci\+\_\+description\+::payload}},
\item modulate PDCCH, as per TS38.\+211 Section 7.\+3.\+2, and
\item generate DMRS for PDCCH, as per TS38.\+211 Section 7.\+4.\+1.\+3.
\end{DoxyItemize}

\begin{DoxyRemark}{Remarks}
One Resource Element Group (REG) is equivalent to one Resource Block (RB), that is 12 Resource Elements (REs). 

One Control-\/\+Channel Element (CCE) is equivalent to 6 REGs. 

REGs are indexed first in time (for each symbol) and then in frequency. 
\end{DoxyRemark}


\doxysubsection{Member Enumeration Documentation}
\Hypertarget{classsrsran_1_1pdcch__processor_aef755c37fa33b634f70a9782933d7c58}\label{classsrsran_1_1pdcch__processor_aef755c37fa33b634f70a9782933d7c58} 
\index{srsran::pdcch\_processor@{srsran::pdcch\_processor}!cce\_to\_reg\_mapping\_type@{cce\_to\_reg\_mapping\_type}}
\index{cce\_to\_reg\_mapping\_type@{cce\_to\_reg\_mapping\_type}!srsran::pdcch\_processor@{srsran::pdcch\_processor}}
\doxysubsubsection{\texorpdfstring{cce\_to\_reg\_mapping\_type}{cce\_to\_reg\_mapping\_type}}
{\footnotesize\ttfamily enum class \mbox{\hyperlink{classsrsran_1_1pdcch__processor_aef755c37fa33b634f70a9782933d7c58}{srsran\+::pdcch\+\_\+processor\+::cce\+\_\+to\+\_\+reg\+\_\+mapping\+\_\+type}}\hspace{0.3cm}{\ttfamily [strong]}}



CCE-\/to-\/\+REG mapping types as per TS38.\+211 Section 7.\+3.\+2.\+2. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{CORESET0@{CORESET0}!srsran::pdcch\_processor@{srsran::pdcch\_processor}}\index{srsran::pdcch\_processor@{srsran::pdcch\_processor}!CORESET0@{CORESET0}}}\Hypertarget{classsrsran_1_1pdcch__processor_aef755c37fa33b634f70a9782933d7c58a99db3fe7378d38e9b93f061596de7181}\label{classsrsran_1_1pdcch__processor_aef755c37fa33b634f70a9782933d7c58a99db3fe7378d38e9b93f061596de7181} 
CORESET0&CORESET is configured by the PBCH or SIB1, (subcarrier 0 of the CORESET) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NON\_INTERLEAVED@{NON\_INTERLEAVED}!srsran::pdcch\_processor@{srsran::pdcch\_processor}}\index{srsran::pdcch\_processor@{srsran::pdcch\_processor}!NON\_INTERLEAVED@{NON\_INTERLEAVED}}}\Hypertarget{classsrsran_1_1pdcch__processor_aef755c37fa33b634f70a9782933d7c58aaf19bf4014a346bac02bca39ae8d6d89}\label{classsrsran_1_1pdcch__processor_aef755c37fa33b634f70a9782933d7c58aaf19bf4014a346bac02bca39ae8d6d89} 
NON\+\_\+\+INTERLEAVED&Not configured by PBCH or SIB 1, and non-\/interleaved. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INTERLEAVED@{INTERLEAVED}!srsran::pdcch\_processor@{srsran::pdcch\_processor}}\index{srsran::pdcch\_processor@{srsran::pdcch\_processor}!INTERLEAVED@{INTERLEAVED}}}\Hypertarget{classsrsran_1_1pdcch__processor_aef755c37fa33b634f70a9782933d7c58a6eb6ea02262afd72767b6aa2f0139799}\label{classsrsran_1_1pdcch__processor_aef755c37fa33b634f70a9782933d7c58a6eb6ea02262afd72767b6aa2f0139799} 
INTERLEAVED&Not configured by PBCH or SIB 1, and interleaved. \\
\hline

\end{DoxyEnumFields}


\doxysubsection{Member Function Documentation}
\Hypertarget{classsrsran_1_1pdcch__processor_abfd2099def706756fcf5c5dc312fb00e}\label{classsrsran_1_1pdcch__processor_abfd2099def706756fcf5c5dc312fb00e} 
\index{srsran::pdcch\_processor@{srsran::pdcch\_processor}!process@{process}}
\index{process@{process}!srsran::pdcch\_processor@{srsran::pdcch\_processor}}
\doxysubsubsection{\texorpdfstring{process()}{process()}}
{\footnotesize\ttfamily virtual void srsran\+::pdcch\+\_\+processor\+::process (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classsrsran_1_1resource__grid__mapper}{resource\+\_\+grid\+\_\+mapper}} \&}]{mapper,  }\item[{const \mbox{\hyperlink{structsrsran_1_1pdcch__processor_1_1pdu__t}{pdu\+\_\+t}} \&}]{pdu }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [pure virtual]}}



Processes a PDCCH transmission. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ out}}  & {\em mapper} & Resource grid mapper interface. \\
\hline
\mbox{\texttt{ in}}  & {\em pdu} & Necessary parameters to process the PDCCH transmission. \\
\hline
\end{DoxyParams}


Implemented in \mbox{\hyperlink{classsrsran_1_1pdcch__processor__impl_ad31ccd055906a79de1f1f9ce7a017a69}{srsran\+::pdcch\+\_\+processor\+\_\+impl}}, \mbox{\hyperlink{classsrsran_1_1pdcch__processor__pool_a6e4b9938a102fca7a45474e0bb424822}{srsran\+::pdcch\+\_\+processor\+\_\+pool}}, and \mbox{\hyperlink{classsrsran_1_1pdcch__processor__spy_a298a91e50af87e78e2b1bd5f4dae7348}{srsran\+::pdcch\+\_\+processor\+\_\+spy}}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/srsran/phy/upper/channel\+\_\+processors/pdcch\+\_\+processor.\+h\end{DoxyCompactItemize}
