
*** Running vivado
    with args -log mcs_top_sampler.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mcs_top_sampler.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Nov 20 09:18:40 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source mcs_top_sampler.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1458.559 ; gain = 57.836 ; free physical = 433 ; free virtual = 10502
Command: synth_design -top mcs_top_sampler -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 141532
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2250.047 ; gain = 412.715 ; free physical = 403 ; free virtual = 9427
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'pcm_out', assumed default net type 'wire' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_adsr_core.sv:47]
INFO: [Synth 8-11241] undeclared symbol 'q', assumed default net type 'wire' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/debounce_counter.sv:23]
INFO: [Synth 8-11241] undeclared symbol 'rx_done_tick', assumed default net type 'wire' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/uart/uart.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mcs_top_sampler' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/mcs_top_sampler.sv:1]
INFO: [Synth 8-6157] synthesizing module 'cpu' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/synth/cpu.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_3914' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/synth/bd_3914.v:10]
INFO: [Synth 8-638] synthesizing module 'bd_3914_dlmb_0' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_3/synth/bd_3914_dlmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:91' bound to instance 'U0' of component 'lmb_v10' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_3/synth/bd_3914_dlmb_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-3491] module 'FDS' declared at '/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41137' bound to instance 'POR_FF_I' of component 'FDS' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:170]
INFO: [Synth 8-6157] synthesizing module 'FDS' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41137]
INFO: [Synth 8-6155] done synthesizing module 'FDS' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41137]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_3914_dlmb_0' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_3/synth/bd_3914_dlmb_0.vhd:89]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'bd_3914_dlmb_0' is unconnected for instance 'dlmb' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/synth/bd_3914.v:146]
WARNING: [Synth 8-7023] instance 'dlmb' of module 'bd_3914_dlmb_0' has 25 connections declared, but only 24 given [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/synth/bd_3914.v:146]
INFO: [Synth 8-638] synthesizing module 'bd_3914_dlmb_cntlr_0' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_4/synth/bd_3914_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5037' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_4/synth/bd_3914_dlmb_cntlr_0.vhd:275]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5219]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC_WIDTH bound to: 7 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4143' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5545]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4288]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3467' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4401]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_24_pselect_mask' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3482]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_24_pselect_mask' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3482]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4288]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5219]
INFO: [Synth 8-256] done synthesizing module 'bd_3914_dlmb_cntlr_0' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_4/synth/bd_3914_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_3914_ilmb_0' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_2/synth/bd_3914_ilmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:91' bound to instance 'U0' of component 'lmb_v10' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_2/synth/bd_3914_ilmb_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized1' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-3491] module 'FDS' declared at '/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41137' bound to instance 'POR_FF_I' of component 'FDS' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized1' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_3914_ilmb_0' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_2/synth/bd_3914_ilmb_0.vhd:89]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'bd_3914_ilmb_0' is unconnected for instance 'ilmb' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/synth/bd_3914.v:194]
WARNING: [Synth 8-7023] instance 'ilmb' of module 'bd_3914_ilmb_0' has 25 connections declared, but only 24 given [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/synth/bd_3914.v:194]
INFO: [Synth 8-638] synthesizing module 'bd_3914_ilmb_cntlr_0' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_5/synth/bd_3914_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5037' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_5/synth/bd_3914_ilmb_cntlr_0.vhd:275]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5219]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC_WIDTH bound to: 7 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4143' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5545]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4288]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3467' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4401]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_24_pselect_mask__parameterized0' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3482]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_24_pselect_mask__parameterized0' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3482]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4288]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5219]
INFO: [Synth 8-256] done synthesizing module 'bd_3914_ilmb_cntlr_0' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_5/synth/bd_3914_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_3914_iomodule_0_0' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/synth/bd_3914_iomodule_0_0.vhd:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_UART_FREQ bound to: 100000000 - type: integer 
	Parameter C_UART_ASYNC bound to: 0 - type: integer 
	Parameter C_UART_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'iomodule' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:9881' bound to instance 'U0' of component 'iomodule' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/synth/bd_3914_iomodule_0_0.vhd:296]
INFO: [Synth 8-638] synthesizing module 'iomodule' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:10092]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:9714' bound to instance 'pselect_mask_reg' of component 'pselect_mask' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:10444]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_10_pselect_mask' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:9729]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_10_pselect_mask' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:9729]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:9714' bound to instance 'pselect_mask_io' of component 'pselect_mask' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:10489]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_10_pselect_mask__parameterized0' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:9729]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_10_pselect_mask__parameterized0' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:9729]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_UART_FREQ bound to: 100000000 - type: integer 
	Parameter C_UART_ASYNC bound to: 0 - type: integer 
	Parameter C_UART_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Iomodule_core' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:8502' bound to instance 'IOModule_Core_I1' of component 'iomodule_core' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:10680]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:8716]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_UART_FREQ bound to: 100000000 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 199 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_UART_ASYNC bound to: 0 - type: integer 
	Parameter C_UART_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'UART' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:7680' bound to instance 'UART_I1' of component 'UART' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:9042]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_10_UART' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:7731]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 136 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'UART_Core' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:7134' bound to instance 'UART_Core_I' of component 'UART_Core' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:7850]
INFO: [Synth 8-638] synthesizing module 'UART_Core' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:7178]
INFO: [Synth 8-256] done synthesizing module 'UART_Core' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:7178]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_10_UART' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:7731]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:2493' bound to instance 'FIT_I1' of component 'FIT_Module' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:9095]
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:2521]
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:2521]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:2493' bound to instance 'FIT_I2' of component 'FIT_Module' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:9118]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:2493' bound to instance 'FIT_I3' of component 'FIT_Module' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:9141]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:2493' bound to instance 'FIT_I4' of component 'FIT_Module' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:9164]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4273' bound to instance 'PIT_I1' of component 'PIT_Module' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:9202]
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4304]
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4304]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4273' bound to instance 'PIT_I2' of component 'PIT_Module' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:9241]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4273' bound to instance 'PIT_I3' of component 'PIT_Module' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:9280]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4273' bound to instance 'PIT_I4' of component 'PIT_Module' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:9319]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:3186' bound to instance 'GPO_I1' of component 'GPO_Module' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:9347]
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:3210]
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:3210]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:3186' bound to instance 'GPO_I2' of component 'GPO_Module' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:9366]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:3186' bound to instance 'GPO_I3' of component 'GPO_Module' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:9385]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:3186' bound to instance 'GPO_I4' of component 'GPO_Module' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:9404]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:3015' bound to instance 'GPI_I1' of component 'GPI_Module' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:9426]
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:3031]
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:3031]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:3015' bound to instance 'GPI_I2' of component 'GPI_Module' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:9442]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:3015' bound to instance 'GPI_I3' of component 'GPI_Module' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:9458]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:3015' bound to instance 'GPI_I4' of component 'GPI_Module' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:9474]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 32'b00000000000000001111111111111111 
	Parameter C_INTC_POSITIVE bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTC_ASYNC_INTR bound to: 32'b11111111111111110000000000000000 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-3491] module 'intr_ctrl' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:3365' bound to instance 'intr_ctrl_I1' of component 'intr_ctrl' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:9516]
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:3411]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_10_MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1031]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1060]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_10_MB_FDR' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1031]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:3411]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:8716]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/hdl/iomodule_v3_1_vh_rfs.vhd:10092]
INFO: [Synth 8-256] done synthesizing module 'bd_3914_iomodule_0_0' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/synth/bd_3914_iomodule_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'bd_3914_lmb_bram_I_0' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_6/synth/bd_3914_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_3914_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 32 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_8' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_6/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_8' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_6/synth/bd_3914_lmb_bram_I_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'bd_3914_lmb_bram_I_0' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_6/synth/bd_3914_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'bd_3914_lmb_bram_I_0' is unconnected for instance 'lmb_bram_I' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/synth/bd_3914.v:262]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'bd_3914_lmb_bram_I_0' is unconnected for instance 'lmb_bram_I' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/synth/bd_3914.v:262]
WARNING: [Synth 8-7023] instance 'lmb_bram_I' of module 'bd_3914_lmb_bram_I_0' has 16 connections declared, but only 14 given [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/synth/bd_3914.v:262]
INFO: [Synth 8-638] synthesizing module 'bd_3914_mdm_0_0' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/synth/bd_3914_mdm_0_0.vhd:94]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DEVICE bound to: xc7a100t - type: string 
	Parameter C_REVISION bound to: (null) - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:12681' bound to instance 'U0' of component 'MDM' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/synth/bd_3914_mdm_0_0.vhd:1703]
INFO: [Synth 8-638] synthesizing module 'MDM' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:14365]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:327' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:15982]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:351]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:351]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-3491] module 'MB_LUT1' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:1540' bound to instance 'LUT1_I' of component 'MB_LUT1' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:16000]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_26_MB_LUT1' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:1554]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'LUT1' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:1576]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_26_MB_LUT1' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:1554]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:389' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:16521]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:402]
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFG' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:412]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:402]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:5800' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:16619]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:7037]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:303' bound to instance 'config_scan_reset_i' of component 'xil_scan_reset_control' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:7720]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_26_xil_scan_reset_control' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:312]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_26_xil_scan_reset_control' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:312]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:303' bound to instance 'sel_n_reset_i' of component 'xil_scan_reset_control' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:7730]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:303' bound to instance 'shift_n_reset_i' of component 'xil_scan_reset_control' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:7740]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:572' bound to instance 'TX_Buffer_Empty_FDRE' of component 'MB_FDRE' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:7979]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_26_MB_FDRE' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:589]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:618]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_26_MB_FDRE' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:589]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:3084' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:10431]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:3357]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:303' bound to instance 'config_with_scan_reset_i' of component 'xil_scan_reset_control' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:3666]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:303' bound to instance 'sel_with_scan_reset_i' of component 'xil_scan_reset_control' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:3674]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:753' bound to instance 'FDC_I' of component 'MB_FDC_1' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:3731]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:769]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDC_1' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:790]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:769]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:812' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:3741]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:829]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE_1' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:852]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:829]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:875' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:3935]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_26_MB_SRL16E' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:899]
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:903]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_26_MB_SRL16E' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:899]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:875' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:3953]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_26_MB_SRL16E__parameterized0' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:899]
	Parameter INIT bound to: 16'b0100001010100111 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:903]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_26_MB_SRL16E__parameterized0' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:899]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:875' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:4024]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_26_MB_SRL16E__parameterized1' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:899]
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:903]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_26_MB_SRL16E__parameterized1' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:899]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:875' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:4042]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_26_MB_SRL16E__parameterized2' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:899]
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:903]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_26_MB_SRL16E__parameterized2' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:899]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_FDRSE' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:960' bound to instance 'Ext_BRK_FDRSE' of component 'MB_FDRSE' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:4467]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_26_MB_FDRSE' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:986]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRSE' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:1042]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_26_MB_FDRSE' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:986]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:303' bound to instance 'data_cmd_reset_i' of component 'xil_scan_reset_control' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:4510]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:1959' bound to instance 'RX_FIFO_I' of component 'SRL_FIFO' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:4611]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_26_SRL_FIFO' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:1979]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:1071' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:2109]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_26_MB_MUXCY_XORCY' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:1087]
INFO: [Synth 8-113] binding component instance 'Native_I1' to cell 'MUXCY_L' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:1098]
INFO: [Synth 8-113] binding component instance 'Native_I2' to cell 'XORCY' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:1105]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_26_MB_MUXCY_XORCY' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:1087]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:572' bound to instance 'FDRE_I' of component 'MB_FDRE' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:2133]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:1071' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:2109]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:572' bound to instance 'FDRE_I' of component 'MB_FDRE' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:2133]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:1071' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:2109]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:572' bound to instance 'FDRE_I' of component 'MB_FDRE' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:2133]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_XORCY' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:1167' bound to instance 'XORCY_I' of component 'MB_XORCY' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:2123]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_26_MB_XORCY' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:1181]
INFO: [Synth 8-113] binding component instance 'Native' to cell 'XORCY' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:1191]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_26_MB_XORCY' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:1181]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:572' bound to instance 'FDRE_I' of component 'MB_FDRE' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:2133]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:875' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:2150]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_26_MB_SRL16E__parameterized3' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:899]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:903]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_26_MB_SRL16E__parameterized3' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:899]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:875' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:2150]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:875' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:2150]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:875' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:2150]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:875' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:2150]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_26_SRL_FIFO' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:1979]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:3357]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:7037]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'MDM' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/mdm_v3_2_vh_rfs.vhd:14365]
INFO: [Synth 8-256] done synthesizing module 'bd_3914_mdm_0_0' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/synth/bd_3914_mdm_0_0.vhd:94]
WARNING: [Synth 8-7071] port 'Interrupt' of module 'bd_3914_mdm_0_0' is unconnected for instance 'mdm_0' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/synth/bd_3914.v:277]
WARNING: [Synth 8-7023] instance 'mdm_0' of module 'bd_3914_mdm_0_0' has 30 connections declared, but only 29 given [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/synth/bd_3914.v:277]
INFO: [Synth 8-638] synthesizing module 'bd_3914_microblaze_I_0' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_0/synth/bd_3914_microblaze_I_0.vhd:130]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_TEMPORAL_DEPTH bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_PART bound to: xc7a100tcsg324-1 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: bd_3914_microblaze_I_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter G_TEMPLATE_LIST bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 17 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bd_3914_microblaze_I_0' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_0/synth/bd_3914_microblaze_I_0.vhd:130]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'bd_3914_microblaze_I_0' is unconnected for instance 'microblaze_I' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/synth/bd_3914.v:309]
WARNING: [Synth 8-7071] port 'MB_Halted' of module 'bd_3914_microblaze_I_0' is unconnected for instance 'microblaze_I' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/synth/bd_3914.v:309]
WARNING: [Synth 8-7071] port 'Sleep' of module 'bd_3914_microblaze_I_0' is unconnected for instance 'microblaze_I' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/synth/bd_3914.v:309]
WARNING: [Synth 8-7071] port 'Hibernate' of module 'bd_3914_microblaze_I_0' is unconnected for instance 'microblaze_I' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/synth/bd_3914.v:309]
WARNING: [Synth 8-7071] port 'Suspend' of module 'bd_3914_microblaze_I_0' is unconnected for instance 'microblaze_I' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/synth/bd_3914.v:309]
WARNING: [Synth 8-7071] port 'Dbg_Continue' of module 'bd_3914_microblaze_I_0' is unconnected for instance 'microblaze_I' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/synth/bd_3914.v:309]
WARNING: [Synth 8-7071] port 'Pause_Ack' of module 'bd_3914_microblaze_I_0' is unconnected for instance 'microblaze_I' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/synth/bd_3914.v:309]
WARNING: [Synth 8-7071] port 'M_AXI_DP_AWPROT' of module 'bd_3914_microblaze_I_0' is unconnected for instance 'microblaze_I' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/synth/bd_3914.v:309]
WARNING: [Synth 8-7071] port 'M_AXI_DP_ARPROT' of module 'bd_3914_microblaze_I_0' is unconnected for instance 'microblaze_I' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/synth/bd_3914.v:309]
WARNING: [Synth 8-7023] instance 'microblaze_I' of module 'bd_3914_microblaze_I_0' has 66 connections declared, but only 57 given [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/synth/bd_3914.v:309]
INFO: [Synth 8-638] synthesizing module 'bd_3914_rst_0_0' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/synth/bd_3914_rst_0_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_3914_rst_0_0' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/synth/bd_3914_rst_0_0.vhd:74]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'bd_3914_rst_0_0' is unconnected for instance 'rst_0' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/synth/bd_3914.v:367]
WARNING: [Synth 8-7023] instance 'rst_0' of module 'bd_3914_rst_0_0' has 10 connections declared, but only 9 given [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/synth/bd_3914.v:367]
INFO: [Synth 8-6157] synthesizing module 'bd_3914_xlconcat_0_0' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_8/synth/bd_3914_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_6_xlconcat' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_8/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_6_xlconcat' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_8/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'bd_3914_xlconcat_0_0' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_8/synth/bd_3914_xlconcat_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_3914' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/synth/bd_3914.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/synth/cpu.v:53]
INFO: [Synth 8-6157] synthesizing module 'chu_mcs_bridge' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_mcs_bridge.sv:1]
	Parameter BRG_BASE bound to: -1073741824 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'chu_mcs_bridge' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_mcs_bridge.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mmio_sys_sampler' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/mmio_sys_sampler.sv:4]
	Parameter N_SW bound to: 16 - type: integer 
	Parameter N_LED bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'chu_mmio_controller' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_mmio_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'chu_mmio_controller' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_mmio_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'chu_timer' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_timer.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'chu_timer' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_timer.sv:9]
INFO: [Synth 8-6157] synthesizing module 'chu_uart' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/uart/chu_uart.sv:8]
	Parameter FIFO_DEPTH_BIT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_uart' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/uart/uart.sv:1]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter FIFO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/uart/baud_gen.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/uart/baud_gen.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/uart/uart_rx.sv:2]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/uart/uart_rx.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/uart/uart_rx.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/uart/uart_tx.sv:2]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/uart/uart_tx.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/uart/uart_tx.sv:2]
INFO: [Synth 8-6157] synthesizing module 'fifo' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/fifo/fifo.sv:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_ctrl' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/fifo/fifo_ctrl.sv:2]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/fifo/fifo_ctrl.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'fifo_ctrl' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/fifo/fifo_ctrl.sv:2]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/fifo/reg_file.sv:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/fifo/reg_file.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/fifo/fifo.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_uart' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/uart/uart.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'chu_uart' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/uart/chu_uart.sv:8]
INFO: [Synth 8-6157] synthesizing module 'chu_gpo' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_gpo.sv:1]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'chu_gpo' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_gpo.sv:1]
INFO: [Synth 8-6157] synthesizing module 'chu_gpi' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_gpi.sv:1]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'chu_gpi' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_gpi.sv:1]
INFO: [Synth 8-6157] synthesizing module 'chu_xadc_core' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_xadc_core.sv:8]
INFO: [Synth 8-6157] synthesizing module 'xadc_fpro' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/xadc_fpro.sv:49]
INFO: [Synth 8-6157] synthesizing module 'XADC' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143027]
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b0010000110101111 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_48 bound to: 16'b0000001100000000 
	Parameter INIT_49 bound to: 16'b0000110000001100 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143027]
INFO: [Synth 8-6155] done synthesizing module 'xadc_fpro' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/xadc_fpro.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'chu_xadc_core' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_xadc_core.sv:8]
INFO: [Synth 8-6157] synthesizing module 'chu_io_pwm_core' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_io_pwm_core.sv:15]
	Parameter W bound to: 8 - type: integer 
	Parameter R bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'chu_io_pwm_core' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_io_pwm_core.sv:15]
INFO: [Synth 8-6157] synthesizing module 'chu_debounce_core' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_debounce_core.sv:1]
	Parameter W bound to: 5 - type: integer 
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debounce_fsm' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/debounce_fsm.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'debounce_fsm' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/debounce_fsm.sv:1]
INFO: [Synth 8-6157] synthesizing module 'debounce_counter' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/debounce_counter.sv:1]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce_counter' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/debounce_counter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'chu_debounce_core' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_debounce_core.sv:1]
INFO: [Synth 8-6157] synthesizing module 'chu_led_mux_core' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_led_mux_core.sv:1]
INFO: [Synth 8-6157] synthesizing module 'led_mux8' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/led_mux8.sv:1]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/led_mux8.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'led_mux8' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/led_mux8.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'chu_led_mux_core' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_led_mux_core.sv:1]
INFO: [Synth 8-6157] synthesizing module 'chu_spi_core' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_spi_core.sv:1]
	Parameter S bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'spi' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/spi.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/spi.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'spi' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/spi.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'chu_spi_core' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_spi_core.sv:1]
INFO: [Synth 8-6157] synthesizing module 'chu_i2c_core' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_i2c_core.sv:1]
INFO: [Synth 8-6157] synthesizing module 'i2c_master' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/i2c_master.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/i2c_master.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'chu_i2c_core' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_i2c_core.sv:1]
INFO: [Synth 8-6157] synthesizing module 'chu_ps2_core' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_ps2_core.sv:1]
	Parameter W_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ps2_top' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/ps2_top.sv:1]
	Parameter W_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ps2tx' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/ps2tx.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ps2tx' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/ps2tx.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ps2rx' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/ps2rx.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ps2rx' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/ps2rx.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ps2_top' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/ps2_top.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'chu_ps2_core' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_ps2_core.sv:1]
INFO: [Synth 8-6157] synthesizing module 'chu_ddfs_core' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_ddfs_core.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ddfs' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/ddfs.sv:1]
	Parameter PW bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sin_rom' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/sin_rom.sv:1]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'sin_table.txt'; please make sure the file is added to project and has read permission, ignoring [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/sin_rom.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'sin_rom' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/sin_rom.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ddfs' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/ddfs.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ds_1bit_dac' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/ds_1bit_dac.sv:1]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ds_1bit_dac' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/ds_1bit_dac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'chu_ddfs_core' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_ddfs_core.sv:1]
INFO: [Synth 8-6157] synthesizing module 'chu_adsr_core' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_adsr_core.sv:10]
INFO: [Synth 8-6157] synthesizing module 'adsr' [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/adsr.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'adsr' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/adsr.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'chu_adsr_core' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/chu_adsr_core.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'mmio_sys_sampler' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/mmio_sys_sampler.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mcs_top_sampler' (0#1) [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/sources_1/imports/HDL/mcs_top_sampler.sv:1]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
WARNING: [Synth 8-3917] design mcs_top_sampler has port audio_on driven by constant 1
WARNING: [Synth 8-3917] design mcs_top_sampler has port ja_btm[10] driven by constant 0
WARNING: [Synth 8-3917] design mcs_top_sampler has port ja_btm[9] driven by constant 0
WARNING: [Synth 8-3917] design mcs_top_sampler has port ja_btm[8] driven by constant 0
WARNING: [Synth 8-3917] design mcs_top_sampler has port ja_btm[7] driven by constant 0
WARNING: [Synth 8-7129] Port read in module chu_adsr_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module chu_adsr_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[3] in module chu_adsr_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_r[7] in module sin_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_r[6] in module sin_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_r[5] in module sin_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_r[4] in module sin_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_r[3] in module sin_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_r[2] in module sin_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_r[1] in module sin_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_r[0] in module sin_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port read in module chu_ddfs_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module chu_ddfs_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[3] in module chu_ddfs_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[31] in module chu_ddfs_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[30] in module chu_ddfs_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port read in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[3] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[2] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[31] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[30] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[29] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[28] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[27] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[26] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[25] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[24] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[23] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[22] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[21] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[20] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[19] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[18] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[17] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[16] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[15] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[14] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[13] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[12] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[11] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[10] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[9] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[8] in module chu_ps2_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port read in module chu_i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module chu_i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[3] in module chu_i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[2] in module chu_i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[31] in module chu_i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[30] in module chu_i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[29] in module chu_i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[28] in module chu_i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[27] in module chu_i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[26] in module chu_i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[25] in module chu_i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[24] in module chu_i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[23] in module chu_i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[22] in module chu_i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[21] in module chu_i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[20] in module chu_i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[19] in module chu_i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[18] in module chu_i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[17] in module chu_i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[16] in module chu_i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port read in module chu_spi_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module chu_spi_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[3] in module chu_spi_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[2] in module chu_spi_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[31] in module chu_spi_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[30] in module chu_spi_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[29] in module chu_spi_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[28] in module chu_spi_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[27] in module chu_spi_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[26] in module chu_spi_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[25] in module chu_spi_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[24] in module chu_spi_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[23] in module chu_spi_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[22] in module chu_spi_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[21] in module chu_spi_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[20] in module chu_spi_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[19] in module chu_spi_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[18] in module chu_spi_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port read in module chu_led_mux_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module chu_led_mux_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[3] in module chu_led_mux_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[2] in module chu_led_mux_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module chu_led_mux_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port cs in module chu_debounce_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port read in module chu_debounce_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port write in module chu_debounce_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module chu_debounce_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[3] in module chu_debounce_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[2] in module chu_debounce_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module chu_debounce_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[31] in module chu_debounce_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[30] in module chu_debounce_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[29] in module chu_debounce_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[28] in module chu_debounce_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[27] in module chu_debounce_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[26] in module chu_debounce_core is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2661.062 ; gain = 823.730 ; free physical = 368 ; free virtual = 9039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2661.062 ; gain = 823.730 ; free physical = 368 ; free virtual = 9039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2661.062 ; gain = 823.730 ; free physical = 368 ; free virtual = 9039
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2661.062 ; gain = 0.000 ; free physical = 375 ; free virtual = 9046
INFO: [Netlist 29-17] Analyzing 499 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_0/bd_3914_microblaze_I_0.xdc] for cell 'cpu_unit/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_0/bd_3914_microblaze_I_0.xdc] for cell 'cpu_unit/inst/microblaze_I/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_0/bd_3914_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mcs_top_sampler_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mcs_top_sampler_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/bd_3914_rst_0_0_board.xdc] for cell 'cpu_unit/inst/rst_0/U0'
Finished Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/bd_3914_rst_0_0_board.xdc] for cell 'cpu_unit/inst/rst_0/U0'
Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/bd_3914_rst_0_0.xdc] for cell 'cpu_unit/inst/rst_0/U0'
Finished Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/bd_3914_rst_0_0.xdc] for cell 'cpu_unit/inst/rst_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_1/bd_3914_rst_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mcs_top_sampler_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mcs_top_sampler_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_3/bd_3914_dlmb_0.xdc] for cell 'cpu_unit/inst/dlmb/U0'
Finished Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_3/bd_3914_dlmb_0.xdc] for cell 'cpu_unit/inst/dlmb/U0'
Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/bd_3914_iomodule_0_0_board.xdc] for cell 'cpu_unit/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_9/bd_3914_iomodule_0_0_board.xdc] for cell 'cpu_unit/inst/iomodule_0/U0'
Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/cpu_board.xdc] for cell 'cpu_unit/inst'
Finished Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/cpu_board.xdc] for cell 'cpu_unit/inst'
Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc]
WARNING: [Vivado 12-584] No ports matched 'hsync'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'vsync'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:157]
WARNING: [Vivado 12-584] No ports matched 'rgb[8]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:158]
WARNING: [Vivado 12-584] No ports matched 'rgb[9]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'rgb[10]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:160]
WARNING: [Vivado 12-584] No ports matched 'rgb[11]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'rgb[4]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:162]
WARNING: [Vivado 12-584] No ports matched 'rgb[5]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'rgb[6]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'rgb[7]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:165]
WARNING: [Vivado 12-584] No ports matched 'rgb[0]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'rgb[1]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'rgb[2]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:168]
WARNING: [Vivado 12-584] No ports matched 'rgb[3]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:169]
WARNING: [Vivado 12-584] No ports matched 'sd_reset'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:174]
WARNING: [Vivado 12-584] No ports matched 'sd_sclk'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:175]
WARNING: [Vivado 12-584] No ports matched 'sd_mosi'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:176]
WARNING: [Vivado 12-584] No ports matched 'sd_miso'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:177]
WARNING: [Vivado 12-584] No ports matched 'sd_ss_n'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:180]
WARNING: [Vivado 12-584] No ports matched 'jb_top[1]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:237]
WARNING: [Vivado 12-584] No ports matched 'jb_top[2]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:238]
WARNING: [Vivado 12-584] No ports matched 'jb_top[3]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:239]
WARNING: [Vivado 12-584] No ports matched 'jb_top[4]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:240]
WARNING: [Vivado 12-584] No ports matched 'jb_btm[7]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:241]
WARNING: [Vivado 12-584] No ports matched 'jb_btm[8]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:242]
WARNING: [Vivado 12-584] No ports matched 'jb_btm[9]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:243]
WARNING: [Vivado 12-584] No ports matched 'jb_btm[10]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:244]
WARNING: [Vivado 12-584] No ports matched 'jc_top[1]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:251]
WARNING: [Vivado 12-584] No ports matched 'jc_top[2]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:252]
WARNING: [Vivado 12-584] No ports matched 'jc_top[3]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:253]
WARNING: [Vivado 12-584] No ports matched 'jc_top[4]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:254]
WARNING: [Vivado 12-584] No ports matched 'jc_btm[7]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:255]
WARNING: [Vivado 12-584] No ports matched 'jc_btm[8]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:256]
WARNING: [Vivado 12-584] No ports matched 'jc_btm[9]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:257]
WARNING: [Vivado 12-584] No ports matched 'jc_btm[10]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:258]
WARNING: [Vivado 12-584] No ports matched 'jd_top[1]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:266]
WARNING: [Vivado 12-584] No ports matched 'jd_top[2]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:267]
WARNING: [Vivado 12-584] No ports matched 'jd_top[3]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:268]
WARNING: [Vivado 12-584] No ports matched 'jd_top[4]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:269]
WARNING: [Vivado 12-584] No ports matched 'jd_btm[7]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:270]
WARNING: [Vivado 12-584] No ports matched 'jd_btm[8]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:271]
WARNING: [Vivado 12-584] No ports matched 'jd_btm[9]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:272]
WARNING: [Vivado 12-584] No ports matched 'jd_btm[10]'. [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc:273]
Finished Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mcs_top_sampler_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.srcs/constrs_1/imports/M8 to M 13 - Sampler System/Nexys4_DDR_chu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mcs_top_sampler_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mcs_top_sampler_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mcs_top_sampler_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mcs_top_sampler_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/bd_3914_mdm_0_0.xdc] for cell 'cpu_unit/inst/mdm_0/U0'
Finished Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/bd_3914_mdm_0_0.xdc] for cell 'cpu_unit/inst/mdm_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.gen/sources_1/ip/cpu/bd_0/ip/ip_7/bd_3914_mdm_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mcs_top_sampler_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mcs_top_sampler_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2725.094 ; gain = 0.000 ; free physical = 378 ; free virtual = 9062
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 376 instances were transformed.
  FD => FDRE: 32 instances
  FDC_1 => FDCE (inverted pins: C): 1 instance 
  FDE => FDRE: 32 instances
  FDR => FDRE: 45 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instance 
  FDRSE => FDRSE (FDRE, LUT4, VCC): 9 instances
  FDS => FDSE: 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 97 instances
  MULT_AND => LUT2: 3 instances
  MUXCY_L => MUXCY: 86 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2725.094 ; gain = 0.000 ; free physical = 377 ; free virtual = 9062
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2725.094 ; gain = 887.762 ; free physical = 493 ; free virtual = 9018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2733.098 ; gain = 895.766 ; free physical = 493 ; free virtual = 9018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for cpu_unit/inst/microblaze_I/U0. (constraint file  /home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_unit/inst/rst_0/U0. (constraint file  /home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.runs/synth_1/dont_touch.xdc, line 48).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_unit/inst/dlmb/U0. (constraint file  /home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.runs/synth_1/dont_touch.xdc, line 54).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_unit/inst/mdm_0/U0. (constraint file  /home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.runs/synth_1/dont_touch.xdc, line 59).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_unit/inst/iomodule_0/U0. (constraint file  /home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.runs/synth_1/dont_touch.xdc, line 64).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_unit. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_unit/inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_unit/inst/microblaze_I. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_unit/inst/rst_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_unit/inst/ilmb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_unit/inst/dlmb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_unit/inst/dlmb_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_unit/inst/ilmb_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_unit/inst/lmb_bram_I. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_unit/inst/mdm_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_unit/inst/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_unit/inst/iomodule_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2733.098 ; gain = 895.766 ; free physical = 493 ; free virtual = 9018
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'debounce_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'spi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ps2tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ps2rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'adsr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 | 00000000000000000000000000000000
                   start |                               01 | 00000000000000000000000000000001
                    data |                               10 | 00000000000000000000000000000010
                    stop |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 | 00000000000000000000000000000000
                   start |                               01 | 00000000000000000000000000000001
                    data |                               10 | 00000000000000000000000000000010
                    stop |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                              000 | 00000000000000000000000000000000
                 wait1_1 |                              001 | 00000000000000000000000000000001
                 wait1_2 |                              010 | 00000000000000000000000000000010
                 wait1_3 |                              011 | 00000000000000000000000000000011
                     one |                              100 | 00000000000000000000000000000100
                 wait0_1 |                              101 | 00000000000000000000000000000101
                 wait0_2 |                              110 | 00000000000000000000000000000110
                 wait0_3 |                              111 | 00000000000000000000000000000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'debounce_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 | 00000000000000000000000000000000
              cpha_delay |                               01 | 00000000000000000000000000000001
                      p0 |                               10 | 00000000000000000000000000000010
                      p1 |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 | 00000000000000000000000000000000
                  start1 |                             0001 | 00000000000000000000000000000010
                  start2 |                             0010 | 00000000000000000000000000000011
                    hold |                             0011 | 00000000000000000000000000000001
                 restart |                             0100 | 00000000000000000000000000001001
                   stop1 |                             0101 | 00000000000000000000000000001010
                  iSTATE |                             0110 | 00000000000000000000000000001011
*
                   data1 |                             0111 | 00000000000000000000000000000100
                   data2 |                             1000 | 00000000000000000000000000000101
                   data3 |                             1001 | 00000000000000000000000000000110
                   data4 |                             1010 | 00000000000000000000000000000111
                data_end |                             1011 | 00000000000000000000000000001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 | 00000000000000000000000000000000
                   waitr |                           000010 | 00000000000000000000000000000001
                     rts |                           000100 | 00000000000000000000000000000010
                   start |                           001000 | 00000000000000000000000000000011
                    data |                           010000 | 00000000000000000000000000000100
                  iSTATE |                           100000 | 00000000000000000000000000000101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'ps2tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 | 00000000000000000000000000000000
                     dps |                              010 | 00000000000000000000000000000001
                  iSTATE |                              100 | 00000000000000000000000000000010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'ps2rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 | 00000000000000000000000000000000
                  launch |                           000010 | 00000000000000000000000000000001
                  attack |                           000100 | 00000000000000000000000000000010
                   decay |                           001000 | 00000000000000000000000000000011
                 sustain |                           010000 | 00000000000000000000000000000100
                  iSTATE |                           100000 | 00000000000000000000000000000101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'adsr'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2733.098 ; gain = 895.766 ; free physical = 527 ; free virtual = 9054
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I2'
INFO: [Synth 8-223] decloning instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I3'
INFO: [Synth 8-223] decloning instance 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module) to 'cpu_unit/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I4'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design mcs_top_sampler has port audio_on driven by constant 1
WARNING: [Synth 8-3917] design mcs_top_sampler has port ja_btm[10] driven by constant 0
WARNING: [Synth 8-3917] design mcs_top_sampler has port ja_btm[9] driven by constant 0
WARNING: [Synth 8-3917] design mcs_top_sampler has port ja_btm[8] driven by constant 0
WARNING: [Synth 8-3917] design mcs_top_sampler has port ja_btm[7] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10.
INFO: [Synth 8-3332] Sequential element (U0/POR_FF_I) is unused and will be removed from module bd_3914_ilmb_0.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (MDM_Core_I1/Use_Uart.TX_Buffer_Empty_FDRE/Using_FPGA.Native) is unused and will be removed from module MDM.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_unmask_EA_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_long_Op_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_long_ALU_Op_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Reg_Test_Long_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ps2_unit/ps2_tx_unit/FSM_onehot_state_reg_reg[5]) is unused and will be removed from module chu_ps2_core.
WARNING: [Synth 8-3332] Sequential element (ps2_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]) is unused and will be removed from module chu_ps2_core.
WARNING: [Synth 8-3332] Sequential element (ddfs_unit/pcm_reg_reg__15) is unused and will be removed from module chu_ddfs_core.
WARNING: [Synth 8-3332] Sequential element (ddfs_unit/pcm_reg_reg__16) is unused and will be removed from module chu_ddfs_core.
WARNING: [Synth 8-3332] Sequential element (ddfs_unit/pcm_reg_reg__17) is unused and will be removed from module chu_ddfs_core.
WARNING: [Synth 8-3332] Sequential element (ddfs_unit/pcm_reg_reg__18) is unused and will be removed from module chu_ddfs_core.
WARNING: [Synth 8-3332] Sequential element (ddfs_unit/pcm_reg_reg__19) is unused and will be removed from module chu_ddfs_core.
WARNING: [Synth 8-3332] Sequential element (ddfs_unit/pcm_reg_reg__20) is unused and will be removed from module chu_ddfs_core.
WARNING: [Synth 8-3332] Sequential element (ddfs_unit/pcm_reg_reg__21) is unused and will be removed from module chu_ddfs_core.
WARNING: [Synth 8-3332] Sequential element (ddfs_unit/pcm_reg_reg__22) is unused and will be removed from module chu_ddfs_core.
WARNING: [Synth 8-3332] Sequential element (ddfs_unit/pcm_reg_reg__23) is unused and will be removed from module chu_ddfs_core.
WARNING: [Synth 8-3332] Sequential element (ddfs_unit/pcm_reg_reg__24) is unused and will be removed from module chu_ddfs_core.
WARNING: [Synth 8-3332] Sequential element (ddfs_unit/pcm_reg_reg__25) is unused and will be removed from module chu_ddfs_core.
WARNING: [Synth 8-3332] Sequential element (ddfs_unit/pcm_reg_reg__26) is unused and will be removed from module chu_ddfs_core.
WARNING: [Synth 8-3332] Sequential element (ddfs_unit/pcm_reg_reg__27) is unused and will be removed from module chu_ddfs_core.
WARNING: [Synth 8-3332] Sequential element (ddfs_unit/pcm_reg_reg__28) is unused and will be removed from module chu_ddfs_core.
WARNING: [Synth 8-3332] Sequential element (adsr_unit/FSM_onehot_state_reg_reg[5]) is unused and will be removed from module chu_adsr_core.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2733.098 ; gain = 895.766 ; free physical = 503 ; free virtual = 9049
---------------------------------------------------------------------------------
 Sort Area is  ddfs_unit/modu_0 : 0 0 : 1953 1953 : Used 1 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpu_unit/inst/microblaze_I/U0/Reset' to pin 'cpu_unit/inst/rst_0/U0/FDRE_inst/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2733.098 ; gain = 895.766 ; free physical = 497 ; free virtual = 9050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2733.098 ; gain = 895.766 ; free physical = 503 ; free virtual = 9055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 2733.098 ; gain = 895.766 ; free physical = 510 ; free virtual = 9062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 2733.098 ; gain = 895.766 ; free physical = 508 ; free virtual = 9060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 2733.098 ; gain = 895.766 ; free physical = 508 ; free virtual = 9060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 2733.098 ; gain = 895.766 ; free physical = 508 ; free virtual = 9060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 2733.098 ; gain = 895.766 ; free physical = 508 ; free virtual = 9060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 2733.098 ; gain = 895.766 ; free physical = 508 ; free virtual = 9060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 2733.098 ; gain = 895.766 ; free physical = 508 ; free virtual = 9060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|chu_ddfs_core | (A*B)'      | 30     | 0      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BSCANE2  |     1|
|2     |BUFG     |     3|
|3     |CARRY4   |   124|
|4     |DSP48E1  |     1|
|5     |LUT1     |    51|
|6     |LUT2     |   376|
|7     |LUT3     |   222|
|8     |LUT4     |   559|
|9     |LUT5     |   287|
|10    |LUT6     |   633|
|12    |MULT_AND |     2|
|13    |MUXCY_L  |    84|
|14    |MUXF7    |    40|
|15    |RAM32X1D |    64|
|16    |RAM64M   |    36|
|17    |RAMB36E1 |    32|
|18    |SRL16    |     1|
|19    |SRL16E   |    86|
|20    |SRLC16E  |     8|
|21    |XADC     |     1|
|22    |XORCY    |    58|
|23    |FD       |    32|
|24    |FDCE     |  1050|
|25    |FDC      |     1|
|26    |FDE      |    32|
|27    |FDPE     |    19|
|28    |FDR      |     5|
|29    |FDRE     |   812|
|31    |FDS      |     3|
|32    |FDSE     |    25|
|33    |IBUF     |    33|
|34    |IOBUF    |     3|
|35    |OBUF     |    52|
|36    |OBUFT    |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 2733.098 ; gain = 895.766 ; free physical = 508 ; free virtual = 9060
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17321 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 2733.098 ; gain = 831.734 ; free physical = 508 ; free virtual = 9060
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 2733.105 ; gain = 895.766 ; free physical = 508 ; free virtual = 9060
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2733.105 ; gain = 0.000 ; free physical = 854 ; free virtual = 9406
INFO: [Netlist 29-17] Analyzing 615 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2789.125 ; gain = 0.000 ; free physical = 848 ; free virtual = 9390
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 300 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 25 instances
  FD => FDRE: 32 instances
  FDC_1 => FDCE (inverted pins: C): 1 instance 
  FDE => FDRE: 32 instances
  FDR => FDRE: 5 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instance 
  FDS => FDSE: 3 instances
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 95 instances
  MULT_AND => LUT2: 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAM64M => RAM64M (RAMD64E(x4)): 36 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: afe71944
INFO: [Common 17-83] Releasing license: Synthesis
396 Infos, 238 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 2789.125 ; gain = 1303.738 ; free physical = 850 ; free virtual = 9391
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2370.029; main = 1980.466; forked = 440.023
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3828.730; main = 2789.129; forked = 1095.629
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.137 ; gain = 0.000 ; free physical = 850 ; free virtual = 9391
INFO: [Common 17-1381] The checkpoint '/home/noah/Projects/ECE-4310_Lab-10/ECE-4310_Lab-10.runs/synth_1/mcs_top_sampler.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file mcs_top_sampler_utilization_synth.rpt -pb mcs_top_sampler_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 09:19:54 2024...
