onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/pc_in
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/rd_en
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/abort
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/we
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/clk
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/i_rst_n
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/dout
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/dout_valid
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/map_Address
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/i_clk
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/i_rst_n
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/dout
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/dout_valid
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/rd_en
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/jmp_branch_address
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/jmp_branch_valid
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/pc_in
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/o_rd_en
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/abort
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/pc_out
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/instr
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/empty
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/pc_out_w_d
add wave -noupdate -group {ifq last mux} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/bypass_instr_mux/i_a
add wave -noupdate -group {ifq last mux} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/bypass_instr_mux/i_b
add wave -noupdate -group {ifq last mux} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/bypass_instr_mux/i_selector
add wave -noupdate -group {ifq last mux} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/bypass_instr_mux/out
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/i_clk
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/i_rst_n
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/data_in
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/w_en
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/rd_en
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/flush
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/jmp_branch_address_b_3_2
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/data_out
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/o_full
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/o_rp
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/o_wp
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/empty
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/wp
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/rp
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/full
add wave -noupdate -group {ifq fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/ifq_module/fifo/fifo[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/ifq_module/fifo/fifo[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/ifq_module/fifo/fifo[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/ifq_module/fifo/fifo[3]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/ifq_module/fifo/fifo[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/ifq_module/fifo/fifo[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/ifq_module/fifo/fifo[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/ifq_module/fifo/fifo[3]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/ifq_module/fifo/fifo
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/overflow
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/i_clk
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/i_rst_n
add wave -noupdate -expand -group dispatcher -color Gold -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/i_fetch_pc_plus_4
add wave -noupdate -expand -group dispatcher -color White -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/i_fetch_instruction
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/i_fetch_empty_flag
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/dispatch_jmp_br_addr
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/dispatch_jmp_valid
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/dispatch_rd_en
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/cdb_tag
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/cdb_valid
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/cdb_data
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/cdb_branch
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/cdb_branch_taken
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/jmp_detected
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/branch_detected
add wave -noupdate -group decoder -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/decoder/instr
add wave -noupdate -group decoder -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/decoder/rs1
add wave -noupdate -group decoder -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/decoder/rs2
add wave -noupdate -group decoder -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/decoder/rd
add wave -noupdate -group decoder -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/decoder/opcode
add wave -noupdate -group decoder -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/decoder/func3
add wave -noupdate -group decoder -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/decoder/func7
add wave -noupdate -group decoder -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/immediate_generator/o_immediate
add wave -noupdate -group {tag fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/i_clk
add wave -noupdate -group {tag fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/i_rst_n
add wave -noupdate -group {tag fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[0]} -radix hexadecimal}} -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[0]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp
add wave -noupdate -group {tag fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[0]} -radix hexadecimal}} -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[0]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp
add wave -noupdate -group {tag fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/cdb_tag_data_tf
add wave -noupdate -group {tag fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/cdb_tag_valid_tf
add wave -noupdate -group {tag fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rd_en_tf
add wave -noupdate -group {tag fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/flush
add wave -noupdate -group {tag fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/tag_out_tf
add wave -noupdate -group {tag fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[7]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[8]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[9]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[10]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[11]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[12]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[13]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[14]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[15]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[16]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[17]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[18]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[19]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[20]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[21]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[22]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[23]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[24]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[25]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[26]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[27]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[28]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[29]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[30]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[31]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[32]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[33]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[34]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[35]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[36]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[37]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[38]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[39]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[40]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[41]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[42]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[43]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[44]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[45]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[46]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[47]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[48]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[49]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[50]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[51]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[52]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[53]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[54]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[55]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[56]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[57]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[58]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[59]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[60]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[61]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[62]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[63]} -radix hexadecimal}} -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[7]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[8]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[9]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[10]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[11]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[12]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[13]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[14]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[15]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[16]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[17]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[18]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[19]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[20]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[21]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[22]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[23]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[24]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[25]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[26]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[27]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[28]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[29]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[30]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[31]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[32]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[33]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[34]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[35]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[36]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[37]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[38]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[39]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[40]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[41]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[42]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[43]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[44]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[45]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[46]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[47]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[48]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[49]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[50]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[51]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[52]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[53]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[54]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[55]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[56]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[57]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[58]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[59]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[60]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[61]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[62]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[63]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo
add wave -noupdate -group {tag fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo_full_tf
add wave -noupdate -group {tag fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/empty_fifo_tf
add wave -noupdate -group RST -color Cyan -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/cdb_tag_rst
add wave -noupdate -group RST -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/cdb_clear_addr
add wave -noupdate -group RST -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7]} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][0]} -radix hexadecimal}}} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[8]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[9]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[10]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[11]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[12]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[13]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[14]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[15]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[16]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[17]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[18]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[19]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[20]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[21]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[22]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[23]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[24]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[25]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[26]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[27]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[28]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[29]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[30]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[31]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[5]} {-color Gold -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[6]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7]} {-height 15 -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][0]} -radix hexadecimal}}} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[8]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[9]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[10]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[11]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[12]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[13]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[14]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[15]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[16]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[17]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[18]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[19]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[20]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[21]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[22]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[23]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[24]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[25]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[26]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[27]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[28]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[29]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[30]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[31]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/rst_module/registers
add wave -noupdate -group RST -color White -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[0]} -radix hexadecimal}} -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[6]} {-color White -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[5]} {-color White -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[4]} {-color White -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[3]} {-color White -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[2]} {-color White -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[1]} {-color White -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[0]} {-color White -height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst
add wave -noupdate -group RST -color White -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/waddr0_rst
add wave -noupdate -group RST -color White -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/wen0_rst
add wave -noupdate -group RST -color Red -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/wen_regfile_rst
add wave -noupdate -group RST -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/wdata1_rst
add wave -noupdate -group RST -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/rs1addr_rst
add wave -noupdate -group RST -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/rs1tag_rst
add wave -noupdate -group RST -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/rs1valid_rst
add wave -noupdate -group RST -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/rs2addr_rst
add wave -noupdate -group RST -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/rs2tag_rst
add wave -noupdate -group RST -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/rs2valid_rst
add wave -noupdate -expand -group {register file} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rf_module/clk
add wave -noupdate -expand -group {register file} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rf_module/write_data_rf
add wave -noupdate -expand -group {register file} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rf_module/write_addr_rf
add wave -noupdate -expand -group {register file} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rf_module/rs1addr_rf
add wave -noupdate -expand -group {register file} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rf_module/rs1data_rf
add wave -noupdate -expand -group {register file} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rf_module/rs2addr_rf
add wave -noupdate -expand -group {register file} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rf_module/rs2data_rf
add wave -noupdate -expand -group {register file} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[7]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[8]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[9]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[10]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[11]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[12]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[13]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[14]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[15]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[16]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[17]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[18]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[19]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[20]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[21]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[22]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[23]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[24]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[25]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[26]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[27]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[28]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[29]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[30]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[31]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[7]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[8]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[9]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[10]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[11]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[12]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[13]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[14]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[15]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[16]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[17]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[18]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[19]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[20]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[21]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[22]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[23]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[24]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[25]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[26]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[27]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[28]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[29]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[30]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[31]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/rf_module/registers
add wave -noupdate -group {dispatch gen} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/int_dispatch_en
add wave -noupdate -group {dispatch gen} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/mult_dispatch_en
add wave -noupdate -group {dispatch gen} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/div_dispatch_en
add wave -noupdate -group {dispatch gen} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/ld_st_dispatch_en
add wave -noupdate -group {dispatch gen} -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.opcode -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.func3 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.func7 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data -radix hexadecimal -childformat {{rs1_data -radix hexadecimal} {rs1_data_valid -radix hexadecimal} {rs1_tag -radix hexadecimal} {rs2_data -radix hexadecimal} {rs2_data_valid -radix hexadecimal} {rs2_tag -radix hexadecimal} {rd_tag -radix hexadecimal}}}} -expand -subitemconfig {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.opcode {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.func3 {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.func7 {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data {-height 15 -radix hexadecimal -childformat {{rs1_data -radix hexadecimal} {rs1_data_valid -radix hexadecimal} {rs1_tag -radix hexadecimal} {rs2_data -radix hexadecimal} {rs2_data_valid -radix hexadecimal} {rs2_tag -radix hexadecimal} {rd_tag -radix hexadecimal}} -expand} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data.rs1_data {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data.rs1_data_valid {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data.rs1_tag {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data.rs2_data {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data.rs2_data_valid {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data.rs2_tag {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data.rd_tag {-radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data
add wave -noupdate -group {dispatch gen} -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data.ld_st_opcode -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data.func3 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data.immediate -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data.common_data -radix hexadecimal}} -subitemconfig {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data.ld_st_opcode {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data.func3 {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data.immediate {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data.common_data {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data
add wave -noupdate -group {dispatch gen} -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs1_data -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs1_data_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs1_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs2_data -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs2_data_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs2_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rd_tag -radix hexadecimal}} -subitemconfig {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs1_data {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs1_data_valid {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs1_tag {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs2_data {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs2_data_valid {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs2_tag {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rd_tag {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data
add wave -noupdate -expand -group {int fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/i_clk
add wave -noupdate -expand -group {int fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/i_rst_n
add wave -noupdate -expand -group {int fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[100]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[99]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[98]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[97]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[96]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[95]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[94]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[93]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[92]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[91]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[90]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[89]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[88]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[87]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[86]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[85]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[84]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[83]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[82]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[81]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[80]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[79]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[78]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[77]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[76]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[75]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[74]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[73]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[72]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[71]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[70]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[69]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[68]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[67]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[66]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[65]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[64]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[63]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[62]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[61]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[60]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[59]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[58]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[57]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[56]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[55]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[54]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[53]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[52]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[51]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[50]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[49]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[48]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[47]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[46]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[45]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[44]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[43]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[42]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[41]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[40]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[39]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[38]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[37]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[36]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[35]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[34]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[33]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[32]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[31]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[30]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[29]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[28]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[27]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[26]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[25]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[24]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[23]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[22]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[21]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[20]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[19]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[18]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[17]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[16]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[15]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[14]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[13]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[12]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[11]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[10]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[9]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[8]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[7]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[0]} -radix hexadecimal}} -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[100]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[99]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[98]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[97]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[96]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[95]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[94]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[93]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[92]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[91]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[90]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[89]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[88]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[87]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[86]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[85]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[84]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[83]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[82]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[81]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[80]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[79]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[78]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[77]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[76]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[75]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[74]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[73]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[72]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[71]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[70]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[69]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[68]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[67]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[66]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[65]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[64]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[63]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[62]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[61]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[60]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[59]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[58]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[57]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[56]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[55]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[54]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[53]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[52]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[51]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[50]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[49]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[48]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[47]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[46]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[45]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[44]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[43]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[42]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[41]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[40]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[39]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[38]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[37]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[36]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[35]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[34]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[33]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[32]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[31]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[30]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[29]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[28]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[27]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[26]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[25]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[24]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[23]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[22]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[21]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[20]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[19]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[18]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[17]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[16]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[15]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[14]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[13]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[12]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[11]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[10]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[9]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[8]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[7]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[0]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in
add wave -noupdate -expand -group {int fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/flush
add wave -noupdate -expand -group {int fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_out
add wave -noupdate -expand -group {int fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/w_en
add wave -noupdate -expand -group {int fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/empty
add wave -noupdate -expand -group {int fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/full
add wave -noupdate -expand -group {int fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/rsv_station[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/rsv_station[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/rsv_station[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/rsv_station[3]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/rsv_station[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/rsv_station[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/rsv_station[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/rsv_station[3]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/rsv_station
add wave -noupdate -expand -group {int fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/occupied[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/occupied[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/occupied[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/occupied[0]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/occupied[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/occupied[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/occupied[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/occupied[0]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/occupied
add wave -noupdate -expand -group {int fifo} /risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/issue_completed
add wave -noupdate -expand -group {int fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/issue_queue_rdy
add wave -noupdate -expand -group {int fifo} /risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/occupied_mask
add wave -noupdate -expand -group {int fifo} /risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/shifted
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/issue_queue_rdy
add wave -noupdate -expand -group {mem exec fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/i_clk
add wave -noupdate -expand -group {mem exec fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/i_rst_n
add wave -noupdate -expand -group {mem exec fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in
add wave -noupdate -expand -group {mem exec fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out
add wave -noupdate -expand -group {mem exec fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/o_full
add wave -noupdate -expand -group {mem exec fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/DEPTH
add wave -noupdate -expand -group {mem exec fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/empty
add wave -noupdate -expand -group {mem exec fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/full
add wave -noupdate -expand -group {mem exec fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/wp
add wave -noupdate -expand -group {mem exec fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rp
add wave -noupdate -expand -group {mem exec fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/w_en
add wave -noupdate -expand -group {mem exec fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/fifo[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/fifo[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/fifo[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/fifo[3]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/fifo[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/fifo[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/fifo[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/fifo[3]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/fifo
add wave -noupdate -expand -group {mem exec fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/current_size
add wave -noupdate -expand -group {mult fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/i_clk
add wave -noupdate -expand -group {mult fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/i_rst_n
add wave -noupdate -expand -group {mult fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/data_in
add wave -noupdate -expand -group {mult fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/flush
add wave -noupdate -expand -group {mult fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/data_out
add wave -noupdate -expand -group {mult fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/o_full
add wave -noupdate -expand -group {mult fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/w_en
add wave -noupdate -expand -group {mult fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/empty
add wave -noupdate -expand -group {mult fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/rsv_station[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/rsv_station[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/rsv_station[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/rsv_station[3]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/rsv_station[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/rsv_station[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/rsv_station[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/rsv_station[3]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/rsv_station
add wave -noupdate -expand -group {mult fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/occupied[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/occupied[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/occupied[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/occupied[0]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/occupied[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/occupied[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/occupied[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/occupied[0]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/occupied
add wave -noupdate -expand -group {mult fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/full
add wave -noupdate -expand -group {mult fifo} /risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/issue_queue_rdy
add wave -noupdate -expand -group {div fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/i_clk
add wave -noupdate -expand -group {div fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/i_rst_n
add wave -noupdate -expand -group {div fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/data_in
add wave -noupdate -expand -group {div fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/flush
add wave -noupdate -expand -group {div fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/data_out
add wave -noupdate -expand -group {div fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/w_en
add wave -noupdate -expand -group {div fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/o_full
add wave -noupdate -expand -group {div fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/empty
add wave -noupdate -expand -group {div fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/rsv_station[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/rsv_station[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/rsv_station[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/rsv_station[3]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/rsv_station[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/rsv_station[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/rsv_station[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/rsv_station[3]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/rsv_station
add wave -noupdate -expand -group {div fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/occupied[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/occupied[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/occupied[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/occupied[0]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/occupied[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/occupied[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/occupied[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/occupied[0]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/occupied
add wave -noupdate -expand -group {div fifo} /risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/issue_queue_rdy
add wave -noupdate -expand -group {div fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/full
add wave -noupdate -group rs1_cdb_mux -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs1_cdb_mux/i_a
add wave -noupdate -group rs1_cdb_mux -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs1_cdb_mux/i_b
add wave -noupdate -group rs1_cdb_mux -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs1_cdb_mux/i_selector
add wave -noupdate -group rs1_cdb_mux -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs1_cdb_mux/out
add wave -noupdate -group rs2_cdb_mux -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs2_cdb_mux/i_a
add wave -noupdate -group rs2_cdb_mux -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs2_cdb_mux/i_b
add wave -noupdate -group rs2_cdb_mux -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs2_cdb_mux/i_selector
add wave -noupdate -group rs2_cdb_mux -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs2_cdb_mux/out
add wave -noupdate -group {br jmp addr calc} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/br_jmp_addr_calc/pc
add wave -noupdate -group {br jmp addr calc} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/br_jmp_addr_calc/opcode
add wave -noupdate -group {br jmp addr calc} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/br_jmp_addr_calc/immediate
add wave -noupdate -group {br jmp addr calc} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/br_jmp_addr_calc/jmp_br_addr
add wave -noupdate -group {one shot} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/branch_detected_one_shot/i_clk
add wave -noupdate -group {one shot} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/branch_detected_one_shot/i_rst_n
add wave -noupdate -group {one shot} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/branch_detected_one_shot/i_en
add wave -noupdate -group {one shot} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/branch_detected_one_shot/d
add wave -noupdate -group {one shot} /risc_v_sp_tb/procesador/dispatcher/branch_detected_one_shot/hold
add wave -noupdate -group {one shot} /risc_v_sp_tb/procesador/dispatcher/branch_detected_one_shot/release_one_shot
add wave -noupdate -group {one shot} /risc_v_sp_tb/procesador/dispatcher/branch_detected_one_shot/temp
add wave -noupdate -group {one shot} /risc_v_sp_tb/procesador/dispatcher/branch_detected_one_shot/already_launched
add wave -noupdate -group {one shot} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/branch_detected_one_shot/q
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/clk
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/rst_n
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/branch_lock
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/fetch_next_instr
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_ctrl
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_ld_st_fifo_data_in
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_ld_st_fifo_ctrl
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_mult_fifo_data_in
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_mult_fifo_ctrl
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_div_fifo_data_in
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_div_fifo_ctrl
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_int_issue_data.rsv_station_data
add wave -noupdate -radix hexadecimal -childformat {{opcode -radix hexadecimal} {func3 -radix hexadecimal} {func7 -radix hexadecimal} {common_data -radix hexadecimal}} -subitemconfig {/risc_v_sp_tb/procesador/dispatcher/exec_int_issue_data.rsv_station_data.opcode {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/exec_int_issue_data.rsv_station_data.func3 {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/exec_int_issue_data.rsv_station_data.func7 {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/exec_int_issue_data.rsv_station_data.common_data {-radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/exec_int_issue_data.rsv_station_data
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_mem_issue_data.rsv_station_data
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_mult_issue_data.rsv_station_data
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_div_issue_data.rsv_station_data
add wave -noupdate -expand -group {int issue} -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_exec_fifo_data.opcode -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_exec_fifo_data.func3 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_exec_fifo_data.func7 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_exec_fifo_data.common_data -radix hexadecimal}} -subitemconfig {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_exec_fifo_data.opcode {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_exec_fifo_data.func3 {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_exec_fifo_data.func7 {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_exec_fifo_data.common_data {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_exec_fifo_data
add wave -noupdate -expand -group {int issue} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/issue_granted
add wave -noupdate -expand -group {int issue} -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_submit.cdb_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_submit.cdb_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_submit.cdb_result -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_submit.cdb_branch -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_submit.cdb_branch_taken -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_submit.issue_done -radix hexadecimal}} -expand -subitemconfig {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_submit.cdb_tag {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_submit.cdb_valid {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_submit.cdb_result {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_submit.cdb_branch {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_submit.cdb_branch_taken {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_submit.issue_done {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_submit
add wave -noupdate -expand -group {int issue} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/latency_submit[0]} -radix hexadecimal -childformat {{cdb_tag -radix hexadecimal} {cdb_valid -radix hexadecimal} {cdb_result -radix hexadecimal} {cdb_branch -radix hexadecimal} {cdb_branch_taken -radix hexadecimal} {issue_done -radix hexadecimal}}}} -subitemconfig {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/latency_submit[0]} {-height 15 -radix hexadecimal -childformat {{cdb_tag -radix hexadecimal} {cdb_valid -radix hexadecimal} {cdb_result -radix hexadecimal} {cdb_branch -radix hexadecimal} {cdb_branch_taken -radix hexadecimal} {issue_done -radix hexadecimal}}} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/latency_submit[0].cdb_tag} {-radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/latency_submit[0].cdb_valid} {-radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/latency_submit[0].cdb_result} {-radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/latency_submit[0].cdb_branch} {-radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/latency_submit[0].cdb_branch_taken} {-radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/latency_submit[0].issue_done} {-radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/latency_submit
add wave -noupdate -expand -group {int issue} -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/o_int_submit.cdb_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/o_int_submit.cdb_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/o_int_submit.cdb_result -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/o_int_submit.cdb_branch -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/o_int_submit.cdb_branch_taken -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/o_int_submit.issue_done -radix hexadecimal}} -expand -subitemconfig {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/o_int_submit.cdb_tag {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/o_int_submit.cdb_valid {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/o_int_submit.cdb_result {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/o_int_submit.cdb_branch {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/o_int_submit.cdb_branch_taken {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/o_int_submit.issue_done {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/o_int_submit
add wave -noupdate -expand -group {mult issue} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/mult_exec_fifo_data
add wave -noupdate -expand -group {mult issue} -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/mult_submit.cdb_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/mult_submit.cdb_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/mult_submit.cdb_result -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/mult_submit.cdb_branch -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/mult_submit.cdb_branch_taken -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/mult_submit.issue_done -radix hexadecimal}} -expand -subitemconfig {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/mult_submit.cdb_tag {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/mult_submit.cdb_valid {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/mult_submit.cdb_result {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/mult_submit.cdb_branch {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/mult_submit.cdb_branch_taken {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/mult_submit.issue_done {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/mult_submit
add wave -noupdate -expand -group {mult issue} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/latency_submit[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/latency_submit[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/latency_submit[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/latency_submit[3]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/latency_submit[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/latency_submit[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/latency_submit[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/latency_submit[3]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/latency_submit
add wave -noupdate -expand -group {mult issue} -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/o_mult_submit.cdb_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/o_mult_submit.cdb_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/o_mult_submit.cdb_result -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/o_mult_submit.cdb_branch -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/o_mult_submit.cdb_branch_taken -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/o_mult_submit.issue_done -radix hexadecimal}} -expand -subitemconfig {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/o_mult_submit.cdb_tag {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/o_mult_submit.cdb_valid {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/o_mult_submit.cdb_result {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/o_mult_submit.cdb_branch {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/o_mult_submit.cdb_branch_taken {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/o_mult_submit.issue_done {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/o_mult_submit
add wave -noupdate -expand -group {mult issue} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/issue_granted
add wave -noupdate -expand -group {div issue} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/div_exec_fifo_data
add wave -noupdate -expand -group {div issue} -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/div_submit.cdb_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/div_submit.cdb_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/div_submit.cdb_result -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/div_submit.cdb_branch -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/div_submit.cdb_branch_taken -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/div_submit.issue_done -radix hexadecimal}} -expand -subitemconfig {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/div_submit.cdb_tag {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/div_submit.cdb_valid {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/div_submit.cdb_result {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/div_submit.cdb_branch {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/div_submit.cdb_branch_taken {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/div_submit.issue_done {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/div_submit
add wave -noupdate -expand -group {div issue} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/latency_submit[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/latency_submit[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/latency_submit[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/latency_submit[3]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/latency_submit[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/latency_submit[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/latency_submit[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/latency_submit[3]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/latency_submit
add wave -noupdate -expand -group {div issue} -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/o_div_submit.cdb_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/o_div_submit.cdb_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/o_div_submit.cdb_result -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/o_div_submit.cdb_branch -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/o_div_submit.cdb_branch_taken -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/o_div_submit.issue_done -radix hexadecimal}} -expand -subitemconfig {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/o_div_submit.cdb_tag {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/o_div_submit.cdb_valid {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/o_div_submit.cdb_result {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/o_div_submit.cdb_branch {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/o_div_submit.cdb_branch_taken {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/o_div_submit.issue_done {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/o_div_submit
add wave -noupdate -expand -group {div issue} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/issue_granted
add wave -noupdate -expand -group {mem issue} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_address
add wave -noupdate -expand -group {mem issue} -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.ld_st_opcode -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.func3 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.immediate -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.common_data -radix hexadecimal -childformat {{rs1_data -radix hexadecimal} {rs1_data_valid -radix hexadecimal} {rs1_tag -radix hexadecimal} {rs2_data -radix hexadecimal} {rs2_data_valid -radix hexadecimal} {rs2_tag -radix hexadecimal} {rd_tag -radix hexadecimal}}}} -subitemconfig {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.ld_st_opcode {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.func3 {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.immediate {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.common_data {-height 15 -radix hexadecimal -childformat {{rs1_data -radix hexadecimal} {rs1_data_valid -radix hexadecimal} {rs1_tag -radix hexadecimal} {rs2_data -radix hexadecimal} {rs2_data_valid -radix hexadecimal} {rs2_tag -radix hexadecimal} {rd_tag -radix hexadecimal}} -expand} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.common_data.rs1_data {-radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.common_data.rs1_data_valid {-radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.common_data.rs1_tag {-radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.common_data.rs2_data {-radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.common_data.rs2_data_valid {-radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.common_data.rs2_tag {-radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.common_data.rd_tag {-radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data
add wave -noupdate -expand -group {mem issue} -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_submit.cdb_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_submit.cdb_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_submit.cdb_result -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_submit.cdb_branch -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_submit.cdb_branch_taken -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_submit.issue_done -radix hexadecimal}} -expand -subitemconfig {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_submit.cdb_tag {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_submit.cdb_valid {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_submit.cdb_result {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_submit.cdb_branch {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_submit.cdb_branch_taken {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_submit.issue_done {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_submit
add wave -noupdate -expand -group {mem issue} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/latency_submit[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/latency_submit[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/latency_submit[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/latency_submit[3]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/latency_submit[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/latency_submit[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/latency_submit[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/latency_submit[3]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/latency_submit
add wave -noupdate -expand -group {mem issue} -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/o_mem_submit.cdb_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/o_mem_submit.cdb_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/o_mem_submit.cdb_result -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/o_mem_submit.cdb_branch -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/o_mem_submit.cdb_branch_taken -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/o_mem_submit.issue_done -radix hexadecimal}} -expand -subitemconfig {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/o_mem_submit.cdb_tag {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/o_mem_submit.cdb_valid {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/o_mem_submit.cdb_result {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/o_mem_submit.cdb_branch {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/o_mem_submit.cdb_branch_taken {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/o_mem_submit.issue_done {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/o_mem_submit
add wave -noupdate -expand -group {mem issue} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/issue_granted
add wave -noupdate -expand -group {mem issue} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/data_memory_2_slave
add wave -noupdate -expand -group {mem issue} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/address_memory_2_slave
add wave -noupdate -expand -group {mem issue} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/data_return_ram
add wave -noupdate -expand -group {mem issue} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/data_return_uart
add wave -noupdate -expand -group {mem issue} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/we_memory_2_ram
add wave -noupdate -expand -group {mem issue} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/re_memory_2_ram
add wave -noupdate -expand -group {mem issue} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/we_memory_2_uart
add wave -noupdate -expand -group {mem issue} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/re_memory_2_uart
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 3} {60072 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 466
configure wave -valuecolwidth 175
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {76079 ps}
