// Seed: 1527529935
module module_0 ();
  logic id_0, id_1;
  assign id_1 = 1 | 1;
  logic id_2 = 1;
  always @(id_2 or posedge (id_2))
    if (1) begin
      id_2 = id_0;
    end
endmodule
