#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x274a130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27477e0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x27486a0 .functor NOT 1, L_0x27c11b0, C4<0>, C4<0>, C4<0>;
L_0x2799530 .functor XOR 8, L_0x27c0d40, L_0x27c0f00, C4<00000000>, C4<00000000>;
L_0x27995a0 .functor XOR 8, L_0x2799530, L_0x27c1040, C4<00000000>, C4<00000000>;
v0x27be950_0 .net *"_ivl_10", 7 0, L_0x27c1040;  1 drivers
v0x27bea50_0 .net *"_ivl_12", 7 0, L_0x27995a0;  1 drivers
v0x27beb30_0 .net *"_ivl_2", 7 0, L_0x27c0ca0;  1 drivers
v0x27bebf0_0 .net *"_ivl_4", 7 0, L_0x27c0d40;  1 drivers
v0x27becd0_0 .net *"_ivl_6", 7 0, L_0x27c0f00;  1 drivers
v0x27bee00_0 .net *"_ivl_8", 7 0, L_0x2799530;  1 drivers
v0x27beee0_0 .net "areset", 0 0, L_0x2748d50;  1 drivers
v0x27bef80_0 .var "clk", 0 0;
v0x27bf020_0 .net "predict_history_dut", 6 0, v0x27bdd30_0;  1 drivers
v0x27bf170_0 .net "predict_history_ref", 6 0, L_0x27c0b10;  1 drivers
v0x27bf210_0 .net "predict_pc", 6 0, L_0x27bfda0;  1 drivers
v0x27bf2b0_0 .net "predict_taken_dut", 0 0, v0x27bdf20_0;  1 drivers
v0x27bf350_0 .net "predict_taken_ref", 0 0, L_0x27c0950;  1 drivers
v0x27bf3f0_0 .net "predict_valid", 0 0, v0x27bafb0_0;  1 drivers
v0x27bf490_0 .var/2u "stats1", 223 0;
v0x27bf530_0 .var/2u "strobe", 0 0;
v0x27bf5f0_0 .net "tb_match", 0 0, L_0x27c11b0;  1 drivers
v0x27bf7a0_0 .net "tb_mismatch", 0 0, L_0x27486a0;  1 drivers
v0x27bf840_0 .net "train_history", 6 0, L_0x27c0350;  1 drivers
v0x27bf900_0 .net "train_mispredicted", 0 0, L_0x27c01f0;  1 drivers
v0x27bf9a0_0 .net "train_pc", 6 0, L_0x27c04e0;  1 drivers
v0x27bfa60_0 .net "train_taken", 0 0, L_0x27bffd0;  1 drivers
v0x27bfb00_0 .net "train_valid", 0 0, v0x27bb930_0;  1 drivers
v0x27bfba0_0 .net "wavedrom_enable", 0 0, v0x27bba00_0;  1 drivers
v0x27bfc40_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x27bbaa0_0;  1 drivers
v0x27bfce0_0 .net "wavedrom_title", 511 0, v0x27bbb80_0;  1 drivers
L_0x27c0ca0 .concat [ 7 1 0 0], L_0x27c0b10, L_0x27c0950;
L_0x27c0d40 .concat [ 7 1 0 0], L_0x27c0b10, L_0x27c0950;
L_0x27c0f00 .concat [ 7 1 0 0], v0x27bdd30_0, v0x27bdf20_0;
L_0x27c1040 .concat [ 7 1 0 0], L_0x27c0b10, L_0x27c0950;
L_0x27c11b0 .cmp/eeq 8, L_0x27c0ca0, L_0x27995a0;
S_0x274c1a0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x27477e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x274b960 .param/l "LNT" 0 3 22, C4<01>;
P_0x274b9a0 .param/l "LT" 0 3 22, C4<10>;
P_0x274b9e0 .param/l "SNT" 0 3 22, C4<00>;
P_0x274ba20 .param/l "ST" 0 3 22, C4<11>;
P_0x274ba60 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x2773700 .functor XOR 7, v0x27b9150_0, L_0x27bfda0, C4<0000000>, C4<0000000>;
L_0x2762470 .functor XOR 7, L_0x27c0350, L_0x27c04e0, C4<0000000>, C4<0000000>;
v0x2786230_0 .net *"_ivl_11", 0 0, L_0x27c0860;  1 drivers
L_0x7f092af3c1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2786500_0 .net *"_ivl_12", 0 0, L_0x7f092af3c1c8;  1 drivers
L_0x7f092af3c210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x27484d0_0 .net *"_ivl_16", 6 0, L_0x7f092af3c210;  1 drivers
v0x2748710_0 .net *"_ivl_4", 1 0, L_0x27c0670;  1 drivers
v0x27488e0_0 .net *"_ivl_6", 8 0, L_0x27c0770;  1 drivers
L_0x7f092af3c180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2748e40_0 .net *"_ivl_9", 1 0, L_0x7f092af3c180;  1 drivers
v0x27b8e30_0 .net "areset", 0 0, L_0x2748d50;  alias, 1 drivers
v0x27b8ef0_0 .net "clk", 0 0, v0x27bef80_0;  1 drivers
v0x27b8fb0 .array "pht", 0 127, 1 0;
v0x27b9070_0 .net "predict_history", 6 0, L_0x27c0b10;  alias, 1 drivers
v0x27b9150_0 .var "predict_history_r", 6 0;
v0x27b9230_0 .net "predict_index", 6 0, L_0x2773700;  1 drivers
v0x27b9310_0 .net "predict_pc", 6 0, L_0x27bfda0;  alias, 1 drivers
v0x27b93f0_0 .net "predict_taken", 0 0, L_0x27c0950;  alias, 1 drivers
v0x27b94b0_0 .net "predict_valid", 0 0, v0x27bafb0_0;  alias, 1 drivers
v0x27b9570_0 .net "train_history", 6 0, L_0x27c0350;  alias, 1 drivers
v0x27b9650_0 .net "train_index", 6 0, L_0x2762470;  1 drivers
v0x27b9730_0 .net "train_mispredicted", 0 0, L_0x27c01f0;  alias, 1 drivers
v0x27b97f0_0 .net "train_pc", 6 0, L_0x27c04e0;  alias, 1 drivers
v0x27b98d0_0 .net "train_taken", 0 0, L_0x27bffd0;  alias, 1 drivers
v0x27b9990_0 .net "train_valid", 0 0, v0x27bb930_0;  alias, 1 drivers
E_0x27590f0 .event posedge, v0x27b8e30_0, v0x27b8ef0_0;
L_0x27c0670 .array/port v0x27b8fb0, L_0x27c0770;
L_0x27c0770 .concat [ 7 2 0 0], L_0x2773700, L_0x7f092af3c180;
L_0x27c0860 .part L_0x27c0670, 1, 1;
L_0x27c0950 .functor MUXZ 1, L_0x7f092af3c1c8, L_0x27c0860, v0x27bafb0_0, C4<>;
L_0x27c0b10 .functor MUXZ 7, L_0x7f092af3c210, v0x27b9150_0, v0x27bafb0_0, C4<>;
S_0x274dba0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x274c1a0;
 .timescale -12 -12;
v0x2785e10_0 .var/i "i", 31 0;
S_0x27b9bb0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x27477e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x27b9d60 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x2748d50 .functor BUFZ 1, v0x27bb080_0, C4<0>, C4<0>, C4<0>;
L_0x7f092af3c0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27ba840_0 .net *"_ivl_10", 0 0, L_0x7f092af3c0a8;  1 drivers
L_0x7f092af3c0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x27ba920_0 .net *"_ivl_14", 6 0, L_0x7f092af3c0f0;  1 drivers
L_0x7f092af3c138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x27baa00_0 .net *"_ivl_18", 6 0, L_0x7f092af3c138;  1 drivers
L_0x7f092af3c018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x27baac0_0 .net *"_ivl_2", 6 0, L_0x7f092af3c018;  1 drivers
L_0x7f092af3c060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27baba0_0 .net *"_ivl_6", 0 0, L_0x7f092af3c060;  1 drivers
v0x27bacd0_0 .net "areset", 0 0, L_0x2748d50;  alias, 1 drivers
v0x27bad70_0 .net "clk", 0 0, v0x27bef80_0;  alias, 1 drivers
v0x27bae40_0 .net "predict_pc", 6 0, L_0x27bfda0;  alias, 1 drivers
v0x27baf10_0 .var "predict_pc_r", 6 0;
v0x27bafb0_0 .var "predict_valid", 0 0;
v0x27bb080_0 .var "reset", 0 0;
v0x27bb120_0 .net "tb_match", 0 0, L_0x27c11b0;  alias, 1 drivers
v0x27bb1e0_0 .net "train_history", 6 0, L_0x27c0350;  alias, 1 drivers
v0x27bb2d0_0 .var "train_history_r", 6 0;
v0x27bb390_0 .net "train_mispredicted", 0 0, L_0x27c01f0;  alias, 1 drivers
v0x27bb460_0 .var "train_mispredicted_r", 0 0;
v0x27bb500_0 .net "train_pc", 6 0, L_0x27c04e0;  alias, 1 drivers
v0x27bb700_0 .var "train_pc_r", 6 0;
v0x27bb7c0_0 .net "train_taken", 0 0, L_0x27bffd0;  alias, 1 drivers
v0x27bb890_0 .var "train_taken_r", 0 0;
v0x27bb930_0 .var "train_valid", 0 0;
v0x27bba00_0 .var "wavedrom_enable", 0 0;
v0x27bbaa0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x27bbb80_0 .var "wavedrom_title", 511 0;
E_0x2758590/0 .event negedge, v0x27b8ef0_0;
E_0x2758590/1 .event posedge, v0x27b8ef0_0;
E_0x2758590 .event/or E_0x2758590/0, E_0x2758590/1;
L_0x27bfda0 .functor MUXZ 7, L_0x7f092af3c018, v0x27baf10_0, v0x27bafb0_0, C4<>;
L_0x27bffd0 .functor MUXZ 1, L_0x7f092af3c060, v0x27bb890_0, v0x27bb930_0, C4<>;
L_0x27c01f0 .functor MUXZ 1, L_0x7f092af3c0a8, v0x27bb460_0, v0x27bb930_0, C4<>;
L_0x27c0350 .functor MUXZ 7, L_0x7f092af3c0f0, v0x27bb2d0_0, v0x27bb930_0, C4<>;
L_0x27c04e0 .functor MUXZ 7, L_0x7f092af3c138, v0x27bb700_0, v0x27bb930_0, C4<>;
S_0x27b9e20 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x27b9bb0;
 .timescale -12 -12;
v0x27ba080_0 .var/2u "arfail", 0 0;
v0x27ba160_0 .var "async", 0 0;
v0x27ba220_0 .var/2u "datafail", 0 0;
v0x27ba2c0_0 .var/2u "srfail", 0 0;
E_0x2758340 .event posedge, v0x27b8ef0_0;
E_0x273a9f0 .event negedge, v0x27b8ef0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x2758340;
    %wait E_0x2758340;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27bb080_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2758340;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x273a9f0;
    %load/vec4 v0x27bb120_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27ba220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27bb080_0, 0;
    %wait E_0x2758340;
    %load/vec4 v0x27bb120_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27ba080_0, 0, 1;
    %wait E_0x2758340;
    %load/vec4 v0x27bb120_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27ba2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27bb080_0, 0;
    %load/vec4 v0x27ba2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x27ba080_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x27ba160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x27ba220_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x27ba160_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x27ba380 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x27b9bb0;
 .timescale -12 -12;
v0x27ba580_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27ba660 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x27b9bb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27bbe00 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x27477e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x27bc850_0 .var "GHR", 6 0;
v0x27bc950 .array "PHT", 0 127, 1 0;
v0x27bda10_0 .net "areset", 0 0, L_0x2748d50;  alias, 1 drivers
v0x27bdb30_0 .net "clk", 0 0, v0x27bef80_0;  alias, 1 drivers
v0x27bdc20_0 .var/i "i", 31 0;
v0x27bdd30_0 .var "predict_history", 6 0;
v0x27bde10_0 .net "predict_pc", 6 0, L_0x27bfda0;  alias, 1 drivers
v0x27bdf20_0 .var "predict_taken", 0 0;
v0x27bdfe0_0 .net "predict_valid", 0 0, v0x27bafb0_0;  alias, 1 drivers
v0x27be080_0 .net "train_history", 6 0, L_0x27c0350;  alias, 1 drivers
v0x27be190_0 .net "train_mispredicted", 0 0, L_0x27c01f0;  alias, 1 drivers
v0x27be280_0 .net "train_pc", 6 0, L_0x27c04e0;  alias, 1 drivers
v0x27be390_0 .net "train_taken", 0 0, L_0x27bffd0;  alias, 1 drivers
v0x27be480_0 .net "train_valid", 0 0, v0x27bb930_0;  alias, 1 drivers
v0x27bc950_0 .array/port v0x27bc950, 0;
E_0x279ebf0/0 .event anyedge, v0x27b94b0_0, v0x27bc850_0, v0x27b9310_0, v0x27bc950_0;
v0x27bc950_1 .array/port v0x27bc950, 1;
v0x27bc950_2 .array/port v0x27bc950, 2;
v0x27bc950_3 .array/port v0x27bc950, 3;
v0x27bc950_4 .array/port v0x27bc950, 4;
E_0x279ebf0/1 .event anyedge, v0x27bc950_1, v0x27bc950_2, v0x27bc950_3, v0x27bc950_4;
v0x27bc950_5 .array/port v0x27bc950, 5;
v0x27bc950_6 .array/port v0x27bc950, 6;
v0x27bc950_7 .array/port v0x27bc950, 7;
v0x27bc950_8 .array/port v0x27bc950, 8;
E_0x279ebf0/2 .event anyedge, v0x27bc950_5, v0x27bc950_6, v0x27bc950_7, v0x27bc950_8;
v0x27bc950_9 .array/port v0x27bc950, 9;
v0x27bc950_10 .array/port v0x27bc950, 10;
v0x27bc950_11 .array/port v0x27bc950, 11;
v0x27bc950_12 .array/port v0x27bc950, 12;
E_0x279ebf0/3 .event anyedge, v0x27bc950_9, v0x27bc950_10, v0x27bc950_11, v0x27bc950_12;
v0x27bc950_13 .array/port v0x27bc950, 13;
v0x27bc950_14 .array/port v0x27bc950, 14;
v0x27bc950_15 .array/port v0x27bc950, 15;
v0x27bc950_16 .array/port v0x27bc950, 16;
E_0x279ebf0/4 .event anyedge, v0x27bc950_13, v0x27bc950_14, v0x27bc950_15, v0x27bc950_16;
v0x27bc950_17 .array/port v0x27bc950, 17;
v0x27bc950_18 .array/port v0x27bc950, 18;
v0x27bc950_19 .array/port v0x27bc950, 19;
v0x27bc950_20 .array/port v0x27bc950, 20;
E_0x279ebf0/5 .event anyedge, v0x27bc950_17, v0x27bc950_18, v0x27bc950_19, v0x27bc950_20;
v0x27bc950_21 .array/port v0x27bc950, 21;
v0x27bc950_22 .array/port v0x27bc950, 22;
v0x27bc950_23 .array/port v0x27bc950, 23;
v0x27bc950_24 .array/port v0x27bc950, 24;
E_0x279ebf0/6 .event anyedge, v0x27bc950_21, v0x27bc950_22, v0x27bc950_23, v0x27bc950_24;
v0x27bc950_25 .array/port v0x27bc950, 25;
v0x27bc950_26 .array/port v0x27bc950, 26;
v0x27bc950_27 .array/port v0x27bc950, 27;
v0x27bc950_28 .array/port v0x27bc950, 28;
E_0x279ebf0/7 .event anyedge, v0x27bc950_25, v0x27bc950_26, v0x27bc950_27, v0x27bc950_28;
v0x27bc950_29 .array/port v0x27bc950, 29;
v0x27bc950_30 .array/port v0x27bc950, 30;
v0x27bc950_31 .array/port v0x27bc950, 31;
v0x27bc950_32 .array/port v0x27bc950, 32;
E_0x279ebf0/8 .event anyedge, v0x27bc950_29, v0x27bc950_30, v0x27bc950_31, v0x27bc950_32;
v0x27bc950_33 .array/port v0x27bc950, 33;
v0x27bc950_34 .array/port v0x27bc950, 34;
v0x27bc950_35 .array/port v0x27bc950, 35;
v0x27bc950_36 .array/port v0x27bc950, 36;
E_0x279ebf0/9 .event anyedge, v0x27bc950_33, v0x27bc950_34, v0x27bc950_35, v0x27bc950_36;
v0x27bc950_37 .array/port v0x27bc950, 37;
v0x27bc950_38 .array/port v0x27bc950, 38;
v0x27bc950_39 .array/port v0x27bc950, 39;
v0x27bc950_40 .array/port v0x27bc950, 40;
E_0x279ebf0/10 .event anyedge, v0x27bc950_37, v0x27bc950_38, v0x27bc950_39, v0x27bc950_40;
v0x27bc950_41 .array/port v0x27bc950, 41;
v0x27bc950_42 .array/port v0x27bc950, 42;
v0x27bc950_43 .array/port v0x27bc950, 43;
v0x27bc950_44 .array/port v0x27bc950, 44;
E_0x279ebf0/11 .event anyedge, v0x27bc950_41, v0x27bc950_42, v0x27bc950_43, v0x27bc950_44;
v0x27bc950_45 .array/port v0x27bc950, 45;
v0x27bc950_46 .array/port v0x27bc950, 46;
v0x27bc950_47 .array/port v0x27bc950, 47;
v0x27bc950_48 .array/port v0x27bc950, 48;
E_0x279ebf0/12 .event anyedge, v0x27bc950_45, v0x27bc950_46, v0x27bc950_47, v0x27bc950_48;
v0x27bc950_49 .array/port v0x27bc950, 49;
v0x27bc950_50 .array/port v0x27bc950, 50;
v0x27bc950_51 .array/port v0x27bc950, 51;
v0x27bc950_52 .array/port v0x27bc950, 52;
E_0x279ebf0/13 .event anyedge, v0x27bc950_49, v0x27bc950_50, v0x27bc950_51, v0x27bc950_52;
v0x27bc950_53 .array/port v0x27bc950, 53;
v0x27bc950_54 .array/port v0x27bc950, 54;
v0x27bc950_55 .array/port v0x27bc950, 55;
v0x27bc950_56 .array/port v0x27bc950, 56;
E_0x279ebf0/14 .event anyedge, v0x27bc950_53, v0x27bc950_54, v0x27bc950_55, v0x27bc950_56;
v0x27bc950_57 .array/port v0x27bc950, 57;
v0x27bc950_58 .array/port v0x27bc950, 58;
v0x27bc950_59 .array/port v0x27bc950, 59;
v0x27bc950_60 .array/port v0x27bc950, 60;
E_0x279ebf0/15 .event anyedge, v0x27bc950_57, v0x27bc950_58, v0x27bc950_59, v0x27bc950_60;
v0x27bc950_61 .array/port v0x27bc950, 61;
v0x27bc950_62 .array/port v0x27bc950, 62;
v0x27bc950_63 .array/port v0x27bc950, 63;
v0x27bc950_64 .array/port v0x27bc950, 64;
E_0x279ebf0/16 .event anyedge, v0x27bc950_61, v0x27bc950_62, v0x27bc950_63, v0x27bc950_64;
v0x27bc950_65 .array/port v0x27bc950, 65;
v0x27bc950_66 .array/port v0x27bc950, 66;
v0x27bc950_67 .array/port v0x27bc950, 67;
v0x27bc950_68 .array/port v0x27bc950, 68;
E_0x279ebf0/17 .event anyedge, v0x27bc950_65, v0x27bc950_66, v0x27bc950_67, v0x27bc950_68;
v0x27bc950_69 .array/port v0x27bc950, 69;
v0x27bc950_70 .array/port v0x27bc950, 70;
v0x27bc950_71 .array/port v0x27bc950, 71;
v0x27bc950_72 .array/port v0x27bc950, 72;
E_0x279ebf0/18 .event anyedge, v0x27bc950_69, v0x27bc950_70, v0x27bc950_71, v0x27bc950_72;
v0x27bc950_73 .array/port v0x27bc950, 73;
v0x27bc950_74 .array/port v0x27bc950, 74;
v0x27bc950_75 .array/port v0x27bc950, 75;
v0x27bc950_76 .array/port v0x27bc950, 76;
E_0x279ebf0/19 .event anyedge, v0x27bc950_73, v0x27bc950_74, v0x27bc950_75, v0x27bc950_76;
v0x27bc950_77 .array/port v0x27bc950, 77;
v0x27bc950_78 .array/port v0x27bc950, 78;
v0x27bc950_79 .array/port v0x27bc950, 79;
v0x27bc950_80 .array/port v0x27bc950, 80;
E_0x279ebf0/20 .event anyedge, v0x27bc950_77, v0x27bc950_78, v0x27bc950_79, v0x27bc950_80;
v0x27bc950_81 .array/port v0x27bc950, 81;
v0x27bc950_82 .array/port v0x27bc950, 82;
v0x27bc950_83 .array/port v0x27bc950, 83;
v0x27bc950_84 .array/port v0x27bc950, 84;
E_0x279ebf0/21 .event anyedge, v0x27bc950_81, v0x27bc950_82, v0x27bc950_83, v0x27bc950_84;
v0x27bc950_85 .array/port v0x27bc950, 85;
v0x27bc950_86 .array/port v0x27bc950, 86;
v0x27bc950_87 .array/port v0x27bc950, 87;
v0x27bc950_88 .array/port v0x27bc950, 88;
E_0x279ebf0/22 .event anyedge, v0x27bc950_85, v0x27bc950_86, v0x27bc950_87, v0x27bc950_88;
v0x27bc950_89 .array/port v0x27bc950, 89;
v0x27bc950_90 .array/port v0x27bc950, 90;
v0x27bc950_91 .array/port v0x27bc950, 91;
v0x27bc950_92 .array/port v0x27bc950, 92;
E_0x279ebf0/23 .event anyedge, v0x27bc950_89, v0x27bc950_90, v0x27bc950_91, v0x27bc950_92;
v0x27bc950_93 .array/port v0x27bc950, 93;
v0x27bc950_94 .array/port v0x27bc950, 94;
v0x27bc950_95 .array/port v0x27bc950, 95;
v0x27bc950_96 .array/port v0x27bc950, 96;
E_0x279ebf0/24 .event anyedge, v0x27bc950_93, v0x27bc950_94, v0x27bc950_95, v0x27bc950_96;
v0x27bc950_97 .array/port v0x27bc950, 97;
v0x27bc950_98 .array/port v0x27bc950, 98;
v0x27bc950_99 .array/port v0x27bc950, 99;
v0x27bc950_100 .array/port v0x27bc950, 100;
E_0x279ebf0/25 .event anyedge, v0x27bc950_97, v0x27bc950_98, v0x27bc950_99, v0x27bc950_100;
v0x27bc950_101 .array/port v0x27bc950, 101;
v0x27bc950_102 .array/port v0x27bc950, 102;
v0x27bc950_103 .array/port v0x27bc950, 103;
v0x27bc950_104 .array/port v0x27bc950, 104;
E_0x279ebf0/26 .event anyedge, v0x27bc950_101, v0x27bc950_102, v0x27bc950_103, v0x27bc950_104;
v0x27bc950_105 .array/port v0x27bc950, 105;
v0x27bc950_106 .array/port v0x27bc950, 106;
v0x27bc950_107 .array/port v0x27bc950, 107;
v0x27bc950_108 .array/port v0x27bc950, 108;
E_0x279ebf0/27 .event anyedge, v0x27bc950_105, v0x27bc950_106, v0x27bc950_107, v0x27bc950_108;
v0x27bc950_109 .array/port v0x27bc950, 109;
v0x27bc950_110 .array/port v0x27bc950, 110;
v0x27bc950_111 .array/port v0x27bc950, 111;
v0x27bc950_112 .array/port v0x27bc950, 112;
E_0x279ebf0/28 .event anyedge, v0x27bc950_109, v0x27bc950_110, v0x27bc950_111, v0x27bc950_112;
v0x27bc950_113 .array/port v0x27bc950, 113;
v0x27bc950_114 .array/port v0x27bc950, 114;
v0x27bc950_115 .array/port v0x27bc950, 115;
v0x27bc950_116 .array/port v0x27bc950, 116;
E_0x279ebf0/29 .event anyedge, v0x27bc950_113, v0x27bc950_114, v0x27bc950_115, v0x27bc950_116;
v0x27bc950_117 .array/port v0x27bc950, 117;
v0x27bc950_118 .array/port v0x27bc950, 118;
v0x27bc950_119 .array/port v0x27bc950, 119;
v0x27bc950_120 .array/port v0x27bc950, 120;
E_0x279ebf0/30 .event anyedge, v0x27bc950_117, v0x27bc950_118, v0x27bc950_119, v0x27bc950_120;
v0x27bc950_121 .array/port v0x27bc950, 121;
v0x27bc950_122 .array/port v0x27bc950, 122;
v0x27bc950_123 .array/port v0x27bc950, 123;
v0x27bc950_124 .array/port v0x27bc950, 124;
E_0x279ebf0/31 .event anyedge, v0x27bc950_121, v0x27bc950_122, v0x27bc950_123, v0x27bc950_124;
v0x27bc950_125 .array/port v0x27bc950, 125;
v0x27bc950_126 .array/port v0x27bc950, 126;
v0x27bc950_127 .array/port v0x27bc950, 127;
E_0x279ebf0/32 .event anyedge, v0x27bc950_125, v0x27bc950_126, v0x27bc950_127;
E_0x279ebf0 .event/or E_0x279ebf0/0, E_0x279ebf0/1, E_0x279ebf0/2, E_0x279ebf0/3, E_0x279ebf0/4, E_0x279ebf0/5, E_0x279ebf0/6, E_0x279ebf0/7, E_0x279ebf0/8, E_0x279ebf0/9, E_0x279ebf0/10, E_0x279ebf0/11, E_0x279ebf0/12, E_0x279ebf0/13, E_0x279ebf0/14, E_0x279ebf0/15, E_0x279ebf0/16, E_0x279ebf0/17, E_0x279ebf0/18, E_0x279ebf0/19, E_0x279ebf0/20, E_0x279ebf0/21, E_0x279ebf0/22, E_0x279ebf0/23, E_0x279ebf0/24, E_0x279ebf0/25, E_0x279ebf0/26, E_0x279ebf0/27, E_0x279ebf0/28, E_0x279ebf0/29, E_0x279ebf0/30, E_0x279ebf0/31, E_0x279ebf0/32;
S_0x27bc550 .scope begin, "$unm_blk_5" "$unm_blk_5" 4 32, 4 32 0, S_0x27bbe00;
 .timescale 0 0;
v0x27bc750_0 .var/i "index", 31 0;
S_0x27be730 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x27477e0;
 .timescale -12 -12;
E_0x279eee0 .event anyedge, v0x27bf530_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27bf530_0;
    %nor/r;
    %assign/vec4 v0x27bf530_0, 0;
    %wait E_0x279eee0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27b9bb0;
T_4 ;
    %wait E_0x2758340;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27bb080_0, 0;
    %wait E_0x2758340;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27bb080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27bafb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27bb460_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x27bb2d0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x27bb700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27bb890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27bb930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27bafb0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x27baf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ba160_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x27b9e20;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27ba660;
    %join;
    %wait E_0x2758340;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27bb080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27bafb0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x27baf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27bafb0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x27bb2d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x27bb700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27bb890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27bb930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27bb460_0, 0;
    %wait E_0x273a9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27bb080_0, 0;
    %wait E_0x2758340;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27bb930_0, 0;
    %wait E_0x2758340;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x27bb2d0_0, 0;
    %wait E_0x2758340;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27bb930_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2758340;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x27bb2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27bb890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27bb930_0, 0;
    %wait E_0x2758340;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27bb930_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2758340;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27ba660;
    %join;
    %wait E_0x2758340;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27bb080_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x27baf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27bafb0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x27bb2d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x27bb700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27bb890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27bb930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27bb460_0, 0;
    %wait E_0x273a9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27bb080_0, 0;
    %wait E_0x2758340;
    %wait E_0x2758340;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27bb930_0, 0;
    %wait E_0x2758340;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27bb930_0, 0;
    %wait E_0x2758340;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27bb930_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x27bb2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27bb890_0, 0;
    %wait E_0x2758340;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27bb930_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2758340;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x27bb2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27bb890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27bb930_0, 0;
    %wait E_0x2758340;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27bb930_0, 0;
    %wait E_0x2758340;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27bb930_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x27bb2d0_0, 0;
    %wait E_0x2758340;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27bb930_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2758340;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27ba660;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2758590;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x27bb930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27bb890_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x27bb700_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x27baf10_0, 0;
    %assign/vec4 v0x27bafb0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x27bb2d0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x27bb460_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x274c1a0;
T_5 ;
    %wait E_0x27590f0;
    %load/vec4 v0x27b8e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x274dba0;
    %jmp t_0;
    .scope S_0x274dba0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2785e10_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x2785e10_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x2785e10_0;
    %store/vec4a v0x27b8fb0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x2785e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2785e10_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x274c1a0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x27b9150_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x27b94b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x27b9150_0;
    %load/vec4 v0x27b93f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x27b9150_0, 0;
T_5.5 ;
    %load/vec4 v0x27b9990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x27b9650_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27b8fb0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x27b98d0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x27b9650_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27b8fb0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x27b9650_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27b8fb0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x27b9650_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27b8fb0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x27b98d0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x27b9650_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27b8fb0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x27b9650_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27b8fb0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x27b9730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x27b9570_0;
    %load/vec4 v0x27b98d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x27b9150_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x27bbe00;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27bdc20_0, 0, 32;
T_6.0 ; Top of for-loop 
    %load/vec4 v0x27bdc20_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x27bdc20_0;
    %store/vec4a v0x27bc950, 4, 0;
T_6.2 ; for-loop step statement
    %load/vec4 v0x27bdc20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27bdc20_0, 0, 32;
    %jmp T_6.0;
T_6.1 ; for-loop exit label
    %end;
    .thread T_6;
    .scope S_0x27bbe00;
T_7 ;
    %wait E_0x27590f0;
    %load/vec4 v0x27bda10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x27bc850_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27bdc20_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x27bdc20_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x27bdc20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27bc950, 0, 4;
T_7.4 ; for-loop step statement
    %load/vec4 v0x27bdc20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27bdc20_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x27be480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %fork t_3, S_0x27bc550;
    %jmp t_2;
    .scope S_0x27bc550;
t_3 ;
    %load/vec4 v0x27be280_0;
    %pad/u 32;
    %load/vec4 v0x27be080_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x27bc750_0, 0, 32;
    %load/vec4 v0x27be390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %ix/getv/s 4, v0x27bc750_0;
    %load/vec4a v0x27bc950, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_7.9, 5;
    %ix/getv/s 4, v0x27bc750_0;
    %load/vec4a v0x27bc950, 4;
    %addi 1, 0, 2;
    %ix/getv/s 3, v0x27bc750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27bc950, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %ix/getv/s 4, v0x27bc750_0;
    %load/vec4a v0x27bc950, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.11, 5;
    %ix/getv/s 4, v0x27bc750_0;
    %load/vec4a v0x27bc950, 4;
    %subi 1, 0, 2;
    %ix/getv/s 3, v0x27bc750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27bc950, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0x27be190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x27be080_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x27be390_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x27bc850_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x27bc850_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x27be390_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x27bc850_0, 0;
T_7.14 ;
    %end;
    .scope S_0x27bbe00;
t_2 %join;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x27bdfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %load/vec4 v0x27bc850_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x27bdf20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x27bc850_0, 0;
T_7.15 ;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x27bbe00;
T_8 ;
    %wait E_0x279ebf0;
    %load/vec4 v0x27bdfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27bc850_0;
    %store/vec4 v0x27bdd30_0, 0, 7;
    %load/vec4 v0x27bde10_0;
    %load/vec4 v0x27bc850_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27bc950, 4;
    %cmpi/u 2, 0, 2;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %store/vec4 v0x27bdf20_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27bdf20_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x27bdd30_0, 0, 7;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x27477e0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27bef80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27bf530_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x27477e0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x27bef80_0;
    %inv;
    %store/vec4 v0x27bef80_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x27477e0;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27bad70_0, v0x27bf7a0_0, v0x27bef80_0, v0x27beee0_0, v0x27bf3f0_0, v0x27bf210_0, v0x27bfb00_0, v0x27bfa60_0, v0x27bf900_0, v0x27bf840_0, v0x27bf9a0_0, v0x27bf350_0, v0x27bf2b0_0, v0x27bf170_0, v0x27bf020_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x27477e0;
T_12 ;
    %load/vec4 v0x27bf490_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x27bf490_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27bf490_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0x27bf490_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x27bf490_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27bf490_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0x27bf490_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27bf490_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27bf490_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27bf490_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x27477e0;
T_13 ;
    %wait E_0x2758590;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27bf490_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bf490_0, 4, 32;
    %load/vec4 v0x27bf5f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x27bf490_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bf490_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27bf490_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bf490_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x27bf350_0;
    %load/vec4 v0x27bf350_0;
    %load/vec4 v0x27bf2b0_0;
    %xor;
    %load/vec4 v0x27bf350_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x27bf490_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bf490_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x27bf490_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bf490_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x27bf170_0;
    %load/vec4 v0x27bf170_0;
    %load/vec4 v0x27bf020_0;
    %xor;
    %load/vec4 v0x27bf170_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x27bf490_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bf490_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x27bf490_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bf490_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/gshare/iter5/response0/top_module.sv";
