/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [18:0] _02_;
  wire [8:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [25:0] celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [16:0] celloutsig_1_16z;
  wire [25:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_8z ? celloutsig_1_13z : celloutsig_1_2z[2];
  assign celloutsig_1_3z = celloutsig_1_2z[4] ? _01_ : _00_;
  assign celloutsig_1_6z = !(celloutsig_1_3z ? in_data[126] : celloutsig_1_1z);
  assign celloutsig_1_11z = !(celloutsig_1_9z[0] ? celloutsig_1_10z : celloutsig_1_9z[5]);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 19'h00000;
    else _02_ <= { in_data[77:60], celloutsig_0_2z };
  reg [8:0] _09_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 9'h000;
    else _09_ <= in_data[125:117];
  assign { _03_[8:4], _01_, _03_[2:1], _00_ } = _09_;
  assign celloutsig_0_13z = { in_data[35:28], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_1z } / { 1'h1, in_data[18:6], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_1_2z = { _03_[7:4], _01_ } / { 1'h1, _03_[4], _01_, _03_[2:1] };
  assign celloutsig_1_9z = { _03_[4], _01_, _03_[2:1], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z } / { 1'h1, _03_[4], _01_, _03_[2:1], _00_, celloutsig_1_6z, in_data[96] };
  assign celloutsig_1_8z = in_data[153:140] >= { in_data[113:106], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_4z = in_data[29:16] && { in_data[51:39], celloutsig_0_0z };
  assign celloutsig_0_12z = { _02_[12:5], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_7z } && { celloutsig_0_5z[4:0], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[167:165] && _03_[6:4];
  assign celloutsig_0_8z = ! { celloutsig_0_5z[8:0], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_5z = ! { in_data[175:168], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_12z = ! { _03_[4], _01_, _03_[2:1] };
  assign celloutsig_0_5z = { in_data[43:37], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z } | in_data[25:15];
  assign celloutsig_1_4z = { celloutsig_1_2z[1], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z } | { in_data[146:143], celloutsig_1_1z };
  assign celloutsig_1_16z = { in_data[124:109], celloutsig_1_6z } | { _03_[7:4], celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_17z = { celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_16z } | { celloutsig_1_16z[6:2], celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_16z, celloutsig_1_14z };
  assign celloutsig_0_10z = & { celloutsig_0_7z, _02_[13:4], celloutsig_0_2z };
  assign celloutsig_1_13z = & { _01_, _00_, _03_[5:4], _03_[2:1] };
  assign celloutsig_1_14z = & { celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_4z[4] };
  assign celloutsig_0_9z = celloutsig_0_0z & celloutsig_0_8z;
  assign celloutsig_1_7z = in_data[168] & celloutsig_1_5z;
  assign celloutsig_1_10z = celloutsig_1_9z[2] & in_data[141];
  assign celloutsig_1_19z = ~^ { celloutsig_1_17z[20], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_1z = ~^ in_data[48:39];
  assign celloutsig_0_11z = ~((_02_[10] & in_data[88]) | in_data[57]);
  assign celloutsig_0_2z = ~((in_data[69] & celloutsig_0_0z) | celloutsig_0_1z);
  assign celloutsig_0_0z = ~((in_data[32] & in_data[55]) | (in_data[90] & in_data[20]));
  assign celloutsig_0_7z = ~((celloutsig_0_1z & celloutsig_0_0z) | (celloutsig_0_2z & celloutsig_0_1z));
  assign { _03_[3], _03_[0] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[25:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
