#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Apr 10 14:38:53 2024
# Process ID: 34760
# Current directory: /home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.runs/synth_1
# Command line: vivado -log eight_bit_console_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source eight_bit_console_top.tcl
# Log file: /home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.runs/synth_1/eight_bit_console_top.vds
# Journal file: /home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.runs/synth_1/vivado.jou
# Running On: carson-yeet, OS: Linux, CPU Frequency: 4489.037 MHz, CPU Physical cores: 16, Host memory: 67268 MB
#-----------------------------------------------------------
source eight_bit_console_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/utils_1/imports/synth_1/eight_bit_console_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/utils_1/imports/synth_1/eight_bit_console_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top eight_bit_console_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34778
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2023.582 ; gain = 403.715 ; free physical = 52202 ; free virtual = 120523
---------------------------------------------------------------------------------
WARNING: [Synth 8-10815] illegal enum without type [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:55]
INFO: [Synth 8-11241] undeclared symbol 'add8_out', assumed default net type 'wire' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:67]
INFO: [Synth 8-11241] undeclared symbol 'mul8_out', assumed default net type 'wire' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:68]
INFO: [Synth 8-11241] undeclared symbol 'div8_out', assumed default net type 'wire' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:69]
INFO: [Synth 8-11241] undeclared symbol 'xor8_out', assumed default net type 'wire' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:70]
INFO: [Synth 8-11241] undeclared symbol 'or8_out', assumed default net type 'wire' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:71]
INFO: [Synth 8-11241] undeclared symbol 'and8_out', assumed default net type 'wire' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:72]
INFO: [Synth 8-11241] undeclared symbol 'not8_out', assumed default net type 'wire' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:73]
INFO: [Synth 8-11241] undeclared symbol 'inc8_out', assumed default net type 'wire' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:74]
INFO: [Synth 8-11241] undeclared symbol 'dec8_out', assumed default net type 'wire' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:75]
INFO: [Synth 8-11241] undeclared symbol 'lsl8_out', assumed default net type 'wire' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:76]
INFO: [Synth 8-11241] undeclared symbol 'lsr8_out', assumed default net type 'wire' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:77]
INFO: [Synth 8-11241] undeclared symbol 'asl8_out', assumed default net type 'wire' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:78]
INFO: [Synth 8-11241] undeclared symbol 'asr8_out', assumed default net type 'wire' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:79]
INFO: [Synth 8-6157] synthesizing module 'eight_bit_console_top' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/eight_bit_console_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:92]
INFO: [Synth 8-6157] synthesizing module 'register_file' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'wide_pair' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/register_file.v:69]
INFO: [Synth 8-6155] done synthesizing module 'wide_pair' (0#1) [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/register_file.v:69]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/register_file.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'port_a' does not match port width (8) of module 'register_file' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:126]
WARNING: [Synth 8-689] width (1) of port connection 'port_a_wide' does not match port width (8) of module 'register_file' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:127]
WARNING: [Synth 8-689] width (1) of port connection 'port_b' does not match port width (8) of module 'register_file' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:128]
WARNING: [Synth 8-689] width (1) of port connection 'port_b_wide' does not match port width (8) of module 'register_file' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:129]
WARNING: [Synth 8-689] width (1) of port connection 'flags' does not match port width (8) of module 'register_file' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:132]
INFO: [Synth 8-6157] synthesizing module 'alu_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'add_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:151]
INFO: [Synth 8-6155] done synthesizing module 'add_8bit' (0#1) [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:151]
WARNING: [Synth 8-689] width (1) of port connection 'add8_out' does not match port width (8) of module 'add_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:67]
WARNING: [Synth 8-7071] port 'add_flags_out' of module 'add_8bit' is unconnected for instance 'add8' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:67]
WARNING: [Synth 8-7023] instance 'add8' of module 'add_8bit' has 6 connections declared, but only 5 given [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:67]
INFO: [Synth 8-6157] synthesizing module 'mul_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:176]
INFO: [Synth 8-6155] done synthesizing module 'mul_8bit' (0#1) [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:176]
WARNING: [Synth 8-689] width (1) of port connection 'mul8_out' does not match port width (8) of module 'mul_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:68]
WARNING: [Synth 8-689] width (1) of port connection 'mul_flags_out' does not match port width (5) of module 'mul_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:68]
INFO: [Synth 8-6157] synthesizing module 'div_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:199]
INFO: [Synth 8-6155] done synthesizing module 'div_8bit' (0#1) [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:199]
WARNING: [Synth 8-689] width (1) of port connection 'div8_out' does not match port width (8) of module 'div_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:69]
WARNING: [Synth 8-689] width (1) of port connection 'div_flags_out' does not match port width (5) of module 'div_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:69]
INFO: [Synth 8-6157] synthesizing module 'xor_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:220]
INFO: [Synth 8-6155] done synthesizing module 'xor_8bit' (0#1) [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:220]
WARNING: [Synth 8-689] width (1) of port connection 'xor8_out' does not match port width (8) of module 'xor_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:70]
WARNING: [Synth 8-689] width (1) of port connection 'xor_flags_out' does not match port width (5) of module 'xor_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:70]
INFO: [Synth 8-6157] synthesizing module 'or_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:241]
INFO: [Synth 8-6155] done synthesizing module 'or_8bit' (0#1) [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:241]
WARNING: [Synth 8-689] width (1) of port connection 'or8_out' does not match port width (8) of module 'or_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:71]
WARNING: [Synth 8-689] width (1) of port connection 'or_flags_out' does not match port width (5) of module 'or_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:71]
INFO: [Synth 8-6157] synthesizing module 'and_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:262]
INFO: [Synth 8-6155] done synthesizing module 'and_8bit' (0#1) [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:262]
WARNING: [Synth 8-689] width (1) of port connection 'and8_out' does not match port width (8) of module 'and_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:72]
WARNING: [Synth 8-689] width (1) of port connection 'and_flags_out' does not match port width (5) of module 'and_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:72]
INFO: [Synth 8-6157] synthesizing module 'not_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:283]
INFO: [Synth 8-6155] done synthesizing module 'not_8bit' (0#1) [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:283]
WARNING: [Synth 8-689] width (1) of port connection 'not8_out' does not match port width (8) of module 'not_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:73]
WARNING: [Synth 8-689] width (1) of port connection 'not_flags_out' does not match port width (5) of module 'not_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:73]
INFO: [Synth 8-6157] synthesizing module 'inc_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:303]
INFO: [Synth 8-6155] done synthesizing module 'inc_8bit' (0#1) [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:303]
WARNING: [Synth 8-689] width (1) of port connection 'inc8_out' does not match port width (8) of module 'inc_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:74]
WARNING: [Synth 8-689] width (1) of port connection 'inc_flags_out' does not match port width (5) of module 'inc_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:74]
INFO: [Synth 8-6157] synthesizing module 'dec_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:323]
INFO: [Synth 8-6155] done synthesizing module 'dec_8bit' (0#1) [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:323]
WARNING: [Synth 8-689] width (1) of port connection 'dec8_out' does not match port width (8) of module 'dec_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:75]
WARNING: [Synth 8-689] width (1) of port connection 'dec_flags_out' does not match port width (5) of module 'dec_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:75]
INFO: [Synth 8-6157] synthesizing module 'lsl_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:343]
INFO: [Synth 8-6155] done synthesizing module 'lsl_8bit' (0#1) [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:343]
WARNING: [Synth 8-689] width (1) of port connection 'lsl8_out' does not match port width (8) of module 'lsl_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:76]
WARNING: [Synth 8-689] width (1) of port connection 'lsl_flags_out' does not match port width (5) of module 'lsl_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:76]
INFO: [Synth 8-6157] synthesizing module 'lsr_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:363]
INFO: [Synth 8-6155] done synthesizing module 'lsr_8bit' (0#1) [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:363]
WARNING: [Synth 8-689] width (1) of port connection 'lsr8_out' does not match port width (8) of module 'lsr_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:77]
WARNING: [Synth 8-689] width (1) of port connection 'lsr_flags_out' does not match port width (5) of module 'lsr_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:77]
INFO: [Synth 8-6157] synthesizing module 'asl_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:383]
INFO: [Synth 8-6155] done synthesizing module 'asl_8bit' (0#1) [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:383]
WARNING: [Synth 8-689] width (1) of port connection 'asl8_out' does not match port width (8) of module 'asl_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:78]
WARNING: [Synth 8-689] width (1) of port connection 'asl_flags_out' does not match port width (5) of module 'asl_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:78]
INFO: [Synth 8-6157] synthesizing module 'asr_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:403]
INFO: [Synth 8-6155] done synthesizing module 'asr_8bit' (0#1) [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:403]
WARNING: [Synth 8-689] width (1) of port connection 'asr8_out' does not match port width (8) of module 'asr_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:79]
WARNING: [Synth 8-689] width (1) of port connection 'asr_flags_out' does not match port width (5) of module 'asr_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:79]
INFO: [Synth 8-6157] synthesizing module 'cmp_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:423]
INFO: [Synth 8-6155] done synthesizing module 'cmp_8bit' (0#1) [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:423]
WARNING: [Synth 8-689] width (1) of port connection 'cmp_flags_out' does not match port width (5) of module 'cmp_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:80]
INFO: [Synth 8-155] case statement is not full and has no default [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:84]
INFO: [Synth 8-6155] done synthesizing module 'alu_8bit' (0#1) [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'alu8_out' does not match port width (8) of module 'alu_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:144]
WARNING: [Synth 8-689] width (1) of port connection 'flags_out' does not match port width (8) of module 'alu_8bit' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:145]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'dsp_pc_counter' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.runs/synth_1/.Xil/Vivado-34760-carson-yeet/realtime/dsp_pc_counter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dsp_pc_counter' (0#1) [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.runs/synth_1/.Xil/Vivado-34760-carson-yeet/realtime/dsp_pc_counter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (0#1) [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'cond_check' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:439]
INFO: [Synth 8-6155] done synthesizing module 'cond_check' (0#1) [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:439]
INFO: [Synth 8-6157] synthesizing module 'instruction_size_decoder' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:471]
INFO: [Synth 8-6155] done synthesizing module 'instruction_size_decoder' (0#1) [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:471]
WARNING: [Synth 8-689] width (1) of port connection 'size' does not match port width (2) of module 'instruction_size_decoder' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:180]
WARNING: [Synth 8-151] case item 3'b010 is unreachable [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:191]
WARNING: [Synth 8-151] case item 3'b011 is unreachable [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:198]
WARNING: [Synth 8-151] case item 3'b100 is unreachable [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:202]
WARNING: [Synth 8-151] case item 3'b101 is unreachable [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:203]
WARNING: [Synth 8-151] case item 3'b110 is unreachable [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:204]
WARNING: [Synth 8-151] case item 3'b111 is unreachable [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:205]
INFO: [Synth 8-155] case statement is not full and has no default [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:186]
WARNING: [Synth 8-151] case item 3'b010 is unreachable [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:219]
WARNING: [Synth 8-151] case item 3'b011 is unreachable [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:223]
WARNING: [Synth 8-151] case item 3'b100 is unreachable [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:227]
WARNING: [Synth 8-151] case item 3'b101 is unreachable [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:231]
WARNING: [Synth 8-151] case item 3'b110 is unreachable [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:235]
WARNING: [Synth 8-151] case item 3'b111 is unreachable [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:241]
INFO: [Synth 8-155] case statement is not full and has no default [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:211]
WARNING: [Synth 8-151] case item 3'b010 is unreachable [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:412]
WARNING: [Synth 8-151] case item 3'b011 is unreachable [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:415]
WARNING: [Synth 8-151] case item 3'b100 is unreachable [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:418]
INFO: [Synth 8-155] case statement is not full and has no default [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:408]
WARNING: [Synth 8-567] referenced signal 'mem_data_in' should be on the sensitivity list [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:407]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (0#1) [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:92]
INFO: [Synth 8-6155] done synthesizing module 'eight_bit_console_top' (0#1) [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/eight_bit_console_top.sv:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'registers_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "registers_reg" dissolved into registers
WARNING: [Synth 8-3848] Net cout in module/entity add_8bit does not have driver. [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:156]
WARNING: [Synth 8-3848] Net add_out in module/entity alu_8bit does not have driver. [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:32]
WARNING: [Synth 8-3848] Net sub_out in module/entity alu_8bit does not have driver. [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:33]
WARNING: [Synth 8-3848] Net mul_out in module/entity alu_8bit does not have driver. [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:34]
WARNING: [Synth 8-3848] Net div_out in module/entity alu_8bit does not have driver. [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:35]
WARNING: [Synth 8-3848] Net xor_out in module/entity alu_8bit does not have driver. [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:36]
WARNING: [Synth 8-3848] Net or_out in module/entity alu_8bit does not have driver. [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:37]
WARNING: [Synth 8-3848] Net and_out in module/entity alu_8bit does not have driver. [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:38]
WARNING: [Synth 8-3848] Net not_out in module/entity alu_8bit does not have driver. [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:39]
WARNING: [Synth 8-3848] Net inc_out in module/entity alu_8bit does not have driver. [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:40]
WARNING: [Synth 8-3848] Net dec_out in module/entity alu_8bit does not have driver. [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:41]
WARNING: [Synth 8-3848] Net lsl_out in module/entity alu_8bit does not have driver. [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:42]
WARNING: [Synth 8-3848] Net lsr_out in module/entity alu_8bit does not have driver. [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:43]
WARNING: [Synth 8-3848] Net asl_out in module/entity alu_8bit does not have driver. [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:44]
WARNING: [Synth 8-3848] Net asr_out in module/entity alu_8bit does not have driver. [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:45]
WARNING: [Synth 8-87] always_comb on 'mem_addr_reg' did not result in combinational logic [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:213]
WARNING: [Synth 8-87] always_comb on 'pc_enable_reg' did not result in combinational logic [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:158]
WARNING: [Synth 8-87] always_comb on 'rfile_we_reg' did not result in combinational logic [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:120]
WARNING: [Synth 8-87] always_comb on 'mem_we_reg' did not result in combinational logic [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:216]
WARNING: [Synth 8-87] always_comb on 'pc_write_reg' did not result in combinational logic [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:159]
WARNING: [Synth 8-3848] Net mem_data_out in module/entity cpu does not have driver. [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:95]
WARNING: [Synth 8-3848] Net pc_target_addr in module/entity cpu does not have driver. [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:151]
WARNING: [Synth 8-3848] Net rfile_data_in in module/entity cpu does not have driver. [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:103]
WARNING: [Synth 8-3848] Net rfile_data_in_wide in module/entity cpu does not have driver. [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:104]
WARNING: [Synth 8-3848] Net rfile_write_sel in module/entity cpu does not have driver. [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:105]
WARNING: [Synth 8-3848] Net rfile_sel_a in module/entity cpu does not have driver. [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:106]
WARNING: [Synth 8-3848] Net rfile_sel_b in module/entity cpu does not have driver. [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:107]
WARNING: [Synth 8-3848] Net rfile_flags_we in module/entity cpu does not have driver. [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:112]
WARNING: [Synth 8-3848] Net alu_selector in module/entity cpu does not have driver. [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:136]
WARNING: [Synth 8-3848] Net op_parts[1] in module/entity cpu does not have driver. [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:165]
WARNING: [Synth 8-3848] Net cpu_din in module/entity eight_bit_console_top does not have driver. [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/eight_bit_console_top.sv:27]
WARNING: [Synth 8-7129] Port flags[7] in module cond_check is either unconnected or has no load
WARNING: [Synth 8-7129] Port flags[6] in module cond_check is either unconnected or has no load
WARNING: [Synth 8-7129] Port flags[5] in module cond_check is either unconnected or has no load
WARNING: [Synth 8-7129] Port cout in module add_8bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_out[7] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_out[6] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_out[5] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_out[4] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_out[3] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_out[2] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_out[1] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_out[0] in module cpu is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2100.551 ; gain = 480.684 ; free physical = 52108 ; free virtual = 120430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2118.363 ; gain = 498.496 ; free physical = 52104 ; free virtual = 120426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2118.363 ; gain = 498.496 ; free physical = 52104 ; free virtual = 120426
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2118.363 ; gain = 0.000 ; free physical = 52104 ; free virtual = 120426
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.gen/sources_1/ip/dsp_pc_counter/dsp_pc_counter/dsp_pc_counter_in_context.xdc] for cell 'literal_poop_garbage/prog_count/dsp_cnt'
Finished Parsing XDC File [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.gen/sources_1/ip/dsp_pc_counter/dsp_pc_counter/dsp_pc_counter_in_context.xdc] for cell 'literal_poop_garbage/prog_count/dsp_cnt'
Parsing XDC File [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/eight_bit_console_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/eight_bit_console_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2250.145 ; gain = 0.000 ; free physical = 52092 ; free virtual = 120414
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2250.180 ; gain = 0.000 ; free physical = 52092 ; free virtual = 120413
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'literal_poop_garbage/prog_count/dsp_cnt' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.180 ; gain = 630.312 ; free physical = 52087 ; free virtual = 120409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.180 ; gain = 630.312 ; free physical = 52087 ; free virtual = 120409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for literal_poop_garbage/prog_count/dsp_cnt. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.180 ; gain = 630.312 ; free physical = 52087 ; free virtual = 120409
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'alu8_out_reg' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:86]
WARNING: [Synth 8-327] inferring latch for variable 'flags_out_reg' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:88]
WARNING: [Synth 8-327] inferring latch for variable 'sub_reg' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/alu_8bit.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'mem_addr_reg' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:213]
WARNING: [Synth 8-327] inferring latch for variable 'rfile_we_reg' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'op_parts_reg[0]' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:167]
WARNING: [Synth 8-327] inferring latch for variable 'pc_enable_reg' [/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.srcs/sources_1/new/cpu.sv:158]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2250.180 ; gain = 630.312 ; free physical = 52087 ; free virtual = 120410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 32    
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 14    
	  16 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port mem_data_out[7] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_out[6] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_out[5] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_out[4] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_out[3] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_out[2] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_out[1] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_out[0] in module cpu is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/alu_data/alu8_out_reg[7]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/alu_data/alu8_out_reg[6]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/alu_data/alu8_out_reg[5]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/alu_data/alu8_out_reg[4]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/alu_data/alu8_out_reg[3]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/alu_data/alu8_out_reg[2]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/alu_data/alu8_out_reg[1]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/alu_data/alu8_out_reg[0]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/alu_data/flags_out_reg[7]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/alu_data/flags_out_reg[6]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/alu_data/flags_out_reg[5]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/alu_data/flags_out_reg[4]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/alu_data/flags_out_reg[3]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/alu_data/flags_out_reg[2]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/alu_data/flags_out_reg[1]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/alu_data/sub_reg) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/mem_addr_reg[15]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/mem_addr_reg[14]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/mem_addr_reg[13]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/mem_addr_reg[12]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/mem_addr_reg[11]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/mem_addr_reg[10]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/mem_addr_reg[9]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/mem_addr_reg[8]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/mem_addr_reg[7]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/mem_addr_reg[6]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/mem_addr_reg[5]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/mem_addr_reg[4]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/mem_addr_reg[3]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/mem_addr_reg[2]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/mem_addr_reg[1]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/mem_addr_reg[0]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/op_parts_reg[0][2]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/op_parts_reg[0][1]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/op_parts_reg[0][0]) is unused and will be removed from module eight_bit_console_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2250.180 ; gain = 630.312 ; free physical = 52072 ; free virtual = 120399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2250.180 ; gain = 630.312 ; free physical = 52067 ; free virtual = 120395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2250.180 ; gain = 630.312 ; free physical = 52067 ; free virtual = 120395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/alu_data/flags_out_reg[0]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/rfile_we_reg) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/op_parts_reg[0][7]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/op_parts_reg[0][6]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/op_parts_reg[0][5]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/op_parts_reg[0][4]) is unused and will be removed from module eight_bit_console_top.
WARNING: [Synth 8-3332] Sequential element (literal_poop_garbage/op_parts_reg[0][3]) is unused and will be removed from module eight_bit_console_top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2250.180 ; gain = 630.312 ; free physical = 52067 ; free virtual = 120395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2250.180 ; gain = 630.312 ; free physical = 52067 ; free virtual = 120395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2250.180 ; gain = 630.312 ; free physical = 52067 ; free virtual = 120395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2250.180 ; gain = 630.312 ; free physical = 52067 ; free virtual = 120395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2250.180 ; gain = 630.312 ; free physical = 52067 ; free virtual = 120395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2250.180 ; gain = 630.312 ; free physical = 52067 ; free virtual = 120395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2250.180 ; gain = 630.312 ; free physical = 52067 ; free virtual = 120395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dsp_pc_counter |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dsp_pc_counter |     1|
|2     |BUFG           |     1|
|3     |FDRE           |     1|
|4     |LD             |     1|
|5     |IBUF           |     1|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2250.180 ; gain = 630.312 ; free physical = 52067 ; free virtual = 120395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 58 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2250.180 ; gain = 498.496 ; free physical = 52067 ; free virtual = 120395
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2250.180 ; gain = 630.312 ; free physical = 52067 ; free virtual = 120395
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2250.180 ; gain = 0.000 ; free physical = 52325 ; free virtual = 120652
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2250.180 ; gain = 0.000 ; free physical = 52328 ; free virtual = 120656
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

Synth Design complete | Checksum: ca1c8e42
INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 156 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2250.180 ; gain = 927.414 ; free physical = 52328 ; free virtual = 120655
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1964.954; main = 1655.154; forked = 423.613
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3202.887; main = 2218.133; forked = 984.754
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2250.180 ; gain = 0.000 ; free physical = 52327 ; free virtual = 120655
INFO: [Common 17-1381] The checkpoint '/home/carson/Nextcloud/Documents/school/ECEN340/final_project/8-bit-console-clone-verilog/eight_bit_console/eight_bit_console.runs/synth_1/eight_bit_console_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file eight_bit_console_top_utilization_synth.rpt -pb eight_bit_console_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 10 14:39:14 2024...
