#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000184efc9a180 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000184efcd9970_0 .net "PC", 31 0, v00000184efcd38a0_0;  1 drivers
v00000184efcd9e70_0 .var "clk", 0 0;
v00000184efcd9010_0 .net "clkout", 0 0, L_00000184efcdb270;  1 drivers
v00000184efcd7fd0_0 .net "cycles_consumed", 31 0, v00000184efcd8430_0;  1 drivers
v00000184efcd8a70_0 .var "rst", 0 0;
S_00000184efc9a4a0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000184efc9a180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000184efcb1900 .param/l "RType" 0 4 2, C4<000000>;
P_00000184efcb1938 .param/l "add" 0 4 5, C4<100000>;
P_00000184efcb1970 .param/l "addi" 0 4 8, C4<001000>;
P_00000184efcb19a8 .param/l "addu" 0 4 5, C4<100001>;
P_00000184efcb19e0 .param/l "and_" 0 4 5, C4<100100>;
P_00000184efcb1a18 .param/l "andi" 0 4 8, C4<001100>;
P_00000184efcb1a50 .param/l "beq" 0 4 10, C4<000100>;
P_00000184efcb1a88 .param/l "bne" 0 4 10, C4<000101>;
P_00000184efcb1ac0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000184efcb1af8 .param/l "j" 0 4 12, C4<000010>;
P_00000184efcb1b30 .param/l "jal" 0 4 12, C4<000011>;
P_00000184efcb1b68 .param/l "jr" 0 4 6, C4<001000>;
P_00000184efcb1ba0 .param/l "lw" 0 4 8, C4<100011>;
P_00000184efcb1bd8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000184efcb1c10 .param/l "or_" 0 4 5, C4<100101>;
P_00000184efcb1c48 .param/l "ori" 0 4 8, C4<001101>;
P_00000184efcb1c80 .param/l "sgt" 0 4 6, C4<101011>;
P_00000184efcb1cb8 .param/l "sll" 0 4 6, C4<000000>;
P_00000184efcb1cf0 .param/l "slt" 0 4 5, C4<101010>;
P_00000184efcb1d28 .param/l "slti" 0 4 8, C4<101010>;
P_00000184efcb1d60 .param/l "srl" 0 4 6, C4<000010>;
P_00000184efcb1d98 .param/l "sub" 0 4 5, C4<100010>;
P_00000184efcb1dd0 .param/l "subu" 0 4 5, C4<100011>;
P_00000184efcb1e08 .param/l "sw" 0 4 8, C4<101011>;
P_00000184efcb1e40 .param/l "xor_" 0 4 5, C4<100110>;
P_00000184efcb1e78 .param/l "xori" 0 4 8, C4<001110>;
L_00000184efcdada0 .functor NOT 1, v00000184efcd8a70_0, C4<0>, C4<0>, C4<0>;
L_00000184efcdb040 .functor NOT 1, v00000184efcd8a70_0, C4<0>, C4<0>, C4<0>;
L_00000184efcdb4a0 .functor NOT 1, v00000184efcd8a70_0, C4<0>, C4<0>, C4<0>;
L_00000184efcdb190 .functor NOT 1, v00000184efcd8a70_0, C4<0>, C4<0>, C4<0>;
L_00000184efcdabe0 .functor NOT 1, v00000184efcd8a70_0, C4<0>, C4<0>, C4<0>;
L_00000184efcdb510 .functor NOT 1, v00000184efcd8a70_0, C4<0>, C4<0>, C4<0>;
L_00000184efcdac50 .functor NOT 1, v00000184efcd8a70_0, C4<0>, C4<0>, C4<0>;
L_00000184efcdb580 .functor NOT 1, v00000184efcd8a70_0, C4<0>, C4<0>, C4<0>;
L_00000184efcdb270 .functor OR 1, v00000184efcd9e70_0, v00000184efca2330_0, C4<0>, C4<0>;
L_00000184efcda9b0 .functor OR 1, L_00000184efe5eaf0, L_00000184efe5ea50, C4<0>, C4<0>;
L_00000184efcdb0b0 .functor AND 1, L_00000184efe5f810, L_00000184efe5f270, C4<1>, C4<1>;
L_00000184efcdacc0 .functor NOT 1, v00000184efcd8a70_0, C4<0>, C4<0>, C4<0>;
L_00000184efcda940 .functor OR 1, L_00000184efe5fdb0, L_00000184efe5f3b0, C4<0>, C4<0>;
L_00000184efcdb2e0 .functor OR 1, L_00000184efcda940, L_00000184efe5fb30, C4<0>, C4<0>;
L_00000184efcdb660 .functor OR 1, L_00000184efcdcca0, L_00000184efcdc480, C4<0>, C4<0>;
L_00000184efcdae80 .functor AND 1, L_00000184efe5e870, L_00000184efcdb660, C4<1>, C4<1>;
L_00000184efcdaef0 .functor OR 1, L_00000184efcdc520, L_00000184efcdcd40, C4<0>, C4<0>;
L_00000184efcdafd0 .functor AND 1, L_00000184efcdb800, L_00000184efcdaef0, C4<1>, C4<1>;
L_00000184efcdb6d0 .functor NOT 1, L_00000184efcdb270, C4<0>, C4<0>, C4<0>;
v00000184efcd2040_0 .net "ALUOp", 3 0, v00000184efca2f10_0;  1 drivers
v00000184efcd20e0_0 .net "ALUResult", 31 0, v00000184efcd2680_0;  1 drivers
v00000184efcd4f50_0 .net "ALUSrc", 0 0, v00000184efca1f70_0;  1 drivers
v00000184efcd53b0_0 .net "ALUin2", 31 0, L_00000184efcdcac0;  1 drivers
v00000184efcd4410_0 .net "MemReadEn", 0 0, v00000184efca3550_0;  1 drivers
v00000184efcd4e10_0 .net "MemWriteEn", 0 0, v00000184efca20b0_0;  1 drivers
v00000184efcd4c30_0 .net "MemtoReg", 0 0, v00000184efca2010_0;  1 drivers
v00000184efcd5450_0 .net "PC", 31 0, v00000184efcd38a0_0;  alias, 1 drivers
v00000184efcd4190_0 .net "PCPlus1", 31 0, L_00000184efe5ecd0;  1 drivers
v00000184efcd49b0_0 .net "PCsrc", 0 0, v00000184efcd3a80_0;  1 drivers
v00000184efcd54f0_0 .net "RegDst", 0 0, v00000184efca2150_0;  1 drivers
v00000184efcd44b0_0 .net "RegWriteEn", 0 0, v00000184efca21f0_0;  1 drivers
v00000184efcd4870_0 .net "WriteRegister", 4 0, L_00000184efe5f090;  1 drivers
v00000184efcd5590_0 .net *"_ivl_0", 0 0, L_00000184efcdada0;  1 drivers
L_00000184efe11f90 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000184efcd5810_0 .net/2u *"_ivl_10", 4 0, L_00000184efe11f90;  1 drivers
L_00000184efe12380 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184efcd4eb0_0 .net *"_ivl_101", 15 0, L_00000184efe12380;  1 drivers
v00000184efcd4910_0 .net *"_ivl_102", 31 0, L_00000184efe5e370;  1 drivers
L_00000184efe123c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184efcd4730_0 .net *"_ivl_105", 25 0, L_00000184efe123c8;  1 drivers
L_00000184efe12410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184efcd4a50_0 .net/2u *"_ivl_106", 31 0, L_00000184efe12410;  1 drivers
v00000184efcd4550_0 .net *"_ivl_108", 0 0, L_00000184efe5f810;  1 drivers
L_00000184efe12458 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000184efcd4ff0_0 .net/2u *"_ivl_110", 5 0, L_00000184efe12458;  1 drivers
v00000184efcd4050_0 .net *"_ivl_112", 0 0, L_00000184efe5f270;  1 drivers
v00000184efcd5a90_0 .net *"_ivl_115", 0 0, L_00000184efcdb0b0;  1 drivers
v00000184efcd47d0_0 .net *"_ivl_116", 47 0, L_00000184efe5f630;  1 drivers
L_00000184efe124a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184efcd59f0_0 .net *"_ivl_119", 15 0, L_00000184efe124a0;  1 drivers
L_00000184efe11fd8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000184efcd5b30_0 .net/2u *"_ivl_12", 5 0, L_00000184efe11fd8;  1 drivers
v00000184efcd3fb0_0 .net *"_ivl_120", 47 0, L_00000184efe5ef50;  1 drivers
L_00000184efe124e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184efcd5630_0 .net *"_ivl_123", 15 0, L_00000184efe124e8;  1 drivers
v00000184efcd4230_0 .net *"_ivl_125", 0 0, L_00000184efe5e410;  1 drivers
v00000184efcd4af0_0 .net *"_ivl_126", 31 0, L_00000184efe5eeb0;  1 drivers
v00000184efcd4b90_0 .net *"_ivl_128", 47 0, L_00000184efe5e7d0;  1 drivers
v00000184efcd40f0_0 .net *"_ivl_130", 47 0, L_00000184efe5f6d0;  1 drivers
v00000184efcd58b0_0 .net *"_ivl_132", 47 0, L_00000184efe5e4b0;  1 drivers
v00000184efcd4cd0_0 .net *"_ivl_134", 47 0, L_00000184efe5f8b0;  1 drivers
v00000184efcd5090_0 .net *"_ivl_14", 0 0, L_00000184efcd8b10;  1 drivers
v00000184efcd5d10_0 .net *"_ivl_140", 0 0, L_00000184efcdacc0;  1 drivers
L_00000184efe12578 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184efcd5130_0 .net/2u *"_ivl_142", 31 0, L_00000184efe12578;  1 drivers
L_00000184efe12650 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000184efcd4d70_0 .net/2u *"_ivl_146", 5 0, L_00000184efe12650;  1 drivers
v00000184efcd51d0_0 .net *"_ivl_148", 0 0, L_00000184efe5fdb0;  1 drivers
L_00000184efe12698 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000184efcd5270_0 .net/2u *"_ivl_150", 5 0, L_00000184efe12698;  1 drivers
v00000184efcd5310_0 .net *"_ivl_152", 0 0, L_00000184efe5f3b0;  1 drivers
v00000184efcd56d0_0 .net *"_ivl_155", 0 0, L_00000184efcda940;  1 drivers
L_00000184efe126e0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000184efcd5770_0 .net/2u *"_ivl_156", 5 0, L_00000184efe126e0;  1 drivers
v00000184efcd5950_0 .net *"_ivl_158", 0 0, L_00000184efe5fb30;  1 drivers
L_00000184efe12020 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000184efcd5bd0_0 .net/2u *"_ivl_16", 4 0, L_00000184efe12020;  1 drivers
v00000184efcd5c70_0 .net *"_ivl_161", 0 0, L_00000184efcdb2e0;  1 drivers
L_00000184efe12728 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184efcd5db0_0 .net/2u *"_ivl_162", 15 0, L_00000184efe12728;  1 drivers
v00000184efcd5e50_0 .net *"_ivl_164", 31 0, L_00000184efe5fbd0;  1 drivers
v00000184efcd42d0_0 .net *"_ivl_167", 0 0, L_00000184efe5e690;  1 drivers
v00000184efcd4370_0 .net *"_ivl_168", 15 0, L_00000184efe5e730;  1 drivers
v00000184efcd45f0_0 .net *"_ivl_170", 31 0, L_00000184efe5fc70;  1 drivers
v00000184efcd4690_0 .net *"_ivl_174", 31 0, L_00000184efe5e050;  1 drivers
L_00000184efe12770 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184efcd6380_0 .net *"_ivl_177", 25 0, L_00000184efe12770;  1 drivers
L_00000184efe127b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184efcd7460_0 .net/2u *"_ivl_178", 31 0, L_00000184efe127b8;  1 drivers
v00000184efcd61a0_0 .net *"_ivl_180", 0 0, L_00000184efe5e870;  1 drivers
L_00000184efe12800 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000184efcd5fc0_0 .net/2u *"_ivl_182", 5 0, L_00000184efe12800;  1 drivers
v00000184efcd67e0_0 .net *"_ivl_184", 0 0, L_00000184efcdcca0;  1 drivers
L_00000184efe12848 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000184efcd62e0_0 .net/2u *"_ivl_186", 5 0, L_00000184efe12848;  1 drivers
v00000184efcd7140_0 .net *"_ivl_188", 0 0, L_00000184efcdc480;  1 drivers
v00000184efcd6880_0 .net *"_ivl_19", 4 0, L_00000184efcd8bb0;  1 drivers
v00000184efcd6420_0 .net *"_ivl_191", 0 0, L_00000184efcdb660;  1 drivers
v00000184efcd7a00_0 .net *"_ivl_193", 0 0, L_00000184efcdae80;  1 drivers
L_00000184efe12890 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000184efcd71e0_0 .net/2u *"_ivl_194", 5 0, L_00000184efe12890;  1 drivers
v00000184efcd64c0_0 .net *"_ivl_196", 0 0, L_00000184efcdc700;  1 drivers
L_00000184efe128d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000184efcd7500_0 .net/2u *"_ivl_198", 31 0, L_00000184efe128d8;  1 drivers
L_00000184efe11f48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000184efcd7780_0 .net/2u *"_ivl_2", 5 0, L_00000184efe11f48;  1 drivers
v00000184efcd6240_0 .net *"_ivl_20", 4 0, L_00000184efcd9330;  1 drivers
v00000184efcd75a0_0 .net *"_ivl_200", 31 0, L_00000184efcdbc60;  1 drivers
v00000184efcd6560_0 .net *"_ivl_204", 31 0, L_00000184efcdc2a0;  1 drivers
L_00000184efe12920 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184efcd7640_0 .net *"_ivl_207", 25 0, L_00000184efe12920;  1 drivers
L_00000184efe12968 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184efcd76e0_0 .net/2u *"_ivl_208", 31 0, L_00000184efe12968;  1 drivers
v00000184efcd6600_0 .net *"_ivl_210", 0 0, L_00000184efcdb800;  1 drivers
L_00000184efe129b0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000184efcd7820_0 .net/2u *"_ivl_212", 5 0, L_00000184efe129b0;  1 drivers
v00000184efcd78c0_0 .net *"_ivl_214", 0 0, L_00000184efcdc520;  1 drivers
L_00000184efe129f8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000184efcd7960_0 .net/2u *"_ivl_216", 5 0, L_00000184efe129f8;  1 drivers
v00000184efcd6f60_0 .net *"_ivl_218", 0 0, L_00000184efcdcd40;  1 drivers
v00000184efcd6060_0 .net *"_ivl_221", 0 0, L_00000184efcdaef0;  1 drivers
v00000184efcd7b40_0 .net *"_ivl_223", 0 0, L_00000184efcdafd0;  1 drivers
L_00000184efe12a40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000184efcd6ba0_0 .net/2u *"_ivl_224", 5 0, L_00000184efe12a40;  1 drivers
v00000184efcd6920_0 .net *"_ivl_226", 0 0, L_00000184efcdcb60;  1 drivers
v00000184efcd6100_0 .net *"_ivl_228", 31 0, L_00000184efcdce80;  1 drivers
v00000184efcd69c0_0 .net *"_ivl_24", 0 0, L_00000184efcdb4a0;  1 drivers
L_00000184efe12068 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000184efcd6a60_0 .net/2u *"_ivl_26", 4 0, L_00000184efe12068;  1 drivers
v00000184efcd66a0_0 .net *"_ivl_29", 4 0, L_00000184efcd8cf0;  1 drivers
v00000184efcd6ce0_0 .net *"_ivl_32", 0 0, L_00000184efcdb190;  1 drivers
L_00000184efe120b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000184efcd6740_0 .net/2u *"_ivl_34", 4 0, L_00000184efe120b0;  1 drivers
v00000184efcd7aa0_0 .net *"_ivl_37", 4 0, L_00000184efe5e910;  1 drivers
v00000184efcd7000_0 .net *"_ivl_40", 0 0, L_00000184efcdabe0;  1 drivers
L_00000184efe120f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184efcd70a0_0 .net/2u *"_ivl_42", 15 0, L_00000184efe120f8;  1 drivers
v00000184efcd7280_0 .net *"_ivl_45", 15 0, L_00000184efe5f4f0;  1 drivers
v00000184efcd6b00_0 .net *"_ivl_48", 0 0, L_00000184efcdb510;  1 drivers
v00000184efcd6c40_0 .net *"_ivl_5", 5 0, L_00000184efcd8930;  1 drivers
L_00000184efe12140 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184efcd6d80_0 .net/2u *"_ivl_50", 36 0, L_00000184efe12140;  1 drivers
L_00000184efe12188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184efcd6e20_0 .net/2u *"_ivl_52", 31 0, L_00000184efe12188;  1 drivers
v00000184efcd7320_0 .net *"_ivl_55", 4 0, L_00000184efe5f9f0;  1 drivers
v00000184efcd73c0_0 .net *"_ivl_56", 36 0, L_00000184efe5f590;  1 drivers
v00000184efcd6ec0_0 .net *"_ivl_58", 36 0, L_00000184efe5e5f0;  1 drivers
v00000184efcd7be0_0 .net *"_ivl_62", 0 0, L_00000184efcdac50;  1 drivers
L_00000184efe121d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000184efcd7c80_0 .net/2u *"_ivl_64", 5 0, L_00000184efe121d0;  1 drivers
v00000184efcd7d20_0 .net *"_ivl_67", 5 0, L_00000184efe5fa90;  1 drivers
v00000184efcd7dc0_0 .net *"_ivl_70", 0 0, L_00000184efcdb580;  1 drivers
L_00000184efe12218 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184efcd7e60_0 .net/2u *"_ivl_72", 57 0, L_00000184efe12218;  1 drivers
L_00000184efe12260 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184efcd90b0_0 .net/2u *"_ivl_74", 31 0, L_00000184efe12260;  1 drivers
v00000184efcd8c50_0 .net *"_ivl_77", 25 0, L_00000184efe5f450;  1 drivers
v00000184efcd8d90_0 .net *"_ivl_78", 57 0, L_00000184efe5eb90;  1 drivers
v00000184efcd8390_0 .net *"_ivl_8", 0 0, L_00000184efcdb040;  1 drivers
v00000184efcd8750_0 .net *"_ivl_80", 57 0, L_00000184efe5e9b0;  1 drivers
L_00000184efe122a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000184efcd9470_0 .net/2u *"_ivl_84", 31 0, L_00000184efe122a8;  1 drivers
L_00000184efe122f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000184efcd9510_0 .net/2u *"_ivl_88", 5 0, L_00000184efe122f0;  1 drivers
v00000184efcd9790_0 .net *"_ivl_90", 0 0, L_00000184efe5eaf0;  1 drivers
L_00000184efe12338 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000184efcd95b0_0 .net/2u *"_ivl_92", 5 0, L_00000184efe12338;  1 drivers
v00000184efcd8ed0_0 .net *"_ivl_94", 0 0, L_00000184efe5ea50;  1 drivers
v00000184efcd9a10_0 .net *"_ivl_97", 0 0, L_00000184efcda9b0;  1 drivers
v00000184efcd82f0_0 .net *"_ivl_98", 47 0, L_00000184efe5e190;  1 drivers
v00000184efcd9d30_0 .net "adderResult", 31 0, L_00000184efe5e550;  1 drivers
v00000184efcd9ab0_0 .net "address", 31 0, L_00000184efe5f1d0;  1 drivers
v00000184efcd9650_0 .net "clk", 0 0, L_00000184efcdb270;  alias, 1 drivers
v00000184efcd8430_0 .var "cycles_consumed", 31 0;
v00000184efcd96f0_0 .net "extImm", 31 0, L_00000184efe5fd10;  1 drivers
v00000184efcd9b50_0 .net "funct", 5 0, L_00000184efe5e0f0;  1 drivers
v00000184efcd89d0_0 .net "hlt", 0 0, v00000184efca2330_0;  1 drivers
v00000184efcd8e30_0 .net "imm", 15 0, L_00000184efe5f770;  1 drivers
v00000184efcd9dd0_0 .net "immediate", 31 0, L_00000184efcdc7a0;  1 drivers
v00000184efcd87f0_0 .net "input_clk", 0 0, v00000184efcd9e70_0;  1 drivers
v00000184efcd86b0_0 .net "instruction", 31 0, L_00000184efe5f310;  1 drivers
v00000184efcd8570_0 .net "memoryReadData", 31 0, v00000184efcd3620_0;  1 drivers
v00000184efcd8250_0 .net "nextPC", 31 0, L_00000184efe5ec30;  1 drivers
v00000184efcd9150_0 .net "opcode", 5 0, L_00000184efcd8110;  1 drivers
v00000184efcd9bf0_0 .net "rd", 4 0, L_00000184efcd8070;  1 drivers
v00000184efcd9830_0 .net "readData1", 31 0, L_00000184efcdb5f0;  1 drivers
v00000184efcd91f0_0 .net "readData1_w", 31 0, L_00000184efcdcc00;  1 drivers
v00000184efcd84d0_0 .net "readData2", 31 0, L_00000184efcdae10;  1 drivers
v00000184efcd93d0_0 .net "rs", 4 0, L_00000184efcd81b0;  1 drivers
v00000184efcd98d0_0 .net "rst", 0 0, v00000184efcd8a70_0;  1 drivers
v00000184efcd8f70_0 .net "rt", 4 0, L_00000184efe5ed70;  1 drivers
v00000184efcd9c90_0 .net "shamt", 31 0, L_00000184efe5ee10;  1 drivers
v00000184efcd8890_0 .net "wire_instruction", 31 0, L_00000184efcdb120;  1 drivers
v00000184efcd9290_0 .net "writeData", 31 0, L_00000184efcdcde0;  1 drivers
v00000184efcd8610_0 .net "zero", 0 0, L_00000184efcdd1a0;  1 drivers
L_00000184efcd8930 .part L_00000184efe5f310, 26, 6;
L_00000184efcd8110 .functor MUXZ 6, L_00000184efcd8930, L_00000184efe11f48, L_00000184efcdada0, C4<>;
L_00000184efcd8b10 .cmp/eq 6, L_00000184efcd8110, L_00000184efe11fd8;
L_00000184efcd8bb0 .part L_00000184efe5f310, 11, 5;
L_00000184efcd9330 .functor MUXZ 5, L_00000184efcd8bb0, L_00000184efe12020, L_00000184efcd8b10, C4<>;
L_00000184efcd8070 .functor MUXZ 5, L_00000184efcd9330, L_00000184efe11f90, L_00000184efcdb040, C4<>;
L_00000184efcd8cf0 .part L_00000184efe5f310, 21, 5;
L_00000184efcd81b0 .functor MUXZ 5, L_00000184efcd8cf0, L_00000184efe12068, L_00000184efcdb4a0, C4<>;
L_00000184efe5e910 .part L_00000184efe5f310, 16, 5;
L_00000184efe5ed70 .functor MUXZ 5, L_00000184efe5e910, L_00000184efe120b0, L_00000184efcdb190, C4<>;
L_00000184efe5f4f0 .part L_00000184efe5f310, 0, 16;
L_00000184efe5f770 .functor MUXZ 16, L_00000184efe5f4f0, L_00000184efe120f8, L_00000184efcdabe0, C4<>;
L_00000184efe5f9f0 .part L_00000184efe5f310, 6, 5;
L_00000184efe5f590 .concat [ 5 32 0 0], L_00000184efe5f9f0, L_00000184efe12188;
L_00000184efe5e5f0 .functor MUXZ 37, L_00000184efe5f590, L_00000184efe12140, L_00000184efcdb510, C4<>;
L_00000184efe5ee10 .part L_00000184efe5e5f0, 0, 32;
L_00000184efe5fa90 .part L_00000184efe5f310, 0, 6;
L_00000184efe5e0f0 .functor MUXZ 6, L_00000184efe5fa90, L_00000184efe121d0, L_00000184efcdac50, C4<>;
L_00000184efe5f450 .part L_00000184efe5f310, 0, 26;
L_00000184efe5eb90 .concat [ 26 32 0 0], L_00000184efe5f450, L_00000184efe12260;
L_00000184efe5e9b0 .functor MUXZ 58, L_00000184efe5eb90, L_00000184efe12218, L_00000184efcdb580, C4<>;
L_00000184efe5f1d0 .part L_00000184efe5e9b0, 0, 32;
L_00000184efe5ecd0 .arith/sum 32, v00000184efcd38a0_0, L_00000184efe122a8;
L_00000184efe5eaf0 .cmp/eq 6, L_00000184efcd8110, L_00000184efe122f0;
L_00000184efe5ea50 .cmp/eq 6, L_00000184efcd8110, L_00000184efe12338;
L_00000184efe5e190 .concat [ 32 16 0 0], L_00000184efe5f1d0, L_00000184efe12380;
L_00000184efe5e370 .concat [ 6 26 0 0], L_00000184efcd8110, L_00000184efe123c8;
L_00000184efe5f810 .cmp/eq 32, L_00000184efe5e370, L_00000184efe12410;
L_00000184efe5f270 .cmp/eq 6, L_00000184efe5e0f0, L_00000184efe12458;
L_00000184efe5f630 .concat [ 32 16 0 0], L_00000184efcdb5f0, L_00000184efe124a0;
L_00000184efe5ef50 .concat [ 32 16 0 0], v00000184efcd38a0_0, L_00000184efe124e8;
L_00000184efe5e410 .part L_00000184efe5f770, 15, 1;
LS_00000184efe5eeb0_0_0 .concat [ 1 1 1 1], L_00000184efe5e410, L_00000184efe5e410, L_00000184efe5e410, L_00000184efe5e410;
LS_00000184efe5eeb0_0_4 .concat [ 1 1 1 1], L_00000184efe5e410, L_00000184efe5e410, L_00000184efe5e410, L_00000184efe5e410;
LS_00000184efe5eeb0_0_8 .concat [ 1 1 1 1], L_00000184efe5e410, L_00000184efe5e410, L_00000184efe5e410, L_00000184efe5e410;
LS_00000184efe5eeb0_0_12 .concat [ 1 1 1 1], L_00000184efe5e410, L_00000184efe5e410, L_00000184efe5e410, L_00000184efe5e410;
LS_00000184efe5eeb0_0_16 .concat [ 1 1 1 1], L_00000184efe5e410, L_00000184efe5e410, L_00000184efe5e410, L_00000184efe5e410;
LS_00000184efe5eeb0_0_20 .concat [ 1 1 1 1], L_00000184efe5e410, L_00000184efe5e410, L_00000184efe5e410, L_00000184efe5e410;
LS_00000184efe5eeb0_0_24 .concat [ 1 1 1 1], L_00000184efe5e410, L_00000184efe5e410, L_00000184efe5e410, L_00000184efe5e410;
LS_00000184efe5eeb0_0_28 .concat [ 1 1 1 1], L_00000184efe5e410, L_00000184efe5e410, L_00000184efe5e410, L_00000184efe5e410;
LS_00000184efe5eeb0_1_0 .concat [ 4 4 4 4], LS_00000184efe5eeb0_0_0, LS_00000184efe5eeb0_0_4, LS_00000184efe5eeb0_0_8, LS_00000184efe5eeb0_0_12;
LS_00000184efe5eeb0_1_4 .concat [ 4 4 4 4], LS_00000184efe5eeb0_0_16, LS_00000184efe5eeb0_0_20, LS_00000184efe5eeb0_0_24, LS_00000184efe5eeb0_0_28;
L_00000184efe5eeb0 .concat [ 16 16 0 0], LS_00000184efe5eeb0_1_0, LS_00000184efe5eeb0_1_4;
L_00000184efe5e7d0 .concat [ 16 32 0 0], L_00000184efe5f770, L_00000184efe5eeb0;
L_00000184efe5f6d0 .arith/sum 48, L_00000184efe5ef50, L_00000184efe5e7d0;
L_00000184efe5e4b0 .functor MUXZ 48, L_00000184efe5f6d0, L_00000184efe5f630, L_00000184efcdb0b0, C4<>;
L_00000184efe5f8b0 .functor MUXZ 48, L_00000184efe5e4b0, L_00000184efe5e190, L_00000184efcda9b0, C4<>;
L_00000184efe5e550 .part L_00000184efe5f8b0, 0, 32;
L_00000184efe5ec30 .functor MUXZ 32, L_00000184efe5ecd0, L_00000184efe5e550, v00000184efcd3a80_0, C4<>;
L_00000184efe5f310 .functor MUXZ 32, L_00000184efcdb120, L_00000184efe12578, L_00000184efcdacc0, C4<>;
L_00000184efe5fdb0 .cmp/eq 6, L_00000184efcd8110, L_00000184efe12650;
L_00000184efe5f3b0 .cmp/eq 6, L_00000184efcd8110, L_00000184efe12698;
L_00000184efe5fb30 .cmp/eq 6, L_00000184efcd8110, L_00000184efe126e0;
L_00000184efe5fbd0 .concat [ 16 16 0 0], L_00000184efe5f770, L_00000184efe12728;
L_00000184efe5e690 .part L_00000184efe5f770, 15, 1;
LS_00000184efe5e730_0_0 .concat [ 1 1 1 1], L_00000184efe5e690, L_00000184efe5e690, L_00000184efe5e690, L_00000184efe5e690;
LS_00000184efe5e730_0_4 .concat [ 1 1 1 1], L_00000184efe5e690, L_00000184efe5e690, L_00000184efe5e690, L_00000184efe5e690;
LS_00000184efe5e730_0_8 .concat [ 1 1 1 1], L_00000184efe5e690, L_00000184efe5e690, L_00000184efe5e690, L_00000184efe5e690;
LS_00000184efe5e730_0_12 .concat [ 1 1 1 1], L_00000184efe5e690, L_00000184efe5e690, L_00000184efe5e690, L_00000184efe5e690;
L_00000184efe5e730 .concat [ 4 4 4 4], LS_00000184efe5e730_0_0, LS_00000184efe5e730_0_4, LS_00000184efe5e730_0_8, LS_00000184efe5e730_0_12;
L_00000184efe5fc70 .concat [ 16 16 0 0], L_00000184efe5f770, L_00000184efe5e730;
L_00000184efe5fd10 .functor MUXZ 32, L_00000184efe5fc70, L_00000184efe5fbd0, L_00000184efcdb2e0, C4<>;
L_00000184efe5e050 .concat [ 6 26 0 0], L_00000184efcd8110, L_00000184efe12770;
L_00000184efe5e870 .cmp/eq 32, L_00000184efe5e050, L_00000184efe127b8;
L_00000184efcdcca0 .cmp/eq 6, L_00000184efe5e0f0, L_00000184efe12800;
L_00000184efcdc480 .cmp/eq 6, L_00000184efe5e0f0, L_00000184efe12848;
L_00000184efcdc700 .cmp/eq 6, L_00000184efcd8110, L_00000184efe12890;
L_00000184efcdbc60 .functor MUXZ 32, L_00000184efe5fd10, L_00000184efe128d8, L_00000184efcdc700, C4<>;
L_00000184efcdc7a0 .functor MUXZ 32, L_00000184efcdbc60, L_00000184efe5ee10, L_00000184efcdae80, C4<>;
L_00000184efcdc2a0 .concat [ 6 26 0 0], L_00000184efcd8110, L_00000184efe12920;
L_00000184efcdb800 .cmp/eq 32, L_00000184efcdc2a0, L_00000184efe12968;
L_00000184efcdc520 .cmp/eq 6, L_00000184efe5e0f0, L_00000184efe129b0;
L_00000184efcdcd40 .cmp/eq 6, L_00000184efe5e0f0, L_00000184efe129f8;
L_00000184efcdcb60 .cmp/eq 6, L_00000184efcd8110, L_00000184efe12a40;
L_00000184efcdce80 .functor MUXZ 32, L_00000184efcdb5f0, v00000184efcd38a0_0, L_00000184efcdcb60, C4<>;
L_00000184efcdcc00 .functor MUXZ 32, L_00000184efcdce80, L_00000184efcdae10, L_00000184efcdafd0, C4<>;
S_00000184efc9a630 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000184efc9a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000184efc99a80 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000184efcdaf60 .functor NOT 1, v00000184efca1f70_0, C4<0>, C4<0>, C4<0>;
v00000184efca1c50_0 .net *"_ivl_0", 0 0, L_00000184efcdaf60;  1 drivers
v00000184efca2470_0 .net "in1", 31 0, L_00000184efcdae10;  alias, 1 drivers
v00000184efca1cf0_0 .net "in2", 31 0, L_00000184efcdc7a0;  alias, 1 drivers
v00000184efca1d90_0 .net "out", 31 0, L_00000184efcdcac0;  alias, 1 drivers
v00000184efca1e30_0 .net "s", 0 0, v00000184efca1f70_0;  alias, 1 drivers
L_00000184efcdcac0 .functor MUXZ 32, L_00000184efcdc7a0, L_00000184efcdae10, L_00000184efcdaf60, C4<>;
S_00000184efcb0e90 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000184efc9a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000184efe10090 .param/l "RType" 0 4 2, C4<000000>;
P_00000184efe100c8 .param/l "add" 0 4 5, C4<100000>;
P_00000184efe10100 .param/l "addi" 0 4 8, C4<001000>;
P_00000184efe10138 .param/l "addu" 0 4 5, C4<100001>;
P_00000184efe10170 .param/l "and_" 0 4 5, C4<100100>;
P_00000184efe101a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000184efe101e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000184efe10218 .param/l "bne" 0 4 10, C4<000101>;
P_00000184efe10250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000184efe10288 .param/l "j" 0 4 12, C4<000010>;
P_00000184efe102c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000184efe102f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000184efe10330 .param/l "lw" 0 4 8, C4<100011>;
P_00000184efe10368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000184efe103a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000184efe103d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000184efe10410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000184efe10448 .param/l "sll" 0 4 6, C4<000000>;
P_00000184efe10480 .param/l "slt" 0 4 5, C4<101010>;
P_00000184efe104b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000184efe104f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000184efe10528 .param/l "sub" 0 4 5, C4<100010>;
P_00000184efe10560 .param/l "subu" 0 4 5, C4<100011>;
P_00000184efe10598 .param/l "sw" 0 4 8, C4<101011>;
P_00000184efe105d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000184efe10608 .param/l "xori" 0 4 8, C4<001110>;
v00000184efca2f10_0 .var "ALUOp", 3 0;
v00000184efca1f70_0 .var "ALUSrc", 0 0;
v00000184efca3550_0 .var "MemReadEn", 0 0;
v00000184efca20b0_0 .var "MemWriteEn", 0 0;
v00000184efca2010_0 .var "MemtoReg", 0 0;
v00000184efca2150_0 .var "RegDst", 0 0;
v00000184efca21f0_0 .var "RegWriteEn", 0 0;
v00000184efca1a70_0 .net "funct", 5 0, L_00000184efe5e0f0;  alias, 1 drivers
v00000184efca2330_0 .var "hlt", 0 0;
v00000184efca32d0_0 .net "opcode", 5 0, L_00000184efcd8110;  alias, 1 drivers
v00000184efca2510_0 .net "rst", 0 0, v00000184efcd8a70_0;  alias, 1 drivers
E_00000184efc99b00 .event anyedge, v00000184efca2510_0, v00000184efca32d0_0, v00000184efca1a70_0;
S_00000184efc42d00 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000184efc9a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000184efc98f40 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000184efcdb120 .functor BUFZ 32, L_00000184efe5eff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000184efca28d0_0 .net "Data_Out", 31 0, L_00000184efcdb120;  alias, 1 drivers
v00000184efca2ab0 .array "InstMem", 0 1023, 31 0;
v00000184efca2c90_0 .net *"_ivl_0", 31 0, L_00000184efe5eff0;  1 drivers
v00000184efca2dd0_0 .net *"_ivl_3", 9 0, L_00000184efe5e230;  1 drivers
v00000184efca34b0_0 .net *"_ivl_4", 11 0, L_00000184efe5e2d0;  1 drivers
L_00000184efe12530 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000184efca2fb0_0 .net *"_ivl_7", 1 0, L_00000184efe12530;  1 drivers
v00000184efca3050_0 .net "addr", 31 0, v00000184efcd38a0_0;  alias, 1 drivers
v00000184efca30f0_0 .var/i "i", 31 0;
L_00000184efe5eff0 .array/port v00000184efca2ab0, L_00000184efe5e2d0;
L_00000184efe5e230 .part v00000184efcd38a0_0, 0, 10;
L_00000184efe5e2d0 .concat [ 10 2 0 0], L_00000184efe5e230, L_00000184efe12530;
S_00000184efc42e90 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000184efc9a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000184efcdb5f0 .functor BUFZ 32, L_00000184efe5dfb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000184efcdae10 .functor BUFZ 32, L_00000184efe5f130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000184efca16b0_0 .net *"_ivl_0", 31 0, L_00000184efe5dfb0;  1 drivers
v00000184efc84530_0 .net *"_ivl_10", 6 0, L_00000184efe5f950;  1 drivers
L_00000184efe12608 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000184efc84ad0_0 .net *"_ivl_13", 1 0, L_00000184efe12608;  1 drivers
v00000184efcd27c0_0 .net *"_ivl_2", 6 0, L_00000184efe5fe50;  1 drivers
L_00000184efe125c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000184efcd2ae0_0 .net *"_ivl_5", 1 0, L_00000184efe125c0;  1 drivers
v00000184efcd39e0_0 .net *"_ivl_8", 31 0, L_00000184efe5f130;  1 drivers
v00000184efcd2c20_0 .net "clk", 0 0, L_00000184efcdb270;  alias, 1 drivers
v00000184efcd31c0_0 .var/i "i", 31 0;
v00000184efcd2180_0 .net "readData1", 31 0, L_00000184efcdb5f0;  alias, 1 drivers
v00000184efcd3940_0 .net "readData2", 31 0, L_00000184efcdae10;  alias, 1 drivers
v00000184efcd2220_0 .net "readRegister1", 4 0, L_00000184efcd81b0;  alias, 1 drivers
v00000184efcd2cc0_0 .net "readRegister2", 4 0, L_00000184efe5ed70;  alias, 1 drivers
v00000184efcd2d60 .array "registers", 31 0, 31 0;
v00000184efcd3760_0 .net "rst", 0 0, v00000184efcd8a70_0;  alias, 1 drivers
v00000184efcd29a0_0 .net "we", 0 0, v00000184efca21f0_0;  alias, 1 drivers
v00000184efcd34e0_0 .net "writeData", 31 0, L_00000184efcdcde0;  alias, 1 drivers
v00000184efcd3260_0 .net "writeRegister", 4 0, L_00000184efe5f090;  alias, 1 drivers
E_00000184efc995c0/0 .event negedge, v00000184efca2510_0;
E_00000184efc995c0/1 .event posedge, v00000184efcd2c20_0;
E_00000184efc995c0 .event/or E_00000184efc995c0/0, E_00000184efc995c0/1;
L_00000184efe5dfb0 .array/port v00000184efcd2d60, L_00000184efe5fe50;
L_00000184efe5fe50 .concat [ 5 2 0 0], L_00000184efcd81b0, L_00000184efe125c0;
L_00000184efe5f130 .array/port v00000184efcd2d60, L_00000184efe5f950;
L_00000184efe5f950 .concat [ 5 2 0 0], L_00000184efe5ed70, L_00000184efe12608;
S_00000184efbf29c0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000184efc42e90;
 .timescale 0 0;
v00000184efca3410_0 .var/i "i", 31 0;
S_00000184efbf2b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000184efc9a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000184efc99040 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000184efcdad30 .functor NOT 1, v00000184efca2150_0, C4<0>, C4<0>, C4<0>;
v00000184efcd3c60_0 .net *"_ivl_0", 0 0, L_00000184efcdad30;  1 drivers
v00000184efcd1fa0_0 .net "in1", 4 0, L_00000184efe5ed70;  alias, 1 drivers
v00000184efcd22c0_0 .net "in2", 4 0, L_00000184efcd8070;  alias, 1 drivers
v00000184efcd2360_0 .net "out", 4 0, L_00000184efe5f090;  alias, 1 drivers
v00000184efcd25e0_0 .net "s", 0 0, v00000184efca2150_0;  alias, 1 drivers
L_00000184efe5f090 .functor MUXZ 5, L_00000184efcd8070, L_00000184efe5ed70, L_00000184efcdad30, C4<>;
S_00000184efc413b0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000184efc9a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000184efc96280 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000184efcdb200 .functor NOT 1, v00000184efca2010_0, C4<0>, C4<0>, C4<0>;
v00000184efcd2ea0_0 .net *"_ivl_0", 0 0, L_00000184efcdb200;  1 drivers
v00000184efcd3580_0 .net "in1", 31 0, v00000184efcd2680_0;  alias, 1 drivers
v00000184efcd2b80_0 .net "in2", 31 0, v00000184efcd3620_0;  alias, 1 drivers
v00000184efcd24a0_0 .net "out", 31 0, L_00000184efcdcde0;  alias, 1 drivers
v00000184efcd2540_0 .net "s", 0 0, v00000184efca2010_0;  alias, 1 drivers
L_00000184efcdcde0 .functor MUXZ 32, v00000184efcd3620_0, v00000184efcd2680_0, L_00000184efcdb200, C4<>;
S_00000184efc41540 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000184efc9a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000184efc2b160 .param/l "ADD" 0 9 12, C4<0000>;
P_00000184efc2b198 .param/l "AND" 0 9 12, C4<0010>;
P_00000184efc2b1d0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000184efc2b208 .param/l "OR" 0 9 12, C4<0011>;
P_00000184efc2b240 .param/l "SGT" 0 9 12, C4<0111>;
P_00000184efc2b278 .param/l "SLL" 0 9 12, C4<1000>;
P_00000184efc2b2b0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000184efc2b2e8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000184efc2b320 .param/l "SUB" 0 9 12, C4<0001>;
P_00000184efc2b358 .param/l "XOR" 0 9 12, C4<0100>;
P_00000184efc2b390 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000184efc2b3c8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000184efe12a88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184efcd2fe0_0 .net/2u *"_ivl_0", 31 0, L_00000184efe12a88;  1 drivers
v00000184efcd2a40_0 .net "opSel", 3 0, v00000184efca2f10_0;  alias, 1 drivers
v00000184efcd3d00_0 .net "operand1", 31 0, L_00000184efcdcc00;  alias, 1 drivers
v00000184efcd3e40_0 .net "operand2", 31 0, L_00000184efcdcac0;  alias, 1 drivers
v00000184efcd2680_0 .var "result", 31 0;
v00000184efcd3300_0 .net "zero", 0 0, L_00000184efcdd1a0;  alias, 1 drivers
E_00000184efc96a80 .event anyedge, v00000184efca2f10_0, v00000184efcd3d00_0, v00000184efca1d90_0;
L_00000184efcdd1a0 .cmp/eq 32, v00000184efcd2680_0, L_00000184efe12a88;
S_00000184efc2b410 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000184efc9a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000184efe11660 .param/l "RType" 0 4 2, C4<000000>;
P_00000184efe11698 .param/l "add" 0 4 5, C4<100000>;
P_00000184efe116d0 .param/l "addi" 0 4 8, C4<001000>;
P_00000184efe11708 .param/l "addu" 0 4 5, C4<100001>;
P_00000184efe11740 .param/l "and_" 0 4 5, C4<100100>;
P_00000184efe11778 .param/l "andi" 0 4 8, C4<001100>;
P_00000184efe117b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000184efe117e8 .param/l "bne" 0 4 10, C4<000101>;
P_00000184efe11820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000184efe11858 .param/l "j" 0 4 12, C4<000010>;
P_00000184efe11890 .param/l "jal" 0 4 12, C4<000011>;
P_00000184efe118c8 .param/l "jr" 0 4 6, C4<001000>;
P_00000184efe11900 .param/l "lw" 0 4 8, C4<100011>;
P_00000184efe11938 .param/l "nor_" 0 4 5, C4<100111>;
P_00000184efe11970 .param/l "or_" 0 4 5, C4<100101>;
P_00000184efe119a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000184efe119e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000184efe11a18 .param/l "sll" 0 4 6, C4<000000>;
P_00000184efe11a50 .param/l "slt" 0 4 5, C4<101010>;
P_00000184efe11a88 .param/l "slti" 0 4 8, C4<101010>;
P_00000184efe11ac0 .param/l "srl" 0 4 6, C4<000010>;
P_00000184efe11af8 .param/l "sub" 0 4 5, C4<100010>;
P_00000184efe11b30 .param/l "subu" 0 4 5, C4<100011>;
P_00000184efe11b68 .param/l "sw" 0 4 8, C4<101011>;
P_00000184efe11ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000184efe11bd8 .param/l "xori" 0 4 8, C4<001110>;
v00000184efcd3a80_0 .var "PCsrc", 0 0;
v00000184efcd2e00_0 .net "funct", 5 0, L_00000184efe5e0f0;  alias, 1 drivers
v00000184efcd3120_0 .net "opcode", 5 0, L_00000184efcd8110;  alias, 1 drivers
v00000184efcd2860_0 .net "operand1", 31 0, L_00000184efcdb5f0;  alias, 1 drivers
v00000184efcd3b20_0 .net "operand2", 31 0, L_00000184efcdcac0;  alias, 1 drivers
v00000184efcd2720_0 .net "rst", 0 0, v00000184efcd8a70_0;  alias, 1 drivers
E_00000184efc96680/0 .event anyedge, v00000184efca2510_0, v00000184efca32d0_0, v00000184efcd2180_0, v00000184efca1d90_0;
E_00000184efc96680/1 .event anyedge, v00000184efca1a70_0;
E_00000184efc96680 .event/or E_00000184efc96680/0, E_00000184efc96680/1;
S_00000184efe11c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000184efc9a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000184efcd2f40 .array "DataMem", 0 1023, 31 0;
v00000184efcd2900_0 .net "address", 31 0, v00000184efcd2680_0;  alias, 1 drivers
v00000184efcd3080_0 .net "clock", 0 0, L_00000184efcdb6d0;  1 drivers
v00000184efcd33a0_0 .net "data", 31 0, L_00000184efcdae10;  alias, 1 drivers
v00000184efcd3440_0 .var/i "i", 31 0;
v00000184efcd3620_0 .var "q", 31 0;
v00000184efcd36c0_0 .net "rden", 0 0, v00000184efca3550_0;  alias, 1 drivers
v00000184efcd3800_0 .net "wren", 0 0, v00000184efca20b0_0;  alias, 1 drivers
E_00000184efc95d00 .event posedge, v00000184efcd3080_0;
S_00000184efe11db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000184efc9a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000184efc964c0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000184efcd2400_0 .net "PCin", 31 0, L_00000184efe5ec30;  alias, 1 drivers
v00000184efcd38a0_0 .var "PCout", 31 0;
v00000184efcd3bc0_0 .net "clk", 0 0, L_00000184efcdb270;  alias, 1 drivers
v00000184efcd3da0_0 .net "rst", 0 0, v00000184efcd8a70_0;  alias, 1 drivers
    .scope S_00000184efc2b410;
T_0 ;
    %wait E_00000184efc96680;
    %load/vec4 v00000184efcd2720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000184efcd3a80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000184efcd3120_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000184efcd2860_0;
    %load/vec4 v00000184efcd3b20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000184efcd3120_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000184efcd2860_0;
    %load/vec4 v00000184efcd3b20_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000184efcd3120_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000184efcd3120_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000184efcd3120_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000184efcd2e00_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000184efcd3a80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000184efe11db0;
T_1 ;
    %wait E_00000184efc995c0;
    %load/vec4 v00000184efcd3da0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000184efcd38a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000184efcd2400_0;
    %assign/vec4 v00000184efcd38a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000184efc42d00;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000184efca30f0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000184efca30f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000184efca30f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184efca2ab0, 0, 4;
    %load/vec4 v00000184efca30f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000184efca30f0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184efca2ab0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184efca2ab0, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184efca2ab0, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184efca2ab0, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184efca2ab0, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184efca2ab0, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184efca2ab0, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184efca2ab0, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184efca2ab0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184efca2ab0, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184efca2ab0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184efca2ab0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184efca2ab0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184efca2ab0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184efca2ab0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184efca2ab0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184efca2ab0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000184efcb0e90;
T_3 ;
    %wait E_00000184efc99b00;
    %load/vec4 v00000184efca2510_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000184efca2330_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000184efca2f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000184efca1f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000184efca21f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000184efca20b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000184efca2010_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000184efca3550_0, 0;
    %assign/vec4 v00000184efca2150_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000184efca2330_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000184efca2f10_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000184efca1f70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000184efca21f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000184efca20b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000184efca2010_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000184efca3550_0, 0, 1;
    %store/vec4 v00000184efca2150_0, 0, 1;
    %load/vec4 v00000184efca32d0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184efca2330_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184efca2150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184efca21f0_0, 0;
    %load/vec4 v00000184efca1a70_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000184efca2f10_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000184efca2f10_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000184efca2f10_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000184efca2f10_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000184efca2f10_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000184efca2f10_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000184efca2f10_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000184efca2f10_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000184efca2f10_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000184efca2f10_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184efca1f70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000184efca2f10_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184efca1f70_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000184efca2f10_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000184efca2f10_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184efca21f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184efca2150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184efca1f70_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184efca21f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000184efca2150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184efca1f70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000184efca2f10_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184efca21f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184efca1f70_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000184efca2f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184efca21f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184efca1f70_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000184efca2f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184efca21f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184efca1f70_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000184efca2f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184efca21f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184efca1f70_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184efca3550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184efca21f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184efca1f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184efca2010_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184efca20b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184efca1f70_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000184efca2f10_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000184efca2f10_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000184efc42e90;
T_4 ;
    %wait E_00000184efc995c0;
    %fork t_1, S_00000184efbf29c0;
    %jmp t_0;
    .scope S_00000184efbf29c0;
t_1 ;
    %load/vec4 v00000184efcd3760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000184efca3410_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000184efca3410_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000184efca3410_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184efcd2d60, 0, 4;
    %load/vec4 v00000184efca3410_0;
    %addi 1, 0, 32;
    %store/vec4 v00000184efca3410_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000184efcd29a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000184efcd34e0_0;
    %load/vec4 v00000184efcd3260_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184efcd2d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184efcd2d60, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000184efc42e90;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000184efc42e90;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000184efcd31c0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000184efcd31c0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000184efcd31c0_0;
    %ix/getv/s 4, v00000184efcd31c0_0;
    %load/vec4a v00000184efcd2d60, 4;
    %ix/getv/s 4, v00000184efcd31c0_0;
    %load/vec4a v00000184efcd2d60, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000184efcd31c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000184efcd31c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000184efc41540;
T_6 ;
    %wait E_00000184efc96a80;
    %load/vec4 v00000184efcd2a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000184efcd2680_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000184efcd3d00_0;
    %load/vec4 v00000184efcd3e40_0;
    %add;
    %assign/vec4 v00000184efcd2680_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000184efcd3d00_0;
    %load/vec4 v00000184efcd3e40_0;
    %sub;
    %assign/vec4 v00000184efcd2680_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000184efcd3d00_0;
    %load/vec4 v00000184efcd3e40_0;
    %and;
    %assign/vec4 v00000184efcd2680_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000184efcd3d00_0;
    %load/vec4 v00000184efcd3e40_0;
    %or;
    %assign/vec4 v00000184efcd2680_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000184efcd3d00_0;
    %load/vec4 v00000184efcd3e40_0;
    %xor;
    %assign/vec4 v00000184efcd2680_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000184efcd3d00_0;
    %load/vec4 v00000184efcd3e40_0;
    %or;
    %inv;
    %assign/vec4 v00000184efcd2680_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000184efcd3d00_0;
    %load/vec4 v00000184efcd3e40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000184efcd2680_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000184efcd3e40_0;
    %load/vec4 v00000184efcd3d00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000184efcd2680_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000184efcd3d00_0;
    %ix/getv 4, v00000184efcd3e40_0;
    %shiftl 4;
    %assign/vec4 v00000184efcd2680_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000184efcd3d00_0;
    %ix/getv 4, v00000184efcd3e40_0;
    %shiftr 4;
    %assign/vec4 v00000184efcd2680_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000184efe11c20;
T_7 ;
    %wait E_00000184efc95d00;
    %load/vec4 v00000184efcd36c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000184efcd2900_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000184efcd2f40, 4;
    %assign/vec4 v00000184efcd3620_0, 0;
T_7.0 ;
    %load/vec4 v00000184efcd3800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000184efcd33a0_0;
    %ix/getv 3, v00000184efcd2900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184efcd2f40, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000184efe11c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000184efcd3440_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000184efcd3440_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000184efcd3440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184efcd2f40, 0, 4;
    %load/vec4 v00000184efcd3440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000184efcd3440_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000184efe11c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000184efcd3440_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000184efcd3440_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000184efcd3440_0;
    %load/vec4a v00000184efcd2f40, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000184efcd3440_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000184efcd3440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000184efcd3440_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000184efc9a4a0;
T_10 ;
    %wait E_00000184efc995c0;
    %load/vec4 v00000184efcd98d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000184efcd8430_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000184efcd8430_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000184efcd8430_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000184efc9a180;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000184efcd9e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000184efcd8a70_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000184efc9a180;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000184efcd9e70_0;
    %inv;
    %assign/vec4 v00000184efcd9e70_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000184efc9a180;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000184efcd8a70_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000184efcd8a70_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000184efcd7fd0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
