{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488219641094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488219641098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 12:20:40 2017 " "Processing started: Mon Feb 27 12:20:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488219641098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219641098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off game_top -c game_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off game_top -c game_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219641098 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1488219641378 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1488219641378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/vga_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_top_level-structural " "Found design unit 1: VGA_top_level-structural" {  } { { "VGA/VGA_top_level.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/VGA_top_level.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219650000 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_top_level " "Found entity 1: VGA_top_level" {  } { { "VGA/VGA_top_level.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/VGA_top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219650000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219650000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-behavioral " "Found design unit 1: VGA_SYNC-behavioral" {  } { { "VGA/vga_sync.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219650002 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "VGA/vga_sync.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219650002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219650002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/pixelgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/pixelgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelGenerator-behavioral " "Found design unit 1: pixelGenerator-behavioral" {  } { { "VGA/pixelGenerator.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/pixelGenerator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219650003 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelGenerator " "Found entity 1: pixelGenerator" {  } { { "VGA/pixelGenerator.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/pixelGenerator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219650003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219650003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/graphic_const.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vga/graphic_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 graphic_const " "Found design unit 1: graphic_const" {  } { { "VGA/graphic_const.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/graphic_const.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219650005 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 graphic_const-body " "Found design unit 2: graphic_const-body" {  } { { "VGA/graphic_const.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/graphic_const.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219650005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219650005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/colorrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/colorrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colorrom-SYN " "Found design unit 1: colorrom-SYN" {  } { { "VGA/colorROM.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/colorROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219650006 ""} { "Info" "ISGN_ENTITY_NAME" "1 colorROM " "Found entity 1: colorROM" {  } { { "VGA/colorROM.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/colorROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219650006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219650006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2/ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-structural " "Found design unit 1: ps2-structural" {  } { { "PS2/ps2.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/PS2/ps2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219650008 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "PS2/ps2.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/PS2/ps2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219650008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219650008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/oneshot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2/oneshot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneshot-dd " "Found design unit 1: oneshot-dd" {  } { { "PS2/oneshot.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/PS2/oneshot.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219650009 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "PS2/oneshot.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/PS2/oneshot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219650009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219650009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2/leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "PS2/leddcd.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/PS2/leddcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219650010 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "PS2/leddcd.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/PS2/leddcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219650010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219650010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2/keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Found design unit 1: keyboard-a" {  } { { "PS2/keyboard.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/PS2/keyboard.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219650012 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "PS2/keyboard.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/PS2/keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219650012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219650012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/de2lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd/de2lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2lcd-a " "Found design unit 1: de2lcd-a" {  } { { "LCD/de2lcd.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/LCD/de2lcd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219650013 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2lcd " "Found entity 1: de2lcd" {  } { { "LCD/de2lcd.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/LCD/de2lcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219650013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219650013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_pos_const.vhd 1 0 " "Found 1 design units, including 0 entities, in source file tank_pos_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_pos_const " "Found design unit 1: tank_pos_const" {  } { { "tank_pos_const.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/tank_pos_const.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219650014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219650014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pos_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pos_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pos_decoder-pos_gen " "Found design unit 1: pos_decoder-pos_gen" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/pos_decoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219650016 ""} { "Info" "ISGN_ENTITY_NAME" "1 pos_decoder " "Found entity 1: pos_decoder" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/pos_decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219650016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219650016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_top-structural " "Found design unit 1: game_top-structural" {  } { { "game_top.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/game_top.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219650017 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_top " "Found entity 1: game_top" {  } { { "game_top.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/game_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219650017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219650017 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "game_top " "Elaborating entity \"game_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1488219650110 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist3 game_top.vhd(34) " "Verilog HDL or VHDL warning at game_top.vhd(34): object \"hist3\" assigned a value but never read" {  } { { "game_top.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/game_top.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488219650120 "|game_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist2 game_top.vhd(35) " "Verilog HDL or VHDL warning at game_top.vhd(35): object \"hist2\" assigned a value but never read" {  } { { "game_top.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/game_top.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488219650120 "|game_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist1 game_top.vhd(36) " "Verilog HDL or VHDL warning at game_top.vhd(36): object \"hist1\" assigned a value but never read" {  } { { "game_top.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/game_top.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488219650120 "|game_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist0 game_top.vhd(37) " "Verilog HDL or VHDL warning at game_top.vhd(37): object \"hist0\" assigned a value but never read" {  } { { "game_top.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/game_top.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488219650120 "|game_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:p1 " "Elaborating entity \"ps2\" for hierarchy \"ps2:p1\"" {  } { { "game_top.vhd" "p1" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/game_top.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488219650121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard ps2:p1\|keyboard:u1 " "Elaborating entity \"keyboard\" for hierarchy \"ps2:p1\|keyboard:u1\"" {  } { { "PS2/ps2.vhd" "u1" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/PS2/ps2.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488219650129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot ps2:p1\|oneshot:pulser " "Elaborating entity \"oneshot\" for hierarchy \"ps2:p1\|oneshot:pulser\"" {  } { { "PS2/ps2.vhd" "pulser" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/PS2/ps2.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488219650135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd ps2:p1\|leddcd:lcddcd0 " "Elaborating entity \"leddcd\" for hierarchy \"ps2:p1\|leddcd:lcddcd0\"" {  } { { "PS2/ps2.vhd" "lcddcd0" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/PS2/ps2.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488219650141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pos_decoder pos_decoder:p2 " "Elaborating entity \"pos_decoder\" for hierarchy \"pos_decoder:p2\"" {  } { { "game_top.vhd" "p2" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/game_top.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488219650176 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sig_pos_y1 pos_decoder.vhd(27) " "VHDL Signal Declaration warning at pos_decoder.vhd(27): used explicit default value for signal \"sig_pos_y1\" because signal was never assigned a value" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/pos_decoder.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1488219650184 "|game_top|pos_decoder:p2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sig_pos_x2 pos_decoder.vhd(28) " "VHDL Signal Declaration warning at pos_decoder.vhd(28): used explicit default value for signal \"sig_pos_x2\" because signal was never assigned a value" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/pos_decoder.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1488219650184 "|game_top|pos_decoder:p2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sig_pos_y2 pos_decoder.vhd(29) " "VHDL Signal Declaration warning at pos_decoder.vhd(29): used explicit default value for signal \"sig_pos_y2\" because signal was never assigned a value" {  } { { "pos_decoder.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/pos_decoder.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1488219650184 "|game_top|pos_decoder:p2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_top_level VGA_top_level:p3 " "Elaborating entity \"VGA_top_level\" for hierarchy \"VGA_top_level:p3\"" {  } { { "game_top.vhd" "p3" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/game_top.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488219650248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelGenerator VGA_top_level:p3\|pixelGenerator:videoGen " "Elaborating entity \"pixelGenerator\" for hierarchy \"VGA_top_level:p3\|pixelGenerator:videoGen\"" {  } { { "VGA/VGA_top_level.vhd" "videoGen" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/VGA_top_level.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488219650255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorROM VGA_top_level:p3\|pixelGenerator:videoGen\|colorROM:colors " "Elaborating entity \"colorROM\" for hierarchy \"VGA_top_level:p3\|pixelGenerator:videoGen\|colorROM:colors\"" {  } { { "VGA/pixelGenerator.vhd" "colors" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/pixelGenerator.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488219650261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_top_level:p3\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_top_level:p3\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "VGA/colorROM.vhd" "altsyncram_component" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/colorROM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488219650375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_top_level:p3\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_top_level:p3\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "VGA/colorROM.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/colorROM.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488219650382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_top_level:p3\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_top_level:p3\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488219650383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488219650383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file colorROM.mif " "Parameter \"init_file\" = \"colorROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488219650383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488219650383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488219650383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488219650383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488219650383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488219650383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488219650383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488219650383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488219650383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 30 " "Parameter \"width_a\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488219650383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488219650383 ""}  } { { "VGA/colorROM.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/colorROM.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488219650383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b481 " "Found entity 1: altsyncram_b481" {  } { { "db/altsyncram_b481.tdf" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/db/altsyncram_b481.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488219650447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219650447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b481 VGA_top_level:p3\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_b481:auto_generated " "Elaborating entity \"altsyncram_b481\" for hierarchy \"VGA_top_level:p3\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_b481:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488219650448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_top_level:p3\|VGA_SYNC:videoSync " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_top_level:p3\|VGA_SYNC:videoSync\"" {  } { { "VGA/VGA_top_level.vhd" "videoSync" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/VGA_top_level.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488219650458 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1488219652360 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1488219652876 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "VGA_top_level:p3\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_b481:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"VGA_top_level:p3\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_b481:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_b481.tdf" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/db/altsyncram_b481.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VGA/colorROM.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/colorROM.vhd" 84 0 0 } } { "VGA/pixelGenerator.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/pixelGenerator.vhd" 54 0 0 } } { "VGA/VGA_top_level.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/VGA/VGA_top_level.vhd" 50 0 0 } } { "game_top.vhd" "" { Text "C:/Users/Ziheng/Documents/GitHub/FPGA_FinalProject/game_top.vhd" 138 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488219652938 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1488219653173 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488219653173 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "450 " "Implemented 450 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1488219653345 ""} { "Info" "ICUT_CUT_TM_OPINS" "90 " "Implemented 90 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1488219653345 ""} { "Info" "ICUT_CUT_TM_LCELLS" "326 " "Implemented 326 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1488219653345 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1488219653345 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1488219653345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "702 " "Peak virtual memory: 702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488219653376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 12:20:53 2017 " "Processing ended: Mon Feb 27 12:20:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488219653376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488219653376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488219653376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488219653376 ""}
