Analysis & Synthesis report for Uni_Projektas
Tue Nov 21 20:50:19 2023
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |SPI_Controller|curr_state
 11. State Machine - |SPI_Controller|SPI_TX:spi_tx_component|curr_state
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (No Restructuring Performed)
 15. Source assignments for wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2
 16. Parameter Settings for User Entity Instance: Top-level Entity: |SPI_Controller
 17. Parameter Settings for User Entity Instance: wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component
 18. Parameter Settings for User Entity Instance: SPI_TX:spi_tx_component
 19. scfifo Parameter Settings by Entity Instance
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 21 20:50:19 2023           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Uni_Projektas                                   ;
; Top-level Entity Name              ; SPI_Controller                                  ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 112                                             ;
;     Total combinational functions  ; 111                                             ;
;     Dedicated logic registers      ; 67                                              ;
; Total registers                    ; 67                                              ;
; Total pins                         ; 22                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 256                                             ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5T144C8        ;                    ;
; Top-level entity name                                                      ; SPI_Controller     ; Uni_Projektas      ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Restructure Multiplexers                                                   ; Off                ; Auto               ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On                 ; Off                ;
; Auto Shift Register Replacement                                            ; Always             ; Auto               ;
; Timing-Driven Synthesis                                                    ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; SPI_Controller.vhd               ; yes             ; User VHDL File               ; C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd     ;         ;
; SPI_TX.vhd                       ; yes             ; User VHDL File               ; C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd             ;         ;
; wizard_spi_fifo.vhd              ; yes             ; User Wizard-Generated File   ; C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd    ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf         ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc      ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc       ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc       ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc       ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc       ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc     ;         ;
; db/scfifo_3c21.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_3c21.tdf     ;         ;
; db/a_dpfifo_ai21.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_ai21.tdf   ;         ;
; db/a_fefifo_76e.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_fefifo_76e.tdf    ;         ;
; db/cntr_pj7.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_pj7.tdf        ;         ;
; db/dpram_bv01.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_bv01.tdf      ;         ;
; db/altsyncram_0vj1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0vj1.tdf ;         ;
; db/cntr_djb.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_djb.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 112   ;
;                                             ;       ;
; Total combinational functions               ; 111   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 28    ;
;     -- 3 input functions                    ; 40    ;
;     -- <=2 input functions                  ; 43    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 83    ;
;     -- arithmetic mode                      ; 28    ;
;                                             ;       ;
; Total registers                             ; 67    ;
;     -- Dedicated logic registers            ; 67    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 22    ;
; Total memory bits                           ; 256   ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; CLK   ;
; Maximum fan-out                             ; 83    ;
; Total fan-out                               ; 688   ;
; Average fan-out                             ; 3.19  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                       ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |SPI_Controller                                 ; 111 (28)          ; 67 (18)      ; 256         ; 0            ; 0       ; 0         ; 22   ; 0            ; |SPI_Controller                                                                                                                                                           ; work         ;
;    |SPI_TX:spi_tx_component|                    ; 62 (62)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPI_Controller|SPI_TX:spi_tx_component                                                                                                                                   ; work         ;
;    |wizard_spi_fifo:spi_fifo_component|         ; 21 (0)            ; 14 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPI_Controller|wizard_spi_fifo:spi_fifo_component                                                                                                                        ; work         ;
;       |scfifo:scfifo_component|                 ; 21 (0)            ; 14 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPI_Controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component                                                                                                ; work         ;
;          |scfifo_3c21:auto_generated|           ; 21 (0)            ; 14 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPI_Controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated                                                                     ; work         ;
;             |a_dpfifo_ai21:dpfifo|              ; 21 (2)            ; 14 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPI_Controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo                                                ; work         ;
;                |a_fefifo_76e:fifo_state|        ; 11 (7)            ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPI_Controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state                        ; work         ;
;                   |cntr_pj7:count_usedw|        ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPI_Controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw   ; work         ;
;                |cntr_djb:rd_ptr_count|          ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPI_Controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count                          ; work         ;
;                |cntr_djb:wr_ptr|                ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPI_Controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr                                ; work         ;
;                |dpram_bv01:FIFOram|             ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPI_Controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram                             ; work         ;
;                   |altsyncram_0vj1:altsyncram2| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPI_Controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2 ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256  ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                    ; IP Include File                                                   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-------------------------------------------------------------------+
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |SPI_Controller|wizard_spi_fifo:spi_fifo_component ; C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SPI_Controller|curr_state                                                                                           ;
+-------------------------+------------------+------------------------+--------------------+-------------------------+-----------------+
; Name                    ; curr_state.cs_up ; curr_state.transmiting ; curr_state.waiting ; curr_state.reading_fifo ; curr_state.idle ;
+-------------------------+------------------+------------------------+--------------------+-------------------------+-----------------+
; curr_state.idle         ; 0                ; 0                      ; 0                  ; 0                       ; 0               ;
; curr_state.reading_fifo ; 0                ; 0                      ; 0                  ; 1                       ; 1               ;
; curr_state.waiting      ; 0                ; 0                      ; 1                  ; 0                       ; 1               ;
; curr_state.transmiting  ; 0                ; 1                      ; 0                  ; 0                       ; 1               ;
; curr_state.cs_up        ; 1                ; 0                      ; 0                  ; 0                       ; 1               ;
+-------------------------+------------------+------------------------+--------------------+-------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |SPI_Controller|SPI_TX:spi_tx_component|curr_state                                     ;
+-----------------------+-----------------+--------------------+-----------------------+-----------------+
; Name                  ; curr_state.done ; curr_state.running ; curr_state.latch_data ; curr_state.idle ;
+-----------------------+-----------------+--------------------+-----------------------+-----------------+
; curr_state.idle       ; 0               ; 0                  ; 0                     ; 0               ;
; curr_state.latch_data ; 0               ; 0                  ; 1                     ; 1               ;
; curr_state.running    ; 0               ; 1                  ; 0                     ; 1               ;
; curr_state.done       ; 1               ; 0                  ; 0                     ; 1               ;
+-----------------------+-----------------+--------------------+-----------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 67    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 45    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; SPI_TX:spi_tx_component|sclk           ; 5       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |SPI_Controller|SPI_TX:spi_tx_component|tx_buf[7] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |SPI_Controller|SPI_TX:spi_tx_component|Selector0 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |SPI_Controller|Selector1                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |SPI_Controller|Selector2                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |SPI_Controller ;
+----------------------+-------+-------------------------------------------------+
; Parameter Name       ; Value ; Type                                            ;
+----------------------+-------+-------------------------------------------------+
; SEND_CLK_COUNTER_MAX ; 100   ; Signed Integer                                  ;
; BITS                 ; 16    ; Signed Integer                                  ;
; SEND_CLK_WAIT_MAX    ; 1000  ; Signed Integer                                  ;
+----------------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                            ;
+-------------------------+-------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                  ;
; lpm_width               ; 16          ; Signed Integer                                                  ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                  ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                         ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                         ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                         ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                         ;
; CBXI_PARAMETER          ; scfifo_3c21 ; Untyped                                                         ;
+-------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_TX:spi_tx_component ;
+----------------------+-------+---------------------------------------+
; Parameter Name       ; Value ; Type                                  ;
+----------------------+-------+---------------------------------------+
; send_clk_counter_max ; 100   ; Signed Integer                        ;
; bits                 ; 16    ; Signed Integer                        ;
+----------------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                            ;
+----------------------------+------------------------------------------------------------+
; Name                       ; Value                                                      ;
+----------------------------+------------------------------------------------------------+
; Number of entity instances ; 1                                                          ;
; Entity Instance            ; wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                               ;
;     -- lpm_width           ; 16                                                         ;
;     -- LPM_NUMWORDS        ; 16                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                        ;
;     -- USE_EAB             ; ON                                                         ;
+----------------------------+------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 21 20:50:16 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Uni_Projektas -c Uni_Projektas
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file uni_projektas.vhd
    Info (12022): Found design unit 1: UNI_Projektas-arc
    Info (12023): Found entity 1: UNI_Projektas
Info (12021): Found 2 design units, including 1 entities, in source file clock_divider.vhd
    Info (12022): Found design unit 1: Clock_divider-arc
    Info (12023): Found entity 1: Clock_divider
Info (12021): Found 2 design units, including 1 entities, in source file uart_controller.vhd
    Info (12022): Found design unit 1: UART_Controller-arc
    Info (12023): Found entity 1: UART_Controller
Info (12021): Found 2 design units, including 1 entities, in source file uart_tx.vhd
    Info (12022): Found design unit 1: UART_TX-arc
    Info (12023): Found entity 1: UART_TX
Info (12021): Found 2 design units, including 1 entities, in source file uart_fifo_wizard.vhd
    Info (12022): Found design unit 1: uart_fifo_wizard-SYN
    Info (12023): Found entity 1: UART_FIFO_wizard
Info (12021): Found 2 design units, including 1 entities, in source file testbenchas.vhd
    Info (12022): Found design unit 1: Testbenchas-UNI_Projektas_arch
    Info (12023): Found entity 1: Testbenchas
Info (12021): Found 2 design units, including 1 entities, in source file uart_rx.vhd
    Info (12022): Found design unit 1: UART_RX-arc
    Info (12023): Found entity 1: UART_RX
Info (12021): Found 2 design units, including 1 entities, in source file spi_controller.vhd
    Info (12022): Found design unit 1: SPI_Controller-arc
    Info (12023): Found entity 1: SPI_Controller
Info (12021): Found 2 design units, including 1 entities, in source file spi_tx.vhd
    Info (12022): Found design unit 1: SPI_TX-arc
    Info (12023): Found entity 1: SPI_TX
Info (12021): Found 2 design units, including 1 entities, in source file wizard_spi_fifo.vhd
    Info (12022): Found design unit 1: wizard_spi_fifo-SYN
    Info (12023): Found entity 1: wizard_spi_fifo
Info (12021): Found 2 design units, including 1 entities, in source file mram_controller.vhd
    Info (12022): Found design unit 1: MRAM_Controller-arc
    Info (12023): Found entity 1: MRAM_Controller
Info (12021): Found 2 design units, including 1 entities, in source file state_manager.vhd
    Info (12022): Found design unit 1: STATE_MANAGER-arc
    Info (12023): Found entity 1: STATE_MANAGER
Info (12021): Found 2 design units, including 1 entities, in source file setup_manager.vhd
    Info (12022): Found design unit 1: Setup_manager-arc
    Info (12023): Found entity 1: Setup_manager
Info (12021): Found 2 design units, including 1 entities, in source file read_adc_manager.vhd
    Info (12022): Found design unit 1: Read_adc_manager-arc
    Info (12023): Found entity 1: Read_adc_manager
Info (12021): Found 2 design units, including 1 entities, in source file write_out_mram_manager.vhd
    Info (12022): Found design unit 1: Write_out_mram_manager-arc
    Info (12023): Found entity 1: Write_out_mram_manager
Info (12021): Found 2 design units, including 1 entities, in source file mram_test.vhd
    Info (12022): Found design unit 1: MRAM_TEST-arc
    Info (12023): Found entity 1: MRAM_TEST
Info (12021): Found 2 design units, including 1 entities, in source file wizard_pll.vhd
    Info (12022): Found design unit 1: wizard_pll-SYN
    Info (12023): Found entity 1: wizard_pll
Info (12021): Found 2 design units, including 1 entities, in source file corr_buffer.vhd
    Info (12022): Found design unit 1: CORR_BUFFER-arc
    Info (12023): Found entity 1: Corr_Buffer
Info (12021): Found 2 design units, including 1 entities, in source file corr_main.vhd
    Info (12022): Found design unit 1: Corr_Main-arc
    Info (12023): Found entity 1: Corr_Main
Info (12021): Found 2 design units, including 1 entities, in source file spi_testbench.vhd
    Info (12022): Found design unit 1: SPI_Testbench-arc
    Info (12023): Found entity 1: SPI_Testbench
Info (12021): Found 2 design units, including 1 entities, in source file uart_testbench.vhd
    Info (12022): Found design unit 1: UART_Testbench-arc
    Info (12023): Found entity 1: UART_Testbench
Info (12127): Elaborating entity "SPI_Controller" for the top level hierarchy
Info (12128): Elaborating entity "wizard_spi_fifo" for hierarchy "wizard_spi_fifo:spi_fifo_component"
Info (12128): Elaborating entity "scfifo" for hierarchy "wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3c21.tdf
    Info (12023): Found entity 1: scfifo_3c21
Info (12128): Elaborating entity "scfifo_3c21" for hierarchy "wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_ai21.tdf
    Info (12023): Found entity 1: a_dpfifo_ai21
Info (12128): Elaborating entity "a_dpfifo_ai21" for hierarchy "wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_76e.tdf
    Info (12023): Found entity 1: a_fefifo_76e
Info (12128): Elaborating entity "a_fefifo_76e" for hierarchy "wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pj7.tdf
    Info (12023): Found entity 1: cntr_pj7
Info (12128): Elaborating entity "cntr_pj7" for hierarchy "wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_bv01.tdf
    Info (12023): Found entity 1: dpram_bv01
Info (12128): Elaborating entity "dpram_bv01" for hierarchy "wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0vj1.tdf
    Info (12023): Found entity 1: altsyncram_0vj1
Info (12128): Elaborating entity "altsyncram_0vj1" for hierarchy "wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_djb.tdf
    Info (12023): Found entity 1: cntr_djb
Info (12128): Elaborating entity "cntr_djb" for hierarchy "wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count"
Info (12128): Elaborating entity "SPI_TX" for hierarchy "SPI_TX:spi_tx_component"
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 24 WYSIWYG logic cells and I/Os untouched
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 150 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 3 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 112 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 402 megabytes
    Info: Processing ended: Tue Nov 21 20:50:19 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


