-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_140_9 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_C_0_AWVALID : OUT STD_LOGIC;
    m_axi_C_0_AWREADY : IN STD_LOGIC;
    m_axi_C_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_C_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_WVALID : OUT STD_LOGIC;
    m_axi_C_0_WREADY : IN STD_LOGIC;
    m_axi_C_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_WLAST : OUT STD_LOGIC;
    m_axi_C_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_ARVALID : OUT STD_LOGIC;
    m_axi_C_0_ARREADY : IN STD_LOGIC;
    m_axi_C_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_C_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_RVALID : IN STD_LOGIC;
    m_axi_C_0_RREADY : OUT STD_LOGIC;
    m_axi_C_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_RLAST : IN STD_LOGIC;
    m_axi_C_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_C_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_BVALID : IN STD_LOGIC;
    m_axi_C_0_BREADY : OUT STD_LOGIC;
    m_axi_C_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln127 : IN STD_LOGIC_VECTOR (61 downto 0);
    zext_ln134 : IN STD_LOGIC_VECTOR (9 downto 0);
    A_buf_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_buf_ce0 : OUT STD_LOGIC;
    A_buf_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    conv_i248 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_ce0 : OUT STD_LOGIC;
    col_sums_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_1_ce0 : OUT STD_LOGIC;
    col_sums_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_2_ce0 : OUT STD_LOGIC;
    col_sums_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_3_ce0 : OUT STD_LOGIC;
    col_sums_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_4_ce0 : OUT STD_LOGIC;
    col_sums_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_5_ce0 : OUT STD_LOGIC;
    col_sums_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_6_ce0 : OUT STD_LOGIC;
    col_sums_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_7_ce0 : OUT STD_LOGIC;
    col_sums_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_8_ce0 : OUT STD_LOGIC;
    col_sums_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_9_ce0 : OUT STD_LOGIC;
    col_sums_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_10_ce0 : OUT STD_LOGIC;
    col_sums_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_11_ce0 : OUT STD_LOGIC;
    col_sums_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_12_ce0 : OUT STD_LOGIC;
    col_sums_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_13_ce0 : OUT STD_LOGIC;
    col_sums_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_14_ce0 : OUT STD_LOGIC;
    col_sums_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_15_ce0 : OUT STD_LOGIC;
    col_sums_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_140_9 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv14_3FFF : STD_LOGIC_VECTOR (13 downto 0) := "11111111111111";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";
    constant ap_const_lv38_0 : STD_LOGIC_VECTOR (37 downto 0) := "00000000000000000000000000000000000000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter36 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter38 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter39 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter40 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter41 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter42 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter43 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter44 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln140_fu_459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal C_blk_n_W : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal conv_i248_cast_fu_443_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal conv_i248_cast_reg_1019 : STD_LOGIC_VECTOR (37 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal trunc_ln140_fu_486_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter12_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter13_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter14_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter15_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter16_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter17_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter18_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter19_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter20_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter21_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter22_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter23_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter24_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter25_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter26_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter27_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter28_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter29_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter30_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter31_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter32_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter33_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter34_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter35_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter36_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter37_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter38_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter39_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter40_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln140_reg_1038_pp0_iter41_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln2_reg_1043 : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter8_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter9_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter10_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter11_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter12_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter13_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter14_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter15_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter16_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter17_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter18_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter19_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter22_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter23_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter24_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter25_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter26_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter27_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter28_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter29_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter30_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter31_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter32_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter33_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter34_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter35_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter36_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter37_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter38_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter39_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1043_pp0_iter40_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal normalized_1_fu_629_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal normalized_1_reg_1133 : STD_LOGIC_VECTOR (23 downto 0);
    signal scale_fu_764_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal scale_reg_1138 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln144_3_fu_994_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln144_3_reg_1143 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln142_1_fu_481_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln140_fu_518_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal j_fu_192 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln140_fu_465_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_2 : STD_LOGIC_VECTOR (6 downto 0);
    signal A_buf_ce0_local : STD_LOGIC;
    signal col_sums_ce0_local : STD_LOGIC;
    signal col_sums_1_ce0_local : STD_LOGIC;
    signal col_sums_2_ce0_local : STD_LOGIC;
    signal col_sums_3_ce0_local : STD_LOGIC;
    signal col_sums_4_ce0_local : STD_LOGIC;
    signal col_sums_5_ce0_local : STD_LOGIC;
    signal col_sums_6_ce0_local : STD_LOGIC;
    signal col_sums_7_ce0_local : STD_LOGIC;
    signal col_sums_8_ce0_local : STD_LOGIC;
    signal col_sums_9_ce0_local : STD_LOGIC;
    signal col_sums_10_ce0_local : STD_LOGIC;
    signal col_sums_11_ce0_local : STD_LOGIC;
    signal col_sums_12_ce0_local : STD_LOGIC;
    signal col_sums_13_ce0_local : STD_LOGIC;
    signal col_sums_14_ce0_local : STD_LOGIC;
    signal col_sums_15_ce0_local : STD_LOGIC;
    signal zext_ln142_fu_471_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln142_fu_475_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_513_p0 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_fu_513_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_513_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_s_fu_557_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_1_fu_549_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_1_fu_573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_537_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln142_fu_579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln142_fu_585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_fu_567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln142_1_fu_597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln142_1_fu_603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln142_fu_591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln142_1_fu_609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln142_2_fu_623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln142_fu_615_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal normalized_fu_545_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_2_fu_637_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_2_fu_637_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln2_fu_708_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln143_fu_724_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_4_fu_730_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln143_fu_740_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_5_fu_750_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_fu_716_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln143_1_fu_744_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln143_1_fu_760_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln144_fu_778_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal sext_ln144_2_fu_784_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_7_fu_806_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln7_fu_796_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln144_fu_822_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln144_fu_826_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_9_fu_832_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_814_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln144_fu_840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_860_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_fu_876_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln144_fu_846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_1_fu_886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_2_fu_892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_852_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_fu_870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln144_1_fu_906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln144_1_fu_912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln144_fu_898_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln144_2_fu_932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_788_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln144_fu_938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln144_3_fu_944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln144_1_fu_918_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln144_2_fu_926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln144_4_fu_956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln144_2_fu_962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln144_4_fu_968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln144_3_fu_950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln144_5_fu_974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln144_1_fu_988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln144_2_fu_980_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_513_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter24_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter25_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter26_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter27_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter28_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter29_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter30_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter31_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter32_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter33_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter34_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter35_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter36_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter37_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter38_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter39_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter40_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter41_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter42_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter43_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_2_fu_637_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_637_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_637_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_637_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_637_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_637_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_637_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_637_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_637_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_637_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_637_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_637_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_637_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_637_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_637_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_637_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_sdiv_38ns_24s_38_42_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (37 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component top_kernel_sparsemux_33_4_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (3 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (3 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (3 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (3 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (3 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (3 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (3 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (3 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (3 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (3 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (3 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (3 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (3 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (3 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (3 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (3 downto 0);
        din15_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (23 downto 0);
        din5 : IN STD_LOGIC_VECTOR (23 downto 0);
        din6 : IN STD_LOGIC_VECTOR (23 downto 0);
        din7 : IN STD_LOGIC_VECTOR (23 downto 0);
        din8 : IN STD_LOGIC_VECTOR (23 downto 0);
        din9 : IN STD_LOGIC_VECTOR (23 downto 0);
        din10 : IN STD_LOGIC_VECTOR (23 downto 0);
        din11 : IN STD_LOGIC_VECTOR (23 downto 0);
        din12 : IN STD_LOGIC_VECTOR (23 downto 0);
        din13 : IN STD_LOGIC_VECTOR (23 downto 0);
        din14 : IN STD_LOGIC_VECTOR (23 downto 0);
        din15 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_mul_17s_24s_41_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (40 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sdiv_38ns_24s_38_42_1_U50 : component top_kernel_sdiv_38ns_24s_38_42_1
    generic map (
        ID => 1,
        NUM_STAGE => 42,
        din0_WIDTH => 38,
        din1_WIDTH => 24,
        dout_WIDTH => 38)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_513_p0,
        din1 => grp_fu_513_p1,
        ce => grp_fu_513_ce,
        dout => grp_fu_513_p2);

    sparsemux_33_4_24_1_1_U51 : component top_kernel_sparsemux_33_4_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 24,
        CASE1 => "0001",
        din1_WIDTH => 24,
        CASE2 => "0010",
        din2_WIDTH => 24,
        CASE3 => "0011",
        din3_WIDTH => 24,
        CASE4 => "0100",
        din4_WIDTH => 24,
        CASE5 => "0101",
        din5_WIDTH => 24,
        CASE6 => "0110",
        din6_WIDTH => 24,
        CASE7 => "0111",
        din7_WIDTH => 24,
        CASE8 => "1000",
        din8_WIDTH => 24,
        CASE9 => "1001",
        din9_WIDTH => 24,
        CASE10 => "1010",
        din10_WIDTH => 24,
        CASE11 => "1011",
        din11_WIDTH => 24,
        CASE12 => "1100",
        din12_WIDTH => 24,
        CASE13 => "1101",
        din13_WIDTH => 24,
        CASE14 => "1110",
        din14_WIDTH => 24,
        CASE15 => "1111",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 4,
        dout_WIDTH => 24)
    port map (
        din0 => col_sums_q0,
        din1 => col_sums_1_q0,
        din2 => col_sums_2_q0,
        din3 => col_sums_3_q0,
        din4 => col_sums_4_q0,
        din5 => col_sums_5_q0,
        din6 => col_sums_6_q0,
        din7 => col_sums_7_q0,
        din8 => col_sums_8_q0,
        din9 => col_sums_9_q0,
        din10 => col_sums_10_q0,
        din11 => col_sums_11_q0,
        din12 => col_sums_12_q0,
        din13 => col_sums_13_q0,
        din14 => col_sums_14_q0,
        din15 => col_sums_15_q0,
        def => tmp_2_fu_637_p33,
        sel => trunc_ln140_reg_1038_pp0_iter41_reg,
        dout => tmp_2_fu_637_p35);

    mul_17s_24s_41_1_1_U52 : component top_kernel_mul_17s_24s_41_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 24,
        dout_WIDTH => 41)
    port map (
        din0 => scale_reg_1138,
        din1 => normalized_1_reg_1133,
        dout => mul_ln144_fu_778_p2);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter43_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter37 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter38 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter39 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter40 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter41 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter42 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter43 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter44 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    j_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln140_fu_459_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_192 <= add_ln140_fu_465_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_192 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
                ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
                ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
                ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
                ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
                ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
                ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
                ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
                ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
                ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
                ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
                ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
                ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
                ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
                ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
                ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
                ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
                ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
                ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
                ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                lshr_ln2_reg_1043_pp0_iter10_reg <= lshr_ln2_reg_1043_pp0_iter9_reg;
                lshr_ln2_reg_1043_pp0_iter11_reg <= lshr_ln2_reg_1043_pp0_iter10_reg;
                lshr_ln2_reg_1043_pp0_iter12_reg <= lshr_ln2_reg_1043_pp0_iter11_reg;
                lshr_ln2_reg_1043_pp0_iter13_reg <= lshr_ln2_reg_1043_pp0_iter12_reg;
                lshr_ln2_reg_1043_pp0_iter14_reg <= lshr_ln2_reg_1043_pp0_iter13_reg;
                lshr_ln2_reg_1043_pp0_iter15_reg <= lshr_ln2_reg_1043_pp0_iter14_reg;
                lshr_ln2_reg_1043_pp0_iter16_reg <= lshr_ln2_reg_1043_pp0_iter15_reg;
                lshr_ln2_reg_1043_pp0_iter17_reg <= lshr_ln2_reg_1043_pp0_iter16_reg;
                lshr_ln2_reg_1043_pp0_iter18_reg <= lshr_ln2_reg_1043_pp0_iter17_reg;
                lshr_ln2_reg_1043_pp0_iter19_reg <= lshr_ln2_reg_1043_pp0_iter18_reg;
                lshr_ln2_reg_1043_pp0_iter20_reg <= lshr_ln2_reg_1043_pp0_iter19_reg;
                lshr_ln2_reg_1043_pp0_iter21_reg <= lshr_ln2_reg_1043_pp0_iter20_reg;
                lshr_ln2_reg_1043_pp0_iter22_reg <= lshr_ln2_reg_1043_pp0_iter21_reg;
                lshr_ln2_reg_1043_pp0_iter23_reg <= lshr_ln2_reg_1043_pp0_iter22_reg;
                lshr_ln2_reg_1043_pp0_iter24_reg <= lshr_ln2_reg_1043_pp0_iter23_reg;
                lshr_ln2_reg_1043_pp0_iter25_reg <= lshr_ln2_reg_1043_pp0_iter24_reg;
                lshr_ln2_reg_1043_pp0_iter26_reg <= lshr_ln2_reg_1043_pp0_iter25_reg;
                lshr_ln2_reg_1043_pp0_iter27_reg <= lshr_ln2_reg_1043_pp0_iter26_reg;
                lshr_ln2_reg_1043_pp0_iter28_reg <= lshr_ln2_reg_1043_pp0_iter27_reg;
                lshr_ln2_reg_1043_pp0_iter29_reg <= lshr_ln2_reg_1043_pp0_iter28_reg;
                lshr_ln2_reg_1043_pp0_iter2_reg <= lshr_ln2_reg_1043_pp0_iter1_reg;
                lshr_ln2_reg_1043_pp0_iter30_reg <= lshr_ln2_reg_1043_pp0_iter29_reg;
                lshr_ln2_reg_1043_pp0_iter31_reg <= lshr_ln2_reg_1043_pp0_iter30_reg;
                lshr_ln2_reg_1043_pp0_iter32_reg <= lshr_ln2_reg_1043_pp0_iter31_reg;
                lshr_ln2_reg_1043_pp0_iter33_reg <= lshr_ln2_reg_1043_pp0_iter32_reg;
                lshr_ln2_reg_1043_pp0_iter34_reg <= lshr_ln2_reg_1043_pp0_iter33_reg;
                lshr_ln2_reg_1043_pp0_iter35_reg <= lshr_ln2_reg_1043_pp0_iter34_reg;
                lshr_ln2_reg_1043_pp0_iter36_reg <= lshr_ln2_reg_1043_pp0_iter35_reg;
                lshr_ln2_reg_1043_pp0_iter37_reg <= lshr_ln2_reg_1043_pp0_iter36_reg;
                lshr_ln2_reg_1043_pp0_iter38_reg <= lshr_ln2_reg_1043_pp0_iter37_reg;
                lshr_ln2_reg_1043_pp0_iter39_reg <= lshr_ln2_reg_1043_pp0_iter38_reg;
                lshr_ln2_reg_1043_pp0_iter3_reg <= lshr_ln2_reg_1043_pp0_iter2_reg;
                lshr_ln2_reg_1043_pp0_iter40_reg <= lshr_ln2_reg_1043_pp0_iter39_reg;
                lshr_ln2_reg_1043_pp0_iter4_reg <= lshr_ln2_reg_1043_pp0_iter3_reg;
                lshr_ln2_reg_1043_pp0_iter5_reg <= lshr_ln2_reg_1043_pp0_iter4_reg;
                lshr_ln2_reg_1043_pp0_iter6_reg <= lshr_ln2_reg_1043_pp0_iter5_reg;
                lshr_ln2_reg_1043_pp0_iter7_reg <= lshr_ln2_reg_1043_pp0_iter6_reg;
                lshr_ln2_reg_1043_pp0_iter8_reg <= lshr_ln2_reg_1043_pp0_iter7_reg;
                lshr_ln2_reg_1043_pp0_iter9_reg <= lshr_ln2_reg_1043_pp0_iter8_reg;
                normalized_1_reg_1133 <= normalized_1_fu_629_p3;
                trunc_ln140_reg_1038_pp0_iter10_reg <= trunc_ln140_reg_1038_pp0_iter9_reg;
                trunc_ln140_reg_1038_pp0_iter11_reg <= trunc_ln140_reg_1038_pp0_iter10_reg;
                trunc_ln140_reg_1038_pp0_iter12_reg <= trunc_ln140_reg_1038_pp0_iter11_reg;
                trunc_ln140_reg_1038_pp0_iter13_reg <= trunc_ln140_reg_1038_pp0_iter12_reg;
                trunc_ln140_reg_1038_pp0_iter14_reg <= trunc_ln140_reg_1038_pp0_iter13_reg;
                trunc_ln140_reg_1038_pp0_iter15_reg <= trunc_ln140_reg_1038_pp0_iter14_reg;
                trunc_ln140_reg_1038_pp0_iter16_reg <= trunc_ln140_reg_1038_pp0_iter15_reg;
                trunc_ln140_reg_1038_pp0_iter17_reg <= trunc_ln140_reg_1038_pp0_iter16_reg;
                trunc_ln140_reg_1038_pp0_iter18_reg <= trunc_ln140_reg_1038_pp0_iter17_reg;
                trunc_ln140_reg_1038_pp0_iter19_reg <= trunc_ln140_reg_1038_pp0_iter18_reg;
                trunc_ln140_reg_1038_pp0_iter20_reg <= trunc_ln140_reg_1038_pp0_iter19_reg;
                trunc_ln140_reg_1038_pp0_iter21_reg <= trunc_ln140_reg_1038_pp0_iter20_reg;
                trunc_ln140_reg_1038_pp0_iter22_reg <= trunc_ln140_reg_1038_pp0_iter21_reg;
                trunc_ln140_reg_1038_pp0_iter23_reg <= trunc_ln140_reg_1038_pp0_iter22_reg;
                trunc_ln140_reg_1038_pp0_iter24_reg <= trunc_ln140_reg_1038_pp0_iter23_reg;
                trunc_ln140_reg_1038_pp0_iter25_reg <= trunc_ln140_reg_1038_pp0_iter24_reg;
                trunc_ln140_reg_1038_pp0_iter26_reg <= trunc_ln140_reg_1038_pp0_iter25_reg;
                trunc_ln140_reg_1038_pp0_iter27_reg <= trunc_ln140_reg_1038_pp0_iter26_reg;
                trunc_ln140_reg_1038_pp0_iter28_reg <= trunc_ln140_reg_1038_pp0_iter27_reg;
                trunc_ln140_reg_1038_pp0_iter29_reg <= trunc_ln140_reg_1038_pp0_iter28_reg;
                trunc_ln140_reg_1038_pp0_iter2_reg <= trunc_ln140_reg_1038_pp0_iter1_reg;
                trunc_ln140_reg_1038_pp0_iter30_reg <= trunc_ln140_reg_1038_pp0_iter29_reg;
                trunc_ln140_reg_1038_pp0_iter31_reg <= trunc_ln140_reg_1038_pp0_iter30_reg;
                trunc_ln140_reg_1038_pp0_iter32_reg <= trunc_ln140_reg_1038_pp0_iter31_reg;
                trunc_ln140_reg_1038_pp0_iter33_reg <= trunc_ln140_reg_1038_pp0_iter32_reg;
                trunc_ln140_reg_1038_pp0_iter34_reg <= trunc_ln140_reg_1038_pp0_iter33_reg;
                trunc_ln140_reg_1038_pp0_iter35_reg <= trunc_ln140_reg_1038_pp0_iter34_reg;
                trunc_ln140_reg_1038_pp0_iter36_reg <= trunc_ln140_reg_1038_pp0_iter35_reg;
                trunc_ln140_reg_1038_pp0_iter37_reg <= trunc_ln140_reg_1038_pp0_iter36_reg;
                trunc_ln140_reg_1038_pp0_iter38_reg <= trunc_ln140_reg_1038_pp0_iter37_reg;
                trunc_ln140_reg_1038_pp0_iter39_reg <= trunc_ln140_reg_1038_pp0_iter38_reg;
                trunc_ln140_reg_1038_pp0_iter3_reg <= trunc_ln140_reg_1038_pp0_iter2_reg;
                trunc_ln140_reg_1038_pp0_iter40_reg <= trunc_ln140_reg_1038_pp0_iter39_reg;
                trunc_ln140_reg_1038_pp0_iter41_reg <= trunc_ln140_reg_1038_pp0_iter40_reg;
                trunc_ln140_reg_1038_pp0_iter4_reg <= trunc_ln140_reg_1038_pp0_iter3_reg;
                trunc_ln140_reg_1038_pp0_iter5_reg <= trunc_ln140_reg_1038_pp0_iter4_reg;
                trunc_ln140_reg_1038_pp0_iter6_reg <= trunc_ln140_reg_1038_pp0_iter5_reg;
                trunc_ln140_reg_1038_pp0_iter7_reg <= trunc_ln140_reg_1038_pp0_iter6_reg;
                trunc_ln140_reg_1038_pp0_iter8_reg <= trunc_ln140_reg_1038_pp0_iter7_reg;
                trunc_ln140_reg_1038_pp0_iter9_reg <= trunc_ln140_reg_1038_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                conv_i248_cast_reg_1019 <= conv_i248_cast_fu_443_p1;
                lshr_ln2_reg_1043 <= ap_sig_allocacmp_j_2(5 downto 4);
                lshr_ln2_reg_1043_pp0_iter1_reg <= lshr_ln2_reg_1043;
                trunc_ln140_reg_1038 <= trunc_ln140_fu_486_p1;
                trunc_ln140_reg_1038_pp0_iter1_reg <= trunc_ln140_reg_1038;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                scale_reg_1138 <= scale_fu_764_p3;
                select_ln144_3_reg_1143 <= select_ln144_3_fu_994_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    A_buf_address0 <= zext_ln142_1_fu_481_p1(10 - 1 downto 0);
    A_buf_ce0 <= A_buf_ce0_local;

    A_buf_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_buf_ce0_local <= ap_const_logic_1;
        else 
            A_buf_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    C_blk_n_W_assign_proc : process(ap_enable_reg_pp0_iter44, m_axi_C_0_WREADY, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter44 = ap_const_logic_1))) then 
            C_blk_n_W <= m_axi_C_0_WREADY;
        else 
            C_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    add_ln140_fu_465_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_2) + unsigned(ap_const_lv7_1));
    add_ln142_fu_475_p2 <= std_logic_vector(unsigned(zext_ln134) + unsigned(zext_ln142_fu_471_p1));
    add_ln144_fu_826_p2 <= std_logic_vector(unsigned(trunc_ln7_fu_796_p4) + unsigned(zext_ln144_fu_822_p1));
    and_ln142_1_fu_609_p2 <= (tmp_fu_537_p3 and or_ln142_1_fu_603_p2);
    and_ln142_fu_591_p2 <= (xor_ln142_fu_585_p2 and or_ln142_fu_579_p2);
    and_ln144_1_fu_912_p2 <= (xor_ln144_1_fu_906_p2 and icmp_ln144_fu_870_p2);
    and_ln144_2_fu_926_p2 <= (icmp_ln144_1_fu_886_p2 and and_ln144_fu_846_p2);
    and_ln144_3_fu_950_p2 <= (xor_ln144_3_fu_944_p2 and or_ln144_fu_938_p2);
    and_ln144_4_fu_956_p2 <= (tmp_9_fu_832_p3 and select_ln144_1_fu_918_p3);
    and_ln144_5_fu_974_p2 <= (xor_ln144_4_fu_968_p2 and tmp_6_fu_788_p3);
    and_ln144_fu_846_p2 <= (xor_ln144_fu_840_p2 and tmp_8_fu_814_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter44, m_axi_C_0_WREADY)
    begin
                ap_block_pp0_stage0_11001 <= ((m_axi_C_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter44 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter44, m_axi_C_0_WREADY)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((m_axi_C_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter44 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter44, m_axi_C_0_WREADY)
    begin
                ap_block_pp0_stage0_subdone <= ((m_axi_C_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter44 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln140_fu_459_p2)
    begin
        if (((icmp_ln140_fu_459_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter43_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter43_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38, ap_enable_reg_pp0_iter39, ap_enable_reg_pp0_iter40, ap_enable_reg_pp0_iter41, ap_enable_reg_pp0_iter42, ap_enable_reg_pp0_iter43, ap_enable_reg_pp0_iter44)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = 
    ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter44 = ap_const_logic_0) and (ap_enable_reg_pp0_iter43 = ap_const_logic_0) and (ap_enable_reg_pp0_iter42 = ap_const_logic_0) and (ap_enable_reg_pp0_iter41 = ap_const_logic_0) and (ap_enable_reg_pp0_iter40 = ap_const_logic_0) and (ap_enable_reg_pp0_iter39 = ap_const_logic_0) and (ap_enable_reg_pp0_iter38 = ap_const_logic_0) and (ap_enable_reg_pp0_iter37 = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 
    = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_fu_192, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j_2 <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j_2 <= j_fu_192;
        end if; 
    end process;

    col_sums_10_address0 <= zext_ln140_fu_518_p1(2 - 1 downto 0);
    col_sums_10_ce0 <= col_sums_10_ce0_local;

    col_sums_10_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            col_sums_10_ce0_local <= ap_const_logic_1;
        else 
            col_sums_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_11_address0 <= zext_ln140_fu_518_p1(2 - 1 downto 0);
    col_sums_11_ce0 <= col_sums_11_ce0_local;

    col_sums_11_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            col_sums_11_ce0_local <= ap_const_logic_1;
        else 
            col_sums_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_12_address0 <= zext_ln140_fu_518_p1(2 - 1 downto 0);
    col_sums_12_ce0 <= col_sums_12_ce0_local;

    col_sums_12_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            col_sums_12_ce0_local <= ap_const_logic_1;
        else 
            col_sums_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_13_address0 <= zext_ln140_fu_518_p1(2 - 1 downto 0);
    col_sums_13_ce0 <= col_sums_13_ce0_local;

    col_sums_13_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            col_sums_13_ce0_local <= ap_const_logic_1;
        else 
            col_sums_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_14_address0 <= zext_ln140_fu_518_p1(2 - 1 downto 0);
    col_sums_14_ce0 <= col_sums_14_ce0_local;

    col_sums_14_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            col_sums_14_ce0_local <= ap_const_logic_1;
        else 
            col_sums_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_15_address0 <= zext_ln140_fu_518_p1(2 - 1 downto 0);
    col_sums_15_ce0 <= col_sums_15_ce0_local;

    col_sums_15_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            col_sums_15_ce0_local <= ap_const_logic_1;
        else 
            col_sums_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_1_address0 <= zext_ln140_fu_518_p1(2 - 1 downto 0);
    col_sums_1_ce0 <= col_sums_1_ce0_local;

    col_sums_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            col_sums_1_ce0_local <= ap_const_logic_1;
        else 
            col_sums_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_2_address0 <= zext_ln140_fu_518_p1(2 - 1 downto 0);
    col_sums_2_ce0 <= col_sums_2_ce0_local;

    col_sums_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            col_sums_2_ce0_local <= ap_const_logic_1;
        else 
            col_sums_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_3_address0 <= zext_ln140_fu_518_p1(2 - 1 downto 0);
    col_sums_3_ce0 <= col_sums_3_ce0_local;

    col_sums_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            col_sums_3_ce0_local <= ap_const_logic_1;
        else 
            col_sums_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_4_address0 <= zext_ln140_fu_518_p1(2 - 1 downto 0);
    col_sums_4_ce0 <= col_sums_4_ce0_local;

    col_sums_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            col_sums_4_ce0_local <= ap_const_logic_1;
        else 
            col_sums_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_5_address0 <= zext_ln140_fu_518_p1(2 - 1 downto 0);
    col_sums_5_ce0 <= col_sums_5_ce0_local;

    col_sums_5_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            col_sums_5_ce0_local <= ap_const_logic_1;
        else 
            col_sums_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_6_address0 <= zext_ln140_fu_518_p1(2 - 1 downto 0);
    col_sums_6_ce0 <= col_sums_6_ce0_local;

    col_sums_6_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            col_sums_6_ce0_local <= ap_const_logic_1;
        else 
            col_sums_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_7_address0 <= zext_ln140_fu_518_p1(2 - 1 downto 0);
    col_sums_7_ce0 <= col_sums_7_ce0_local;

    col_sums_7_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            col_sums_7_ce0_local <= ap_const_logic_1;
        else 
            col_sums_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_8_address0 <= zext_ln140_fu_518_p1(2 - 1 downto 0);
    col_sums_8_ce0 <= col_sums_8_ce0_local;

    col_sums_8_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            col_sums_8_ce0_local <= ap_const_logic_1;
        else 
            col_sums_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_9_address0 <= zext_ln140_fu_518_p1(2 - 1 downto 0);
    col_sums_9_ce0 <= col_sums_9_ce0_local;

    col_sums_9_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            col_sums_9_ce0_local <= ap_const_logic_1;
        else 
            col_sums_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_address0 <= zext_ln140_fu_518_p1(2 - 1 downto 0);
    col_sums_ce0 <= col_sums_ce0_local;

    col_sums_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            col_sums_ce0_local <= ap_const_logic_1;
        else 
            col_sums_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

        conv_i248_cast_fu_443_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_i248),38));


    grp_fu_513_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_513_ce <= ap_const_logic_1;
        else 
            grp_fu_513_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_513_p0 <= (A_buf_q0 & ap_const_lv14_0);
    grp_fu_513_p1 <= conv_i248_cast_reg_1019(24 - 1 downto 0);
    icmp_ln140_fu_459_p2 <= "1" when (ap_sig_allocacmp_j_2 = ap_const_lv7_40) else "0";
    icmp_ln142_1_fu_573_p2 <= "0" when (tmp_s_fu_557_p4 = ap_const_lv14_0) else "1";
    icmp_ln142_fu_567_p2 <= "0" when (tmp_s_fu_557_p4 = ap_const_lv14_3FFF) else "1";
    icmp_ln144_1_fu_886_p2 <= "1" when (tmp_12_fu_876_p4 = ap_const_lv3_7) else "0";
    icmp_ln144_2_fu_892_p2 <= "1" when (tmp_12_fu_876_p4 = ap_const_lv3_0) else "0";
    icmp_ln144_fu_870_p2 <= "1" when (tmp_11_fu_860_p4 = ap_const_lv2_3) else "0";
    m_axi_C_0_ARADDR <= ap_const_lv64_0;
    m_axi_C_0_ARBURST <= ap_const_lv2_0;
    m_axi_C_0_ARCACHE <= ap_const_lv4_0;
    m_axi_C_0_ARID <= ap_const_lv1_0;
    m_axi_C_0_ARLEN <= ap_const_lv32_0;
    m_axi_C_0_ARLOCK <= ap_const_lv2_0;
    m_axi_C_0_ARPROT <= ap_const_lv3_0;
    m_axi_C_0_ARQOS <= ap_const_lv4_0;
    m_axi_C_0_ARREGION <= ap_const_lv4_0;
    m_axi_C_0_ARSIZE <= ap_const_lv3_0;
    m_axi_C_0_ARUSER <= ap_const_lv1_0;
    m_axi_C_0_ARVALID <= ap_const_logic_0;
    m_axi_C_0_AWADDR <= ap_const_lv64_0;
    m_axi_C_0_AWBURST <= ap_const_lv2_0;
    m_axi_C_0_AWCACHE <= ap_const_lv4_0;
    m_axi_C_0_AWID <= ap_const_lv1_0;
    m_axi_C_0_AWLEN <= ap_const_lv32_0;
    m_axi_C_0_AWLOCK <= ap_const_lv2_0;
    m_axi_C_0_AWPROT <= ap_const_lv3_0;
    m_axi_C_0_AWQOS <= ap_const_lv4_0;
    m_axi_C_0_AWREGION <= ap_const_lv4_0;
    m_axi_C_0_AWSIZE <= ap_const_lv3_0;
    m_axi_C_0_AWUSER <= ap_const_lv1_0;
    m_axi_C_0_AWVALID <= ap_const_logic_0;
    m_axi_C_0_BREADY <= ap_const_logic_0;
    m_axi_C_0_RREADY <= ap_const_logic_0;
    m_axi_C_0_WDATA <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln144_3_reg_1143),32));
    m_axi_C_0_WID <= ap_const_lv1_0;
    m_axi_C_0_WLAST <= ap_const_logic_0;
    m_axi_C_0_WSTRB <= ap_const_lv4_F;
    m_axi_C_0_WUSER <= ap_const_lv1_0;

    m_axi_C_0_WVALID_assign_proc : process(ap_enable_reg_pp0_iter44, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter44 = ap_const_logic_1))) then 
            m_axi_C_0_WVALID <= ap_const_logic_1;
        else 
            m_axi_C_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    normalized_1_fu_629_p3 <= 
        select_ln142_fu_615_p3 when (or_ln142_2_fu_623_p2(0) = '1') else 
        normalized_fu_545_p1;
    normalized_fu_545_p1 <= grp_fu_513_p2(24 - 1 downto 0);
    or_ln142_1_fu_603_p2 <= (xor_ln142_1_fu_597_p2 or icmp_ln142_fu_567_p2);
    or_ln142_2_fu_623_p2 <= (and_ln142_fu_591_p2 or and_ln142_1_fu_609_p2);
    or_ln142_fu_579_p2 <= (tmp_1_fu_549_p3 or icmp_ln142_1_fu_573_p2);
    or_ln144_1_fu_988_p2 <= (and_ln144_5_fu_974_p2 or and_ln144_3_fu_950_p2);
    or_ln144_2_fu_962_p2 <= (and_ln144_4_fu_956_p2 or and_ln144_2_fu_926_p2);
    or_ln144_fu_938_p2 <= (xor_ln144_2_fu_932_p2 or tmp_9_fu_832_p3);
    scale_fu_764_p3 <= 
        sub_ln143_1_fu_744_p2 when (tmp_3_fu_716_p3(0) = '1') else 
        zext_ln143_1_fu_760_p1;
    select_ln142_fu_615_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln142_fu_591_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln144_1_fu_918_p3 <= 
        and_ln144_1_fu_912_p2 when (and_ln144_fu_846_p2(0) = '1') else 
        icmp_ln144_1_fu_886_p2;
    select_ln144_2_fu_980_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln144_3_fu_950_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln144_3_fu_994_p3 <= 
        select_ln144_2_fu_980_p3 when (or_ln144_1_fu_988_p2(0) = '1') else 
        add_ln144_fu_826_p2;
    select_ln144_fu_898_p3 <= 
        icmp_ln144_1_fu_886_p2 when (and_ln144_fu_846_p2(0) = '1') else 
        icmp_ln144_2_fu_892_p2;
        sext_ln144_2_fu_784_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln144_fu_778_p2),48));

    shl_ln2_fu_708_p3 <= (tmp_2_fu_637_p35 & ap_const_lv14_0);
    sub_ln143_1_fu_744_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln143_fu_740_p1));
    sub_ln143_fu_724_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln2_fu_708_p3));
    tmp_10_fu_852_p3 <= sext_ln144_2_fu_784_p1(38 downto 38);
    tmp_11_fu_860_p4 <= mul_ln144_fu_778_p2(40 downto 39);
    tmp_12_fu_876_p4 <= mul_ln144_fu_778_p2(40 downto 38);
    tmp_1_fu_549_p3 <= grp_fu_513_p2(23 downto 23);
    tmp_2_fu_637_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_3_fu_716_p3 <= tmp_2_fu_637_p35(23 downto 23);
    tmp_4_fu_730_p4 <= sub_ln143_fu_724_p2(37 downto 22);
    tmp_5_fu_750_p4 <= tmp_2_fu_637_p35(23 downto 8);
    tmp_6_fu_788_p3 <= sext_ln144_2_fu_784_p1(47 downto 47);
    tmp_7_fu_806_p3 <= sext_ln144_2_fu_784_p1(13 downto 13);
    tmp_8_fu_814_p3 <= sext_ln144_2_fu_784_p1(37 downto 37);
    tmp_9_fu_832_p3 <= add_ln144_fu_826_p2(23 downto 23);
    tmp_fu_537_p3 <= grp_fu_513_p2(37 downto 37);
    tmp_s_fu_557_p4 <= grp_fu_513_p2(37 downto 24);
    trunc_ln140_fu_486_p1 <= ap_sig_allocacmp_j_2(4 - 1 downto 0);
    trunc_ln7_fu_796_p4 <= mul_ln144_fu_778_p2(37 downto 14);
    xor_ln142_1_fu_597_p2 <= (tmp_1_fu_549_p3 xor ap_const_lv1_1);
    xor_ln142_fu_585_p2 <= (tmp_fu_537_p3 xor ap_const_lv1_1);
    xor_ln144_1_fu_906_p2 <= (tmp_10_fu_852_p3 xor ap_const_lv1_1);
    xor_ln144_2_fu_932_p2 <= (select_ln144_fu_898_p3 xor ap_const_lv1_1);
    xor_ln144_3_fu_944_p2 <= (tmp_6_fu_788_p3 xor ap_const_lv1_1);
    xor_ln144_4_fu_968_p2 <= (or_ln144_2_fu_962_p2 xor ap_const_lv1_1);
    xor_ln144_fu_840_p2 <= (tmp_9_fu_832_p3 xor ap_const_lv1_1);
    zext_ln140_fu_518_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln2_reg_1043_pp0_iter40_reg),64));
    zext_ln142_1_fu_481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln142_fu_475_p2),64));
    zext_ln142_fu_471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_j_2),10));
    zext_ln143_1_fu_760_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_750_p4),17));
    zext_ln143_fu_740_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_730_p4),17));
    zext_ln144_fu_822_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_806_p3),24));
end behav;
