Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Nov 23 18:26:40 2018
| Host         : C09-COMPUTE-D6 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab8_2_timing_summary_routed.rpt -rpx lab8_2_timing_summary_routed.rpx
| Design       : lab8_2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: cnt2_reg[10]/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: cnt2_reg[11]/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: cnt2_reg[12]/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: cnt2_reg[13]/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: cnt2_reg[2]/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: cnt2_reg[3]/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: cnt2_reg[4]/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: cnt2_reg[5]/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: cnt2_reg[6]/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: cnt2_reg[7]/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: cnt2_reg[8]/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: cnt2_reg[9]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cnt_reg[0]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cnt_reg[10]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cnt_reg[11]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cnt_reg[12]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cnt_reg[13]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cnt_reg[14]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cnt_reg[15]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cnt_reg[16]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cnt_reg[17]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cnt_reg[18]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cnt_reg[19]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cnt_reg[1]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cnt_reg[20]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cnt_reg[21]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cnt_reg[22]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cnt_reg[2]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cnt_reg[3]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cnt_reg[4]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cnt_reg[5]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cnt_reg[6]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cnt_reg[7]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cnt_reg[8]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cnt_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 37 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    193.961        0.000                      0                   74        0.100        0.000                      0                   74        3.000        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_in1                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        193.961        0.000                      0                   74        0.418        0.000                      0                   74       13.360        0.000                       0                    39  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      193.989        0.000                      0                   74        0.418        0.000                      0                   74       13.360        0.000                       0                    39  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        193.961        0.000                      0                   74        0.100        0.000                      0                   74  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      193.961        0.000                      0                   74        0.100        0.000                      0                   74  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.961ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 0.766ns (15.140%)  route 4.294ns (84.860%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.829     4.245    cnt[0]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y101         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.318   198.730    
    SLICE_X6Y101         FDRE (Setup_fdre_C_R)       -0.524   198.206    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                193.961    

Slack (MET) :             193.961ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 0.766ns (15.140%)  route 4.294ns (84.860%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.829     4.245    cnt[0]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y101         FDRE                                         r  cnt_reg[21]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.318   198.730    
    SLICE_X6Y101         FDRE (Setup_fdre_C_R)       -0.524   198.206    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                193.961    

Slack (MET) :             193.961ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 0.766ns (15.140%)  route 4.294ns (84.860%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.829     4.245    cnt[0]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y101         FDRE                                         r  cnt_reg[22]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.318   198.730    
    SLICE_X6Y101         FDRE (Setup_fdre_C_R)       -0.524   198.206    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                193.961    

Slack (MET) :             194.190ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.766ns (15.858%)  route 4.064ns (84.142%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.599     4.016    cnt[0]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.318   198.730    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.524   198.206    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                194.190    

Slack (MET) :             194.190ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.766ns (15.858%)  route 4.064ns (84.142%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.599     4.016    cnt[0]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.318   198.730    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.524   198.206    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                194.190    

Slack (MET) :             194.190ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.766ns (15.858%)  route 4.064ns (84.142%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.599     4.016    cnt[0]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.318   198.730    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.524   198.206    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                194.190    

Slack (MET) :             194.190ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.766ns (15.858%)  route 4.064ns (84.142%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.599     4.016    cnt[0]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.318   198.730    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.524   198.206    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                194.190    

Slack (MET) :             194.462ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.766ns (16.402%)  route 3.904ns (83.598%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.439     3.856    cnt[0]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.603   198.583    clk_out1
    SLICE_X6Y96          FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X6Y96          FDRE (Setup_fdre_C_R)       -0.524   198.318    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.318    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                194.462    

Slack (MET) :             194.462ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.766ns (16.402%)  route 3.904ns (83.598%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.439     3.856    cnt[0]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.603   198.583    clk_out1
    SLICE_X6Y96          FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X6Y96          FDRE (Setup_fdre_C_R)       -0.524   198.318    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.318    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                194.462    

Slack (MET) :             194.462ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.766ns (16.402%)  route 3.904ns (83.598%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.439     3.856    cnt[0]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.603   198.583    clk_out1
    SLICE_X6Y96          FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X6Y96          FDRE (Setup_fdre_C_R)       -0.524   198.318    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.318    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                194.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 cnt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.871%)  route 0.229ns (55.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y102         FDRE                                         r  cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[11]/Q
                         net (fo=3, routed)           0.101    -0.323    cnt2_reg[11]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  cnt2[0]_i_1/O
                         net (fo=14, routed)          0.127    -0.151    clear__0
    SLICE_X3Y103         FDRE                                         r  cnt2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.802    clk_out1
    SLICE_X3Y103         FDRE                                         r  cnt2_reg[12]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X3Y103         FDRE (Hold_fdre_C_R)        -0.018    -0.568    cnt2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 cnt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.871%)  route 0.229ns (55.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y102         FDRE                                         r  cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[11]/Q
                         net (fo=3, routed)           0.101    -0.323    cnt2_reg[11]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  cnt2[0]_i_1/O
                         net (fo=14, routed)          0.127    -0.151    clear__0
    SLICE_X3Y103         FDRE                                         r  cnt2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.802    clk_out1
    SLICE_X3Y103         FDRE                                         r  cnt2_reg[13]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X3Y103         FDRE (Hold_fdre_C_R)        -0.018    -0.568    cnt2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 cnt2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.256ns (45.285%)  route 0.309ns (54.715%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y100         FDRE                                         r  cnt2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  cnt2_reg[0]/Q
                         net (fo=1, routed)           0.309    -0.115    cnt2_reg_n_0_[0]
    SLICE_X3Y100         LUT1 (Prop_lut1_I0_O)        0.045    -0.070 r  cnt2[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.070    cnt2[0]_i_8_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.000 r  cnt2_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.000    cnt2_reg[0]_i_2_n_7
    SLICE_X3Y100         FDRE                                         r  cnt2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.872    -0.801    clk_out1
    SLICE_X3Y100         FDRE                                         r  cnt2_reg[0]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.460    cnt2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 cnt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.472%)  route 0.297ns (61.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y102         FDRE                                         r  cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[11]/Q
                         net (fo=3, routed)           0.101    -0.323    cnt2_reg[11]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  cnt2[0]_i_1/O
                         net (fo=14, routed)          0.196    -0.082    clear__0
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.872    -0.801    clk_out1
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[4]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X3Y101         FDRE (Hold_fdre_C_R)        -0.018    -0.567    cnt2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 cnt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.472%)  route 0.297ns (61.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y102         FDRE                                         r  cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[11]/Q
                         net (fo=3, routed)           0.101    -0.323    cnt2_reg[11]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  cnt2[0]_i_1/O
                         net (fo=14, routed)          0.196    -0.082    clear__0
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.872    -0.801    clk_out1
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[5]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X3Y101         FDRE (Hold_fdre_C_R)        -0.018    -0.567    cnt2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 cnt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.472%)  route 0.297ns (61.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y102         FDRE                                         r  cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[11]/Q
                         net (fo=3, routed)           0.101    -0.323    cnt2_reg[11]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  cnt2[0]_i_1/O
                         net (fo=14, routed)          0.196    -0.082    clear__0
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.872    -0.801    clk_out1
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[6]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X3Y101         FDRE (Hold_fdre_C_R)        -0.018    -0.567    cnt2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 cnt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.472%)  route 0.297ns (61.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y102         FDRE                                         r  cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[11]/Q
                         net (fo=3, routed)           0.101    -0.323    cnt2_reg[11]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  cnt2[0]_i_1/O
                         net (fo=14, routed)          0.196    -0.082    clear__0
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.872    -0.801    clk_out1
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[7]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X3Y101         FDRE (Hold_fdre_C_R)        -0.018    -0.567    cnt2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 cnt2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.251ns (42.077%)  route 0.346ns (57.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y100         FDRE                                         r  cnt2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[1]/Q
                         net (fo=1, routed)           0.346    -0.079    cnt2_reg_n_0_[1]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.031 r  cnt2_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.031    cnt2_reg[0]_i_2_n_6
    SLICE_X3Y100         FDRE                                         r  cnt2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.872    -0.801    clk_out1
    SLICE_X3Y100         FDRE                                         r  cnt2_reg[1]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.460    cnt2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.275ns (42.134%)  route 0.378ns (57.866%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.598    -0.566    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  cnt_reg[17]/Q
                         net (fo=3, routed)           0.378    -0.024    cnt_reg[17]
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.087 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.087    cnt_reg[16]_i_1_n_6
    SLICE_X6Y100         FDRE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.868    -0.804    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.432    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.371ns (40.130%)  route 0.553ns (59.870%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.604    -0.560    clk_out1
    SLICE_X6Y99          FDRE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  cnt_reg[15]/Q
                         net (fo=3, routed)           0.553     0.157    cnt_reg[15]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     0.311 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.311    cnt_reg[12]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.364 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.364    cnt_reg[16]_i_1_n_7
    SLICE_X6Y100         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.868    -0.804    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.161    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.526    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { DUT1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   DUT1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y100     cnt2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y102     cnt2_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y102     cnt2_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y103     cnt2_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y103     cnt2_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y100     cnt2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y100     cnt2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y100     cnt2_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y96      cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y96      cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y96      cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y96      cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y100     cnt2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y102     cnt2_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y102     cnt2_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     cnt2_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     cnt2_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y100     cnt2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     cnt2_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     cnt2_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     cnt2_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     cnt2_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y96      cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y98      cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y98      cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y98      cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y98      cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y99      cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { DUT1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   DUT1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      193.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.989ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 0.766ns (15.140%)  route 4.294ns (84.860%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.829     4.245    cnt[0]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y101         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.289   198.758    
    SLICE_X6Y101         FDRE (Setup_fdre_C_R)       -0.524   198.234    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        198.234    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                193.989    

Slack (MET) :             193.989ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 0.766ns (15.140%)  route 4.294ns (84.860%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.829     4.245    cnt[0]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y101         FDRE                                         r  cnt_reg[21]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.289   198.758    
    SLICE_X6Y101         FDRE (Setup_fdre_C_R)       -0.524   198.234    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        198.234    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                193.989    

Slack (MET) :             193.989ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 0.766ns (15.140%)  route 4.294ns (84.860%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.829     4.245    cnt[0]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y101         FDRE                                         r  cnt_reg[22]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.289   198.758    
    SLICE_X6Y101         FDRE (Setup_fdre_C_R)       -0.524   198.234    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        198.234    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                193.989    

Slack (MET) :             194.219ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.766ns (15.858%)  route 4.064ns (84.142%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.599     4.016    cnt[0]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.289   198.758    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.524   198.234    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.234    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                194.219    

Slack (MET) :             194.219ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.766ns (15.858%)  route 4.064ns (84.142%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.599     4.016    cnt[0]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.289   198.758    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.524   198.234    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.234    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                194.219    

Slack (MET) :             194.219ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.766ns (15.858%)  route 4.064ns (84.142%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.599     4.016    cnt[0]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.289   198.758    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.524   198.234    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.234    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                194.219    

Slack (MET) :             194.219ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.766ns (15.858%)  route 4.064ns (84.142%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.599     4.016    cnt[0]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.289   198.758    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.524   198.234    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.234    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                194.219    

Slack (MET) :             194.490ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.766ns (16.402%)  route 3.904ns (83.598%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.439     3.856    cnt[0]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.603   198.583    clk_out1
    SLICE_X6Y96          FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.289   198.870    
    SLICE_X6Y96          FDRE (Setup_fdre_C_R)       -0.524   198.346    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.346    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                194.490    

Slack (MET) :             194.490ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.766ns (16.402%)  route 3.904ns (83.598%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.439     3.856    cnt[0]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.603   198.583    clk_out1
    SLICE_X6Y96          FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.289   198.870    
    SLICE_X6Y96          FDRE (Setup_fdre_C_R)       -0.524   198.346    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.346    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                194.490    

Slack (MET) :             194.490ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.766ns (16.402%)  route 3.904ns (83.598%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.439     3.856    cnt[0]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.603   198.583    clk_out1
    SLICE_X6Y96          FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.289   198.870    
    SLICE_X6Y96          FDRE (Setup_fdre_C_R)       -0.524   198.346    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.346    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                194.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 cnt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.871%)  route 0.229ns (55.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y102         FDRE                                         r  cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[11]/Q
                         net (fo=3, routed)           0.101    -0.323    cnt2_reg[11]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  cnt2[0]_i_1/O
                         net (fo=14, routed)          0.127    -0.151    clear__0
    SLICE_X3Y103         FDRE                                         r  cnt2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.802    clk_out1
    SLICE_X3Y103         FDRE                                         r  cnt2_reg[12]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X3Y103         FDRE (Hold_fdre_C_R)        -0.018    -0.568    cnt2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 cnt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.871%)  route 0.229ns (55.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y102         FDRE                                         r  cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[11]/Q
                         net (fo=3, routed)           0.101    -0.323    cnt2_reg[11]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  cnt2[0]_i_1/O
                         net (fo=14, routed)          0.127    -0.151    clear__0
    SLICE_X3Y103         FDRE                                         r  cnt2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.802    clk_out1
    SLICE_X3Y103         FDRE                                         r  cnt2_reg[13]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X3Y103         FDRE (Hold_fdre_C_R)        -0.018    -0.568    cnt2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 cnt2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.256ns (45.285%)  route 0.309ns (54.715%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y100         FDRE                                         r  cnt2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  cnt2_reg[0]/Q
                         net (fo=1, routed)           0.309    -0.115    cnt2_reg_n_0_[0]
    SLICE_X3Y100         LUT1 (Prop_lut1_I0_O)        0.045    -0.070 r  cnt2[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.070    cnt2[0]_i_8_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.000 r  cnt2_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.000    cnt2_reg[0]_i_2_n_7
    SLICE_X3Y100         FDRE                                         r  cnt2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.872    -0.801    clk_out1
    SLICE_X3Y100         FDRE                                         r  cnt2_reg[0]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.460    cnt2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 cnt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.472%)  route 0.297ns (61.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y102         FDRE                                         r  cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[11]/Q
                         net (fo=3, routed)           0.101    -0.323    cnt2_reg[11]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  cnt2[0]_i_1/O
                         net (fo=14, routed)          0.196    -0.082    clear__0
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.872    -0.801    clk_out1
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[4]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X3Y101         FDRE (Hold_fdre_C_R)        -0.018    -0.567    cnt2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 cnt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.472%)  route 0.297ns (61.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y102         FDRE                                         r  cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[11]/Q
                         net (fo=3, routed)           0.101    -0.323    cnt2_reg[11]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  cnt2[0]_i_1/O
                         net (fo=14, routed)          0.196    -0.082    clear__0
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.872    -0.801    clk_out1
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[5]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X3Y101         FDRE (Hold_fdre_C_R)        -0.018    -0.567    cnt2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 cnt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.472%)  route 0.297ns (61.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y102         FDRE                                         r  cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[11]/Q
                         net (fo=3, routed)           0.101    -0.323    cnt2_reg[11]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  cnt2[0]_i_1/O
                         net (fo=14, routed)          0.196    -0.082    clear__0
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.872    -0.801    clk_out1
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[6]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X3Y101         FDRE (Hold_fdre_C_R)        -0.018    -0.567    cnt2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 cnt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.472%)  route 0.297ns (61.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y102         FDRE                                         r  cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[11]/Q
                         net (fo=3, routed)           0.101    -0.323    cnt2_reg[11]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  cnt2[0]_i_1/O
                         net (fo=14, routed)          0.196    -0.082    clear__0
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.872    -0.801    clk_out1
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[7]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X3Y101         FDRE (Hold_fdre_C_R)        -0.018    -0.567    cnt2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 cnt2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.251ns (42.077%)  route 0.346ns (57.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y100         FDRE                                         r  cnt2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[1]/Q
                         net (fo=1, routed)           0.346    -0.079    cnt2_reg_n_0_[1]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.031 r  cnt2_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.031    cnt2_reg[0]_i_2_n_6
    SLICE_X3Y100         FDRE                                         r  cnt2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.872    -0.801    clk_out1
    SLICE_X3Y100         FDRE                                         r  cnt2_reg[1]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.460    cnt2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.275ns (42.134%)  route 0.378ns (57.866%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.598    -0.566    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  cnt_reg[17]/Q
                         net (fo=3, routed)           0.378    -0.024    cnt_reg[17]
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.087 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.087    cnt_reg[16]_i_1_n_6
    SLICE_X6Y100         FDRE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.868    -0.804    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.432    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.371ns (40.130%)  route 0.553ns (59.870%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.604    -0.560    clk_out1
    SLICE_X6Y99          FDRE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  cnt_reg[15]/Q
                         net (fo=3, routed)           0.553     0.157    cnt_reg[15]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     0.311 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.311    cnt_reg[12]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.364 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.364    cnt_reg[16]_i_1_n_7
    SLICE_X6Y100         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.868    -0.804    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.161    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.526    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { DUT1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   DUT1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y100     cnt2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y102     cnt2_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y102     cnt2_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y103     cnt2_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y103     cnt2_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y100     cnt2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y100     cnt2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y100     cnt2_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y96      cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y96      cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y96      cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y96      cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y100     cnt2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y102     cnt2_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y102     cnt2_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     cnt2_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     cnt2_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y100     cnt2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     cnt2_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     cnt2_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     cnt2_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y103     cnt2_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y96      cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y98      cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y98      cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y98      cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y98      cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y99      cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { DUT1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   DUT1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.961ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 0.766ns (15.140%)  route 4.294ns (84.860%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.829     4.245    cnt[0]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y101         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.318   198.730    
    SLICE_X6Y101         FDRE (Setup_fdre_C_R)       -0.524   198.206    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                193.961    

Slack (MET) :             193.961ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 0.766ns (15.140%)  route 4.294ns (84.860%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.829     4.245    cnt[0]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y101         FDRE                                         r  cnt_reg[21]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.318   198.730    
    SLICE_X6Y101         FDRE (Setup_fdre_C_R)       -0.524   198.206    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                193.961    

Slack (MET) :             193.961ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 0.766ns (15.140%)  route 4.294ns (84.860%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.829     4.245    cnt[0]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y101         FDRE                                         r  cnt_reg[22]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.318   198.730    
    SLICE_X6Y101         FDRE (Setup_fdre_C_R)       -0.524   198.206    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                193.961    

Slack (MET) :             194.190ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.766ns (15.858%)  route 4.064ns (84.142%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.599     4.016    cnt[0]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.318   198.730    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.524   198.206    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                194.190    

Slack (MET) :             194.190ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.766ns (15.858%)  route 4.064ns (84.142%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.599     4.016    cnt[0]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.318   198.730    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.524   198.206    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                194.190    

Slack (MET) :             194.190ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.766ns (15.858%)  route 4.064ns (84.142%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.599     4.016    cnt[0]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.318   198.730    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.524   198.206    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                194.190    

Slack (MET) :             194.190ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.766ns (15.858%)  route 4.064ns (84.142%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.599     4.016    cnt[0]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.318   198.730    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.524   198.206    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                194.190    

Slack (MET) :             194.462ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.766ns (16.402%)  route 3.904ns (83.598%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.439     3.856    cnt[0]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.603   198.583    clk_out1
    SLICE_X6Y96          FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X6Y96          FDRE (Setup_fdre_C_R)       -0.524   198.318    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.318    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                194.462    

Slack (MET) :             194.462ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.766ns (16.402%)  route 3.904ns (83.598%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.439     3.856    cnt[0]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.603   198.583    clk_out1
    SLICE_X6Y96          FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X6Y96          FDRE (Setup_fdre_C_R)       -0.524   198.318    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.318    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                194.462    

Slack (MET) :             194.462ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.766ns (16.402%)  route 3.904ns (83.598%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.439     3.856    cnt[0]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.603   198.583    clk_out1
    SLICE_X6Y96          FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X6Y96          FDRE (Setup_fdre_C_R)       -0.524   198.318    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.318    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                194.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cnt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.871%)  route 0.229ns (55.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y102         FDRE                                         r  cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[11]/Q
                         net (fo=3, routed)           0.101    -0.323    cnt2_reg[11]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  cnt2[0]_i_1/O
                         net (fo=14, routed)          0.127    -0.151    clear__0
    SLICE_X3Y103         FDRE                                         r  cnt2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.802    clk_out1
    SLICE_X3Y103         FDRE                                         r  cnt2_reg[12]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.318    -0.232    
    SLICE_X3Y103         FDRE (Hold_fdre_C_R)        -0.018    -0.250    cnt2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cnt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.871%)  route 0.229ns (55.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y102         FDRE                                         r  cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[11]/Q
                         net (fo=3, routed)           0.101    -0.323    cnt2_reg[11]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  cnt2[0]_i_1/O
                         net (fo=14, routed)          0.127    -0.151    clear__0
    SLICE_X3Y103         FDRE                                         r  cnt2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.802    clk_out1
    SLICE_X3Y103         FDRE                                         r  cnt2_reg[13]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.318    -0.232    
    SLICE_X3Y103         FDRE (Hold_fdre_C_R)        -0.018    -0.250    cnt2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 cnt2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.256ns (45.285%)  route 0.309ns (54.715%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y100         FDRE                                         r  cnt2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  cnt2_reg[0]/Q
                         net (fo=1, routed)           0.309    -0.115    cnt2_reg_n_0_[0]
    SLICE_X3Y100         LUT1 (Prop_lut1_I0_O)        0.045    -0.070 r  cnt2[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.070    cnt2[0]_i_8_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.000 r  cnt2_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.000    cnt2_reg[0]_i_2_n_7
    SLICE_X3Y100         FDRE                                         r  cnt2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.872    -0.801    clk_out1
    SLICE_X3Y100         FDRE                                         r  cnt2_reg[0]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.318    -0.247    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.142    cnt2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cnt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.472%)  route 0.297ns (61.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y102         FDRE                                         r  cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[11]/Q
                         net (fo=3, routed)           0.101    -0.323    cnt2_reg[11]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  cnt2[0]_i_1/O
                         net (fo=14, routed)          0.196    -0.082    clear__0
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.872    -0.801    clk_out1
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[4]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.318    -0.231    
    SLICE_X3Y101         FDRE (Hold_fdre_C_R)        -0.018    -0.249    cnt2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cnt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.472%)  route 0.297ns (61.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y102         FDRE                                         r  cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[11]/Q
                         net (fo=3, routed)           0.101    -0.323    cnt2_reg[11]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  cnt2[0]_i_1/O
                         net (fo=14, routed)          0.196    -0.082    clear__0
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.872    -0.801    clk_out1
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[5]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.318    -0.231    
    SLICE_X3Y101         FDRE (Hold_fdre_C_R)        -0.018    -0.249    cnt2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cnt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.472%)  route 0.297ns (61.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y102         FDRE                                         r  cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[11]/Q
                         net (fo=3, routed)           0.101    -0.323    cnt2_reg[11]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  cnt2[0]_i_1/O
                         net (fo=14, routed)          0.196    -0.082    clear__0
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.872    -0.801    clk_out1
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[6]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.318    -0.231    
    SLICE_X3Y101         FDRE (Hold_fdre_C_R)        -0.018    -0.249    cnt2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cnt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.472%)  route 0.297ns (61.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y102         FDRE                                         r  cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[11]/Q
                         net (fo=3, routed)           0.101    -0.323    cnt2_reg[11]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  cnt2[0]_i_1/O
                         net (fo=14, routed)          0.196    -0.082    clear__0
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.872    -0.801    clk_out1
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[7]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.318    -0.231    
    SLICE_X3Y101         FDRE (Hold_fdre_C_R)        -0.018    -0.249    cnt2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 cnt2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.251ns (42.077%)  route 0.346ns (57.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y100         FDRE                                         r  cnt2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[1]/Q
                         net (fo=1, routed)           0.346    -0.079    cnt2_reg_n_0_[1]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.031 r  cnt2_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.031    cnt2_reg[0]_i_2_n_6
    SLICE_X3Y100         FDRE                                         r  cnt2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.872    -0.801    clk_out1
    SLICE_X3Y100         FDRE                                         r  cnt2_reg[1]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.318    -0.247    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.142    cnt2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.275ns (42.134%)  route 0.378ns (57.866%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.598    -0.566    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  cnt_reg[17]/Q
                         net (fo=3, routed)           0.378    -0.024    cnt_reg[17]
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.087 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.087    cnt_reg[16]_i_1_n_6
    SLICE_X6Y100         FDRE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.868    -0.804    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.114    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.371ns (40.130%)  route 0.553ns (59.870%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.604    -0.560    clk_out1
    SLICE_X6Y99          FDRE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  cnt_reg[15]/Q
                         net (fo=3, routed)           0.553     0.157    cnt_reg[15]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     0.311 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.311    cnt_reg[12]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.364 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.364    cnt_reg[16]_i_1_n_7
    SLICE_X6Y100         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.868    -0.804    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.318     0.022    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     0.156    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.208    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      193.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.961ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 0.766ns (15.140%)  route 4.294ns (84.860%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.829     4.245    cnt[0]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y101         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.318   198.730    
    SLICE_X6Y101         FDRE (Setup_fdre_C_R)       -0.524   198.206    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                193.961    

Slack (MET) :             193.961ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 0.766ns (15.140%)  route 4.294ns (84.860%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.829     4.245    cnt[0]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y101         FDRE                                         r  cnt_reg[21]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.318   198.730    
    SLICE_X6Y101         FDRE (Setup_fdre_C_R)       -0.524   198.206    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                193.961    

Slack (MET) :             193.961ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 0.766ns (15.140%)  route 4.294ns (84.860%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.829     4.245    cnt[0]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y101         FDRE                                         r  cnt_reg[22]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.318   198.730    
    SLICE_X6Y101         FDRE (Setup_fdre_C_R)       -0.524   198.206    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                193.961    

Slack (MET) :             194.190ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.766ns (15.858%)  route 4.064ns (84.142%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.599     4.016    cnt[0]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.318   198.730    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.524   198.206    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                194.190    

Slack (MET) :             194.190ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.766ns (15.858%)  route 4.064ns (84.142%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.599     4.016    cnt[0]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.318   198.730    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.524   198.206    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                194.190    

Slack (MET) :             194.190ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.766ns (15.858%)  route 4.064ns (84.142%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.599     4.016    cnt[0]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.318   198.730    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.524   198.206    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                194.190    

Slack (MET) :             194.190ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.766ns (15.858%)  route 4.064ns (84.142%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.599     4.016    cnt[0]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   198.567    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.318   198.730    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.524   198.206    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                194.190    

Slack (MET) :             194.462ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.766ns (16.402%)  route 3.904ns (83.598%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.439     3.856    cnt[0]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.603   198.583    clk_out1
    SLICE_X6Y96          FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X6Y96          FDRE (Setup_fdre_C_R)       -0.524   198.318    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.318    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                194.462    

Slack (MET) :             194.462ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.766ns (16.402%)  route 3.904ns (83.598%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.439     3.856    cnt[0]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.603   198.583    clk_out1
    SLICE_X6Y96          FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X6Y96          FDRE (Setup_fdre_C_R)       -0.524   198.318    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.318    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                194.462    

Slack (MET) :             194.462ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.766ns (16.402%)  route 3.904ns (83.598%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.725    -0.815    clk_out1
    SLICE_X6Y98          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  cnt_reg[11]/Q
                         net (fo=2, routed)           1.695     1.399    cnt_reg[11]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.523 r  DUT2_i_5/O
                         net (fo=2, routed)           0.769     2.292    DUT2_i_5_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     2.416 r  cnt[0]_i_1/O
                         net (fo=23, routed)          1.439     3.856    cnt[0]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          1.603   198.583    clk_out1
    SLICE_X6Y96          FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X6Y96          FDRE (Setup_fdre_C_R)       -0.524   198.318    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.318    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                194.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cnt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.871%)  route 0.229ns (55.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y102         FDRE                                         r  cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[11]/Q
                         net (fo=3, routed)           0.101    -0.323    cnt2_reg[11]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  cnt2[0]_i_1/O
                         net (fo=14, routed)          0.127    -0.151    clear__0
    SLICE_X3Y103         FDRE                                         r  cnt2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.802    clk_out1
    SLICE_X3Y103         FDRE                                         r  cnt2_reg[12]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.318    -0.232    
    SLICE_X3Y103         FDRE (Hold_fdre_C_R)        -0.018    -0.250    cnt2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cnt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.871%)  route 0.229ns (55.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y102         FDRE                                         r  cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[11]/Q
                         net (fo=3, routed)           0.101    -0.323    cnt2_reg[11]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  cnt2[0]_i_1/O
                         net (fo=14, routed)          0.127    -0.151    clear__0
    SLICE_X3Y103         FDRE                                         r  cnt2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.802    clk_out1
    SLICE_X3Y103         FDRE                                         r  cnt2_reg[13]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.318    -0.232    
    SLICE_X3Y103         FDRE (Hold_fdre_C_R)        -0.018    -0.250    cnt2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 cnt2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.256ns (45.285%)  route 0.309ns (54.715%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y100         FDRE                                         r  cnt2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  cnt2_reg[0]/Q
                         net (fo=1, routed)           0.309    -0.115    cnt2_reg_n_0_[0]
    SLICE_X3Y100         LUT1 (Prop_lut1_I0_O)        0.045    -0.070 r  cnt2[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.070    cnt2[0]_i_8_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.000 r  cnt2_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.000    cnt2_reg[0]_i_2_n_7
    SLICE_X3Y100         FDRE                                         r  cnt2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.872    -0.801    clk_out1
    SLICE_X3Y100         FDRE                                         r  cnt2_reg[0]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.318    -0.247    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.142    cnt2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cnt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.472%)  route 0.297ns (61.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y102         FDRE                                         r  cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[11]/Q
                         net (fo=3, routed)           0.101    -0.323    cnt2_reg[11]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  cnt2[0]_i_1/O
                         net (fo=14, routed)          0.196    -0.082    clear__0
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.872    -0.801    clk_out1
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[4]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.318    -0.231    
    SLICE_X3Y101         FDRE (Hold_fdre_C_R)        -0.018    -0.249    cnt2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cnt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.472%)  route 0.297ns (61.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y102         FDRE                                         r  cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[11]/Q
                         net (fo=3, routed)           0.101    -0.323    cnt2_reg[11]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  cnt2[0]_i_1/O
                         net (fo=14, routed)          0.196    -0.082    clear__0
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.872    -0.801    clk_out1
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[5]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.318    -0.231    
    SLICE_X3Y101         FDRE (Hold_fdre_C_R)        -0.018    -0.249    cnt2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cnt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.472%)  route 0.297ns (61.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y102         FDRE                                         r  cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[11]/Q
                         net (fo=3, routed)           0.101    -0.323    cnt2_reg[11]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  cnt2[0]_i_1/O
                         net (fo=14, routed)          0.196    -0.082    clear__0
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.872    -0.801    clk_out1
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[6]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.318    -0.231    
    SLICE_X3Y101         FDRE (Hold_fdre_C_R)        -0.018    -0.249    cnt2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cnt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.472%)  route 0.297ns (61.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y102         FDRE                                         r  cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[11]/Q
                         net (fo=3, routed)           0.101    -0.323    cnt2_reg[11]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  cnt2[0]_i_1/O
                         net (fo=14, routed)          0.196    -0.082    clear__0
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.872    -0.801    clk_out1
    SLICE_X3Y101         FDRE                                         r  cnt2_reg[7]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.318    -0.231    
    SLICE_X3Y101         FDRE (Hold_fdre_C_R)        -0.018    -0.249    cnt2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 cnt2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.251ns (42.077%)  route 0.346ns (57.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.565    clk_out1
    SLICE_X3Y100         FDRE                                         r  cnt2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  cnt2_reg[1]/Q
                         net (fo=1, routed)           0.346    -0.079    cnt2_reg_n_0_[1]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.031 r  cnt2_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.031    cnt2_reg[0]_i_2_n_6
    SLICE_X3Y100         FDRE                                         r  cnt2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.872    -0.801    clk_out1
    SLICE_X3Y100         FDRE                                         r  cnt2_reg[1]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.318    -0.247    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.142    cnt2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.275ns (42.134%)  route 0.378ns (57.866%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.598    -0.566    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  cnt_reg[17]/Q
                         net (fo=3, routed)           0.378    -0.024    cnt_reg[17]
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.087 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.087    cnt_reg[16]_i_1_n_6
    SLICE_X6Y100         FDRE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.868    -0.804    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.114    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.371ns (40.130%)  route 0.553ns (59.870%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.604    -0.560    clk_out1
    SLICE_X6Y99          FDRE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  cnt_reg[15]/Q
                         net (fo=3, routed)           0.553     0.157    cnt_reg[15]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     0.311 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.311    cnt_reg[12]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.364 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.364    cnt_reg[16]_i_1_n_7
    SLICE_X6Y100         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=37, routed)          0.868    -0.804    clk_out1
    SLICE_X6Y100         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.318     0.022    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     0.156    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.208    





