// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "06/04/2018 19:42:12"

// 
// Device: Altera EP4CE15F23C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Processador (
	clockReal,
	addressIn,
	Instruction,
	ALUcode,
	Data1,
	ULAout,
	MUXULAOutput,
	WriteData,
	Data);
input 	clockReal;
input 	[9:0] addressIn;
output 	[31:0] Instruction;
output 	[4:0] ALUcode;
output 	[31:0] Data1;
output 	[31:0] ULAout;
output 	[31:0] MUXULAOutput;
input 	[31:0] WriteData;
input 	[31:0] Data;

// Design Ports Information
// addressIn[5]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addressIn[6]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addressIn[7]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addressIn[8]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addressIn[9]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[0]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[1]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[2]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[3]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[4]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[6]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[7]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[8]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[9]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[10]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[11]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[12]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[13]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[14]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[15]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[16]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[17]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[18]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[19]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[20]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[21]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[22]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[23]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[24]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[25]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[26]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[27]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[28]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[29]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[30]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[31]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUcode[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUcode[1]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUcode[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUcode[3]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUcode[4]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[0]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[1]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[2]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[3]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[4]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[5]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[6]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[7]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[8]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[9]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[10]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[11]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[12]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[13]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[14]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[15]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[16]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[17]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[18]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[19]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[20]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[21]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[22]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[23]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[24]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[25]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[26]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[27]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[28]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[29]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[30]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[31]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[0]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[1]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[2]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[3]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[4]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[5]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[6]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[7]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[8]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[9]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[10]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[11]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[12]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[13]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[14]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[15]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[16]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[17]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[18]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[19]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[20]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[21]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[22]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[23]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[24]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[25]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[26]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[27]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[28]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[29]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[30]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[31]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[0]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[2]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[3]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[4]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[5]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[6]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[7]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[8]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[9]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[10]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[11]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[12]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[13]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[14]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[15]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[16]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[17]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[18]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[19]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[20]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[21]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[22]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[23]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[24]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[25]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[26]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[27]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[28]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[29]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[30]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXULAOutput[31]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[0]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[1]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[2]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[3]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[4]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[5]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[6]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[7]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[8]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[10]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[11]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[12]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[13]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[14]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[15]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[16]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[17]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[18]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[19]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[20]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[21]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[22]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[23]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[24]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[25]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[26]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[27]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[28]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[29]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[30]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[31]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addressIn[0]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clockReal	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addressIn[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addressIn[2]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addressIn[3]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addressIn[4]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[0]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[1]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[3]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[4]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[5]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[6]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[7]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[8]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[9]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[10]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[11]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[12]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[13]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[14]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[15]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[16]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[17]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[18]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[19]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[20]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[21]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[22]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[23]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[24]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[25]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[26]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[27]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[28]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[29]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[30]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[31]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("AOC_AllanPortes_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \addressIn[5]~input_o ;
wire \addressIn[6]~input_o ;
wire \addressIn[7]~input_o ;
wire \addressIn[8]~input_o ;
wire \addressIn[9]~input_o ;
wire \Instruction[0]~output_o ;
wire \Instruction[1]~output_o ;
wire \Instruction[2]~output_o ;
wire \Instruction[3]~output_o ;
wire \Instruction[4]~output_o ;
wire \Instruction[5]~output_o ;
wire \Instruction[6]~output_o ;
wire \Instruction[7]~output_o ;
wire \Instruction[8]~output_o ;
wire \Instruction[9]~output_o ;
wire \Instruction[10]~output_o ;
wire \Instruction[11]~output_o ;
wire \Instruction[12]~output_o ;
wire \Instruction[13]~output_o ;
wire \Instruction[14]~output_o ;
wire \Instruction[15]~output_o ;
wire \Instruction[16]~output_o ;
wire \Instruction[17]~output_o ;
wire \Instruction[18]~output_o ;
wire \Instruction[19]~output_o ;
wire \Instruction[20]~output_o ;
wire \Instruction[21]~output_o ;
wire \Instruction[22]~output_o ;
wire \Instruction[23]~output_o ;
wire \Instruction[24]~output_o ;
wire \Instruction[25]~output_o ;
wire \Instruction[26]~output_o ;
wire \Instruction[27]~output_o ;
wire \Instruction[28]~output_o ;
wire \Instruction[29]~output_o ;
wire \Instruction[30]~output_o ;
wire \Instruction[31]~output_o ;
wire \ALUcode[0]~output_o ;
wire \ALUcode[1]~output_o ;
wire \ALUcode[2]~output_o ;
wire \ALUcode[3]~output_o ;
wire \ALUcode[4]~output_o ;
wire \Data1[0]~output_o ;
wire \Data1[1]~output_o ;
wire \Data1[2]~output_o ;
wire \Data1[3]~output_o ;
wire \Data1[4]~output_o ;
wire \Data1[5]~output_o ;
wire \Data1[6]~output_o ;
wire \Data1[7]~output_o ;
wire \Data1[8]~output_o ;
wire \Data1[9]~output_o ;
wire \Data1[10]~output_o ;
wire \Data1[11]~output_o ;
wire \Data1[12]~output_o ;
wire \Data1[13]~output_o ;
wire \Data1[14]~output_o ;
wire \Data1[15]~output_o ;
wire \Data1[16]~output_o ;
wire \Data1[17]~output_o ;
wire \Data1[18]~output_o ;
wire \Data1[19]~output_o ;
wire \Data1[20]~output_o ;
wire \Data1[21]~output_o ;
wire \Data1[22]~output_o ;
wire \Data1[23]~output_o ;
wire \Data1[24]~output_o ;
wire \Data1[25]~output_o ;
wire \Data1[26]~output_o ;
wire \Data1[27]~output_o ;
wire \Data1[28]~output_o ;
wire \Data1[29]~output_o ;
wire \Data1[30]~output_o ;
wire \Data1[31]~output_o ;
wire \ULAout[0]~output_o ;
wire \ULAout[1]~output_o ;
wire \ULAout[2]~output_o ;
wire \ULAout[3]~output_o ;
wire \ULAout[4]~output_o ;
wire \ULAout[5]~output_o ;
wire \ULAout[6]~output_o ;
wire \ULAout[7]~output_o ;
wire \ULAout[8]~output_o ;
wire \ULAout[9]~output_o ;
wire \ULAout[10]~output_o ;
wire \ULAout[11]~output_o ;
wire \ULAout[12]~output_o ;
wire \ULAout[13]~output_o ;
wire \ULAout[14]~output_o ;
wire \ULAout[15]~output_o ;
wire \ULAout[16]~output_o ;
wire \ULAout[17]~output_o ;
wire \ULAout[18]~output_o ;
wire \ULAout[19]~output_o ;
wire \ULAout[20]~output_o ;
wire \ULAout[21]~output_o ;
wire \ULAout[22]~output_o ;
wire \ULAout[23]~output_o ;
wire \ULAout[24]~output_o ;
wire \ULAout[25]~output_o ;
wire \ULAout[26]~output_o ;
wire \ULAout[27]~output_o ;
wire \ULAout[28]~output_o ;
wire \ULAout[29]~output_o ;
wire \ULAout[30]~output_o ;
wire \ULAout[31]~output_o ;
wire \MUXULAOutput[0]~output_o ;
wire \MUXULAOutput[1]~output_o ;
wire \MUXULAOutput[2]~output_o ;
wire \MUXULAOutput[3]~output_o ;
wire \MUXULAOutput[4]~output_o ;
wire \MUXULAOutput[5]~output_o ;
wire \MUXULAOutput[6]~output_o ;
wire \MUXULAOutput[7]~output_o ;
wire \MUXULAOutput[8]~output_o ;
wire \MUXULAOutput[9]~output_o ;
wire \MUXULAOutput[10]~output_o ;
wire \MUXULAOutput[11]~output_o ;
wire \MUXULAOutput[12]~output_o ;
wire \MUXULAOutput[13]~output_o ;
wire \MUXULAOutput[14]~output_o ;
wire \MUXULAOutput[15]~output_o ;
wire \MUXULAOutput[16]~output_o ;
wire \MUXULAOutput[17]~output_o ;
wire \MUXULAOutput[18]~output_o ;
wire \MUXULAOutput[19]~output_o ;
wire \MUXULAOutput[20]~output_o ;
wire \MUXULAOutput[21]~output_o ;
wire \MUXULAOutput[22]~output_o ;
wire \MUXULAOutput[23]~output_o ;
wire \MUXULAOutput[24]~output_o ;
wire \MUXULAOutput[25]~output_o ;
wire \MUXULAOutput[26]~output_o ;
wire \MUXULAOutput[27]~output_o ;
wire \MUXULAOutput[28]~output_o ;
wire \MUXULAOutput[29]~output_o ;
wire \MUXULAOutput[30]~output_o ;
wire \MUXULAOutput[31]~output_o ;
wire \clockReal~input_o ;
wire \clockReal~inputclkctrl_outclk ;
wire \addressIn[0]~input_o ;
wire \PC|pgcount[0]~12_combout ;
wire \addressIn[4]~input_o ;
wire \addressIn[3]~input_o ;
wire \addressIn[2]~input_o ;
wire \addressIn[1]~input_o ;
wire \PC|pgcount[1]~5 ;
wire \PC|pgcount[2]~7 ;
wire \PC|pgcount[3]~9 ;
wire \PC|pgcount[4]~10_combout ;
wire \PC|pgcount[1]~4_combout ;
wire \PC|pgcount[2]~6_combout ;
wire \PC|pgcount[3]~8_combout ;
wire \InstrMem|Mux31~0_combout ;
wire \InstrMem|Mux31~1_combout ;
wire \InstrMem|Mux27~0_combout ;
wire \InstrMem|Mux30~0_combout ;
wire \InstrMem|Mux30~1_combout ;
wire \InstrMem|Mux29~0_combout ;
wire \InstrMem|Mux29~1_combout ;
wire \InstrMem|Mux28~0_combout ;
wire \InstrMem|Mux28~1_combout ;
wire \InstrMem|Mux27~1_combout ;
wire \InstrMem|Mux26~0_combout ;
wire \InstrMem|Mux26~1_combout ;
wire \InstrMem|Mux25~0_combout ;
wire \InstrMem|Mux20~0_combout ;
wire \InstrMem|Mux20~1_combout ;
wire \InstrMem|Mux19~0_combout ;
wire \InstrMem|Mux19~1_combout ;
wire \InstrMem|Mux18~0_combout ;
wire \InstrMem|Mux18~1_combout ;
wire \InstrMem|Mux17~0_combout ;
wire \InstrMem|Mux17~1_combout ;
wire \InstrMem|Mux12~0_combout ;
wire \InstrMem|Mux15~0_combout ;
wire \InstrMem|Mux15~1_combout ;
wire \InstrMem|Mux14~0_combout ;
wire \InstrMem|Mux14~1_combout ;
wire \InstrMem|Mux13~0_combout ;
wire \InstrMem|Mux13~1_combout ;
wire \InstrMem|Mux12~1_combout ;
wire \InstrMem|Mux12~2_combout ;
wire \InstrMem|Mux11~0_combout ;
wire \InstrMem|Mux11~1_combout ;
wire \InstrMem|Mux10~0_combout ;
wire \InstrMem|Mux10~1_combout ;
wire \InstrMem|Mux8~0_combout ;
wire \InstrMem|Mux7~0_combout ;
wire \InstrMem|Mux7~1_combout ;
wire \InstrMem|Mux5~0_combout ;
wire \InstrMem|Mux4~0_combout ;
wire \InstrMem|Mux3~0_combout ;
wire \InstrMem|Mux3~1_combout ;
wire \InstrMem|Mux1~0_combout ;
wire \InstrMem|Mux1~1_combout ;
wire \UC|WideOr23~0_combout ;
wire \UC|WideOr23~1_combout ;
wire \UC|WideOr21~0_combout ;
wire \UC|WideOr21~1_combout ;
wire \UC|WideOr19~0_combout ;
wire \UC|WideOr19~1_combout ;
wire \UC|WideOr17~0_combout ;
wire \UC|WideOr17~1_combout ;
wire \WriteData[0]~input_o ;
wire \RegBank|Register[8][0]~feeder_combout ;
wire \RegBank|Register[8][0]~7_combout ;
wire \RegBank|Register[8][0]~97_combout ;
wire \RegBank|Register[8][0]~q ;
wire \UC|Selector9~0_combout ;
wire \UC|Selector0~0_combout ;
wire \UC|Selector0~1_combout ;
wire \UC|Selector0~2_combout ;
wire \RegBank|Register[5][0]~95_combout ;
wire \MuxBR|out[2]~1_combout ;
wire \MuxBR|out[3]~2_combout ;
wire \MuxBR|out[1]~0_combout ;
wire \MuxBR|out[0]~3_combout ;
wire \RegBank|Decoder0~50_combout ;
wire \RegBank|Register[12][0]~41_combout ;
wire \RegBank|Register[12][0]~q ;
wire \RegBank|Decoder0~64_combout ;
wire \RegBank|Decoder0~65_combout ;
wire \RegBank|Register~40_combout ;
wire \RegBank|Register[0][0]~q ;
wire \RegBank|Decoder0~3_combout ;
wire \RegBank|Decoder0~59_combout ;
wire \RegBank|Register[4][0]~39_combout ;
wire \RegBank|Register[4][0]~q ;
wire \RegBank|Mux31~2_combout ;
wire \RegBank|Mux31~3_combout ;
wire \RegBank|Decoder0~52_combout ;
wire \RegBank|Register[1][0]~43_combout ;
wire \RegBank|Register[1][0]~q ;
wire \RegBank|Mux31~4_combout ;
wire \RegBank|Decoder0~53_combout ;
wire \RegBank|Register[13][0]~44_combout ;
wire \RegBank|Register[13][0]~q ;
wire \RegBank|Decoder0~51_combout ;
wire \RegBank|Register[5][0]~42_combout ;
wire \RegBank|Register[5][0]~q ;
wire \RegBank|Mux31~5_combout ;
wire \RegBank|Mux31~6_combout ;
wire \WriteData[1]~input_o ;
wire \RegBank|Register~45_combout ;
wire \RegBank|Register[0][1]~q ;
wire \RegBank|Register[4][1]~q ;
wire \RegBank|Mux30~2_combout ;
wire \RegBank|Register[8][1]~q ;
wire \RegBank|Register[12][1]~q ;
wire \RegBank|Mux30~3_combout ;
wire \RegBank|Register[5][1]~q ;
wire \RegBank|Register[1][1]~q ;
wire \RegBank|Mux30~4_combout ;
wire \RegBank|Register[13][1]~q ;
wire \RegBank|Mux30~5_combout ;
wire \RegBank|Mux30~6_combout ;
wire \WriteData[2]~input_o ;
wire \RegBank|Register[1][2]~q ;
wire \RegBank|Mux29~4_combout ;
wire \RegBank|Register[5][2]~q ;
wire \RegBank|Register[13][2]~q ;
wire \RegBank|Mux29~5_combout ;
wire \RegBank|Register~46_combout ;
wire \RegBank|Register[0][2]~q ;
wire \RegBank|Register[4][2]~q ;
wire \RegBank|Mux29~2_combout ;
wire \RegBank|Register[8][2]~feeder_combout ;
wire \RegBank|Register[8][2]~q ;
wire \RegBank|Register[12][2]~q ;
wire \RegBank|Mux29~3_combout ;
wire \RegBank|Mux29~6_combout ;
wire \WriteData[3]~input_o ;
wire \RegBank|Register[12][3]~q ;
wire \RegBank|Register[8][3]~q ;
wire \RegBank|Register~47_combout ;
wire \RegBank|Register[0][3]~q ;
wire \RegBank|Register[4][3]~q ;
wire \RegBank|Mux28~2_combout ;
wire \RegBank|Mux28~3_combout ;
wire \RegBank|Register[1][3]~q ;
wire \RegBank|Mux28~4_combout ;
wire \RegBank|Register[13][3]~q ;
wire \RegBank|Register[5][3]~q ;
wire \RegBank|Mux28~5_combout ;
wire \RegBank|Mux28~6_combout ;
wire \WriteData[4]~input_o ;
wire \RegBank|Register[1][4]~q ;
wire \RegBank|Mux27~4_combout ;
wire \RegBank|Register[5][4]~q ;
wire \RegBank|Register[13][4]~q ;
wire \RegBank|Mux27~5_combout ;
wire \RegBank|Register[4][4]~q ;
wire \RegBank|Register~48_combout ;
wire \RegBank|Register[0][4]~q ;
wire \RegBank|Mux27~2_combout ;
wire \RegBank|Register[12][4]~q ;
wire \RegBank|Register[8][4]~q ;
wire \RegBank|Mux27~3_combout ;
wire \RegBank|Mux27~6_combout ;
wire \WriteData[5]~input_o ;
wire \RegBank|Register[1][5]~q ;
wire \RegBank|Mux26~4_combout ;
wire \RegBank|Register[13][5]~q ;
wire \RegBank|Register[5][5]~q ;
wire \RegBank|Mux26~5_combout ;
wire \RegBank|Register[12][5]~q ;
wire \RegBank|Register~49_combout ;
wire \RegBank|Register[0][5]~q ;
wire \RegBank|Register[4][5]~q ;
wire \RegBank|Mux26~2_combout ;
wire \RegBank|Register[8][5]~q ;
wire \RegBank|Mux26~3_combout ;
wire \RegBank|Mux26~6_combout ;
wire \WriteData[6]~input_o ;
wire \RegBank|Register[1][6]~q ;
wire \RegBank|Mux25~4_combout ;
wire \RegBank|Register[13][6]~q ;
wire \RegBank|Register[5][6]~q ;
wire \RegBank|Mux25~5_combout ;
wire \RegBank|Register[8][6]~q ;
wire \RegBank|Register[4][6]~q ;
wire \RegBank|Register~50_combout ;
wire \RegBank|Register[0][6]~q ;
wire \RegBank|Mux25~2_combout ;
wire \RegBank|Register[12][6]~q ;
wire \RegBank|Mux25~3_combout ;
wire \RegBank|Mux25~6_combout ;
wire \WriteData[7]~input_o ;
wire \RegBank|Register[12][7]~q ;
wire \RegBank|Register[8][7]~q ;
wire \RegBank|Register~51_combout ;
wire \RegBank|Register[0][7]~q ;
wire \RegBank|Register[4][7]~q ;
wire \RegBank|Mux24~2_combout ;
wire \RegBank|Mux24~3_combout ;
wire \RegBank|Register[1][7]~q ;
wire \RegBank|Mux24~4_combout ;
wire \RegBank|Register[13][7]~q ;
wire \RegBank|Register[5][7]~q ;
wire \RegBank|Mux24~5_combout ;
wire \RegBank|Mux24~6_combout ;
wire \WriteData[8]~input_o ;
wire \RegBank|Register~52_combout ;
wire \RegBank|Register[0][8]~q ;
wire \RegBank|Register[4][8]~q ;
wire \RegBank|Mux23~2_combout ;
wire \RegBank|Register[8][8]~feeder_combout ;
wire \RegBank|Register[8][8]~q ;
wire \RegBank|Register[12][8]~q ;
wire \RegBank|Mux23~3_combout ;
wire \RegBank|Register[1][8]~q ;
wire \RegBank|Mux23~4_combout ;
wire \RegBank|Register[13][8]~q ;
wire \RegBank|Register[5][8]~q ;
wire \RegBank|Mux23~5_combout ;
wire \RegBank|Mux23~6_combout ;
wire \WriteData[9]~input_o ;
wire \RegBank|Register~53_combout ;
wire \RegBank|Register[0][9]~q ;
wire \RegBank|Register[4][9]~q ;
wire \RegBank|Mux22~2_combout ;
wire \RegBank|Register[8][9]~q ;
wire \RegBank|Register[12][9]~q ;
wire \RegBank|Mux22~3_combout ;
wire \RegBank|Register[5][9]~q ;
wire \RegBank|Register[13][9]~q ;
wire \RegBank|Register[1][9]~q ;
wire \RegBank|Mux22~4_combout ;
wire \RegBank|Mux22~5_combout ;
wire \RegBank|Mux22~6_combout ;
wire \WriteData[10]~input_o ;
wire \RegBank|Register[13][10]~q ;
wire \RegBank|Register[5][10]~q ;
wire \RegBank|Register[1][10]~q ;
wire \RegBank|Mux21~4_combout ;
wire \RegBank|Mux21~5_combout ;
wire \RegBank|Register[8][10]~feeder_combout ;
wire \RegBank|Register[8][10]~q ;
wire \RegBank|Register~54_combout ;
wire \RegBank|Register[0][10]~q ;
wire \RegBank|Register[4][10]~q ;
wire \RegBank|Mux21~2_combout ;
wire \RegBank|Register[12][10]~q ;
wire \RegBank|Mux21~3_combout ;
wire \RegBank|Mux21~6_combout ;
wire \WriteData[11]~input_o ;
wire \RegBank|Register[1][11]~q ;
wire \RegBank|Mux20~4_combout ;
wire \RegBank|Register[13][11]~q ;
wire \RegBank|Register[5][11]~q ;
wire \RegBank|Mux20~5_combout ;
wire \RegBank|Register~55_combout ;
wire \RegBank|Register[0][11]~q ;
wire \RegBank|Register[4][11]~q ;
wire \RegBank|Mux20~2_combout ;
wire \RegBank|Register[8][11]~q ;
wire \RegBank|Register[12][11]~q ;
wire \RegBank|Mux20~3_combout ;
wire \RegBank|Mux20~6_combout ;
wire \WriteData[12]~input_o ;
wire \RegBank|Register[8][12]~feeder_combout ;
wire \RegBank|Register[8][12]~q ;
wire \RegBank|Register[12][12]~q ;
wire \RegBank|Register~56_combout ;
wire \RegBank|Register[0][12]~q ;
wire \RegBank|Register[4][12]~q ;
wire \RegBank|Mux19~2_combout ;
wire \RegBank|Mux19~3_combout ;
wire \RegBank|Register[1][12]~q ;
wire \RegBank|Mux19~4_combout ;
wire \RegBank|Register[5][12]~q ;
wire \RegBank|Register[13][12]~q ;
wire \RegBank|Mux19~5_combout ;
wire \RegBank|Mux19~6_combout ;
wire \WriteData[13]~input_o ;
wire \RegBank|Register[5][13]~q ;
wire \RegBank|Register[1][13]~q ;
wire \RegBank|Mux18~4_combout ;
wire \RegBank|Register[13][13]~q ;
wire \RegBank|Mux18~5_combout ;
wire \RegBank|Register[12][13]~q ;
wire \RegBank|Register[8][13]~q ;
wire \RegBank|Register~57_combout ;
wire \RegBank|Register[0][13]~q ;
wire \RegBank|Register[4][13]~q ;
wire \RegBank|Mux18~2_combout ;
wire \RegBank|Mux18~3_combout ;
wire \RegBank|Mux18~6_combout ;
wire \WriteData[14]~input_o ;
wire \RegBank|Register[4][14]~q ;
wire \RegBank|Register~58_combout ;
wire \RegBank|Register[0][14]~q ;
wire \RegBank|Mux17~2_combout ;
wire \RegBank|Register[8][14]~q ;
wire \RegBank|Register[12][14]~q ;
wire \RegBank|Mux17~3_combout ;
wire \RegBank|Register[1][14]~q ;
wire \RegBank|Mux17~4_combout ;
wire \RegBank|Register[5][14]~q ;
wire \RegBank|Register[13][14]~q ;
wire \RegBank|Mux17~5_combout ;
wire \RegBank|Mux17~6_combout ;
wire \WriteData[15]~input_o ;
wire \RegBank|Register[12][15]~q ;
wire \RegBank|Register~59_combout ;
wire \RegBank|Register[0][15]~q ;
wire \RegBank|Register[4][15]~q ;
wire \RegBank|Mux16~2_combout ;
wire \RegBank|Register[8][15]~q ;
wire \RegBank|Mux16~3_combout ;
wire \RegBank|Register[1][15]~q ;
wire \RegBank|Mux16~4_combout ;
wire \RegBank|Register[13][15]~q ;
wire \RegBank|Register[5][15]~q ;
wire \RegBank|Mux16~5_combout ;
wire \RegBank|Mux16~6_combout ;
wire \WriteData[16]~input_o ;
wire \RegBank|Register[4][16]~q ;
wire \RegBank|Register~60_combout ;
wire \RegBank|Register[0][16]~q ;
wire \RegBank|Mux15~2_combout ;
wire \RegBank|Register[8][16]~q ;
wire \RegBank|Register[12][16]~q ;
wire \RegBank|Mux15~3_combout ;
wire \RegBank|Register[13][16]~q ;
wire \RegBank|Register[1][16]~q ;
wire \RegBank|Mux15~4_combout ;
wire \RegBank|Register[5][16]~q ;
wire \RegBank|Mux15~5_combout ;
wire \RegBank|Mux15~6_combout ;
wire \WriteData[17]~input_o ;
wire \RegBank|Register[5][17]~q ;
wire \RegBank|Register[1][17]~q ;
wire \RegBank|Mux14~4_combout ;
wire \RegBank|Register[13][17]~q ;
wire \RegBank|Mux14~5_combout ;
wire \RegBank|Register[12][17]~q ;
wire \RegBank|Register[8][17]~q ;
wire \RegBank|Register~61_combout ;
wire \RegBank|Register[0][17]~q ;
wire \RegBank|Register[4][17]~q ;
wire \RegBank|Mux14~2_combout ;
wire \RegBank|Mux14~3_combout ;
wire \RegBank|Mux14~6_combout ;
wire \WriteData[18]~input_o ;
wire \RegBank|Register[8][18]~q ;
wire \RegBank|Register[12][18]~q ;
wire \RegBank|Register~62_combout ;
wire \RegBank|Register[0][18]~q ;
wire \RegBank|Register[4][18]~q ;
wire \RegBank|Mux13~2_combout ;
wire \RegBank|Mux13~3_combout ;
wire \RegBank|Register[13][18]~q ;
wire \RegBank|Register[5][18]~q ;
wire \RegBank|Register[1][18]~q ;
wire \RegBank|Mux13~4_combout ;
wire \RegBank|Mux13~5_combout ;
wire \RegBank|Mux13~6_combout ;
wire \WriteData[19]~input_o ;
wire \RegBank|Register[12][19]~q ;
wire \RegBank|Register[8][19]~q ;
wire \RegBank|Register[4][19]~q ;
wire \RegBank|Register~63_combout ;
wire \RegBank|Register[0][19]~q ;
wire \RegBank|Mux12~2_combout ;
wire \RegBank|Mux12~3_combout ;
wire \RegBank|Register[5][19]~q ;
wire \RegBank|Register[13][19]~q ;
wire \RegBank|Register[1][19]~q ;
wire \RegBank|Mux12~4_combout ;
wire \RegBank|Mux12~5_combout ;
wire \RegBank|Mux12~6_combout ;
wire \WriteData[20]~input_o ;
wire \RegBank|Register~64_combout ;
wire \RegBank|Register[0][20]~q ;
wire \RegBank|Register[4][20]~q ;
wire \RegBank|Mux11~2_combout ;
wire \RegBank|Register[12][20]~q ;
wire \RegBank|Register[8][20]~feeder_combout ;
wire \RegBank|Register[8][20]~q ;
wire \RegBank|Mux11~3_combout ;
wire \RegBank|Register[13][20]~q ;
wire \RegBank|Register[1][20]~q ;
wire \RegBank|Mux11~4_combout ;
wire \RegBank|Register[5][20]~q ;
wire \RegBank|Mux11~5_combout ;
wire \RegBank|Mux11~6_combout ;
wire \WriteData[21]~input_o ;
wire \RegBank|Register[1][21]~q ;
wire \RegBank|Mux10~4_combout ;
wire \RegBank|Register[13][21]~q ;
wire \RegBank|Register[5][21]~q ;
wire \RegBank|Mux10~5_combout ;
wire \RegBank|Register[12][21]~q ;
wire \RegBank|Register[8][21]~q ;
wire \RegBank|Register~65_combout ;
wire \RegBank|Register[0][21]~q ;
wire \RegBank|Register[4][21]~q ;
wire \RegBank|Mux10~2_combout ;
wire \RegBank|Mux10~3_combout ;
wire \RegBank|Mux10~6_combout ;
wire \WriteData[22]~input_o ;
wire \RegBank|Register[13][22]~q ;
wire \RegBank|Register[5][22]~q ;
wire \RegBank|Register[1][22]~q ;
wire \RegBank|Mux9~4_combout ;
wire \RegBank|Mux9~5_combout ;
wire \RegBank|Register[8][22]~feeder_combout ;
wire \RegBank|Register[8][22]~q ;
wire \RegBank|Register[12][22]~q ;
wire \RegBank|Register[4][22]~q ;
wire \RegBank|Register~66_combout ;
wire \RegBank|Register[0][22]~q ;
wire \RegBank|Mux9~2_combout ;
wire \RegBank|Mux9~3_combout ;
wire \RegBank|Mux9~6_combout ;
wire \WriteData[23]~input_o ;
wire \RegBank|Register[12][23]~q ;
wire \RegBank|Register[8][23]~q ;
wire \RegBank|Register[4][23]~q ;
wire \RegBank|Register~67_combout ;
wire \RegBank|Register[0][23]~q ;
wire \RegBank|Mux8~2_combout ;
wire \RegBank|Mux8~3_combout ;
wire \RegBank|Register[1][23]~q ;
wire \RegBank|Mux8~4_combout ;
wire \RegBank|Register[5][23]~q ;
wire \RegBank|Register[13][23]~q ;
wire \RegBank|Mux8~5_combout ;
wire \RegBank|Mux8~6_combout ;
wire \WriteData[24]~input_o ;
wire \RegBank|Register[1][24]~q ;
wire \RegBank|Mux7~4_combout ;
wire \RegBank|Register[5][24]~q ;
wire \RegBank|Register[13][24]~q ;
wire \RegBank|Mux7~5_combout ;
wire \RegBank|Register[8][24]~q ;
wire \RegBank|Register[12][24]~q ;
wire \RegBank|Register~68_combout ;
wire \RegBank|Register[0][24]~q ;
wire \RegBank|Register[4][24]~q ;
wire \RegBank|Mux7~2_combout ;
wire \RegBank|Mux7~3_combout ;
wire \RegBank|Mux7~6_combout ;
wire \WriteData[25]~input_o ;
wire \RegBank|Register[1][25]~q ;
wire \RegBank|Mux6~4_combout ;
wire \RegBank|Register[5][25]~q ;
wire \RegBank|Register[13][25]~q ;
wire \RegBank|Mux6~5_combout ;
wire \RegBank|Register[4][25]~q ;
wire \RegBank|Register~69_combout ;
wire \RegBank|Register[0][25]~q ;
wire \RegBank|Mux6~2_combout ;
wire \RegBank|Register[8][25]~q ;
wire \RegBank|Register[12][25]~q ;
wire \RegBank|Mux6~3_combout ;
wire \RegBank|Mux6~6_combout ;
wire \WriteData[26]~input_o ;
wire \RegBank|Register[8][26]~q ;
wire \RegBank|Register[12][26]~q ;
wire \RegBank|Register[4][26]~q ;
wire \RegBank|Register~70_combout ;
wire \RegBank|Register[0][26]~q ;
wire \RegBank|Mux5~2_combout ;
wire \RegBank|Mux5~3_combout ;
wire \RegBank|Register[13][26]~q ;
wire \RegBank|Register[5][26]~q ;
wire \RegBank|Register[1][26]~q ;
wire \RegBank|Mux5~4_combout ;
wire \RegBank|Mux5~5_combout ;
wire \RegBank|Mux5~6_combout ;
wire \WriteData[27]~input_o ;
wire \RegBank|Register~71_combout ;
wire \RegBank|Register[0][27]~q ;
wire \RegBank|Register[4][27]~q ;
wire \RegBank|Mux4~2_combout ;
wire \RegBank|Register[8][27]~q ;
wire \RegBank|Register[12][27]~q ;
wire \RegBank|Mux4~3_combout ;
wire \RegBank|Register[5][27]~q ;
wire \RegBank|Register[13][27]~q ;
wire \RegBank|Register[1][27]~q ;
wire \RegBank|Mux4~4_combout ;
wire \RegBank|Mux4~5_combout ;
wire \RegBank|Mux4~6_combout ;
wire \WriteData[28]~input_o ;
wire \RegBank|Register[8][28]~q ;
wire \RegBank|Register[12][28]~q ;
wire \RegBank|Register~72_combout ;
wire \RegBank|Register[0][28]~q ;
wire \RegBank|Register[4][28]~q ;
wire \RegBank|Mux3~2_combout ;
wire \RegBank|Mux3~3_combout ;
wire \RegBank|Register[13][28]~q ;
wire \RegBank|Register[1][28]~q ;
wire \RegBank|Mux3~4_combout ;
wire \RegBank|Register[5][28]~q ;
wire \RegBank|Mux3~5_combout ;
wire \RegBank|Mux3~6_combout ;
wire \WriteData[29]~input_o ;
wire \RegBank|Register[12][29]~q ;
wire \RegBank|Register[8][29]~q ;
wire \RegBank|Register~73_combout ;
wire \RegBank|Register[0][29]~q ;
wire \RegBank|Register[4][29]~q ;
wire \RegBank|Mux2~2_combout ;
wire \RegBank|Mux2~3_combout ;
wire \RegBank|Register[1][29]~q ;
wire \RegBank|Mux2~4_combout ;
wire \RegBank|Register[5][29]~q ;
wire \RegBank|Register[13][29]~q ;
wire \RegBank|Mux2~5_combout ;
wire \RegBank|Mux2~6_combout ;
wire \WriteData[30]~input_o ;
wire \RegBank|Register~74_combout ;
wire \RegBank|Register[0][30]~q ;
wire \RegBank|Register[4][30]~q ;
wire \RegBank|Mux1~2_combout ;
wire \RegBank|Register[12][30]~q ;
wire \RegBank|Register[8][30]~feeder_combout ;
wire \RegBank|Register[8][30]~q ;
wire \RegBank|Mux1~3_combout ;
wire \RegBank|Register[13][30]~q ;
wire \RegBank|Register[1][30]~q ;
wire \RegBank|Mux1~4_combout ;
wire \RegBank|Register[5][30]~q ;
wire \RegBank|Mux1~5_combout ;
wire \RegBank|Mux1~6_combout ;
wire \WriteData[31]~input_o ;
wire \RegBank|Register[1][31]~q ;
wire \RegBank|Mux0~4_combout ;
wire \RegBank|Register[13][31]~q ;
wire \RegBank|Register[5][31]~feeder_combout ;
wire \RegBank|Register[5][31]~q ;
wire \RegBank|Mux0~5_combout ;
wire \RegBank|Register[4][31]~q ;
wire \RegBank|Register~75_combout ;
wire \RegBank|Register[0][31]~q ;
wire \RegBank|Mux0~2_combout ;
wire \RegBank|Register[8][31]~q ;
wire \RegBank|Register[12][31]~q ;
wire \RegBank|Mux0~3_combout ;
wire \RegBank|Mux0~6_combout ;
wire \UC|Selector1~5_combout ;
wire \UC|Selector1~6_combout ;
wire \UC|Selector1~4_combout ;
wire \RegBank|Decoder0~44_combout ;
wire \RegBank|Decoder0~63_combout ;
wire \RegBank|Register[3][31]~92_combout ;
wire \RegBank|Register[3][0]~q ;
wire \RegBank|Decoder0~26_combout ;
wire \RegBank|Decoder0~61_combout ;
wire \RegBank|Register[7][31]~91_combout ;
wire \RegBank|Register[7][0]~q ;
wire \MUXULA|out[0]~10_combout ;
wire \MUXULA|out[0]~11_combout ;
wire \RegBank|Register[6][31]~16_combout ;
wire \RegBank|Register[6][31]~98_combout ;
wire \RegBank|Register[6][0]~q ;
wire \RegBank|Register[2][31]~33_combout ;
wire \RegBank|Register[2][31]~99_combout ;
wire \RegBank|Register[2][0]~q ;
wire \MUXULA|out[0]~12_combout ;
wire \MUXULA|out[0]~13_combout ;
wire \MUXULA|out[0]~14_combout ;
wire \RegBank|Decoder0~55_combout ;
wire \RegBank|Decoder0~56_combout ;
wire \RegBank|Decoder0~57_combout ;
wire \RegBank|Register[10][31]~90_combout ;
wire \RegBank|Register[10][0]~q ;
wire \MUXULA|out[0]~8_combout ;
wire \RegBank|Decoder0~17_combout ;
wire \RegBank|Decoder0~60_combout ;
wire \RegBank|Register[14][31]~89_combout ;
wire \RegBank|Register[14][0]~q ;
wire \MUXULA|out[0]~9_combout ;
wire \RegBank|Decoder0~58_combout ;
wire \RegBank|Register[11][31]~94_combout ;
wire \RegBank|Register[11][0]~q ;
wire \RegBank|Decoder0~54_combout ;
wire \RegBank|Register[15][31]~93_combout ;
wire \RegBank|Register[15][0]~q ;
wire \MUXULA|out[0]~15_combout ;
wire \MUXULA|out[0]~16_combout ;
wire \MUXULA|out[0]~17_combout ;
wire \RegBank|Register[16][31]~96_combout ;
wire \RegBank|Register[28][31]~85_combout ;
wire \RegBank|Register[28][0]~q ;
wire \RegBank|Register[20][31]~87_combout ;
wire \RegBank|Register[20][0]~q ;
wire \RegBank|Register[21][31]~86_combout ;
wire \RegBank|Register[21][0]~q ;
wire \MUXULA|out[0]~5_combout ;
wire \RegBank|Register[29][31]~88_combout ;
wire \RegBank|Register[29][0]~q ;
wire \MUXULA|out[0]~6_combout ;
wire \RegBank|Register[26][31]~83_combout ;
wire \RegBank|Register[26][0]~q ;
wire \MUXULA|out[0]~2_combout ;
wire \RegBank|Register[27][31]~84_combout ;
wire \RegBank|Register[27][0]~q ;
wire \RegBank|Register[19][31]~82_combout ;
wire \RegBank|Register[19][0]~q ;
wire \MUXULA|out[0]~3_combout ;
wire \RegBank|Decoder0~62_combout ;
wire \RegBank|Register[22][31]~80_combout ;
wire \RegBank|Register[22][0]~q ;
wire \RegBank|Register[23][31]~79_combout ;
wire \RegBank|Register[23][0]~q ;
wire \MUXULA|out[0]~0_combout ;
wire \RegBank|Register[31][31]~81_combout ;
wire \RegBank|Register[31][0]~q ;
wire \RegBank|Register[30][31]~78_combout ;
wire \RegBank|Register[30][0]~q ;
wire \MUXULA|out[0]~1_combout ;
wire \MUXULA|out[0]~4_combout ;
wire \RegBank|Register[16][31]~77_combout ;
wire \RegBank|Register[16][0]~q ;
wire \RegBank|Register[17][31]~76_combout ;
wire \RegBank|Register[17][0]~q ;
wire \MUXULA|out[0]~650_combout ;
wire \MUXULA|out[0]~7_combout ;
wire \MUXULA|out[0]~18_combout ;
wire \MUXULA|out[0]~19_combout ;
wire \Data[0]~input_o ;
wire \ULA|Add0~0_combout ;
wire \Data[1]~input_o ;
wire \RegBank|Register[7][1]~q ;
wire \RegBank|Register[3][1]~q ;
wire \MUXULA|out[1]~28_combout ;
wire \MUXULA|out[1]~29_combout ;
wire \RegBank|Register[11][1]~q ;
wire \MUXULA|out[1]~35_combout ;
wire \RegBank|Register[15][1]~q ;
wire \MUXULA|out[1]~36_combout ;
wire \RegBank|Register[2][1]~q ;
wire \MUXULA|out[1]~32_combout ;
wire \RegBank|Register[6][1]~q ;
wire \MUXULA|out[1]~33_combout ;
wire \RegBank|Register[14][1]~q ;
wire \RegBank|Register[10][1]~q ;
wire \MUXULA|out[1]~30_combout ;
wire \MUXULA|out[1]~31_combout ;
wire \MUXULA|out[1]~34_combout ;
wire \MUXULA|out[1]~37_combout ;
wire \RegBank|Register[20][1]~q ;
wire \RegBank|Register[28][1]~q ;
wire \MUXULA|out[1]~25_combout ;
wire \RegBank|Register[21][1]~q ;
wire \RegBank|Register[29][1]~q ;
wire \MUXULA|out[1]~26_combout ;
wire \RegBank|Register[26][1]~q ;
wire \RegBank|Register[27][1]~q ;
wire \RegBank|Register[19][1]~q ;
wire \MUXULA|out[1]~22_combout ;
wire \MUXULA|out[1]~23_combout ;
wire \RegBank|Register[30][1]~feeder_combout ;
wire \RegBank|Register[30][1]~q ;
wire \RegBank|Register[22][1]~q ;
wire \MUXULA|out[1]~20_combout ;
wire \RegBank|Register[23][1]~q ;
wire \RegBank|Register[31][1]~q ;
wire \MUXULA|out[1]~21_combout ;
wire \MUXULA|out[1]~24_combout ;
wire \RegBank|Register[16][1]~q ;
wire \RegBank|Register[17][1]~q ;
wire \MUXULA|out[1]~649_combout ;
wire \MUXULA|out[1]~27_combout ;
wire \MUXULA|out[1]~38_combout ;
wire \MUXULA|out[1]~39_combout ;
wire \ULA|Add0~1 ;
wire \ULA|Add0~2_combout ;
wire \Data[2]~input_o ;
wire \RegBank|Register[6][2]~q ;
wire \RegBank|Register[2][2]~q ;
wire \MUXULA|out[2]~52_combout ;
wire \MUXULA|out[2]~53_combout ;
wire \RegBank|Register[3][2]~q ;
wire \RegBank|Register[7][2]~feeder_combout ;
wire \RegBank|Register[7][2]~q ;
wire \MUXULA|out[2]~50_combout ;
wire \MUXULA|out[2]~51_combout ;
wire \MUXULA|out[2]~54_combout ;
wire \RegBank|Register[10][2]~q ;
wire \MUXULA|out[2]~48_combout ;
wire \RegBank|Register[14][2]~q ;
wire \MUXULA|out[2]~49_combout ;
wire \RegBank|Register[11][2]~q ;
wire \RegBank|Register[15][2]~q ;
wire \MUXULA|out[2]~55_combout ;
wire \MUXULA|out[2]~56_combout ;
wire \MUXULA|out[2]~57_combout ;
wire \RegBank|Register[21][2]~q ;
wire \RegBank|Register[20][2]~q ;
wire \MUXULA|out[2]~45_combout ;
wire \RegBank|Register[29][2]~q ;
wire \RegBank|Register[28][2]~q ;
wire \MUXULA|out[2]~46_combout ;
wire \RegBank|Register[17][2]~q ;
wire \RegBank|Register[16][2]~q ;
wire \MUXULA|out[2]~648_combout ;
wire \RegBank|Register[26][2]~q ;
wire \MUXULA|out[2]~42_combout ;
wire \RegBank|Register[27][2]~q ;
wire \RegBank|Register[19][2]~q ;
wire \MUXULA|out[2]~43_combout ;
wire \RegBank|Register[30][2]~feeder_combout ;
wire \RegBank|Register[30][2]~q ;
wire \RegBank|Register[22][2]~q ;
wire \RegBank|Register[23][2]~q ;
wire \MUXULA|out[2]~40_combout ;
wire \RegBank|Register[31][2]~q ;
wire \MUXULA|out[2]~41_combout ;
wire \MUXULA|out[2]~44_combout ;
wire \MUXULA|out[2]~47_combout ;
wire \MUXULA|out[2]~58_combout ;
wire \MUXULA|out[2]~59_combout ;
wire \ULA|Add0~3 ;
wire \ULA|Add0~4_combout ;
wire \RegBank|Register[3][3]~q ;
wire \MUXULA|out[3]~68_combout ;
wire \RegBank|Register[7][3]~q ;
wire \MUXULA|out[3]~69_combout ;
wire \RegBank|Register[10][3]~q ;
wire \RegBank|Register[14][3]~q ;
wire \MUXULA|out[3]~70_combout ;
wire \MUXULA|out[3]~71_combout ;
wire \RegBank|Register[2][3]~q ;
wire \MUXULA|out[3]~72_combout ;
wire \RegBank|Register[6][3]~q ;
wire \MUXULA|out[3]~73_combout ;
wire \MUXULA|out[3]~74_combout ;
wire \RegBank|Register[15][3]~q ;
wire \RegBank|Register[11][3]~q ;
wire \MUXULA|out[3]~75_combout ;
wire \MUXULA|out[3]~76_combout ;
wire \MUXULA|out[3]~77_combout ;
wire \RegBank|Register[21][3]~feeder_combout ;
wire \RegBank|Register[21][3]~q ;
wire \RegBank|Register[29][3]~q ;
wire \RegBank|Register[20][3]~q ;
wire \RegBank|Register[28][3]~q ;
wire \MUXULA|out[3]~65_combout ;
wire \MUXULA|out[3]~66_combout ;
wire \RegBank|Register[16][3]~q ;
wire \RegBank|Register[17][3]~q ;
wire \MUXULA|out[3]~647_combout ;
wire \RegBank|Register[26][3]~feeder_combout ;
wire \RegBank|Register[26][3]~q ;
wire \RegBank|Register[27][3]~q ;
wire \RegBank|Register[19][3]~q ;
wire \MUXULA|out[3]~62_combout ;
wire \MUXULA|out[3]~63_combout ;
wire \RegBank|Register[22][3]~q ;
wire \RegBank|Register[30][3]~q ;
wire \MUXULA|out[3]~60_combout ;
wire \RegBank|Register[31][3]~q ;
wire \RegBank|Register[23][3]~q ;
wire \MUXULA|out[3]~61_combout ;
wire \MUXULA|out[3]~64_combout ;
wire \MUXULA|out[3]~67_combout ;
wire \MUXULA|out[3]~78_combout ;
wire \MUXULA|out[3]~79_combout ;
wire \Data[3]~input_o ;
wire \ULA|Add0~5 ;
wire \ULA|Add0~6_combout ;
wire \Data[4]~input_o ;
wire \RegBank|Register[14][4]~q ;
wire \RegBank|Register[10][4]~q ;
wire \MUXULA|out[4]~88_combout ;
wire \MUXULA|out[4]~89_combout ;
wire \RegBank|Register[2][4]~q ;
wire \MUXULA|out[4]~92_combout ;
wire \RegBank|Register[6][4]~q ;
wire \MUXULA|out[4]~93_combout ;
wire \RegBank|Register[3][4]~q ;
wire \RegBank|Register[7][4]~feeder_combout ;
wire \RegBank|Register[7][4]~q ;
wire \MUXULA|out[4]~90_combout ;
wire \MUXULA|out[4]~91_combout ;
wire \MUXULA|out[4]~94_combout ;
wire \RegBank|Register[11][4]~q ;
wire \RegBank|Register[15][4]~q ;
wire \MUXULA|out[4]~95_combout ;
wire \MUXULA|out[4]~96_combout ;
wire \MUXULA|out[4]~97_combout ;
wire \RegBank|Register[16][4]~q ;
wire \RegBank|Register[17][4]~feeder_combout ;
wire \RegBank|Register[17][4]~q ;
wire \MUXULA|out[4]~646_combout ;
wire \RegBank|Register[28][4]~q ;
wire \RegBank|Register[21][4]~q ;
wire \RegBank|Register[20][4]~q ;
wire \MUXULA|out[4]~85_combout ;
wire \RegBank|Register[29][4]~q ;
wire \MUXULA|out[4]~86_combout ;
wire \RegBank|Register[26][4]~q ;
wire \MUXULA|out[4]~82_combout ;
wire \RegBank|Register[19][4]~q ;
wire \RegBank|Register[27][4]~q ;
wire \MUXULA|out[4]~83_combout ;
wire \RegBank|Register[22][4]~q ;
wire \RegBank|Register[23][4]~q ;
wire \MUXULA|out[4]~80_combout ;
wire \RegBank|Register[31][4]~q ;
wire \RegBank|Register[30][4]~feeder_combout ;
wire \RegBank|Register[30][4]~q ;
wire \MUXULA|out[4]~81_combout ;
wire \MUXULA|out[4]~84_combout ;
wire \MUXULA|out[4]~87_combout ;
wire \MUXULA|out[4]~98_combout ;
wire \MUXULA|out[4]~99_combout ;
wire \ULA|Add0~7 ;
wire \ULA|Add0~8_combout ;
wire \RegBank|Register[7][5]~q ;
wire \RegBank|Register[3][5]~q ;
wire \MUXULA|out[5]~108_combout ;
wire \MUXULA|out[5]~109_combout ;
wire \RegBank|Register[15][5]~q ;
wire \RegBank|Register[11][5]~q ;
wire \MUXULA|out[5]~115_combout ;
wire \MUXULA|out[5]~116_combout ;
wire \RegBank|Register[6][5]~q ;
wire \RegBank|Register[2][5]~q ;
wire \MUXULA|out[5]~112_combout ;
wire \MUXULA|out[5]~113_combout ;
wire \RegBank|Register[10][5]~q ;
wire \RegBank|Register[14][5]~feeder_combout ;
wire \RegBank|Register[14][5]~q ;
wire \MUXULA|out[5]~110_combout ;
wire \MUXULA|out[5]~111_combout ;
wire \MUXULA|out[5]~114_combout ;
wire \MUXULA|out[5]~117_combout ;
wire \RegBank|Register[16][5]~q ;
wire \RegBank|Register[17][5]~feeder_combout ;
wire \RegBank|Register[17][5]~q ;
wire \MUXULA|out[5]~645_combout ;
wire \RegBank|Register[20][5]~q ;
wire \RegBank|Register[28][5]~q ;
wire \MUXULA|out[5]~105_combout ;
wire \RegBank|Register[29][5]~q ;
wire \RegBank|Register[21][5]~q ;
wire \MUXULA|out[5]~106_combout ;
wire \RegBank|Register[19][5]~q ;
wire \MUXULA|out[5]~102_combout ;
wire \RegBank|Register[27][5]~q ;
wire \RegBank|Register[26][5]~q ;
wire \MUXULA|out[5]~103_combout ;
wire \RegBank|Register[23][5]~q ;
wire \RegBank|Register[31][5]~q ;
wire \RegBank|Register[22][5]~q ;
wire \RegBank|Register[30][5]~q ;
wire \MUXULA|out[5]~100_combout ;
wire \MUXULA|out[5]~101_combout ;
wire \MUXULA|out[5]~104_combout ;
wire \MUXULA|out[5]~107_combout ;
wire \MUXULA|out[5]~118_combout ;
wire \MUXULA|out[5]~119_combout ;
wire \Data[5]~input_o ;
wire \ULA|Add0~9 ;
wire \ULA|Add0~10_combout ;
wire \RegBank|Register[20][6]~q ;
wire \RegBank|Register[21][6]~q ;
wire \MUXULA|out[6]~125_combout ;
wire \RegBank|Register[29][6]~q ;
wire \RegBank|Register[28][6]~q ;
wire \MUXULA|out[6]~126_combout ;
wire \RegBank|Register[16][6]~q ;
wire \RegBank|Register[17][6]~q ;
wire \MUXULA|out[6]~644_combout ;
wire \RegBank|Register[26][6]~q ;
wire \MUXULA|out[6]~122_combout ;
wire \RegBank|Register[19][6]~q ;
wire \RegBank|Register[27][6]~q ;
wire \MUXULA|out[6]~123_combout ;
wire \RegBank|Register[23][6]~q ;
wire \RegBank|Register[22][6]~q ;
wire \MUXULA|out[6]~120_combout ;
wire \RegBank|Register[31][6]~q ;
wire \RegBank|Register[30][6]~feeder_combout ;
wire \RegBank|Register[30][6]~q ;
wire \MUXULA|out[6]~121_combout ;
wire \MUXULA|out[6]~124_combout ;
wire \MUXULA|out[6]~127_combout ;
wire \RegBank|Register[3][6]~q ;
wire \RegBank|Register[7][6]~feeder_combout ;
wire \RegBank|Register[7][6]~q ;
wire \MUXULA|out[6]~130_combout ;
wire \MUXULA|out[6]~131_combout ;
wire \RegBank|Register[2][6]~q ;
wire \MUXULA|out[6]~132_combout ;
wire \RegBank|Register[6][6]~q ;
wire \MUXULA|out[6]~133_combout ;
wire \MUXULA|out[6]~134_combout ;
wire \RegBank|Register[14][6]~q ;
wire \RegBank|Register[10][6]~q ;
wire \MUXULA|out[6]~128_combout ;
wire \MUXULA|out[6]~129_combout ;
wire \RegBank|Register[11][6]~q ;
wire \RegBank|Register[15][6]~q ;
wire \MUXULA|out[6]~135_combout ;
wire \MUXULA|out[6]~136_combout ;
wire \MUXULA|out[6]~137_combout ;
wire \MUXULA|out[6]~138_combout ;
wire \MUXULA|out[6]~139_combout ;
wire \Data[6]~input_o ;
wire \ULA|Add0~11 ;
wire \ULA|Add0~12_combout ;
wire \Data[7]~input_o ;
wire \RegBank|Register[26][7]~q ;
wire \RegBank|Register[27][7]~q ;
wire \RegBank|Register[19][7]~q ;
wire \MUXULA|out[7]~142_combout ;
wire \MUXULA|out[7]~143_combout ;
wire \RegBank|Register[23][7]~q ;
wire \RegBank|Register[31][7]~q ;
wire \RegBank|Register[30][7]~feeder_combout ;
wire \RegBank|Register[30][7]~q ;
wire \RegBank|Register[22][7]~q ;
wire \MUXULA|out[7]~140_combout ;
wire \MUXULA|out[7]~141_combout ;
wire \MUXULA|out[7]~144_combout ;
wire \RegBank|Register[16][7]~q ;
wire \RegBank|Register[17][7]~q ;
wire \MUXULA|out[7]~643_combout ;
wire \RegBank|Register[21][7]~q ;
wire \RegBank|Register[29][7]~q ;
wire \RegBank|Register[28][7]~q ;
wire \RegBank|Register[20][7]~q ;
wire \MUXULA|out[7]~145_combout ;
wire \MUXULA|out[7]~146_combout ;
wire \MUXULA|out[7]~147_combout ;
wire \RegBank|Register[7][7]~q ;
wire \RegBank|Register[3][7]~q ;
wire \MUXULA|out[7]~148_combout ;
wire \MUXULA|out[7]~149_combout ;
wire \RegBank|Register[15][7]~q ;
wire \RegBank|Register[11][7]~q ;
wire \MUXULA|out[7]~155_combout ;
wire \MUXULA|out[7]~156_combout ;
wire \RegBank|Register[10][7]~q ;
wire \RegBank|Register[14][7]~q ;
wire \MUXULA|out[7]~150_combout ;
wire \MUXULA|out[7]~151_combout ;
wire \RegBank|Register[2][7]~q ;
wire \MUXULA|out[7]~152_combout ;
wire \RegBank|Register[6][7]~q ;
wire \MUXULA|out[7]~153_combout ;
wire \MUXULA|out[7]~154_combout ;
wire \MUXULA|out[7]~157_combout ;
wire \MUXULA|out[7]~158_combout ;
wire \ULA|Add0~13 ;
wire \ULA|Add0~14_combout ;
wire \RegBank|Register[26][8]~q ;
wire \MUXULA|out[8]~161_combout ;
wire \RegBank|Register[19][8]~q ;
wire \RegBank|Register[27][8]~q ;
wire \MUXULA|out[8]~162_combout ;
wire \RegBank|Register[23][8]~feeder_combout ;
wire \RegBank|Register[23][8]~q ;
wire \RegBank|Register[22][8]~q ;
wire \MUXULA|out[8]~159_combout ;
wire \RegBank|Register[31][8]~q ;
wire \RegBank|Register[30][8]~feeder_combout ;
wire \RegBank|Register[30][8]~q ;
wire \MUXULA|out[8]~160_combout ;
wire \MUXULA|out[8]~163_combout ;
wire \RegBank|Register[28][8]~q ;
wire \RegBank|Register[20][8]~q ;
wire \RegBank|Register[21][8]~q ;
wire \MUXULA|out[8]~164_combout ;
wire \RegBank|Register[29][8]~q ;
wire \MUXULA|out[8]~165_combout ;
wire \RegBank|Register[16][8]~q ;
wire \RegBank|Register[17][8]~q ;
wire \MUXULA|out[8]~642_combout ;
wire \MUXULA|out[8]~166_combout ;
wire \RegBank|Register[14][8]~q ;
wire \RegBank|Register[10][8]~q ;
wire \MUXULA|out[8]~167_combout ;
wire \MUXULA|out[8]~168_combout ;
wire \RegBank|Register[11][8]~q ;
wire \RegBank|Register[15][8]~q ;
wire \MUXULA|out[8]~174_combout ;
wire \MUXULA|out[8]~175_combout ;
wire \RegBank|Register[6][8]~q ;
wire \RegBank|Register[2][8]~q ;
wire \MUXULA|out[8]~171_combout ;
wire \MUXULA|out[8]~172_combout ;
wire \RegBank|Register[3][8]~q ;
wire \RegBank|Register[7][8]~q ;
wire \MUXULA|out[8]~169_combout ;
wire \MUXULA|out[8]~170_combout ;
wire \MUXULA|out[8]~173_combout ;
wire \MUXULA|out[8]~176_combout ;
wire \MUXULA|out[8]~177_combout ;
wire \Data[8]~input_o ;
wire \ULA|Add0~15 ;
wire \ULA|Add0~16_combout ;
wire \RegBank|Register[21][9]~q ;
wire \RegBank|Register[29][9]~q ;
wire \RegBank|Register[20][9]~q ;
wire \RegBank|Register[28][9]~q ;
wire \MUXULA|out[9]~183_combout ;
wire \MUXULA|out[9]~184_combout ;
wire \RegBank|Register[17][9]~q ;
wire \RegBank|Register[16][9]~q ;
wire \MUXULA|out[9]~641_combout ;
wire \RegBank|Register[26][9]~q ;
wire \RegBank|Register[19][9]~q ;
wire \MUXULA|out[9]~180_combout ;
wire \RegBank|Register[27][9]~q ;
wire \MUXULA|out[9]~181_combout ;
wire \RegBank|Register[30][9]~q ;
wire \RegBank|Register[22][9]~q ;
wire \MUXULA|out[9]~178_combout ;
wire \RegBank|Register[31][9]~q ;
wire \RegBank|Register[23][9]~feeder_combout ;
wire \RegBank|Register[23][9]~q ;
wire \MUXULA|out[9]~179_combout ;
wire \MUXULA|out[9]~182_combout ;
wire \MUXULA|out[9]~185_combout ;
wire \RegBank|Register[2][9]~q ;
wire \MUXULA|out[9]~190_combout ;
wire \RegBank|Register[6][9]~q ;
wire \MUXULA|out[9]~191_combout ;
wire \RegBank|Register[14][9]~feeder_combout ;
wire \RegBank|Register[14][9]~q ;
wire \RegBank|Register[10][9]~q ;
wire \MUXULA|out[9]~188_combout ;
wire \MUXULA|out[9]~189_combout ;
wire \MUXULA|out[9]~192_combout ;
wire \RegBank|Register[15][9]~q ;
wire \RegBank|Register[11][9]~q ;
wire \MUXULA|out[9]~193_combout ;
wire \MUXULA|out[9]~194_combout ;
wire \RegBank|Register[7][9]~q ;
wire \RegBank|Register[3][9]~q ;
wire \MUXULA|out[9]~186_combout ;
wire \MUXULA|out[9]~187_combout ;
wire \MUXULA|out[9]~195_combout ;
wire \MUXULA|out[9]~196_combout ;
wire \Data[9]~input_o ;
wire \ULA|Add0~17 ;
wire \ULA|Add0~18_combout ;
wire \Data[10]~input_o ;
wire \RegBank|Register[20][10]~q ;
wire \RegBank|Register[21][10]~q ;
wire \MUXULA|out[10]~202_combout ;
wire \RegBank|Register[29][10]~q ;
wire \RegBank|Register[28][10]~feeder_combout ;
wire \RegBank|Register[28][10]~q ;
wire \MUXULA|out[10]~203_combout ;
wire \RegBank|Register[16][10]~q ;
wire \RegBank|Register[17][10]~q ;
wire \MUXULA|out[10]~640_combout ;
wire \RegBank|Register[19][10]~q ;
wire \RegBank|Register[27][10]~q ;
wire \RegBank|Register[26][10]~q ;
wire \MUXULA|out[10]~199_combout ;
wire \MUXULA|out[10]~200_combout ;
wire \RegBank|Register[30][10]~q ;
wire \RegBank|Register[31][10]~q ;
wire \RegBank|Register[23][10]~feeder_combout ;
wire \RegBank|Register[23][10]~q ;
wire \RegBank|Register[22][10]~q ;
wire \MUXULA|out[10]~197_combout ;
wire \MUXULA|out[10]~198_combout ;
wire \MUXULA|out[10]~201_combout ;
wire \MUXULA|out[10]~204_combout ;
wire \RegBank|Register[2][10]~q ;
wire \MUXULA|out[10]~209_combout ;
wire \RegBank|Register[6][10]~q ;
wire \MUXULA|out[10]~210_combout ;
wire \RegBank|Register[3][10]~q ;
wire \RegBank|Register[7][10]~feeder_combout ;
wire \RegBank|Register[7][10]~q ;
wire \MUXULA|out[10]~207_combout ;
wire \MUXULA|out[10]~208_combout ;
wire \MUXULA|out[10]~211_combout ;
wire \RegBank|Register[11][10]~q ;
wire \RegBank|Register[15][10]~q ;
wire \MUXULA|out[10]~212_combout ;
wire \MUXULA|out[10]~213_combout ;
wire \RegBank|Register[14][10]~feeder_combout ;
wire \RegBank|Register[14][10]~q ;
wire \RegBank|Register[10][10]~q ;
wire \MUXULA|out[10]~205_combout ;
wire \MUXULA|out[10]~206_combout ;
wire \MUXULA|out[10]~214_combout ;
wire \MUXULA|out[10]~215_combout ;
wire \ULA|Add0~19 ;
wire \ULA|Add0~20_combout ;
wire \RegBank|Register[15][11]~q ;
wire \RegBank|Register[11][11]~q ;
wire \MUXULA|out[11]~231_combout ;
wire \MUXULA|out[11]~232_combout ;
wire \RegBank|Register[14][11]~q ;
wire \RegBank|Register[10][11]~q ;
wire \MUXULA|out[11]~226_combout ;
wire \MUXULA|out[11]~227_combout ;
wire \RegBank|Register[2][11]~q ;
wire \MUXULA|out[11]~228_combout ;
wire \RegBank|Register[6][11]~q ;
wire \MUXULA|out[11]~229_combout ;
wire \MUXULA|out[11]~230_combout ;
wire \RegBank|Register[3][11]~q ;
wire \MUXULA|out[11]~224_combout ;
wire \RegBank|Register[7][11]~q ;
wire \MUXULA|out[11]~225_combout ;
wire \MUXULA|out[11]~233_combout ;
wire \RegBank|Register[26][11]~feeder_combout ;
wire \RegBank|Register[26][11]~q ;
wire \RegBank|Register[19][11]~q ;
wire \MUXULA|out[11]~218_combout ;
wire \RegBank|Register[27][11]~q ;
wire \MUXULA|out[11]~219_combout ;
wire \RegBank|Register[23][11]~q ;
wire \RegBank|Register[31][11]~q ;
wire \RegBank|Register[30][11]~q ;
wire \RegBank|Register[22][11]~q ;
wire \MUXULA|out[11]~216_combout ;
wire \MUXULA|out[11]~217_combout ;
wire \MUXULA|out[11]~220_combout ;
wire \RegBank|Register[17][11]~q ;
wire \RegBank|Register[16][11]~q ;
wire \MUXULA|out[11]~639_combout ;
wire \RegBank|Register[20][11]~q ;
wire \RegBank|Register[28][11]~q ;
wire \MUXULA|out[11]~221_combout ;
wire \RegBank|Register[29][11]~q ;
wire \RegBank|Register[21][11]~q ;
wire \MUXULA|out[11]~222_combout ;
wire \MUXULA|out[11]~223_combout ;
wire \MUXULA|out[11]~234_combout ;
wire \MUXULA|out[11]~235_combout ;
wire \Data[11]~input_o ;
wire \ULA|Add0~21 ;
wire \ULA|Add0~22_combout ;
wire \RegBank|Register[17][12]~q ;
wire \RegBank|Register[16][12]~q ;
wire \MUXULA|out[12]~638_combout ;
wire \RegBank|Register[26][12]~q ;
wire \MUXULA|out[12]~238_combout ;
wire \RegBank|Register[27][12]~q ;
wire \RegBank|Register[19][12]~q ;
wire \MUXULA|out[12]~239_combout ;
wire \RegBank|Register[23][12]~q ;
wire \RegBank|Register[22][12]~q ;
wire \MUXULA|out[12]~236_combout ;
wire \RegBank|Register[31][12]~q ;
wire \RegBank|Register[30][12]~q ;
wire \MUXULA|out[12]~237_combout ;
wire \MUXULA|out[12]~240_combout ;
wire \RegBank|Register[20][12]~q ;
wire \RegBank|Register[21][12]~q ;
wire \MUXULA|out[12]~241_combout ;
wire \RegBank|Register[29][12]~q ;
wire \RegBank|Register[28][12]~q ;
wire \MUXULA|out[12]~242_combout ;
wire \MUXULA|out[12]~243_combout ;
wire \RegBank|Register[11][12]~q ;
wire \RegBank|Register[15][12]~q ;
wire \MUXULA|out[12]~251_combout ;
wire \MUXULA|out[12]~252_combout ;
wire \RegBank|Register[2][12]~q ;
wire \MUXULA|out[12]~248_combout ;
wire \RegBank|Register[6][12]~q ;
wire \MUXULA|out[12]~249_combout ;
wire \RegBank|Register[3][12]~q ;
wire \RegBank|Register[7][12]~feeder_combout ;
wire \RegBank|Register[7][12]~q ;
wire \MUXULA|out[12]~246_combout ;
wire \MUXULA|out[12]~247_combout ;
wire \MUXULA|out[12]~250_combout ;
wire \RegBank|Register[14][12]~q ;
wire \RegBank|Register[10][12]~q ;
wire \MUXULA|out[12]~244_combout ;
wire \MUXULA|out[12]~245_combout ;
wire \MUXULA|out[12]~253_combout ;
wire \MUXULA|out[12]~254_combout ;
wire \MUXULA|out[12]~255_combout ;
wire \Data[12]~input_o ;
wire \ULA|Add0~23 ;
wire \ULA|Add0~24_combout ;
wire \RegBank|Register[30][13]~feeder_combout ;
wire \RegBank|Register[30][13]~q ;
wire \RegBank|Register[22][13]~q ;
wire \MUXULA|out[13]~256_combout ;
wire \RegBank|Register[23][13]~q ;
wire \RegBank|Register[31][13]~q ;
wire \MUXULA|out[13]~257_combout ;
wire \RegBank|Register[26][13]~feeder_combout ;
wire \RegBank|Register[26][13]~q ;
wire \RegBank|Register[27][13]~q ;
wire \RegBank|Register[19][13]~q ;
wire \MUXULA|out[13]~258_combout ;
wire \MUXULA|out[13]~259_combout ;
wire \MUXULA|out[13]~260_combout ;
wire \RegBank|Register[17][13]~q ;
wire \RegBank|Register[16][13]~q ;
wire \MUXULA|out[13]~637_combout ;
wire \RegBank|Register[21][13]~q ;
wire \RegBank|Register[29][13]~q ;
wire \RegBank|Register[20][13]~q ;
wire \RegBank|Register[28][13]~q ;
wire \MUXULA|out[13]~261_combout ;
wire \MUXULA|out[13]~262_combout ;
wire \MUXULA|out[13]~263_combout ;
wire \RegBank|Register[7][13]~q ;
wire \RegBank|Register[3][13]~q ;
wire \MUXULA|out[13]~264_combout ;
wire \MUXULA|out[13]~265_combout ;
wire \RegBank|Register[2][13]~q ;
wire \MUXULA|out[13]~268_combout ;
wire \RegBank|Register[6][13]~q ;
wire \MUXULA|out[13]~269_combout ;
wire \RegBank|Register[10][13]~q ;
wire \RegBank|Register[14][13]~q ;
wire \MUXULA|out[13]~266_combout ;
wire \MUXULA|out[13]~267_combout ;
wire \MUXULA|out[13]~270_combout ;
wire \RegBank|Register[11][13]~q ;
wire \MUXULA|out[13]~271_combout ;
wire \RegBank|Register[15][13]~q ;
wire \MUXULA|out[13]~272_combout ;
wire \MUXULA|out[13]~273_combout ;
wire \MUXULA|out[13]~274_combout ;
wire \MUXULA|out[13]~275_combout ;
wire \Data[13]~input_o ;
wire \ULA|Add0~25 ;
wire \ULA|Add0~26_combout ;
wire \RegBank|Register[10][14]~q ;
wire \MUXULA|out[14]~284_combout ;
wire \RegBank|Register[14][14]~q ;
wire \MUXULA|out[14]~285_combout ;
wire \RegBank|Register[3][14]~q ;
wire \RegBank|Register[7][14]~q ;
wire \MUXULA|out[14]~286_combout ;
wire \MUXULA|out[14]~287_combout ;
wire \RegBank|Register[2][14]~q ;
wire \MUXULA|out[14]~288_combout ;
wire \RegBank|Register[6][14]~q ;
wire \MUXULA|out[14]~289_combout ;
wire \MUXULA|out[14]~290_combout ;
wire \RegBank|Register[11][14]~q ;
wire \RegBank|Register[15][14]~feeder_combout ;
wire \RegBank|Register[15][14]~q ;
wire \MUXULA|out[14]~291_combout ;
wire \MUXULA|out[14]~292_combout ;
wire \MUXULA|out[14]~293_combout ;
wire \RegBank|Register[30][14]~q ;
wire \RegBank|Register[31][14]~q ;
wire \RegBank|Register[22][14]~q ;
wire \RegBank|Register[23][14]~feeder_combout ;
wire \RegBank|Register[23][14]~q ;
wire \MUXULA|out[14]~276_combout ;
wire \MUXULA|out[14]~277_combout ;
wire \RegBank|Register[26][14]~q ;
wire \MUXULA|out[14]~278_combout ;
wire \RegBank|Register[19][14]~q ;
wire \RegBank|Register[27][14]~q ;
wire \MUXULA|out[14]~279_combout ;
wire \MUXULA|out[14]~280_combout ;
wire \RegBank|Register[17][14]~q ;
wire \RegBank|Register[16][14]~q ;
wire \MUXULA|out[14]~636_combout ;
wire \RegBank|Register[20][14]~q ;
wire \RegBank|Register[21][14]~feeder_combout ;
wire \RegBank|Register[21][14]~q ;
wire \MUXULA|out[14]~281_combout ;
wire \RegBank|Register[29][14]~q ;
wire \RegBank|Register[28][14]~q ;
wire \MUXULA|out[14]~282_combout ;
wire \MUXULA|out[14]~283_combout ;
wire \MUXULA|out[14]~294_combout ;
wire \MUXULA|out[14]~295_combout ;
wire \Data[14]~input_o ;
wire \ULA|Add0~27 ;
wire \ULA|Add0~28_combout ;
wire \Data[15]~input_o ;
wire \RegBank|Register[7][15]~q ;
wire \RegBank|Register[3][15]~q ;
wire \MUXULA|out[15]~304_combout ;
wire \MUXULA|out[15]~305_combout ;
wire \RegBank|Register[11][15]~q ;
wire \MUXULA|out[15]~311_combout ;
wire \RegBank|Register[15][15]~q ;
wire \MUXULA|out[15]~312_combout ;
wire \RegBank|Register[2][15]~q ;
wire \MUXULA|out[15]~308_combout ;
wire \RegBank|Register[6][15]~q ;
wire \MUXULA|out[15]~309_combout ;
wire \RegBank|Register[10][15]~q ;
wire \RegBank|Register[14][15]~feeder_combout ;
wire \RegBank|Register[14][15]~q ;
wire \MUXULA|out[15]~306_combout ;
wire \MUXULA|out[15]~307_combout ;
wire \MUXULA|out[15]~310_combout ;
wire \MUXULA|out[15]~313_combout ;
wire \RegBank|Register[20][15]~q ;
wire \RegBank|Register[28][15]~feeder_combout ;
wire \RegBank|Register[28][15]~q ;
wire \MUXULA|out[15]~301_combout ;
wire \RegBank|Register[21][15]~q ;
wire \RegBank|Register[29][15]~q ;
wire \MUXULA|out[15]~302_combout ;
wire \RegBank|Register[17][15]~q ;
wire \RegBank|Register[16][15]~q ;
wire \MUXULA|out[15]~635_combout ;
wire \RegBank|Register[26][15]~q ;
wire \RegBank|Register[19][15]~q ;
wire \MUXULA|out[15]~298_combout ;
wire \RegBank|Register[27][15]~q ;
wire \MUXULA|out[15]~299_combout ;
wire \RegBank|Register[23][15]~q ;
wire \RegBank|Register[30][15]~q ;
wire \RegBank|Register[22][15]~q ;
wire \MUXULA|out[15]~296_combout ;
wire \RegBank|Register[31][15]~q ;
wire \MUXULA|out[15]~297_combout ;
wire \MUXULA|out[15]~300_combout ;
wire \MUXULA|out[15]~303_combout ;
wire \MUXULA|out[15]~314_combout ;
wire \ULA|Add0~29 ;
wire \ULA|Add0~30_combout ;
wire \Data[16]~input_o ;
wire \RegBank|Register[7][16]~q ;
wire \RegBank|Register[3][16]~q ;
wire \MUXULA|out[16]~325_combout ;
wire \MUXULA|out[16]~326_combout ;
wire \RegBank|Register[6][16]~q ;
wire \RegBank|Register[2][16]~q ;
wire \MUXULA|out[16]~327_combout ;
wire \MUXULA|out[16]~328_combout ;
wire \MUXULA|out[16]~329_combout ;
wire \RegBank|Register[10][16]~q ;
wire \MUXULA|out[16]~323_combout ;
wire \RegBank|Register[14][16]~q ;
wire \MUXULA|out[16]~324_combout ;
wire \RegBank|Register[11][16]~q ;
wire \RegBank|Register[15][16]~q ;
wire \MUXULA|out[16]~330_combout ;
wire \MUXULA|out[16]~331_combout ;
wire \MUXULA|out[16]~332_combout ;
wire \RegBank|Register[17][16]~q ;
wire \RegBank|Register[16][16]~q ;
wire \MUXULA|out[16]~634_combout ;
wire \RegBank|Register[20][16]~q ;
wire \RegBank|Register[21][16]~q ;
wire \MUXULA|out[16]~320_combout ;
wire \RegBank|Register[29][16]~q ;
wire \RegBank|Register[28][16]~q ;
wire \MUXULA|out[16]~321_combout ;
wire \RegBank|Register[30][16]~q ;
wire \RegBank|Register[31][16]~q ;
wire \RegBank|Register[23][16]~q ;
wire \RegBank|Register[22][16]~q ;
wire \MUXULA|out[16]~315_combout ;
wire \MUXULA|out[16]~316_combout ;
wire \RegBank|Register[19][16]~q ;
wire \RegBank|Register[27][16]~q ;
wire \RegBank|Register[26][16]~q ;
wire \MUXULA|out[16]~317_combout ;
wire \MUXULA|out[16]~318_combout ;
wire \MUXULA|out[16]~319_combout ;
wire \MUXULA|out[16]~322_combout ;
wire \MUXULA|out[16]~333_combout ;
wire \ULA|Add0~31 ;
wire \ULA|Add0~32_combout ;
wire \Data[17]~input_o ;
wire \RegBank|Register[2][17]~q ;
wire \MUXULA|out[17]~346_combout ;
wire \RegBank|Register[6][17]~q ;
wire \MUXULA|out[17]~347_combout ;
wire \RegBank|Register[14][17]~q ;
wire \RegBank|Register[10][17]~q ;
wire \MUXULA|out[17]~344_combout ;
wire \MUXULA|out[17]~345_combout ;
wire \MUXULA|out[17]~348_combout ;
wire \RegBank|Register[3][17]~q ;
wire \MUXULA|out[17]~342_combout ;
wire \RegBank|Register[7][17]~q ;
wire \MUXULA|out[17]~343_combout ;
wire \RegBank|Register[15][17]~q ;
wire \RegBank|Register[11][17]~q ;
wire \MUXULA|out[17]~349_combout ;
wire \MUXULA|out[17]~350_combout ;
wire \MUXULA|out[17]~351_combout ;
wire \RegBank|Register[17][17]~q ;
wire \RegBank|Register[16][17]~q ;
wire \MUXULA|out[17]~633_combout ;
wire \RegBank|Register[23][17]~q ;
wire \RegBank|Register[31][17]~q ;
wire \RegBank|Register[30][17]~feeder_combout ;
wire \RegBank|Register[30][17]~q ;
wire \RegBank|Register[22][17]~q ;
wire \MUXULA|out[17]~334_combout ;
wire \MUXULA|out[17]~335_combout ;
wire \RegBank|Register[19][17]~q ;
wire \MUXULA|out[17]~336_combout ;
wire \RegBank|Register[27][17]~q ;
wire \RegBank|Register[26][17]~feeder_combout ;
wire \RegBank|Register[26][17]~q ;
wire \MUXULA|out[17]~337_combout ;
wire \MUXULA|out[17]~338_combout ;
wire \RegBank|Register[21][17]~feeder_combout ;
wire \RegBank|Register[21][17]~q ;
wire \RegBank|Register[29][17]~q ;
wire \RegBank|Register[28][17]~q ;
wire \RegBank|Register[20][17]~q ;
wire \MUXULA|out[17]~339_combout ;
wire \MUXULA|out[17]~340_combout ;
wire \MUXULA|out[17]~341_combout ;
wire \MUXULA|out[17]~352_combout ;
wire \ULA|Add0~33 ;
wire \ULA|Add0~34_combout ;
wire \RegBank|Register[10][18]~q ;
wire \MUXULA|out[18]~361_combout ;
wire \RegBank|Register[14][18]~q ;
wire \MUXULA|out[18]~362_combout ;
wire \RegBank|Register[2][18]~q ;
wire \MUXULA|out[18]~365_combout ;
wire \RegBank|Register[6][18]~q ;
wire \MUXULA|out[18]~366_combout ;
wire \RegBank|Register[3][18]~q ;
wire \RegBank|Register[7][18]~feeder_combout ;
wire \RegBank|Register[7][18]~q ;
wire \MUXULA|out[18]~363_combout ;
wire \MUXULA|out[18]~364_combout ;
wire \MUXULA|out[18]~367_combout ;
wire \RegBank|Register[11][18]~q ;
wire \RegBank|Register[15][18]~q ;
wire \MUXULA|out[18]~368_combout ;
wire \MUXULA|out[18]~369_combout ;
wire \MUXULA|out[18]~370_combout ;
wire \RegBank|Register[26][18]~q ;
wire \MUXULA|out[18]~355_combout ;
wire \RegBank|Register[27][18]~q ;
wire \RegBank|Register[19][18]~feeder_combout ;
wire \RegBank|Register[19][18]~q ;
wire \MUXULA|out[18]~356_combout ;
wire \RegBank|Register[22][18]~q ;
wire \RegBank|Register[23][18]~q ;
wire \MUXULA|out[18]~353_combout ;
wire \RegBank|Register[31][18]~q ;
wire \RegBank|Register[30][18]~q ;
wire \MUXULA|out[18]~354_combout ;
wire \MUXULA|out[18]~357_combout ;
wire \RegBank|Register[20][18]~q ;
wire \RegBank|Register[21][18]~q ;
wire \MUXULA|out[18]~358_combout ;
wire \RegBank|Register[29][18]~q ;
wire \RegBank|Register[28][18]~q ;
wire \MUXULA|out[18]~359_combout ;
wire \RegBank|Register[16][18]~q ;
wire \RegBank|Register[17][18]~q ;
wire \MUXULA|out[18]~632_combout ;
wire \MUXULA|out[18]~360_combout ;
wire \MUXULA|out[18]~371_combout ;
wire \Data[18]~input_o ;
wire \ULA|Add0~35 ;
wire \ULA|Add0~36_combout ;
wire \RegBank|Register[10][19]~q ;
wire \RegBank|Register[14][19]~q ;
wire \MUXULA|out[19]~382_combout ;
wire \MUXULA|out[19]~383_combout ;
wire \RegBank|Register[2][19]~q ;
wire \MUXULA|out[19]~384_combout ;
wire \RegBank|Register[6][19]~q ;
wire \MUXULA|out[19]~385_combout ;
wire \MUXULA|out[19]~386_combout ;
wire \RegBank|Register[15][19]~q ;
wire \RegBank|Register[11][19]~q ;
wire \MUXULA|out[19]~387_combout ;
wire \MUXULA|out[19]~388_combout ;
wire \RegBank|Register[3][19]~q ;
wire \MUXULA|out[19]~380_combout ;
wire \RegBank|Register[7][19]~q ;
wire \MUXULA|out[19]~381_combout ;
wire \MUXULA|out[19]~389_combout ;
wire \RegBank|Register[19][19]~q ;
wire \MUXULA|out[19]~374_combout ;
wire \RegBank|Register[27][19]~q ;
wire \RegBank|Register[26][19]~q ;
wire \MUXULA|out[19]~375_combout ;
wire \RegBank|Register[23][19]~feeder_combout ;
wire \RegBank|Register[23][19]~q ;
wire \RegBank|Register[31][19]~q ;
wire \RegBank|Register[30][19]~feeder_combout ;
wire \RegBank|Register[30][19]~q ;
wire \RegBank|Register[22][19]~q ;
wire \MUXULA|out[19]~372_combout ;
wire \MUXULA|out[19]~373_combout ;
wire \MUXULA|out[19]~376_combout ;
wire \RegBank|Register[21][19]~q ;
wire \RegBank|Register[29][19]~q ;
wire \RegBank|Register[20][19]~q ;
wire \RegBank|Register[28][19]~q ;
wire \MUXULA|out[19]~377_combout ;
wire \MUXULA|out[19]~378_combout ;
wire \RegBank|Register[17][19]~feeder_combout ;
wire \RegBank|Register[17][19]~q ;
wire \RegBank|Register[16][19]~q ;
wire \MUXULA|out[19]~631_combout ;
wire \MUXULA|out[19]~379_combout ;
wire \MUXULA|out[19]~390_combout ;
wire \Data[19]~input_o ;
wire \ULA|Add0~37 ;
wire \ULA|Add0~38_combout ;
wire \Data[20]~input_o ;
wire \RegBank|Register[11][20]~q ;
wire \RegBank|Register[15][20]~q ;
wire \MUXULA|out[20]~406_combout ;
wire \MUXULA|out[20]~407_combout ;
wire \RegBank|Register[10][20]~q ;
wire \MUXULA|out[20]~399_combout ;
wire \RegBank|Register[14][20]~q ;
wire \MUXULA|out[20]~400_combout ;
wire \RegBank|Register[3][20]~q ;
wire \RegBank|Register[7][20]~feeder_combout ;
wire \RegBank|Register[7][20]~q ;
wire \MUXULA|out[20]~401_combout ;
wire \MUXULA|out[20]~402_combout ;
wire \RegBank|Register[2][20]~q ;
wire \MUXULA|out[20]~403_combout ;
wire \RegBank|Register[6][20]~q ;
wire \MUXULA|out[20]~404_combout ;
wire \MUXULA|out[20]~405_combout ;
wire \MUXULA|out[20]~408_combout ;
wire \RegBank|Register[28][20]~q ;
wire \RegBank|Register[29][20]~q ;
wire \RegBank|Register[21][20]~feeder_combout ;
wire \RegBank|Register[21][20]~q ;
wire \RegBank|Register[20][20]~q ;
wire \MUXULA|out[20]~396_combout ;
wire \MUXULA|out[20]~397_combout ;
wire \RegBank|Register[16][20]~q ;
wire \RegBank|Register[17][20]~q ;
wire \MUXULA|out[20]~630_combout ;
wire \RegBank|Register[30][20]~q ;
wire \RegBank|Register[31][20]~q ;
wire \RegBank|Register[23][20]~feeder_combout ;
wire \RegBank|Register[23][20]~q ;
wire \RegBank|Register[22][20]~q ;
wire \MUXULA|out[20]~391_combout ;
wire \MUXULA|out[20]~392_combout ;
wire \RegBank|Register[26][20]~q ;
wire \MUXULA|out[20]~393_combout ;
wire \RegBank|Register[19][20]~feeder_combout ;
wire \RegBank|Register[19][20]~q ;
wire \RegBank|Register[27][20]~q ;
wire \MUXULA|out[20]~394_combout ;
wire \MUXULA|out[20]~395_combout ;
wire \MUXULA|out[20]~398_combout ;
wire \MUXULA|out[20]~409_combout ;
wire \ULA|Add0~39 ;
wire \ULA|Add0~40_combout ;
wire \Data[21]~input_o ;
wire \RegBank|Register[3][21]~q ;
wire \MUXULA|out[21]~418_combout ;
wire \RegBank|Register[7][21]~q ;
wire \MUXULA|out[21]~419_combout ;
wire \RegBank|Register[15][21]~q ;
wire \RegBank|Register[11][21]~q ;
wire \MUXULA|out[21]~425_combout ;
wire \MUXULA|out[21]~426_combout ;
wire \RegBank|Register[14][21]~q ;
wire \RegBank|Register[10][21]~q ;
wire \MUXULA|out[21]~420_combout ;
wire \MUXULA|out[21]~421_combout ;
wire \RegBank|Register[6][21]~q ;
wire \RegBank|Register[2][21]~q ;
wire \MUXULA|out[21]~422_combout ;
wire \MUXULA|out[21]~423_combout ;
wire \MUXULA|out[21]~424_combout ;
wire \MUXULA|out[21]~427_combout ;
wire \RegBank|Register[16][21]~q ;
wire \RegBank|Register[17][21]~q ;
wire \MUXULA|out[21]~629_combout ;
wire \RegBank|Register[21][21]~q ;
wire \RegBank|Register[29][21]~q ;
wire \RegBank|Register[20][21]~q ;
wire \RegBank|Register[28][21]~feeder_combout ;
wire \RegBank|Register[28][21]~q ;
wire \MUXULA|out[21]~415_combout ;
wire \MUXULA|out[21]~416_combout ;
wire \RegBank|Register[19][21]~q ;
wire \MUXULA|out[21]~412_combout ;
wire \RegBank|Register[27][21]~q ;
wire \RegBank|Register[26][21]~q ;
wire \MUXULA|out[21]~413_combout ;
wire \RegBank|Register[30][21]~q ;
wire \RegBank|Register[22][21]~q ;
wire \MUXULA|out[21]~410_combout ;
wire \RegBank|Register[31][21]~q ;
wire \RegBank|Register[23][21]~q ;
wire \MUXULA|out[21]~411_combout ;
wire \MUXULA|out[21]~414_combout ;
wire \MUXULA|out[21]~417_combout ;
wire \MUXULA|out[21]~428_combout ;
wire \ULA|Add0~41 ;
wire \ULA|Add0~42_combout ;
wire \RegBank|Register[17][22]~q ;
wire \RegBank|Register[16][22]~q ;
wire \MUXULA|out[22]~628_combout ;
wire \RegBank|Register[28][22]~q ;
wire \RegBank|Register[20][22]~q ;
wire \RegBank|Register[21][22]~q ;
wire \MUXULA|out[22]~434_combout ;
wire \RegBank|Register[29][22]~q ;
wire \MUXULA|out[22]~435_combout ;
wire \RegBank|Register[19][22]~feeder_combout ;
wire \RegBank|Register[19][22]~q ;
wire \RegBank|Register[27][22]~q ;
wire \RegBank|Register[26][22]~q ;
wire \MUXULA|out[22]~431_combout ;
wire \MUXULA|out[22]~432_combout ;
wire \RegBank|Register[23][22]~feeder_combout ;
wire \RegBank|Register[23][22]~q ;
wire \RegBank|Register[22][22]~q ;
wire \MUXULA|out[22]~429_combout ;
wire \RegBank|Register[31][22]~q ;
wire \RegBank|Register[30][22]~q ;
wire \MUXULA|out[22]~430_combout ;
wire \MUXULA|out[22]~433_combout ;
wire \MUXULA|out[22]~436_combout ;
wire \RegBank|Register[11][22]~q ;
wire \RegBank|Register[15][22]~q ;
wire \MUXULA|out[22]~444_combout ;
wire \MUXULA|out[22]~445_combout ;
wire \RegBank|Register[7][22]~feeder_combout ;
wire \RegBank|Register[7][22]~q ;
wire \RegBank|Register[3][22]~q ;
wire \MUXULA|out[22]~439_combout ;
wire \MUXULA|out[22]~440_combout ;
wire \RegBank|Register[2][22]~q ;
wire \MUXULA|out[22]~441_combout ;
wire \RegBank|Register[6][22]~q ;
wire \MUXULA|out[22]~442_combout ;
wire \MUXULA|out[22]~443_combout ;
wire \RegBank|Register[10][22]~q ;
wire \MUXULA|out[22]~437_combout ;
wire \RegBank|Register[14][22]~q ;
wire \MUXULA|out[22]~438_combout ;
wire \MUXULA|out[22]~446_combout ;
wire \MUXULA|out[22]~447_combout ;
wire \Data[22]~input_o ;
wire \ULA|Add0~43 ;
wire \ULA|Add0~44_combout ;
wire \Data[23]~input_o ;
wire \RegBank|Register[28][23]~q ;
wire \RegBank|Register[20][23]~q ;
wire \MUXULA|out[23]~453_combout ;
wire \RegBank|Register[29][23]~q ;
wire \RegBank|Register[21][23]~q ;
wire \MUXULA|out[23]~454_combout ;
wire \RegBank|Register[17][23]~q ;
wire \RegBank|Register[16][23]~q ;
wire \MUXULA|out[23]~627_combout ;
wire \RegBank|Register[26][23]~feeder_combout ;
wire \RegBank|Register[26][23]~q ;
wire \RegBank|Register[27][23]~q ;
wire \RegBank|Register[19][23]~q ;
wire \MUXULA|out[23]~450_combout ;
wire \MUXULA|out[23]~451_combout ;
wire \RegBank|Register[30][23]~feeder_combout ;
wire \RegBank|Register[30][23]~q ;
wire \RegBank|Register[22][23]~q ;
wire \MUXULA|out[23]~448_combout ;
wire \RegBank|Register[31][23]~q ;
wire \RegBank|Register[23][23]~q ;
wire \MUXULA|out[23]~449_combout ;
wire \MUXULA|out[23]~452_combout ;
wire \MUXULA|out[23]~455_combout ;
wire \RegBank|Register[11][23]~q ;
wire \MUXULA|out[23]~463_combout ;
wire \RegBank|Register[15][23]~q ;
wire \MUXULA|out[23]~464_combout ;
wire \RegBank|Register[10][23]~q ;
wire \RegBank|Register[14][23]~feeder_combout ;
wire \RegBank|Register[14][23]~q ;
wire \MUXULA|out[23]~458_combout ;
wire \MUXULA|out[23]~459_combout ;
wire \RegBank|Register[2][23]~q ;
wire \MUXULA|out[23]~460_combout ;
wire \RegBank|Register[6][23]~q ;
wire \MUXULA|out[23]~461_combout ;
wire \MUXULA|out[23]~462_combout ;
wire \RegBank|Register[7][23]~q ;
wire \RegBank|Register[3][23]~q ;
wire \MUXULA|out[23]~456_combout ;
wire \MUXULA|out[23]~457_combout ;
wire \MUXULA|out[23]~465_combout ;
wire \MUXULA|out[23]~466_combout ;
wire \ULA|Add0~45 ;
wire \ULA|Add0~46_combout ;
wire \Data[24]~input_o ;
wire \RegBank|Register[21][24]~q ;
wire \RegBank|Register[20][24]~q ;
wire \MUXULA|out[24]~472_combout ;
wire \RegBank|Register[29][24]~q ;
wire \RegBank|Register[28][24]~q ;
wire \MUXULA|out[24]~473_combout ;
wire \RegBank|Register[23][24]~feeder_combout ;
wire \RegBank|Register[23][24]~q ;
wire \RegBank|Register[22][24]~q ;
wire \MUXULA|out[24]~467_combout ;
wire \RegBank|Register[31][24]~q ;
wire \RegBank|Register[30][24]~feeder_combout ;
wire \RegBank|Register[30][24]~q ;
wire \MUXULA|out[24]~468_combout ;
wire \RegBank|Register[26][24]~q ;
wire \MUXULA|out[24]~469_combout ;
wire \RegBank|Register[27][24]~q ;
wire \RegBank|Register[19][24]~q ;
wire \MUXULA|out[24]~470_combout ;
wire \MUXULA|out[24]~471_combout ;
wire \RegBank|Register[16][24]~q ;
wire \RegBank|Register[17][24]~feeder_combout ;
wire \RegBank|Register[17][24]~q ;
wire \MUXULA|out[24]~626_combout ;
wire \MUXULA|out[24]~474_combout ;
wire \RegBank|Register[11][24]~q ;
wire \RegBank|Register[15][24]~q ;
wire \MUXULA|out[24]~482_combout ;
wire \MUXULA|out[24]~483_combout ;
wire \RegBank|Register[6][24]~q ;
wire \RegBank|Register[2][24]~q ;
wire \MUXULA|out[24]~479_combout ;
wire \MUXULA|out[24]~480_combout ;
wire \RegBank|Register[7][24]~feeder_combout ;
wire \RegBank|Register[7][24]~q ;
wire \RegBank|Register[3][24]~q ;
wire \MUXULA|out[24]~477_combout ;
wire \MUXULA|out[24]~478_combout ;
wire \MUXULA|out[24]~481_combout ;
wire \RegBank|Register[14][24]~q ;
wire \RegBank|Register[10][24]~q ;
wire \MUXULA|out[24]~475_combout ;
wire \MUXULA|out[24]~476_combout ;
wire \MUXULA|out[24]~484_combout ;
wire \MUXULA|out[24]~485_combout ;
wire \ULA|Add0~47 ;
wire \ULA|Add0~48_combout ;
wire \Data[25]~input_o ;
wire \RegBank|Register[16][25]~q ;
wire \RegBank|Register[17][25]~feeder_combout ;
wire \RegBank|Register[17][25]~q ;
wire \MUXULA|out[25]~625_combout ;
wire \RegBank|Register[19][25]~q ;
wire \MUXULA|out[25]~488_combout ;
wire \RegBank|Register[27][25]~q ;
wire \RegBank|Register[26][25]~feeder_combout ;
wire \RegBank|Register[26][25]~q ;
wire \MUXULA|out[25]~489_combout ;
wire \RegBank|Register[22][25]~q ;
wire \RegBank|Register[30][25]~feeder_combout ;
wire \RegBank|Register[30][25]~q ;
wire \MUXULA|out[25]~486_combout ;
wire \RegBank|Register[31][25]~q ;
wire \RegBank|Register[23][25]~feeder_combout ;
wire \RegBank|Register[23][25]~q ;
wire \MUXULA|out[25]~487_combout ;
wire \MUXULA|out[25]~490_combout ;
wire \RegBank|Register[21][25]~q ;
wire \RegBank|Register[29][25]~q ;
wire \RegBank|Register[20][25]~q ;
wire \RegBank|Register[28][25]~feeder_combout ;
wire \RegBank|Register[28][25]~q ;
wire \MUXULA|out[25]~491_combout ;
wire \MUXULA|out[25]~492_combout ;
wire \MUXULA|out[25]~493_combout ;
wire \RegBank|Register[6][25]~q ;
wire \RegBank|Register[2][25]~q ;
wire \MUXULA|out[25]~498_combout ;
wire \MUXULA|out[25]~499_combout ;
wire \RegBank|Register[10][25]~q ;
wire \RegBank|Register[14][25]~feeder_combout ;
wire \RegBank|Register[14][25]~q ;
wire \MUXULA|out[25]~496_combout ;
wire \MUXULA|out[25]~497_combout ;
wire \MUXULA|out[25]~500_combout ;
wire \RegBank|Register[7][25]~q ;
wire \RegBank|Register[3][25]~q ;
wire \MUXULA|out[25]~494_combout ;
wire \MUXULA|out[25]~495_combout ;
wire \RegBank|Register[11][25]~q ;
wire \MUXULA|out[25]~501_combout ;
wire \RegBank|Register[15][25]~q ;
wire \MUXULA|out[25]~502_combout ;
wire \MUXULA|out[25]~503_combout ;
wire \MUXULA|out[25]~504_combout ;
wire \ULA|Add0~49 ;
wire \ULA|Add0~50_combout ;
wire \Data[26]~input_o ;
wire \RegBank|Register[11][26]~q ;
wire \RegBank|Register[15][26]~q ;
wire \MUXULA|out[26]~520_combout ;
wire \MUXULA|out[26]~521_combout ;
wire \RegBank|Register[7][26]~q ;
wire \RegBank|Register[3][26]~q ;
wire \MUXULA|out[26]~515_combout ;
wire \MUXULA|out[26]~516_combout ;
wire \RegBank|Register[2][26]~q ;
wire \MUXULA|out[26]~517_combout ;
wire \RegBank|Register[6][26]~q ;
wire \MUXULA|out[26]~518_combout ;
wire \MUXULA|out[26]~519_combout ;
wire \RegBank|Register[14][26]~q ;
wire \RegBank|Register[10][26]~q ;
wire \MUXULA|out[26]~513_combout ;
wire \MUXULA|out[26]~514_combout ;
wire \MUXULA|out[26]~522_combout ;
wire \RegBank|Register[17][26]~q ;
wire \RegBank|Register[16][26]~q ;
wire \MUXULA|out[26]~624_combout ;
wire \RegBank|Register[26][26]~q ;
wire \MUXULA|out[26]~507_combout ;
wire \RegBank|Register[27][26]~q ;
wire \RegBank|Register[19][26]~q ;
wire \MUXULA|out[26]~508_combout ;
wire \RegBank|Register[30][26]~q ;
wire \RegBank|Register[31][26]~q ;
wire \RegBank|Register[23][26]~feeder_combout ;
wire \RegBank|Register[23][26]~q ;
wire \RegBank|Register[22][26]~q ;
wire \MUXULA|out[26]~505_combout ;
wire \MUXULA|out[26]~506_combout ;
wire \MUXULA|out[26]~509_combout ;
wire \RegBank|Register[28][26]~q ;
wire \RegBank|Register[21][26]~feeder_combout ;
wire \RegBank|Register[21][26]~q ;
wire \RegBank|Register[20][26]~q ;
wire \MUXULA|out[26]~510_combout ;
wire \RegBank|Register[29][26]~q ;
wire \MUXULA|out[26]~511_combout ;
wire \MUXULA|out[26]~512_combout ;
wire \MUXULA|out[26]~523_combout ;
wire \ULA|Add0~51 ;
wire \ULA|Add0~52_combout ;
wire \RegBank|Register[3][27]~q ;
wire \MUXULA|out[27]~532_combout ;
wire \RegBank|Register[7][27]~q ;
wire \MUXULA|out[27]~533_combout ;
wire \RegBank|Register[10][27]~q ;
wire \RegBank|Register[14][27]~feeder_combout ;
wire \RegBank|Register[14][27]~q ;
wire \MUXULA|out[27]~534_combout ;
wire \MUXULA|out[27]~535_combout ;
wire \RegBank|Register[2][27]~q ;
wire \MUXULA|out[27]~536_combout ;
wire \RegBank|Register[6][27]~q ;
wire \MUXULA|out[27]~537_combout ;
wire \MUXULA|out[27]~538_combout ;
wire \RegBank|Register[11][27]~q ;
wire \MUXULA|out[27]~539_combout ;
wire \RegBank|Register[15][27]~q ;
wire \MUXULA|out[27]~540_combout ;
wire \MUXULA|out[27]~541_combout ;
wire \RegBank|Register[20][27]~q ;
wire \RegBank|Register[28][27]~q ;
wire \MUXULA|out[27]~529_combout ;
wire \RegBank|Register[29][27]~q ;
wire \RegBank|Register[21][27]~feeder_combout ;
wire \RegBank|Register[21][27]~q ;
wire \MUXULA|out[27]~530_combout ;
wire \RegBank|Register[17][27]~q ;
wire \RegBank|Register[16][27]~q ;
wire \MUXULA|out[27]~623_combout ;
wire \RegBank|Register[22][27]~q ;
wire \RegBank|Register[30][27]~q ;
wire \MUXULA|out[27]~524_combout ;
wire \RegBank|Register[31][27]~q ;
wire \RegBank|Register[23][27]~feeder_combout ;
wire \RegBank|Register[23][27]~q ;
wire \MUXULA|out[27]~525_combout ;
wire \RegBank|Register[26][27]~q ;
wire \RegBank|Register[27][27]~q ;
wire \RegBank|Register[19][27]~q ;
wire \MUXULA|out[27]~526_combout ;
wire \MUXULA|out[27]~527_combout ;
wire \MUXULA|out[27]~528_combout ;
wire \MUXULA|out[27]~531_combout ;
wire \MUXULA|out[27]~542_combout ;
wire \Data[27]~input_o ;
wire \ULA|Add0~53 ;
wire \ULA|Add0~54_combout ;
wire \Data[28]~input_o ;
wire \RegBank|Register[14][28]~q ;
wire \RegBank|Register[10][28]~q ;
wire \MUXULA|out[28]~551_combout ;
wire \MUXULA|out[28]~552_combout ;
wire \RegBank|Register[11][28]~q ;
wire \RegBank|Register[15][28]~q ;
wire \MUXULA|out[28]~558_combout ;
wire \MUXULA|out[28]~559_combout ;
wire \RegBank|Register[2][28]~q ;
wire \MUXULA|out[28]~555_combout ;
wire \RegBank|Register[6][28]~q ;
wire \MUXULA|out[28]~556_combout ;
wire \RegBank|Register[7][28]~q ;
wire \RegBank|Register[3][28]~q ;
wire \MUXULA|out[28]~553_combout ;
wire \MUXULA|out[28]~554_combout ;
wire \MUXULA|out[28]~557_combout ;
wire \MUXULA|out[28]~560_combout ;
wire \RegBank|Register[17][28]~feeder_combout ;
wire \RegBank|Register[17][28]~q ;
wire \RegBank|Register[16][28]~q ;
wire \MUXULA|out[28]~622_combout ;
wire \RegBank|Register[28][28]~feeder_combout ;
wire \RegBank|Register[28][28]~q ;
wire \RegBank|Register[20][28]~q ;
wire \RegBank|Register[21][28]~q ;
wire \MUXULA|out[28]~548_combout ;
wire \RegBank|Register[29][28]~q ;
wire \MUXULA|out[28]~549_combout ;
wire \RegBank|Register[30][28]~q ;
wire \RegBank|Register[23][28]~q ;
wire \RegBank|Register[22][28]~q ;
wire \MUXULA|out[28]~543_combout ;
wire \RegBank|Register[31][28]~q ;
wire \MUXULA|out[28]~544_combout ;
wire \RegBank|Register[19][28]~q ;
wire \RegBank|Register[27][28]~q ;
wire \RegBank|Register[26][28]~q ;
wire \MUXULA|out[28]~545_combout ;
wire \MUXULA|out[28]~546_combout ;
wire \MUXULA|out[28]~547_combout ;
wire \MUXULA|out[28]~550_combout ;
wire \MUXULA|out[28]~561_combout ;
wire \ULA|Add0~55 ;
wire \ULA|Add0~56_combout ;
wire \RegBank|Register[3][29]~q ;
wire \MUXULA|out[29]~570_combout ;
wire \RegBank|Register[7][29]~q ;
wire \MUXULA|out[29]~571_combout ;
wire \RegBank|Register[11][29]~q ;
wire \MUXULA|out[29]~577_combout ;
wire \RegBank|Register[15][29]~q ;
wire \MUXULA|out[29]~578_combout ;
wire \RegBank|Register[2][29]~q ;
wire \MUXULA|out[29]~574_combout ;
wire \RegBank|Register[6][29]~q ;
wire \MUXULA|out[29]~575_combout ;
wire \RegBank|Register[10][29]~q ;
wire \RegBank|Register[14][29]~q ;
wire \MUXULA|out[29]~572_combout ;
wire \MUXULA|out[29]~573_combout ;
wire \MUXULA|out[29]~576_combout ;
wire \MUXULA|out[29]~579_combout ;
wire \RegBank|Register[17][29]~q ;
wire \RegBank|Register[16][29]~q ;
wire \MUXULA|out[29]~621_combout ;
wire \RegBank|Register[23][29]~q ;
wire \RegBank|Register[22][29]~q ;
wire \RegBank|Register[30][29]~q ;
wire \MUXULA|out[29]~562_combout ;
wire \RegBank|Register[31][29]~q ;
wire \MUXULA|out[29]~563_combout ;
wire \RegBank|Register[26][29]~q ;
wire \RegBank|Register[19][29]~q ;
wire \MUXULA|out[29]~564_combout ;
wire \RegBank|Register[27][29]~q ;
wire \MUXULA|out[29]~565_combout ;
wire \MUXULA|out[29]~566_combout ;
wire \RegBank|Register[28][29]~q ;
wire \RegBank|Register[20][29]~q ;
wire \MUXULA|out[29]~567_combout ;
wire \RegBank|Register[29][29]~q ;
wire \RegBank|Register[21][29]~q ;
wire \MUXULA|out[29]~568_combout ;
wire \MUXULA|out[29]~569_combout ;
wire \MUXULA|out[29]~580_combout ;
wire \Data[29]~input_o ;
wire \ULA|Add0~57 ;
wire \ULA|Add0~58_combout ;
wire \RegBank|Register[14][30]~q ;
wire \RegBank|Register[10][30]~q ;
wire \MUXULA|out[30]~589_combout ;
wire \MUXULA|out[30]~590_combout ;
wire \RegBank|Register[11][30]~q ;
wire \RegBank|Register[15][30]~q ;
wire \MUXULA|out[30]~596_combout ;
wire \MUXULA|out[30]~597_combout ;
wire \RegBank|Register[2][30]~q ;
wire \MUXULA|out[30]~593_combout ;
wire \RegBank|Register[6][30]~q ;
wire \MUXULA|out[30]~594_combout ;
wire \RegBank|Register[3][30]~q ;
wire \RegBank|Register[7][30]~feeder_combout ;
wire \RegBank|Register[7][30]~q ;
wire \MUXULA|out[30]~591_combout ;
wire \MUXULA|out[30]~592_combout ;
wire \MUXULA|out[30]~595_combout ;
wire \MUXULA|out[30]~598_combout ;
wire \RegBank|Register[26][30]~q ;
wire \MUXULA|out[30]~583_combout ;
wire \RegBank|Register[27][30]~q ;
wire \RegBank|Register[19][30]~q ;
wire \MUXULA|out[30]~584_combout ;
wire \RegBank|Register[30][30]~q ;
wire \RegBank|Register[23][30]~q ;
wire \RegBank|Register[22][30]~q ;
wire \MUXULA|out[30]~581_combout ;
wire \RegBank|Register[31][30]~q ;
wire \MUXULA|out[30]~582_combout ;
wire \MUXULA|out[30]~585_combout ;
wire \RegBank|Register[17][30]~q ;
wire \RegBank|Register[16][30]~q ;
wire \MUXULA|out[30]~620_combout ;
wire \RegBank|Register[28][30]~feeder_combout ;
wire \RegBank|Register[28][30]~q ;
wire \RegBank|Register[29][30]~q ;
wire \RegBank|Register[21][30]~feeder_combout ;
wire \RegBank|Register[21][30]~q ;
wire \RegBank|Register[20][30]~q ;
wire \MUXULA|out[30]~586_combout ;
wire \MUXULA|out[30]~587_combout ;
wire \MUXULA|out[30]~588_combout ;
wire \MUXULA|out[30]~599_combout ;
wire \Data[30]~input_o ;
wire \ULA|Add0~59 ;
wire \ULA|Add0~60_combout ;
wire \Data[31]~input_o ;
wire \RegBank|Register[28][31]~q ;
wire \RegBank|Register[20][31]~q ;
wire \MUXULA|out[31]~605_combout ;
wire \RegBank|Register[29][31]~q ;
wire \RegBank|Register[21][31]~q ;
wire \MUXULA|out[31]~606_combout ;
wire \RegBank|Register[19][31]~q ;
wire \MUXULA|out[31]~602_combout ;
wire \RegBank|Register[26][31]~q ;
wire \RegBank|Register[27][31]~q ;
wire \MUXULA|out[31]~603_combout ;
wire \RegBank|Register[23][31]~q ;
wire \RegBank|Register[30][31]~q ;
wire \RegBank|Register[22][31]~q ;
wire \MUXULA|out[31]~600_combout ;
wire \RegBank|Register[31][31]~q ;
wire \MUXULA|out[31]~601_combout ;
wire \MUXULA|out[31]~604_combout ;
wire \RegBank|Register[17][31]~q ;
wire \RegBank|Register[16][31]~q ;
wire \MUXULA|out[31]~619_combout ;
wire \MUXULA|out[31]~607_combout ;
wire \RegBank|Register[11][31]~q ;
wire \MUXULA|out[31]~615_combout ;
wire \RegBank|Register[15][31]~q ;
wire \MUXULA|out[31]~616_combout ;
wire \RegBank|Register[2][31]~q ;
wire \MUXULA|out[31]~612_combout ;
wire \RegBank|Register[6][31]~q ;
wire \MUXULA|out[31]~613_combout ;
wire \RegBank|Register[10][31]~q ;
wire \RegBank|Register[14][31]~q ;
wire \MUXULA|out[31]~610_combout ;
wire \MUXULA|out[31]~611_combout ;
wire \MUXULA|out[31]~614_combout ;
wire \RegBank|Register[7][31]~feeder_combout ;
wire \RegBank|Register[7][31]~q ;
wire \RegBank|Register[3][31]~q ;
wire \MUXULA|out[31]~608_combout ;
wire \MUXULA|out[31]~609_combout ;
wire \MUXULA|out[31]~617_combout ;
wire \MUXULA|out[31]~618_combout ;
wire \ULA|Add0~61 ;
wire \ULA|Add0~62_combout ;
wire [9:0] \PC|pgcount ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X41_Y20_N9
cycloneive_io_obuf \Instruction[0]~output (
	.i(\InstrMem|Mux31~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[0]~output .bus_hold = "false";
defparam \Instruction[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N2
cycloneive_io_obuf \Instruction[1]~output (
	.i(\InstrMem|Mux30~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[1]~output .bus_hold = "false";
defparam \Instruction[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N16
cycloneive_io_obuf \Instruction[2]~output (
	.i(\InstrMem|Mux29~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[2]~output .bus_hold = "false";
defparam \Instruction[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N23
cycloneive_io_obuf \Instruction[3]~output (
	.i(\InstrMem|Mux28~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[3]~output .bus_hold = "false";
defparam \Instruction[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N2
cycloneive_io_obuf \Instruction[4]~output (
	.i(\InstrMem|Mux27~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[4]~output .bus_hold = "false";
defparam \Instruction[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N2
cycloneive_io_obuf \Instruction[5]~output (
	.i(\InstrMem|Mux26~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[5]~output .bus_hold = "false";
defparam \Instruction[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N9
cycloneive_io_obuf \Instruction[6]~output (
	.i(\InstrMem|Mux25~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[6]~output .bus_hold = "false";
defparam \Instruction[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N23
cycloneive_io_obuf \Instruction[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[7]~output .bus_hold = "false";
defparam \Instruction[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N16
cycloneive_io_obuf \Instruction[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[8]~output .bus_hold = "false";
defparam \Instruction[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cycloneive_io_obuf \Instruction[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[9]~output .bus_hold = "false";
defparam \Instruction[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneive_io_obuf \Instruction[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[10]~output .bus_hold = "false";
defparam \Instruction[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N30
cycloneive_io_obuf \Instruction[11]~output (
	.i(!\InstrMem|Mux20~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[11]~output .bus_hold = "false";
defparam \Instruction[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N30
cycloneive_io_obuf \Instruction[12]~output (
	.i(!\InstrMem|Mux19~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[12]~output .bus_hold = "false";
defparam \Instruction[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N16
cycloneive_io_obuf \Instruction[13]~output (
	.i(\InstrMem|Mux18~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[13]~output .bus_hold = "false";
defparam \Instruction[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N2
cycloneive_io_obuf \Instruction[14]~output (
	.i(\InstrMem|Mux17~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[14]~output .bus_hold = "false";
defparam \Instruction[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N30
cycloneive_io_obuf \Instruction[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[15]~output .bus_hold = "false";
defparam \Instruction[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N9
cycloneive_io_obuf \Instruction[16]~output (
	.i(\InstrMem|Mux15~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[16]~output .bus_hold = "false";
defparam \Instruction[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N16
cycloneive_io_obuf \Instruction[17]~output (
	.i(!\InstrMem|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[17]~output .bus_hold = "false";
defparam \Instruction[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N23
cycloneive_io_obuf \Instruction[18]~output (
	.i(\InstrMem|Mux13~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[18]~output .bus_hold = "false";
defparam \Instruction[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N2
cycloneive_io_obuf \Instruction[19]~output (
	.i(\InstrMem|Mux12~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[19]~output .bus_hold = "false";
defparam \Instruction[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N2
cycloneive_io_obuf \Instruction[20]~output (
	.i(\InstrMem|Mux11~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[20]~output .bus_hold = "false";
defparam \Instruction[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N23
cycloneive_io_obuf \Instruction[21]~output (
	.i(!\InstrMem|Mux10~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[21]~output .bus_hold = "false";
defparam \Instruction[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \Instruction[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[22]~output .bus_hold = "false";
defparam \Instruction[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N2
cycloneive_io_obuf \Instruction[23]~output (
	.i(\InstrMem|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[23]~output .bus_hold = "false";
defparam \Instruction[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N30
cycloneive_io_obuf \Instruction[24]~output (
	.i(\InstrMem|Mux7~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[24]~output .bus_hold = "false";
defparam \Instruction[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N16
cycloneive_io_obuf \Instruction[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[25]~output .bus_hold = "false";
defparam \Instruction[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \Instruction[26]~output (
	.i(\InstrMem|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[26]~output .bus_hold = "false";
defparam \Instruction[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N2
cycloneive_io_obuf \Instruction[27]~output (
	.i(\InstrMem|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[27]~output .bus_hold = "false";
defparam \Instruction[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \Instruction[28]~output (
	.i(\InstrMem|Mux3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[28]~output .bus_hold = "false";
defparam \Instruction[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N23
cycloneive_io_obuf \Instruction[29]~output (
	.i(\InstrMem|Mux26~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[29]~output .bus_hold = "false";
defparam \Instruction[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \Instruction[30]~output (
	.i(\InstrMem|Mux1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[30]~output .bus_hold = "false";
defparam \Instruction[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N30
cycloneive_io_obuf \Instruction[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[31]~output .bus_hold = "false";
defparam \Instruction[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N23
cycloneive_io_obuf \ALUcode[0]~output (
	.i(\UC|WideOr23~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUcode[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUcode[0]~output .bus_hold = "false";
defparam \ALUcode[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N23
cycloneive_io_obuf \ALUcode[1]~output (
	.i(\UC|WideOr21~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUcode[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUcode[1]~output .bus_hold = "false";
defparam \ALUcode[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cycloneive_io_obuf \ALUcode[2]~output (
	.i(\UC|WideOr19~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUcode[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUcode[2]~output .bus_hold = "false";
defparam \ALUcode[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N16
cycloneive_io_obuf \ALUcode[3]~output (
	.i(\UC|WideOr17~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUcode[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUcode[3]~output .bus_hold = "false";
defparam \ALUcode[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N2
cycloneive_io_obuf \ALUcode[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUcode[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUcode[4]~output .bus_hold = "false";
defparam \ALUcode[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N9
cycloneive_io_obuf \Data1[0]~output (
	.i(\RegBank|Mux31~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[0]~output .bus_hold = "false";
defparam \Data1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cycloneive_io_obuf \Data1[1]~output (
	.i(\RegBank|Mux30~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[1]~output .bus_hold = "false";
defparam \Data1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N23
cycloneive_io_obuf \Data1[2]~output (
	.i(\RegBank|Mux29~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[2]~output .bus_hold = "false";
defparam \Data1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y29_N30
cycloneive_io_obuf \Data1[3]~output (
	.i(\RegBank|Mux28~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[3]~output .bus_hold = "false";
defparam \Data1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N2
cycloneive_io_obuf \Data1[4]~output (
	.i(\RegBank|Mux27~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[4]~output .bus_hold = "false";
defparam \Data1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N23
cycloneive_io_obuf \Data1[5]~output (
	.i(\RegBank|Mux26~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[5]~output .bus_hold = "false";
defparam \Data1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N16
cycloneive_io_obuf \Data1[6]~output (
	.i(\RegBank|Mux25~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[6]~output .bus_hold = "false";
defparam \Data1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N30
cycloneive_io_obuf \Data1[7]~output (
	.i(\RegBank|Mux24~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[7]~output .bus_hold = "false";
defparam \Data1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N16
cycloneive_io_obuf \Data1[8]~output (
	.i(\RegBank|Mux23~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[8]~output .bus_hold = "false";
defparam \Data1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N9
cycloneive_io_obuf \Data1[9]~output (
	.i(\RegBank|Mux22~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[9]~output .bus_hold = "false";
defparam \Data1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N2
cycloneive_io_obuf \Data1[10]~output (
	.i(\RegBank|Mux21~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[10]~output .bus_hold = "false";
defparam \Data1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N30
cycloneive_io_obuf \Data1[11]~output (
	.i(\RegBank|Mux20~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[11]~output .bus_hold = "false";
defparam \Data1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N16
cycloneive_io_obuf \Data1[12]~output (
	.i(\RegBank|Mux19~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[12]~output .bus_hold = "false";
defparam \Data1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N16
cycloneive_io_obuf \Data1[13]~output (
	.i(\RegBank|Mux18~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[13]~output .bus_hold = "false";
defparam \Data1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N9
cycloneive_io_obuf \Data1[14]~output (
	.i(\RegBank|Mux17~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[14]~output .bus_hold = "false";
defparam \Data1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N30
cycloneive_io_obuf \Data1[15]~output (
	.i(\RegBank|Mux16~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[15]~output .bus_hold = "false";
defparam \Data1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N2
cycloneive_io_obuf \Data1[16]~output (
	.i(\RegBank|Mux15~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[16]~output .bus_hold = "false";
defparam \Data1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N9
cycloneive_io_obuf \Data1[17]~output (
	.i(\RegBank|Mux14~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[17]~output .bus_hold = "false";
defparam \Data1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N16
cycloneive_io_obuf \Data1[18]~output (
	.i(\RegBank|Mux13~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[18]~output .bus_hold = "false";
defparam \Data1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N30
cycloneive_io_obuf \Data1[19]~output (
	.i(\RegBank|Mux12~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[19]~output .bus_hold = "false";
defparam \Data1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N2
cycloneive_io_obuf \Data1[20]~output (
	.i(\RegBank|Mux11~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[20]~output .bus_hold = "false";
defparam \Data1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N23
cycloneive_io_obuf \Data1[21]~output (
	.i(\RegBank|Mux10~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[21]~output .bus_hold = "false";
defparam \Data1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N23
cycloneive_io_obuf \Data1[22]~output (
	.i(\RegBank|Mux9~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[22]~output .bus_hold = "false";
defparam \Data1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N23
cycloneive_io_obuf \Data1[23]~output (
	.i(\RegBank|Mux8~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[23]~output .bus_hold = "false";
defparam \Data1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N30
cycloneive_io_obuf \Data1[24]~output (
	.i(\RegBank|Mux7~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[24]~output .bus_hold = "false";
defparam \Data1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N16
cycloneive_io_obuf \Data1[25]~output (
	.i(\RegBank|Mux6~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[25]~output .bus_hold = "false";
defparam \Data1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N2
cycloneive_io_obuf \Data1[26]~output (
	.i(\RegBank|Mux5~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[26]~output .bus_hold = "false";
defparam \Data1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N16
cycloneive_io_obuf \Data1[27]~output (
	.i(\RegBank|Mux4~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[27]~output .bus_hold = "false";
defparam \Data1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N23
cycloneive_io_obuf \Data1[28]~output (
	.i(\RegBank|Mux3~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[28]~output .bus_hold = "false";
defparam \Data1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N16
cycloneive_io_obuf \Data1[29]~output (
	.i(\RegBank|Mux2~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[29]~output .bus_hold = "false";
defparam \Data1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N30
cycloneive_io_obuf \Data1[30]~output (
	.i(\RegBank|Mux1~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[30]~output .bus_hold = "false";
defparam \Data1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N9
cycloneive_io_obuf \Data1[31]~output (
	.i(\RegBank|Mux0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[31]~output .bus_hold = "false";
defparam \Data1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N2
cycloneive_io_obuf \ULAout[0]~output (
	.i(\ULA|Add0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[0]~output .bus_hold = "false";
defparam \ULAout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \ULAout[1]~output (
	.i(\ULA|Add0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[1]~output .bus_hold = "false";
defparam \ULAout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N9
cycloneive_io_obuf \ULAout[2]~output (
	.i(\ULA|Add0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[2]~output .bus_hold = "false";
defparam \ULAout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N16
cycloneive_io_obuf \ULAout[3]~output (
	.i(\ULA|Add0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[3]~output .bus_hold = "false";
defparam \ULAout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y9_N16
cycloneive_io_obuf \ULAout[4]~output (
	.i(\ULA|Add0~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[4]~output .bus_hold = "false";
defparam \ULAout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y5_N9
cycloneive_io_obuf \ULAout[5]~output (
	.i(\ULA|Add0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[5]~output .bus_hold = "false";
defparam \ULAout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y6_N2
cycloneive_io_obuf \ULAout[6]~output (
	.i(\ULA|Add0~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[6]~output .bus_hold = "false";
defparam \ULAout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N23
cycloneive_io_obuf \ULAout[7]~output (
	.i(\ULA|Add0~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[7]~output .bus_hold = "false";
defparam \ULAout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \ULAout[8]~output (
	.i(\ULA|Add0~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[8]~output .bus_hold = "false";
defparam \ULAout[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y9_N23
cycloneive_io_obuf \ULAout[9]~output (
	.i(\ULA|Add0~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[9]~output .bus_hold = "false";
defparam \ULAout[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N30
cycloneive_io_obuf \ULAout[10]~output (
	.i(\ULA|Add0~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[10]~output .bus_hold = "false";
defparam \ULAout[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y4_N2
cycloneive_io_obuf \ULAout[11]~output (
	.i(\ULA|Add0~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[11]~output .bus_hold = "false";
defparam \ULAout[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
cycloneive_io_obuf \ULAout[12]~output (
	.i(\ULA|Add0~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[12]~output .bus_hold = "false";
defparam \ULAout[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N23
cycloneive_io_obuf \ULAout[13]~output (
	.i(\ULA|Add0~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[13]~output .bus_hold = "false";
defparam \ULAout[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
cycloneive_io_obuf \ULAout[14]~output (
	.i(\ULA|Add0~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[14]~output .bus_hold = "false";
defparam \ULAout[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \ULAout[15]~output (
	.i(\ULA|Add0~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[15]~output .bus_hold = "false";
defparam \ULAout[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \ULAout[16]~output (
	.i(\ULA|Add0~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[16]~output .bus_hold = "false";
defparam \ULAout[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N16
cycloneive_io_obuf \ULAout[17]~output (
	.i(\ULA|Add0~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[17]~output .bus_hold = "false";
defparam \ULAout[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y2_N16
cycloneive_io_obuf \ULAout[18]~output (
	.i(\ULA|Add0~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[18]~output .bus_hold = "false";
defparam \ULAout[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N30
cycloneive_io_obuf \ULAout[19]~output (
	.i(\ULA|Add0~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[19]~output .bus_hold = "false";
defparam \ULAout[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N16
cycloneive_io_obuf \ULAout[20]~output (
	.i(\ULA|Add0~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[20]~output .bus_hold = "false";
defparam \ULAout[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N2
cycloneive_io_obuf \ULAout[21]~output (
	.i(\ULA|Add0~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[21]~output .bus_hold = "false";
defparam \ULAout[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N2
cycloneive_io_obuf \ULAout[22]~output (
	.i(\ULA|Add0~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[22]~output .bus_hold = "false";
defparam \ULAout[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N9
cycloneive_io_obuf \ULAout[23]~output (
	.i(\ULA|Add0~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[23]~output .bus_hold = "false";
defparam \ULAout[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N2
cycloneive_io_obuf \ULAout[24]~output (
	.i(\ULA|Add0~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[24]~output .bus_hold = "false";
defparam \ULAout[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y2_N9
cycloneive_io_obuf \ULAout[25]~output (
	.i(\ULA|Add0~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[25]~output .bus_hold = "false";
defparam \ULAout[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y11_N2
cycloneive_io_obuf \ULAout[26]~output (
	.i(\ULA|Add0~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[26]~output .bus_hold = "false";
defparam \ULAout[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N9
cycloneive_io_obuf \ULAout[27]~output (
	.i(\ULA|Add0~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[27]~output .bus_hold = "false";
defparam \ULAout[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N23
cycloneive_io_obuf \ULAout[28]~output (
	.i(\ULA|Add0~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[28]~output .bus_hold = "false";
defparam \ULAout[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N9
cycloneive_io_obuf \ULAout[29]~output (
	.i(\ULA|Add0~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[29]~output .bus_hold = "false";
defparam \ULAout[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N23
cycloneive_io_obuf \ULAout[30]~output (
	.i(\ULA|Add0~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[30]~output .bus_hold = "false";
defparam \ULAout[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \ULAout[31]~output (
	.i(\ULA|Add0~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULAout[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULAout[31]~output .bus_hold = "false";
defparam \ULAout[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N9
cycloneive_io_obuf \MUXULAOutput[0]~output (
	.i(\MUXULA|out[0]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[0]~output .bus_hold = "false";
defparam \MUXULAOutput[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N23
cycloneive_io_obuf \MUXULAOutput[1]~output (
	.i(\MUXULA|out[1]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[1]~output .bus_hold = "false";
defparam \MUXULAOutput[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N23
cycloneive_io_obuf \MUXULAOutput[2]~output (
	.i(\MUXULA|out[2]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[2]~output .bus_hold = "false";
defparam \MUXULAOutput[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N16
cycloneive_io_obuf \MUXULAOutput[3]~output (
	.i(\MUXULA|out[3]~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[3]~output .bus_hold = "false";
defparam \MUXULAOutput[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N9
cycloneive_io_obuf \MUXULAOutput[4]~output (
	.i(\MUXULA|out[4]~99_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[4]~output .bus_hold = "false";
defparam \MUXULAOutput[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
cycloneive_io_obuf \MUXULAOutput[5]~output (
	.i(\MUXULA|out[5]~119_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[5]~output .bus_hold = "false";
defparam \MUXULAOutput[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \MUXULAOutput[6]~output (
	.i(\MUXULA|out[6]~139_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[6]~output .bus_hold = "false";
defparam \MUXULAOutput[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N2
cycloneive_io_obuf \MUXULAOutput[7]~output (
	.i(\MUXULA|out[7]~158_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[7]~output .bus_hold = "false";
defparam \MUXULAOutput[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N16
cycloneive_io_obuf \MUXULAOutput[8]~output (
	.i(\MUXULA|out[8]~177_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[8]~output .bus_hold = "false";
defparam \MUXULAOutput[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N9
cycloneive_io_obuf \MUXULAOutput[9]~output (
	.i(\MUXULA|out[9]~196_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[9]~output .bus_hold = "false";
defparam \MUXULAOutput[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N23
cycloneive_io_obuf \MUXULAOutput[10]~output (
	.i(\MUXULA|out[10]~215_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[10]~output .bus_hold = "false";
defparam \MUXULAOutput[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N2
cycloneive_io_obuf \MUXULAOutput[11]~output (
	.i(\MUXULA|out[11]~235_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[11]~output .bus_hold = "false";
defparam \MUXULAOutput[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N23
cycloneive_io_obuf \MUXULAOutput[12]~output (
	.i(\MUXULA|out[12]~255_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[12]~output .bus_hold = "false";
defparam \MUXULAOutput[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N2
cycloneive_io_obuf \MUXULAOutput[13]~output (
	.i(\MUXULA|out[13]~275_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[13]~output .bus_hold = "false";
defparam \MUXULAOutput[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N23
cycloneive_io_obuf \MUXULAOutput[14]~output (
	.i(\MUXULA|out[14]~295_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[14]~output .bus_hold = "false";
defparam \MUXULAOutput[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \MUXULAOutput[15]~output (
	.i(\MUXULA|out[15]~314_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[15]~output .bus_hold = "false";
defparam \MUXULAOutput[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N23
cycloneive_io_obuf \MUXULAOutput[16]~output (
	.i(\MUXULA|out[16]~333_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[16]~output .bus_hold = "false";
defparam \MUXULAOutput[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N16
cycloneive_io_obuf \MUXULAOutput[17]~output (
	.i(\MUXULA|out[17]~352_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[17]~output .bus_hold = "false";
defparam \MUXULAOutput[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N9
cycloneive_io_obuf \MUXULAOutput[18]~output (
	.i(\MUXULA|out[18]~371_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[18]~output .bus_hold = "false";
defparam \MUXULAOutput[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \MUXULAOutput[19]~output (
	.i(\MUXULA|out[19]~390_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[19]~output .bus_hold = "false";
defparam \MUXULAOutput[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N2
cycloneive_io_obuf \MUXULAOutput[20]~output (
	.i(\MUXULA|out[20]~409_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[20]~output .bus_hold = "false";
defparam \MUXULAOutput[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \MUXULAOutput[21]~output (
	.i(\MUXULA|out[21]~428_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[21]~output .bus_hold = "false";
defparam \MUXULAOutput[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N2
cycloneive_io_obuf \MUXULAOutput[22]~output (
	.i(\MUXULA|out[22]~447_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[22]~output .bus_hold = "false";
defparam \MUXULAOutput[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N9
cycloneive_io_obuf \MUXULAOutput[23]~output (
	.i(\MUXULA|out[23]~466_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[23]~output .bus_hold = "false";
defparam \MUXULAOutput[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N16
cycloneive_io_obuf \MUXULAOutput[24]~output (
	.i(\MUXULA|out[24]~485_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[24]~output .bus_hold = "false";
defparam \MUXULAOutput[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N2
cycloneive_io_obuf \MUXULAOutput[25]~output (
	.i(\MUXULA|out[25]~504_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[25]~output .bus_hold = "false";
defparam \MUXULAOutput[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N16
cycloneive_io_obuf \MUXULAOutput[26]~output (
	.i(\MUXULA|out[26]~523_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[26]~output .bus_hold = "false";
defparam \MUXULAOutput[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N30
cycloneive_io_obuf \MUXULAOutput[27]~output (
	.i(\MUXULA|out[27]~542_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[27]~output .bus_hold = "false";
defparam \MUXULAOutput[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneive_io_obuf \MUXULAOutput[28]~output (
	.i(\MUXULA|out[28]~561_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[28]~output .bus_hold = "false";
defparam \MUXULAOutput[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \MUXULAOutput[29]~output (
	.i(\MUXULA|out[29]~580_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[29]~output .bus_hold = "false";
defparam \MUXULAOutput[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N9
cycloneive_io_obuf \MUXULAOutput[30]~output (
	.i(\MUXULA|out[30]~599_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[30]~output .bus_hold = "false";
defparam \MUXULAOutput[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N30
cycloneive_io_obuf \MUXULAOutput[31]~output (
	.i(\MUXULA|out[31]~618_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXULAOutput[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXULAOutput[31]~output .bus_hold = "false";
defparam \MUXULAOutput[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneive_io_ibuf \clockReal~input (
	.i(clockReal),
	.ibar(gnd),
	.o(\clockReal~input_o ));
// synopsys translate_off
defparam \clockReal~input .bus_hold = "false";
defparam \clockReal~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clockReal~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clockReal~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clockReal~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clockReal~inputclkctrl .clock_type = "global clock";
defparam \clockReal~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X41_Y20_N15
cycloneive_io_ibuf \addressIn[0]~input (
	.i(addressIn[0]),
	.ibar(gnd),
	.o(\addressIn[0]~input_o ));
// synopsys translate_off
defparam \addressIn[0]~input .bus_hold = "false";
defparam \addressIn[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N12
cycloneive_lcell_comb \PC|pgcount[0]~12 (
// Equation(s):
// \PC|pgcount[0]~12_combout  = !\addressIn[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\addressIn[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PC|pgcount[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \PC|pgcount[0]~12 .lut_mask = 16'h0F0F;
defparam \PC|pgcount[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N25
dffeas \PC|pgcount[0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC|pgcount[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pgcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pgcount[0] .is_wysiwyg = "true";
defparam \PC|pgcount[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N22
cycloneive_io_ibuf \addressIn[4]~input (
	.i(addressIn[4]),
	.ibar(gnd),
	.o(\addressIn[4]~input_o ));
// synopsys translate_off
defparam \addressIn[4]~input .bus_hold = "false";
defparam \addressIn[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y25_N8
cycloneive_io_ibuf \addressIn[3]~input (
	.i(addressIn[3]),
	.ibar(gnd),
	.o(\addressIn[3]~input_o ));
// synopsys translate_off
defparam \addressIn[3]~input .bus_hold = "false";
defparam \addressIn[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y17_N1
cycloneive_io_ibuf \addressIn[2]~input (
	.i(addressIn[2]),
	.ibar(gnd),
	.o(\addressIn[2]~input_o ));
// synopsys translate_off
defparam \addressIn[2]~input .bus_hold = "false";
defparam \addressIn[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y25_N15
cycloneive_io_ibuf \addressIn[1]~input (
	.i(addressIn[1]),
	.ibar(gnd),
	.o(\addressIn[1]~input_o ));
// synopsys translate_off
defparam \addressIn[1]~input .bus_hold = "false";
defparam \addressIn[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N20
cycloneive_lcell_comb \PC|pgcount[1]~4 (
// Equation(s):
// \PC|pgcount[1]~4_combout  = (\addressIn[0]~input_o  & (\addressIn[1]~input_o  $ (VCC))) # (!\addressIn[0]~input_o  & (\addressIn[1]~input_o  & VCC))
// \PC|pgcount[1]~5  = CARRY((\addressIn[0]~input_o  & \addressIn[1]~input_o ))

	.dataa(\addressIn[0]~input_o ),
	.datab(\addressIn[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC|pgcount[1]~4_combout ),
	.cout(\PC|pgcount[1]~5 ));
// synopsys translate_off
defparam \PC|pgcount[1]~4 .lut_mask = 16'h6688;
defparam \PC|pgcount[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N22
cycloneive_lcell_comb \PC|pgcount[2]~6 (
// Equation(s):
// \PC|pgcount[2]~6_combout  = (\addressIn[2]~input_o  & (!\PC|pgcount[1]~5 )) # (!\addressIn[2]~input_o  & ((\PC|pgcount[1]~5 ) # (GND)))
// \PC|pgcount[2]~7  = CARRY((!\PC|pgcount[1]~5 ) # (!\addressIn[2]~input_o ))

	.dataa(gnd),
	.datab(\addressIn[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pgcount[1]~5 ),
	.combout(\PC|pgcount[2]~6_combout ),
	.cout(\PC|pgcount[2]~7 ));
// synopsys translate_off
defparam \PC|pgcount[2]~6 .lut_mask = 16'h3C3F;
defparam \PC|pgcount[2]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N24
cycloneive_lcell_comb \PC|pgcount[3]~8 (
// Equation(s):
// \PC|pgcount[3]~8_combout  = (\addressIn[3]~input_o  & (\PC|pgcount[2]~7  $ (GND))) # (!\addressIn[3]~input_o  & (!\PC|pgcount[2]~7  & VCC))
// \PC|pgcount[3]~9  = CARRY((\addressIn[3]~input_o  & !\PC|pgcount[2]~7 ))

	.dataa(gnd),
	.datab(\addressIn[3]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pgcount[2]~7 ),
	.combout(\PC|pgcount[3]~8_combout ),
	.cout(\PC|pgcount[3]~9 ));
// synopsys translate_off
defparam \PC|pgcount[3]~8 .lut_mask = 16'hC30C;
defparam \PC|pgcount[3]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N26
cycloneive_lcell_comb \PC|pgcount[4]~10 (
// Equation(s):
// \PC|pgcount[4]~10_combout  = \addressIn[4]~input_o  $ (\PC|pgcount[3]~9 )

	.dataa(gnd),
	.datab(\addressIn[4]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(\PC|pgcount[3]~9 ),
	.combout(\PC|pgcount[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \PC|pgcount[4]~10 .lut_mask = 16'h3C3C;
defparam \PC|pgcount[4]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N3
dffeas \PC|pgcount[4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC|pgcount[4]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pgcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pgcount[4] .is_wysiwyg = "true";
defparam \PC|pgcount[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N29
dffeas \PC|pgcount[1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC|pgcount[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pgcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pgcount[1] .is_wysiwyg = "true";
defparam \PC|pgcount[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N23
dffeas \PC|pgcount[2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC|pgcount[2]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pgcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pgcount[2] .is_wysiwyg = "true";
defparam \PC|pgcount[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N9
dffeas \PC|pgcount[3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC|pgcount[3]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pgcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pgcount[3] .is_wysiwyg = "true";
defparam \PC|pgcount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N2
cycloneive_lcell_comb \InstrMem|Mux31~0 (
// Equation(s):
// \InstrMem|Mux31~0_combout  = (\PC|pgcount [4] & (!\PC|pgcount [3] & (\PC|pgcount [1] $ (!\PC|pgcount [2])))) # (!\PC|pgcount [4] & ((\PC|pgcount [2] & ((\PC|pgcount [3]))) # (!\PC|pgcount [2] & (\PC|pgcount [1] & !\PC|pgcount [3]))))

	.dataa(\PC|pgcount [4]),
	.datab(\PC|pgcount [1]),
	.datac(\PC|pgcount [2]),
	.datad(\PC|pgcount [3]),
	.cin(gnd),
	.combout(\InstrMem|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux31~0 .lut_mask = 16'h5086;
defparam \InstrMem|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N4
cycloneive_lcell_comb \InstrMem|Mux31~1 (
// Equation(s):
// \InstrMem|Mux31~1_combout  = (\InstrMem|Mux31~0_combout  & ((\PC|pgcount [0] & ((!\PC|pgcount [1]) # (!\PC|pgcount [2]))) # (!\PC|pgcount [0] & ((\PC|pgcount [1])))))

	.dataa(\PC|pgcount [0]),
	.datab(\InstrMem|Mux31~0_combout ),
	.datac(\PC|pgcount [2]),
	.datad(\PC|pgcount [1]),
	.cin(gnd),
	.combout(\InstrMem|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux31~1 .lut_mask = 16'h4C88;
defparam \InstrMem|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N8
cycloneive_lcell_comb \InstrMem|Mux27~0 (
// Equation(s):
// \InstrMem|Mux27~0_combout  = (\PC|pgcount [4] & (\PC|pgcount [1] & (!\PC|pgcount [2] & !\PC|pgcount [3])))

	.dataa(\PC|pgcount [4]),
	.datab(\PC|pgcount [1]),
	.datac(\PC|pgcount [2]),
	.datad(\PC|pgcount [3]),
	.cin(gnd),
	.combout(\InstrMem|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux27~0 .lut_mask = 16'h0008;
defparam \InstrMem|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N30
cycloneive_lcell_comb \InstrMem|Mux30~0 (
// Equation(s):
// \InstrMem|Mux30~0_combout  = (\PC|pgcount [0] & ((\PC|pgcount [3] & (\PC|pgcount [2] & !\PC|pgcount [1])) # (!\PC|pgcount [3] & (!\PC|pgcount [2] & \PC|pgcount [1]))))

	.dataa(\PC|pgcount [0]),
	.datab(\PC|pgcount [3]),
	.datac(\PC|pgcount [2]),
	.datad(\PC|pgcount [1]),
	.cin(gnd),
	.combout(\InstrMem|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux30~0 .lut_mask = 16'h0280;
defparam \InstrMem|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N20
cycloneive_lcell_comb \InstrMem|Mux30~1 (
// Equation(s):
// \InstrMem|Mux30~1_combout  = (\PC|pgcount [4] & (\InstrMem|Mux27~0_combout  & ((!\PC|pgcount [0])))) # (!\PC|pgcount [4] & ((\InstrMem|Mux30~0_combout ) # ((\InstrMem|Mux27~0_combout  & !\PC|pgcount [0]))))

	.dataa(\PC|pgcount [4]),
	.datab(\InstrMem|Mux27~0_combout ),
	.datac(\InstrMem|Mux30~0_combout ),
	.datad(\PC|pgcount [0]),
	.cin(gnd),
	.combout(\InstrMem|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux30~1 .lut_mask = 16'h50DC;
defparam \InstrMem|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N22
cycloneive_lcell_comb \InstrMem|Mux29~0 (
// Equation(s):
// \InstrMem|Mux29~0_combout  = (\PC|pgcount [3] & (\PC|pgcount [0] & (\PC|pgcount [2] & !\PC|pgcount [1]))) # (!\PC|pgcount [3] & (((!\PC|pgcount [2] & \PC|pgcount [1]))))

	.dataa(\PC|pgcount [0]),
	.datab(\PC|pgcount [3]),
	.datac(\PC|pgcount [2]),
	.datad(\PC|pgcount [1]),
	.cin(gnd),
	.combout(\InstrMem|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux29~0 .lut_mask = 16'h0380;
defparam \InstrMem|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N12
cycloneive_lcell_comb \InstrMem|Mux29~1 (
// Equation(s):
// \InstrMem|Mux29~1_combout  = (\PC|pgcount [4] & (\InstrMem|Mux27~0_combout  & ((!\PC|pgcount [0])))) # (!\PC|pgcount [4] & ((\InstrMem|Mux29~0_combout ) # ((\InstrMem|Mux27~0_combout  & !\PC|pgcount [0]))))

	.dataa(\PC|pgcount [4]),
	.datab(\InstrMem|Mux27~0_combout ),
	.datac(\InstrMem|Mux29~0_combout ),
	.datad(\PC|pgcount [0]),
	.cin(gnd),
	.combout(\InstrMem|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux29~1 .lut_mask = 16'h50DC;
defparam \InstrMem|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneive_lcell_comb \InstrMem|Mux28~0 (
// Equation(s):
// \InstrMem|Mux28~0_combout  = (\PC|pgcount [3] & (((\PC|pgcount [4]) # (!\PC|pgcount [2])) # (!\PC|pgcount [0]))) # (!\PC|pgcount [3] & ((\PC|pgcount [0]) # ((\PC|pgcount [2]))))

	.dataa(\PC|pgcount [3]),
	.datab(\PC|pgcount [0]),
	.datac(\PC|pgcount [4]),
	.datad(\PC|pgcount [2]),
	.cin(gnd),
	.combout(\InstrMem|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux28~0 .lut_mask = 16'hF7EE;
defparam \InstrMem|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N0
cycloneive_lcell_comb \InstrMem|Mux28~1 (
// Equation(s):
// \InstrMem|Mux28~1_combout  = (\PC|pgcount [1] & !\InstrMem|Mux28~0_combout )

	.dataa(gnd),
	.datab(\PC|pgcount [1]),
	.datac(\InstrMem|Mux28~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\InstrMem|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux28~1 .lut_mask = 16'h0C0C;
defparam \InstrMem|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N18
cycloneive_lcell_comb \InstrMem|Mux27~1 (
// Equation(s):
// \InstrMem|Mux27~1_combout  = (\InstrMem|Mux27~0_combout  & !\PC|pgcount [0])

	.dataa(gnd),
	.datab(\InstrMem|Mux27~0_combout ),
	.datac(\PC|pgcount [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\InstrMem|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux27~1 .lut_mask = 16'h0C0C;
defparam \InstrMem|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \InstrMem|Mux26~0 (
// Equation(s):
// \InstrMem|Mux26~0_combout  = (\PC|pgcount [3] & !\PC|pgcount [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|pgcount [3]),
	.datad(\PC|pgcount [4]),
	.cin(gnd),
	.combout(\InstrMem|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux26~0 .lut_mask = 16'h00F0;
defparam \InstrMem|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneive_lcell_comb \InstrMem|Mux26~1 (
// Equation(s):
// \InstrMem|Mux26~1_combout  = (\PC|pgcount [2] & (\PC|pgcount [1] & (\PC|pgcount [0] & \InstrMem|Mux26~0_combout )))

	.dataa(\PC|pgcount [2]),
	.datab(\PC|pgcount [1]),
	.datac(\PC|pgcount [0]),
	.datad(\InstrMem|Mux26~0_combout ),
	.cin(gnd),
	.combout(\InstrMem|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux26~1 .lut_mask = 16'h8000;
defparam \InstrMem|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \InstrMem|Mux25~0 (
// Equation(s):
// \InstrMem|Mux25~0_combout  = (!\PC|pgcount [2] & (!\PC|pgcount [4] & (\PC|pgcount [3] & \PC|pgcount [1])))

	.dataa(\PC|pgcount [2]),
	.datab(\PC|pgcount [4]),
	.datac(\PC|pgcount [3]),
	.datad(\PC|pgcount [1]),
	.cin(gnd),
	.combout(\InstrMem|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux25~0 .lut_mask = 16'h1000;
defparam \InstrMem|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \InstrMem|Mux20~0 (
// Equation(s):
// \InstrMem|Mux20~0_combout  = (\PC|pgcount [2] & (((\PC|pgcount [3]) # (!\PC|pgcount [1])) # (!\PC|pgcount [0]))) # (!\PC|pgcount [2] & (((\PC|pgcount [1]))))

	.dataa(\PC|pgcount [2]),
	.datab(\PC|pgcount [0]),
	.datac(\PC|pgcount [3]),
	.datad(\PC|pgcount [1]),
	.cin(gnd),
	.combout(\InstrMem|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux20~0 .lut_mask = 16'hF7AA;
defparam \InstrMem|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \InstrMem|Mux20~1 (
// Equation(s):
// \InstrMem|Mux20~1_combout  = (\PC|pgcount [4]) # (\InstrMem|Mux20~0_combout )

	.dataa(\PC|pgcount [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\InstrMem|Mux20~0_combout ),
	.cin(gnd),
	.combout(\InstrMem|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux20~1 .lut_mask = 16'hFFAA;
defparam \InstrMem|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N8
cycloneive_lcell_comb \InstrMem|Mux19~0 (
// Equation(s):
// \InstrMem|Mux19~0_combout  = (\PC|pgcount [1] & ((\PC|pgcount [3]) # ((!\PC|pgcount [2])))) # (!\PC|pgcount [1] & ((\PC|pgcount [2]) # (\PC|pgcount [3] $ (\PC|pgcount [0]))))

	.dataa(\PC|pgcount [3]),
	.datab(\PC|pgcount [1]),
	.datac(\PC|pgcount [0]),
	.datad(\PC|pgcount [2]),
	.cin(gnd),
	.combout(\InstrMem|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux19~0 .lut_mask = 16'hBBDE;
defparam \InstrMem|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \InstrMem|Mux19~1 (
// Equation(s):
// \InstrMem|Mux19~1_combout  = (\PC|pgcount [4]) # (\InstrMem|Mux19~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|pgcount [4]),
	.datad(\InstrMem|Mux19~0_combout ),
	.cin(gnd),
	.combout(\InstrMem|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux19~1 .lut_mask = 16'hFFF0;
defparam \InstrMem|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \InstrMem|Mux18~0 (
// Equation(s):
// \InstrMem|Mux18~0_combout  = (\PC|pgcount [2] & (\PC|pgcount [1] & ((!\PC|pgcount [3])))) # (!\PC|pgcount [2] & (!\PC|pgcount [1] & ((\PC|pgcount [0]) # (\PC|pgcount [3]))))

	.dataa(\PC|pgcount [2]),
	.datab(\PC|pgcount [1]),
	.datac(\PC|pgcount [0]),
	.datad(\PC|pgcount [3]),
	.cin(gnd),
	.combout(\InstrMem|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux18~0 .lut_mask = 16'h1198;
defparam \InstrMem|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneive_lcell_comb \InstrMem|Mux18~1 (
// Equation(s):
// \InstrMem|Mux18~1_combout  = (!\PC|pgcount [4] & \InstrMem|Mux18~0_combout )

	.dataa(\PC|pgcount [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\InstrMem|Mux18~0_combout ),
	.cin(gnd),
	.combout(\InstrMem|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux18~1 .lut_mask = 16'h5500;
defparam \InstrMem|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \InstrMem|Mux17~0 (
// Equation(s):
// \InstrMem|Mux17~0_combout  = (\PC|pgcount [1] & (((!\PC|pgcount [3] & \PC|pgcount [2])))) # (!\PC|pgcount [1] & (!\PC|pgcount [0] & (\PC|pgcount [3] $ (\PC|pgcount [2]))))

	.dataa(\PC|pgcount [1]),
	.datab(\PC|pgcount [0]),
	.datac(\PC|pgcount [3]),
	.datad(\PC|pgcount [2]),
	.cin(gnd),
	.combout(\InstrMem|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux17~0 .lut_mask = 16'h0B10;
defparam \InstrMem|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N0
cycloneive_lcell_comb \InstrMem|Mux17~1 (
// Equation(s):
// \InstrMem|Mux17~1_combout  = (\InstrMem|Mux17~0_combout  & !\PC|pgcount [4])

	.dataa(\InstrMem|Mux17~0_combout ),
	.datab(gnd),
	.datac(\PC|pgcount [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\InstrMem|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux17~1 .lut_mask = 16'h0A0A;
defparam \InstrMem|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \InstrMem|Mux12~0 (
// Equation(s):
// \InstrMem|Mux12~0_combout  = (\PC|pgcount [4] & (!\PC|pgcount [1] & (!\PC|pgcount [3] & \PC|pgcount [0])))

	.dataa(\PC|pgcount [4]),
	.datab(\PC|pgcount [1]),
	.datac(\PC|pgcount [3]),
	.datad(\PC|pgcount [0]),
	.cin(gnd),
	.combout(\InstrMem|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux12~0 .lut_mask = 16'h0200;
defparam \InstrMem|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \InstrMem|Mux15~0 (
// Equation(s):
// \InstrMem|Mux15~0_combout  = (\PC|pgcount [0] & (\PC|pgcount [1] & (\PC|pgcount [3] $ (\PC|pgcount [2])))) # (!\PC|pgcount [0] & (((\PC|pgcount [3] & \PC|pgcount [2]))))

	.dataa(\PC|pgcount [1]),
	.datab(\PC|pgcount [3]),
	.datac(\PC|pgcount [2]),
	.datad(\PC|pgcount [0]),
	.cin(gnd),
	.combout(\InstrMem|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux15~0 .lut_mask = 16'h28C0;
defparam \InstrMem|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \InstrMem|Mux15~1 (
// Equation(s):
// \InstrMem|Mux15~1_combout  = (\PC|pgcount [2] & ((\InstrMem|Mux12~0_combout ) # ((!\PC|pgcount [4] & \InstrMem|Mux15~0_combout )))) # (!\PC|pgcount [2] & (!\PC|pgcount [4] & ((\InstrMem|Mux15~0_combout ))))

	.dataa(\PC|pgcount [2]),
	.datab(\PC|pgcount [4]),
	.datac(\InstrMem|Mux12~0_combout ),
	.datad(\InstrMem|Mux15~0_combout ),
	.cin(gnd),
	.combout(\InstrMem|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux15~1 .lut_mask = 16'hB3A0;
defparam \InstrMem|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \InstrMem|Mux14~0 (
// Equation(s):
// \InstrMem|Mux14~0_combout  = (\PC|pgcount [0] & (\PC|pgcount [2] & (\PC|pgcount [1] $ (!\PC|pgcount [3])))) # (!\PC|pgcount [0] & (\PC|pgcount [1] & ((!\PC|pgcount [2]))))

	.dataa(\PC|pgcount [1]),
	.datab(\PC|pgcount [0]),
	.datac(\PC|pgcount [3]),
	.datad(\PC|pgcount [2]),
	.cin(gnd),
	.combout(\InstrMem|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux14~0 .lut_mask = 16'h8422;
defparam \InstrMem|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneive_lcell_comb \InstrMem|Mux14~1 (
// Equation(s):
// \InstrMem|Mux14~1_combout  = (\PC|pgcount [4]) # (\InstrMem|Mux14~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|pgcount [4]),
	.datad(\InstrMem|Mux14~0_combout ),
	.cin(gnd),
	.combout(\InstrMem|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux14~1 .lut_mask = 16'hFFF0;
defparam \InstrMem|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneive_lcell_comb \InstrMem|Mux13~0 (
// Equation(s):
// \InstrMem|Mux13~0_combout  = (\PC|pgcount [1] & (\PC|pgcount [2] $ (((!\PC|pgcount [0]) # (!\PC|pgcount [3])))))

	.dataa(\PC|pgcount [3]),
	.datab(\PC|pgcount [1]),
	.datac(\PC|pgcount [2]),
	.datad(\PC|pgcount [0]),
	.cin(gnd),
	.combout(\InstrMem|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux13~0 .lut_mask = 16'h840C;
defparam \InstrMem|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \InstrMem|Mux13~1 (
// Equation(s):
// \InstrMem|Mux13~1_combout  = (!\PC|pgcount [4] & \InstrMem|Mux13~0_combout )

	.dataa(\PC|pgcount [4]),
	.datab(gnd),
	.datac(\InstrMem|Mux13~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\InstrMem|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux13~1 .lut_mask = 16'h5050;
defparam \InstrMem|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \InstrMem|Mux12~1 (
// Equation(s):
// \InstrMem|Mux12~1_combout  = (\PC|pgcount [3] & ((\PC|pgcount [2] & ((!\PC|pgcount [0]))) # (!\PC|pgcount [2] & (\PC|pgcount [1]))))

	.dataa(\PC|pgcount [1]),
	.datab(\PC|pgcount [0]),
	.datac(\PC|pgcount [3]),
	.datad(\PC|pgcount [2]),
	.cin(gnd),
	.combout(\InstrMem|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux12~1 .lut_mask = 16'h30A0;
defparam \InstrMem|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \InstrMem|Mux12~2 (
// Equation(s):
// \InstrMem|Mux12~2_combout  = (\PC|pgcount [4] & (!\PC|pgcount [2] & ((\InstrMem|Mux12~0_combout )))) # (!\PC|pgcount [4] & ((\InstrMem|Mux12~1_combout ) # ((!\PC|pgcount [2] & \InstrMem|Mux12~0_combout ))))

	.dataa(\PC|pgcount [4]),
	.datab(\PC|pgcount [2]),
	.datac(\InstrMem|Mux12~1_combout ),
	.datad(\InstrMem|Mux12~0_combout ),
	.cin(gnd),
	.combout(\InstrMem|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux12~2 .lut_mask = 16'h7350;
defparam \InstrMem|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \InstrMem|Mux11~0 (
// Equation(s):
// \InstrMem|Mux11~0_combout  = (\PC|pgcount [0] & (\PC|pgcount [2] & (\PC|pgcount [1] $ (!\PC|pgcount [3]))))

	.dataa(\PC|pgcount [1]),
	.datab(\PC|pgcount [0]),
	.datac(\PC|pgcount [3]),
	.datad(\PC|pgcount [2]),
	.cin(gnd),
	.combout(\InstrMem|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux11~0 .lut_mask = 16'h8400;
defparam \InstrMem|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cycloneive_lcell_comb \InstrMem|Mux11~1 (
// Equation(s):
// \InstrMem|Mux11~1_combout  = (!\PC|pgcount [4] & \InstrMem|Mux11~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|pgcount [4]),
	.datad(\InstrMem|Mux11~0_combout ),
	.cin(gnd),
	.combout(\InstrMem|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux11~1 .lut_mask = 16'h0F00;
defparam \InstrMem|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneive_lcell_comb \InstrMem|Mux10~0 (
// Equation(s):
// \InstrMem|Mux10~0_combout  = (\PC|pgcount [2] & (\PC|pgcount [3] & (!\PC|pgcount [1] & \PC|pgcount [0]))) # (!\PC|pgcount [2] & (\PC|pgcount [1] & ((\PC|pgcount [3]) # (\PC|pgcount [0]))))

	.dataa(\PC|pgcount [3]),
	.datab(\PC|pgcount [2]),
	.datac(\PC|pgcount [1]),
	.datad(\PC|pgcount [0]),
	.cin(gnd),
	.combout(\InstrMem|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux10~0 .lut_mask = 16'h3820;
defparam \InstrMem|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N0
cycloneive_lcell_comb \InstrMem|Mux10~1 (
// Equation(s):
// \InstrMem|Mux10~1_combout  = (\PC|pgcount [4]) # (\InstrMem|Mux10~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|pgcount [4]),
	.datad(\InstrMem|Mux10~0_combout ),
	.cin(gnd),
	.combout(\InstrMem|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux10~1 .lut_mask = 16'hFFF0;
defparam \InstrMem|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneive_lcell_comb \InstrMem|Mux8~0 (
// Equation(s):
// \InstrMem|Mux8~0_combout  = (!\PC|pgcount [4] & (\PC|pgcount [0] & (\PC|pgcount [1] & !\PC|pgcount [2])))

	.dataa(\PC|pgcount [4]),
	.datab(\PC|pgcount [0]),
	.datac(\PC|pgcount [1]),
	.datad(\PC|pgcount [2]),
	.cin(gnd),
	.combout(\InstrMem|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux8~0 .lut_mask = 16'h0040;
defparam \InstrMem|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneive_lcell_comb \InstrMem|Mux7~0 (
// Equation(s):
// \InstrMem|Mux7~0_combout  = (!\PC|pgcount [0] & (\PC|pgcount [3] & ((\PC|pgcount [2]) # (\PC|pgcount [1]))))

	.dataa(\PC|pgcount [0]),
	.datab(\PC|pgcount [2]),
	.datac(\PC|pgcount [1]),
	.datad(\PC|pgcount [3]),
	.cin(gnd),
	.combout(\InstrMem|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux7~0 .lut_mask = 16'h5400;
defparam \InstrMem|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneive_lcell_comb \InstrMem|Mux7~1 (
// Equation(s):
// \InstrMem|Mux7~1_combout  = (!\PC|pgcount [4] & \InstrMem|Mux7~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|pgcount [4]),
	.datad(\InstrMem|Mux7~0_combout ),
	.cin(gnd),
	.combout(\InstrMem|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux7~1 .lut_mask = 16'h0F00;
defparam \InstrMem|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneive_lcell_comb \InstrMem|Mux5~0 (
// Equation(s):
// \InstrMem|Mux5~0_combout  = (\PC|pgcount [0] & (((!\PC|pgcount [1] & !\PC|pgcount [3])) # (!\PC|pgcount [4])))

	.dataa(\PC|pgcount [4]),
	.datab(\PC|pgcount [0]),
	.datac(\PC|pgcount [1]),
	.datad(\PC|pgcount [3]),
	.cin(gnd),
	.combout(\InstrMem|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux5~0 .lut_mask = 16'h444C;
defparam \InstrMem|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneive_lcell_comb \InstrMem|Mux4~0 (
// Equation(s):
// \InstrMem|Mux4~0_combout  = (\PC|pgcount [1] & (((!\PC|pgcount [3] & !\PC|pgcount [0])) # (!\PC|pgcount [4])))

	.dataa(\PC|pgcount [1]),
	.datab(\PC|pgcount [4]),
	.datac(\PC|pgcount [3]),
	.datad(\PC|pgcount [0]),
	.cin(gnd),
	.combout(\InstrMem|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux4~0 .lut_mask = 16'h222A;
defparam \InstrMem|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \InstrMem|Mux3~0 (
// Equation(s):
// \InstrMem|Mux3~0_combout  = (\PC|pgcount [4] & ((\PC|pgcount [3]) # ((\PC|pgcount [0] & \PC|pgcount [1]))))

	.dataa(\PC|pgcount [0]),
	.datab(\PC|pgcount [4]),
	.datac(\PC|pgcount [1]),
	.datad(\PC|pgcount [3]),
	.cin(gnd),
	.combout(\InstrMem|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux3~0 .lut_mask = 16'hCC80;
defparam \InstrMem|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \InstrMem|Mux3~1 (
// Equation(s):
// \InstrMem|Mux3~1_combout  = (\PC|pgcount [2] & !\InstrMem|Mux3~0_combout )

	.dataa(\PC|pgcount [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\InstrMem|Mux3~0_combout ),
	.cin(gnd),
	.combout(\InstrMem|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux3~1 .lut_mask = 16'h00AA;
defparam \InstrMem|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneive_lcell_comb \InstrMem|Mux1~0 (
// Equation(s):
// \InstrMem|Mux1~0_combout  = (!\PC|pgcount [3] & ((\PC|pgcount [0] & ((!\PC|pgcount [1]))) # (!\PC|pgcount [0] & ((\PC|pgcount [2]) # (\PC|pgcount [1])))))

	.dataa(\PC|pgcount [2]),
	.datab(\PC|pgcount [0]),
	.datac(\PC|pgcount [3]),
	.datad(\PC|pgcount [1]),
	.cin(gnd),
	.combout(\InstrMem|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux1~0 .lut_mask = 16'h030E;
defparam \InstrMem|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneive_lcell_comb \InstrMem|Mux1~1 (
// Equation(s):
// \InstrMem|Mux1~1_combout  = (\PC|pgcount [4] & \InstrMem|Mux1~0_combout )

	.dataa(gnd),
	.datab(\PC|pgcount [4]),
	.datac(gnd),
	.datad(\InstrMem|Mux1~0_combout ),
	.cin(gnd),
	.combout(\InstrMem|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstrMem|Mux1~1 .lut_mask = 16'hCC00;
defparam \InstrMem|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
cycloneive_lcell_comb \UC|WideOr23~0 (
// Equation(s):
// \UC|WideOr23~0_combout  = (\PC|pgcount [1] & (\PC|pgcount [0] $ (((!\PC|pgcount [2] & \PC|pgcount [3]))))) # (!\PC|pgcount [1] & (!\PC|pgcount [3] & ((\PC|pgcount [2]) # (\PC|pgcount [0]))))

	.dataa(\PC|pgcount [1]),
	.datab(\PC|pgcount [2]),
	.datac(\PC|pgcount [0]),
	.datad(\PC|pgcount [3]),
	.cin(gnd),
	.combout(\UC|WideOr23~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|WideOr23~0 .lut_mask = 16'h82F4;
defparam \UC|WideOr23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \UC|WideOr23~1 (
// Equation(s):
// \UC|WideOr23~1_combout  = (\UC|WideOr23~0_combout  & !\PC|pgcount [4])

	.dataa(\UC|WideOr23~0_combout ),
	.datab(gnd),
	.datac(\PC|pgcount [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UC|WideOr23~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|WideOr23~1 .lut_mask = 16'h0A0A;
defparam \UC|WideOr23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N14
cycloneive_lcell_comb \UC|WideOr21~0 (
// Equation(s):
// \UC|WideOr21~0_combout  = (\PC|pgcount [2] & (!\PC|pgcount [4] & ((!\PC|pgcount [3])))) # (!\PC|pgcount [2] & (!\PC|pgcount [0] & (\PC|pgcount [4] $ (\PC|pgcount [3]))))

	.dataa(\PC|pgcount [2]),
	.datab(\PC|pgcount [4]),
	.datac(\PC|pgcount [0]),
	.datad(\PC|pgcount [3]),
	.cin(gnd),
	.combout(\UC|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|WideOr21~0 .lut_mask = 16'h0126;
defparam \UC|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N4
cycloneive_lcell_comb \UC|WideOr21~1 (
// Equation(s):
// \UC|WideOr21~1_combout  = (\PC|pgcount [1] & \UC|WideOr21~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|pgcount [1]),
	.datad(\UC|WideOr21~0_combout ),
	.cin(gnd),
	.combout(\UC|WideOr21~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|WideOr21~1 .lut_mask = 16'hF000;
defparam \UC|WideOr21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \UC|WideOr19~0 (
// Equation(s):
// \UC|WideOr19~0_combout  = (\PC|pgcount [2] & (!\PC|pgcount [3] & (!\PC|pgcount [0] & !\PC|pgcount [1]))) # (!\PC|pgcount [2] & (\PC|pgcount [3] & ((!\PC|pgcount [1]) # (!\PC|pgcount [0]))))

	.dataa(\PC|pgcount [2]),
	.datab(\PC|pgcount [3]),
	.datac(\PC|pgcount [0]),
	.datad(\PC|pgcount [1]),
	.cin(gnd),
	.combout(\UC|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|WideOr19~0 .lut_mask = 16'h0446;
defparam \UC|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \UC|WideOr19~1 (
// Equation(s):
// \UC|WideOr19~1_combout  = (!\PC|pgcount [4] & \UC|WideOr19~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|pgcount [4]),
	.datad(\UC|WideOr19~0_combout ),
	.cin(gnd),
	.combout(\UC|WideOr19~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|WideOr19~1 .lut_mask = 16'h0F00;
defparam \UC|WideOr19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneive_lcell_comb \UC|WideOr17~0 (
// Equation(s):
// \UC|WideOr17~0_combout  = (\PC|pgcount [2] & (!\PC|pgcount [3] & ((\PC|pgcount [0]) # (\PC|pgcount [1])))) # (!\PC|pgcount [2] & (\PC|pgcount [3] & (\PC|pgcount [0] $ (!\PC|pgcount [1]))))

	.dataa(\PC|pgcount [0]),
	.datab(\PC|pgcount [2]),
	.datac(\PC|pgcount [1]),
	.datad(\PC|pgcount [3]),
	.cin(gnd),
	.combout(\UC|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|WideOr17~0 .lut_mask = 16'h21C8;
defparam \UC|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneive_lcell_comb \UC|WideOr17~1 (
// Equation(s):
// \UC|WideOr17~1_combout  = (!\PC|pgcount [4] & \UC|WideOr17~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|pgcount [4]),
	.datad(\UC|WideOr17~0_combout ),
	.cin(gnd),
	.combout(\UC|WideOr17~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|WideOr17~1 .lut_mask = 16'h0F00;
defparam \UC|WideOr17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N15
cycloneive_io_ibuf \WriteData[0]~input (
	.i(WriteData[0]),
	.ibar(gnd),
	.o(\WriteData[0]~input_o ));
// synopsys translate_off
defparam \WriteData[0]~input .bus_hold = "false";
defparam \WriteData[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneive_lcell_comb \RegBank|Register[8][0]~feeder (
// Equation(s):
// \RegBank|Register[8][0]~feeder_combout  = \WriteData[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[0]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[8][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[8][0]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[8][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneive_lcell_comb \RegBank|Register[8][0]~7 (
// Equation(s):
// \RegBank|Register[8][0]~7_combout  = (\PC|pgcount [2] & !\PC|pgcount [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|pgcount [2]),
	.datad(\PC|pgcount [3]),
	.cin(gnd),
	.combout(\RegBank|Register[8][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[8][0]~7 .lut_mask = 16'h00F0;
defparam \RegBank|Register[8][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneive_lcell_comb \RegBank|Register[8][0]~97 (
// Equation(s):
// \RegBank|Register[8][0]~97_combout  = (!\PC|pgcount [0] & (!\PC|pgcount [1] & (!\PC|pgcount [4] & \RegBank|Register[8][0]~7_combout )))

	.dataa(\PC|pgcount [0]),
	.datab(\PC|pgcount [1]),
	.datac(\PC|pgcount [4]),
	.datad(\RegBank|Register[8][0]~7_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[8][0]~97_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[8][0]~97 .lut_mask = 16'h0100;
defparam \RegBank|Register[8][0]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N9
dffeas \RegBank|Register[8][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][0] .is_wysiwyg = "true";
defparam \RegBank|Register[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneive_lcell_comb \UC|Selector9~0 (
// Equation(s):
// \UC|Selector9~0_combout  = (\InstrMem|Mux3~1_combout  & ((\InstrMem|Mux26~0_combout  & ((\InstrMem|Mux1~1_combout ) # (\InstrMem|Mux4~0_combout ))) # (!\InstrMem|Mux26~0_combout  & (\InstrMem|Mux1~1_combout  & \InstrMem|Mux4~0_combout )))) # 
// (!\InstrMem|Mux3~1_combout  & (((\InstrMem|Mux1~1_combout ))))

	.dataa(\InstrMem|Mux3~1_combout ),
	.datab(\InstrMem|Mux26~0_combout ),
	.datac(\InstrMem|Mux1~1_combout ),
	.datad(\InstrMem|Mux4~0_combout ),
	.cin(gnd),
	.combout(\UC|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|Selector9~0 .lut_mask = 16'hF8D0;
defparam \UC|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \UC|Selector0~0 (
// Equation(s):
// \UC|Selector0~0_combout  = (\PC|pgcount [4] & ((\PC|pgcount [1]) # ((\PC|pgcount [3]) # (!\PC|pgcount [0])))) # (!\PC|pgcount [4] & (((!\PC|pgcount [3]))))

	.dataa(\PC|pgcount [1]),
	.datab(\PC|pgcount [4]),
	.datac(\PC|pgcount [3]),
	.datad(\PC|pgcount [0]),
	.cin(gnd),
	.combout(\UC|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|Selector0~0 .lut_mask = 16'hCBCF;
defparam \UC|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneive_lcell_comb \UC|Selector0~1 (
// Equation(s):
// \UC|Selector0~1_combout  = (\InstrMem|Mux26~0_combout  & (((\InstrMem|Mux3~0_combout )) # (!\PC|pgcount [2]))) # (!\InstrMem|Mux26~0_combout  & (((!\InstrMem|Mux4~0_combout ))))

	.dataa(\PC|pgcount [2]),
	.datab(\InstrMem|Mux3~0_combout ),
	.datac(\InstrMem|Mux26~0_combout ),
	.datad(\InstrMem|Mux4~0_combout ),
	.cin(gnd),
	.combout(\UC|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|Selector0~1 .lut_mask = 16'hD0DF;
defparam \UC|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \UC|Selector0~2 (
// Equation(s):
// \UC|Selector0~2_combout  = (\InstrMem|Mux3~1_combout  & ((\UC|Selector0~0_combout ) # ((!\InstrMem|Mux1~1_combout  & \UC|Selector0~1_combout )))) # (!\InstrMem|Mux3~1_combout  & (((!\InstrMem|Mux1~1_combout  & \UC|Selector0~1_combout ))))

	.dataa(\InstrMem|Mux3~1_combout ),
	.datab(\UC|Selector0~0_combout ),
	.datac(\InstrMem|Mux1~1_combout ),
	.datad(\UC|Selector0~1_combout ),
	.cin(gnd),
	.combout(\UC|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|Selector0~2 .lut_mask = 16'h8F88;
defparam \UC|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneive_lcell_comb \RegBank|Register[5][0]~95 (
// Equation(s):
// \RegBank|Register[5][0]~95_combout  = (!\UC|Selector9~0_combout  & (((\PC|pgcount [4]) # (\UC|Selector0~2_combout )) # (!\InstrMem|Mux11~0_combout )))

	.dataa(\InstrMem|Mux11~0_combout ),
	.datab(\UC|Selector9~0_combout ),
	.datac(\PC|pgcount [4]),
	.datad(\UC|Selector0~2_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[5][0]~95_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[5][0]~95 .lut_mask = 16'h3331;
defparam \RegBank|Register[5][0]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneive_lcell_comb \MuxBR|out[2]~1 (
// Equation(s):
// \MuxBR|out[2]~1_combout  = (!\PC|pgcount [4] & ((\UC|Selector0~2_combout  & (\InstrMem|Mux18~0_combout )) # (!\UC|Selector0~2_combout  & ((\InstrMem|Mux13~0_combout )))))

	.dataa(\InstrMem|Mux18~0_combout ),
	.datab(\InstrMem|Mux13~0_combout ),
	.datac(\UC|Selector0~2_combout ),
	.datad(\PC|pgcount [4]),
	.cin(gnd),
	.combout(\MuxBR|out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MuxBR|out[2]~1 .lut_mask = 16'h00AC;
defparam \MuxBR|out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneive_lcell_comb \MuxBR|out[3]~2 (
// Equation(s):
// \MuxBR|out[3]~2_combout  = (\UC|Selector0~2_combout  & (!\PC|pgcount [4] & (\InstrMem|Mux17~0_combout ))) # (!\UC|Selector0~2_combout  & (((\InstrMem|Mux12~2_combout ))))

	.dataa(\PC|pgcount [4]),
	.datab(\InstrMem|Mux17~0_combout ),
	.datac(\UC|Selector0~2_combout ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MuxBR|out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MuxBR|out[3]~2 .lut_mask = 16'h4F40;
defparam \MuxBR|out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cycloneive_lcell_comb \MuxBR|out[1]~0 (
// Equation(s):
// \MuxBR|out[1]~0_combout  = (\PC|pgcount [4]) # ((\UC|Selector0~2_combout  & (\InstrMem|Mux19~0_combout )) # (!\UC|Selector0~2_combout  & ((\InstrMem|Mux14~0_combout ))))

	.dataa(\PC|pgcount [4]),
	.datab(\InstrMem|Mux19~0_combout ),
	.datac(\UC|Selector0~2_combout ),
	.datad(\InstrMem|Mux14~0_combout ),
	.cin(gnd),
	.combout(\MuxBR|out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MuxBR|out[1]~0 .lut_mask = 16'hEFEA;
defparam \MuxBR|out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \MuxBR|out[0]~3 (
// Equation(s):
// \MuxBR|out[0]~3_combout  = (\UC|Selector0~2_combout  & (!\PC|pgcount [4] & (!\InstrMem|Mux20~0_combout ))) # (!\UC|Selector0~2_combout  & (((\InstrMem|Mux15~1_combout ))))

	.dataa(\PC|pgcount [4]),
	.datab(\InstrMem|Mux20~0_combout ),
	.datac(\UC|Selector0~2_combout ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MuxBR|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MuxBR|out[0]~3 .lut_mask = 16'h1F10;
defparam \MuxBR|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N20
cycloneive_lcell_comb \RegBank|Decoder0~50 (
// Equation(s):
// \RegBank|Decoder0~50_combout  = (\MuxBR|out[2]~1_combout  & (\MuxBR|out[3]~2_combout  & (\MuxBR|out[1]~0_combout  & !\MuxBR|out[0]~3_combout )))

	.dataa(\MuxBR|out[2]~1_combout ),
	.datab(\MuxBR|out[3]~2_combout ),
	.datac(\MuxBR|out[1]~0_combout ),
	.datad(\MuxBR|out[0]~3_combout ),
	.cin(gnd),
	.combout(\RegBank|Decoder0~50_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Decoder0~50 .lut_mask = 16'h0080;
defparam \RegBank|Decoder0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneive_lcell_comb \RegBank|Register[12][0]~41 (
// Equation(s):
// \RegBank|Register[12][0]~41_combout  = (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~50_combout )

	.dataa(\RegBank|Register[5][0]~95_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegBank|Decoder0~50_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[12][0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[12][0]~41 .lut_mask = 16'hAA00;
defparam \RegBank|Register[12][0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N31
dffeas \RegBank|Register[12][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][0] .is_wysiwyg = "true";
defparam \RegBank|Register[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneive_lcell_comb \RegBank|Decoder0~64 (
// Equation(s):
// \RegBank|Decoder0~64_combout  = (\PC|pgcount [1] & ((\PC|pgcount [4]) # ((!\PC|pgcount [2] & \PC|pgcount [3])))) # (!\PC|pgcount [1] & ((\PC|pgcount [4] & ((\PC|pgcount [3]))) # (!\PC|pgcount [4] & (\PC|pgcount [2] & !\PC|pgcount [3]))))

	.dataa(\PC|pgcount [1]),
	.datab(\PC|pgcount [2]),
	.datac(\PC|pgcount [4]),
	.datad(\PC|pgcount [3]),
	.cin(gnd),
	.combout(\RegBank|Decoder0~64_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Decoder0~64 .lut_mask = 16'hF2A4;
defparam \RegBank|Decoder0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneive_lcell_comb \RegBank|Decoder0~65 (
// Equation(s):
// \RegBank|Decoder0~65_combout  = (\PC|pgcount [1] & (((\RegBank|Decoder0~64_combout )))) # (!\PC|pgcount [1] & ((\PC|pgcount [0] & ((\RegBank|Decoder0~64_combout ))) # (!\PC|pgcount [0] & (\PC|pgcount [4]))))

	.dataa(\PC|pgcount [1]),
	.datab(\PC|pgcount [4]),
	.datac(\PC|pgcount [0]),
	.datad(\RegBank|Decoder0~64_combout ),
	.cin(gnd),
	.combout(\RegBank|Decoder0~65_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Decoder0~65 .lut_mask = 16'hFE04;
defparam \RegBank|Decoder0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N12
cycloneive_lcell_comb \RegBank|Register~40 (
// Equation(s):
// \RegBank|Register~40_combout  = (\WriteData[0]~input_o  & (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~65_combout ))

	.dataa(\WriteData[0]~input_o ),
	.datab(gnd),
	.datac(\RegBank|Register[5][0]~95_combout ),
	.datad(\RegBank|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RegBank|Register~40_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~40 .lut_mask = 16'hA000;
defparam \RegBank|Register~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N13
dffeas \RegBank|Register[0][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][0] .is_wysiwyg = "true";
defparam \RegBank|Register[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N0
cycloneive_lcell_comb \RegBank|Decoder0~3 (
// Equation(s):
// \RegBank|Decoder0~3_combout  = (\PC|pgcount [3] & (\PC|pgcount [0] & \PC|pgcount [2])) # (!\PC|pgcount [3] & (!\PC|pgcount [0] & !\PC|pgcount [2]))

	.dataa(\PC|pgcount [3]),
	.datab(gnd),
	.datac(\PC|pgcount [0]),
	.datad(\PC|pgcount [2]),
	.cin(gnd),
	.combout(\RegBank|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Decoder0~3 .lut_mask = 16'hA005;
defparam \RegBank|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneive_lcell_comb \RegBank|Decoder0~59 (
// Equation(s):
// \RegBank|Decoder0~59_combout  = (\PC|pgcount [1] & (!\PC|pgcount [4] & \RegBank|Decoder0~3_combout ))

	.dataa(gnd),
	.datab(\PC|pgcount [1]),
	.datac(\PC|pgcount [4]),
	.datad(\RegBank|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\RegBank|Decoder0~59_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Decoder0~59 .lut_mask = 16'h0C00;
defparam \RegBank|Decoder0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
cycloneive_lcell_comb \RegBank|Register[4][0]~39 (
// Equation(s):
// \RegBank|Register[4][0]~39_combout  = (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~59_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegBank|Register[5][0]~95_combout ),
	.datad(\RegBank|Decoder0~59_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[4][0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[4][0]~39 .lut_mask = 16'hF000;
defparam \RegBank|Register[4][0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N25
dffeas \RegBank|Register[4][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][0] .is_wysiwyg = "true";
defparam \RegBank|Register[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneive_lcell_comb \RegBank|Mux31~2 (
// Equation(s):
// \RegBank|Mux31~2_combout  = (\InstrMem|Mux8~0_combout  & (((\RegBank|Register[4][0]~q ) # (\InstrMem|Mux7~1_combout )))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[0][0]~q  & ((!\InstrMem|Mux7~1_combout ))))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(\RegBank|Register[0][0]~q ),
	.datac(\RegBank|Register[4][0]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux31~2 .lut_mask = 16'hAAE4;
defparam \RegBank|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cycloneive_lcell_comb \RegBank|Mux31~3 (
// Equation(s):
// \RegBank|Mux31~3_combout  = (\InstrMem|Mux7~1_combout  & ((\RegBank|Mux31~2_combout  & ((\RegBank|Register[12][0]~q ))) # (!\RegBank|Mux31~2_combout  & (\RegBank|Register[8][0]~q )))) # (!\InstrMem|Mux7~1_combout  & (((\RegBank|Mux31~2_combout ))))

	.dataa(\RegBank|Register[8][0]~q ),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[12][0]~q ),
	.datad(\RegBank|Mux31~2_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux31~3 .lut_mask = 16'hF388;
defparam \RegBank|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneive_lcell_comb \RegBank|Decoder0~52 (
// Equation(s):
// \RegBank|Decoder0~52_combout  = (!\MuxBR|out[2]~1_combout  & (!\MuxBR|out[3]~2_combout  & (\MuxBR|out[1]~0_combout  & \MuxBR|out[0]~3_combout )))

	.dataa(\MuxBR|out[2]~1_combout ),
	.datab(\MuxBR|out[3]~2_combout ),
	.datac(\MuxBR|out[1]~0_combout ),
	.datad(\MuxBR|out[0]~3_combout ),
	.cin(gnd),
	.combout(\RegBank|Decoder0~52_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Decoder0~52 .lut_mask = 16'h1000;
defparam \RegBank|Decoder0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneive_lcell_comb \RegBank|Register[1][0]~43 (
// Equation(s):
// \RegBank|Register[1][0]~43_combout  = (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~52_combout )

	.dataa(\RegBank|Register[5][0]~95_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegBank|Decoder0~52_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[1][0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[1][0]~43 .lut_mask = 16'hAA00;
defparam \RegBank|Register[1][0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N9
dffeas \RegBank|Register[1][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][0] .is_wysiwyg = "true";
defparam \RegBank|Register[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneive_lcell_comb \RegBank|Mux31~4 (
// Equation(s):
// \RegBank|Mux31~4_combout  = (\InstrMem|Mux8~0_combout  & ((\InstrMem|Mux7~1_combout ))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[1][0]~q  & !\InstrMem|Mux7~1_combout ))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[1][0]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux31~4 .lut_mask = 16'hAA50;
defparam \RegBank|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneive_lcell_comb \RegBank|Decoder0~53 (
// Equation(s):
// \RegBank|Decoder0~53_combout  = (\MuxBR|out[2]~1_combout  & (\MuxBR|out[3]~2_combout  & (\MuxBR|out[1]~0_combout  & \MuxBR|out[0]~3_combout )))

	.dataa(\MuxBR|out[2]~1_combout ),
	.datab(\MuxBR|out[3]~2_combout ),
	.datac(\MuxBR|out[1]~0_combout ),
	.datad(\MuxBR|out[0]~3_combout ),
	.cin(gnd),
	.combout(\RegBank|Decoder0~53_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Decoder0~53 .lut_mask = 16'h8000;
defparam \RegBank|Decoder0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N16
cycloneive_lcell_comb \RegBank|Register[13][0]~44 (
// Equation(s):
// \RegBank|Register[13][0]~44_combout  = (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~53_combout )

	.dataa(\RegBank|Register[5][0]~95_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegBank|Decoder0~53_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[13][0]~44_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[13][0]~44 .lut_mask = 16'hAA00;
defparam \RegBank|Register[13][0]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N1
dffeas \RegBank|Register[13][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][0] .is_wysiwyg = "true";
defparam \RegBank|Register[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N22
cycloneive_lcell_comb \RegBank|Decoder0~51 (
// Equation(s):
// \RegBank|Decoder0~51_combout  = (\MuxBR|out[2]~1_combout  & (!\MuxBR|out[3]~2_combout  & (\MuxBR|out[1]~0_combout  & \MuxBR|out[0]~3_combout )))

	.dataa(\MuxBR|out[2]~1_combout ),
	.datab(\MuxBR|out[3]~2_combout ),
	.datac(\MuxBR|out[1]~0_combout ),
	.datad(\MuxBR|out[0]~3_combout ),
	.cin(gnd),
	.combout(\RegBank|Decoder0~51_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Decoder0~51 .lut_mask = 16'h2000;
defparam \RegBank|Decoder0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneive_lcell_comb \RegBank|Register[5][0]~42 (
// Equation(s):
// \RegBank|Register[5][0]~42_combout  = (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~51_combout )

	.dataa(\RegBank|Register[5][0]~95_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegBank|Decoder0~51_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[5][0]~42_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[5][0]~42 .lut_mask = 16'hAA00;
defparam \RegBank|Register[5][0]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N5
dffeas \RegBank|Register[5][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][0] .is_wysiwyg = "true";
defparam \RegBank|Register[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cycloneive_lcell_comb \RegBank|Mux31~5 (
// Equation(s):
// \RegBank|Mux31~5_combout  = (\RegBank|Mux31~4_combout  & ((\RegBank|Register[13][0]~q ) # ((!\InstrMem|Mux8~0_combout )))) # (!\RegBank|Mux31~4_combout  & (((\RegBank|Register[5][0]~q  & \InstrMem|Mux8~0_combout ))))

	.dataa(\RegBank|Mux31~4_combout ),
	.datab(\RegBank|Register[13][0]~q ),
	.datac(\RegBank|Register[5][0]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux31~5 .lut_mask = 16'hD8AA;
defparam \RegBank|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N14
cycloneive_lcell_comb \RegBank|Mux31~6 (
// Equation(s):
// \RegBank|Mux31~6_combout  = (\InstrMem|Mux10~0_combout  & (\RegBank|Mux31~3_combout )) # (!\InstrMem|Mux10~0_combout  & ((\PC|pgcount [4] & (\RegBank|Mux31~3_combout )) # (!\PC|pgcount [4] & ((\RegBank|Mux31~5_combout )))))

	.dataa(\InstrMem|Mux10~0_combout ),
	.datab(\RegBank|Mux31~3_combout ),
	.datac(\PC|pgcount [4]),
	.datad(\RegBank|Mux31~5_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux31~6 .lut_mask = 16'hCDC8;
defparam \RegBank|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y23_N22
cycloneive_io_ibuf \WriteData[1]~input (
	.i(WriteData[1]),
	.ibar(gnd),
	.o(\WriteData[1]~input_o ));
// synopsys translate_off
defparam \WriteData[1]~input .bus_hold = "false";
defparam \WriteData[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cycloneive_lcell_comb \RegBank|Register~45 (
// Equation(s):
// \RegBank|Register~45_combout  = (\WriteData[1]~input_o  & (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~65_combout ))

	.dataa(\WriteData[1]~input_o ),
	.datab(\RegBank|Register[5][0]~95_combout ),
	.datac(\RegBank|Decoder0~65_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegBank|Register~45_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~45 .lut_mask = 16'h8080;
defparam \RegBank|Register~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N7
dffeas \RegBank|Register[0][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][1] .is_wysiwyg = "true";
defparam \RegBank|Register[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N13
dffeas \RegBank|Register[4][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][1] .is_wysiwyg = "true";
defparam \RegBank|Register[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cycloneive_lcell_comb \RegBank|Mux30~2 (
// Equation(s):
// \RegBank|Mux30~2_combout  = (\InstrMem|Mux8~0_combout  & (((\RegBank|Register[4][1]~q ) # (\InstrMem|Mux7~1_combout )))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[0][1]~q  & ((!\InstrMem|Mux7~1_combout ))))

	.dataa(\RegBank|Register[0][1]~q ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[4][1]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux30~2 .lut_mask = 16'hCCE2;
defparam \RegBank|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N19
dffeas \RegBank|Register[8][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][1] .is_wysiwyg = "true";
defparam \RegBank|Register[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N5
dffeas \RegBank|Register[12][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][1] .is_wysiwyg = "true";
defparam \RegBank|Register[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneive_lcell_comb \RegBank|Mux30~3 (
// Equation(s):
// \RegBank|Mux30~3_combout  = (\InstrMem|Mux7~1_combout  & ((\RegBank|Mux30~2_combout  & ((\RegBank|Register[12][1]~q ))) # (!\RegBank|Mux30~2_combout  & (\RegBank|Register[8][1]~q )))) # (!\InstrMem|Mux7~1_combout  & (\RegBank|Mux30~2_combout ))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\RegBank|Mux30~2_combout ),
	.datac(\RegBank|Register[8][1]~q ),
	.datad(\RegBank|Register[12][1]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux30~3 .lut_mask = 16'hEC64;
defparam \RegBank|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N31
dffeas \RegBank|Register[5][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][1] .is_wysiwyg = "true";
defparam \RegBank|Register[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N5
dffeas \RegBank|Register[1][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][1] .is_wysiwyg = "true";
defparam \RegBank|Register[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneive_lcell_comb \RegBank|Mux30~4 (
// Equation(s):
// \RegBank|Mux30~4_combout  = (\InstrMem|Mux7~1_combout  & ((\InstrMem|Mux8~0_combout ))) # (!\InstrMem|Mux7~1_combout  & (\RegBank|Register[1][1]~q  & !\InstrMem|Mux8~0_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[1][1]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux30~4 .lut_mask = 16'hCC30;
defparam \RegBank|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N11
dffeas \RegBank|Register[13][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][1] .is_wysiwyg = "true";
defparam \RegBank|Register[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cycloneive_lcell_comb \RegBank|Mux30~5 (
// Equation(s):
// \RegBank|Mux30~5_combout  = (\RegBank|Mux30~4_combout  & (((\RegBank|Register[13][1]~q ) # (!\InstrMem|Mux8~0_combout )))) # (!\RegBank|Mux30~4_combout  & (\RegBank|Register[5][1]~q  & ((\InstrMem|Mux8~0_combout ))))

	.dataa(\RegBank|Register[5][1]~q ),
	.datab(\RegBank|Mux30~4_combout ),
	.datac(\RegBank|Register[13][1]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux30~5 .lut_mask = 16'hE2CC;
defparam \RegBank|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneive_lcell_comb \RegBank|Mux30~6 (
// Equation(s):
// \RegBank|Mux30~6_combout  = (\InstrMem|Mux10~0_combout  & (\RegBank|Mux30~3_combout )) # (!\InstrMem|Mux10~0_combout  & ((\PC|pgcount [4] & (\RegBank|Mux30~3_combout )) # (!\PC|pgcount [4] & ((\RegBank|Mux30~5_combout )))))

	.dataa(\InstrMem|Mux10~0_combout ),
	.datab(\RegBank|Mux30~3_combout ),
	.datac(\PC|pgcount [4]),
	.datad(\RegBank|Mux30~5_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux30~6 .lut_mask = 16'hCDC8;
defparam \RegBank|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N29
cycloneive_io_ibuf \WriteData[2]~input (
	.i(WriteData[2]),
	.ibar(gnd),
	.o(\WriteData[2]~input_o ));
// synopsys translate_off
defparam \WriteData[2]~input .bus_hold = "false";
defparam \WriteData[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y19_N3
dffeas \RegBank|Register[1][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][2] .is_wysiwyg = "true";
defparam \RegBank|Register[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N6
cycloneive_lcell_comb \RegBank|Mux29~4 (
// Equation(s):
// \RegBank|Mux29~4_combout  = (\InstrMem|Mux8~0_combout  & (\InstrMem|Mux7~1_combout )) # (!\InstrMem|Mux8~0_combout  & (!\InstrMem|Mux7~1_combout  & \RegBank|Register[1][2]~q ))

	.dataa(gnd),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\InstrMem|Mux7~1_combout ),
	.datad(\RegBank|Register[1][2]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux29~4 .lut_mask = 16'hC3C0;
defparam \RegBank|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N13
dffeas \RegBank|Register[5][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][2] .is_wysiwyg = "true";
defparam \RegBank|Register[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N25
dffeas \RegBank|Register[13][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][2] .is_wysiwyg = "true";
defparam \RegBank|Register[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cycloneive_lcell_comb \RegBank|Mux29~5 (
// Equation(s):
// \RegBank|Mux29~5_combout  = (\RegBank|Mux29~4_combout  & (((\RegBank|Register[13][2]~q )) # (!\InstrMem|Mux8~0_combout ))) # (!\RegBank|Mux29~4_combout  & (\InstrMem|Mux8~0_combout  & (\RegBank|Register[5][2]~q )))

	.dataa(\RegBank|Mux29~4_combout ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[5][2]~q ),
	.datad(\RegBank|Register[13][2]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux29~5 .lut_mask = 16'hEA62;
defparam \RegBank|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cycloneive_lcell_comb \RegBank|Register~46 (
// Equation(s):
// \RegBank|Register~46_combout  = (\WriteData[2]~input_o  & (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~65_combout ))

	.dataa(\WriteData[2]~input_o ),
	.datab(\RegBank|Register[5][0]~95_combout ),
	.datac(\RegBank|Decoder0~65_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegBank|Register~46_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~46 .lut_mask = 16'h8080;
defparam \RegBank|Register~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N11
dffeas \RegBank|Register[0][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][2] .is_wysiwyg = "true";
defparam \RegBank|Register[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N21
dffeas \RegBank|Register[4][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][2] .is_wysiwyg = "true";
defparam \RegBank|Register[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneive_lcell_comb \RegBank|Mux29~2 (
// Equation(s):
// \RegBank|Mux29~2_combout  = (\InstrMem|Mux8~0_combout  & (((\RegBank|Register[4][2]~q ) # (\InstrMem|Mux7~1_combout )))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[0][2]~q  & ((!\InstrMem|Mux7~1_combout ))))

	.dataa(\RegBank|Register[0][2]~q ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[4][2]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux29~2 .lut_mask = 16'hCCE2;
defparam \RegBank|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneive_lcell_comb \RegBank|Register[8][2]~feeder (
// Equation(s):
// \RegBank|Register[8][2]~feeder_combout  = \WriteData[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[2]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[8][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[8][2]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[8][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N25
dffeas \RegBank|Register[8][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][2] .is_wysiwyg = "true";
defparam \RegBank|Register[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N9
dffeas \RegBank|Register[12][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][2] .is_wysiwyg = "true";
defparam \RegBank|Register[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \RegBank|Mux29~3 (
// Equation(s):
// \RegBank|Mux29~3_combout  = (\RegBank|Mux29~2_combout  & (((\RegBank|Register[12][2]~q ) # (!\InstrMem|Mux7~1_combout )))) # (!\RegBank|Mux29~2_combout  & (\RegBank|Register[8][2]~q  & ((\InstrMem|Mux7~1_combout ))))

	.dataa(\RegBank|Mux29~2_combout ),
	.datab(\RegBank|Register[8][2]~q ),
	.datac(\RegBank|Register[12][2]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux29~3 .lut_mask = 16'hE4AA;
defparam \RegBank|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N24
cycloneive_lcell_comb \RegBank|Mux29~6 (
// Equation(s):
// \RegBank|Mux29~6_combout  = (\InstrMem|Mux10~0_combout  & (((\RegBank|Mux29~3_combout )))) # (!\InstrMem|Mux10~0_combout  & ((\PC|pgcount [4] & ((\RegBank|Mux29~3_combout ))) # (!\PC|pgcount [4] & (\RegBank|Mux29~5_combout ))))

	.dataa(\InstrMem|Mux10~0_combout ),
	.datab(\RegBank|Mux29~5_combout ),
	.datac(\PC|pgcount [4]),
	.datad(\RegBank|Mux29~3_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux29~6 .lut_mask = 16'hFE04;
defparam \RegBank|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N8
cycloneive_io_ibuf \WriteData[3]~input (
	.i(WriteData[3]),
	.ibar(gnd),
	.o(\WriteData[3]~input_o ));
// synopsys translate_off
defparam \WriteData[3]~input .bus_hold = "false";
defparam \WriteData[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y19_N31
dffeas \RegBank|Register[12][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][3] .is_wysiwyg = "true";
defparam \RegBank|Register[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N5
dffeas \RegBank|Register[8][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][3] .is_wysiwyg = "true";
defparam \RegBank|Register[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cycloneive_lcell_comb \RegBank|Register~47 (
// Equation(s):
// \RegBank|Register~47_combout  = (\WriteData[3]~input_o  & (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~65_combout ))

	.dataa(gnd),
	.datab(\WriteData[3]~input_o ),
	.datac(\RegBank|Register[5][0]~95_combout ),
	.datad(\RegBank|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RegBank|Register~47_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~47 .lut_mask = 16'hC000;
defparam \RegBank|Register~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N3
dffeas \RegBank|Register[0][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][3] .is_wysiwyg = "true";
defparam \RegBank|Register[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N5
dffeas \RegBank|Register[4][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][3] .is_wysiwyg = "true";
defparam \RegBank|Register[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cycloneive_lcell_comb \RegBank|Mux28~2 (
// Equation(s):
// \RegBank|Mux28~2_combout  = (\InstrMem|Mux8~0_combout  & (((\RegBank|Register[4][3]~q ) # (\InstrMem|Mux7~1_combout )))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[0][3]~q  & ((!\InstrMem|Mux7~1_combout ))))

	.dataa(\RegBank|Register[0][3]~q ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[4][3]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux28~2 .lut_mask = 16'hCCE2;
defparam \RegBank|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneive_lcell_comb \RegBank|Mux28~3 (
// Equation(s):
// \RegBank|Mux28~3_combout  = (\InstrMem|Mux7~1_combout  & ((\RegBank|Mux28~2_combout  & (\RegBank|Register[12][3]~q )) # (!\RegBank|Mux28~2_combout  & ((\RegBank|Register[8][3]~q ))))) # (!\InstrMem|Mux7~1_combout  & (((\RegBank|Mux28~2_combout ))))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\RegBank|Register[12][3]~q ),
	.datac(\RegBank|Register[8][3]~q ),
	.datad(\RegBank|Mux28~2_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux28~3 .lut_mask = 16'hDDA0;
defparam \RegBank|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N9
dffeas \RegBank|Register[1][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][3] .is_wysiwyg = "true";
defparam \RegBank|Register[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cycloneive_lcell_comb \RegBank|Mux28~4 (
// Equation(s):
// \RegBank|Mux28~4_combout  = (\InstrMem|Mux7~1_combout  & ((\InstrMem|Mux8~0_combout ))) # (!\InstrMem|Mux7~1_combout  & (\RegBank|Register[1][3]~q  & !\InstrMem|Mux8~0_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[1][3]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux28~4 .lut_mask = 16'hCC30;
defparam \RegBank|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N3
dffeas \RegBank|Register[13][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][3] .is_wysiwyg = "true";
defparam \RegBank|Register[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N9
dffeas \RegBank|Register[5][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][3] .is_wysiwyg = "true";
defparam \RegBank|Register[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cycloneive_lcell_comb \RegBank|Mux28~5 (
// Equation(s):
// \RegBank|Mux28~5_combout  = (\InstrMem|Mux8~0_combout  & ((\RegBank|Mux28~4_combout  & (\RegBank|Register[13][3]~q )) # (!\RegBank|Mux28~4_combout  & ((\RegBank|Register[5][3]~q ))))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Mux28~4_combout ))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(\RegBank|Mux28~4_combout ),
	.datac(\RegBank|Register[13][3]~q ),
	.datad(\RegBank|Register[5][3]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux28~5 .lut_mask = 16'hE6C4;
defparam \RegBank|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneive_lcell_comb \RegBank|Mux28~6 (
// Equation(s):
// \RegBank|Mux28~6_combout  = (\InstrMem|Mux10~0_combout  & (\RegBank|Mux28~3_combout )) # (!\InstrMem|Mux10~0_combout  & ((\PC|pgcount [4] & (\RegBank|Mux28~3_combout )) # (!\PC|pgcount [4] & ((\RegBank|Mux28~5_combout )))))

	.dataa(\InstrMem|Mux10~0_combout ),
	.datab(\RegBank|Mux28~3_combout ),
	.datac(\PC|pgcount [4]),
	.datad(\RegBank|Mux28~5_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux28~6 .lut_mask = 16'hCDC8;
defparam \RegBank|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N1
cycloneive_io_ibuf \WriteData[4]~input (
	.i(WriteData[4]),
	.ibar(gnd),
	.o(\WriteData[4]~input_o ));
// synopsys translate_off
defparam \WriteData[4]~input .bus_hold = "false";
defparam \WriteData[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y20_N3
dffeas \RegBank|Register[1][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][4] .is_wysiwyg = "true";
defparam \RegBank|Register[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneive_lcell_comb \RegBank|Mux27~4 (
// Equation(s):
// \RegBank|Mux27~4_combout  = (\InstrMem|Mux7~1_combout  & (\InstrMem|Mux8~0_combout )) # (!\InstrMem|Mux7~1_combout  & (!\InstrMem|Mux8~0_combout  & \RegBank|Register[1][4]~q ))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(gnd),
	.datad(\RegBank|Register[1][4]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux27~4 .lut_mask = 16'h9988;
defparam \RegBank|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N29
dffeas \RegBank|Register[5][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][4] .is_wysiwyg = "true";
defparam \RegBank|Register[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N13
dffeas \RegBank|Register[13][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][4] .is_wysiwyg = "true";
defparam \RegBank|Register[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneive_lcell_comb \RegBank|Mux27~5 (
// Equation(s):
// \RegBank|Mux27~5_combout  = (\RegBank|Mux27~4_combout  & (((\RegBank|Register[13][4]~q )) # (!\InstrMem|Mux8~0_combout ))) # (!\RegBank|Mux27~4_combout  & (\InstrMem|Mux8~0_combout  & (\RegBank|Register[5][4]~q )))

	.dataa(\RegBank|Mux27~4_combout ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[5][4]~q ),
	.datad(\RegBank|Register[13][4]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux27~5 .lut_mask = 16'hEA62;
defparam \RegBank|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N13
dffeas \RegBank|Register[4][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][4] .is_wysiwyg = "true";
defparam \RegBank|Register[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cycloneive_lcell_comb \RegBank|Register~48 (
// Equation(s):
// \RegBank|Register~48_combout  = (\RegBank|Register[5][0]~95_combout  & (\RegBank|Decoder0~65_combout  & \WriteData[4]~input_o ))

	.dataa(\RegBank|Register[5][0]~95_combout ),
	.datab(gnd),
	.datac(\RegBank|Decoder0~65_combout ),
	.datad(\WriteData[4]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register~48_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~48 .lut_mask = 16'hA000;
defparam \RegBank|Register~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N15
dffeas \RegBank|Register[0][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][4] .is_wysiwyg = "true";
defparam \RegBank|Register[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneive_lcell_comb \RegBank|Mux27~2 (
// Equation(s):
// \RegBank|Mux27~2_combout  = (\InstrMem|Mux7~1_combout  & (\InstrMem|Mux8~0_combout )) # (!\InstrMem|Mux7~1_combout  & ((\InstrMem|Mux8~0_combout  & (\RegBank|Register[4][4]~q )) # (!\InstrMem|Mux8~0_combout  & ((\RegBank|Register[0][4]~q )))))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[4][4]~q ),
	.datad(\RegBank|Register[0][4]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux27~2 .lut_mask = 16'hD9C8;
defparam \RegBank|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N15
dffeas \RegBank|Register[12][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][4] .is_wysiwyg = "true";
defparam \RegBank|Register[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N27
dffeas \RegBank|Register[8][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][4] .is_wysiwyg = "true";
defparam \RegBank|Register[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneive_lcell_comb \RegBank|Mux27~3 (
// Equation(s):
// \RegBank|Mux27~3_combout  = (\RegBank|Mux27~2_combout  & (((\RegBank|Register[12][4]~q )) # (!\InstrMem|Mux7~1_combout ))) # (!\RegBank|Mux27~2_combout  & (\InstrMem|Mux7~1_combout  & ((\RegBank|Register[8][4]~q ))))

	.dataa(\RegBank|Mux27~2_combout ),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[12][4]~q ),
	.datad(\RegBank|Register[8][4]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux27~3 .lut_mask = 16'hE6A2;
defparam \RegBank|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N2
cycloneive_lcell_comb \RegBank|Mux27~6 (
// Equation(s):
// \RegBank|Mux27~6_combout  = (\InstrMem|Mux10~0_combout  & (((\RegBank|Mux27~3_combout )))) # (!\InstrMem|Mux10~0_combout  & ((\PC|pgcount [4] & ((\RegBank|Mux27~3_combout ))) # (!\PC|pgcount [4] & (\RegBank|Mux27~5_combout ))))

	.dataa(\InstrMem|Mux10~0_combout ),
	.datab(\RegBank|Mux27~5_combout ),
	.datac(\PC|pgcount [4]),
	.datad(\RegBank|Mux27~3_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux27~6 .lut_mask = 16'hFE04;
defparam \RegBank|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y22_N22
cycloneive_io_ibuf \WriteData[5]~input (
	.i(WriteData[5]),
	.ibar(gnd),
	.o(\WriteData[5]~input_o ));
// synopsys translate_off
defparam \WriteData[5]~input .bus_hold = "false";
defparam \WriteData[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y19_N25
dffeas \RegBank|Register[1][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][5] .is_wysiwyg = "true";
defparam \RegBank|Register[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cycloneive_lcell_comb \RegBank|Mux26~4 (
// Equation(s):
// \RegBank|Mux26~4_combout  = (\InstrMem|Mux7~1_combout  & ((\InstrMem|Mux8~0_combout ))) # (!\InstrMem|Mux7~1_combout  & (\RegBank|Register[1][5]~q  & !\InstrMem|Mux8~0_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[1][5]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux26~4 .lut_mask = 16'hCC30;
defparam \RegBank|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N19
dffeas \RegBank|Register[13][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][5] .is_wysiwyg = "true";
defparam \RegBank|Register[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N21
dffeas \RegBank|Register[5][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][5] .is_wysiwyg = "true";
defparam \RegBank|Register[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cycloneive_lcell_comb \RegBank|Mux26~5 (
// Equation(s):
// \RegBank|Mux26~5_combout  = (\InstrMem|Mux8~0_combout  & ((\RegBank|Mux26~4_combout  & (\RegBank|Register[13][5]~q )) # (!\RegBank|Mux26~4_combout  & ((\RegBank|Register[5][5]~q ))))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Mux26~4_combout ))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(\RegBank|Mux26~4_combout ),
	.datac(\RegBank|Register[13][5]~q ),
	.datad(\RegBank|Register[5][5]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux26~5 .lut_mask = 16'hE6C4;
defparam \RegBank|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N25
dffeas \RegBank|Register[12][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][5] .is_wysiwyg = "true";
defparam \RegBank|Register[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneive_lcell_comb \RegBank|Register~49 (
// Equation(s):
// \RegBank|Register~49_combout  = (\RegBank|Register[5][0]~95_combout  & (\RegBank|Decoder0~65_combout  & \WriteData[5]~input_o ))

	.dataa(\RegBank|Register[5][0]~95_combout ),
	.datab(gnd),
	.datac(\RegBank|Decoder0~65_combout ),
	.datad(\WriteData[5]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register~49_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~49 .lut_mask = 16'hA000;
defparam \RegBank|Register~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N23
dffeas \RegBank|Register[0][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][5] .is_wysiwyg = "true";
defparam \RegBank|Register[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N5
dffeas \RegBank|Register[4][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][5] .is_wysiwyg = "true";
defparam \RegBank|Register[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneive_lcell_comb \RegBank|Mux26~2 (
// Equation(s):
// \RegBank|Mux26~2_combout  = (\InstrMem|Mux8~0_combout  & (((\RegBank|Register[4][5]~q ) # (\InstrMem|Mux7~1_combout )))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[0][5]~q  & ((!\InstrMem|Mux7~1_combout ))))

	.dataa(\RegBank|Register[0][5]~q ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[4][5]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux26~2 .lut_mask = 16'hCCE2;
defparam \RegBank|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N27
dffeas \RegBank|Register[8][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][5] .is_wysiwyg = "true";
defparam \RegBank|Register[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneive_lcell_comb \RegBank|Mux26~3 (
// Equation(s):
// \RegBank|Mux26~3_combout  = (\RegBank|Mux26~2_combout  & ((\RegBank|Register[12][5]~q ) # ((!\InstrMem|Mux7~1_combout )))) # (!\RegBank|Mux26~2_combout  & (((\RegBank|Register[8][5]~q  & \InstrMem|Mux7~1_combout ))))

	.dataa(\RegBank|Register[12][5]~q ),
	.datab(\RegBank|Mux26~2_combout ),
	.datac(\RegBank|Register[8][5]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux26~3 .lut_mask = 16'hB8CC;
defparam \RegBank|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneive_lcell_comb \RegBank|Mux26~6 (
// Equation(s):
// \RegBank|Mux26~6_combout  = (\PC|pgcount [4] & (((\RegBank|Mux26~3_combout )))) # (!\PC|pgcount [4] & ((\InstrMem|Mux10~0_combout  & ((\RegBank|Mux26~3_combout ))) # (!\InstrMem|Mux10~0_combout  & (\RegBank|Mux26~5_combout ))))

	.dataa(\PC|pgcount [4]),
	.datab(\RegBank|Mux26~5_combout ),
	.datac(\RegBank|Mux26~3_combout ),
	.datad(\InstrMem|Mux10~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux26~6 .lut_mask = 16'hF0E4;
defparam \RegBank|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y21_N1
cycloneive_io_ibuf \WriteData[6]~input (
	.i(WriteData[6]),
	.ibar(gnd),
	.o(\WriteData[6]~input_o ));
// synopsys translate_off
defparam \WriteData[6]~input .bus_hold = "false";
defparam \WriteData[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y14_N13
dffeas \RegBank|Register[1][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][6] .is_wysiwyg = "true";
defparam \RegBank|Register[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
cycloneive_lcell_comb \RegBank|Mux25~4 (
// Equation(s):
// \RegBank|Mux25~4_combout  = (\InstrMem|Mux8~0_combout  & ((\InstrMem|Mux7~1_combout ))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[1][6]~q  & !\InstrMem|Mux7~1_combout ))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(\RegBank|Register[1][6]~q ),
	.datac(gnd),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux25~4 .lut_mask = 16'hAA44;
defparam \RegBank|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N9
dffeas \RegBank|Register[13][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][6] .is_wysiwyg = "true";
defparam \RegBank|Register[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N27
dffeas \RegBank|Register[5][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][6] .is_wysiwyg = "true";
defparam \RegBank|Register[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N26
cycloneive_lcell_comb \RegBank|Mux25~5 (
// Equation(s):
// \RegBank|Mux25~5_combout  = (\RegBank|Mux25~4_combout  & ((\RegBank|Register[13][6]~q ) # ((!\InstrMem|Mux8~0_combout )))) # (!\RegBank|Mux25~4_combout  & (((\RegBank|Register[5][6]~q  & \InstrMem|Mux8~0_combout ))))

	.dataa(\RegBank|Mux25~4_combout ),
	.datab(\RegBank|Register[13][6]~q ),
	.datac(\RegBank|Register[5][6]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux25~5 .lut_mask = 16'hD8AA;
defparam \RegBank|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N21
dffeas \RegBank|Register[8][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][6] .is_wysiwyg = "true";
defparam \RegBank|Register[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N21
dffeas \RegBank|Register[4][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][6] .is_wysiwyg = "true";
defparam \RegBank|Register[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneive_lcell_comb \RegBank|Register~50 (
// Equation(s):
// \RegBank|Register~50_combout  = (\RegBank|Decoder0~65_combout  & (\WriteData[6]~input_o  & \RegBank|Register[5][0]~95_combout ))

	.dataa(\RegBank|Decoder0~65_combout ),
	.datab(\WriteData[6]~input_o ),
	.datac(\RegBank|Register[5][0]~95_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegBank|Register~50_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~50 .lut_mask = 16'h8080;
defparam \RegBank|Register~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N3
dffeas \RegBank|Register[0][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][6] .is_wysiwyg = "true";
defparam \RegBank|Register[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneive_lcell_comb \RegBank|Mux25~2 (
// Equation(s):
// \RegBank|Mux25~2_combout  = (\InstrMem|Mux7~1_combout  & (\InstrMem|Mux8~0_combout )) # (!\InstrMem|Mux7~1_combout  & ((\InstrMem|Mux8~0_combout  & (\RegBank|Register[4][6]~q )) # (!\InstrMem|Mux8~0_combout  & ((\RegBank|Register[0][6]~q )))))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[4][6]~q ),
	.datad(\RegBank|Register[0][6]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux25~2 .lut_mask = 16'hD9C8;
defparam \RegBank|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N21
dffeas \RegBank|Register[12][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][6] .is_wysiwyg = "true";
defparam \RegBank|Register[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneive_lcell_comb \RegBank|Mux25~3 (
// Equation(s):
// \RegBank|Mux25~3_combout  = (\RegBank|Mux25~2_combout  & (((\RegBank|Register[12][6]~q ) # (!\InstrMem|Mux7~1_combout )))) # (!\RegBank|Mux25~2_combout  & (\RegBank|Register[8][6]~q  & ((\InstrMem|Mux7~1_combout ))))

	.dataa(\RegBank|Register[8][6]~q ),
	.datab(\RegBank|Mux25~2_combout ),
	.datac(\RegBank|Register[12][6]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux25~3 .lut_mask = 16'hE2CC;
defparam \RegBank|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N20
cycloneive_lcell_comb \RegBank|Mux25~6 (
// Equation(s):
// \RegBank|Mux25~6_combout  = (\InstrMem|Mux10~0_combout  & (((\RegBank|Mux25~3_combout )))) # (!\InstrMem|Mux10~0_combout  & ((\PC|pgcount [4] & ((\RegBank|Mux25~3_combout ))) # (!\PC|pgcount [4] & (\RegBank|Mux25~5_combout ))))

	.dataa(\RegBank|Mux25~5_combout ),
	.datab(\InstrMem|Mux10~0_combout ),
	.datac(\PC|pgcount [4]),
	.datad(\RegBank|Mux25~3_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux25~6 .lut_mask = 16'hFE02;
defparam \RegBank|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y22_N15
cycloneive_io_ibuf \WriteData[7]~input (
	.i(WriteData[7]),
	.ibar(gnd),
	.o(\WriteData[7]~input_o ));
// synopsys translate_off
defparam \WriteData[7]~input .bus_hold = "false";
defparam \WriteData[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y20_N31
dffeas \RegBank|Register[12][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][7] .is_wysiwyg = "true";
defparam \RegBank|Register[12][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N31
dffeas \RegBank|Register[8][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][7] .is_wysiwyg = "true";
defparam \RegBank|Register[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cycloneive_lcell_comb \RegBank|Register~51 (
// Equation(s):
// \RegBank|Register~51_combout  = (\WriteData[7]~input_o  & (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~65_combout ))

	.dataa(gnd),
	.datab(\WriteData[7]~input_o ),
	.datac(\RegBank|Register[5][0]~95_combout ),
	.datad(\RegBank|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RegBank|Register~51_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~51 .lut_mask = 16'hC000;
defparam \RegBank|Register~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N19
dffeas \RegBank|Register[0][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][7] .is_wysiwyg = "true";
defparam \RegBank|Register[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N29
dffeas \RegBank|Register[4][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][7] .is_wysiwyg = "true";
defparam \RegBank|Register[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cycloneive_lcell_comb \RegBank|Mux24~2 (
// Equation(s):
// \RegBank|Mux24~2_combout  = (\InstrMem|Mux8~0_combout  & (((\RegBank|Register[4][7]~q ) # (\InstrMem|Mux7~1_combout )))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[0][7]~q  & ((!\InstrMem|Mux7~1_combout ))))

	.dataa(\RegBank|Register[0][7]~q ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[4][7]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux24~2 .lut_mask = 16'hCCE2;
defparam \RegBank|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneive_lcell_comb \RegBank|Mux24~3 (
// Equation(s):
// \RegBank|Mux24~3_combout  = (\InstrMem|Mux7~1_combout  & ((\RegBank|Mux24~2_combout  & (\RegBank|Register[12][7]~q )) # (!\RegBank|Mux24~2_combout  & ((\RegBank|Register[8][7]~q ))))) # (!\InstrMem|Mux7~1_combout  & (((\RegBank|Mux24~2_combout ))))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\RegBank|Register[12][7]~q ),
	.datac(\RegBank|Register[8][7]~q ),
	.datad(\RegBank|Mux24~2_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux24~3 .lut_mask = 16'hDDA0;
defparam \RegBank|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N29
dffeas \RegBank|Register[1][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][7] .is_wysiwyg = "true";
defparam \RegBank|Register[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cycloneive_lcell_comb \RegBank|Mux24~4 (
// Equation(s):
// \RegBank|Mux24~4_combout  = (\InstrMem|Mux7~1_combout  & ((\InstrMem|Mux8~0_combout ))) # (!\InstrMem|Mux7~1_combout  & (\RegBank|Register[1][7]~q  & !\InstrMem|Mux8~0_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[1][7]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux24~4 .lut_mask = 16'hCC30;
defparam \RegBank|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N27
dffeas \RegBank|Register[13][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][7] .is_wysiwyg = "true";
defparam \RegBank|Register[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N31
dffeas \RegBank|Register[5][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][7] .is_wysiwyg = "true";
defparam \RegBank|Register[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cycloneive_lcell_comb \RegBank|Mux24~5 (
// Equation(s):
// \RegBank|Mux24~5_combout  = (\InstrMem|Mux8~0_combout  & ((\RegBank|Mux24~4_combout  & (\RegBank|Register[13][7]~q )) # (!\RegBank|Mux24~4_combout  & ((\RegBank|Register[5][7]~q ))))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Mux24~4_combout ))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(\RegBank|Mux24~4_combout ),
	.datac(\RegBank|Register[13][7]~q ),
	.datad(\RegBank|Register[5][7]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux24~5 .lut_mask = 16'hE6C4;
defparam \RegBank|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneive_lcell_comb \RegBank|Mux24~6 (
// Equation(s):
// \RegBank|Mux24~6_combout  = (\PC|pgcount [4] & (\RegBank|Mux24~3_combout )) # (!\PC|pgcount [4] & ((\InstrMem|Mux10~0_combout  & (\RegBank|Mux24~3_combout )) # (!\InstrMem|Mux10~0_combout  & ((\RegBank|Mux24~5_combout )))))

	.dataa(\RegBank|Mux24~3_combout ),
	.datab(\RegBank|Mux24~5_combout ),
	.datac(\PC|pgcount [4]),
	.datad(\InstrMem|Mux10~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux24~6 .lut_mask = 16'hAAAC;
defparam \RegBank|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y23_N15
cycloneive_io_ibuf \WriteData[8]~input (
	.i(WriteData[8]),
	.ibar(gnd),
	.o(\WriteData[8]~input_o ));
// synopsys translate_off
defparam \WriteData[8]~input .bus_hold = "false";
defparam \WriteData[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N30
cycloneive_lcell_comb \RegBank|Register~52 (
// Equation(s):
// \RegBank|Register~52_combout  = (\WriteData[8]~input_o  & (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~65_combout ))

	.dataa(gnd),
	.datab(\WriteData[8]~input_o ),
	.datac(\RegBank|Register[5][0]~95_combout ),
	.datad(\RegBank|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RegBank|Register~52_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~52 .lut_mask = 16'hC000;
defparam \RegBank|Register~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N31
dffeas \RegBank|Register[0][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][8] .is_wysiwyg = "true";
defparam \RegBank|Register[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N25
dffeas \RegBank|Register[4][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][8] .is_wysiwyg = "true";
defparam \RegBank|Register[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N24
cycloneive_lcell_comb \RegBank|Mux23~2 (
// Equation(s):
// \RegBank|Mux23~2_combout  = (\InstrMem|Mux8~0_combout  & (((\RegBank|Register[4][8]~q ) # (\InstrMem|Mux7~1_combout )))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[0][8]~q  & ((!\InstrMem|Mux7~1_combout ))))

	.dataa(\RegBank|Register[0][8]~q ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[4][8]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux23~2 .lut_mask = 16'hCCE2;
defparam \RegBank|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneive_lcell_comb \RegBank|Register[8][8]~feeder (
// Equation(s):
// \RegBank|Register[8][8]~feeder_combout  = \WriteData[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[8]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[8][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[8][8]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[8][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N13
dffeas \RegBank|Register[8][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[8][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][8] .is_wysiwyg = "true";
defparam \RegBank|Register[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N17
dffeas \RegBank|Register[12][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][8] .is_wysiwyg = "true";
defparam \RegBank|Register[12][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \RegBank|Mux23~3 (
// Equation(s):
// \RegBank|Mux23~3_combout  = (\RegBank|Mux23~2_combout  & (((\RegBank|Register[12][8]~q ) # (!\InstrMem|Mux7~1_combout )))) # (!\RegBank|Mux23~2_combout  & (\RegBank|Register[8][8]~q  & ((\InstrMem|Mux7~1_combout ))))

	.dataa(\RegBank|Mux23~2_combout ),
	.datab(\RegBank|Register[8][8]~q ),
	.datac(\RegBank|Register[12][8]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux23~3 .lut_mask = 16'hE4AA;
defparam \RegBank|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N1
dffeas \RegBank|Register[1][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][8] .is_wysiwyg = "true";
defparam \RegBank|Register[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
cycloneive_lcell_comb \RegBank|Mux23~4 (
// Equation(s):
// \RegBank|Mux23~4_combout  = (\InstrMem|Mux8~0_combout  & ((\InstrMem|Mux7~1_combout ))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[1][8]~q  & !\InstrMem|Mux7~1_combout ))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(\RegBank|Register[1][8]~q ),
	.datac(gnd),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux23~4 .lut_mask = 16'hAA44;
defparam \RegBank|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N5
dffeas \RegBank|Register[13][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][8] .is_wysiwyg = "true";
defparam \RegBank|Register[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N3
dffeas \RegBank|Register[5][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][8] .is_wysiwyg = "true";
defparam \RegBank|Register[5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cycloneive_lcell_comb \RegBank|Mux23~5 (
// Equation(s):
// \RegBank|Mux23~5_combout  = (\RegBank|Mux23~4_combout  & ((\RegBank|Register[13][8]~q ) # ((!\InstrMem|Mux8~0_combout )))) # (!\RegBank|Mux23~4_combout  & (((\RegBank|Register[5][8]~q  & \InstrMem|Mux8~0_combout ))))

	.dataa(\RegBank|Mux23~4_combout ),
	.datab(\RegBank|Register[13][8]~q ),
	.datac(\RegBank|Register[5][8]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux23~5 .lut_mask = 16'hD8AA;
defparam \RegBank|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N12
cycloneive_lcell_comb \RegBank|Mux23~6 (
// Equation(s):
// \RegBank|Mux23~6_combout  = (\InstrMem|Mux10~0_combout  & (\RegBank|Mux23~3_combout )) # (!\InstrMem|Mux10~0_combout  & ((\PC|pgcount [4] & (\RegBank|Mux23~3_combout )) # (!\PC|pgcount [4] & ((\RegBank|Mux23~5_combout )))))

	.dataa(\InstrMem|Mux10~0_combout ),
	.datab(\RegBank|Mux23~3_combout ),
	.datac(\PC|pgcount [4]),
	.datad(\RegBank|Mux23~5_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux23~6 .lut_mask = 16'hCDC8;
defparam \RegBank|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y26_N8
cycloneive_io_ibuf \WriteData[9]~input (
	.i(WriteData[9]),
	.ibar(gnd),
	.o(\WriteData[9]~input_o ));
// synopsys translate_off
defparam \WriteData[9]~input .bus_hold = "false";
defparam \WriteData[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneive_lcell_comb \RegBank|Register~53 (
// Equation(s):
// \RegBank|Register~53_combout  = (\RegBank|Decoder0~65_combout  & (\WriteData[9]~input_o  & \RegBank|Register[5][0]~95_combout ))

	.dataa(\RegBank|Decoder0~65_combout ),
	.datab(\WriteData[9]~input_o ),
	.datac(\RegBank|Register[5][0]~95_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegBank|Register~53_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~53 .lut_mask = 16'h8080;
defparam \RegBank|Register~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N11
dffeas \RegBank|Register[0][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][9] .is_wysiwyg = "true";
defparam \RegBank|Register[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N1
dffeas \RegBank|Register[4][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][9] .is_wysiwyg = "true";
defparam \RegBank|Register[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneive_lcell_comb \RegBank|Mux22~2 (
// Equation(s):
// \RegBank|Mux22~2_combout  = (\InstrMem|Mux8~0_combout  & (((\RegBank|Register[4][9]~q ) # (\InstrMem|Mux7~1_combout )))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[0][9]~q  & ((!\InstrMem|Mux7~1_combout ))))

	.dataa(\RegBank|Register[0][9]~q ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[4][9]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux22~2 .lut_mask = 16'hCCE2;
defparam \RegBank|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N9
dffeas \RegBank|Register[8][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][9] .is_wysiwyg = "true";
defparam \RegBank|Register[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N27
dffeas \RegBank|Register[12][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][9] .is_wysiwyg = "true";
defparam \RegBank|Register[12][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneive_lcell_comb \RegBank|Mux22~3 (
// Equation(s):
// \RegBank|Mux22~3_combout  = (\InstrMem|Mux7~1_combout  & ((\RegBank|Mux22~2_combout  & ((\RegBank|Register[12][9]~q ))) # (!\RegBank|Mux22~2_combout  & (\RegBank|Register[8][9]~q )))) # (!\InstrMem|Mux7~1_combout  & (\RegBank|Mux22~2_combout ))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\RegBank|Mux22~2_combout ),
	.datac(\RegBank|Register[8][9]~q ),
	.datad(\RegBank|Register[12][9]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux22~3 .lut_mask = 16'hEC64;
defparam \RegBank|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N9
dffeas \RegBank|Register[5][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][9] .is_wysiwyg = "true";
defparam \RegBank|Register[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N23
dffeas \RegBank|Register[13][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][9] .is_wysiwyg = "true";
defparam \RegBank|Register[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N13
dffeas \RegBank|Register[1][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][9] .is_wysiwyg = "true";
defparam \RegBank|Register[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneive_lcell_comb \RegBank|Mux22~4 (
// Equation(s):
// \RegBank|Mux22~4_combout  = (\InstrMem|Mux7~1_combout  & ((\InstrMem|Mux8~0_combout ))) # (!\InstrMem|Mux7~1_combout  & (\RegBank|Register[1][9]~q  & !\InstrMem|Mux8~0_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[1][9]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux22~4 .lut_mask = 16'hCC30;
defparam \RegBank|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
cycloneive_lcell_comb \RegBank|Mux22~5 (
// Equation(s):
// \RegBank|Mux22~5_combout  = (\InstrMem|Mux8~0_combout  & ((\RegBank|Mux22~4_combout  & ((\RegBank|Register[13][9]~q ))) # (!\RegBank|Mux22~4_combout  & (\RegBank|Register[5][9]~q )))) # (!\InstrMem|Mux8~0_combout  & (((\RegBank|Mux22~4_combout ))))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(\RegBank|Register[5][9]~q ),
	.datac(\RegBank|Register[13][9]~q ),
	.datad(\RegBank|Mux22~4_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux22~5 .lut_mask = 16'hF588;
defparam \RegBank|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneive_lcell_comb \RegBank|Mux22~6 (
// Equation(s):
// \RegBank|Mux22~6_combout  = (\InstrMem|Mux10~0_combout  & (\RegBank|Mux22~3_combout )) # (!\InstrMem|Mux10~0_combout  & ((\PC|pgcount [4] & (\RegBank|Mux22~3_combout )) # (!\PC|pgcount [4] & ((\RegBank|Mux22~5_combout )))))

	.dataa(\InstrMem|Mux10~0_combout ),
	.datab(\RegBank|Mux22~3_combout ),
	.datac(\PC|pgcount [4]),
	.datad(\RegBank|Mux22~5_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux22~6 .lut_mask = 16'hCDC8;
defparam \RegBank|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N1
cycloneive_io_ibuf \WriteData[10]~input (
	.i(WriteData[10]),
	.ibar(gnd),
	.o(\WriteData[10]~input_o ));
// synopsys translate_off
defparam \WriteData[10]~input .bus_hold = "false";
defparam \WriteData[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y20_N3
dffeas \RegBank|Register[13][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][10] .is_wysiwyg = "true";
defparam \RegBank|Register[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N27
dffeas \RegBank|Register[5][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][10] .is_wysiwyg = "true";
defparam \RegBank|Register[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N1
dffeas \RegBank|Register[1][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][10] .is_wysiwyg = "true";
defparam \RegBank|Register[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneive_lcell_comb \RegBank|Mux21~4 (
// Equation(s):
// \RegBank|Mux21~4_combout  = (\InstrMem|Mux8~0_combout  & (\InstrMem|Mux7~1_combout )) # (!\InstrMem|Mux8~0_combout  & (!\InstrMem|Mux7~1_combout  & \RegBank|Register[1][10]~q ))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(gnd),
	.datac(\InstrMem|Mux7~1_combout ),
	.datad(\RegBank|Register[1][10]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux21~4 .lut_mask = 16'hA5A0;
defparam \RegBank|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
cycloneive_lcell_comb \RegBank|Mux21~5 (
// Equation(s):
// \RegBank|Mux21~5_combout  = (\InstrMem|Mux8~0_combout  & ((\RegBank|Mux21~4_combout  & (\RegBank|Register[13][10]~q )) # (!\RegBank|Mux21~4_combout  & ((\RegBank|Register[5][10]~q ))))) # (!\InstrMem|Mux8~0_combout  & (((\RegBank|Mux21~4_combout ))))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(\RegBank|Register[13][10]~q ),
	.datac(\RegBank|Register[5][10]~q ),
	.datad(\RegBank|Mux21~4_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux21~5 .lut_mask = 16'hDDA0;
defparam \RegBank|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneive_lcell_comb \RegBank|Register[8][10]~feeder (
// Equation(s):
// \RegBank|Register[8][10]~feeder_combout  = \WriteData[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[10]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[8][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[8][10]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[8][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N13
dffeas \RegBank|Register[8][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[8][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][10] .is_wysiwyg = "true";
defparam \RegBank|Register[8][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
cycloneive_lcell_comb \RegBank|Register~54 (
// Equation(s):
// \RegBank|Register~54_combout  = (\WriteData[10]~input_o  & (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~65_combout ))

	.dataa(\WriteData[10]~input_o ),
	.datab(gnd),
	.datac(\RegBank|Register[5][0]~95_combout ),
	.datad(\RegBank|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RegBank|Register~54_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~54 .lut_mask = 16'hA000;
defparam \RegBank|Register~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N29
dffeas \RegBank|Register[0][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][10] .is_wysiwyg = "true";
defparam \RegBank|Register[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N21
dffeas \RegBank|Register[4][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][10] .is_wysiwyg = "true";
defparam \RegBank|Register[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneive_lcell_comb \RegBank|Mux21~2 (
// Equation(s):
// \RegBank|Mux21~2_combout  = (\InstrMem|Mux7~1_combout  & (((\InstrMem|Mux8~0_combout )))) # (!\InstrMem|Mux7~1_combout  & ((\InstrMem|Mux8~0_combout  & ((\RegBank|Register[4][10]~q ))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[0][10]~q ))))

	.dataa(\RegBank|Register[0][10]~q ),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[4][10]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux21~2 .lut_mask = 16'hFC22;
defparam \RegBank|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N23
dffeas \RegBank|Register[12][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][10] .is_wysiwyg = "true";
defparam \RegBank|Register[12][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \RegBank|Mux21~3 (
// Equation(s):
// \RegBank|Mux21~3_combout  = (\RegBank|Mux21~2_combout  & (((\RegBank|Register[12][10]~q ) # (!\InstrMem|Mux7~1_combout )))) # (!\RegBank|Mux21~2_combout  & (\RegBank|Register[8][10]~q  & ((\InstrMem|Mux7~1_combout ))))

	.dataa(\RegBank|Register[8][10]~q ),
	.datab(\RegBank|Mux21~2_combout ),
	.datac(\RegBank|Register[12][10]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux21~3 .lut_mask = 16'hE2CC;
defparam \RegBank|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N22
cycloneive_lcell_comb \RegBank|Mux21~6 (
// Equation(s):
// \RegBank|Mux21~6_combout  = (\InstrMem|Mux10~0_combout  & (((\RegBank|Mux21~3_combout )))) # (!\InstrMem|Mux10~0_combout  & ((\PC|pgcount [4] & ((\RegBank|Mux21~3_combout ))) # (!\PC|pgcount [4] & (\RegBank|Mux21~5_combout ))))

	.dataa(\InstrMem|Mux10~0_combout ),
	.datab(\PC|pgcount [4]),
	.datac(\RegBank|Mux21~5_combout ),
	.datad(\RegBank|Mux21~3_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux21~6 .lut_mask = 16'hFE10;
defparam \RegBank|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y22_N1
cycloneive_io_ibuf \WriteData[11]~input (
	.i(WriteData[11]),
	.ibar(gnd),
	.o(\WriteData[11]~input_o ));
// synopsys translate_off
defparam \WriteData[11]~input .bus_hold = "false";
defparam \WriteData[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y19_N15
dffeas \RegBank|Register[1][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][11] .is_wysiwyg = "true";
defparam \RegBank|Register[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cycloneive_lcell_comb \RegBank|Mux20~4 (
// Equation(s):
// \RegBank|Mux20~4_combout  = (\InstrMem|Mux7~1_combout  & ((\InstrMem|Mux8~0_combout ))) # (!\InstrMem|Mux7~1_combout  & (\RegBank|Register[1][11]~q  & !\InstrMem|Mux8~0_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[1][11]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux20~4 .lut_mask = 16'hCC30;
defparam \RegBank|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N21
dffeas \RegBank|Register[13][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][11] .is_wysiwyg = "true";
defparam \RegBank|Register[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N27
dffeas \RegBank|Register[5][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][11] .is_wysiwyg = "true";
defparam \RegBank|Register[5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cycloneive_lcell_comb \RegBank|Mux20~5 (
// Equation(s):
// \RegBank|Mux20~5_combout  = (\InstrMem|Mux8~0_combout  & ((\RegBank|Mux20~4_combout  & (\RegBank|Register[13][11]~q )) # (!\RegBank|Mux20~4_combout  & ((\RegBank|Register[5][11]~q ))))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Mux20~4_combout ))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(\RegBank|Mux20~4_combout ),
	.datac(\RegBank|Register[13][11]~q ),
	.datad(\RegBank|Register[5][11]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux20~5 .lut_mask = 16'hE6C4;
defparam \RegBank|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneive_lcell_comb \RegBank|Register~55 (
// Equation(s):
// \RegBank|Register~55_combout  = (\RegBank|Register[5][0]~95_combout  & (\RegBank|Decoder0~65_combout  & \WriteData[11]~input_o ))

	.dataa(\RegBank|Register[5][0]~95_combout ),
	.datab(gnd),
	.datac(\RegBank|Decoder0~65_combout ),
	.datad(\WriteData[11]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register~55_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~55 .lut_mask = 16'hA000;
defparam \RegBank|Register~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N27
dffeas \RegBank|Register[0][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][11] .is_wysiwyg = "true";
defparam \RegBank|Register[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N29
dffeas \RegBank|Register[4][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][11] .is_wysiwyg = "true";
defparam \RegBank|Register[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneive_lcell_comb \RegBank|Mux20~2 (
// Equation(s):
// \RegBank|Mux20~2_combout  = (\InstrMem|Mux8~0_combout  & (((\RegBank|Register[4][11]~q ) # (\InstrMem|Mux7~1_combout )))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[0][11]~q  & ((!\InstrMem|Mux7~1_combout ))))

	.dataa(\RegBank|Register[0][11]~q ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[4][11]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux20~2 .lut_mask = 16'hCCE2;
defparam \RegBank|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N15
dffeas \RegBank|Register[8][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][11] .is_wysiwyg = "true";
defparam \RegBank|Register[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N5
dffeas \RegBank|Register[12][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][11] .is_wysiwyg = "true";
defparam \RegBank|Register[12][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneive_lcell_comb \RegBank|Mux20~3 (
// Equation(s):
// \RegBank|Mux20~3_combout  = (\InstrMem|Mux7~1_combout  & ((\RegBank|Mux20~2_combout  & ((\RegBank|Register[12][11]~q ))) # (!\RegBank|Mux20~2_combout  & (\RegBank|Register[8][11]~q )))) # (!\InstrMem|Mux7~1_combout  & (\RegBank|Mux20~2_combout ))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\RegBank|Mux20~2_combout ),
	.datac(\RegBank|Register[8][11]~q ),
	.datad(\RegBank|Register[12][11]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux20~3 .lut_mask = 16'hEC64;
defparam \RegBank|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneive_lcell_comb \RegBank|Mux20~6 (
// Equation(s):
// \RegBank|Mux20~6_combout  = (\InstrMem|Mux10~0_combout  & (((\RegBank|Mux20~3_combout )))) # (!\InstrMem|Mux10~0_combout  & ((\PC|pgcount [4] & ((\RegBank|Mux20~3_combout ))) # (!\PC|pgcount [4] & (\RegBank|Mux20~5_combout ))))

	.dataa(\InstrMem|Mux10~0_combout ),
	.datab(\RegBank|Mux20~5_combout ),
	.datac(\PC|pgcount [4]),
	.datad(\RegBank|Mux20~3_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux20~6 .lut_mask = 16'hFE04;
defparam \RegBank|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N8
cycloneive_io_ibuf \WriteData[12]~input (
	.i(WriteData[12]),
	.ibar(gnd),
	.o(\WriteData[12]~input_o ));
// synopsys translate_off
defparam \WriteData[12]~input .bus_hold = "false";
defparam \WriteData[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneive_lcell_comb \RegBank|Register[8][12]~feeder (
// Equation(s):
// \RegBank|Register[8][12]~feeder_combout  = \WriteData[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[12]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[8][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[8][12]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[8][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N17
dffeas \RegBank|Register[8][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[8][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][12] .is_wysiwyg = "true";
defparam \RegBank|Register[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N1
dffeas \RegBank|Register[12][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][12] .is_wysiwyg = "true";
defparam \RegBank|Register[12][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cycloneive_lcell_comb \RegBank|Register~56 (
// Equation(s):
// \RegBank|Register~56_combout  = (\WriteData[12]~input_o  & (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~65_combout ))

	.dataa(\WriteData[12]~input_o ),
	.datab(\RegBank|Register[5][0]~95_combout ),
	.datac(\RegBank|Decoder0~65_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegBank|Register~56_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~56 .lut_mask = 16'h8080;
defparam \RegBank|Register~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N15
dffeas \RegBank|Register[0][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][12] .is_wysiwyg = "true";
defparam \RegBank|Register[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N25
dffeas \RegBank|Register[4][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][12] .is_wysiwyg = "true";
defparam \RegBank|Register[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneive_lcell_comb \RegBank|Mux19~2 (
// Equation(s):
// \RegBank|Mux19~2_combout  = (\InstrMem|Mux8~0_combout  & (((\RegBank|Register[4][12]~q ) # (\InstrMem|Mux7~1_combout )))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[0][12]~q  & ((!\InstrMem|Mux7~1_combout ))))

	.dataa(\RegBank|Register[0][12]~q ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[4][12]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux19~2 .lut_mask = 16'hCCE2;
defparam \RegBank|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneive_lcell_comb \RegBank|Mux19~3 (
// Equation(s):
// \RegBank|Mux19~3_combout  = (\InstrMem|Mux7~1_combout  & ((\RegBank|Mux19~2_combout  & ((\RegBank|Register[12][12]~q ))) # (!\RegBank|Mux19~2_combout  & (\RegBank|Register[8][12]~q )))) # (!\InstrMem|Mux7~1_combout  & (((\RegBank|Mux19~2_combout ))))

	.dataa(\RegBank|Register[8][12]~q ),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[12][12]~q ),
	.datad(\RegBank|Mux19~2_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux19~3 .lut_mask = 16'hF388;
defparam \RegBank|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N31
dffeas \RegBank|Register[1][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][12] .is_wysiwyg = "true";
defparam \RegBank|Register[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneive_lcell_comb \RegBank|Mux19~4 (
// Equation(s):
// \RegBank|Mux19~4_combout  = (\InstrMem|Mux8~0_combout  & (\InstrMem|Mux7~1_combout )) # (!\InstrMem|Mux8~0_combout  & (!\InstrMem|Mux7~1_combout  & \RegBank|Register[1][12]~q ))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[1][12]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegBank|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux19~4 .lut_mask = 16'h9898;
defparam \RegBank|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N25
dffeas \RegBank|Register[5][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][12] .is_wysiwyg = "true";
defparam \RegBank|Register[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N19
dffeas \RegBank|Register[13][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][12] .is_wysiwyg = "true";
defparam \RegBank|Register[13][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneive_lcell_comb \RegBank|Mux19~5 (
// Equation(s):
// \RegBank|Mux19~5_combout  = (\InstrMem|Mux8~0_combout  & ((\RegBank|Mux19~4_combout  & ((\RegBank|Register[13][12]~q ))) # (!\RegBank|Mux19~4_combout  & (\RegBank|Register[5][12]~q )))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Mux19~4_combout ))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(\RegBank|Mux19~4_combout ),
	.datac(\RegBank|Register[5][12]~q ),
	.datad(\RegBank|Register[13][12]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux19~5 .lut_mask = 16'hEC64;
defparam \RegBank|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N28
cycloneive_lcell_comb \RegBank|Mux19~6 (
// Equation(s):
// \RegBank|Mux19~6_combout  = (\InstrMem|Mux10~0_combout  & (((\RegBank|Mux19~3_combout )))) # (!\InstrMem|Mux10~0_combout  & ((\PC|pgcount [4] & (\RegBank|Mux19~3_combout )) # (!\PC|pgcount [4] & ((\RegBank|Mux19~5_combout )))))

	.dataa(\InstrMem|Mux10~0_combout ),
	.datab(\PC|pgcount [4]),
	.datac(\RegBank|Mux19~3_combout ),
	.datad(\RegBank|Mux19~5_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux19~6 .lut_mask = 16'hF1E0;
defparam \RegBank|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y23_N1
cycloneive_io_ibuf \WriteData[13]~input (
	.i(WriteData[13]),
	.ibar(gnd),
	.o(\WriteData[13]~input_o ));
// synopsys translate_off
defparam \WriteData[13]~input .bus_hold = "false";
defparam \WriteData[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y20_N9
dffeas \RegBank|Register[5][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][13] .is_wysiwyg = "true";
defparam \RegBank|Register[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N7
dffeas \RegBank|Register[1][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][13] .is_wysiwyg = "true";
defparam \RegBank|Register[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cycloneive_lcell_comb \RegBank|Mux18~4 (
// Equation(s):
// \RegBank|Mux18~4_combout  = (\InstrMem|Mux7~1_combout  & ((\InstrMem|Mux8~0_combout ))) # (!\InstrMem|Mux7~1_combout  & (\RegBank|Register[1][13]~q  & !\InstrMem|Mux8~0_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[1][13]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux18~4 .lut_mask = 16'hCC30;
defparam \RegBank|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N23
dffeas \RegBank|Register[13][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][13] .is_wysiwyg = "true";
defparam \RegBank|Register[13][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cycloneive_lcell_comb \RegBank|Mux18~5 (
// Equation(s):
// \RegBank|Mux18~5_combout  = (\RegBank|Mux18~4_combout  & (((\RegBank|Register[13][13]~q ) # (!\InstrMem|Mux8~0_combout )))) # (!\RegBank|Mux18~4_combout  & (\RegBank|Register[5][13]~q  & ((\InstrMem|Mux8~0_combout ))))

	.dataa(\RegBank|Register[5][13]~q ),
	.datab(\RegBank|Mux18~4_combout ),
	.datac(\RegBank|Register[13][13]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux18~5 .lut_mask = 16'hE2CC;
defparam \RegBank|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N17
dffeas \RegBank|Register[12][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][13] .is_wysiwyg = "true";
defparam \RegBank|Register[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N15
dffeas \RegBank|Register[8][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][13] .is_wysiwyg = "true";
defparam \RegBank|Register[8][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cycloneive_lcell_comb \RegBank|Register~57 (
// Equation(s):
// \RegBank|Register~57_combout  = (\WriteData[13]~input_o  & (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~65_combout ))

	.dataa(\WriteData[13]~input_o ),
	.datab(\RegBank|Register[5][0]~95_combout ),
	.datac(\RegBank|Decoder0~65_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegBank|Register~57_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~57 .lut_mask = 16'h8080;
defparam \RegBank|Register~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N31
dffeas \RegBank|Register[0][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][13] .is_wysiwyg = "true";
defparam \RegBank|Register[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N17
dffeas \RegBank|Register[4][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][13] .is_wysiwyg = "true";
defparam \RegBank|Register[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneive_lcell_comb \RegBank|Mux18~2 (
// Equation(s):
// \RegBank|Mux18~2_combout  = (\InstrMem|Mux8~0_combout  & (((\RegBank|Register[4][13]~q ) # (\InstrMem|Mux7~1_combout )))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[0][13]~q  & ((!\InstrMem|Mux7~1_combout ))))

	.dataa(\RegBank|Register[0][13]~q ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[4][13]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux18~2 .lut_mask = 16'hCCE2;
defparam \RegBank|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneive_lcell_comb \RegBank|Mux18~3 (
// Equation(s):
// \RegBank|Mux18~3_combout  = (\InstrMem|Mux7~1_combout  & ((\RegBank|Mux18~2_combout  & (\RegBank|Register[12][13]~q )) # (!\RegBank|Mux18~2_combout  & ((\RegBank|Register[8][13]~q ))))) # (!\InstrMem|Mux7~1_combout  & (((\RegBank|Mux18~2_combout ))))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\RegBank|Register[12][13]~q ),
	.datac(\RegBank|Register[8][13]~q ),
	.datad(\RegBank|Mux18~2_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux18~3 .lut_mask = 16'hDDA0;
defparam \RegBank|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cycloneive_lcell_comb \RegBank|Mux18~6 (
// Equation(s):
// \RegBank|Mux18~6_combout  = (\PC|pgcount [4] & (((\RegBank|Mux18~3_combout )))) # (!\PC|pgcount [4] & ((\InstrMem|Mux10~0_combout  & ((\RegBank|Mux18~3_combout ))) # (!\InstrMem|Mux10~0_combout  & (\RegBank|Mux18~5_combout ))))

	.dataa(\RegBank|Mux18~5_combout ),
	.datab(\PC|pgcount [4]),
	.datac(\InstrMem|Mux10~0_combout ),
	.datad(\RegBank|Mux18~3_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux18~6 .lut_mask = 16'hFE02;
defparam \RegBank|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y17_N8
cycloneive_io_ibuf \WriteData[14]~input (
	.i(WriteData[14]),
	.ibar(gnd),
	.o(\WriteData[14]~input_o ));
// synopsys translate_off
defparam \WriteData[14]~input .bus_hold = "false";
defparam \WriteData[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y21_N11
dffeas \RegBank|Register[4][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][14] .is_wysiwyg = "true";
defparam \RegBank|Register[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneive_lcell_comb \RegBank|Register~58 (
// Equation(s):
// \RegBank|Register~58_combout  = (\RegBank|Register[5][0]~95_combout  & (\WriteData[14]~input_o  & \RegBank|Decoder0~65_combout ))

	.dataa(\RegBank|Register[5][0]~95_combout ),
	.datab(\WriteData[14]~input_o ),
	.datac(\RegBank|Decoder0~65_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegBank|Register~58_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~58 .lut_mask = 16'h8080;
defparam \RegBank|Register~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N25
dffeas \RegBank|Register[0][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][14] .is_wysiwyg = "true";
defparam \RegBank|Register[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneive_lcell_comb \RegBank|Mux17~2 (
// Equation(s):
// \RegBank|Mux17~2_combout  = (\InstrMem|Mux8~0_combout  & ((\InstrMem|Mux7~1_combout ) # ((\RegBank|Register[4][14]~q )))) # (!\InstrMem|Mux8~0_combout  & (!\InstrMem|Mux7~1_combout  & ((\RegBank|Register[0][14]~q ))))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[4][14]~q ),
	.datad(\RegBank|Register[0][14]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux17~2 .lut_mask = 16'hB9A8;
defparam \RegBank|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N7
dffeas \RegBank|Register[8][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][14] .is_wysiwyg = "true";
defparam \RegBank|Register[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N17
dffeas \RegBank|Register[12][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][14] .is_wysiwyg = "true";
defparam \RegBank|Register[12][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneive_lcell_comb \RegBank|Mux17~3 (
// Equation(s):
// \RegBank|Mux17~3_combout  = (\RegBank|Mux17~2_combout  & (((\RegBank|Register[12][14]~q ) # (!\InstrMem|Mux7~1_combout )))) # (!\RegBank|Mux17~2_combout  & (\RegBank|Register[8][14]~q  & ((\InstrMem|Mux7~1_combout ))))

	.dataa(\RegBank|Mux17~2_combout ),
	.datab(\RegBank|Register[8][14]~q ),
	.datac(\RegBank|Register[12][14]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux17~3 .lut_mask = 16'hE4AA;
defparam \RegBank|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N5
dffeas \RegBank|Register[1][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][14] .is_wysiwyg = "true";
defparam \RegBank|Register[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cycloneive_lcell_comb \RegBank|Mux17~4 (
// Equation(s):
// \RegBank|Mux17~4_combout  = (\InstrMem|Mux8~0_combout  & ((\InstrMem|Mux7~1_combout ))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[1][14]~q  & !\InstrMem|Mux7~1_combout ))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(\RegBank|Register[1][14]~q ),
	.datac(gnd),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux17~4 .lut_mask = 16'hAA44;
defparam \RegBank|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N19
dffeas \RegBank|Register[5][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][14] .is_wysiwyg = "true";
defparam \RegBank|Register[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N21
dffeas \RegBank|Register[13][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][14] .is_wysiwyg = "true";
defparam \RegBank|Register[13][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cycloneive_lcell_comb \RegBank|Mux17~5 (
// Equation(s):
// \RegBank|Mux17~5_combout  = (\InstrMem|Mux8~0_combout  & ((\RegBank|Mux17~4_combout  & ((\RegBank|Register[13][14]~q ))) # (!\RegBank|Mux17~4_combout  & (\RegBank|Register[5][14]~q )))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Mux17~4_combout ))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(\RegBank|Mux17~4_combout ),
	.datac(\RegBank|Register[5][14]~q ),
	.datad(\RegBank|Register[13][14]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux17~5 .lut_mask = 16'hEC64;
defparam \RegBank|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N18
cycloneive_lcell_comb \RegBank|Mux17~6 (
// Equation(s):
// \RegBank|Mux17~6_combout  = (\InstrMem|Mux10~0_combout  & (\RegBank|Mux17~3_combout )) # (!\InstrMem|Mux10~0_combout  & ((\PC|pgcount [4] & (\RegBank|Mux17~3_combout )) # (!\PC|pgcount [4] & ((\RegBank|Mux17~5_combout )))))

	.dataa(\InstrMem|Mux10~0_combout ),
	.datab(\RegBank|Mux17~3_combout ),
	.datac(\PC|pgcount [4]),
	.datad(\RegBank|Mux17~5_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux17~6 .lut_mask = 16'hCDC8;
defparam \RegBank|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N1
cycloneive_io_ibuf \WriteData[15]~input (
	.i(WriteData[15]),
	.ibar(gnd),
	.o(\WriteData[15]~input_o ));
// synopsys translate_off
defparam \WriteData[15]~input .bus_hold = "false";
defparam \WriteData[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y21_N21
dffeas \RegBank|Register[12][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][15] .is_wysiwyg = "true";
defparam \RegBank|Register[12][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N30
cycloneive_lcell_comb \RegBank|Register~59 (
// Equation(s):
// \RegBank|Register~59_combout  = (\WriteData[15]~input_o  & (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~65_combout ))

	.dataa(\WriteData[15]~input_o ),
	.datab(gnd),
	.datac(\RegBank|Register[5][0]~95_combout ),
	.datad(\RegBank|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RegBank|Register~59_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~59 .lut_mask = 16'hA000;
defparam \RegBank|Register~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N31
dffeas \RegBank|Register[0][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][15] .is_wysiwyg = "true";
defparam \RegBank|Register[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N1
dffeas \RegBank|Register[4][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][15] .is_wysiwyg = "true";
defparam \RegBank|Register[4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cycloneive_lcell_comb \RegBank|Mux16~2 (
// Equation(s):
// \RegBank|Mux16~2_combout  = (\InstrMem|Mux8~0_combout  & (((\RegBank|Register[4][15]~q ) # (\InstrMem|Mux7~1_combout )))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[0][15]~q  & ((!\InstrMem|Mux7~1_combout ))))

	.dataa(\RegBank|Register[0][15]~q ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[4][15]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux16~2 .lut_mask = 16'hCCE2;
defparam \RegBank|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N5
dffeas \RegBank|Register[8][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][15] .is_wysiwyg = "true";
defparam \RegBank|Register[8][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneive_lcell_comb \RegBank|Mux16~3 (
// Equation(s):
// \RegBank|Mux16~3_combout  = (\RegBank|Mux16~2_combout  & ((\RegBank|Register[12][15]~q ) # ((!\InstrMem|Mux7~1_combout )))) # (!\RegBank|Mux16~2_combout  & (((\RegBank|Register[8][15]~q  & \InstrMem|Mux7~1_combout ))))

	.dataa(\RegBank|Register[12][15]~q ),
	.datab(\RegBank|Mux16~2_combout ),
	.datac(\RegBank|Register[8][15]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux16~3 .lut_mask = 16'hB8CC;
defparam \RegBank|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N17
dffeas \RegBank|Register[1][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][15] .is_wysiwyg = "true";
defparam \RegBank|Register[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N16
cycloneive_lcell_comb \RegBank|Mux16~4 (
// Equation(s):
// \RegBank|Mux16~4_combout  = (\InstrMem|Mux7~1_combout  & ((\InstrMem|Mux8~0_combout ))) # (!\InstrMem|Mux7~1_combout  & (\RegBank|Register[1][15]~q  & !\InstrMem|Mux8~0_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[1][15]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux16~4 .lut_mask = 16'hCC30;
defparam \RegBank|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N7
dffeas \RegBank|Register[13][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][15] .is_wysiwyg = "true";
defparam \RegBank|Register[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y19_N9
dffeas \RegBank|Register[5][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][15] .is_wysiwyg = "true";
defparam \RegBank|Register[5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
cycloneive_lcell_comb \RegBank|Mux16~5 (
// Equation(s):
// \RegBank|Mux16~5_combout  = (\InstrMem|Mux8~0_combout  & ((\RegBank|Mux16~4_combout  & (\RegBank|Register[13][15]~q )) # (!\RegBank|Mux16~4_combout  & ((\RegBank|Register[5][15]~q ))))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Mux16~4_combout ))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(\RegBank|Mux16~4_combout ),
	.datac(\RegBank|Register[13][15]~q ),
	.datad(\RegBank|Register[5][15]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux16~5 .lut_mask = 16'hE6C4;
defparam \RegBank|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N20
cycloneive_lcell_comb \RegBank|Mux16~6 (
// Equation(s):
// \RegBank|Mux16~6_combout  = (\PC|pgcount [4] & (\RegBank|Mux16~3_combout )) # (!\PC|pgcount [4] & ((\InstrMem|Mux10~0_combout  & (\RegBank|Mux16~3_combout )) # (!\InstrMem|Mux10~0_combout  & ((\RegBank|Mux16~5_combout )))))

	.dataa(\RegBank|Mux16~3_combout ),
	.datab(\PC|pgcount [4]),
	.datac(\RegBank|Mux16~5_combout ),
	.datad(\InstrMem|Mux10~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux16~6 .lut_mask = 16'hAAB8;
defparam \RegBank|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y20_N22
cycloneive_io_ibuf \WriteData[16]~input (
	.i(WriteData[16]),
	.ibar(gnd),
	.o(\WriteData[16]~input_o ));
// synopsys translate_off
defparam \WriteData[16]~input .bus_hold = "false";
defparam \WriteData[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y21_N7
dffeas \RegBank|Register[4][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][16] .is_wysiwyg = "true";
defparam \RegBank|Register[4][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N28
cycloneive_lcell_comb \RegBank|Register~60 (
// Equation(s):
// \RegBank|Register~60_combout  = (\WriteData[16]~input_o  & (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~65_combout ))

	.dataa(gnd),
	.datab(\WriteData[16]~input_o ),
	.datac(\RegBank|Register[5][0]~95_combout ),
	.datad(\RegBank|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RegBank|Register~60_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~60 .lut_mask = 16'hC000;
defparam \RegBank|Register~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N29
dffeas \RegBank|Register[0][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][16] .is_wysiwyg = "true";
defparam \RegBank|Register[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cycloneive_lcell_comb \RegBank|Mux15~2 (
// Equation(s):
// \RegBank|Mux15~2_combout  = (\InstrMem|Mux8~0_combout  & ((\InstrMem|Mux7~1_combout ) # ((\RegBank|Register[4][16]~q )))) # (!\InstrMem|Mux8~0_combout  & (!\InstrMem|Mux7~1_combout  & ((\RegBank|Register[0][16]~q ))))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[4][16]~q ),
	.datad(\RegBank|Register[0][16]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux15~2 .lut_mask = 16'hB9A8;
defparam \RegBank|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N17
dffeas \RegBank|Register[8][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][16] .is_wysiwyg = "true";
defparam \RegBank|Register[8][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N13
dffeas \RegBank|Register[12][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][16] .is_wysiwyg = "true";
defparam \RegBank|Register[12][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cycloneive_lcell_comb \RegBank|Mux15~3 (
// Equation(s):
// \RegBank|Mux15~3_combout  = (\RegBank|Mux15~2_combout  & (((\RegBank|Register[12][16]~q ) # (!\InstrMem|Mux7~1_combout )))) # (!\RegBank|Mux15~2_combout  & (\RegBank|Register[8][16]~q  & ((\InstrMem|Mux7~1_combout ))))

	.dataa(\RegBank|Mux15~2_combout ),
	.datab(\RegBank|Register[8][16]~q ),
	.datac(\RegBank|Register[12][16]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux15~3 .lut_mask = 16'hE4AA;
defparam \RegBank|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N11
dffeas \RegBank|Register[13][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][16] .is_wysiwyg = "true";
defparam \RegBank|Register[13][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N29
dffeas \RegBank|Register[1][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][16] .is_wysiwyg = "true";
defparam \RegBank|Register[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneive_lcell_comb \RegBank|Mux15~4 (
// Equation(s):
// \RegBank|Mux15~4_combout  = (\InstrMem|Mux7~1_combout  & ((\InstrMem|Mux8~0_combout ))) # (!\InstrMem|Mux7~1_combout  & (\RegBank|Register[1][16]~q  & !\InstrMem|Mux8~0_combout ))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\RegBank|Register[1][16]~q ),
	.datac(gnd),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux15~4 .lut_mask = 16'hAA44;
defparam \RegBank|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N17
dffeas \RegBank|Register[5][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][16] .is_wysiwyg = "true";
defparam \RegBank|Register[5][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneive_lcell_comb \RegBank|Mux15~5 (
// Equation(s):
// \RegBank|Mux15~5_combout  = (\RegBank|Mux15~4_combout  & ((\RegBank|Register[13][16]~q ) # ((!\InstrMem|Mux8~0_combout )))) # (!\RegBank|Mux15~4_combout  & (((\RegBank|Register[5][16]~q  & \InstrMem|Mux8~0_combout ))))

	.dataa(\RegBank|Register[13][16]~q ),
	.datab(\RegBank|Mux15~4_combout ),
	.datac(\RegBank|Register[5][16]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux15~5 .lut_mask = 16'hB8CC;
defparam \RegBank|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N10
cycloneive_lcell_comb \RegBank|Mux15~6 (
// Equation(s):
// \RegBank|Mux15~6_combout  = (\InstrMem|Mux10~0_combout  & (\RegBank|Mux15~3_combout )) # (!\InstrMem|Mux10~0_combout  & ((\PC|pgcount [4] & (\RegBank|Mux15~3_combout )) # (!\PC|pgcount [4] & ((\RegBank|Mux15~5_combout )))))

	.dataa(\InstrMem|Mux10~0_combout ),
	.datab(\RegBank|Mux15~3_combout ),
	.datac(\PC|pgcount [4]),
	.datad(\RegBank|Mux15~5_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux15~6 .lut_mask = 16'hCDC8;
defparam \RegBank|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y26_N22
cycloneive_io_ibuf \WriteData[17]~input (
	.i(WriteData[17]),
	.ibar(gnd),
	.o(\WriteData[17]~input_o ));
// synopsys translate_off
defparam \WriteData[17]~input .bus_hold = "false";
defparam \WriteData[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y20_N31
dffeas \RegBank|Register[5][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][17] .is_wysiwyg = "true";
defparam \RegBank|Register[5][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N19
dffeas \RegBank|Register[1][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][17] .is_wysiwyg = "true";
defparam \RegBank|Register[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
cycloneive_lcell_comb \RegBank|Mux14~4 (
// Equation(s):
// \RegBank|Mux14~4_combout  = (\InstrMem|Mux7~1_combout  & ((\InstrMem|Mux8~0_combout ))) # (!\InstrMem|Mux7~1_combout  & (\RegBank|Register[1][17]~q  & !\InstrMem|Mux8~0_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[1][17]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux14~4 .lut_mask = 16'hCC30;
defparam \RegBank|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N17
dffeas \RegBank|Register[13][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][17] .is_wysiwyg = "true";
defparam \RegBank|Register[13][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneive_lcell_comb \RegBank|Mux14~5 (
// Equation(s):
// \RegBank|Mux14~5_combout  = (\RegBank|Mux14~4_combout  & (((\RegBank|Register[13][17]~q ) # (!\InstrMem|Mux8~0_combout )))) # (!\RegBank|Mux14~4_combout  & (\RegBank|Register[5][17]~q  & ((\InstrMem|Mux8~0_combout ))))

	.dataa(\RegBank|Register[5][17]~q ),
	.datab(\RegBank|Mux14~4_combout ),
	.datac(\RegBank|Register[13][17]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux14~5 .lut_mask = 16'hE2CC;
defparam \RegBank|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N9
dffeas \RegBank|Register[12][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][17] .is_wysiwyg = "true";
defparam \RegBank|Register[12][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N31
dffeas \RegBank|Register[8][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][17] .is_wysiwyg = "true";
defparam \RegBank|Register[8][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N6
cycloneive_lcell_comb \RegBank|Register~61 (
// Equation(s):
// \RegBank|Register~61_combout  = (\WriteData[17]~input_o  & (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~65_combout ))

	.dataa(\WriteData[17]~input_o ),
	.datab(gnd),
	.datac(\RegBank|Register[5][0]~95_combout ),
	.datad(\RegBank|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RegBank|Register~61_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~61 .lut_mask = 16'hA000;
defparam \RegBank|Register~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N7
dffeas \RegBank|Register[0][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][17] .is_wysiwyg = "true";
defparam \RegBank|Register[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N19
dffeas \RegBank|Register[4][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][17] .is_wysiwyg = "true";
defparam \RegBank|Register[4][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneive_lcell_comb \RegBank|Mux14~2 (
// Equation(s):
// \RegBank|Mux14~2_combout  = (\InstrMem|Mux8~0_combout  & (((\RegBank|Register[4][17]~q ) # (\InstrMem|Mux7~1_combout )))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[0][17]~q  & ((!\InstrMem|Mux7~1_combout ))))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(\RegBank|Register[0][17]~q ),
	.datac(\RegBank|Register[4][17]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux14~2 .lut_mask = 16'hAAE4;
defparam \RegBank|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneive_lcell_comb \RegBank|Mux14~3 (
// Equation(s):
// \RegBank|Mux14~3_combout  = (\InstrMem|Mux7~1_combout  & ((\RegBank|Mux14~2_combout  & (\RegBank|Register[12][17]~q )) # (!\RegBank|Mux14~2_combout  & ((\RegBank|Register[8][17]~q ))))) # (!\InstrMem|Mux7~1_combout  & (((\RegBank|Mux14~2_combout ))))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\RegBank|Register[12][17]~q ),
	.datac(\RegBank|Register[8][17]~q ),
	.datad(\RegBank|Mux14~2_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux14~3 .lut_mask = 16'hDDA0;
defparam \RegBank|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N8
cycloneive_lcell_comb \RegBank|Mux14~6 (
// Equation(s):
// \RegBank|Mux14~6_combout  = (\PC|pgcount [4] & (((\RegBank|Mux14~3_combout )))) # (!\PC|pgcount [4] & ((\InstrMem|Mux10~0_combout  & ((\RegBank|Mux14~3_combout ))) # (!\InstrMem|Mux10~0_combout  & (\RegBank|Mux14~5_combout ))))

	.dataa(\RegBank|Mux14~5_combout ),
	.datab(\PC|pgcount [4]),
	.datac(\RegBank|Mux14~3_combout ),
	.datad(\InstrMem|Mux10~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux14~6 .lut_mask = 16'hF0E2;
defparam \RegBank|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N8
cycloneive_io_ibuf \WriteData[18]~input (
	.i(WriteData[18]),
	.ibar(gnd),
	.o(\WriteData[18]~input_o ));
// synopsys translate_off
defparam \WriteData[18]~input .bus_hold = "false";
defparam \WriteData[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y21_N29
dffeas \RegBank|Register[8][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][18] .is_wysiwyg = "true";
defparam \RegBank|Register[8][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N5
dffeas \RegBank|Register[12][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][18] .is_wysiwyg = "true";
defparam \RegBank|Register[12][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N0
cycloneive_lcell_comb \RegBank|Register~62 (
// Equation(s):
// \RegBank|Register~62_combout  = (\WriteData[18]~input_o  & (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~65_combout ))

	.dataa(\WriteData[18]~input_o ),
	.datab(gnd),
	.datac(\RegBank|Register[5][0]~95_combout ),
	.datad(\RegBank|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RegBank|Register~62_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~62 .lut_mask = 16'hA000;
defparam \RegBank|Register~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N1
dffeas \RegBank|Register[0][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][18] .is_wysiwyg = "true";
defparam \RegBank|Register[0][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N15
dffeas \RegBank|Register[4][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][18] .is_wysiwyg = "true";
defparam \RegBank|Register[4][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N14
cycloneive_lcell_comb \RegBank|Mux13~2 (
// Equation(s):
// \RegBank|Mux13~2_combout  = (\InstrMem|Mux8~0_combout  & (((\RegBank|Register[4][18]~q ) # (\InstrMem|Mux7~1_combout )))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[0][18]~q  & ((!\InstrMem|Mux7~1_combout ))))

	.dataa(\RegBank|Register[0][18]~q ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[4][18]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux13~2 .lut_mask = 16'hCCE2;
defparam \RegBank|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneive_lcell_comb \RegBank|Mux13~3 (
// Equation(s):
// \RegBank|Mux13~3_combout  = (\InstrMem|Mux7~1_combout  & ((\RegBank|Mux13~2_combout  & ((\RegBank|Register[12][18]~q ))) # (!\RegBank|Mux13~2_combout  & (\RegBank|Register[8][18]~q )))) # (!\InstrMem|Mux7~1_combout  & (((\RegBank|Mux13~2_combout ))))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\RegBank|Register[8][18]~q ),
	.datac(\RegBank|Register[12][18]~q ),
	.datad(\RegBank|Mux13~2_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux13~3 .lut_mask = 16'hF588;
defparam \RegBank|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N15
dffeas \RegBank|Register[13][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][18] .is_wysiwyg = "true";
defparam \RegBank|Register[13][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N25
dffeas \RegBank|Register[5][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][18] .is_wysiwyg = "true";
defparam \RegBank|Register[5][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N13
dffeas \RegBank|Register[1][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][18] .is_wysiwyg = "true";
defparam \RegBank|Register[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N14
cycloneive_lcell_comb \RegBank|Mux13~4 (
// Equation(s):
// \RegBank|Mux13~4_combout  = (\InstrMem|Mux7~1_combout  & ((\InstrMem|Mux8~0_combout ))) # (!\InstrMem|Mux7~1_combout  & (\RegBank|Register[1][18]~q  & !\InstrMem|Mux8~0_combout ))

	.dataa(\RegBank|Register[1][18]~q ),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(gnd),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux13~4 .lut_mask = 16'hCC22;
defparam \RegBank|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneive_lcell_comb \RegBank|Mux13~5 (
// Equation(s):
// \RegBank|Mux13~5_combout  = (\InstrMem|Mux8~0_combout  & ((\RegBank|Mux13~4_combout  & (\RegBank|Register[13][18]~q )) # (!\RegBank|Mux13~4_combout  & ((\RegBank|Register[5][18]~q ))))) # (!\InstrMem|Mux8~0_combout  & (((\RegBank|Mux13~4_combout ))))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(\RegBank|Register[13][18]~q ),
	.datac(\RegBank|Register[5][18]~q ),
	.datad(\RegBank|Mux13~4_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux13~5 .lut_mask = 16'hDDA0;
defparam \RegBank|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneive_lcell_comb \RegBank|Mux13~6 (
// Equation(s):
// \RegBank|Mux13~6_combout  = (\PC|pgcount [4] & (\RegBank|Mux13~3_combout )) # (!\PC|pgcount [4] & ((\InstrMem|Mux10~0_combout  & (\RegBank|Mux13~3_combout )) # (!\InstrMem|Mux10~0_combout  & ((\RegBank|Mux13~5_combout )))))

	.dataa(\RegBank|Mux13~3_combout ),
	.datab(\PC|pgcount [4]),
	.datac(\InstrMem|Mux10~0_combout ),
	.datad(\RegBank|Mux13~5_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux13~6 .lut_mask = 16'hABA8;
defparam \RegBank|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X37_Y29_N29
cycloneive_io_ibuf \WriteData[19]~input (
	.i(WriteData[19]),
	.ibar(gnd),
	.o(\WriteData[19]~input_o ));
// synopsys translate_off
defparam \WriteData[19]~input .bus_hold = "false";
defparam \WriteData[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y21_N29
dffeas \RegBank|Register[12][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][19] .is_wysiwyg = "true";
defparam \RegBank|Register[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N9
dffeas \RegBank|Register[8][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][19] .is_wysiwyg = "true";
defparam \RegBank|Register[8][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N23
dffeas \RegBank|Register[4][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][19] .is_wysiwyg = "true";
defparam \RegBank|Register[4][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N10
cycloneive_lcell_comb \RegBank|Register~63 (
// Equation(s):
// \RegBank|Register~63_combout  = (\WriteData[19]~input_o  & (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~65_combout ))

	.dataa(gnd),
	.datab(\WriteData[19]~input_o ),
	.datac(\RegBank|Register[5][0]~95_combout ),
	.datad(\RegBank|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RegBank|Register~63_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~63 .lut_mask = 16'hC000;
defparam \RegBank|Register~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N11
dffeas \RegBank|Register[0][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][19] .is_wysiwyg = "true";
defparam \RegBank|Register[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cycloneive_lcell_comb \RegBank|Mux12~2 (
// Equation(s):
// \RegBank|Mux12~2_combout  = (\InstrMem|Mux8~0_combout  & ((\InstrMem|Mux7~1_combout ) # ((\RegBank|Register[4][19]~q )))) # (!\InstrMem|Mux8~0_combout  & (!\InstrMem|Mux7~1_combout  & ((\RegBank|Register[0][19]~q ))))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[4][19]~q ),
	.datad(\RegBank|Register[0][19]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux12~2 .lut_mask = 16'hB9A8;
defparam \RegBank|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneive_lcell_comb \RegBank|Mux12~3 (
// Equation(s):
// \RegBank|Mux12~3_combout  = (\InstrMem|Mux7~1_combout  & ((\RegBank|Mux12~2_combout  & (\RegBank|Register[12][19]~q )) # (!\RegBank|Mux12~2_combout  & ((\RegBank|Register[8][19]~q ))))) # (!\InstrMem|Mux7~1_combout  & (((\RegBank|Mux12~2_combout ))))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\RegBank|Register[12][19]~q ),
	.datac(\RegBank|Register[8][19]~q ),
	.datad(\RegBank|Mux12~2_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux12~3 .lut_mask = 16'hDDA0;
defparam \RegBank|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N15
dffeas \RegBank|Register[5][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][19] .is_wysiwyg = "true";
defparam \RegBank|Register[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N29
dffeas \RegBank|Register[13][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][19] .is_wysiwyg = "true";
defparam \RegBank|Register[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N21
dffeas \RegBank|Register[1][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][19] .is_wysiwyg = "true";
defparam \RegBank|Register[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N20
cycloneive_lcell_comb \RegBank|Mux12~4 (
// Equation(s):
// \RegBank|Mux12~4_combout  = (\InstrMem|Mux7~1_combout  & ((\InstrMem|Mux8~0_combout ))) # (!\InstrMem|Mux7~1_combout  & (\RegBank|Register[1][19]~q  & !\InstrMem|Mux8~0_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[1][19]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux12~4 .lut_mask = 16'hCC30;
defparam \RegBank|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
cycloneive_lcell_comb \RegBank|Mux12~5 (
// Equation(s):
// \RegBank|Mux12~5_combout  = (\InstrMem|Mux8~0_combout  & ((\RegBank|Mux12~4_combout  & ((\RegBank|Register[13][19]~q ))) # (!\RegBank|Mux12~4_combout  & (\RegBank|Register[5][19]~q )))) # (!\InstrMem|Mux8~0_combout  & (((\RegBank|Mux12~4_combout ))))

	.dataa(\RegBank|Register[5][19]~q ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[13][19]~q ),
	.datad(\RegBank|Mux12~4_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux12~5 .lut_mask = 16'hF388;
defparam \RegBank|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N2
cycloneive_lcell_comb \RegBank|Mux12~6 (
// Equation(s):
// \RegBank|Mux12~6_combout  = (\PC|pgcount [4] & (\RegBank|Mux12~3_combout )) # (!\PC|pgcount [4] & ((\InstrMem|Mux10~0_combout  & (\RegBank|Mux12~3_combout )) # (!\InstrMem|Mux10~0_combout  & ((\RegBank|Mux12~5_combout )))))

	.dataa(\RegBank|Mux12~3_combout ),
	.datab(\PC|pgcount [4]),
	.datac(\InstrMem|Mux10~0_combout ),
	.datad(\RegBank|Mux12~5_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux12~6 .lut_mask = 16'hABA8;
defparam \RegBank|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N8
cycloneive_io_ibuf \WriteData[20]~input (
	.i(WriteData[20]),
	.ibar(gnd),
	.o(\WriteData[20]~input_o ));
// synopsys translate_off
defparam \WriteData[20]~input .bus_hold = "false";
defparam \WriteData[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneive_lcell_comb \RegBank|Register~64 (
// Equation(s):
// \RegBank|Register~64_combout  = (\RegBank|Register[5][0]~95_combout  & (\RegBank|Decoder0~65_combout  & \WriteData[20]~input_o ))

	.dataa(\RegBank|Register[5][0]~95_combout ),
	.datab(gnd),
	.datac(\RegBank|Decoder0~65_combout ),
	.datad(\WriteData[20]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register~64_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~64 .lut_mask = 16'hA000;
defparam \RegBank|Register~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N31
dffeas \RegBank|Register[0][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][20] .is_wysiwyg = "true";
defparam \RegBank|Register[0][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N9
dffeas \RegBank|Register[4][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][20] .is_wysiwyg = "true";
defparam \RegBank|Register[4][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
cycloneive_lcell_comb \RegBank|Mux11~2 (
// Equation(s):
// \RegBank|Mux11~2_combout  = (\InstrMem|Mux8~0_combout  & (((\RegBank|Register[4][20]~q ) # (\InstrMem|Mux7~1_combout )))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[0][20]~q  & ((!\InstrMem|Mux7~1_combout ))))

	.dataa(\RegBank|Register[0][20]~q ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[4][20]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux11~2 .lut_mask = 16'hCCE2;
defparam \RegBank|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N31
dffeas \RegBank|Register[12][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][20] .is_wysiwyg = "true";
defparam \RegBank|Register[12][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneive_lcell_comb \RegBank|Register[8][20]~feeder (
// Equation(s):
// \RegBank|Register[8][20]~feeder_combout  = \WriteData[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[20]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[8][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[8][20]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[8][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N27
dffeas \RegBank|Register[8][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[8][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][20] .is_wysiwyg = "true";
defparam \RegBank|Register[8][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cycloneive_lcell_comb \RegBank|Mux11~3 (
// Equation(s):
// \RegBank|Mux11~3_combout  = (\InstrMem|Mux7~1_combout  & ((\RegBank|Mux11~2_combout  & (\RegBank|Register[12][20]~q )) # (!\RegBank|Mux11~2_combout  & ((\RegBank|Register[8][20]~q ))))) # (!\InstrMem|Mux7~1_combout  & (\RegBank|Mux11~2_combout ))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\RegBank|Mux11~2_combout ),
	.datac(\RegBank|Register[12][20]~q ),
	.datad(\RegBank|Register[8][20]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux11~3 .lut_mask = 16'hE6C4;
defparam \RegBank|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N23
dffeas \RegBank|Register[13][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][20] .is_wysiwyg = "true";
defparam \RegBank|Register[13][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N13
dffeas \RegBank|Register[1][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][20] .is_wysiwyg = "true";
defparam \RegBank|Register[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N4
cycloneive_lcell_comb \RegBank|Mux11~4 (
// Equation(s):
// \RegBank|Mux11~4_combout  = (\InstrMem|Mux8~0_combout  & (\InstrMem|Mux7~1_combout )) # (!\InstrMem|Mux8~0_combout  & (!\InstrMem|Mux7~1_combout  & \RegBank|Register[1][20]~q ))

	.dataa(gnd),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\InstrMem|Mux7~1_combout ),
	.datad(\RegBank|Register[1][20]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux11~4 .lut_mask = 16'hC3C0;
defparam \RegBank|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N19
dffeas \RegBank|Register[5][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][20] .is_wysiwyg = "true";
defparam \RegBank|Register[5][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cycloneive_lcell_comb \RegBank|Mux11~5 (
// Equation(s):
// \RegBank|Mux11~5_combout  = (\RegBank|Mux11~4_combout  & ((\RegBank|Register[13][20]~q ) # ((!\InstrMem|Mux8~0_combout )))) # (!\RegBank|Mux11~4_combout  & (((\RegBank|Register[5][20]~q  & \InstrMem|Mux8~0_combout ))))

	.dataa(\RegBank|Register[13][20]~q ),
	.datab(\RegBank|Mux11~4_combout ),
	.datac(\RegBank|Register[5][20]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux11~5 .lut_mask = 16'hB8CC;
defparam \RegBank|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
cycloneive_lcell_comb \RegBank|Mux11~6 (
// Equation(s):
// \RegBank|Mux11~6_combout  = (\InstrMem|Mux10~0_combout  & (\RegBank|Mux11~3_combout )) # (!\InstrMem|Mux10~0_combout  & ((\PC|pgcount [4] & (\RegBank|Mux11~3_combout )) # (!\PC|pgcount [4] & ((\RegBank|Mux11~5_combout )))))

	.dataa(\RegBank|Mux11~3_combout ),
	.datab(\InstrMem|Mux10~0_combout ),
	.datac(\PC|pgcount [4]),
	.datad(\RegBank|Mux11~5_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux11~6 .lut_mask = 16'hABA8;
defparam \RegBank|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y21_N8
cycloneive_io_ibuf \WriteData[21]~input (
	.i(WriteData[21]),
	.ibar(gnd),
	.o(\WriteData[21]~input_o ));
// synopsys translate_off
defparam \WriteData[21]~input .bus_hold = "false";
defparam \WriteData[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y21_N19
dffeas \RegBank|Register[1][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][21] .is_wysiwyg = "true";
defparam \RegBank|Register[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N18
cycloneive_lcell_comb \RegBank|Mux10~4 (
// Equation(s):
// \RegBank|Mux10~4_combout  = (\InstrMem|Mux7~1_combout  & ((\InstrMem|Mux8~0_combout ))) # (!\InstrMem|Mux7~1_combout  & (\RegBank|Register[1][21]~q  & !\InstrMem|Mux8~0_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[1][21]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux10~4 .lut_mask = 16'hCC30;
defparam \RegBank|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N9
dffeas \RegBank|Register[13][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][21] .is_wysiwyg = "true";
defparam \RegBank|Register[13][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N1
dffeas \RegBank|Register[5][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][21] .is_wysiwyg = "true";
defparam \RegBank|Register[5][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N8
cycloneive_lcell_comb \RegBank|Mux10~5 (
// Equation(s):
// \RegBank|Mux10~5_combout  = (\InstrMem|Mux8~0_combout  & ((\RegBank|Mux10~4_combout  & (\RegBank|Register[13][21]~q )) # (!\RegBank|Mux10~4_combout  & ((\RegBank|Register[5][21]~q ))))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Mux10~4_combout ))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(\RegBank|Mux10~4_combout ),
	.datac(\RegBank|Register[13][21]~q ),
	.datad(\RegBank|Register[5][21]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux10~5 .lut_mask = 16'hE6C4;
defparam \RegBank|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N31
dffeas \RegBank|Register[12][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][21] .is_wysiwyg = "true";
defparam \RegBank|Register[12][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N19
dffeas \RegBank|Register[8][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][21] .is_wysiwyg = "true";
defparam \RegBank|Register[8][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N8
cycloneive_lcell_comb \RegBank|Register~65 (
// Equation(s):
// \RegBank|Register~65_combout  = (\WriteData[21]~input_o  & (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~65_combout ))

	.dataa(gnd),
	.datab(\WriteData[21]~input_o ),
	.datac(\RegBank|Register[5][0]~95_combout ),
	.datad(\RegBank|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RegBank|Register~65_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~65 .lut_mask = 16'hC000;
defparam \RegBank|Register~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N9
dffeas \RegBank|Register[0][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][21] .is_wysiwyg = "true";
defparam \RegBank|Register[0][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N25
dffeas \RegBank|Register[4][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][21] .is_wysiwyg = "true";
defparam \RegBank|Register[4][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneive_lcell_comb \RegBank|Mux10~2 (
// Equation(s):
// \RegBank|Mux10~2_combout  = (\InstrMem|Mux7~1_combout  & (((\InstrMem|Mux8~0_combout )))) # (!\InstrMem|Mux7~1_combout  & ((\InstrMem|Mux8~0_combout  & ((\RegBank|Register[4][21]~q ))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[0][21]~q ))))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\RegBank|Register[0][21]~q ),
	.datac(\RegBank|Register[4][21]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux10~2 .lut_mask = 16'hFA44;
defparam \RegBank|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneive_lcell_comb \RegBank|Mux10~3 (
// Equation(s):
// \RegBank|Mux10~3_combout  = (\InstrMem|Mux7~1_combout  & ((\RegBank|Mux10~2_combout  & (\RegBank|Register[12][21]~q )) # (!\RegBank|Mux10~2_combout  & ((\RegBank|Register[8][21]~q ))))) # (!\InstrMem|Mux7~1_combout  & (((\RegBank|Mux10~2_combout ))))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\RegBank|Register[12][21]~q ),
	.datac(\RegBank|Register[8][21]~q ),
	.datad(\RegBank|Mux10~2_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux10~3 .lut_mask = 16'hDDA0;
defparam \RegBank|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N10
cycloneive_lcell_comb \RegBank|Mux10~6 (
// Equation(s):
// \RegBank|Mux10~6_combout  = (\InstrMem|Mux10~0_combout  & (((\RegBank|Mux10~3_combout )))) # (!\InstrMem|Mux10~0_combout  & ((\PC|pgcount [4] & ((\RegBank|Mux10~3_combout ))) # (!\PC|pgcount [4] & (\RegBank|Mux10~5_combout ))))

	.dataa(\InstrMem|Mux10~0_combout ),
	.datab(\RegBank|Mux10~5_combout ),
	.datac(\PC|pgcount [4]),
	.datad(\RegBank|Mux10~3_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux10~6 .lut_mask = 16'hFE04;
defparam \RegBank|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y23_N8
cycloneive_io_ibuf \WriteData[22]~input (
	.i(WriteData[22]),
	.ibar(gnd),
	.o(\WriteData[22]~input_o ));
// synopsys translate_off
defparam \WriteData[22]~input .bus_hold = "false";
defparam \WriteData[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y20_N21
dffeas \RegBank|Register[13][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][22] .is_wysiwyg = "true";
defparam \RegBank|Register[13][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N1
dffeas \RegBank|Register[5][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][22] .is_wysiwyg = "true";
defparam \RegBank|Register[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N17
dffeas \RegBank|Register[1][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][22] .is_wysiwyg = "true";
defparam \RegBank|Register[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
cycloneive_lcell_comb \RegBank|Mux9~4 (
// Equation(s):
// \RegBank|Mux9~4_combout  = (\InstrMem|Mux8~0_combout  & (\InstrMem|Mux7~1_combout )) # (!\InstrMem|Mux8~0_combout  & (!\InstrMem|Mux7~1_combout  & \RegBank|Register[1][22]~q ))

	.dataa(gnd),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\InstrMem|Mux7~1_combout ),
	.datad(\RegBank|Register[1][22]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux9~4 .lut_mask = 16'hC3C0;
defparam \RegBank|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N0
cycloneive_lcell_comb \RegBank|Mux9~5 (
// Equation(s):
// \RegBank|Mux9~5_combout  = (\InstrMem|Mux8~0_combout  & ((\RegBank|Mux9~4_combout  & (\RegBank|Register[13][22]~q )) # (!\RegBank|Mux9~4_combout  & ((\RegBank|Register[5][22]~q ))))) # (!\InstrMem|Mux8~0_combout  & (((\RegBank|Mux9~4_combout ))))

	.dataa(\RegBank|Register[13][22]~q ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[5][22]~q ),
	.datad(\RegBank|Mux9~4_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux9~5 .lut_mask = 16'hBBC0;
defparam \RegBank|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneive_lcell_comb \RegBank|Register[8][22]~feeder (
// Equation(s):
// \RegBank|Register[8][22]~feeder_combout  = \WriteData[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[22]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[8][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[8][22]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[8][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N17
dffeas \RegBank|Register[8][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[8][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][22] .is_wysiwyg = "true";
defparam \RegBank|Register[8][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N13
dffeas \RegBank|Register[12][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][22] .is_wysiwyg = "true";
defparam \RegBank|Register[12][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N19
dffeas \RegBank|Register[4][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][22] .is_wysiwyg = "true";
defparam \RegBank|Register[4][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N26
cycloneive_lcell_comb \RegBank|Register~66 (
// Equation(s):
// \RegBank|Register~66_combout  = (\WriteData[22]~input_o  & (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~65_combout ))

	.dataa(gnd),
	.datab(\WriteData[22]~input_o ),
	.datac(\RegBank|Register[5][0]~95_combout ),
	.datad(\RegBank|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RegBank|Register~66_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~66 .lut_mask = 16'hC000;
defparam \RegBank|Register~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N27
dffeas \RegBank|Register[0][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][22] .is_wysiwyg = "true";
defparam \RegBank|Register[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cycloneive_lcell_comb \RegBank|Mux9~2 (
// Equation(s):
// \RegBank|Mux9~2_combout  = (\InstrMem|Mux7~1_combout  & (\InstrMem|Mux8~0_combout )) # (!\InstrMem|Mux7~1_combout  & ((\InstrMem|Mux8~0_combout  & (\RegBank|Register[4][22]~q )) # (!\InstrMem|Mux8~0_combout  & ((\RegBank|Register[0][22]~q )))))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[4][22]~q ),
	.datad(\RegBank|Register[0][22]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux9~2 .lut_mask = 16'hD9C8;
defparam \RegBank|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cycloneive_lcell_comb \RegBank|Mux9~3 (
// Equation(s):
// \RegBank|Mux9~3_combout  = (\InstrMem|Mux7~1_combout  & ((\RegBank|Mux9~2_combout  & ((\RegBank|Register[12][22]~q ))) # (!\RegBank|Mux9~2_combout  & (\RegBank|Register[8][22]~q )))) # (!\InstrMem|Mux7~1_combout  & (((\RegBank|Mux9~2_combout ))))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\RegBank|Register[8][22]~q ),
	.datac(\RegBank|Register[12][22]~q ),
	.datad(\RegBank|Mux9~2_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux9~3 .lut_mask = 16'hF588;
defparam \RegBank|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N4
cycloneive_lcell_comb \RegBank|Mux9~6 (
// Equation(s):
// \RegBank|Mux9~6_combout  = (\InstrMem|Mux10~0_combout  & (((\RegBank|Mux9~3_combout )))) # (!\InstrMem|Mux10~0_combout  & ((\PC|pgcount [4] & ((\RegBank|Mux9~3_combout ))) # (!\PC|pgcount [4] & (\RegBank|Mux9~5_combout ))))

	.dataa(\InstrMem|Mux10~0_combout ),
	.datab(\RegBank|Mux9~5_combout ),
	.datac(\PC|pgcount [4]),
	.datad(\RegBank|Mux9~3_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux9~6 .lut_mask = 16'hFE04;
defparam \RegBank|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y21_N22
cycloneive_io_ibuf \WriteData[23]~input (
	.i(WriteData[23]),
	.ibar(gnd),
	.o(\WriteData[23]~input_o ));
// synopsys translate_off
defparam \WriteData[23]~input .bus_hold = "false";
defparam \WriteData[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y21_N9
dffeas \RegBank|Register[12][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][23] .is_wysiwyg = "true";
defparam \RegBank|Register[12][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N27
dffeas \RegBank|Register[8][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][23] .is_wysiwyg = "true";
defparam \RegBank|Register[8][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N17
dffeas \RegBank|Register[4][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][23] .is_wysiwyg = "true";
defparam \RegBank|Register[4][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneive_lcell_comb \RegBank|Register~67 (
// Equation(s):
// \RegBank|Register~67_combout  = (\WriteData[23]~input_o  & (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~65_combout ))

	.dataa(\WriteData[23]~input_o ),
	.datab(gnd),
	.datac(\RegBank|Register[5][0]~95_combout ),
	.datad(\RegBank|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RegBank|Register~67_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~67 .lut_mask = 16'hA000;
defparam \RegBank|Register~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N19
dffeas \RegBank|Register[0][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][23] .is_wysiwyg = "true";
defparam \RegBank|Register[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneive_lcell_comb \RegBank|Mux8~2 (
// Equation(s):
// \RegBank|Mux8~2_combout  = (\InstrMem|Mux7~1_combout  & (\InstrMem|Mux8~0_combout )) # (!\InstrMem|Mux7~1_combout  & ((\InstrMem|Mux8~0_combout  & (\RegBank|Register[4][23]~q )) # (!\InstrMem|Mux8~0_combout  & ((\RegBank|Register[0][23]~q )))))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[4][23]~q ),
	.datad(\RegBank|Register[0][23]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux8~2 .lut_mask = 16'hD9C8;
defparam \RegBank|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneive_lcell_comb \RegBank|Mux8~3 (
// Equation(s):
// \RegBank|Mux8~3_combout  = (\InstrMem|Mux7~1_combout  & ((\RegBank|Mux8~2_combout  & (\RegBank|Register[12][23]~q )) # (!\RegBank|Mux8~2_combout  & ((\RegBank|Register[8][23]~q ))))) # (!\InstrMem|Mux7~1_combout  & (((\RegBank|Mux8~2_combout ))))

	.dataa(\RegBank|Register[12][23]~q ),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[8][23]~q ),
	.datad(\RegBank|Mux8~2_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux8~3 .lut_mask = 16'hBBC0;
defparam \RegBank|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N23
dffeas \RegBank|Register[1][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][23] .is_wysiwyg = "true";
defparam \RegBank|Register[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N22
cycloneive_lcell_comb \RegBank|Mux8~4 (
// Equation(s):
// \RegBank|Mux8~4_combout  = (\InstrMem|Mux7~1_combout  & ((\InstrMem|Mux8~0_combout ))) # (!\InstrMem|Mux7~1_combout  & (\RegBank|Register[1][23]~q  & !\InstrMem|Mux8~0_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[1][23]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux8~4 .lut_mask = 16'hCC30;
defparam \RegBank|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N27
dffeas \RegBank|Register[5][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][23] .is_wysiwyg = "true";
defparam \RegBank|Register[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N13
dffeas \RegBank|Register[13][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][23] .is_wysiwyg = "true";
defparam \RegBank|Register[13][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cycloneive_lcell_comb \RegBank|Mux8~5 (
// Equation(s):
// \RegBank|Mux8~5_combout  = (\RegBank|Mux8~4_combout  & (((\RegBank|Register[13][23]~q ) # (!\InstrMem|Mux8~0_combout )))) # (!\RegBank|Mux8~4_combout  & (\RegBank|Register[5][23]~q  & ((\InstrMem|Mux8~0_combout ))))

	.dataa(\RegBank|Mux8~4_combout ),
	.datab(\RegBank|Register[5][23]~q ),
	.datac(\RegBank|Register[13][23]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux8~5 .lut_mask = 16'hE4AA;
defparam \RegBank|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N2
cycloneive_lcell_comb \RegBank|Mux8~6 (
// Equation(s):
// \RegBank|Mux8~6_combout  = (\InstrMem|Mux10~0_combout  & (\RegBank|Mux8~3_combout )) # (!\InstrMem|Mux10~0_combout  & ((\PC|pgcount [4] & (\RegBank|Mux8~3_combout )) # (!\PC|pgcount [4] & ((\RegBank|Mux8~5_combout )))))

	.dataa(\InstrMem|Mux10~0_combout ),
	.datab(\RegBank|Mux8~3_combout ),
	.datac(\PC|pgcount [4]),
	.datad(\RegBank|Mux8~5_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux8~6 .lut_mask = 16'hCDC8;
defparam \RegBank|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y21_N15
cycloneive_io_ibuf \WriteData[24]~input (
	.i(WriteData[24]),
	.ibar(gnd),
	.o(\WriteData[24]~input_o ));
// synopsys translate_off
defparam \WriteData[24]~input .bus_hold = "false";
defparam \WriteData[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y19_N27
dffeas \RegBank|Register[1][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][24] .is_wysiwyg = "true";
defparam \RegBank|Register[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneive_lcell_comb \RegBank|Mux7~4 (
// Equation(s):
// \RegBank|Mux7~4_combout  = (\InstrMem|Mux7~1_combout  & ((\InstrMem|Mux8~0_combout ))) # (!\InstrMem|Mux7~1_combout  & (\RegBank|Register[1][24]~q  & !\InstrMem|Mux8~0_combout ))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\RegBank|Register[1][24]~q ),
	.datac(gnd),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux7~4 .lut_mask = 16'hAA44;
defparam \RegBank|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N7
dffeas \RegBank|Register[5][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][24] .is_wysiwyg = "true";
defparam \RegBank|Register[5][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N29
dffeas \RegBank|Register[13][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][24] .is_wysiwyg = "true";
defparam \RegBank|Register[13][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneive_lcell_comb \RegBank|Mux7~5 (
// Equation(s):
// \RegBank|Mux7~5_combout  = (\InstrMem|Mux8~0_combout  & ((\RegBank|Mux7~4_combout  & ((\RegBank|Register[13][24]~q ))) # (!\RegBank|Mux7~4_combout  & (\RegBank|Register[5][24]~q )))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Mux7~4_combout ))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(\RegBank|Mux7~4_combout ),
	.datac(\RegBank|Register[5][24]~q ),
	.datad(\RegBank|Register[13][24]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux7~5 .lut_mask = 16'hEC64;
defparam \RegBank|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N21
dffeas \RegBank|Register[8][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][24] .is_wysiwyg = "true";
defparam \RegBank|Register[8][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N15
dffeas \RegBank|Register[12][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][24] .is_wysiwyg = "true";
defparam \RegBank|Register[12][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N4
cycloneive_lcell_comb \RegBank|Register~68 (
// Equation(s):
// \RegBank|Register~68_combout  = (\WriteData[24]~input_o  & (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~65_combout ))

	.dataa(gnd),
	.datab(\WriteData[24]~input_o ),
	.datac(\RegBank|Register[5][0]~95_combout ),
	.datad(\RegBank|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RegBank|Register~68_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~68 .lut_mask = 16'hC000;
defparam \RegBank|Register~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N5
dffeas \RegBank|Register[0][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][24] .is_wysiwyg = "true";
defparam \RegBank|Register[0][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N27
dffeas \RegBank|Register[4][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][24] .is_wysiwyg = "true";
defparam \RegBank|Register[4][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cycloneive_lcell_comb \RegBank|Mux7~2 (
// Equation(s):
// \RegBank|Mux7~2_combout  = (\InstrMem|Mux8~0_combout  & (((\RegBank|Register[4][24]~q ) # (\InstrMem|Mux7~1_combout )))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[0][24]~q  & ((!\InstrMem|Mux7~1_combout ))))

	.dataa(\RegBank|Register[0][24]~q ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[4][24]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux7~2 .lut_mask = 16'hCCE2;
defparam \RegBank|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cycloneive_lcell_comb \RegBank|Mux7~3 (
// Equation(s):
// \RegBank|Mux7~3_combout  = (\InstrMem|Mux7~1_combout  & ((\RegBank|Mux7~2_combout  & ((\RegBank|Register[12][24]~q ))) # (!\RegBank|Mux7~2_combout  & (\RegBank|Register[8][24]~q )))) # (!\InstrMem|Mux7~1_combout  & (((\RegBank|Mux7~2_combout ))))

	.dataa(\RegBank|Register[8][24]~q ),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[12][24]~q ),
	.datad(\RegBank|Mux7~2_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux7~3 .lut_mask = 16'hF388;
defparam \RegBank|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N26
cycloneive_lcell_comb \RegBank|Mux7~6 (
// Equation(s):
// \RegBank|Mux7~6_combout  = (\InstrMem|Mux10~0_combout  & (((\RegBank|Mux7~3_combout )))) # (!\InstrMem|Mux10~0_combout  & ((\PC|pgcount [4] & ((\RegBank|Mux7~3_combout ))) # (!\PC|pgcount [4] & (\RegBank|Mux7~5_combout ))))

	.dataa(\InstrMem|Mux10~0_combout ),
	.datab(\RegBank|Mux7~5_combout ),
	.datac(\PC|pgcount [4]),
	.datad(\RegBank|Mux7~3_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux7~6 .lut_mask = 16'hFE04;
defparam \RegBank|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N15
cycloneive_io_ibuf \WriteData[25]~input (
	.i(WriteData[25]),
	.ibar(gnd),
	.o(\WriteData[25]~input_o ));
// synopsys translate_off
defparam \WriteData[25]~input .bus_hold = "false";
defparam \WriteData[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y21_N31
dffeas \RegBank|Register[1][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][25] .is_wysiwyg = "true";
defparam \RegBank|Register[1][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N30
cycloneive_lcell_comb \RegBank|Mux6~4 (
// Equation(s):
// \RegBank|Mux6~4_combout  = (\InstrMem|Mux7~1_combout  & ((\InstrMem|Mux8~0_combout ))) # (!\InstrMem|Mux7~1_combout  & (\RegBank|Register[1][25]~q  & !\InstrMem|Mux8~0_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[1][25]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux6~4 .lut_mask = 16'hCC30;
defparam \RegBank|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N21
dffeas \RegBank|Register[5][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][25] .is_wysiwyg = "true";
defparam \RegBank|Register[5][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N29
dffeas \RegBank|Register[13][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][25] .is_wysiwyg = "true";
defparam \RegBank|Register[13][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N28
cycloneive_lcell_comb \RegBank|Mux6~5 (
// Equation(s):
// \RegBank|Mux6~5_combout  = (\RegBank|Mux6~4_combout  & (((\RegBank|Register[13][25]~q ) # (!\InstrMem|Mux8~0_combout )))) # (!\RegBank|Mux6~4_combout  & (\RegBank|Register[5][25]~q  & ((\InstrMem|Mux8~0_combout ))))

	.dataa(\RegBank|Mux6~4_combout ),
	.datab(\RegBank|Register[5][25]~q ),
	.datac(\RegBank|Register[13][25]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux6~5 .lut_mask = 16'hE4AA;
defparam \RegBank|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N1
dffeas \RegBank|Register[4][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][25] .is_wysiwyg = "true";
defparam \RegBank|Register[4][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneive_lcell_comb \RegBank|Register~69 (
// Equation(s):
// \RegBank|Register~69_combout  = (\RegBank|Decoder0~65_combout  & (\WriteData[25]~input_o  & \RegBank|Register[5][0]~95_combout ))

	.dataa(\RegBank|Decoder0~65_combout ),
	.datab(\WriteData[25]~input_o ),
	.datac(\RegBank|Register[5][0]~95_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegBank|Register~69_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~69 .lut_mask = 16'h8080;
defparam \RegBank|Register~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N9
dffeas \RegBank|Register[0][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][25] .is_wysiwyg = "true";
defparam \RegBank|Register[0][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cycloneive_lcell_comb \RegBank|Mux6~2 (
// Equation(s):
// \RegBank|Mux6~2_combout  = (\InstrMem|Mux8~0_combout  & ((\InstrMem|Mux7~1_combout ) # ((\RegBank|Register[4][25]~q )))) # (!\InstrMem|Mux8~0_combout  & (!\InstrMem|Mux7~1_combout  & ((\RegBank|Register[0][25]~q ))))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[4][25]~q ),
	.datad(\RegBank|Register[0][25]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux6~2 .lut_mask = 16'hB9A8;
defparam \RegBank|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N17
dffeas \RegBank|Register[8][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][25] .is_wysiwyg = "true";
defparam \RegBank|Register[8][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N23
dffeas \RegBank|Register[12][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][25] .is_wysiwyg = "true";
defparam \RegBank|Register[12][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneive_lcell_comb \RegBank|Mux6~3 (
// Equation(s):
// \RegBank|Mux6~3_combout  = (\RegBank|Mux6~2_combout  & (((\RegBank|Register[12][25]~q )) # (!\InstrMem|Mux7~1_combout ))) # (!\RegBank|Mux6~2_combout  & (\InstrMem|Mux7~1_combout  & (\RegBank|Register[8][25]~q )))

	.dataa(\RegBank|Mux6~2_combout ),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[8][25]~q ),
	.datad(\RegBank|Register[12][25]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux6~3 .lut_mask = 16'hEA62;
defparam \RegBank|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cycloneive_lcell_comb \RegBank|Mux6~6 (
// Equation(s):
// \RegBank|Mux6~6_combout  = (\InstrMem|Mux10~0_combout  & (((\RegBank|Mux6~3_combout )))) # (!\InstrMem|Mux10~0_combout  & ((\PC|pgcount [4] & ((\RegBank|Mux6~3_combout ))) # (!\PC|pgcount [4] & (\RegBank|Mux6~5_combout ))))

	.dataa(\RegBank|Mux6~5_combout ),
	.datab(\InstrMem|Mux10~0_combout ),
	.datac(\PC|pgcount [4]),
	.datad(\RegBank|Mux6~3_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux6~6 .lut_mask = 16'hFE02;
defparam \RegBank|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N1
cycloneive_io_ibuf \WriteData[26]~input (
	.i(WriteData[26]),
	.ibar(gnd),
	.o(\WriteData[26]~input_o ));
// synopsys translate_off
defparam \WriteData[26]~input .bus_hold = "false";
defparam \WriteData[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y21_N23
dffeas \RegBank|Register[8][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][26] .is_wysiwyg = "true";
defparam \RegBank|Register[8][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N23
dffeas \RegBank|Register[12][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][26] .is_wysiwyg = "true";
defparam \RegBank|Register[12][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N17
dffeas \RegBank|Register[4][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][26] .is_wysiwyg = "true";
defparam \RegBank|Register[4][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneive_lcell_comb \RegBank|Register~70 (
// Equation(s):
// \RegBank|Register~70_combout  = (\RegBank|Decoder0~65_combout  & (\WriteData[26]~input_o  & \RegBank|Register[5][0]~95_combout ))

	.dataa(\RegBank|Decoder0~65_combout ),
	.datab(\WriteData[26]~input_o ),
	.datac(\RegBank|Register[5][0]~95_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegBank|Register~70_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~70 .lut_mask = 16'h8080;
defparam \RegBank|Register~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N7
dffeas \RegBank|Register[0][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][26] .is_wysiwyg = "true";
defparam \RegBank|Register[0][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cycloneive_lcell_comb \RegBank|Mux5~2 (
// Equation(s):
// \RegBank|Mux5~2_combout  = (\InstrMem|Mux7~1_combout  & (\InstrMem|Mux8~0_combout )) # (!\InstrMem|Mux7~1_combout  & ((\InstrMem|Mux8~0_combout  & (\RegBank|Register[4][26]~q )) # (!\InstrMem|Mux8~0_combout  & ((\RegBank|Register[0][26]~q )))))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[4][26]~q ),
	.datad(\RegBank|Register[0][26]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux5~2 .lut_mask = 16'hD9C8;
defparam \RegBank|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneive_lcell_comb \RegBank|Mux5~3 (
// Equation(s):
// \RegBank|Mux5~3_combout  = (\InstrMem|Mux7~1_combout  & ((\RegBank|Mux5~2_combout  & ((\RegBank|Register[12][26]~q ))) # (!\RegBank|Mux5~2_combout  & (\RegBank|Register[8][26]~q )))) # (!\InstrMem|Mux7~1_combout  & (((\RegBank|Mux5~2_combout ))))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\RegBank|Register[8][26]~q ),
	.datac(\RegBank|Register[12][26]~q ),
	.datad(\RegBank|Mux5~2_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux5~3 .lut_mask = 16'hF588;
defparam \RegBank|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N1
dffeas \RegBank|Register[13][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][26] .is_wysiwyg = "true";
defparam \RegBank|Register[13][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N11
dffeas \RegBank|Register[5][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][26] .is_wysiwyg = "true";
defparam \RegBank|Register[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N11
dffeas \RegBank|Register[1][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][26] .is_wysiwyg = "true";
defparam \RegBank|Register[1][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N30
cycloneive_lcell_comb \RegBank|Mux5~4 (
// Equation(s):
// \RegBank|Mux5~4_combout  = (\InstrMem|Mux8~0_combout  & (\InstrMem|Mux7~1_combout )) # (!\InstrMem|Mux8~0_combout  & (!\InstrMem|Mux7~1_combout  & \RegBank|Register[1][26]~q ))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(gnd),
	.datad(\RegBank|Register[1][26]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux5~4 .lut_mask = 16'h9988;
defparam \RegBank|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneive_lcell_comb \RegBank|Mux5~5 (
// Equation(s):
// \RegBank|Mux5~5_combout  = (\InstrMem|Mux8~0_combout  & ((\RegBank|Mux5~4_combout  & (\RegBank|Register[13][26]~q )) # (!\RegBank|Mux5~4_combout  & ((\RegBank|Register[5][26]~q ))))) # (!\InstrMem|Mux8~0_combout  & (((\RegBank|Mux5~4_combout ))))

	.dataa(\RegBank|Register[13][26]~q ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[5][26]~q ),
	.datad(\RegBank|Mux5~4_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux5~5 .lut_mask = 16'hBBC0;
defparam \RegBank|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cycloneive_lcell_comb \RegBank|Mux5~6 (
// Equation(s):
// \RegBank|Mux5~6_combout  = (\InstrMem|Mux10~0_combout  & (\RegBank|Mux5~3_combout )) # (!\InstrMem|Mux10~0_combout  & ((\PC|pgcount [4] & (\RegBank|Mux5~3_combout )) # (!\PC|pgcount [4] & ((\RegBank|Mux5~5_combout )))))

	.dataa(\InstrMem|Mux10~0_combout ),
	.datab(\RegBank|Mux5~3_combout ),
	.datac(\PC|pgcount [4]),
	.datad(\RegBank|Mux5~5_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux5~6 .lut_mask = 16'hCDC8;
defparam \RegBank|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N15
cycloneive_io_ibuf \WriteData[27]~input (
	.i(WriteData[27]),
	.ibar(gnd),
	.o(\WriteData[27]~input_o ));
// synopsys translate_off
defparam \WriteData[27]~input .bus_hold = "false";
defparam \WriteData[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneive_lcell_comb \RegBank|Register~71 (
// Equation(s):
// \RegBank|Register~71_combout  = (\WriteData[27]~input_o  & (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~65_combout ))

	.dataa(\WriteData[27]~input_o ),
	.datab(\RegBank|Register[5][0]~95_combout ),
	.datac(\RegBank|Decoder0~65_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegBank|Register~71_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~71 .lut_mask = 16'h8080;
defparam \RegBank|Register~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N23
dffeas \RegBank|Register[0][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][27] .is_wysiwyg = "true";
defparam \RegBank|Register[0][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N1
dffeas \RegBank|Register[4][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][27] .is_wysiwyg = "true";
defparam \RegBank|Register[4][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneive_lcell_comb \RegBank|Mux4~2 (
// Equation(s):
// \RegBank|Mux4~2_combout  = (\InstrMem|Mux8~0_combout  & (((\RegBank|Register[4][27]~q ) # (\InstrMem|Mux7~1_combout )))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[0][27]~q  & ((!\InstrMem|Mux7~1_combout ))))

	.dataa(\RegBank|Register[0][27]~q ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[4][27]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux4~2 .lut_mask = 16'hCCE2;
defparam \RegBank|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N3
dffeas \RegBank|Register[8][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][27] .is_wysiwyg = "true";
defparam \RegBank|Register[8][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N11
dffeas \RegBank|Register[12][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][27] .is_wysiwyg = "true";
defparam \RegBank|Register[12][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneive_lcell_comb \RegBank|Mux4~3 (
// Equation(s):
// \RegBank|Mux4~3_combout  = (\InstrMem|Mux7~1_combout  & ((\RegBank|Mux4~2_combout  & ((\RegBank|Register[12][27]~q ))) # (!\RegBank|Mux4~2_combout  & (\RegBank|Register[8][27]~q )))) # (!\InstrMem|Mux7~1_combout  & (\RegBank|Mux4~2_combout ))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\RegBank|Mux4~2_combout ),
	.datac(\RegBank|Register[8][27]~q ),
	.datad(\RegBank|Register[12][27]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux4~3 .lut_mask = 16'hEC64;
defparam \RegBank|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N29
dffeas \RegBank|Register[5][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][27] .is_wysiwyg = "true";
defparam \RegBank|Register[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N17
dffeas \RegBank|Register[13][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][27] .is_wysiwyg = "true";
defparam \RegBank|Register[13][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N7
dffeas \RegBank|Register[1][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][27] .is_wysiwyg = "true";
defparam \RegBank|Register[1][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N6
cycloneive_lcell_comb \RegBank|Mux4~4 (
// Equation(s):
// \RegBank|Mux4~4_combout  = (\InstrMem|Mux7~1_combout  & ((\InstrMem|Mux8~0_combout ))) # (!\InstrMem|Mux7~1_combout  & (\RegBank|Register[1][27]~q  & !\InstrMem|Mux8~0_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[1][27]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux4~4 .lut_mask = 16'hCC30;
defparam \RegBank|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N16
cycloneive_lcell_comb \RegBank|Mux4~5 (
// Equation(s):
// \RegBank|Mux4~5_combout  = (\InstrMem|Mux8~0_combout  & ((\RegBank|Mux4~4_combout  & ((\RegBank|Register[13][27]~q ))) # (!\RegBank|Mux4~4_combout  & (\RegBank|Register[5][27]~q )))) # (!\InstrMem|Mux8~0_combout  & (((\RegBank|Mux4~4_combout ))))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(\RegBank|Register[5][27]~q ),
	.datac(\RegBank|Register[13][27]~q ),
	.datad(\RegBank|Mux4~4_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux4~5 .lut_mask = 16'hF588;
defparam \RegBank|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N0
cycloneive_lcell_comb \RegBank|Mux4~6 (
// Equation(s):
// \RegBank|Mux4~6_combout  = (\InstrMem|Mux10~0_combout  & (((\RegBank|Mux4~3_combout )))) # (!\InstrMem|Mux10~0_combout  & ((\PC|pgcount [4] & (\RegBank|Mux4~3_combout )) # (!\PC|pgcount [4] & ((\RegBank|Mux4~5_combout )))))

	.dataa(\InstrMem|Mux10~0_combout ),
	.datab(\PC|pgcount [4]),
	.datac(\RegBank|Mux4~3_combout ),
	.datad(\RegBank|Mux4~5_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux4~6 .lut_mask = 16'hF1E0;
defparam \RegBank|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N8
cycloneive_io_ibuf \WriteData[28]~input (
	.i(WriteData[28]),
	.ibar(gnd),
	.o(\WriteData[28]~input_o ));
// synopsys translate_off
defparam \WriteData[28]~input .bus_hold = "false";
defparam \WriteData[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y21_N25
dffeas \RegBank|Register[8][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][28] .is_wysiwyg = "true";
defparam \RegBank|Register[8][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N7
dffeas \RegBank|Register[12][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][28] .is_wysiwyg = "true";
defparam \RegBank|Register[12][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N2
cycloneive_lcell_comb \RegBank|Register~72 (
// Equation(s):
// \RegBank|Register~72_combout  = (\WriteData[28]~input_o  & (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~65_combout ))

	.dataa(gnd),
	.datab(\WriteData[28]~input_o ),
	.datac(\RegBank|Register[5][0]~95_combout ),
	.datad(\RegBank|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RegBank|Register~72_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~72 .lut_mask = 16'hC000;
defparam \RegBank|Register~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N3
dffeas \RegBank|Register[0][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][28] .is_wysiwyg = "true";
defparam \RegBank|Register[0][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N21
dffeas \RegBank|Register[4][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][28] .is_wysiwyg = "true";
defparam \RegBank|Register[4][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
cycloneive_lcell_comb \RegBank|Mux3~2 (
// Equation(s):
// \RegBank|Mux3~2_combout  = (\InstrMem|Mux8~0_combout  & (((\RegBank|Register[4][28]~q ) # (\InstrMem|Mux7~1_combout )))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[0][28]~q  & ((!\InstrMem|Mux7~1_combout ))))

	.dataa(\RegBank|Register[0][28]~q ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[4][28]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux3~2 .lut_mask = 16'hCCE2;
defparam \RegBank|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cycloneive_lcell_comb \RegBank|Mux3~3 (
// Equation(s):
// \RegBank|Mux3~3_combout  = (\InstrMem|Mux7~1_combout  & ((\RegBank|Mux3~2_combout  & ((\RegBank|Register[12][28]~q ))) # (!\RegBank|Mux3~2_combout  & (\RegBank|Register[8][28]~q )))) # (!\InstrMem|Mux7~1_combout  & (((\RegBank|Mux3~2_combout ))))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\RegBank|Register[8][28]~q ),
	.datac(\RegBank|Register[12][28]~q ),
	.datad(\RegBank|Mux3~2_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux3~3 .lut_mask = 16'hF588;
defparam \RegBank|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N15
dffeas \RegBank|Register[13][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][28] .is_wysiwyg = "true";
defparam \RegBank|Register[13][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N27
dffeas \RegBank|Register[1][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][28] .is_wysiwyg = "true";
defparam \RegBank|Register[1][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cycloneive_lcell_comb \RegBank|Mux3~4 (
// Equation(s):
// \RegBank|Mux3~4_combout  = (\InstrMem|Mux7~1_combout  & (\InstrMem|Mux8~0_combout )) # (!\InstrMem|Mux7~1_combout  & (!\InstrMem|Mux8~0_combout  & \RegBank|Register[1][28]~q ))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(gnd),
	.datac(\InstrMem|Mux8~0_combout ),
	.datad(\RegBank|Register[1][28]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux3~4 .lut_mask = 16'hA5A0;
defparam \RegBank|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N7
dffeas \RegBank|Register[5][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][28] .is_wysiwyg = "true";
defparam \RegBank|Register[5][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cycloneive_lcell_comb \RegBank|Mux3~5 (
// Equation(s):
// \RegBank|Mux3~5_combout  = (\RegBank|Mux3~4_combout  & ((\RegBank|Register[13][28]~q ) # ((!\InstrMem|Mux8~0_combout )))) # (!\RegBank|Mux3~4_combout  & (((\RegBank|Register[5][28]~q  & \InstrMem|Mux8~0_combout ))))

	.dataa(\RegBank|Register[13][28]~q ),
	.datab(\RegBank|Mux3~4_combout ),
	.datac(\RegBank|Register[5][28]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux3~5 .lut_mask = 16'hB8CC;
defparam \RegBank|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
cycloneive_lcell_comb \RegBank|Mux3~6 (
// Equation(s):
// \RegBank|Mux3~6_combout  = (\InstrMem|Mux10~0_combout  & (((\RegBank|Mux3~3_combout )))) # (!\InstrMem|Mux10~0_combout  & ((\PC|pgcount [4] & (\RegBank|Mux3~3_combout )) # (!\PC|pgcount [4] & ((\RegBank|Mux3~5_combout )))))

	.dataa(\InstrMem|Mux10~0_combout ),
	.datab(\PC|pgcount [4]),
	.datac(\RegBank|Mux3~3_combout ),
	.datad(\RegBank|Mux3~5_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux3~6 .lut_mask = 16'hF1E0;
defparam \RegBank|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N29
cycloneive_io_ibuf \WriteData[29]~input (
	.i(WriteData[29]),
	.ibar(gnd),
	.o(\WriteData[29]~input_o ));
// synopsys translate_off
defparam \WriteData[29]~input .bus_hold = "false";
defparam \WriteData[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y19_N9
dffeas \RegBank|Register[12][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][29] .is_wysiwyg = "true";
defparam \RegBank|Register[12][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N23
dffeas \RegBank|Register[8][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][29] .is_wysiwyg = "true";
defparam \RegBank|Register[8][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneive_lcell_comb \RegBank|Register~73 (
// Equation(s):
// \RegBank|Register~73_combout  = (\WriteData[29]~input_o  & (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~65_combout ))

	.dataa(\WriteData[29]~input_o ),
	.datab(\RegBank|Register[5][0]~95_combout ),
	.datac(\RegBank|Decoder0~65_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegBank|Register~73_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~73 .lut_mask = 16'h8080;
defparam \RegBank|Register~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N27
dffeas \RegBank|Register[0][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][29] .is_wysiwyg = "true";
defparam \RegBank|Register[0][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N9
dffeas \RegBank|Register[4][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][29] .is_wysiwyg = "true";
defparam \RegBank|Register[4][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cycloneive_lcell_comb \RegBank|Mux2~2 (
// Equation(s):
// \RegBank|Mux2~2_combout  = (\InstrMem|Mux8~0_combout  & (((\RegBank|Register[4][29]~q ) # (\InstrMem|Mux7~1_combout )))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[0][29]~q  & ((!\InstrMem|Mux7~1_combout ))))

	.dataa(\RegBank|Register[0][29]~q ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[4][29]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux2~2 .lut_mask = 16'hCCE2;
defparam \RegBank|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneive_lcell_comb \RegBank|Mux2~3 (
// Equation(s):
// \RegBank|Mux2~3_combout  = (\InstrMem|Mux7~1_combout  & ((\RegBank|Mux2~2_combout  & (\RegBank|Register[12][29]~q )) # (!\RegBank|Mux2~2_combout  & ((\RegBank|Register[8][29]~q ))))) # (!\InstrMem|Mux7~1_combout  & (((\RegBank|Mux2~2_combout ))))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\RegBank|Register[12][29]~q ),
	.datac(\RegBank|Register[8][29]~q ),
	.datad(\RegBank|Mux2~2_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux2~3 .lut_mask = 16'hDDA0;
defparam \RegBank|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N27
dffeas \RegBank|Register[1][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][29] .is_wysiwyg = "true";
defparam \RegBank|Register[1][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N26
cycloneive_lcell_comb \RegBank|Mux2~4 (
// Equation(s):
// \RegBank|Mux2~4_combout  = (\InstrMem|Mux7~1_combout  & ((\InstrMem|Mux8~0_combout ))) # (!\InstrMem|Mux7~1_combout  & (\RegBank|Register[1][29]~q  & !\InstrMem|Mux8~0_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[1][29]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux2~4 .lut_mask = 16'hCC30;
defparam \RegBank|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N23
dffeas \RegBank|Register[5][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][29] .is_wysiwyg = "true";
defparam \RegBank|Register[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N25
dffeas \RegBank|Register[13][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][29] .is_wysiwyg = "true";
defparam \RegBank|Register[13][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N24
cycloneive_lcell_comb \RegBank|Mux2~5 (
// Equation(s):
// \RegBank|Mux2~5_combout  = (\RegBank|Mux2~4_combout  & (((\RegBank|Register[13][29]~q ) # (!\InstrMem|Mux8~0_combout )))) # (!\RegBank|Mux2~4_combout  & (\RegBank|Register[5][29]~q  & ((\InstrMem|Mux8~0_combout ))))

	.dataa(\RegBank|Mux2~4_combout ),
	.datab(\RegBank|Register[5][29]~q ),
	.datac(\RegBank|Register[13][29]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux2~5 .lut_mask = 16'hE4AA;
defparam \RegBank|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneive_lcell_comb \RegBank|Mux2~6 (
// Equation(s):
// \RegBank|Mux2~6_combout  = (\PC|pgcount [4] & (\RegBank|Mux2~3_combout )) # (!\PC|pgcount [4] & ((\InstrMem|Mux10~0_combout  & (\RegBank|Mux2~3_combout )) # (!\InstrMem|Mux10~0_combout  & ((\RegBank|Mux2~5_combout )))))

	.dataa(\RegBank|Mux2~3_combout ),
	.datab(\PC|pgcount [4]),
	.datac(\RegBank|Mux2~5_combout ),
	.datad(\InstrMem|Mux10~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux2~6 .lut_mask = 16'hAAB8;
defparam \RegBank|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y25_N22
cycloneive_io_ibuf \WriteData[30]~input (
	.i(WriteData[30]),
	.ibar(gnd),
	.o(\WriteData[30]~input_o ));
// synopsys translate_off
defparam \WriteData[30]~input .bus_hold = "false";
defparam \WriteData[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N20
cycloneive_lcell_comb \RegBank|Register~74 (
// Equation(s):
// \RegBank|Register~74_combout  = (\WriteData[30]~input_o  & (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~65_combout ))

	.dataa(\WriteData[30]~input_o ),
	.datab(gnd),
	.datac(\RegBank|Register[5][0]~95_combout ),
	.datad(\RegBank|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RegBank|Register~74_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~74 .lut_mask = 16'hA000;
defparam \RegBank|Register~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N21
dffeas \RegBank|Register[0][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][30] .is_wysiwyg = "true";
defparam \RegBank|Register[0][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N11
dffeas \RegBank|Register[4][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][30] .is_wysiwyg = "true";
defparam \RegBank|Register[4][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cycloneive_lcell_comb \RegBank|Mux1~2 (
// Equation(s):
// \RegBank|Mux1~2_combout  = (\InstrMem|Mux8~0_combout  & (((\RegBank|Register[4][30]~q ) # (\InstrMem|Mux7~1_combout )))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[0][30]~q  & ((!\InstrMem|Mux7~1_combout ))))

	.dataa(\RegBank|Register[0][30]~q ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[4][30]~q ),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux1~2 .lut_mask = 16'hCCE2;
defparam \RegBank|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N11
dffeas \RegBank|Register[12][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][30] .is_wysiwyg = "true";
defparam \RegBank|Register[12][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneive_lcell_comb \RegBank|Register[8][30]~feeder (
// Equation(s):
// \RegBank|Register[8][30]~feeder_combout  = \WriteData[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[30]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[8][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[8][30]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[8][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N19
dffeas \RegBank|Register[8][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[8][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][30] .is_wysiwyg = "true";
defparam \RegBank|Register[8][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneive_lcell_comb \RegBank|Mux1~3 (
// Equation(s):
// \RegBank|Mux1~3_combout  = (\InstrMem|Mux7~1_combout  & ((\RegBank|Mux1~2_combout  & (\RegBank|Register[12][30]~q )) # (!\RegBank|Mux1~2_combout  & ((\RegBank|Register[8][30]~q ))))) # (!\InstrMem|Mux7~1_combout  & (\RegBank|Mux1~2_combout ))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\RegBank|Mux1~2_combout ),
	.datac(\RegBank|Register[12][30]~q ),
	.datad(\RegBank|Register[8][30]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux1~3 .lut_mask = 16'hE6C4;
defparam \RegBank|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N11
dffeas \RegBank|Register[13][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][30] .is_wysiwyg = "true";
defparam \RegBank|Register[13][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N25
dffeas \RegBank|Register[1][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][30] .is_wysiwyg = "true";
defparam \RegBank|Register[1][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneive_lcell_comb \RegBank|Mux1~4 (
// Equation(s):
// \RegBank|Mux1~4_combout  = (\InstrMem|Mux8~0_combout  & ((\InstrMem|Mux7~1_combout ))) # (!\InstrMem|Mux8~0_combout  & (\RegBank|Register[1][30]~q  & !\InstrMem|Mux7~1_combout ))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(\RegBank|Register[1][30]~q ),
	.datac(gnd),
	.datad(\InstrMem|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux1~4 .lut_mask = 16'hAA44;
defparam \RegBank|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N23
dffeas \RegBank|Register[5][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][30] .is_wysiwyg = "true";
defparam \RegBank|Register[5][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneive_lcell_comb \RegBank|Mux1~5 (
// Equation(s):
// \RegBank|Mux1~5_combout  = (\RegBank|Mux1~4_combout  & ((\RegBank|Register[13][30]~q ) # ((!\InstrMem|Mux8~0_combout )))) # (!\RegBank|Mux1~4_combout  & (((\RegBank|Register[5][30]~q  & \InstrMem|Mux8~0_combout ))))

	.dataa(\RegBank|Register[13][30]~q ),
	.datab(\RegBank|Mux1~4_combout ),
	.datac(\RegBank|Register[5][30]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux1~5 .lut_mask = 16'hB8CC;
defparam \RegBank|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneive_lcell_comb \RegBank|Mux1~6 (
// Equation(s):
// \RegBank|Mux1~6_combout  = (\InstrMem|Mux10~0_combout  & (\RegBank|Mux1~3_combout )) # (!\InstrMem|Mux10~0_combout  & ((\PC|pgcount [4] & (\RegBank|Mux1~3_combout )) # (!\PC|pgcount [4] & ((\RegBank|Mux1~5_combout )))))

	.dataa(\RegBank|Mux1~3_combout ),
	.datab(\InstrMem|Mux10~0_combout ),
	.datac(\PC|pgcount [4]),
	.datad(\RegBank|Mux1~5_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux1~6 .lut_mask = 16'hABA8;
defparam \RegBank|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N29
cycloneive_io_ibuf \WriteData[31]~input (
	.i(WriteData[31]),
	.ibar(gnd),
	.o(\WriteData[31]~input_o ));
// synopsys translate_off
defparam \WriteData[31]~input .bus_hold = "false";
defparam \WriteData[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y20_N27
dffeas \RegBank|Register[1][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[1][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[1][31] .is_wysiwyg = "true";
defparam \RegBank|Register[1][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N26
cycloneive_lcell_comb \RegBank|Mux0~4 (
// Equation(s):
// \RegBank|Mux0~4_combout  = (\InstrMem|Mux7~1_combout  & ((\InstrMem|Mux8~0_combout ))) # (!\InstrMem|Mux7~1_combout  & (\RegBank|Register[1][31]~q  & !\InstrMem|Mux8~0_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[1][31]~q ),
	.datad(\InstrMem|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux0~4 .lut_mask = 16'hCC30;
defparam \RegBank|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N11
dffeas \RegBank|Register[13][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[13][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[13][31] .is_wysiwyg = "true";
defparam \RegBank|Register[13][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneive_lcell_comb \RegBank|Register[5][31]~feeder (
// Equation(s):
// \RegBank|Register[5][31]~feeder_combout  = \WriteData[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[31]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[5][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[5][31]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[5][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N25
dffeas \RegBank|Register[5][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[5][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[5][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[5][31] .is_wysiwyg = "true";
defparam \RegBank|Register[5][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneive_lcell_comb \RegBank|Mux0~5 (
// Equation(s):
// \RegBank|Mux0~5_combout  = (\RegBank|Mux0~4_combout  & (((\RegBank|Register[13][31]~q )) # (!\InstrMem|Mux8~0_combout ))) # (!\RegBank|Mux0~4_combout  & (\InstrMem|Mux8~0_combout  & ((\RegBank|Register[5][31]~q ))))

	.dataa(\RegBank|Mux0~4_combout ),
	.datab(\InstrMem|Mux8~0_combout ),
	.datac(\RegBank|Register[13][31]~q ),
	.datad(\RegBank|Register[5][31]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux0~5 .lut_mask = 16'hE6A2;
defparam \RegBank|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N27
dffeas \RegBank|Register[4][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[4][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[4][31] .is_wysiwyg = "true";
defparam \RegBank|Register[4][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N22
cycloneive_lcell_comb \RegBank|Register~75 (
// Equation(s):
// \RegBank|Register~75_combout  = (\WriteData[31]~input_o  & (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~65_combout ))

	.dataa(\WriteData[31]~input_o ),
	.datab(gnd),
	.datac(\RegBank|Register[5][0]~95_combout ),
	.datad(\RegBank|Decoder0~65_combout ),
	.cin(gnd),
	.combout(\RegBank|Register~75_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register~75 .lut_mask = 16'hA000;
defparam \RegBank|Register~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N23
dffeas \RegBank|Register[0][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[0][31] .is_wysiwyg = "true";
defparam \RegBank|Register[0][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cycloneive_lcell_comb \RegBank|Mux0~2 (
// Equation(s):
// \RegBank|Mux0~2_combout  = (\InstrMem|Mux8~0_combout  & ((\InstrMem|Mux7~1_combout ) # ((\RegBank|Register[4][31]~q )))) # (!\InstrMem|Mux8~0_combout  & (!\InstrMem|Mux7~1_combout  & ((\RegBank|Register[0][31]~q ))))

	.dataa(\InstrMem|Mux8~0_combout ),
	.datab(\InstrMem|Mux7~1_combout ),
	.datac(\RegBank|Register[4][31]~q ),
	.datad(\RegBank|Register[0][31]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux0~2 .lut_mask = 16'hB9A8;
defparam \RegBank|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N29
dffeas \RegBank|Register[8][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[8][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[8][31] .is_wysiwyg = "true";
defparam \RegBank|Register[8][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N5
dffeas \RegBank|Register[12][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[12][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[12][31] .is_wysiwyg = "true";
defparam \RegBank|Register[12][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneive_lcell_comb \RegBank|Mux0~3 (
// Equation(s):
// \RegBank|Mux0~3_combout  = (\InstrMem|Mux7~1_combout  & ((\RegBank|Mux0~2_combout  & ((\RegBank|Register[12][31]~q ))) # (!\RegBank|Mux0~2_combout  & (\RegBank|Register[8][31]~q )))) # (!\InstrMem|Mux7~1_combout  & (\RegBank|Mux0~2_combout ))

	.dataa(\InstrMem|Mux7~1_combout ),
	.datab(\RegBank|Mux0~2_combout ),
	.datac(\RegBank|Register[8][31]~q ),
	.datad(\RegBank|Register[12][31]~q ),
	.cin(gnd),
	.combout(\RegBank|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux0~3 .lut_mask = 16'hEC64;
defparam \RegBank|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cycloneive_lcell_comb \RegBank|Mux0~6 (
// Equation(s):
// \RegBank|Mux0~6_combout  = (\PC|pgcount [4] & (((\RegBank|Mux0~3_combout )))) # (!\PC|pgcount [4] & ((\InstrMem|Mux10~0_combout  & ((\RegBank|Mux0~3_combout ))) # (!\InstrMem|Mux10~0_combout  & (\RegBank|Mux0~5_combout ))))

	.dataa(\PC|pgcount [4]),
	.datab(\InstrMem|Mux10~0_combout ),
	.datac(\RegBank|Mux0~5_combout ),
	.datad(\RegBank|Mux0~3_combout ),
	.cin(gnd),
	.combout(\RegBank|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Mux0~6 .lut_mask = 16'hFE10;
defparam \RegBank|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \UC|Selector1~5 (
// Equation(s):
// \UC|Selector1~5_combout  = (!\InstrMem|Mux5~0_combout  & ((\PC|pgcount [4] & (\InstrMem|Mux1~0_combout )) # (!\PC|pgcount [4] & ((\PC|pgcount [3])))))

	.dataa(\PC|pgcount [4]),
	.datab(\InstrMem|Mux1~0_combout ),
	.datac(\PC|pgcount [3]),
	.datad(\InstrMem|Mux5~0_combout ),
	.cin(gnd),
	.combout(\UC|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \UC|Selector1~5 .lut_mask = 16'h00D8;
defparam \UC|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \UC|Selector1~6 (
// Equation(s):
// \UC|Selector1~6_combout  = (\PC|pgcount [4] & (\InstrMem|Mux1~0_combout  & ((\InstrMem|Mux5~0_combout )))) # (!\PC|pgcount [4] & (((\PC|pgcount [3]))))

	.dataa(\PC|pgcount [4]),
	.datab(\InstrMem|Mux1~0_combout ),
	.datac(\PC|pgcount [3]),
	.datad(\InstrMem|Mux5~0_combout ),
	.cin(gnd),
	.combout(\UC|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \UC|Selector1~6 .lut_mask = 16'hD850;
defparam \UC|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \UC|Selector1~4 (
// Equation(s):
// \UC|Selector1~4_combout  = (\UC|Selector1~6_combout  & (\InstrMem|Mux3~1_combout  & ((\UC|Selector1~5_combout ) # (!\InstrMem|Mux4~0_combout )))) # (!\UC|Selector1~6_combout  & (!\UC|Selector1~5_combout  & (\InstrMem|Mux4~0_combout  & 
// !\InstrMem|Mux3~1_combout )))

	.dataa(\UC|Selector1~5_combout ),
	.datab(\UC|Selector1~6_combout ),
	.datac(\InstrMem|Mux4~0_combout ),
	.datad(\InstrMem|Mux3~1_combout ),
	.cin(gnd),
	.combout(\UC|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \UC|Selector1~4 .lut_mask = 16'h8C10;
defparam \UC|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N2
cycloneive_lcell_comb \RegBank|Decoder0~44 (
// Equation(s):
// \RegBank|Decoder0~44_combout  = (!\PC|pgcount [1] & !\PC|pgcount [3])

	.dataa(\PC|pgcount [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|pgcount [3]),
	.cin(gnd),
	.combout(\RegBank|Decoder0~44_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Decoder0~44 .lut_mask = 16'h0055;
defparam \RegBank|Decoder0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N12
cycloneive_lcell_comb \RegBank|Decoder0~63 (
// Equation(s):
// \RegBank|Decoder0~63_combout  = (!\PC|pgcount [4] & (!\PC|pgcount [0] & (!\PC|pgcount [2] & \RegBank|Decoder0~44_combout )))

	.dataa(\PC|pgcount [4]),
	.datab(\PC|pgcount [0]),
	.datac(\PC|pgcount [2]),
	.datad(\RegBank|Decoder0~44_combout ),
	.cin(gnd),
	.combout(\RegBank|Decoder0~63_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Decoder0~63 .lut_mask = 16'h0100;
defparam \RegBank|Decoder0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneive_lcell_comb \RegBank|Register[3][31]~92 (
// Equation(s):
// \RegBank|Register[3][31]~92_combout  = (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~63_combout )

	.dataa(gnd),
	.datab(\RegBank|Register[5][0]~95_combout ),
	.datac(gnd),
	.datad(\RegBank|Decoder0~63_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[3][31]~92_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[3][31]~92 .lut_mask = 16'hCC00;
defparam \RegBank|Register[3][31]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N21
dffeas \RegBank|Register[3][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][0] .is_wysiwyg = "true";
defparam \RegBank|Register[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N6
cycloneive_lcell_comb \RegBank|Decoder0~26 (
// Equation(s):
// \RegBank|Decoder0~26_combout  = (!\PC|pgcount [1] & \PC|pgcount [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|pgcount [1]),
	.datad(\PC|pgcount [3]),
	.cin(gnd),
	.combout(\RegBank|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Decoder0~26 .lut_mask = 16'h0F00;
defparam \RegBank|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N16
cycloneive_lcell_comb \RegBank|Decoder0~61 (
// Equation(s):
// \RegBank|Decoder0~61_combout  = (!\PC|pgcount [2] & (\PC|pgcount [0] & (!\PC|pgcount [4] & \RegBank|Decoder0~26_combout )))

	.dataa(\PC|pgcount [2]),
	.datab(\PC|pgcount [0]),
	.datac(\PC|pgcount [4]),
	.datad(\RegBank|Decoder0~26_combout ),
	.cin(gnd),
	.combout(\RegBank|Decoder0~61_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Decoder0~61 .lut_mask = 16'h0400;
defparam \RegBank|Decoder0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N18
cycloneive_lcell_comb \RegBank|Register[7][31]~91 (
// Equation(s):
// \RegBank|Register[7][31]~91_combout  = (\RegBank|Decoder0~61_combout  & \RegBank|Register[5][0]~95_combout )

	.dataa(\RegBank|Decoder0~61_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegBank|Register[5][0]~95_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[7][31]~91_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[7][31]~91 .lut_mask = 16'hAA00;
defparam \RegBank|Register[7][31]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N3
dffeas \RegBank|Register[7][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][0] .is_wysiwyg = "true";
defparam \RegBank|Register[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N20
cycloneive_lcell_comb \MUXULA|out[0]~10 (
// Equation(s):
// \MUXULA|out[0]~10_combout  = (\InstrMem|Mux14~1_combout  & (\InstrMem|Mux13~1_combout )) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\RegBank|Register[7][0]~q ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[3][0]~q ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[3][0]~q ),
	.datad(\RegBank|Register[7][0]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[0]~10 .lut_mask = 16'hDC98;
defparam \MUXULA|out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N8
cycloneive_lcell_comb \MUXULA|out[0]~11 (
// Equation(s):
// \MUXULA|out[0]~11_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[0]~10_combout  & (\RegBank|Register[5][0]~q )) # (!\MUXULA|out[0]~10_combout  & ((\RegBank|Register[1][0]~q ))))) # (!\InstrMem|Mux14~1_combout  & (((\MUXULA|out[0]~10_combout ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\RegBank|Register[5][0]~q ),
	.datac(\RegBank|Register[1][0]~q ),
	.datad(\MUXULA|out[0]~10_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[0]~11 .lut_mask = 16'hDDA0;
defparam \MUXULA|out[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \RegBank|Register[6][31]~16 (
// Equation(s):
// \RegBank|Register[6][31]~16_combout  = (!\PC|pgcount [3] & !\PC|pgcount [2])

	.dataa(gnd),
	.datab(\PC|pgcount [3]),
	.datac(gnd),
	.datad(\PC|pgcount [2]),
	.cin(gnd),
	.combout(\RegBank|Register[6][31]~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[6][31]~16 .lut_mask = 16'h0033;
defparam \RegBank|Register[6][31]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \RegBank|Register[6][31]~98 (
// Equation(s):
// \RegBank|Register[6][31]~98_combout  = (\PC|pgcount [1] & (\PC|pgcount [0] & (\RegBank|Register[6][31]~16_combout  & !\PC|pgcount [4])))

	.dataa(\PC|pgcount [1]),
	.datab(\PC|pgcount [0]),
	.datac(\RegBank|Register[6][31]~16_combout ),
	.datad(\PC|pgcount [4]),
	.cin(gnd),
	.combout(\RegBank|Register[6][31]~98_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[6][31]~98 .lut_mask = 16'h0080;
defparam \RegBank|Register[6][31]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N29
dffeas \RegBank|Register[6][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][0] .is_wysiwyg = "true";
defparam \RegBank|Register[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N10
cycloneive_lcell_comb \RegBank|Register[2][31]~33 (
// Equation(s):
// \RegBank|Register[2][31]~33_combout  = (\PC|pgcount [3] & !\PC|pgcount [4])

	.dataa(\PC|pgcount [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|pgcount [4]),
	.cin(gnd),
	.combout(\RegBank|Register[2][31]~33_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[2][31]~33 .lut_mask = 16'h00AA;
defparam \RegBank|Register[2][31]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N18
cycloneive_lcell_comb \RegBank|Register[2][31]~99 (
// Equation(s):
// \RegBank|Register[2][31]~99_combout  = (!\PC|pgcount [1] & (\PC|pgcount [0] & (\PC|pgcount [2] & \RegBank|Register[2][31]~33_combout )))

	.dataa(\PC|pgcount [1]),
	.datab(\PC|pgcount [0]),
	.datac(\PC|pgcount [2]),
	.datad(\RegBank|Register[2][31]~33_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[2][31]~99_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[2][31]~99 .lut_mask = 16'h4000;
defparam \RegBank|Register[2][31]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N19
dffeas \RegBank|Register[2][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][0] .is_wysiwyg = "true";
defparam \RegBank|Register[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N18
cycloneive_lcell_comb \MUXULA|out[0]~12 (
// Equation(s):
// \MUXULA|out[0]~12_combout  = (\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout ) # ((\RegBank|Register[0][0]~q )))) # (!\InstrMem|Mux14~1_combout  & (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[2][0]~q )))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[2][0]~q ),
	.datad(\RegBank|Register[0][0]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[0]~12 .lut_mask = 16'hBA98;
defparam \MUXULA|out[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N28
cycloneive_lcell_comb \MUXULA|out[0]~13 (
// Equation(s):
// \MUXULA|out[0]~13_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[0]~12_combout  & (\RegBank|Register[4][0]~q )) # (!\MUXULA|out[0]~12_combout  & ((\RegBank|Register[6][0]~q ))))) # (!\InstrMem|Mux13~1_combout  & (((\MUXULA|out[0]~12_combout ))))

	.dataa(\RegBank|Register[4][0]~q ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[6][0]~q ),
	.datad(\MUXULA|out[0]~12_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[0]~13 .lut_mask = 16'hBBC0;
defparam \MUXULA|out[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N22
cycloneive_lcell_comb \MUXULA|out[0]~14 (
// Equation(s):
// \MUXULA|out[0]~14_combout  = (\InstrMem|Mux12~2_combout  & (((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\MUXULA|out[0]~11_combout )) # (!\InstrMem|Mux15~1_combout  & ((\MUXULA|out[0]~13_combout )))))

	.dataa(\MUXULA|out[0]~11_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\MUXULA|out[0]~13_combout ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[0]~14 .lut_mask = 16'hEE30;
defparam \MUXULA|out[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \RegBank|Decoder0~55 (
// Equation(s):
// \RegBank|Decoder0~55_combout  = (\InstrMem|Mux17~0_combout  & (!\InstrMem|Mux18~0_combout  & (\InstrMem|Mux20~0_combout  & !\InstrMem|Mux19~0_combout )))

	.dataa(\InstrMem|Mux17~0_combout ),
	.datab(\InstrMem|Mux18~0_combout ),
	.datac(\InstrMem|Mux20~0_combout ),
	.datad(\InstrMem|Mux19~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Decoder0~55_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Decoder0~55 .lut_mask = 16'h0020;
defparam \RegBank|Decoder0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \RegBank|Decoder0~56 (
// Equation(s):
// \RegBank|Decoder0~56_combout  = (!\InstrMem|Mux14~0_combout  & (\InstrMem|Mux12~2_combout  & (!\InstrMem|Mux15~1_combout  & !\InstrMem|Mux13~0_combout )))

	.dataa(\InstrMem|Mux14~0_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\InstrMem|Mux15~1_combout ),
	.datad(\InstrMem|Mux13~0_combout ),
	.cin(gnd),
	.combout(\RegBank|Decoder0~56_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Decoder0~56 .lut_mask = 16'h0004;
defparam \RegBank|Decoder0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \RegBank|Decoder0~57 (
// Equation(s):
// \RegBank|Decoder0~57_combout  = (!\PC|pgcount [4] & ((\UC|Selector0~2_combout  & (\RegBank|Decoder0~55_combout )) # (!\UC|Selector0~2_combout  & ((\RegBank|Decoder0~56_combout )))))

	.dataa(\UC|Selector0~2_combout ),
	.datab(\PC|pgcount [4]),
	.datac(\RegBank|Decoder0~55_combout ),
	.datad(\RegBank|Decoder0~56_combout ),
	.cin(gnd),
	.combout(\RegBank|Decoder0~57_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Decoder0~57 .lut_mask = 16'h3120;
defparam \RegBank|Decoder0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \RegBank|Register[10][31]~90 (
// Equation(s):
// \RegBank|Register[10][31]~90_combout  = (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~57_combout )

	.dataa(gnd),
	.datab(\RegBank|Register[5][0]~95_combout ),
	.datac(gnd),
	.datad(\RegBank|Decoder0~57_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[10][31]~90_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[10][31]~90 .lut_mask = 16'hCC00;
defparam \RegBank|Register[10][31]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N1
dffeas \RegBank|Register[10][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][0] .is_wysiwyg = "true";
defparam \RegBank|Register[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneive_lcell_comb \MUXULA|out[0]~8 (
// Equation(s):
// \MUXULA|out[0]~8_combout  = (\InstrMem|Mux13~1_combout  & (\InstrMem|Mux14~1_combout )) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & ((\RegBank|Register[8][0]~q ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[10][0]~q ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[10][0]~q ),
	.datad(\RegBank|Register[8][0]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[0]~8 .lut_mask = 16'hDC98;
defparam \MUXULA|out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \RegBank|Decoder0~17 (
// Equation(s):
// \RegBank|Decoder0~17_combout  = (!\PC|pgcount [3] & \PC|pgcount [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|pgcount [3]),
	.datad(\PC|pgcount [1]),
	.cin(gnd),
	.combout(\RegBank|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Decoder0~17 .lut_mask = 16'h0F00;
defparam \RegBank|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \RegBank|Decoder0~60 (
// Equation(s):
// \RegBank|Decoder0~60_combout  = (!\PC|pgcount [0] & (\PC|pgcount [2] & (!\PC|pgcount [4] & \RegBank|Decoder0~17_combout )))

	.dataa(\PC|pgcount [0]),
	.datab(\PC|pgcount [2]),
	.datac(\PC|pgcount [4]),
	.datad(\RegBank|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\RegBank|Decoder0~60_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Decoder0~60 .lut_mask = 16'h0400;
defparam \RegBank|Decoder0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \RegBank|Register[14][31]~89 (
// Equation(s):
// \RegBank|Register[14][31]~89_combout  = (\RegBank|Decoder0~60_combout  & \RegBank|Register[5][0]~95_combout )

	.dataa(gnd),
	.datab(\RegBank|Decoder0~60_combout ),
	.datac(gnd),
	.datad(\RegBank|Register[5][0]~95_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[14][31]~89_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[14][31]~89 .lut_mask = 16'hCC00;
defparam \RegBank|Register[14][31]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N31
dffeas \RegBank|Register[14][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][0] .is_wysiwyg = "true";
defparam \RegBank|Register[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneive_lcell_comb \MUXULA|out[0]~9 (
// Equation(s):
// \MUXULA|out[0]~9_combout  = (\MUXULA|out[0]~8_combout  & ((\RegBank|Register[12][0]~q ) # ((!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[0]~8_combout  & (((\RegBank|Register[14][0]~q  & \InstrMem|Mux13~1_combout ))))

	.dataa(\MUXULA|out[0]~8_combout ),
	.datab(\RegBank|Register[12][0]~q ),
	.datac(\RegBank|Register[14][0]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[0]~9 .lut_mask = 16'hD8AA;
defparam \MUXULA|out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneive_lcell_comb \RegBank|Decoder0~58 (
// Equation(s):
// \RegBank|Decoder0~58_combout  = (\MuxBR|out[0]~3_combout  & (!\MuxBR|out[2]~1_combout  & (!\MuxBR|out[1]~0_combout  & \MuxBR|out[3]~2_combout )))

	.dataa(\MuxBR|out[0]~3_combout ),
	.datab(\MuxBR|out[2]~1_combout ),
	.datac(\MuxBR|out[1]~0_combout ),
	.datad(\MuxBR|out[3]~2_combout ),
	.cin(gnd),
	.combout(\RegBank|Decoder0~58_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Decoder0~58 .lut_mask = 16'h0200;
defparam \RegBank|Decoder0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N14
cycloneive_lcell_comb \RegBank|Register[11][31]~94 (
// Equation(s):
// \RegBank|Register[11][31]~94_combout  = (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~58_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegBank|Register[5][0]~95_combout ),
	.datad(\RegBank|Decoder0~58_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[11][31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[11][31]~94 .lut_mask = 16'hF000;
defparam \RegBank|Register[11][31]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N15
dffeas \RegBank|Register[11][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][0] .is_wysiwyg = "true";
defparam \RegBank|Register[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneive_lcell_comb \RegBank|Decoder0~54 (
// Equation(s):
// \RegBank|Decoder0~54_combout  = (\MuxBR|out[0]~3_combout  & (\MuxBR|out[2]~1_combout  & (!\MuxBR|out[1]~0_combout  & \MuxBR|out[3]~2_combout )))

	.dataa(\MuxBR|out[0]~3_combout ),
	.datab(\MuxBR|out[2]~1_combout ),
	.datac(\MuxBR|out[1]~0_combout ),
	.datad(\MuxBR|out[3]~2_combout ),
	.cin(gnd),
	.combout(\RegBank|Decoder0~54_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Decoder0~54 .lut_mask = 16'h0800;
defparam \RegBank|Decoder0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneive_lcell_comb \RegBank|Register[15][31]~93 (
// Equation(s):
// \RegBank|Register[15][31]~93_combout  = (\RegBank|Register[5][0]~95_combout  & \RegBank|Decoder0~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegBank|Register[5][0]~95_combout ),
	.datad(\RegBank|Decoder0~54_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[15][31]~93_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[15][31]~93 .lut_mask = 16'hF000;
defparam \RegBank|Register[15][31]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N29
dffeas \RegBank|Register[15][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][0] .is_wysiwyg = "true";
defparam \RegBank|Register[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N14
cycloneive_lcell_comb \MUXULA|out[0]~15 (
// Equation(s):
// \MUXULA|out[0]~15_combout  = (\InstrMem|Mux14~1_combout  & (\InstrMem|Mux13~1_combout )) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\RegBank|Register[15][0]~q ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[11][0]~q ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[11][0]~q ),
	.datad(\RegBank|Register[15][0]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[0]~15 .lut_mask = 16'hDC98;
defparam \MUXULA|out[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cycloneive_lcell_comb \MUXULA|out[0]~16 (
// Equation(s):
// \MUXULA|out[0]~16_combout  = (\MUXULA|out[0]~15_combout  & ((\RegBank|Register[13][0]~q ) # (!\InstrMem|Mux14~1_combout )))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[13][0]~q ),
	.datad(\MUXULA|out[0]~15_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[0]~16 .lut_mask = 16'hF500;
defparam \MUXULA|out[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N24
cycloneive_lcell_comb \MUXULA|out[0]~17 (
// Equation(s):
// \MUXULA|out[0]~17_combout  = (\MUXULA|out[0]~14_combout  & (((\MUXULA|out[0]~16_combout )) # (!\InstrMem|Mux12~2_combout ))) # (!\MUXULA|out[0]~14_combout  & (\InstrMem|Mux12~2_combout  & (\MUXULA|out[0]~9_combout )))

	.dataa(\MUXULA|out[0]~14_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\MUXULA|out[0]~9_combout ),
	.datad(\MUXULA|out[0]~16_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[0]~17 .lut_mask = 16'hEA62;
defparam \MUXULA|out[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \RegBank|Register[16][31]~96 (
// Equation(s):
// \RegBank|Register[16][31]~96_combout  = (!\PC|pgcount [4] & (!\UC|Selector9~0_combout  & (\InstrMem|Mux11~0_combout  & !\UC|Selector0~2_combout )))

	.dataa(\PC|pgcount [4]),
	.datab(\UC|Selector9~0_combout ),
	.datac(\InstrMem|Mux11~0_combout ),
	.datad(\UC|Selector0~2_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[16][31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[16][31]~96 .lut_mask = 16'h0010;
defparam \RegBank|Register[16][31]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneive_lcell_comb \RegBank|Register[28][31]~85 (
// Equation(s):
// \RegBank|Register[28][31]~85_combout  = (\RegBank|Register[16][31]~96_combout  & \RegBank|Decoder0~50_combout )

	.dataa(\RegBank|Register[16][31]~96_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegBank|Decoder0~50_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[28][31]~85_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[28][31]~85 .lut_mask = 16'hAA00;
defparam \RegBank|Register[28][31]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N13
dffeas \RegBank|Register[28][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][0] .is_wysiwyg = "true";
defparam \RegBank|Register[28][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N26
cycloneive_lcell_comb \RegBank|Register[20][31]~87 (
// Equation(s):
// \RegBank|Register[20][31]~87_combout  = (\RegBank|Decoder0~59_combout  & \RegBank|Register[16][31]~96_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegBank|Decoder0~59_combout ),
	.datad(\RegBank|Register[16][31]~96_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[20][31]~87_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[20][31]~87 .lut_mask = 16'hF000;
defparam \RegBank|Register[20][31]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N11
dffeas \RegBank|Register[20][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][0] .is_wysiwyg = "true";
defparam \RegBank|Register[20][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneive_lcell_comb \RegBank|Register[21][31]~86 (
// Equation(s):
// \RegBank|Register[21][31]~86_combout  = (\RegBank|Decoder0~51_combout  & \RegBank|Register[16][31]~96_combout )

	.dataa(\RegBank|Decoder0~51_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegBank|Register[16][31]~96_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[21][31]~86_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[21][31]~86 .lut_mask = 16'hAA00;
defparam \RegBank|Register[21][31]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N13
dffeas \RegBank|Register[21][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][0] .is_wysiwyg = "true";
defparam \RegBank|Register[21][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N10
cycloneive_lcell_comb \MUXULA|out[0]~5 (
// Equation(s):
// \MUXULA|out[0]~5_combout  = (\InstrMem|Mux12~2_combout  & (\InstrMem|Mux15~1_combout )) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[21][0]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[20][0]~q ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[20][0]~q ),
	.datad(\RegBank|Register[21][0]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[0]~5 .lut_mask = 16'hDC98;
defparam \MUXULA|out[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cycloneive_lcell_comb \RegBank|Register[29][31]~88 (
// Equation(s):
// \RegBank|Register[29][31]~88_combout  = (\RegBank|Register[16][31]~96_combout  & \RegBank|Decoder0~53_combout )

	.dataa(\RegBank|Register[16][31]~96_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegBank|Decoder0~53_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[29][31]~88_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[29][31]~88 .lut_mask = 16'hAA00;
defparam \RegBank|Register[29][31]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N23
dffeas \RegBank|Register[29][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][0] .is_wysiwyg = "true";
defparam \RegBank|Register[29][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N22
cycloneive_lcell_comb \MUXULA|out[0]~6 (
// Equation(s):
// \MUXULA|out[0]~6_combout  = (\MUXULA|out[0]~5_combout  & (((\RegBank|Register[29][0]~q ) # (!\InstrMem|Mux12~2_combout )))) # (!\MUXULA|out[0]~5_combout  & (\RegBank|Register[28][0]~q  & ((\InstrMem|Mux12~2_combout ))))

	.dataa(\RegBank|Register[28][0]~q ),
	.datab(\MUXULA|out[0]~5_combout ),
	.datac(\RegBank|Register[29][0]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[0]~6 .lut_mask = 16'hE2CC;
defparam \MUXULA|out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \RegBank|Register[26][31]~83 (
// Equation(s):
// \RegBank|Register[26][31]~83_combout  = (\RegBank|Register[16][31]~96_combout  & \RegBank|Decoder0~57_combout )

	.dataa(gnd),
	.datab(\RegBank|Register[16][31]~96_combout ),
	.datac(gnd),
	.datad(\RegBank|Decoder0~57_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[26][31]~83_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[26][31]~83 .lut_mask = 16'hCC00;
defparam \RegBank|Register[26][31]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N21
dffeas \RegBank|Register[26][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][0] .is_wysiwyg = "true";
defparam \RegBank|Register[26][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneive_lcell_comb \MUXULA|out[0]~2 (
// Equation(s):
// \MUXULA|out[0]~2_combout  = (\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout ) # (\RegBank|Register[26][0]~q )))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[26][0]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[0]~2 .lut_mask = 16'hFA00;
defparam \MUXULA|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneive_lcell_comb \RegBank|Register[27][31]~84 (
// Equation(s):
// \RegBank|Register[27][31]~84_combout  = (\RegBank|Register[16][31]~96_combout  & \RegBank|Decoder0~58_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegBank|Register[16][31]~96_combout ),
	.datad(\RegBank|Decoder0~58_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[27][31]~84_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[27][31]~84 .lut_mask = 16'hF000;
defparam \RegBank|Register[27][31]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N3
dffeas \RegBank|Register[27][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][0] .is_wysiwyg = "true";
defparam \RegBank|Register[27][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N8
cycloneive_lcell_comb \RegBank|Register[19][31]~82 (
// Equation(s):
// \RegBank|Register[19][31]~82_combout  = (\RegBank|Decoder0~63_combout  & \RegBank|Register[16][31]~96_combout )

	.dataa(gnd),
	.datab(\RegBank|Decoder0~63_combout ),
	.datac(gnd),
	.datad(\RegBank|Register[16][31]~96_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[19][31]~82_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[19][31]~82 .lut_mask = 16'hCC00;
defparam \RegBank|Register[19][31]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N17
dffeas \RegBank|Register[19][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][0] .is_wysiwyg = "true";
defparam \RegBank|Register[19][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N2
cycloneive_lcell_comb \MUXULA|out[0]~3 (
// Equation(s):
// \MUXULA|out[0]~3_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[0]~2_combout  & (\RegBank|Register[27][0]~q )) # (!\MUXULA|out[0]~2_combout  & ((\RegBank|Register[19][0]~q ))))) # (!\InstrMem|Mux15~1_combout  & (\MUXULA|out[0]~2_combout ))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\MUXULA|out[0]~2_combout ),
	.datac(\RegBank|Register[27][0]~q ),
	.datad(\RegBank|Register[19][0]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[0]~3 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneive_lcell_comb \RegBank|Decoder0~62 (
// Equation(s):
// \RegBank|Decoder0~62_combout  = (\PC|pgcount [0] & (!\PC|pgcount [2] & (!\PC|pgcount [4] & \RegBank|Decoder0~17_combout )))

	.dataa(\PC|pgcount [0]),
	.datab(\PC|pgcount [2]),
	.datac(\PC|pgcount [4]),
	.datad(\RegBank|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\RegBank|Decoder0~62_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Decoder0~62 .lut_mask = 16'h0200;
defparam \RegBank|Decoder0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N14
cycloneive_lcell_comb \RegBank|Register[22][31]~80 (
// Equation(s):
// \RegBank|Register[22][31]~80_combout  = (\RegBank|Decoder0~62_combout  & \RegBank|Register[16][31]~96_combout )

	.dataa(gnd),
	.datab(\RegBank|Decoder0~62_combout ),
	.datac(gnd),
	.datad(\RegBank|Register[16][31]~96_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[22][31]~80_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[22][31]~80 .lut_mask = 16'hCC00;
defparam \RegBank|Register[22][31]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N25
dffeas \RegBank|Register[22][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][0] .is_wysiwyg = "true";
defparam \RegBank|Register[22][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N24
cycloneive_lcell_comb \RegBank|Register[23][31]~79 (
// Equation(s):
// \RegBank|Register[23][31]~79_combout  = (\RegBank|Decoder0~61_combout  & \RegBank|Register[16][31]~96_combout )

	.dataa(\RegBank|Decoder0~61_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegBank|Register[16][31]~96_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[23][31]~79_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[23][31]~79 .lut_mask = 16'hAA00;
defparam \RegBank|Register[23][31]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N21
dffeas \RegBank|Register[23][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][0] .is_wysiwyg = "true";
defparam \RegBank|Register[23][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneive_lcell_comb \MUXULA|out[0]~0 (
// Equation(s):
// \MUXULA|out[0]~0_combout  = (\InstrMem|Mux12~2_combout  & (\InstrMem|Mux15~1_combout )) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[23][0]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[22][0]~q ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[22][0]~q ),
	.datad(\RegBank|Register[23][0]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[0]~0 .lut_mask = 16'hDC98;
defparam \MUXULA|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
cycloneive_lcell_comb \RegBank|Register[31][31]~81 (
// Equation(s):
// \RegBank|Register[31][31]~81_combout  = (\RegBank|Register[16][31]~96_combout  & \RegBank|Decoder0~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegBank|Register[16][31]~96_combout ),
	.datad(\RegBank|Decoder0~54_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[31][31]~81_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[31][31]~81 .lut_mask = 16'hF000;
defparam \RegBank|Register[31][31]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N29
dffeas \RegBank|Register[31][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][0] .is_wysiwyg = "true";
defparam \RegBank|Register[31][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneive_lcell_comb \RegBank|Register[30][31]~78 (
// Equation(s):
// \RegBank|Register[30][31]~78_combout  = (\RegBank|Decoder0~60_combout  & \RegBank|Register[16][31]~96_combout )

	.dataa(\RegBank|Decoder0~60_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegBank|Register[16][31]~96_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[30][31]~78_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[30][31]~78 .lut_mask = 16'hAA00;
defparam \RegBank|Register[30][31]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N21
dffeas \RegBank|Register[30][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][0] .is_wysiwyg = "true";
defparam \RegBank|Register[30][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N28
cycloneive_lcell_comb \MUXULA|out[0]~1 (
// Equation(s):
// \MUXULA|out[0]~1_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[0]~0_combout  & (\RegBank|Register[31][0]~q )) # (!\MUXULA|out[0]~0_combout  & ((\RegBank|Register[30][0]~q ))))) # (!\InstrMem|Mux12~2_combout  & (\MUXULA|out[0]~0_combout ))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\MUXULA|out[0]~0_combout ),
	.datac(\RegBank|Register[31][0]~q ),
	.datad(\RegBank|Register[30][0]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[0]~1 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N10
cycloneive_lcell_comb \MUXULA|out[0]~4 (
// Equation(s):
// \MUXULA|out[0]~4_combout  = (\InstrMem|Mux14~1_combout  & (((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\MUXULA|out[0]~1_combout ))) # (!\InstrMem|Mux13~1_combout  & (\MUXULA|out[0]~3_combout ))))

	.dataa(\MUXULA|out[0]~3_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\InstrMem|Mux13~1_combout ),
	.datad(\MUXULA|out[0]~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[0]~4 .lut_mask = 16'hF2C2;
defparam \MUXULA|out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneive_lcell_comb \RegBank|Register[16][31]~77 (
// Equation(s):
// \RegBank|Register[16][31]~77_combout  = (\RegBank|Decoder0~65_combout  & \RegBank|Register[16][31]~96_combout )

	.dataa(gnd),
	.datab(\RegBank|Decoder0~65_combout ),
	.datac(gnd),
	.datad(\RegBank|Register[16][31]~96_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[16][31]~77_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[16][31]~77 .lut_mask = 16'hCC00;
defparam \RegBank|Register[16][31]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N19
dffeas \RegBank|Register[16][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][0] .is_wysiwyg = "true";
defparam \RegBank|Register[16][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N14
cycloneive_lcell_comb \RegBank|Register[17][31]~76 (
// Equation(s):
// \RegBank|Register[17][31]~76_combout  = (\RegBank|Register[16][31]~96_combout  & \RegBank|Decoder0~52_combout )

	.dataa(\RegBank|Register[16][31]~96_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegBank|Decoder0~52_combout ),
	.cin(gnd),
	.combout(\RegBank|Register[17][31]~76_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[17][31]~76 .lut_mask = 16'hAA00;
defparam \RegBank|Register[17][31]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N5
dffeas \RegBank|Register[17][0] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][0] .is_wysiwyg = "true";
defparam \RegBank|Register[17][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneive_lcell_comb \MUXULA|out[0]~650 (
// Equation(s):
// \MUXULA|out[0]~650_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[17][0]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[16][0]~q ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[16][0]~q ),
	.datad(\RegBank|Register[17][0]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[0]~650_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[0]~650 .lut_mask = 16'h5410;
defparam \MUXULA|out[0]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N4
cycloneive_lcell_comb \MUXULA|out[0]~7 (
// Equation(s):
// \MUXULA|out[0]~7_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[0]~4_combout  & (\MUXULA|out[0]~6_combout )) # (!\MUXULA|out[0]~4_combout  & ((\MUXULA|out[0]~650_combout ))))) # (!\InstrMem|Mux14~1_combout  & (((\MUXULA|out[0]~4_combout ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\MUXULA|out[0]~6_combout ),
	.datac(\MUXULA|out[0]~4_combout ),
	.datad(\MUXULA|out[0]~650_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[0]~7 .lut_mask = 16'hDAD0;
defparam \MUXULA|out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N18
cycloneive_lcell_comb \MUXULA|out[0]~18 (
// Equation(s):
// \MUXULA|out[0]~18_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & ((\MUXULA|out[0]~7_combout ))) # (!\InstrMem|Mux11~1_combout  & (\MUXULA|out[0]~17_combout ))))

	.dataa(\UC|Selector1~4_combout ),
	.datab(\MUXULA|out[0]~17_combout ),
	.datac(\MUXULA|out[0]~7_combout ),
	.datad(\InstrMem|Mux11~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[0]~18 .lut_mask = 16'h5044;
defparam \MUXULA|out[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N16
cycloneive_lcell_comb \MUXULA|out[0]~19 (
// Equation(s):
// \MUXULA|out[0]~19_combout  = (\MUXULA|out[0]~18_combout ) # ((\InstrMem|Mux31~1_combout  & \UC|Selector1~4_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux31~1_combout ),
	.datac(\UC|Selector1~4_combout ),
	.datad(\MUXULA|out[0]~18_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[0]~19 .lut_mask = 16'hFFC0;
defparam \MUXULA|out[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y8_N15
cycloneive_io_ibuf \Data[0]~input (
	.i(Data[0]),
	.ibar(gnd),
	.o(\Data[0]~input_o ));
// synopsys translate_off
defparam \Data[0]~input .bus_hold = "false";
defparam \Data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N0
cycloneive_lcell_comb \ULA|Add0~0 (
// Equation(s):
// \ULA|Add0~0_combout  = (\MUXULA|out[0]~19_combout  & (\Data[0]~input_o  $ (VCC))) # (!\MUXULA|out[0]~19_combout  & (\Data[0]~input_o  & VCC))
// \ULA|Add0~1  = CARRY((\MUXULA|out[0]~19_combout  & \Data[0]~input_o ))

	.dataa(\MUXULA|out[0]~19_combout ),
	.datab(\Data[0]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA|Add0~0_combout ),
	.cout(\ULA|Add0~1 ));
// synopsys translate_off
defparam \ULA|Add0~0 .lut_mask = 16'h6688;
defparam \ULA|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y5_N22
cycloneive_io_ibuf \Data[1]~input (
	.i(Data[1]),
	.ibar(gnd),
	.o(\Data[1]~input_o ));
// synopsys translate_off
defparam \Data[1]~input .bus_hold = "false";
defparam \Data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y19_N31
dffeas \RegBank|Register[7][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][1] .is_wysiwyg = "true";
defparam \RegBank|Register[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N7
dffeas \RegBank|Register[3][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][1] .is_wysiwyg = "true";
defparam \RegBank|Register[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N6
cycloneive_lcell_comb \MUXULA|out[1]~28 (
// Equation(s):
// \MUXULA|out[1]~28_combout  = (\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout ) # ((\RegBank|Register[1][1]~q )))) # (!\InstrMem|Mux14~1_combout  & (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[3][1]~q )))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[3][1]~q ),
	.datad(\RegBank|Register[1][1]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[1]~28 .lut_mask = 16'hBA98;
defparam \MUXULA|out[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N30
cycloneive_lcell_comb \MUXULA|out[1]~29 (
// Equation(s):
// \MUXULA|out[1]~29_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[1]~28_combout  & (\RegBank|Register[5][1]~q )) # (!\MUXULA|out[1]~28_combout  & ((\RegBank|Register[7][1]~q ))))) # (!\InstrMem|Mux13~1_combout  & (((\MUXULA|out[1]~28_combout ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\RegBank|Register[5][1]~q ),
	.datac(\RegBank|Register[7][1]~q ),
	.datad(\MUXULA|out[1]~28_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[1]~29 .lut_mask = 16'hDDA0;
defparam \MUXULA|out[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N19
dffeas \RegBank|Register[11][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][1] .is_wysiwyg = "true";
defparam \RegBank|Register[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N18
cycloneive_lcell_comb \MUXULA|out[1]~35 (
// Equation(s):
// \MUXULA|out[1]~35_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[11][1]~q  & !\InstrMem|Mux14~1_combout ))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[11][1]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[1]~35 .lut_mask = 16'hAA50;
defparam \MUXULA|out[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N21
dffeas \RegBank|Register[15][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][1] .is_wysiwyg = "true";
defparam \RegBank|Register[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N20
cycloneive_lcell_comb \MUXULA|out[1]~36 (
// Equation(s):
// \MUXULA|out[1]~36_combout  = (\MUXULA|out[1]~35_combout  & ((\RegBank|Register[13][1]~q ) # ((!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[1]~35_combout  & (((\RegBank|Register[15][1]~q  & \InstrMem|Mux13~1_combout ))))

	.dataa(\RegBank|Register[13][1]~q ),
	.datab(\MUXULA|out[1]~35_combout ),
	.datac(\RegBank|Register[15][1]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[1]~36 .lut_mask = 16'hB8CC;
defparam \MUXULA|out[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N25
dffeas \RegBank|Register[2][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][1] .is_wysiwyg = "true";
defparam \RegBank|Register[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N24
cycloneive_lcell_comb \MUXULA|out[1]~32 (
// Equation(s):
// \MUXULA|out[1]~32_combout  = (\InstrMem|Mux13~1_combout  & (\InstrMem|Mux14~1_combout )) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & ((\RegBank|Register[0][1]~q ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[2][1]~q ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[2][1]~q ),
	.datad(\RegBank|Register[0][1]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[1]~32 .lut_mask = 16'hDC98;
defparam \MUXULA|out[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N9
dffeas \RegBank|Register[6][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][1] .is_wysiwyg = "true";
defparam \RegBank|Register[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cycloneive_lcell_comb \MUXULA|out[1]~33 (
// Equation(s):
// \MUXULA|out[1]~33_combout  = (\MUXULA|out[1]~32_combout  & ((\RegBank|Register[4][1]~q ) # ((!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[1]~32_combout  & (((\RegBank|Register[6][1]~q  & \InstrMem|Mux13~1_combout ))))

	.dataa(\RegBank|Register[4][1]~q ),
	.datab(\MUXULA|out[1]~32_combout ),
	.datac(\RegBank|Register[6][1]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[1]~33 .lut_mask = 16'hB8CC;
defparam \MUXULA|out[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N29
dffeas \RegBank|Register[14][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][1] .is_wysiwyg = "true";
defparam \RegBank|Register[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N11
dffeas \RegBank|Register[10][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][1] .is_wysiwyg = "true";
defparam \RegBank|Register[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \MUXULA|out[1]~30 (
// Equation(s):
// \MUXULA|out[1]~30_combout  = (\InstrMem|Mux13~1_combout  & ((\RegBank|Register[14][1]~q ) # ((\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & (((\RegBank|Register[10][1]~q  & !\InstrMem|Mux14~1_combout ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\RegBank|Register[14][1]~q ),
	.datac(\RegBank|Register[10][1]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[1]~30 .lut_mask = 16'hAAD8;
defparam \MUXULA|out[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \MUXULA|out[1]~31 (
// Equation(s):
// \MUXULA|out[1]~31_combout  = (\MUXULA|out[1]~30_combout  & (((\RegBank|Register[12][1]~q ) # (!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[1]~30_combout  & (\RegBank|Register[8][1]~q  & ((\InstrMem|Mux14~1_combout ))))

	.dataa(\MUXULA|out[1]~30_combout ),
	.datab(\RegBank|Register[8][1]~q ),
	.datac(\RegBank|Register[12][1]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[1]~31 .lut_mask = 16'hE4AA;
defparam \MUXULA|out[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N30
cycloneive_lcell_comb \MUXULA|out[1]~34 (
// Equation(s):
// \MUXULA|out[1]~34_combout  = (\InstrMem|Mux12~2_combout  & (((\MUXULA|out[1]~31_combout ) # (\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & (\MUXULA|out[1]~33_combout  & ((!\InstrMem|Mux15~1_combout ))))

	.dataa(\MUXULA|out[1]~33_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\MUXULA|out[1]~31_combout ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[1]~34 .lut_mask = 16'hCCE2;
defparam \MUXULA|out[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N0
cycloneive_lcell_comb \MUXULA|out[1]~37 (
// Equation(s):
// \MUXULA|out[1]~37_combout  = (\MUXULA|out[1]~34_combout  & (((\MUXULA|out[1]~36_combout ) # (!\InstrMem|Mux15~1_combout )))) # (!\MUXULA|out[1]~34_combout  & (\MUXULA|out[1]~29_combout  & ((\InstrMem|Mux15~1_combout ))))

	.dataa(\MUXULA|out[1]~29_combout ),
	.datab(\MUXULA|out[1]~36_combout ),
	.datac(\MUXULA|out[1]~34_combout ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[1]~37 .lut_mask = 16'hCAF0;
defparam \MUXULA|out[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N7
dffeas \RegBank|Register[20][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][1] .is_wysiwyg = "true";
defparam \RegBank|Register[20][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N29
dffeas \RegBank|Register[28][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][1] .is_wysiwyg = "true";
defparam \RegBank|Register[28][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N6
cycloneive_lcell_comb \MUXULA|out[1]~25 (
// Equation(s):
// \MUXULA|out[1]~25_combout  = (\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout ) # ((\RegBank|Register[28][1]~q )))) # (!\InstrMem|Mux12~2_combout  & (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[20][1]~q )))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[20][1]~q ),
	.datad(\RegBank|Register[28][1]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[1]~25 .lut_mask = 16'hBA98;
defparam \MUXULA|out[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N17
dffeas \RegBank|Register[21][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][1] .is_wysiwyg = "true";
defparam \RegBank|Register[21][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N11
dffeas \RegBank|Register[29][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][1] .is_wysiwyg = "true";
defparam \RegBank|Register[29][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N10
cycloneive_lcell_comb \MUXULA|out[1]~26 (
// Equation(s):
// \MUXULA|out[1]~26_combout  = (\MUXULA|out[1]~25_combout  & (((\RegBank|Register[29][1]~q ) # (!\InstrMem|Mux15~1_combout )))) # (!\MUXULA|out[1]~25_combout  & (\RegBank|Register[21][1]~q  & ((\InstrMem|Mux15~1_combout ))))

	.dataa(\MUXULA|out[1]~25_combout ),
	.datab(\RegBank|Register[21][1]~q ),
	.datac(\RegBank|Register[29][1]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[1]~26 .lut_mask = 16'hE4AA;
defparam \MUXULA|out[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N21
dffeas \RegBank|Register[26][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][1] .is_wysiwyg = "true";
defparam \RegBank|Register[26][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N31
dffeas \RegBank|Register[27][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][1] .is_wysiwyg = "true";
defparam \RegBank|Register[27][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N17
dffeas \RegBank|Register[19][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][1] .is_wysiwyg = "true";
defparam \RegBank|Register[19][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N16
cycloneive_lcell_comb \MUXULA|out[1]~22 (
// Equation(s):
// \MUXULA|out[1]~22_combout  = (\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout ) # (\RegBank|Register[19][1]~q )))

	.dataa(gnd),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[19][1]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[1]~22 .lut_mask = 16'hFC00;
defparam \MUXULA|out[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N30
cycloneive_lcell_comb \MUXULA|out[1]~23 (
// Equation(s):
// \MUXULA|out[1]~23_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[1]~22_combout  & ((\RegBank|Register[27][1]~q ))) # (!\MUXULA|out[1]~22_combout  & (\RegBank|Register[26][1]~q )))) # (!\InstrMem|Mux12~2_combout  & (((\MUXULA|out[1]~22_combout ))))

	.dataa(\RegBank|Register[26][1]~q ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[27][1]~q ),
	.datad(\MUXULA|out[1]~22_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[1]~23 .lut_mask = 16'hF388;
defparam \MUXULA|out[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneive_lcell_comb \RegBank|Register[30][1]~feeder (
// Equation(s):
// \RegBank|Register[30][1]~feeder_combout  = \WriteData[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[1]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[30][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[30][1]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[30][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N5
dffeas \RegBank|Register[30][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[30][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][1] .is_wysiwyg = "true";
defparam \RegBank|Register[30][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N3
dffeas \RegBank|Register[22][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][1] .is_wysiwyg = "true";
defparam \RegBank|Register[22][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneive_lcell_comb \MUXULA|out[1]~20 (
// Equation(s):
// \MUXULA|out[1]~20_combout  = (\InstrMem|Mux15~1_combout  & (((\InstrMem|Mux12~2_combout )))) # (!\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout  & (\RegBank|Register[30][1]~q )) # (!\InstrMem|Mux12~2_combout  & ((\RegBank|Register[22][1]~q )))))

	.dataa(\RegBank|Register[30][1]~q ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[22][1]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[1]~20 .lut_mask = 16'hEE30;
defparam \MUXULA|out[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N5
dffeas \RegBank|Register[23][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][1] .is_wysiwyg = "true";
defparam \RegBank|Register[23][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N19
dffeas \RegBank|Register[31][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][1] .is_wysiwyg = "true";
defparam \RegBank|Register[31][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N18
cycloneive_lcell_comb \MUXULA|out[1]~21 (
// Equation(s):
// \MUXULA|out[1]~21_combout  = (\MUXULA|out[1]~20_combout  & (((\RegBank|Register[31][1]~q ) # (!\InstrMem|Mux15~1_combout )))) # (!\MUXULA|out[1]~20_combout  & (\RegBank|Register[23][1]~q  & ((\InstrMem|Mux15~1_combout ))))

	.dataa(\MUXULA|out[1]~20_combout ),
	.datab(\RegBank|Register[23][1]~q ),
	.datac(\RegBank|Register[31][1]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[1]~21 .lut_mask = 16'hE4AA;
defparam \MUXULA|out[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N24
cycloneive_lcell_comb \MUXULA|out[1]~24 (
// Equation(s):
// \MUXULA|out[1]~24_combout  = (\InstrMem|Mux13~1_combout  & (((\MUXULA|out[1]~21_combout ) # (\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & (\MUXULA|out[1]~23_combout  & ((!\InstrMem|Mux14~1_combout ))))

	.dataa(\MUXULA|out[1]~23_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\MUXULA|out[1]~21_combout ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[1]~24 .lut_mask = 16'hCCE2;
defparam \MUXULA|out[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N27
dffeas \RegBank|Register[16][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][1] .is_wysiwyg = "true";
defparam \RegBank|Register[16][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N25
dffeas \RegBank|Register[17][1] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][1] .is_wysiwyg = "true";
defparam \RegBank|Register[17][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N26
cycloneive_lcell_comb \MUXULA|out[1]~649 (
// Equation(s):
// \MUXULA|out[1]~649_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[17][1]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[16][1]~q ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[16][1]~q ),
	.datad(\RegBank|Register[17][1]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[1]~649_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[1]~649 .lut_mask = 16'h5410;
defparam \MUXULA|out[1]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N28
cycloneive_lcell_comb \MUXULA|out[1]~27 (
// Equation(s):
// \MUXULA|out[1]~27_combout  = (\MUXULA|out[1]~24_combout  & ((\MUXULA|out[1]~26_combout ) # ((!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[1]~24_combout  & (((\InstrMem|Mux14~1_combout  & \MUXULA|out[1]~649_combout ))))

	.dataa(\MUXULA|out[1]~26_combout ),
	.datab(\MUXULA|out[1]~24_combout ),
	.datac(\InstrMem|Mux14~1_combout ),
	.datad(\MUXULA|out[1]~649_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[1]~27 .lut_mask = 16'hBC8C;
defparam \MUXULA|out[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N18
cycloneive_lcell_comb \MUXULA|out[1]~38 (
// Equation(s):
// \MUXULA|out[1]~38_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & ((\MUXULA|out[1]~27_combout ))) # (!\InstrMem|Mux11~1_combout  & (\MUXULA|out[1]~37_combout ))))

	.dataa(\UC|Selector1~4_combout ),
	.datab(\InstrMem|Mux11~1_combout ),
	.datac(\MUXULA|out[1]~37_combout ),
	.datad(\MUXULA|out[1]~27_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[1]~38 .lut_mask = 16'h5410;
defparam \MUXULA|out[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N4
cycloneive_lcell_comb \MUXULA|out[1]~39 (
// Equation(s):
// \MUXULA|out[1]~39_combout  = (\MUXULA|out[1]~38_combout ) # ((\UC|Selector1~4_combout  & \InstrMem|Mux30~1_combout ))

	.dataa(\UC|Selector1~4_combout ),
	.datab(\InstrMem|Mux30~1_combout ),
	.datac(gnd),
	.datad(\MUXULA|out[1]~38_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[1]~39 .lut_mask = 16'hFF88;
defparam \MUXULA|out[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N2
cycloneive_lcell_comb \ULA|Add0~2 (
// Equation(s):
// \ULA|Add0~2_combout  = (\Data[1]~input_o  & ((\MUXULA|out[1]~39_combout  & (\ULA|Add0~1  & VCC)) # (!\MUXULA|out[1]~39_combout  & (!\ULA|Add0~1 )))) # (!\Data[1]~input_o  & ((\MUXULA|out[1]~39_combout  & (!\ULA|Add0~1 )) # (!\MUXULA|out[1]~39_combout  & 
// ((\ULA|Add0~1 ) # (GND)))))
// \ULA|Add0~3  = CARRY((\Data[1]~input_o  & (!\MUXULA|out[1]~39_combout  & !\ULA|Add0~1 )) # (!\Data[1]~input_o  & ((!\ULA|Add0~1 ) # (!\MUXULA|out[1]~39_combout ))))

	.dataa(\Data[1]~input_o ),
	.datab(\MUXULA|out[1]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~1 ),
	.combout(\ULA|Add0~2_combout ),
	.cout(\ULA|Add0~3 ));
// synopsys translate_off
defparam \ULA|Add0~2 .lut_mask = 16'h9617;
defparam \ULA|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N29
cycloneive_io_ibuf \Data[2]~input (
	.i(Data[2]),
	.ibar(gnd),
	.o(\Data[2]~input_o ));
// synopsys translate_off
defparam \Data[2]~input .bus_hold = "false";
defparam \Data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y23_N3
dffeas \RegBank|Register[6][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][2] .is_wysiwyg = "true";
defparam \RegBank|Register[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N13
dffeas \RegBank|Register[2][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][2] .is_wysiwyg = "true";
defparam \RegBank|Register[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cycloneive_lcell_comb \MUXULA|out[2]~52 (
// Equation(s):
// \MUXULA|out[2]~52_combout  = (\InstrMem|Mux14~1_combout  & ((\RegBank|Register[0][2]~q ) # ((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & (((\RegBank|Register[2][2]~q  & !\InstrMem|Mux13~1_combout ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\RegBank|Register[0][2]~q ),
	.datac(\RegBank|Register[2][2]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[2]~52 .lut_mask = 16'hAAD8;
defparam \MUXULA|out[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cycloneive_lcell_comb \MUXULA|out[2]~53 (
// Equation(s):
// \MUXULA|out[2]~53_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[2]~52_combout  & (\RegBank|Register[4][2]~q )) # (!\MUXULA|out[2]~52_combout  & ((\RegBank|Register[6][2]~q ))))) # (!\InstrMem|Mux13~1_combout  & (((\MUXULA|out[2]~52_combout ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\RegBank|Register[4][2]~q ),
	.datac(\RegBank|Register[6][2]~q ),
	.datad(\MUXULA|out[2]~52_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[2]~53 .lut_mask = 16'hDDA0;
defparam \MUXULA|out[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N25
dffeas \RegBank|Register[3][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][2] .is_wysiwyg = "true";
defparam \RegBank|Register[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \RegBank|Register[7][2]~feeder (
// Equation(s):
// \RegBank|Register[7][2]~feeder_combout  = \WriteData[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[2]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[7][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[7][2]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[7][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N13
dffeas \RegBank|Register[7][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[7][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][2] .is_wysiwyg = "true";
defparam \RegBank|Register[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N24
cycloneive_lcell_comb \MUXULA|out[2]~50 (
// Equation(s):
// \MUXULA|out[2]~50_combout  = (\InstrMem|Mux14~1_combout  & (\InstrMem|Mux13~1_combout )) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\RegBank|Register[7][2]~q ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[3][2]~q ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[3][2]~q ),
	.datad(\RegBank|Register[7][2]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[2]~50 .lut_mask = 16'hDC98;
defparam \MUXULA|out[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N2
cycloneive_lcell_comb \MUXULA|out[2]~51 (
// Equation(s):
// \MUXULA|out[2]~51_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[2]~50_combout  & (\RegBank|Register[5][2]~q )) # (!\MUXULA|out[2]~50_combout  & ((\RegBank|Register[1][2]~q ))))) # (!\InstrMem|Mux14~1_combout  & (((\MUXULA|out[2]~50_combout ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\RegBank|Register[5][2]~q ),
	.datac(\RegBank|Register[1][2]~q ),
	.datad(\MUXULA|out[2]~50_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[2]~51 .lut_mask = 16'hDDA0;
defparam \MUXULA|out[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N24
cycloneive_lcell_comb \MUXULA|out[2]~54 (
// Equation(s):
// \MUXULA|out[2]~54_combout  = (\InstrMem|Mux12~2_combout  & (((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\MUXULA|out[2]~51_combout ))) # (!\InstrMem|Mux15~1_combout  & (\MUXULA|out[2]~53_combout ))))

	.dataa(\MUXULA|out[2]~53_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\InstrMem|Mux15~1_combout ),
	.datad(\MUXULA|out[2]~51_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[2]~54 .lut_mask = 16'hF2C2;
defparam \MUXULA|out[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N25
dffeas \RegBank|Register[10][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][2] .is_wysiwyg = "true";
defparam \RegBank|Register[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \MUXULA|out[2]~48 (
// Equation(s):
// \MUXULA|out[2]~48_combout  = (\InstrMem|Mux14~1_combout  & ((\RegBank|Register[8][2]~q ) # ((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & (((\RegBank|Register[10][2]~q  & !\InstrMem|Mux13~1_combout ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\RegBank|Register[8][2]~q ),
	.datac(\RegBank|Register[10][2]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[2]~48 .lut_mask = 16'hAAD8;
defparam \MUXULA|out[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N25
dffeas \RegBank|Register[14][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][2] .is_wysiwyg = "true";
defparam \RegBank|Register[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneive_lcell_comb \MUXULA|out[2]~49 (
// Equation(s):
// \MUXULA|out[2]~49_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[2]~48_combout  & ((\RegBank|Register[12][2]~q ))) # (!\MUXULA|out[2]~48_combout  & (\RegBank|Register[14][2]~q )))) # (!\InstrMem|Mux13~1_combout  & (\MUXULA|out[2]~48_combout ))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\MUXULA|out[2]~48_combout ),
	.datac(\RegBank|Register[14][2]~q ),
	.datad(\RegBank|Register[12][2]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[2]~49 .lut_mask = 16'hEC64;
defparam \MUXULA|out[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N27
dffeas \RegBank|Register[11][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][2] .is_wysiwyg = "true";
defparam \RegBank|Register[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N25
dffeas \RegBank|Register[15][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][2] .is_wysiwyg = "true";
defparam \RegBank|Register[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N26
cycloneive_lcell_comb \MUXULA|out[2]~55 (
// Equation(s):
// \MUXULA|out[2]~55_combout  = (\InstrMem|Mux14~1_combout  & (\InstrMem|Mux13~1_combout )) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\RegBank|Register[15][2]~q ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[11][2]~q ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[11][2]~q ),
	.datad(\RegBank|Register[15][2]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[2]~55 .lut_mask = 16'hDC98;
defparam \MUXULA|out[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N24
cycloneive_lcell_comb \MUXULA|out[2]~56 (
// Equation(s):
// \MUXULA|out[2]~56_combout  = (\MUXULA|out[2]~55_combout  & ((\RegBank|Register[13][2]~q ) # (!\InstrMem|Mux14~1_combout )))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[13][2]~q ),
	.datad(\MUXULA|out[2]~55_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[2]~56 .lut_mask = 16'hF500;
defparam \MUXULA|out[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N14
cycloneive_lcell_comb \MUXULA|out[2]~57 (
// Equation(s):
// \MUXULA|out[2]~57_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[2]~54_combout  & ((\MUXULA|out[2]~56_combout ))) # (!\MUXULA|out[2]~54_combout  & (\MUXULA|out[2]~49_combout )))) # (!\InstrMem|Mux12~2_combout  & (\MUXULA|out[2]~54_combout ))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\MUXULA|out[2]~54_combout ),
	.datac(\MUXULA|out[2]~49_combout ),
	.datad(\MUXULA|out[2]~56_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[2]~57 .lut_mask = 16'hEC64;
defparam \MUXULA|out[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N23
dffeas \RegBank|Register[21][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][2] .is_wysiwyg = "true";
defparam \RegBank|Register[21][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N17
dffeas \RegBank|Register[20][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][2] .is_wysiwyg = "true";
defparam \RegBank|Register[20][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N4
cycloneive_lcell_comb \MUXULA|out[2]~45 (
// Equation(s):
// \MUXULA|out[2]~45_combout  = (\InstrMem|Mux15~1_combout  & ((\RegBank|Register[21][2]~q ) # ((\InstrMem|Mux12~2_combout )))) # (!\InstrMem|Mux15~1_combout  & (((!\InstrMem|Mux12~2_combout  & \RegBank|Register[20][2]~q ))))

	.dataa(\RegBank|Register[21][2]~q ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\InstrMem|Mux12~2_combout ),
	.datad(\RegBank|Register[20][2]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[2]~45 .lut_mask = 16'hCBC8;
defparam \MUXULA|out[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N3
dffeas \RegBank|Register[29][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][2] .is_wysiwyg = "true";
defparam \RegBank|Register[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N11
dffeas \RegBank|Register[28][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][2] .is_wysiwyg = "true";
defparam \RegBank|Register[28][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N2
cycloneive_lcell_comb \MUXULA|out[2]~46 (
// Equation(s):
// \MUXULA|out[2]~46_combout  = (\MUXULA|out[2]~45_combout  & (((\RegBank|Register[29][2]~q )) # (!\InstrMem|Mux12~2_combout ))) # (!\MUXULA|out[2]~45_combout  & (\InstrMem|Mux12~2_combout  & ((\RegBank|Register[28][2]~q ))))

	.dataa(\MUXULA|out[2]~45_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[29][2]~q ),
	.datad(\RegBank|Register[28][2]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[2]~46 .lut_mask = 16'hE6A2;
defparam \MUXULA|out[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N25
dffeas \RegBank|Register[17][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][2] .is_wysiwyg = "true";
defparam \RegBank|Register[17][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N11
dffeas \RegBank|Register[16][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][2] .is_wysiwyg = "true";
defparam \RegBank|Register[16][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N10
cycloneive_lcell_comb \MUXULA|out[2]~648 (
// Equation(s):
// \MUXULA|out[2]~648_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[17][2]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[16][2]~q )))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[17][2]~q ),
	.datac(\RegBank|Register[16][2]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[2]~648_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[2]~648 .lut_mask = 16'h4450;
defparam \MUXULA|out[2]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N31
dffeas \RegBank|Register[26][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][2] .is_wysiwyg = "true";
defparam \RegBank|Register[26][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneive_lcell_comb \MUXULA|out[2]~42 (
// Equation(s):
// \MUXULA|out[2]~42_combout  = (\InstrMem|Mux12~2_combout  & ((\RegBank|Register[26][2]~q ) # (\InstrMem|Mux15~1_combout )))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[26][2]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[2]~42 .lut_mask = 16'hAAA0;
defparam \MUXULA|out[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N19
dffeas \RegBank|Register[27][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][2] .is_wysiwyg = "true";
defparam \RegBank|Register[27][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N29
dffeas \RegBank|Register[19][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][2] .is_wysiwyg = "true";
defparam \RegBank|Register[19][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N18
cycloneive_lcell_comb \MUXULA|out[2]~43 (
// Equation(s):
// \MUXULA|out[2]~43_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[2]~42_combout  & (\RegBank|Register[27][2]~q )) # (!\MUXULA|out[2]~42_combout  & ((\RegBank|Register[19][2]~q ))))) # (!\InstrMem|Mux15~1_combout  & (\MUXULA|out[2]~42_combout ))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\MUXULA|out[2]~42_combout ),
	.datac(\RegBank|Register[27][2]~q ),
	.datad(\RegBank|Register[19][2]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[2]~43 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cycloneive_lcell_comb \RegBank|Register[30][2]~feeder (
// Equation(s):
// \RegBank|Register[30][2]~feeder_combout  = \WriteData[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[2]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[30][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[30][2]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[30][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N19
dffeas \RegBank|Register[30][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[30][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][2] .is_wysiwyg = "true";
defparam \RegBank|Register[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N17
dffeas \RegBank|Register[22][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][2] .is_wysiwyg = "true";
defparam \RegBank|Register[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N9
dffeas \RegBank|Register[23][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][2] .is_wysiwyg = "true";
defparam \RegBank|Register[23][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N16
cycloneive_lcell_comb \MUXULA|out[2]~40 (
// Equation(s):
// \MUXULA|out[2]~40_combout  = (\InstrMem|Mux12~2_combout  & (\InstrMem|Mux15~1_combout )) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[23][2]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[22][2]~q ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[22][2]~q ),
	.datad(\RegBank|Register[23][2]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[2]~40_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[2]~40 .lut_mask = 16'hDC98;
defparam \MUXULA|out[2]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N27
dffeas \RegBank|Register[31][2] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][2] .is_wysiwyg = "true";
defparam \RegBank|Register[31][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N26
cycloneive_lcell_comb \MUXULA|out[2]~41 (
// Equation(s):
// \MUXULA|out[2]~41_combout  = (\MUXULA|out[2]~40_combout  & (((\RegBank|Register[31][2]~q ) # (!\InstrMem|Mux12~2_combout )))) # (!\MUXULA|out[2]~40_combout  & (\RegBank|Register[30][2]~q  & ((\InstrMem|Mux12~2_combout ))))

	.dataa(\RegBank|Register[30][2]~q ),
	.datab(\MUXULA|out[2]~40_combout ),
	.datac(\RegBank|Register[31][2]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[2]~41_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[2]~41 .lut_mask = 16'hE2CC;
defparam \MUXULA|out[2]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \MUXULA|out[2]~44 (
// Equation(s):
// \MUXULA|out[2]~44_combout  = (\InstrMem|Mux14~1_combout  & (((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\MUXULA|out[2]~41_combout ))) # (!\InstrMem|Mux13~1_combout  & (\MUXULA|out[2]~43_combout ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\MUXULA|out[2]~43_combout ),
	.datac(\MUXULA|out[2]~41_combout ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[2]~44 .lut_mask = 16'hFA44;
defparam \MUXULA|out[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N0
cycloneive_lcell_comb \MUXULA|out[2]~47 (
// Equation(s):
// \MUXULA|out[2]~47_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[2]~44_combout  & (\MUXULA|out[2]~46_combout )) # (!\MUXULA|out[2]~44_combout  & ((\MUXULA|out[2]~648_combout ))))) # (!\InstrMem|Mux14~1_combout  & (((\MUXULA|out[2]~44_combout ))))

	.dataa(\MUXULA|out[2]~46_combout ),
	.datab(\MUXULA|out[2]~648_combout ),
	.datac(\InstrMem|Mux14~1_combout ),
	.datad(\MUXULA|out[2]~44_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[2]~47 .lut_mask = 16'hAFC0;
defparam \MUXULA|out[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
cycloneive_lcell_comb \MUXULA|out[2]~58 (
// Equation(s):
// \MUXULA|out[2]~58_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & ((\MUXULA|out[2]~47_combout ))) # (!\InstrMem|Mux11~1_combout  & (\MUXULA|out[2]~57_combout ))))

	.dataa(\UC|Selector1~4_combout ),
	.datab(\MUXULA|out[2]~57_combout ),
	.datac(\InstrMem|Mux11~1_combout ),
	.datad(\MUXULA|out[2]~47_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[2]~58 .lut_mask = 16'h5404;
defparam \MUXULA|out[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N26
cycloneive_lcell_comb \MUXULA|out[2]~59 (
// Equation(s):
// \MUXULA|out[2]~59_combout  = (\MUXULA|out[2]~58_combout ) # ((\UC|Selector1~4_combout  & \InstrMem|Mux29~1_combout ))

	.dataa(\UC|Selector1~4_combout ),
	.datab(\MUXULA|out[2]~58_combout ),
	.datac(gnd),
	.datad(\InstrMem|Mux29~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[2]~59 .lut_mask = 16'hEECC;
defparam \MUXULA|out[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N4
cycloneive_lcell_comb \ULA|Add0~4 (
// Equation(s):
// \ULA|Add0~4_combout  = ((\Data[2]~input_o  $ (\MUXULA|out[2]~59_combout  $ (!\ULA|Add0~3 )))) # (GND)
// \ULA|Add0~5  = CARRY((\Data[2]~input_o  & ((\MUXULA|out[2]~59_combout ) # (!\ULA|Add0~3 ))) # (!\Data[2]~input_o  & (\MUXULA|out[2]~59_combout  & !\ULA|Add0~3 )))

	.dataa(\Data[2]~input_o ),
	.datab(\MUXULA|out[2]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~3 ),
	.combout(\ULA|Add0~4_combout ),
	.cout(\ULA|Add0~5 ));
// synopsys translate_off
defparam \ULA|Add0~4 .lut_mask = 16'h698E;
defparam \ULA|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y19_N25
dffeas \RegBank|Register[3][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][3] .is_wysiwyg = "true";
defparam \RegBank|Register[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneive_lcell_comb \MUXULA|out[3]~68 (
// Equation(s):
// \MUXULA|out[3]~68_combout  = (\InstrMem|Mux13~1_combout  & (\InstrMem|Mux14~1_combout )) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & ((\RegBank|Register[1][3]~q ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[3][3]~q ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[3][3]~q ),
	.datad(\RegBank|Register[1][3]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[3]~68 .lut_mask = 16'hDC98;
defparam \MUXULA|out[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N17
dffeas \RegBank|Register[7][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][3] .is_wysiwyg = "true";
defparam \RegBank|Register[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N16
cycloneive_lcell_comb \MUXULA|out[3]~69 (
// Equation(s):
// \MUXULA|out[3]~69_combout  = (\MUXULA|out[3]~68_combout  & ((\RegBank|Register[5][3]~q ) # ((!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[3]~68_combout  & (((\RegBank|Register[7][3]~q  & \InstrMem|Mux13~1_combout ))))

	.dataa(\RegBank|Register[5][3]~q ),
	.datab(\MUXULA|out[3]~68_combout ),
	.datac(\RegBank|Register[7][3]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[3]~69_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[3]~69 .lut_mask = 16'hB8CC;
defparam \MUXULA|out[3]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N13
dffeas \RegBank|Register[10][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][3] .is_wysiwyg = "true";
defparam \RegBank|Register[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N17
dffeas \RegBank|Register[14][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][3] .is_wysiwyg = "true";
defparam \RegBank|Register[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \MUXULA|out[3]~70 (
// Equation(s):
// \MUXULA|out[3]~70_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ) # ((\RegBank|Register[14][3]~q )))) # (!\InstrMem|Mux13~1_combout  & (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[10][3]~q )))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[10][3]~q ),
	.datad(\RegBank|Register[14][3]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[3]~70 .lut_mask = 16'hBA98;
defparam \MUXULA|out[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \MUXULA|out[3]~71 (
// Equation(s):
// \MUXULA|out[3]~71_combout  = (\MUXULA|out[3]~70_combout  & (((\RegBank|Register[12][3]~q ) # (!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[3]~70_combout  & (\RegBank|Register[8][3]~q  & ((\InstrMem|Mux14~1_combout ))))

	.dataa(\MUXULA|out[3]~70_combout ),
	.datab(\RegBank|Register[8][3]~q ),
	.datac(\RegBank|Register[12][3]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[3]~71 .lut_mask = 16'hE4AA;
defparam \MUXULA|out[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N29
dffeas \RegBank|Register[2][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][3] .is_wysiwyg = "true";
defparam \RegBank|Register[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
cycloneive_lcell_comb \MUXULA|out[3]~72 (
// Equation(s):
// \MUXULA|out[3]~72_combout  = (\InstrMem|Mux14~1_combout  & ((\RegBank|Register[0][3]~q ) # ((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & (((\RegBank|Register[2][3]~q  & !\InstrMem|Mux13~1_combout ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\RegBank|Register[0][3]~q ),
	.datac(\RegBank|Register[2][3]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[3]~72 .lut_mask = 16'hAAD8;
defparam \MUXULA|out[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N23
dffeas \RegBank|Register[6][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][3] .is_wysiwyg = "true";
defparam \RegBank|Register[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cycloneive_lcell_comb \MUXULA|out[3]~73 (
// Equation(s):
// \MUXULA|out[3]~73_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[3]~72_combout  & ((\RegBank|Register[4][3]~q ))) # (!\MUXULA|out[3]~72_combout  & (\RegBank|Register[6][3]~q )))) # (!\InstrMem|Mux13~1_combout  & (\MUXULA|out[3]~72_combout ))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\MUXULA|out[3]~72_combout ),
	.datac(\RegBank|Register[6][3]~q ),
	.datad(\RegBank|Register[4][3]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[3]~73 .lut_mask = 16'hEC64;
defparam \MUXULA|out[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N24
cycloneive_lcell_comb \MUXULA|out[3]~74 (
// Equation(s):
// \MUXULA|out[3]~74_combout  = (\InstrMem|Mux15~1_combout  & (((\InstrMem|Mux12~2_combout )))) # (!\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout  & (\MUXULA|out[3]~71_combout )) # (!\InstrMem|Mux12~2_combout  & ((\MUXULA|out[3]~73_combout )))))

	.dataa(\MUXULA|out[3]~71_combout ),
	.datab(\MUXULA|out[3]~73_combout ),
	.datac(\InstrMem|Mux15~1_combout ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[3]~74 .lut_mask = 16'hFA0C;
defparam \MUXULA|out[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N5
dffeas \RegBank|Register[15][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][3] .is_wysiwyg = "true";
defparam \RegBank|Register[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N7
dffeas \RegBank|Register[11][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][3] .is_wysiwyg = "true";
defparam \RegBank|Register[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N6
cycloneive_lcell_comb \MUXULA|out[3]~75 (
// Equation(s):
// \MUXULA|out[3]~75_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[11][3]~q  & !\InstrMem|Mux14~1_combout ))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[11][3]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[3]~75 .lut_mask = 16'hAA50;
defparam \MUXULA|out[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N4
cycloneive_lcell_comb \MUXULA|out[3]~76 (
// Equation(s):
// \MUXULA|out[3]~76_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[3]~75_combout  & (\RegBank|Register[13][3]~q )) # (!\MUXULA|out[3]~75_combout  & ((\RegBank|Register[15][3]~q ))))) # (!\InstrMem|Mux13~1_combout  & (((\MUXULA|out[3]~75_combout ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\RegBank|Register[13][3]~q ),
	.datac(\RegBank|Register[15][3]~q ),
	.datad(\MUXULA|out[3]~75_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[3]~76 .lut_mask = 16'hDDA0;
defparam \MUXULA|out[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N30
cycloneive_lcell_comb \MUXULA|out[3]~77 (
// Equation(s):
// \MUXULA|out[3]~77_combout  = (\MUXULA|out[3]~74_combout  & (((\MUXULA|out[3]~76_combout ) # (!\InstrMem|Mux15~1_combout )))) # (!\MUXULA|out[3]~74_combout  & (\MUXULA|out[3]~69_combout  & (\InstrMem|Mux15~1_combout )))

	.dataa(\MUXULA|out[3]~69_combout ),
	.datab(\MUXULA|out[3]~74_combout ),
	.datac(\InstrMem|Mux15~1_combout ),
	.datad(\MUXULA|out[3]~76_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[3]~77 .lut_mask = 16'hEC2C;
defparam \MUXULA|out[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneive_lcell_comb \RegBank|Register[21][3]~feeder (
// Equation(s):
// \RegBank|Register[21][3]~feeder_combout  = \WriteData[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[3]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[21][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[21][3]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[21][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N5
dffeas \RegBank|Register[21][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[21][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][3] .is_wysiwyg = "true";
defparam \RegBank|Register[21][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N13
dffeas \RegBank|Register[29][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][3] .is_wysiwyg = "true";
defparam \RegBank|Register[29][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N29
dffeas \RegBank|Register[20][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][3] .is_wysiwyg = "true";
defparam \RegBank|Register[20][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N15
dffeas \RegBank|Register[28][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][3] .is_wysiwyg = "true";
defparam \RegBank|Register[28][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneive_lcell_comb \MUXULA|out[3]~65 (
// Equation(s):
// \MUXULA|out[3]~65_combout  = (\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout ) # ((\RegBank|Register[28][3]~q )))) # (!\InstrMem|Mux12~2_combout  & (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[20][3]~q )))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[20][3]~q ),
	.datad(\RegBank|Register[28][3]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[3]~65 .lut_mask = 16'hBA98;
defparam \MUXULA|out[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N12
cycloneive_lcell_comb \MUXULA|out[3]~66 (
// Equation(s):
// \MUXULA|out[3]~66_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[3]~65_combout  & ((\RegBank|Register[29][3]~q ))) # (!\MUXULA|out[3]~65_combout  & (\RegBank|Register[21][3]~q )))) # (!\InstrMem|Mux15~1_combout  & (((\MUXULA|out[3]~65_combout ))))

	.dataa(\RegBank|Register[21][3]~q ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[29][3]~q ),
	.datad(\MUXULA|out[3]~65_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[3]~66_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[3]~66 .lut_mask = 16'hF388;
defparam \MUXULA|out[3]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N23
dffeas \RegBank|Register[16][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][3] .is_wysiwyg = "true";
defparam \RegBank|Register[16][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N21
dffeas \RegBank|Register[17][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][3] .is_wysiwyg = "true";
defparam \RegBank|Register[17][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N22
cycloneive_lcell_comb \MUXULA|out[3]~647 (
// Equation(s):
// \MUXULA|out[3]~647_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[17][3]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[16][3]~q ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[16][3]~q ),
	.datad(\RegBank|Register[17][3]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[3]~647_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[3]~647 .lut_mask = 16'h5410;
defparam \MUXULA|out[3]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneive_lcell_comb \RegBank|Register[26][3]~feeder (
// Equation(s):
// \RegBank|Register[26][3]~feeder_combout  = \WriteData[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[3]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[26][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[26][3]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[26][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N11
dffeas \RegBank|Register[26][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[26][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][3] .is_wysiwyg = "true";
defparam \RegBank|Register[26][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N11
dffeas \RegBank|Register[27][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][3] .is_wysiwyg = "true";
defparam \RegBank|Register[27][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N1
dffeas \RegBank|Register[19][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][3] .is_wysiwyg = "true";
defparam \RegBank|Register[19][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N0
cycloneive_lcell_comb \MUXULA|out[3]~62 (
// Equation(s):
// \MUXULA|out[3]~62_combout  = (\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout ) # (\RegBank|Register[19][3]~q )))

	.dataa(gnd),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[19][3]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[3]~62_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[3]~62 .lut_mask = 16'hFC00;
defparam \MUXULA|out[3]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N10
cycloneive_lcell_comb \MUXULA|out[3]~63 (
// Equation(s):
// \MUXULA|out[3]~63_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[3]~62_combout  & ((\RegBank|Register[27][3]~q ))) # (!\MUXULA|out[3]~62_combout  & (\RegBank|Register[26][3]~q )))) # (!\InstrMem|Mux12~2_combout  & (((\MUXULA|out[3]~62_combout ))))

	.dataa(\RegBank|Register[26][3]~q ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[27][3]~q ),
	.datad(\MUXULA|out[3]~62_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[3]~63 .lut_mask = 16'hF388;
defparam \MUXULA|out[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N1
dffeas \RegBank|Register[22][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][3] .is_wysiwyg = "true";
defparam \RegBank|Register[22][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N29
dffeas \RegBank|Register[30][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][3] .is_wysiwyg = "true";
defparam \RegBank|Register[30][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneive_lcell_comb \MUXULA|out[3]~60 (
// Equation(s):
// \MUXULA|out[3]~60_combout  = (\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout ) # ((\RegBank|Register[30][3]~q )))) # (!\InstrMem|Mux12~2_combout  & (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[22][3]~q )))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[22][3]~q ),
	.datad(\RegBank|Register[30][3]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[3]~60 .lut_mask = 16'hBA98;
defparam \MUXULA|out[3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N7
dffeas \RegBank|Register[31][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][3] .is_wysiwyg = "true";
defparam \RegBank|Register[31][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N13
dffeas \RegBank|Register[23][3] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][3] .is_wysiwyg = "true";
defparam \RegBank|Register[23][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N6
cycloneive_lcell_comb \MUXULA|out[3]~61 (
// Equation(s):
// \MUXULA|out[3]~61_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[3]~60_combout  & (\RegBank|Register[31][3]~q )) # (!\MUXULA|out[3]~60_combout  & ((\RegBank|Register[23][3]~q ))))) # (!\InstrMem|Mux15~1_combout  & (\MUXULA|out[3]~60_combout ))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\MUXULA|out[3]~60_combout ),
	.datac(\RegBank|Register[31][3]~q ),
	.datad(\RegBank|Register[23][3]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[3]~61_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[3]~61 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[3]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
cycloneive_lcell_comb \MUXULA|out[3]~64 (
// Equation(s):
// \MUXULA|out[3]~64_combout  = (\InstrMem|Mux14~1_combout  & (((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\MUXULA|out[3]~61_combout ))) # (!\InstrMem|Mux13~1_combout  & (\MUXULA|out[3]~63_combout ))))

	.dataa(\MUXULA|out[3]~63_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\InstrMem|Mux13~1_combout ),
	.datad(\MUXULA|out[3]~61_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[3]~64 .lut_mask = 16'hF2C2;
defparam \MUXULA|out[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N18
cycloneive_lcell_comb \MUXULA|out[3]~67 (
// Equation(s):
// \MUXULA|out[3]~67_combout  = (\MUXULA|out[3]~64_combout  & ((\MUXULA|out[3]~66_combout ) # ((!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[3]~64_combout  & (((\MUXULA|out[3]~647_combout  & \InstrMem|Mux14~1_combout ))))

	.dataa(\MUXULA|out[3]~66_combout ),
	.datab(\MUXULA|out[3]~647_combout ),
	.datac(\MUXULA|out[3]~64_combout ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[3]~67 .lut_mask = 16'hACF0;
defparam \MUXULA|out[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N28
cycloneive_lcell_comb \MUXULA|out[3]~78 (
// Equation(s):
// \MUXULA|out[3]~78_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & ((\MUXULA|out[3]~67_combout ))) # (!\InstrMem|Mux11~1_combout  & (\MUXULA|out[3]~77_combout ))))

	.dataa(\UC|Selector1~4_combout ),
	.datab(\InstrMem|Mux11~1_combout ),
	.datac(\MUXULA|out[3]~77_combout ),
	.datad(\MUXULA|out[3]~67_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[3]~78_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[3]~78 .lut_mask = 16'h5410;
defparam \MUXULA|out[3]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N26
cycloneive_lcell_comb \MUXULA|out[3]~79 (
// Equation(s):
// \MUXULA|out[3]~79_combout  = (\MUXULA|out[3]~78_combout ) # ((\UC|Selector1~4_combout  & (\PC|pgcount [1] & !\InstrMem|Mux28~0_combout )))

	.dataa(\UC|Selector1~4_combout ),
	.datab(\PC|pgcount [1]),
	.datac(\InstrMem|Mux28~0_combout ),
	.datad(\MUXULA|out[3]~78_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[3]~79_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[3]~79 .lut_mask = 16'hFF08;
defparam \MUXULA|out[3]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N15
cycloneive_io_ibuf \Data[3]~input (
	.i(Data[3]),
	.ibar(gnd),
	.o(\Data[3]~input_o ));
// synopsys translate_off
defparam \Data[3]~input .bus_hold = "false";
defparam \Data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N6
cycloneive_lcell_comb \ULA|Add0~6 (
// Equation(s):
// \ULA|Add0~6_combout  = (\MUXULA|out[3]~79_combout  & ((\Data[3]~input_o  & (\ULA|Add0~5  & VCC)) # (!\Data[3]~input_o  & (!\ULA|Add0~5 )))) # (!\MUXULA|out[3]~79_combout  & ((\Data[3]~input_o  & (!\ULA|Add0~5 )) # (!\Data[3]~input_o  & ((\ULA|Add0~5 ) # 
// (GND)))))
// \ULA|Add0~7  = CARRY((\MUXULA|out[3]~79_combout  & (!\Data[3]~input_o  & !\ULA|Add0~5 )) # (!\MUXULA|out[3]~79_combout  & ((!\ULA|Add0~5 ) # (!\Data[3]~input_o ))))

	.dataa(\MUXULA|out[3]~79_combout ),
	.datab(\Data[3]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~5 ),
	.combout(\ULA|Add0~6_combout ),
	.cout(\ULA|Add0~7 ));
// synopsys translate_off
defparam \ULA|Add0~6 .lut_mask = 16'h9617;
defparam \ULA|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X41_Y5_N15
cycloneive_io_ibuf \Data[4]~input (
	.i(Data[4]),
	.ibar(gnd),
	.o(\Data[4]~input_o ));
// synopsys translate_off
defparam \Data[4]~input .bus_hold = "false";
defparam \Data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y20_N29
dffeas \RegBank|Register[14][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][4] .is_wysiwyg = "true";
defparam \RegBank|Register[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N3
dffeas \RegBank|Register[10][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][4] .is_wysiwyg = "true";
defparam \RegBank|Register[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneive_lcell_comb \MUXULA|out[4]~88 (
// Equation(s):
// \MUXULA|out[4]~88_combout  = (\InstrMem|Mux14~1_combout  & ((\RegBank|Register[8][4]~q ) # ((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & (((\RegBank|Register[10][4]~q  & !\InstrMem|Mux13~1_combout ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\RegBank|Register[8][4]~q ),
	.datac(\RegBank|Register[10][4]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[4]~88_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[4]~88 .lut_mask = 16'hAAD8;
defparam \MUXULA|out[4]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneive_lcell_comb \MUXULA|out[4]~89 (
// Equation(s):
// \MUXULA|out[4]~89_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[4]~88_combout  & ((\RegBank|Register[12][4]~q ))) # (!\MUXULA|out[4]~88_combout  & (\RegBank|Register[14][4]~q )))) # (!\InstrMem|Mux13~1_combout  & (((\MUXULA|out[4]~88_combout ))))

	.dataa(\RegBank|Register[14][4]~q ),
	.datab(\RegBank|Register[12][4]~q ),
	.datac(\InstrMem|Mux13~1_combout ),
	.datad(\MUXULA|out[4]~88_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[4]~89_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[4]~89 .lut_mask = 16'hCFA0;
defparam \MUXULA|out[4]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N31
dffeas \RegBank|Register[2][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][4] .is_wysiwyg = "true";
defparam \RegBank|Register[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneive_lcell_comb \MUXULA|out[4]~92 (
// Equation(s):
// \MUXULA|out[4]~92_combout  = (\InstrMem|Mux13~1_combout  & (\InstrMem|Mux14~1_combout )) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & ((\RegBank|Register[0][4]~q ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[2][4]~q ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[2][4]~q ),
	.datad(\RegBank|Register[0][4]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[4]~92_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[4]~92 .lut_mask = 16'hDC98;
defparam \MUXULA|out[4]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N21
dffeas \RegBank|Register[6][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][4] .is_wysiwyg = "true";
defparam \RegBank|Register[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneive_lcell_comb \MUXULA|out[4]~93 (
// Equation(s):
// \MUXULA|out[4]~93_combout  = (\MUXULA|out[4]~92_combout  & (((\RegBank|Register[4][4]~q )) # (!\InstrMem|Mux13~1_combout ))) # (!\MUXULA|out[4]~92_combout  & (\InstrMem|Mux13~1_combout  & (\RegBank|Register[6][4]~q )))

	.dataa(\MUXULA|out[4]~92_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[6][4]~q ),
	.datad(\RegBank|Register[4][4]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[4]~93_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[4]~93 .lut_mask = 16'hEA62;
defparam \MUXULA|out[4]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N3
dffeas \RegBank|Register[3][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][4] .is_wysiwyg = "true";
defparam \RegBank|Register[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \RegBank|Register[7][4]~feeder (
// Equation(s):
// \RegBank|Register[7][4]~feeder_combout  = \WriteData[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[4]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[7][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[7][4]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[7][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N27
dffeas \RegBank|Register[7][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][4] .is_wysiwyg = "true";
defparam \RegBank|Register[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
cycloneive_lcell_comb \MUXULA|out[4]~90 (
// Equation(s):
// \MUXULA|out[4]~90_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ) # ((\RegBank|Register[7][4]~q )))) # (!\InstrMem|Mux13~1_combout  & (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[3][4]~q )))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[3][4]~q ),
	.datad(\RegBank|Register[7][4]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[4]~90_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[4]~90 .lut_mask = 16'hBA98;
defparam \MUXULA|out[4]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N2
cycloneive_lcell_comb \MUXULA|out[4]~91 (
// Equation(s):
// \MUXULA|out[4]~91_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[4]~90_combout  & (\RegBank|Register[5][4]~q )) # (!\MUXULA|out[4]~90_combout  & ((\RegBank|Register[1][4]~q ))))) # (!\InstrMem|Mux14~1_combout  & (((\MUXULA|out[4]~90_combout ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\RegBank|Register[5][4]~q ),
	.datac(\RegBank|Register[1][4]~q ),
	.datad(\MUXULA|out[4]~90_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[4]~91_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[4]~91 .lut_mask = 16'hDDA0;
defparam \MUXULA|out[4]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cycloneive_lcell_comb \MUXULA|out[4]~94 (
// Equation(s):
// \MUXULA|out[4]~94_combout  = (\InstrMem|Mux15~1_combout  & (((\MUXULA|out[4]~91_combout ) # (\InstrMem|Mux12~2_combout )))) # (!\InstrMem|Mux15~1_combout  & (\MUXULA|out[4]~93_combout  & ((!\InstrMem|Mux12~2_combout ))))

	.dataa(\MUXULA|out[4]~93_combout ),
	.datab(\MUXULA|out[4]~91_combout ),
	.datac(\InstrMem|Mux15~1_combout ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[4]~94_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[4]~94 .lut_mask = 16'hF0CA;
defparam \MUXULA|out[4]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N31
dffeas \RegBank|Register[11][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][4] .is_wysiwyg = "true";
defparam \RegBank|Register[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N13
dffeas \RegBank|Register[15][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][4] .is_wysiwyg = "true";
defparam \RegBank|Register[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N30
cycloneive_lcell_comb \MUXULA|out[4]~95 (
// Equation(s):
// \MUXULA|out[4]~95_combout  = (\InstrMem|Mux14~1_combout  & (\InstrMem|Mux13~1_combout )) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\RegBank|Register[15][4]~q ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[11][4]~q ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[11][4]~q ),
	.datad(\RegBank|Register[15][4]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[4]~95_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[4]~95 .lut_mask = 16'hDC98;
defparam \MUXULA|out[4]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneive_lcell_comb \MUXULA|out[4]~96 (
// Equation(s):
// \MUXULA|out[4]~96_combout  = (\MUXULA|out[4]~95_combout  & ((\RegBank|Register[13][4]~q ) # (!\InstrMem|Mux14~1_combout )))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[13][4]~q ),
	.datad(\MUXULA|out[4]~95_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[4]~96_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[4]~96 .lut_mask = 16'hF500;
defparam \MUXULA|out[4]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N16
cycloneive_lcell_comb \MUXULA|out[4]~97 (
// Equation(s):
// \MUXULA|out[4]~97_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[4]~94_combout  & ((\MUXULA|out[4]~96_combout ))) # (!\MUXULA|out[4]~94_combout  & (\MUXULA|out[4]~89_combout )))) # (!\InstrMem|Mux12~2_combout  & (((\MUXULA|out[4]~94_combout ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\MUXULA|out[4]~89_combout ),
	.datac(\MUXULA|out[4]~94_combout ),
	.datad(\MUXULA|out[4]~96_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[4]~97_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[4]~97 .lut_mask = 16'hF858;
defparam \MUXULA|out[4]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N7
dffeas \RegBank|Register[16][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][4] .is_wysiwyg = "true";
defparam \RegBank|Register[16][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cycloneive_lcell_comb \RegBank|Register[17][4]~feeder (
// Equation(s):
// \RegBank|Register[17][4]~feeder_combout  = \WriteData[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[4]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[17][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[17][4]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[17][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N13
dffeas \RegBank|Register[17][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[17][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][4] .is_wysiwyg = "true";
defparam \RegBank|Register[17][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cycloneive_lcell_comb \MUXULA|out[4]~646 (
// Equation(s):
// \MUXULA|out[4]~646_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[17][4]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[16][4]~q ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[16][4]~q ),
	.datad(\RegBank|Register[17][4]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[4]~646_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[4]~646 .lut_mask = 16'h5410;
defparam \MUXULA|out[4]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N11
dffeas \RegBank|Register[28][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][4] .is_wysiwyg = "true";
defparam \RegBank|Register[28][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N15
dffeas \RegBank|Register[21][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][4] .is_wysiwyg = "true";
defparam \RegBank|Register[21][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N25
dffeas \RegBank|Register[20][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][4] .is_wysiwyg = "true";
defparam \RegBank|Register[20][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneive_lcell_comb \MUXULA|out[4]~85 (
// Equation(s):
// \MUXULA|out[4]~85_combout  = (\InstrMem|Mux12~2_combout  & (((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[21][4]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[20][4]~q )))))

	.dataa(\RegBank|Register[21][4]~q ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[20][4]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[4]~85_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[4]~85 .lut_mask = 16'hEE30;
defparam \MUXULA|out[4]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N5
dffeas \RegBank|Register[29][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][4] .is_wysiwyg = "true";
defparam \RegBank|Register[29][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N4
cycloneive_lcell_comb \MUXULA|out[4]~86 (
// Equation(s):
// \MUXULA|out[4]~86_combout  = (\MUXULA|out[4]~85_combout  & (((\RegBank|Register[29][4]~q ) # (!\InstrMem|Mux12~2_combout )))) # (!\MUXULA|out[4]~85_combout  & (\RegBank|Register[28][4]~q  & ((\InstrMem|Mux12~2_combout ))))

	.dataa(\RegBank|Register[28][4]~q ),
	.datab(\MUXULA|out[4]~85_combout ),
	.datac(\RegBank|Register[29][4]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[4]~86_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[4]~86 .lut_mask = 16'hE2CC;
defparam \MUXULA|out[4]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N7
dffeas \RegBank|Register[26][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][4] .is_wysiwyg = "true";
defparam \RegBank|Register[26][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneive_lcell_comb \MUXULA|out[4]~82 (
// Equation(s):
// \MUXULA|out[4]~82_combout  = (\InstrMem|Mux12~2_combout  & ((\RegBank|Register[26][4]~q ) # (\InstrMem|Mux15~1_combout )))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[26][4]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[4]~82_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[4]~82 .lut_mask = 16'hAAA0;
defparam \MUXULA|out[4]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N5
dffeas \RegBank|Register[19][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][4] .is_wysiwyg = "true";
defparam \RegBank|Register[19][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N27
dffeas \RegBank|Register[27][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][4] .is_wysiwyg = "true";
defparam \RegBank|Register[27][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N26
cycloneive_lcell_comb \MUXULA|out[4]~83 (
// Equation(s):
// \MUXULA|out[4]~83_combout  = (\MUXULA|out[4]~82_combout  & (((\RegBank|Register[27][4]~q ) # (!\InstrMem|Mux15~1_combout )))) # (!\MUXULA|out[4]~82_combout  & (\RegBank|Register[19][4]~q  & ((\InstrMem|Mux15~1_combout ))))

	.dataa(\MUXULA|out[4]~82_combout ),
	.datab(\RegBank|Register[19][4]~q ),
	.datac(\RegBank|Register[27][4]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[4]~83_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[4]~83 .lut_mask = 16'hE4AA;
defparam \MUXULA|out[4]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N5
dffeas \RegBank|Register[22][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][4] .is_wysiwyg = "true";
defparam \RegBank|Register[22][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N1
dffeas \RegBank|Register[23][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][4] .is_wysiwyg = "true";
defparam \RegBank|Register[23][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneive_lcell_comb \MUXULA|out[4]~80 (
// Equation(s):
// \MUXULA|out[4]~80_combout  = (\InstrMem|Mux12~2_combout  & (\InstrMem|Mux15~1_combout )) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[23][4]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[22][4]~q ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[22][4]~q ),
	.datad(\RegBank|Register[23][4]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[4]~80_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[4]~80 .lut_mask = 16'hDC98;
defparam \MUXULA|out[4]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N13
dffeas \RegBank|Register[31][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][4] .is_wysiwyg = "true";
defparam \RegBank|Register[31][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N14
cycloneive_lcell_comb \RegBank|Register[30][4]~feeder (
// Equation(s):
// \RegBank|Register[30][4]~feeder_combout  = \WriteData[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[4]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[30][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[30][4]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[30][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N15
dffeas \RegBank|Register[30][4] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[30][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][4] .is_wysiwyg = "true";
defparam \RegBank|Register[30][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N12
cycloneive_lcell_comb \MUXULA|out[4]~81 (
// Equation(s):
// \MUXULA|out[4]~81_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[4]~80_combout  & (\RegBank|Register[31][4]~q )) # (!\MUXULA|out[4]~80_combout  & ((\RegBank|Register[30][4]~q ))))) # (!\InstrMem|Mux12~2_combout  & (\MUXULA|out[4]~80_combout ))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\MUXULA|out[4]~80_combout ),
	.datac(\RegBank|Register[31][4]~q ),
	.datad(\RegBank|Register[30][4]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[4]~81_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[4]~81 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[4]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N18
cycloneive_lcell_comb \MUXULA|out[4]~84 (
// Equation(s):
// \MUXULA|out[4]~84_combout  = (\InstrMem|Mux14~1_combout  & (((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\MUXULA|out[4]~81_combout ))) # (!\InstrMem|Mux13~1_combout  & (\MUXULA|out[4]~83_combout ))))

	.dataa(\MUXULA|out[4]~83_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\InstrMem|Mux13~1_combout ),
	.datad(\MUXULA|out[4]~81_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[4]~84_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[4]~84 .lut_mask = 16'hF2C2;
defparam \MUXULA|out[4]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N16
cycloneive_lcell_comb \MUXULA|out[4]~87 (
// Equation(s):
// \MUXULA|out[4]~87_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[4]~84_combout  & ((\MUXULA|out[4]~86_combout ))) # (!\MUXULA|out[4]~84_combout  & (\MUXULA|out[4]~646_combout )))) # (!\InstrMem|Mux14~1_combout  & (((\MUXULA|out[4]~84_combout ))))

	.dataa(\MUXULA|out[4]~646_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\MUXULA|out[4]~86_combout ),
	.datad(\MUXULA|out[4]~84_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[4]~87_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[4]~87 .lut_mask = 16'hF388;
defparam \MUXULA|out[4]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N10
cycloneive_lcell_comb \MUXULA|out[4]~98 (
// Equation(s):
// \MUXULA|out[4]~98_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & ((\MUXULA|out[4]~87_combout ))) # (!\InstrMem|Mux11~1_combout  & (\MUXULA|out[4]~97_combout ))))

	.dataa(\UC|Selector1~4_combout ),
	.datab(\MUXULA|out[4]~97_combout ),
	.datac(\InstrMem|Mux11~1_combout ),
	.datad(\MUXULA|out[4]~87_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[4]~98_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[4]~98 .lut_mask = 16'h5404;
defparam \MUXULA|out[4]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N28
cycloneive_lcell_comb \MUXULA|out[4]~99 (
// Equation(s):
// \MUXULA|out[4]~99_combout  = (\MUXULA|out[4]~98_combout ) # ((\InstrMem|Mux27~0_combout  & (!\PC|pgcount [0] & \UC|Selector1~4_combout )))

	.dataa(\MUXULA|out[4]~98_combout ),
	.datab(\InstrMem|Mux27~0_combout ),
	.datac(\PC|pgcount [0]),
	.datad(\UC|Selector1~4_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[4]~99_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[4]~99 .lut_mask = 16'hAEAA;
defparam \MUXULA|out[4]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N8
cycloneive_lcell_comb \ULA|Add0~8 (
// Equation(s):
// \ULA|Add0~8_combout  = ((\Data[4]~input_o  $ (\MUXULA|out[4]~99_combout  $ (!\ULA|Add0~7 )))) # (GND)
// \ULA|Add0~9  = CARRY((\Data[4]~input_o  & ((\MUXULA|out[4]~99_combout ) # (!\ULA|Add0~7 ))) # (!\Data[4]~input_o  & (\MUXULA|out[4]~99_combout  & !\ULA|Add0~7 )))

	.dataa(\Data[4]~input_o ),
	.datab(\MUXULA|out[4]~99_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~7 ),
	.combout(\ULA|Add0~8_combout ),
	.cout(\ULA|Add0~9 ));
// synopsys translate_off
defparam \ULA|Add0~8 .lut_mask = 16'h698E;
defparam \ULA|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N9
dffeas \RegBank|Register[7][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][5] .is_wysiwyg = "true";
defparam \RegBank|Register[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N29
dffeas \RegBank|Register[3][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][5] .is_wysiwyg = "true";
defparam \RegBank|Register[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
cycloneive_lcell_comb \MUXULA|out[5]~108 (
// Equation(s):
// \MUXULA|out[5]~108_combout  = (\InstrMem|Mux13~1_combout  & (\InstrMem|Mux14~1_combout )) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & ((\RegBank|Register[1][5]~q ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[3][5]~q ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[3][5]~q ),
	.datad(\RegBank|Register[1][5]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[5]~108_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[5]~108 .lut_mask = 16'hDC98;
defparam \MUXULA|out[5]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \MUXULA|out[5]~109 (
// Equation(s):
// \MUXULA|out[5]~109_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[5]~108_combout  & (\RegBank|Register[5][5]~q )) # (!\MUXULA|out[5]~108_combout  & ((\RegBank|Register[7][5]~q ))))) # (!\InstrMem|Mux13~1_combout  & (((\MUXULA|out[5]~108_combout 
// ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\RegBank|Register[5][5]~q ),
	.datac(\RegBank|Register[7][5]~q ),
	.datad(\MUXULA|out[5]~108_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[5]~109_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[5]~109 .lut_mask = 16'hDDA0;
defparam \MUXULA|out[5]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N9
dffeas \RegBank|Register[15][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][5] .is_wysiwyg = "true";
defparam \RegBank|Register[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N3
dffeas \RegBank|Register[11][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][5] .is_wysiwyg = "true";
defparam \RegBank|Register[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N2
cycloneive_lcell_comb \MUXULA|out[5]~115 (
// Equation(s):
// \MUXULA|out[5]~115_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[11][5]~q  & !\InstrMem|Mux14~1_combout ))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[11][5]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[5]~115_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[5]~115 .lut_mask = 16'hAA50;
defparam \MUXULA|out[5]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N8
cycloneive_lcell_comb \MUXULA|out[5]~116 (
// Equation(s):
// \MUXULA|out[5]~116_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[5]~115_combout  & (\RegBank|Register[13][5]~q )) # (!\MUXULA|out[5]~115_combout  & ((\RegBank|Register[15][5]~q ))))) # (!\InstrMem|Mux13~1_combout  & (((\MUXULA|out[5]~115_combout 
// ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\RegBank|Register[13][5]~q ),
	.datac(\RegBank|Register[15][5]~q ),
	.datad(\MUXULA|out[5]~115_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[5]~116_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[5]~116 .lut_mask = 16'hDDA0;
defparam \MUXULA|out[5]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N13
dffeas \RegBank|Register[6][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][5] .is_wysiwyg = "true";
defparam \RegBank|Register[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N7
dffeas \RegBank|Register[2][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][5] .is_wysiwyg = "true";
defparam \RegBank|Register[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cycloneive_lcell_comb \MUXULA|out[5]~112 (
// Equation(s):
// \MUXULA|out[5]~112_combout  = (\InstrMem|Mux13~1_combout  & (\InstrMem|Mux14~1_combout )) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & ((\RegBank|Register[0][5]~q ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[2][5]~q ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[2][5]~q ),
	.datad(\RegBank|Register[0][5]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[5]~112_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[5]~112 .lut_mask = 16'hDC98;
defparam \MUXULA|out[5]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneive_lcell_comb \MUXULA|out[5]~113 (
// Equation(s):
// \MUXULA|out[5]~113_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[5]~112_combout  & (\RegBank|Register[4][5]~q )) # (!\MUXULA|out[5]~112_combout  & ((\RegBank|Register[6][5]~q ))))) # (!\InstrMem|Mux13~1_combout  & (((\MUXULA|out[5]~112_combout 
// ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\RegBank|Register[4][5]~q ),
	.datac(\RegBank|Register[6][5]~q ),
	.datad(\MUXULA|out[5]~112_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[5]~113_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[5]~113 .lut_mask = 16'hDDA0;
defparam \MUXULA|out[5]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N7
dffeas \RegBank|Register[10][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][5] .is_wysiwyg = "true";
defparam \RegBank|Register[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneive_lcell_comb \RegBank|Register[14][5]~feeder (
// Equation(s):
// \RegBank|Register[14][5]~feeder_combout  = \WriteData[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[5]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[14][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[14][5]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[14][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N17
dffeas \RegBank|Register[14][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[14][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][5] .is_wysiwyg = "true";
defparam \RegBank|Register[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \MUXULA|out[5]~110 (
// Equation(s):
// \MUXULA|out[5]~110_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ) # ((\RegBank|Register[14][5]~q )))) # (!\InstrMem|Mux13~1_combout  & (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[10][5]~q )))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[10][5]~q ),
	.datad(\RegBank|Register[14][5]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[5]~110_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[5]~110 .lut_mask = 16'hBA98;
defparam \MUXULA|out[5]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \MUXULA|out[5]~111 (
// Equation(s):
// \MUXULA|out[5]~111_combout  = (\MUXULA|out[5]~110_combout  & (((\RegBank|Register[12][5]~q ) # (!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[5]~110_combout  & (\RegBank|Register[8][5]~q  & ((\InstrMem|Mux14~1_combout ))))

	.dataa(\MUXULA|out[5]~110_combout ),
	.datab(\RegBank|Register[8][5]~q ),
	.datac(\RegBank|Register[12][5]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[5]~111_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[5]~111 .lut_mask = 16'hE4AA;
defparam \MUXULA|out[5]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N26
cycloneive_lcell_comb \MUXULA|out[5]~114 (
// Equation(s):
// \MUXULA|out[5]~114_combout  = (\InstrMem|Mux12~2_combout  & (((\MUXULA|out[5]~111_combout ) # (\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & (\MUXULA|out[5]~113_combout  & ((!\InstrMem|Mux15~1_combout ))))

	.dataa(\MUXULA|out[5]~113_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\MUXULA|out[5]~111_combout ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[5]~114_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[5]~114 .lut_mask = 16'hCCE2;
defparam \MUXULA|out[5]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N20
cycloneive_lcell_comb \MUXULA|out[5]~117 (
// Equation(s):
// \MUXULA|out[5]~117_combout  = (\MUXULA|out[5]~114_combout  & (((\MUXULA|out[5]~116_combout ) # (!\InstrMem|Mux15~1_combout )))) # (!\MUXULA|out[5]~114_combout  & (\MUXULA|out[5]~109_combout  & ((\InstrMem|Mux15~1_combout ))))

	.dataa(\MUXULA|out[5]~109_combout ),
	.datab(\MUXULA|out[5]~116_combout ),
	.datac(\MUXULA|out[5]~114_combout ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[5]~117_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[5]~117 .lut_mask = 16'hCAF0;
defparam \MUXULA|out[5]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N3
dffeas \RegBank|Register[16][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][5] .is_wysiwyg = "true";
defparam \RegBank|Register[16][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneive_lcell_comb \RegBank|Register[17][5]~feeder (
// Equation(s):
// \RegBank|Register[17][5]~feeder_combout  = \WriteData[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[5]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[17][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[17][5]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[17][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N9
dffeas \RegBank|Register[17][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[17][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][5] .is_wysiwyg = "true";
defparam \RegBank|Register[17][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneive_lcell_comb \MUXULA|out[5]~645 (
// Equation(s):
// \MUXULA|out[5]~645_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[17][5]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[16][5]~q ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[16][5]~q ),
	.datad(\RegBank|Register[17][5]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[5]~645_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[5]~645 .lut_mask = 16'h5410;
defparam \MUXULA|out[5]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N5
dffeas \RegBank|Register[20][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][5] .is_wysiwyg = "true";
defparam \RegBank|Register[20][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N19
dffeas \RegBank|Register[28][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][5] .is_wysiwyg = "true";
defparam \RegBank|Register[28][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N4
cycloneive_lcell_comb \MUXULA|out[5]~105 (
// Equation(s):
// \MUXULA|out[5]~105_combout  = (\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout ) # ((\RegBank|Register[28][5]~q )))) # (!\InstrMem|Mux12~2_combout  & (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[20][5]~q )))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[20][5]~q ),
	.datad(\RegBank|Register[28][5]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[5]~105_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[5]~105 .lut_mask = 16'hBA98;
defparam \MUXULA|out[5]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N21
dffeas \RegBank|Register[29][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][5] .is_wysiwyg = "true";
defparam \RegBank|Register[29][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N11
dffeas \RegBank|Register[21][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][5] .is_wysiwyg = "true";
defparam \RegBank|Register[21][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N20
cycloneive_lcell_comb \MUXULA|out[5]~106 (
// Equation(s):
// \MUXULA|out[5]~106_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[5]~105_combout  & (\RegBank|Register[29][5]~q )) # (!\MUXULA|out[5]~105_combout  & ((\RegBank|Register[21][5]~q ))))) # (!\InstrMem|Mux15~1_combout  & (\MUXULA|out[5]~105_combout ))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\MUXULA|out[5]~105_combout ),
	.datac(\RegBank|Register[29][5]~q ),
	.datad(\RegBank|Register[21][5]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[5]~106_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[5]~106 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[5]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N13
dffeas \RegBank|Register[19][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][5] .is_wysiwyg = "true";
defparam \RegBank|Register[19][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N12
cycloneive_lcell_comb \MUXULA|out[5]~102 (
// Equation(s):
// \MUXULA|out[5]~102_combout  = (\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout ) # (\RegBank|Register[19][5]~q )))

	.dataa(gnd),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[19][5]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[5]~102_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[5]~102 .lut_mask = 16'hFC00;
defparam \MUXULA|out[5]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N15
dffeas \RegBank|Register[27][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][5] .is_wysiwyg = "true";
defparam \RegBank|Register[27][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N17
dffeas \RegBank|Register[26][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][5] .is_wysiwyg = "true";
defparam \RegBank|Register[26][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N14
cycloneive_lcell_comb \MUXULA|out[5]~103 (
// Equation(s):
// \MUXULA|out[5]~103_combout  = (\MUXULA|out[5]~102_combout  & (((\RegBank|Register[27][5]~q )) # (!\InstrMem|Mux12~2_combout ))) # (!\MUXULA|out[5]~102_combout  & (\InstrMem|Mux12~2_combout  & ((\RegBank|Register[26][5]~q ))))

	.dataa(\MUXULA|out[5]~102_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[27][5]~q ),
	.datad(\RegBank|Register[26][5]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[5]~103_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[5]~103 .lut_mask = 16'hE6A2;
defparam \MUXULA|out[5]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N21
dffeas \RegBank|Register[23][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][5] .is_wysiwyg = "true";
defparam \RegBank|Register[23][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N27
dffeas \RegBank|Register[31][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][5] .is_wysiwyg = "true";
defparam \RegBank|Register[31][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N11
dffeas \RegBank|Register[22][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][5] .is_wysiwyg = "true";
defparam \RegBank|Register[22][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N17
dffeas \RegBank|Register[30][5] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][5] .is_wysiwyg = "true";
defparam \RegBank|Register[30][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneive_lcell_comb \MUXULA|out[5]~100 (
// Equation(s):
// \MUXULA|out[5]~100_combout  = (\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout ) # ((\RegBank|Register[30][5]~q )))) # (!\InstrMem|Mux12~2_combout  & (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[22][5]~q )))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[22][5]~q ),
	.datad(\RegBank|Register[30][5]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[5]~100_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[5]~100 .lut_mask = 16'hBA98;
defparam \MUXULA|out[5]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N26
cycloneive_lcell_comb \MUXULA|out[5]~101 (
// Equation(s):
// \MUXULA|out[5]~101_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[5]~100_combout  & ((\RegBank|Register[31][5]~q ))) # (!\MUXULA|out[5]~100_combout  & (\RegBank|Register[23][5]~q )))) # (!\InstrMem|Mux15~1_combout  & (((\MUXULA|out[5]~100_combout 
// ))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\RegBank|Register[23][5]~q ),
	.datac(\RegBank|Register[31][5]~q ),
	.datad(\MUXULA|out[5]~100_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[5]~101_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[5]~101 .lut_mask = 16'hF588;
defparam \MUXULA|out[5]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N2
cycloneive_lcell_comb \MUXULA|out[5]~104 (
// Equation(s):
// \MUXULA|out[5]~104_combout  = (\InstrMem|Mux14~1_combout  & (((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\MUXULA|out[5]~101_combout ))) # (!\InstrMem|Mux13~1_combout  & (\MUXULA|out[5]~103_combout 
// ))))

	.dataa(\MUXULA|out[5]~103_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\InstrMem|Mux13~1_combout ),
	.datad(\MUXULA|out[5]~101_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[5]~104_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[5]~104 .lut_mask = 16'hF2C2;
defparam \MUXULA|out[5]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N28
cycloneive_lcell_comb \MUXULA|out[5]~107 (
// Equation(s):
// \MUXULA|out[5]~107_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[5]~104_combout  & ((\MUXULA|out[5]~106_combout ))) # (!\MUXULA|out[5]~104_combout  & (\MUXULA|out[5]~645_combout )))) # (!\InstrMem|Mux14~1_combout  & (((\MUXULA|out[5]~104_combout 
// ))))

	.dataa(\MUXULA|out[5]~645_combout ),
	.datab(\MUXULA|out[5]~106_combout ),
	.datac(\InstrMem|Mux14~1_combout ),
	.datad(\MUXULA|out[5]~104_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[5]~107_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[5]~107 .lut_mask = 16'hCFA0;
defparam \MUXULA|out[5]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N30
cycloneive_lcell_comb \MUXULA|out[5]~118 (
// Equation(s):
// \MUXULA|out[5]~118_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & ((\MUXULA|out[5]~107_combout ))) # (!\InstrMem|Mux11~1_combout  & (\MUXULA|out[5]~117_combout ))))

	.dataa(\UC|Selector1~4_combout ),
	.datab(\MUXULA|out[5]~117_combout ),
	.datac(\InstrMem|Mux11~1_combout ),
	.datad(\MUXULA|out[5]~107_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[5]~118_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[5]~118 .lut_mask = 16'h5404;
defparam \MUXULA|out[5]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneive_lcell_comb \MUXULA|out[5]~119 (
// Equation(s):
// \MUXULA|out[5]~119_combout  = (\MUXULA|out[5]~118_combout ) # ((\UC|Selector1~4_combout  & \InstrMem|Mux26~1_combout ))

	.dataa(\UC|Selector1~4_combout ),
	.datab(\InstrMem|Mux26~1_combout ),
	.datac(gnd),
	.datad(\MUXULA|out[5]~118_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[5]~119_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[5]~119 .lut_mask = 16'hFF88;
defparam \MUXULA|out[5]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y8_N1
cycloneive_io_ibuf \Data[5]~input (
	.i(Data[5]),
	.ibar(gnd),
	.o(\Data[5]~input_o ));
// synopsys translate_off
defparam \Data[5]~input .bus_hold = "false";
defparam \Data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N10
cycloneive_lcell_comb \ULA|Add0~10 (
// Equation(s):
// \ULA|Add0~10_combout  = (\MUXULA|out[5]~119_combout  & ((\Data[5]~input_o  & (\ULA|Add0~9  & VCC)) # (!\Data[5]~input_o  & (!\ULA|Add0~9 )))) # (!\MUXULA|out[5]~119_combout  & ((\Data[5]~input_o  & (!\ULA|Add0~9 )) # (!\Data[5]~input_o  & ((\ULA|Add0~9 ) 
// # (GND)))))
// \ULA|Add0~11  = CARRY((\MUXULA|out[5]~119_combout  & (!\Data[5]~input_o  & !\ULA|Add0~9 )) # (!\MUXULA|out[5]~119_combout  & ((!\ULA|Add0~9 ) # (!\Data[5]~input_o ))))

	.dataa(\MUXULA|out[5]~119_combout ),
	.datab(\Data[5]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~9 ),
	.combout(\ULA|Add0~10_combout ),
	.cout(\ULA|Add0~11 ));
// synopsys translate_off
defparam \ULA|Add0~10 .lut_mask = 16'h9617;
defparam \ULA|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y16_N31
dffeas \RegBank|Register[20][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][6] .is_wysiwyg = "true";
defparam \RegBank|Register[20][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N11
dffeas \RegBank|Register[21][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][6] .is_wysiwyg = "true";
defparam \RegBank|Register[21][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N30
cycloneive_lcell_comb \MUXULA|out[6]~125 (
// Equation(s):
// \MUXULA|out[6]~125_combout  = (\InstrMem|Mux12~2_combout  & (\InstrMem|Mux15~1_combout )) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[21][6]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[20][6]~q ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[20][6]~q ),
	.datad(\RegBank|Register[21][6]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[6]~125_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[6]~125 .lut_mask = 16'hDC98;
defparam \MUXULA|out[6]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N13
dffeas \RegBank|Register[29][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][6] .is_wysiwyg = "true";
defparam \RegBank|Register[29][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N7
dffeas \RegBank|Register[28][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][6] .is_wysiwyg = "true";
defparam \RegBank|Register[28][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N12
cycloneive_lcell_comb \MUXULA|out[6]~126 (
// Equation(s):
// \MUXULA|out[6]~126_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[6]~125_combout  & (\RegBank|Register[29][6]~q )) # (!\MUXULA|out[6]~125_combout  & ((\RegBank|Register[28][6]~q ))))) # (!\InstrMem|Mux12~2_combout  & (\MUXULA|out[6]~125_combout ))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\MUXULA|out[6]~125_combout ),
	.datac(\RegBank|Register[29][6]~q ),
	.datad(\RegBank|Register[28][6]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[6]~126_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[6]~126 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[6]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N31
dffeas \RegBank|Register[16][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][6] .is_wysiwyg = "true";
defparam \RegBank|Register[16][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N1
dffeas \RegBank|Register[17][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][6] .is_wysiwyg = "true";
defparam \RegBank|Register[17][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cycloneive_lcell_comb \MUXULA|out[6]~644 (
// Equation(s):
// \MUXULA|out[6]~644_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[17][6]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[16][6]~q ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[16][6]~q ),
	.datad(\RegBank|Register[17][6]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[6]~644_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[6]~644 .lut_mask = 16'h5410;
defparam \MUXULA|out[6]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N23
dffeas \RegBank|Register[26][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][6] .is_wysiwyg = "true";
defparam \RegBank|Register[26][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneive_lcell_comb \MUXULA|out[6]~122 (
// Equation(s):
// \MUXULA|out[6]~122_combout  = (\InstrMem|Mux12~2_combout  & ((\RegBank|Register[26][6]~q ) # (\InstrMem|Mux15~1_combout )))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[26][6]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[6]~122_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[6]~122 .lut_mask = 16'hAAA0;
defparam \MUXULA|out[6]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N9
dffeas \RegBank|Register[19][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][6] .is_wysiwyg = "true";
defparam \RegBank|Register[19][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N7
dffeas \RegBank|Register[27][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][6] .is_wysiwyg = "true";
defparam \RegBank|Register[27][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N6
cycloneive_lcell_comb \MUXULA|out[6]~123 (
// Equation(s):
// \MUXULA|out[6]~123_combout  = (\MUXULA|out[6]~122_combout  & (((\RegBank|Register[27][6]~q ) # (!\InstrMem|Mux15~1_combout )))) # (!\MUXULA|out[6]~122_combout  & (\RegBank|Register[19][6]~q  & ((\InstrMem|Mux15~1_combout ))))

	.dataa(\MUXULA|out[6]~122_combout ),
	.datab(\RegBank|Register[19][6]~q ),
	.datac(\RegBank|Register[27][6]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[6]~123_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[6]~123 .lut_mask = 16'hE4AA;
defparam \MUXULA|out[6]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N7
dffeas \RegBank|Register[23][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][6] .is_wysiwyg = "true";
defparam \RegBank|Register[23][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N21
dffeas \RegBank|Register[22][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][6] .is_wysiwyg = "true";
defparam \RegBank|Register[22][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneive_lcell_comb \MUXULA|out[6]~120 (
// Equation(s):
// \MUXULA|out[6]~120_combout  = (\InstrMem|Mux12~2_combout  & (((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[23][6]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[22][6]~q 
// )))))

	.dataa(\RegBank|Register[23][6]~q ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[22][6]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[6]~120_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[6]~120 .lut_mask = 16'hEE30;
defparam \MUXULA|out[6]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N5
dffeas \RegBank|Register[31][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][6] .is_wysiwyg = "true";
defparam \RegBank|Register[31][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
cycloneive_lcell_comb \RegBank|Register[30][6]~feeder (
// Equation(s):
// \RegBank|Register[30][6]~feeder_combout  = \WriteData[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[6]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[30][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[30][6]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[30][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N31
dffeas \RegBank|Register[30][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[30][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][6] .is_wysiwyg = "true";
defparam \RegBank|Register[30][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N4
cycloneive_lcell_comb \MUXULA|out[6]~121 (
// Equation(s):
// \MUXULA|out[6]~121_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[6]~120_combout  & (\RegBank|Register[31][6]~q )) # (!\MUXULA|out[6]~120_combout  & ((\RegBank|Register[30][6]~q ))))) # (!\InstrMem|Mux12~2_combout  & (\MUXULA|out[6]~120_combout ))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\MUXULA|out[6]~120_combout ),
	.datac(\RegBank|Register[31][6]~q ),
	.datad(\RegBank|Register[30][6]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[6]~121_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[6]~121 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[6]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N8
cycloneive_lcell_comb \MUXULA|out[6]~124 (
// Equation(s):
// \MUXULA|out[6]~124_combout  = (\InstrMem|Mux13~1_combout  & (((\MUXULA|out[6]~121_combout ) # (\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & (\MUXULA|out[6]~123_combout  & ((!\InstrMem|Mux14~1_combout ))))

	.dataa(\MUXULA|out[6]~123_combout ),
	.datab(\MUXULA|out[6]~121_combout ),
	.datac(\InstrMem|Mux13~1_combout ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[6]~124_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[6]~124 .lut_mask = 16'hF0CA;
defparam \MUXULA|out[6]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N30
cycloneive_lcell_comb \MUXULA|out[6]~127 (
// Equation(s):
// \MUXULA|out[6]~127_combout  = (\MUXULA|out[6]~124_combout  & ((\MUXULA|out[6]~126_combout ) # ((!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[6]~124_combout  & (((\MUXULA|out[6]~644_combout  & \InstrMem|Mux14~1_combout ))))

	.dataa(\MUXULA|out[6]~126_combout ),
	.datab(\MUXULA|out[6]~644_combout ),
	.datac(\MUXULA|out[6]~124_combout ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[6]~127_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[6]~127 .lut_mask = 16'hACF0;
defparam \MUXULA|out[6]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N31
dffeas \RegBank|Register[3][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][6] .is_wysiwyg = "true";
defparam \RegBank|Register[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \RegBank|Register[7][6]~feeder (
// Equation(s):
// \RegBank|Register[7][6]~feeder_combout  = \WriteData[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[6]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[7][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[7][6]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[7][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N31
dffeas \RegBank|Register[7][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][6] .is_wysiwyg = "true";
defparam \RegBank|Register[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cycloneive_lcell_comb \MUXULA|out[6]~130 (
// Equation(s):
// \MUXULA|out[6]~130_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ) # ((\RegBank|Register[7][6]~q )))) # (!\InstrMem|Mux13~1_combout  & (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[3][6]~q )))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[3][6]~q ),
	.datad(\RegBank|Register[7][6]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[6]~130_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[6]~130 .lut_mask = 16'hBA98;
defparam \MUXULA|out[6]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneive_lcell_comb \MUXULA|out[6]~131 (
// Equation(s):
// \MUXULA|out[6]~131_combout  = (\MUXULA|out[6]~130_combout  & (((\RegBank|Register[5][6]~q )) # (!\InstrMem|Mux14~1_combout ))) # (!\MUXULA|out[6]~130_combout  & (\InstrMem|Mux14~1_combout  & (\RegBank|Register[1][6]~q )))

	.dataa(\MUXULA|out[6]~130_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[1][6]~q ),
	.datad(\RegBank|Register[5][6]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[6]~131_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[6]~131 .lut_mask = 16'hEA62;
defparam \MUXULA|out[6]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N15
dffeas \RegBank|Register[2][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][6] .is_wysiwyg = "true";
defparam \RegBank|Register[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
cycloneive_lcell_comb \MUXULA|out[6]~132 (
// Equation(s):
// \MUXULA|out[6]~132_combout  = (\InstrMem|Mux13~1_combout  & (\InstrMem|Mux14~1_combout )) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & ((\RegBank|Register[0][6]~q ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[2][6]~q ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[2][6]~q ),
	.datad(\RegBank|Register[0][6]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[6]~132_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[6]~132 .lut_mask = 16'hDC98;
defparam \MUXULA|out[6]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N29
dffeas \RegBank|Register[6][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][6] .is_wysiwyg = "true";
defparam \RegBank|Register[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneive_lcell_comb \MUXULA|out[6]~133 (
// Equation(s):
// \MUXULA|out[6]~133_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[6]~132_combout  & ((\RegBank|Register[4][6]~q ))) # (!\MUXULA|out[6]~132_combout  & (\RegBank|Register[6][6]~q )))) # (!\InstrMem|Mux13~1_combout  & (\MUXULA|out[6]~132_combout ))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\MUXULA|out[6]~132_combout ),
	.datac(\RegBank|Register[6][6]~q ),
	.datad(\RegBank|Register[4][6]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[6]~133_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[6]~133 .lut_mask = 16'hEC64;
defparam \MUXULA|out[6]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N20
cycloneive_lcell_comb \MUXULA|out[6]~134 (
// Equation(s):
// \MUXULA|out[6]~134_combout  = (\InstrMem|Mux12~2_combout  & (((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\MUXULA|out[6]~131_combout )) # (!\InstrMem|Mux15~1_combout  & ((\MUXULA|out[6]~133_combout 
// )))))

	.dataa(\MUXULA|out[6]~131_combout ),
	.datab(\MUXULA|out[6]~133_combout ),
	.datac(\InstrMem|Mux12~2_combout ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[6]~134_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[6]~134 .lut_mask = 16'hFA0C;
defparam \MUXULA|out[6]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N29
dffeas \RegBank|Register[14][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][6] .is_wysiwyg = "true";
defparam \RegBank|Register[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N13
dffeas \RegBank|Register[10][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][6] .is_wysiwyg = "true";
defparam \RegBank|Register[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \MUXULA|out[6]~128 (
// Equation(s):
// \MUXULA|out[6]~128_combout  = (\InstrMem|Mux13~1_combout  & (((\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & (\RegBank|Register[8][6]~q )) # (!\InstrMem|Mux14~1_combout  & ((\RegBank|Register[10][6]~q )))))

	.dataa(\RegBank|Register[8][6]~q ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[10][6]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[6]~128_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[6]~128 .lut_mask = 16'hEE30;
defparam \MUXULA|out[6]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneive_lcell_comb \MUXULA|out[6]~129 (
// Equation(s):
// \MUXULA|out[6]~129_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[6]~128_combout  & (\RegBank|Register[12][6]~q )) # (!\MUXULA|out[6]~128_combout  & ((\RegBank|Register[14][6]~q ))))) # (!\InstrMem|Mux13~1_combout  & (((\MUXULA|out[6]~128_combout 
// ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\RegBank|Register[12][6]~q ),
	.datac(\RegBank|Register[14][6]~q ),
	.datad(\MUXULA|out[6]~128_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[6]~129_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[6]~129 .lut_mask = 16'hDDA0;
defparam \MUXULA|out[6]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N23
dffeas \RegBank|Register[11][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][6] .is_wysiwyg = "true";
defparam \RegBank|Register[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N1
dffeas \RegBank|Register[15][6] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][6] .is_wysiwyg = "true";
defparam \RegBank|Register[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N22
cycloneive_lcell_comb \MUXULA|out[6]~135 (
// Equation(s):
// \MUXULA|out[6]~135_combout  = (\InstrMem|Mux14~1_combout  & (\InstrMem|Mux13~1_combout )) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\RegBank|Register[15][6]~q ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[11][6]~q ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[11][6]~q ),
	.datad(\RegBank|Register[15][6]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[6]~135_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[6]~135 .lut_mask = 16'hDC98;
defparam \MUXULA|out[6]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N8
cycloneive_lcell_comb \MUXULA|out[6]~136 (
// Equation(s):
// \MUXULA|out[6]~136_combout  = (\MUXULA|out[6]~135_combout  & ((\RegBank|Register[13][6]~q ) # (!\InstrMem|Mux14~1_combout )))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[13][6]~q ),
	.datad(\MUXULA|out[6]~135_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[6]~136_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[6]~136 .lut_mask = 16'hF500;
defparam \MUXULA|out[6]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N26
cycloneive_lcell_comb \MUXULA|out[6]~137 (
// Equation(s):
// \MUXULA|out[6]~137_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[6]~134_combout  & ((\MUXULA|out[6]~136_combout ))) # (!\MUXULA|out[6]~134_combout  & (\MUXULA|out[6]~129_combout )))) # (!\InstrMem|Mux12~2_combout  & (\MUXULA|out[6]~134_combout ))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\MUXULA|out[6]~134_combout ),
	.datac(\MUXULA|out[6]~129_combout ),
	.datad(\MUXULA|out[6]~136_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[6]~137_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[6]~137 .lut_mask = 16'hEC64;
defparam \MUXULA|out[6]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N24
cycloneive_lcell_comb \MUXULA|out[6]~138 (
// Equation(s):
// \MUXULA|out[6]~138_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & (\MUXULA|out[6]~127_combout )) # (!\InstrMem|Mux11~1_combout  & ((\MUXULA|out[6]~137_combout )))))

	.dataa(\MUXULA|out[6]~127_combout ),
	.datab(\InstrMem|Mux11~1_combout ),
	.datac(\MUXULA|out[6]~137_combout ),
	.datad(\UC|Selector1~4_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[6]~138_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[6]~138 .lut_mask = 16'h00B8;
defparam \MUXULA|out[6]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \MUXULA|out[6]~139 (
// Equation(s):
// \MUXULA|out[6]~139_combout  = (\MUXULA|out[6]~138_combout ) # ((\UC|Selector1~4_combout  & \InstrMem|Mux25~0_combout ))

	.dataa(\UC|Selector1~4_combout ),
	.datab(\InstrMem|Mux25~0_combout ),
	.datac(\MUXULA|out[6]~138_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MUXULA|out[6]~139_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[6]~139 .lut_mask = 16'hF8F8;
defparam \MUXULA|out[6]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y6_N22
cycloneive_io_ibuf \Data[6]~input (
	.i(Data[6]),
	.ibar(gnd),
	.o(\Data[6]~input_o ));
// synopsys translate_off
defparam \Data[6]~input .bus_hold = "false";
defparam \Data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N12
cycloneive_lcell_comb \ULA|Add0~12 (
// Equation(s):
// \ULA|Add0~12_combout  = ((\MUXULA|out[6]~139_combout  $ (\Data[6]~input_o  $ (!\ULA|Add0~11 )))) # (GND)
// \ULA|Add0~13  = CARRY((\MUXULA|out[6]~139_combout  & ((\Data[6]~input_o ) # (!\ULA|Add0~11 ))) # (!\MUXULA|out[6]~139_combout  & (\Data[6]~input_o  & !\ULA|Add0~11 )))

	.dataa(\MUXULA|out[6]~139_combout ),
	.datab(\Data[6]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~11 ),
	.combout(\ULA|Add0~12_combout ),
	.cout(\ULA|Add0~13 ));
// synopsys translate_off
defparam \ULA|Add0~12 .lut_mask = 16'h698E;
defparam \ULA|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X41_Y5_N1
cycloneive_io_ibuf \Data[7]~input (
	.i(Data[7]),
	.ibar(gnd),
	.o(\Data[7]~input_o ));
// synopsys translate_off
defparam \Data[7]~input .bus_hold = "false";
defparam \Data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y15_N9
dffeas \RegBank|Register[26][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][7] .is_wysiwyg = "true";
defparam \RegBank|Register[26][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N15
dffeas \RegBank|Register[27][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][7] .is_wysiwyg = "true";
defparam \RegBank|Register[27][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N1
dffeas \RegBank|Register[19][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][7] .is_wysiwyg = "true";
defparam \RegBank|Register[19][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N0
cycloneive_lcell_comb \MUXULA|out[7]~142 (
// Equation(s):
// \MUXULA|out[7]~142_combout  = (\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout ) # (\RegBank|Register[19][7]~q )))

	.dataa(gnd),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[19][7]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[7]~142_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[7]~142 .lut_mask = 16'hFC00;
defparam \MUXULA|out[7]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N14
cycloneive_lcell_comb \MUXULA|out[7]~143 (
// Equation(s):
// \MUXULA|out[7]~143_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[7]~142_combout  & ((\RegBank|Register[27][7]~q ))) # (!\MUXULA|out[7]~142_combout  & (\RegBank|Register[26][7]~q )))) # (!\InstrMem|Mux12~2_combout  & (((\MUXULA|out[7]~142_combout 
// ))))

	.dataa(\RegBank|Register[26][7]~q ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[27][7]~q ),
	.datad(\MUXULA|out[7]~142_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[7]~143_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[7]~143 .lut_mask = 16'hF388;
defparam \MUXULA|out[7]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N17
dffeas \RegBank|Register[23][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][7] .is_wysiwyg = "true";
defparam \RegBank|Register[23][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N15
dffeas \RegBank|Register[31][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][7] .is_wysiwyg = "true";
defparam \RegBank|Register[31][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cycloneive_lcell_comb \RegBank|Register[30][7]~feeder (
// Equation(s):
// \RegBank|Register[30][7]~feeder_combout  = \WriteData[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[7]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[30][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[30][7]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[30][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N1
dffeas \RegBank|Register[30][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[30][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][7] .is_wysiwyg = "true";
defparam \RegBank|Register[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N3
dffeas \RegBank|Register[22][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][7] .is_wysiwyg = "true";
defparam \RegBank|Register[22][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N2
cycloneive_lcell_comb \MUXULA|out[7]~140 (
// Equation(s):
// \MUXULA|out[7]~140_combout  = (\InstrMem|Mux12~2_combout  & ((\RegBank|Register[30][7]~q ) # ((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & (((\RegBank|Register[22][7]~q  & !\InstrMem|Mux15~1_combout ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[30][7]~q ),
	.datac(\RegBank|Register[22][7]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[7]~140_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[7]~140 .lut_mask = 16'hAAD8;
defparam \MUXULA|out[7]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N14
cycloneive_lcell_comb \MUXULA|out[7]~141 (
// Equation(s):
// \MUXULA|out[7]~141_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[7]~140_combout  & ((\RegBank|Register[31][7]~q ))) # (!\MUXULA|out[7]~140_combout  & (\RegBank|Register[23][7]~q )))) # (!\InstrMem|Mux15~1_combout  & (((\MUXULA|out[7]~140_combout 
// ))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\RegBank|Register[23][7]~q ),
	.datac(\RegBank|Register[31][7]~q ),
	.datad(\MUXULA|out[7]~140_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[7]~141_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[7]~141 .lut_mask = 16'hF588;
defparam \MUXULA|out[7]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N10
cycloneive_lcell_comb \MUXULA|out[7]~144 (
// Equation(s):
// \MUXULA|out[7]~144_combout  = (\InstrMem|Mux13~1_combout  & (((\MUXULA|out[7]~141_combout ) # (\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & (\MUXULA|out[7]~143_combout  & ((!\InstrMem|Mux14~1_combout ))))

	.dataa(\MUXULA|out[7]~143_combout ),
	.datab(\MUXULA|out[7]~141_combout ),
	.datac(\InstrMem|Mux13~1_combout ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[7]~144_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[7]~144 .lut_mask = 16'hF0CA;
defparam \MUXULA|out[7]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N11
dffeas \RegBank|Register[16][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][7] .is_wysiwyg = "true";
defparam \RegBank|Register[16][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N17
dffeas \RegBank|Register[17][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][7] .is_wysiwyg = "true";
defparam \RegBank|Register[17][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneive_lcell_comb \MUXULA|out[7]~643 (
// Equation(s):
// \MUXULA|out[7]~643_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[17][7]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[16][7]~q ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[16][7]~q ),
	.datad(\RegBank|Register[17][7]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[7]~643_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[7]~643 .lut_mask = 16'h5410;
defparam \MUXULA|out[7]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N17
dffeas \RegBank|Register[21][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][7] .is_wysiwyg = "true";
defparam \RegBank|Register[21][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N27
dffeas \RegBank|Register[29][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][7] .is_wysiwyg = "true";
defparam \RegBank|Register[29][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N25
dffeas \RegBank|Register[28][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][7] .is_wysiwyg = "true";
defparam \RegBank|Register[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N19
dffeas \RegBank|Register[20][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][7] .is_wysiwyg = "true";
defparam \RegBank|Register[20][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneive_lcell_comb \MUXULA|out[7]~145 (
// Equation(s):
// \MUXULA|out[7]~145_combout  = (\InstrMem|Mux12~2_combout  & ((\RegBank|Register[28][7]~q ) # ((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & (((\RegBank|Register[20][7]~q  & !\InstrMem|Mux15~1_combout ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[28][7]~q ),
	.datac(\RegBank|Register[20][7]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[7]~145_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[7]~145 .lut_mask = 16'hAAD8;
defparam \MUXULA|out[7]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N26
cycloneive_lcell_comb \MUXULA|out[7]~146 (
// Equation(s):
// \MUXULA|out[7]~146_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[7]~145_combout  & ((\RegBank|Register[29][7]~q ))) # (!\MUXULA|out[7]~145_combout  & (\RegBank|Register[21][7]~q )))) # (!\InstrMem|Mux15~1_combout  & (((\MUXULA|out[7]~145_combout 
// ))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\RegBank|Register[21][7]~q ),
	.datac(\RegBank|Register[29][7]~q ),
	.datad(\MUXULA|out[7]~145_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[7]~146_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[7]~146 .lut_mask = 16'hF588;
defparam \MUXULA|out[7]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N8
cycloneive_lcell_comb \MUXULA|out[7]~147 (
// Equation(s):
// \MUXULA|out[7]~147_combout  = (\MUXULA|out[7]~144_combout  & (((\MUXULA|out[7]~146_combout ) # (!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[7]~144_combout  & (\MUXULA|out[7]~643_combout  & ((\InstrMem|Mux14~1_combout ))))

	.dataa(\MUXULA|out[7]~144_combout ),
	.datab(\MUXULA|out[7]~643_combout ),
	.datac(\MUXULA|out[7]~146_combout ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[7]~147_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[7]~147 .lut_mask = 16'hE4AA;
defparam \MUXULA|out[7]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N7
dffeas \RegBank|Register[7][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][7] .is_wysiwyg = "true";
defparam \RegBank|Register[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N23
dffeas \RegBank|Register[3][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][7] .is_wysiwyg = "true";
defparam \RegBank|Register[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N22
cycloneive_lcell_comb \MUXULA|out[7]~148 (
// Equation(s):
// \MUXULA|out[7]~148_combout  = (\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout ) # ((\RegBank|Register[1][7]~q )))) # (!\InstrMem|Mux14~1_combout  & (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[3][7]~q )))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[3][7]~q ),
	.datad(\RegBank|Register[1][7]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[7]~148_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[7]~148 .lut_mask = 16'hBA98;
defparam \MUXULA|out[7]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N6
cycloneive_lcell_comb \MUXULA|out[7]~149 (
// Equation(s):
// \MUXULA|out[7]~149_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[7]~148_combout  & (\RegBank|Register[5][7]~q )) # (!\MUXULA|out[7]~148_combout  & ((\RegBank|Register[7][7]~q ))))) # (!\InstrMem|Mux13~1_combout  & (((\MUXULA|out[7]~148_combout 
// ))))

	.dataa(\RegBank|Register[5][7]~q ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[7][7]~q ),
	.datad(\MUXULA|out[7]~148_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[7]~149_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[7]~149 .lut_mask = 16'hBBC0;
defparam \MUXULA|out[7]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N17
dffeas \RegBank|Register[15][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][7] .is_wysiwyg = "true";
defparam \RegBank|Register[15][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N11
dffeas \RegBank|Register[11][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][7] .is_wysiwyg = "true";
defparam \RegBank|Register[11][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N10
cycloneive_lcell_comb \MUXULA|out[7]~155 (
// Equation(s):
// \MUXULA|out[7]~155_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[11][7]~q  & !\InstrMem|Mux14~1_combout ))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[11][7]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[7]~155_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[7]~155 .lut_mask = 16'hAA50;
defparam \MUXULA|out[7]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N16
cycloneive_lcell_comb \MUXULA|out[7]~156 (
// Equation(s):
// \MUXULA|out[7]~156_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[7]~155_combout  & (\RegBank|Register[13][7]~q )) # (!\MUXULA|out[7]~155_combout  & ((\RegBank|Register[15][7]~q ))))) # (!\InstrMem|Mux13~1_combout  & (((\MUXULA|out[7]~155_combout 
// ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\RegBank|Register[13][7]~q ),
	.datac(\RegBank|Register[15][7]~q ),
	.datad(\MUXULA|out[7]~155_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[7]~156_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[7]~156 .lut_mask = 16'hDDA0;
defparam \MUXULA|out[7]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N7
dffeas \RegBank|Register[10][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][7] .is_wysiwyg = "true";
defparam \RegBank|Register[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N23
dffeas \RegBank|Register[14][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][7] .is_wysiwyg = "true";
defparam \RegBank|Register[14][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \MUXULA|out[7]~150 (
// Equation(s):
// \MUXULA|out[7]~150_combout  = (\InstrMem|Mux14~1_combout  & (\InstrMem|Mux13~1_combout )) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\RegBank|Register[14][7]~q ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[10][7]~q ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[10][7]~q ),
	.datad(\RegBank|Register[14][7]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[7]~150_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[7]~150 .lut_mask = 16'hDC98;
defparam \MUXULA|out[7]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \MUXULA|out[7]~151 (
// Equation(s):
// \MUXULA|out[7]~151_combout  = (\MUXULA|out[7]~150_combout  & (((\RegBank|Register[12][7]~q ) # (!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[7]~150_combout  & (\RegBank|Register[8][7]~q  & ((\InstrMem|Mux14~1_combout ))))

	.dataa(\MUXULA|out[7]~150_combout ),
	.datab(\RegBank|Register[8][7]~q ),
	.datac(\RegBank|Register[12][7]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[7]~151_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[7]~151 .lut_mask = 16'hE4AA;
defparam \MUXULA|out[7]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N25
dffeas \RegBank|Register[2][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][7] .is_wysiwyg = "true";
defparam \RegBank|Register[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneive_lcell_comb \MUXULA|out[7]~152 (
// Equation(s):
// \MUXULA|out[7]~152_combout  = (\InstrMem|Mux14~1_combout  & ((\RegBank|Register[0][7]~q ) # ((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & (((\RegBank|Register[2][7]~q  & !\InstrMem|Mux13~1_combout ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\RegBank|Register[0][7]~q ),
	.datac(\RegBank|Register[2][7]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[7]~152_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[7]~152 .lut_mask = 16'hAAD8;
defparam \MUXULA|out[7]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N11
dffeas \RegBank|Register[6][7] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][7] .is_wysiwyg = "true";
defparam \RegBank|Register[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cycloneive_lcell_comb \MUXULA|out[7]~153 (
// Equation(s):
// \MUXULA|out[7]~153_combout  = (\MUXULA|out[7]~152_combout  & ((\RegBank|Register[4][7]~q ) # ((!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[7]~152_combout  & (((\RegBank|Register[6][7]~q  & \InstrMem|Mux13~1_combout ))))

	.dataa(\RegBank|Register[4][7]~q ),
	.datab(\MUXULA|out[7]~152_combout ),
	.datac(\RegBank|Register[6][7]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[7]~153_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[7]~153 .lut_mask = 16'hB8CC;
defparam \MUXULA|out[7]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N6
cycloneive_lcell_comb \MUXULA|out[7]~154 (
// Equation(s):
// \MUXULA|out[7]~154_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[7]~151_combout ) # ((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & (((\MUXULA|out[7]~153_combout  & !\InstrMem|Mux15~1_combout ))))

	.dataa(\MUXULA|out[7]~151_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\MUXULA|out[7]~153_combout ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[7]~154_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[7]~154 .lut_mask = 16'hCCB8;
defparam \MUXULA|out[7]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N12
cycloneive_lcell_comb \MUXULA|out[7]~157 (
// Equation(s):
// \MUXULA|out[7]~157_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[7]~154_combout  & ((\MUXULA|out[7]~156_combout ))) # (!\MUXULA|out[7]~154_combout  & (\MUXULA|out[7]~149_combout )))) # (!\InstrMem|Mux15~1_combout  & (((\MUXULA|out[7]~154_combout 
// ))))

	.dataa(\MUXULA|out[7]~149_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\MUXULA|out[7]~156_combout ),
	.datad(\MUXULA|out[7]~154_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[7]~157_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[7]~157 .lut_mask = 16'hF388;
defparam \MUXULA|out[7]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N2
cycloneive_lcell_comb \MUXULA|out[7]~158 (
// Equation(s):
// \MUXULA|out[7]~158_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & (\MUXULA|out[7]~147_combout )) # (!\InstrMem|Mux11~1_combout  & ((\MUXULA|out[7]~157_combout )))))

	.dataa(\UC|Selector1~4_combout ),
	.datab(\InstrMem|Mux11~1_combout ),
	.datac(\MUXULA|out[7]~147_combout ),
	.datad(\MUXULA|out[7]~157_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[7]~158_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[7]~158 .lut_mask = 16'h5140;
defparam \MUXULA|out[7]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N14
cycloneive_lcell_comb \ULA|Add0~14 (
// Equation(s):
// \ULA|Add0~14_combout  = (\Data[7]~input_o  & ((\MUXULA|out[7]~158_combout  & (\ULA|Add0~13  & VCC)) # (!\MUXULA|out[7]~158_combout  & (!\ULA|Add0~13 )))) # (!\Data[7]~input_o  & ((\MUXULA|out[7]~158_combout  & (!\ULA|Add0~13 )) # 
// (!\MUXULA|out[7]~158_combout  & ((\ULA|Add0~13 ) # (GND)))))
// \ULA|Add0~15  = CARRY((\Data[7]~input_o  & (!\MUXULA|out[7]~158_combout  & !\ULA|Add0~13 )) # (!\Data[7]~input_o  & ((!\ULA|Add0~13 ) # (!\MUXULA|out[7]~158_combout ))))

	.dataa(\Data[7]~input_o ),
	.datab(\MUXULA|out[7]~158_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~13 ),
	.combout(\ULA|Add0~14_combout ),
	.cout(\ULA|Add0~15 ));
// synopsys translate_off
defparam \ULA|Add0~14 .lut_mask = 16'h9617;
defparam \ULA|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N19
dffeas \RegBank|Register[26][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][8] .is_wysiwyg = "true";
defparam \RegBank|Register[26][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \MUXULA|out[8]~161 (
// Equation(s):
// \MUXULA|out[8]~161_combout  = (\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout ) # (\RegBank|Register[26][8]~q )))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[26][8]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[8]~161_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[8]~161 .lut_mask = 16'hFA00;
defparam \MUXULA|out[8]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N9
dffeas \RegBank|Register[19][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][8] .is_wysiwyg = "true";
defparam \RegBank|Register[19][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N27
dffeas \RegBank|Register[27][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][8] .is_wysiwyg = "true";
defparam \RegBank|Register[27][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N26
cycloneive_lcell_comb \MUXULA|out[8]~162 (
// Equation(s):
// \MUXULA|out[8]~162_combout  = (\MUXULA|out[8]~161_combout  & (((\RegBank|Register[27][8]~q ) # (!\InstrMem|Mux15~1_combout )))) # (!\MUXULA|out[8]~161_combout  & (\RegBank|Register[19][8]~q  & ((\InstrMem|Mux15~1_combout ))))

	.dataa(\MUXULA|out[8]~161_combout ),
	.datab(\RegBank|Register[19][8]~q ),
	.datac(\RegBank|Register[27][8]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[8]~162_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[8]~162 .lut_mask = 16'hE4AA;
defparam \MUXULA|out[8]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
cycloneive_lcell_comb \RegBank|Register[23][8]~feeder (
// Equation(s):
// \RegBank|Register[23][8]~feeder_combout  = \WriteData[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[8]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[23][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[23][8]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[23][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N19
dffeas \RegBank|Register[23][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[23][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][8] .is_wysiwyg = "true";
defparam \RegBank|Register[23][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N29
dffeas \RegBank|Register[22][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][8] .is_wysiwyg = "true";
defparam \RegBank|Register[22][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N28
cycloneive_lcell_comb \MUXULA|out[8]~159 (
// Equation(s):
// \MUXULA|out[8]~159_combout  = (\InstrMem|Mux12~2_combout  & (((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[23][8]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[22][8]~q 
// )))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[23][8]~q ),
	.datac(\RegBank|Register[22][8]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[8]~159_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[8]~159 .lut_mask = 16'hEE50;
defparam \MUXULA|out[8]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N27
dffeas \RegBank|Register[31][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][8] .is_wysiwyg = "true";
defparam \RegBank|Register[31][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N12
cycloneive_lcell_comb \RegBank|Register[30][8]~feeder (
// Equation(s):
// \RegBank|Register[30][8]~feeder_combout  = \WriteData[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[8]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[30][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[30][8]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[30][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N13
dffeas \RegBank|Register[30][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[30][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][8] .is_wysiwyg = "true";
defparam \RegBank|Register[30][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N26
cycloneive_lcell_comb \MUXULA|out[8]~160 (
// Equation(s):
// \MUXULA|out[8]~160_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[8]~159_combout  & (\RegBank|Register[31][8]~q )) # (!\MUXULA|out[8]~159_combout  & ((\RegBank|Register[30][8]~q ))))) # (!\InstrMem|Mux12~2_combout  & (\MUXULA|out[8]~159_combout ))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\MUXULA|out[8]~159_combout ),
	.datac(\RegBank|Register[31][8]~q ),
	.datad(\RegBank|Register[30][8]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[8]~160_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[8]~160 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[8]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
cycloneive_lcell_comb \MUXULA|out[8]~163 (
// Equation(s):
// \MUXULA|out[8]~163_combout  = (\InstrMem|Mux13~1_combout  & (((\MUXULA|out[8]~160_combout ) # (\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & (\MUXULA|out[8]~162_combout  & ((!\InstrMem|Mux14~1_combout ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\MUXULA|out[8]~162_combout ),
	.datac(\MUXULA|out[8]~160_combout ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[8]~163_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[8]~163 .lut_mask = 16'hAAE4;
defparam \MUXULA|out[8]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N25
dffeas \RegBank|Register[28][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][8] .is_wysiwyg = "true";
defparam \RegBank|Register[28][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N21
dffeas \RegBank|Register[20][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][8] .is_wysiwyg = "true";
defparam \RegBank|Register[20][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N15
dffeas \RegBank|Register[21][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][8] .is_wysiwyg = "true";
defparam \RegBank|Register[21][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N20
cycloneive_lcell_comb \MUXULA|out[8]~164 (
// Equation(s):
// \MUXULA|out[8]~164_combout  = (\InstrMem|Mux12~2_combout  & (\InstrMem|Mux15~1_combout )) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[21][8]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[20][8]~q ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[20][8]~q ),
	.datad(\RegBank|Register[21][8]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[8]~164_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[8]~164 .lut_mask = 16'hDC98;
defparam \MUXULA|out[8]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N21
dffeas \RegBank|Register[29][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][8] .is_wysiwyg = "true";
defparam \RegBank|Register[29][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
cycloneive_lcell_comb \MUXULA|out[8]~165 (
// Equation(s):
// \MUXULA|out[8]~165_combout  = (\MUXULA|out[8]~164_combout  & (((\RegBank|Register[29][8]~q ) # (!\InstrMem|Mux12~2_combout )))) # (!\MUXULA|out[8]~164_combout  & (\RegBank|Register[28][8]~q  & ((\InstrMem|Mux12~2_combout ))))

	.dataa(\RegBank|Register[28][8]~q ),
	.datab(\MUXULA|out[8]~164_combout ),
	.datac(\RegBank|Register[29][8]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[8]~165_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[8]~165 .lut_mask = 16'hE2CC;
defparam \MUXULA|out[8]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N15
dffeas \RegBank|Register[16][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][8] .is_wysiwyg = "true";
defparam \RegBank|Register[16][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N29
dffeas \RegBank|Register[17][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][8] .is_wysiwyg = "true";
defparam \RegBank|Register[17][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N14
cycloneive_lcell_comb \MUXULA|out[8]~642 (
// Equation(s):
// \MUXULA|out[8]~642_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[17][8]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[16][8]~q ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[16][8]~q ),
	.datad(\RegBank|Register[17][8]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[8]~642_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[8]~642 .lut_mask = 16'h5410;
defparam \MUXULA|out[8]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
cycloneive_lcell_comb \MUXULA|out[8]~166 (
// Equation(s):
// \MUXULA|out[8]~166_combout  = (\MUXULA|out[8]~163_combout  & ((\MUXULA|out[8]~165_combout ) # ((!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[8]~163_combout  & (((\InstrMem|Mux14~1_combout  & \MUXULA|out[8]~642_combout ))))

	.dataa(\MUXULA|out[8]~163_combout ),
	.datab(\MUXULA|out[8]~165_combout ),
	.datac(\InstrMem|Mux14~1_combout ),
	.datad(\MUXULA|out[8]~642_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[8]~166_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[8]~166 .lut_mask = 16'hDA8A;
defparam \MUXULA|out[8]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N7
dffeas \RegBank|Register[14][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][8] .is_wysiwyg = "true";
defparam \RegBank|Register[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N29
dffeas \RegBank|Register[10][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][8] .is_wysiwyg = "true";
defparam \RegBank|Register[10][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \MUXULA|out[8]~167 (
// Equation(s):
// \MUXULA|out[8]~167_combout  = (\InstrMem|Mux14~1_combout  & ((\RegBank|Register[8][8]~q ) # ((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & (((\RegBank|Register[10][8]~q  & !\InstrMem|Mux13~1_combout ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\RegBank|Register[8][8]~q ),
	.datac(\RegBank|Register[10][8]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[8]~167_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[8]~167 .lut_mask = 16'hAAD8;
defparam \MUXULA|out[8]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneive_lcell_comb \MUXULA|out[8]~168 (
// Equation(s):
// \MUXULA|out[8]~168_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[8]~167_combout  & (\RegBank|Register[12][8]~q )) # (!\MUXULA|out[8]~167_combout  & ((\RegBank|Register[14][8]~q ))))) # (!\InstrMem|Mux13~1_combout  & (((\MUXULA|out[8]~167_combout 
// ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\RegBank|Register[12][8]~q ),
	.datac(\RegBank|Register[14][8]~q ),
	.datad(\MUXULA|out[8]~167_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[8]~168_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[8]~168 .lut_mask = 16'hDDA0;
defparam \MUXULA|out[8]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N3
dffeas \RegBank|Register[11][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][8] .is_wysiwyg = "true";
defparam \RegBank|Register[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y18_N17
dffeas \RegBank|Register[15][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][8] .is_wysiwyg = "true";
defparam \RegBank|Register[15][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N2
cycloneive_lcell_comb \MUXULA|out[8]~174 (
// Equation(s):
// \MUXULA|out[8]~174_combout  = (\InstrMem|Mux14~1_combout  & (\InstrMem|Mux13~1_combout )) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\RegBank|Register[15][8]~q ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[11][8]~q ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[11][8]~q ),
	.datad(\RegBank|Register[15][8]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[8]~174_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[8]~174 .lut_mask = 16'hDC98;
defparam \MUXULA|out[8]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cycloneive_lcell_comb \MUXULA|out[8]~175 (
// Equation(s):
// \MUXULA|out[8]~175_combout  = (\MUXULA|out[8]~174_combout  & ((\RegBank|Register[13][8]~q ) # (!\InstrMem|Mux14~1_combout )))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[13][8]~q ),
	.datad(\MUXULA|out[8]~174_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[8]~175_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[8]~175 .lut_mask = 16'hF500;
defparam \MUXULA|out[8]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N7
dffeas \RegBank|Register[6][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][8] .is_wysiwyg = "true";
defparam \RegBank|Register[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N17
dffeas \RegBank|Register[2][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][8] .is_wysiwyg = "true";
defparam \RegBank|Register[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cycloneive_lcell_comb \MUXULA|out[8]~171 (
// Equation(s):
// \MUXULA|out[8]~171_combout  = (\InstrMem|Mux14~1_combout  & ((\RegBank|Register[0][8]~q ) # ((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & (((\RegBank|Register[2][8]~q  & !\InstrMem|Mux13~1_combout ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\RegBank|Register[0][8]~q ),
	.datac(\RegBank|Register[2][8]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[8]~171_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[8]~171 .lut_mask = 16'hAAD8;
defparam \MUXULA|out[8]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N6
cycloneive_lcell_comb \MUXULA|out[8]~172 (
// Equation(s):
// \MUXULA|out[8]~172_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[8]~171_combout  & (\RegBank|Register[4][8]~q )) # (!\MUXULA|out[8]~171_combout  & ((\RegBank|Register[6][8]~q ))))) # (!\InstrMem|Mux13~1_combout  & (((\MUXULA|out[8]~171_combout 
// ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\RegBank|Register[4][8]~q ),
	.datac(\RegBank|Register[6][8]~q ),
	.datad(\MUXULA|out[8]~171_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[8]~172_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[8]~172 .lut_mask = 16'hDDA0;
defparam \MUXULA|out[8]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N17
dffeas \RegBank|Register[3][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][8] .is_wysiwyg = "true";
defparam \RegBank|Register[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N25
dffeas \RegBank|Register[7][8] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][8] .is_wysiwyg = "true";
defparam \RegBank|Register[7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cycloneive_lcell_comb \MUXULA|out[8]~169 (
// Equation(s):
// \MUXULA|out[8]~169_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ) # ((\RegBank|Register[7][8]~q )))) # (!\InstrMem|Mux13~1_combout  & (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[3][8]~q )))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[3][8]~q ),
	.datad(\RegBank|Register[7][8]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[8]~169_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[8]~169 .lut_mask = 16'hBA98;
defparam \MUXULA|out[8]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cycloneive_lcell_comb \MUXULA|out[8]~170 (
// Equation(s):
// \MUXULA|out[8]~170_combout  = (\MUXULA|out[8]~169_combout  & ((\RegBank|Register[5][8]~q ) # ((!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[8]~169_combout  & (((\RegBank|Register[1][8]~q  & \InstrMem|Mux14~1_combout ))))

	.dataa(\RegBank|Register[5][8]~q ),
	.datab(\MUXULA|out[8]~169_combout ),
	.datac(\RegBank|Register[1][8]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[8]~170_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[8]~170 .lut_mask = 16'hB8CC;
defparam \MUXULA|out[8]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N0
cycloneive_lcell_comb \MUXULA|out[8]~173 (
// Equation(s):
// \MUXULA|out[8]~173_combout  = (\InstrMem|Mux15~1_combout  & (((\MUXULA|out[8]~170_combout ) # (\InstrMem|Mux12~2_combout )))) # (!\InstrMem|Mux15~1_combout  & (\MUXULA|out[8]~172_combout  & ((!\InstrMem|Mux12~2_combout ))))

	.dataa(\MUXULA|out[8]~172_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\MUXULA|out[8]~170_combout ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[8]~173_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[8]~173 .lut_mask = 16'hCCE2;
defparam \MUXULA|out[8]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N6
cycloneive_lcell_comb \MUXULA|out[8]~176 (
// Equation(s):
// \MUXULA|out[8]~176_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[8]~173_combout  & ((\MUXULA|out[8]~175_combout ))) # (!\MUXULA|out[8]~173_combout  & (\MUXULA|out[8]~168_combout )))) # (!\InstrMem|Mux12~2_combout  & (((\MUXULA|out[8]~173_combout 
// ))))

	.dataa(\MUXULA|out[8]~168_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\MUXULA|out[8]~175_combout ),
	.datad(\MUXULA|out[8]~173_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[8]~176_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[8]~176 .lut_mask = 16'hF388;
defparam \MUXULA|out[8]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
cycloneive_lcell_comb \MUXULA|out[8]~177 (
// Equation(s):
// \MUXULA|out[8]~177_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & (\MUXULA|out[8]~166_combout )) # (!\InstrMem|Mux11~1_combout  & ((\MUXULA|out[8]~176_combout )))))

	.dataa(\UC|Selector1~4_combout ),
	.datab(\InstrMem|Mux11~1_combout ),
	.datac(\MUXULA|out[8]~166_combout ),
	.datad(\MUXULA|out[8]~176_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[8]~177_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[8]~177 .lut_mask = 16'h5140;
defparam \MUXULA|out[8]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cycloneive_io_ibuf \Data[8]~input (
	.i(Data[8]),
	.ibar(gnd),
	.o(\Data[8]~input_o ));
// synopsys translate_off
defparam \Data[8]~input .bus_hold = "false";
defparam \Data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N16
cycloneive_lcell_comb \ULA|Add0~16 (
// Equation(s):
// \ULA|Add0~16_combout  = ((\MUXULA|out[8]~177_combout  $ (\Data[8]~input_o  $ (!\ULA|Add0~15 )))) # (GND)
// \ULA|Add0~17  = CARRY((\MUXULA|out[8]~177_combout  & ((\Data[8]~input_o ) # (!\ULA|Add0~15 ))) # (!\MUXULA|out[8]~177_combout  & (\Data[8]~input_o  & !\ULA|Add0~15 )))

	.dataa(\MUXULA|out[8]~177_combout ),
	.datab(\Data[8]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~15 ),
	.combout(\ULA|Add0~16_combout ),
	.cout(\ULA|Add0~17 ));
// synopsys translate_off
defparam \ULA|Add0~16 .lut_mask = 16'h698E;
defparam \ULA|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y15_N9
dffeas \RegBank|Register[21][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][9] .is_wysiwyg = "true";
defparam \RegBank|Register[21][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N11
dffeas \RegBank|Register[29][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][9] .is_wysiwyg = "true";
defparam \RegBank|Register[29][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N11
dffeas \RegBank|Register[20][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][9] .is_wysiwyg = "true";
defparam \RegBank|Register[20][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N29
dffeas \RegBank|Register[28][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][9] .is_wysiwyg = "true";
defparam \RegBank|Register[28][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cycloneive_lcell_comb \MUXULA|out[9]~183 (
// Equation(s):
// \MUXULA|out[9]~183_combout  = (\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout ) # ((\RegBank|Register[28][9]~q )))) # (!\InstrMem|Mux12~2_combout  & (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[20][9]~q )))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[20][9]~q ),
	.datad(\RegBank|Register[28][9]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[9]~183_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[9]~183 .lut_mask = 16'hBA98;
defparam \MUXULA|out[9]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
cycloneive_lcell_comb \MUXULA|out[9]~184 (
// Equation(s):
// \MUXULA|out[9]~184_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[9]~183_combout  & ((\RegBank|Register[29][9]~q ))) # (!\MUXULA|out[9]~183_combout  & (\RegBank|Register[21][9]~q )))) # (!\InstrMem|Mux15~1_combout  & (((\MUXULA|out[9]~183_combout 
// ))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\RegBank|Register[21][9]~q ),
	.datac(\RegBank|Register[29][9]~q ),
	.datad(\MUXULA|out[9]~183_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[9]~184_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[9]~184 .lut_mask = 16'hF588;
defparam \MUXULA|out[9]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N9
dffeas \RegBank|Register[17][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][9] .is_wysiwyg = "true";
defparam \RegBank|Register[17][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N23
dffeas \RegBank|Register[16][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][9] .is_wysiwyg = "true";
defparam \RegBank|Register[16][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N22
cycloneive_lcell_comb \MUXULA|out[9]~641 (
// Equation(s):
// \MUXULA|out[9]~641_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[17][9]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[16][9]~q )))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\RegBank|Register[17][9]~q ),
	.datac(\RegBank|Register[16][9]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[9]~641_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[9]~641 .lut_mask = 16'h00D8;
defparam \MUXULA|out[9]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N13
dffeas \RegBank|Register[26][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][9] .is_wysiwyg = "true";
defparam \RegBank|Register[26][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N5
dffeas \RegBank|Register[19][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][9] .is_wysiwyg = "true";
defparam \RegBank|Register[19][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N4
cycloneive_lcell_comb \MUXULA|out[9]~180 (
// Equation(s):
// \MUXULA|out[9]~180_combout  = (\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout ) # (\RegBank|Register[19][9]~q )))

	.dataa(gnd),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[19][9]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[9]~180_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[9]~180 .lut_mask = 16'hFC00;
defparam \MUXULA|out[9]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N3
dffeas \RegBank|Register[27][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][9] .is_wysiwyg = "true";
defparam \RegBank|Register[27][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneive_lcell_comb \MUXULA|out[9]~181 (
// Equation(s):
// \MUXULA|out[9]~181_combout  = (\MUXULA|out[9]~180_combout  & (((\RegBank|Register[27][9]~q ) # (!\InstrMem|Mux12~2_combout )))) # (!\MUXULA|out[9]~180_combout  & (\RegBank|Register[26][9]~q  & ((\InstrMem|Mux12~2_combout ))))

	.dataa(\RegBank|Register[26][9]~q ),
	.datab(\MUXULA|out[9]~180_combout ),
	.datac(\RegBank|Register[27][9]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[9]~181_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[9]~181 .lut_mask = 16'hE2CC;
defparam \MUXULA|out[9]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N23
dffeas \RegBank|Register[30][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][9] .is_wysiwyg = "true";
defparam \RegBank|Register[30][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N29
dffeas \RegBank|Register[22][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][9] .is_wysiwyg = "true";
defparam \RegBank|Register[22][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneive_lcell_comb \MUXULA|out[9]~178 (
// Equation(s):
// \MUXULA|out[9]~178_combout  = (\InstrMem|Mux15~1_combout  & (((\InstrMem|Mux12~2_combout )))) # (!\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout  & (\RegBank|Register[30][9]~q )) # (!\InstrMem|Mux12~2_combout  & ((\RegBank|Register[22][9]~q 
// )))))

	.dataa(\RegBank|Register[30][9]~q ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[22][9]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[9]~178_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[9]~178 .lut_mask = 16'hEE30;
defparam \MUXULA|out[9]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N17
dffeas \RegBank|Register[31][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][9] .is_wysiwyg = "true";
defparam \RegBank|Register[31][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \RegBank|Register[23][9]~feeder (
// Equation(s):
// \RegBank|Register[23][9]~feeder_combout  = \WriteData[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[9]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[23][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[23][9]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[23][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \RegBank|Register[23][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[23][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][9] .is_wysiwyg = "true";
defparam \RegBank|Register[23][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N16
cycloneive_lcell_comb \MUXULA|out[9]~179 (
// Equation(s):
// \MUXULA|out[9]~179_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[9]~178_combout  & (\RegBank|Register[31][9]~q )) # (!\MUXULA|out[9]~178_combout  & ((\RegBank|Register[23][9]~q ))))) # (!\InstrMem|Mux15~1_combout  & (\MUXULA|out[9]~178_combout ))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\MUXULA|out[9]~178_combout ),
	.datac(\RegBank|Register[31][9]~q ),
	.datad(\RegBank|Register[23][9]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[9]~179_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[9]~179 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[9]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N18
cycloneive_lcell_comb \MUXULA|out[9]~182 (
// Equation(s):
// \MUXULA|out[9]~182_combout  = (\InstrMem|Mux14~1_combout  & (((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\MUXULA|out[9]~179_combout ))) # (!\InstrMem|Mux13~1_combout  & (\MUXULA|out[9]~181_combout 
// ))))

	.dataa(\MUXULA|out[9]~181_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\InstrMem|Mux13~1_combout ),
	.datad(\MUXULA|out[9]~179_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[9]~182_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[9]~182 .lut_mask = 16'hF2C2;
defparam \MUXULA|out[9]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N12
cycloneive_lcell_comb \MUXULA|out[9]~185 (
// Equation(s):
// \MUXULA|out[9]~185_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[9]~182_combout  & (\MUXULA|out[9]~184_combout )) # (!\MUXULA|out[9]~182_combout  & ((\MUXULA|out[9]~641_combout ))))) # (!\InstrMem|Mux14~1_combout  & (((\MUXULA|out[9]~182_combout 
// ))))

	.dataa(\MUXULA|out[9]~184_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\MUXULA|out[9]~641_combout ),
	.datad(\MUXULA|out[9]~182_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[9]~185_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[9]~185 .lut_mask = 16'hBBC0;
defparam \MUXULA|out[9]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N1
dffeas \RegBank|Register[2][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][9] .is_wysiwyg = "true";
defparam \RegBank|Register[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cycloneive_lcell_comb \MUXULA|out[9]~190 (
// Equation(s):
// \MUXULA|out[9]~190_combout  = (\InstrMem|Mux14~1_combout  & ((\RegBank|Register[0][9]~q ) # ((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & (((\RegBank|Register[2][9]~q  & !\InstrMem|Mux13~1_combout ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\RegBank|Register[0][9]~q ),
	.datac(\RegBank|Register[2][9]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[9]~190_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[9]~190 .lut_mask = 16'hAAD8;
defparam \MUXULA|out[9]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N15
dffeas \RegBank|Register[6][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][9] .is_wysiwyg = "true";
defparam \RegBank|Register[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
cycloneive_lcell_comb \MUXULA|out[9]~191 (
// Equation(s):
// \MUXULA|out[9]~191_combout  = (\MUXULA|out[9]~190_combout  & ((\RegBank|Register[4][9]~q ) # ((!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[9]~190_combout  & (((\RegBank|Register[6][9]~q  & \InstrMem|Mux13~1_combout ))))

	.dataa(\RegBank|Register[4][9]~q ),
	.datab(\MUXULA|out[9]~190_combout ),
	.datac(\RegBank|Register[6][9]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[9]~191_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[9]~191 .lut_mask = 16'hB8CC;
defparam \MUXULA|out[9]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_lcell_comb \RegBank|Register[14][9]~feeder (
// Equation(s):
// \RegBank|Register[14][9]~feeder_combout  = \WriteData[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[9]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[14][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[14][9]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[14][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N7
dffeas \RegBank|Register[14][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[14][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][9] .is_wysiwyg = "true";
defparam \RegBank|Register[14][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N1
dffeas \RegBank|Register[10][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][9] .is_wysiwyg = "true";
defparam \RegBank|Register[10][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \MUXULA|out[9]~188 (
// Equation(s):
// \MUXULA|out[9]~188_combout  = (\InstrMem|Mux13~1_combout  & ((\RegBank|Register[14][9]~q ) # ((\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & (((\RegBank|Register[10][9]~q  & !\InstrMem|Mux14~1_combout ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\RegBank|Register[14][9]~q ),
	.datac(\RegBank|Register[10][9]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[9]~188_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[9]~188 .lut_mask = 16'hAAD8;
defparam \MUXULA|out[9]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \MUXULA|out[9]~189 (
// Equation(s):
// \MUXULA|out[9]~189_combout  = (\MUXULA|out[9]~188_combout  & (((\RegBank|Register[12][9]~q ) # (!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[9]~188_combout  & (\RegBank|Register[8][9]~q  & ((\InstrMem|Mux14~1_combout ))))

	.dataa(\RegBank|Register[8][9]~q ),
	.datab(\MUXULA|out[9]~188_combout ),
	.datac(\RegBank|Register[12][9]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[9]~189_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[9]~189 .lut_mask = 16'hE2CC;
defparam \MUXULA|out[9]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N6
cycloneive_lcell_comb \MUXULA|out[9]~192 (
// Equation(s):
// \MUXULA|out[9]~192_combout  = (\InstrMem|Mux15~1_combout  & (((\InstrMem|Mux12~2_combout )))) # (!\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout  & ((\MUXULA|out[9]~189_combout ))) # (!\InstrMem|Mux12~2_combout  & (\MUXULA|out[9]~191_combout 
// ))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\MUXULA|out[9]~191_combout ),
	.datac(\InstrMem|Mux12~2_combout ),
	.datad(\MUXULA|out[9]~189_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[9]~192_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[9]~192 .lut_mask = 16'hF4A4;
defparam \MUXULA|out[9]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N21
dffeas \RegBank|Register[15][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][9] .is_wysiwyg = "true";
defparam \RegBank|Register[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y18_N19
dffeas \RegBank|Register[11][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][9] .is_wysiwyg = "true";
defparam \RegBank|Register[11][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N18
cycloneive_lcell_comb \MUXULA|out[9]~193 (
// Equation(s):
// \MUXULA|out[9]~193_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[11][9]~q  & !\InstrMem|Mux14~1_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[11][9]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[9]~193_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[9]~193 .lut_mask = 16'hCC30;
defparam \MUXULA|out[9]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N20
cycloneive_lcell_comb \MUXULA|out[9]~194 (
// Equation(s):
// \MUXULA|out[9]~194_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[9]~193_combout  & (\RegBank|Register[13][9]~q )) # (!\MUXULA|out[9]~193_combout  & ((\RegBank|Register[15][9]~q ))))) # (!\InstrMem|Mux13~1_combout  & (((\MUXULA|out[9]~193_combout 
// ))))

	.dataa(\RegBank|Register[13][9]~q ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[15][9]~q ),
	.datad(\MUXULA|out[9]~193_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[9]~194_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[9]~194 .lut_mask = 16'hBBC0;
defparam \MUXULA|out[9]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N7
dffeas \RegBank|Register[7][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][9] .is_wysiwyg = "true";
defparam \RegBank|Register[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N19
dffeas \RegBank|Register[3][9] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][9] .is_wysiwyg = "true";
defparam \RegBank|Register[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cycloneive_lcell_comb \MUXULA|out[9]~186 (
// Equation(s):
// \MUXULA|out[9]~186_combout  = (\InstrMem|Mux13~1_combout  & (((\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & (\RegBank|Register[1][9]~q )) # (!\InstrMem|Mux14~1_combout  & ((\RegBank|Register[3][9]~q )))))

	.dataa(\RegBank|Register[1][9]~q ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[3][9]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[9]~186_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[9]~186 .lut_mask = 16'hEE30;
defparam \MUXULA|out[9]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \MUXULA|out[9]~187 (
// Equation(s):
// \MUXULA|out[9]~187_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[9]~186_combout  & (\RegBank|Register[5][9]~q )) # (!\MUXULA|out[9]~186_combout  & ((\RegBank|Register[7][9]~q ))))) # (!\InstrMem|Mux13~1_combout  & (((\MUXULA|out[9]~186_combout 
// ))))

	.dataa(\RegBank|Register[5][9]~q ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[7][9]~q ),
	.datad(\MUXULA|out[9]~186_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[9]~187_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[9]~187 .lut_mask = 16'hBBC0;
defparam \MUXULA|out[9]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N4
cycloneive_lcell_comb \MUXULA|out[9]~195 (
// Equation(s):
// \MUXULA|out[9]~195_combout  = (\MUXULA|out[9]~192_combout  & ((\MUXULA|out[9]~194_combout ) # ((!\InstrMem|Mux15~1_combout )))) # (!\MUXULA|out[9]~192_combout  & (((\MUXULA|out[9]~187_combout  & \InstrMem|Mux15~1_combout ))))

	.dataa(\MUXULA|out[9]~192_combout ),
	.datab(\MUXULA|out[9]~194_combout ),
	.datac(\MUXULA|out[9]~187_combout ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[9]~195_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[9]~195 .lut_mask = 16'hD8AA;
defparam \MUXULA|out[9]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N30
cycloneive_lcell_comb \MUXULA|out[9]~196 (
// Equation(s):
// \MUXULA|out[9]~196_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & (\MUXULA|out[9]~185_combout )) # (!\InstrMem|Mux11~1_combout  & ((\MUXULA|out[9]~195_combout )))))

	.dataa(\MUXULA|out[9]~185_combout ),
	.datab(\UC|Selector1~4_combout ),
	.datac(\MUXULA|out[9]~195_combout ),
	.datad(\InstrMem|Mux11~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[9]~196_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[9]~196 .lut_mask = 16'h2230;
defparam \MUXULA|out[9]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y4_N8
cycloneive_io_ibuf \Data[9]~input (
	.i(Data[9]),
	.ibar(gnd),
	.o(\Data[9]~input_o ));
// synopsys translate_off
defparam \Data[9]~input .bus_hold = "false";
defparam \Data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N18
cycloneive_lcell_comb \ULA|Add0~18 (
// Equation(s):
// \ULA|Add0~18_combout  = (\MUXULA|out[9]~196_combout  & ((\Data[9]~input_o  & (\ULA|Add0~17  & VCC)) # (!\Data[9]~input_o  & (!\ULA|Add0~17 )))) # (!\MUXULA|out[9]~196_combout  & ((\Data[9]~input_o  & (!\ULA|Add0~17 )) # (!\Data[9]~input_o  & 
// ((\ULA|Add0~17 ) # (GND)))))
// \ULA|Add0~19  = CARRY((\MUXULA|out[9]~196_combout  & (!\Data[9]~input_o  & !\ULA|Add0~17 )) # (!\MUXULA|out[9]~196_combout  & ((!\ULA|Add0~17 ) # (!\Data[9]~input_o ))))

	.dataa(\MUXULA|out[9]~196_combout ),
	.datab(\Data[9]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~17 ),
	.combout(\ULA|Add0~18_combout ),
	.cout(\ULA|Add0~19 ));
// synopsys translate_off
defparam \ULA|Add0~18 .lut_mask = 16'h9617;
defparam \ULA|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X41_Y8_N8
cycloneive_io_ibuf \Data[10]~input (
	.i(Data[10]),
	.ibar(gnd),
	.o(\Data[10]~input_o ));
// synopsys translate_off
defparam \Data[10]~input .bus_hold = "false";
defparam \Data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y15_N13
dffeas \RegBank|Register[20][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][10] .is_wysiwyg = "true";
defparam \RegBank|Register[20][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N5
dffeas \RegBank|Register[21][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][10] .is_wysiwyg = "true";
defparam \RegBank|Register[21][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneive_lcell_comb \MUXULA|out[10]~202 (
// Equation(s):
// \MUXULA|out[10]~202_combout  = (\InstrMem|Mux12~2_combout  & (\InstrMem|Mux15~1_combout )) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[21][10]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[20][10]~q ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[20][10]~q ),
	.datad(\RegBank|Register[21][10]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[10]~202_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[10]~202 .lut_mask = 16'hDC98;
defparam \MUXULA|out[10]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N23
dffeas \RegBank|Register[29][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][10] .is_wysiwyg = "true";
defparam \RegBank|Register[29][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N18
cycloneive_lcell_comb \RegBank|Register[28][10]~feeder (
// Equation(s):
// \RegBank|Register[28][10]~feeder_combout  = \WriteData[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[10]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[28][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[28][10]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[28][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N19
dffeas \RegBank|Register[28][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[28][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][10] .is_wysiwyg = "true";
defparam \RegBank|Register[28][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N22
cycloneive_lcell_comb \MUXULA|out[10]~203 (
// Equation(s):
// \MUXULA|out[10]~203_combout  = (\MUXULA|out[10]~202_combout  & (((\RegBank|Register[29][10]~q )) # (!\InstrMem|Mux12~2_combout ))) # (!\MUXULA|out[10]~202_combout  & (\InstrMem|Mux12~2_combout  & ((\RegBank|Register[28][10]~q ))))

	.dataa(\MUXULA|out[10]~202_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[29][10]~q ),
	.datad(\RegBank|Register[28][10]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[10]~203_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[10]~203 .lut_mask = 16'hE6A2;
defparam \MUXULA|out[10]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N31
dffeas \RegBank|Register[16][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][10] .is_wysiwyg = "true";
defparam \RegBank|Register[16][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N13
dffeas \RegBank|Register[17][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][10] .is_wysiwyg = "true";
defparam \RegBank|Register[17][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N30
cycloneive_lcell_comb \MUXULA|out[10]~640 (
// Equation(s):
// \MUXULA|out[10]~640_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[17][10]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[16][10]~q ))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[16][10]~q ),
	.datad(\RegBank|Register[17][10]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[10]~640_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[10]~640 .lut_mask = 16'h3210;
defparam \MUXULA|out[10]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N5
dffeas \RegBank|Register[19][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][10] .is_wysiwyg = "true";
defparam \RegBank|Register[19][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N15
dffeas \RegBank|Register[27][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][10] .is_wysiwyg = "true";
defparam \RegBank|Register[27][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N9
dffeas \RegBank|Register[26][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][10] .is_wysiwyg = "true";
defparam \RegBank|Register[26][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N8
cycloneive_lcell_comb \MUXULA|out[10]~199 (
// Equation(s):
// \MUXULA|out[10]~199_combout  = (\InstrMem|Mux12~2_combout  & ((\RegBank|Register[26][10]~q ) # (\InstrMem|Mux15~1_combout )))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[26][10]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[10]~199_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[10]~199 .lut_mask = 16'hAAA0;
defparam \MUXULA|out[10]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N14
cycloneive_lcell_comb \MUXULA|out[10]~200 (
// Equation(s):
// \MUXULA|out[10]~200_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[10]~199_combout  & ((\RegBank|Register[27][10]~q ))) # (!\MUXULA|out[10]~199_combout  & (\RegBank|Register[19][10]~q )))) # (!\InstrMem|Mux15~1_combout  & 
// (((\MUXULA|out[10]~199_combout ))))

	.dataa(\RegBank|Register[19][10]~q ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[27][10]~q ),
	.datad(\MUXULA|out[10]~199_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[10]~200_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[10]~200 .lut_mask = 16'hF388;
defparam \MUXULA|out[10]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N5
dffeas \RegBank|Register[30][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][10] .is_wysiwyg = "true";
defparam \RegBank|Register[30][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N11
dffeas \RegBank|Register[31][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][10] .is_wysiwyg = "true";
defparam \RegBank|Register[31][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneive_lcell_comb \RegBank|Register[23][10]~feeder (
// Equation(s):
// \RegBank|Register[23][10]~feeder_combout  = \WriteData[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[10]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[23][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[23][10]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[23][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N9
dffeas \RegBank|Register[23][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[23][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][10] .is_wysiwyg = "true";
defparam \RegBank|Register[23][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N27
dffeas \RegBank|Register[22][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][10] .is_wysiwyg = "true";
defparam \RegBank|Register[22][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N26
cycloneive_lcell_comb \MUXULA|out[10]~197 (
// Equation(s):
// \MUXULA|out[10]~197_combout  = (\InstrMem|Mux12~2_combout  & (((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[23][10]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[22][10]~q 
// )))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[23][10]~q ),
	.datac(\RegBank|Register[22][10]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[10]~197_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[10]~197 .lut_mask = 16'hEE50;
defparam \MUXULA|out[10]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N10
cycloneive_lcell_comb \MUXULA|out[10]~198 (
// Equation(s):
// \MUXULA|out[10]~198_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[10]~197_combout  & ((\RegBank|Register[31][10]~q ))) # (!\MUXULA|out[10]~197_combout  & (\RegBank|Register[30][10]~q )))) # (!\InstrMem|Mux12~2_combout  & 
// (((\MUXULA|out[10]~197_combout ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[30][10]~q ),
	.datac(\RegBank|Register[31][10]~q ),
	.datad(\MUXULA|out[10]~197_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[10]~198_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[10]~198 .lut_mask = 16'hF588;
defparam \MUXULA|out[10]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneive_lcell_comb \MUXULA|out[10]~201 (
// Equation(s):
// \MUXULA|out[10]~201_combout  = (\InstrMem|Mux13~1_combout  & (((\InstrMem|Mux14~1_combout ) # (\MUXULA|out[10]~198_combout )))) # (!\InstrMem|Mux13~1_combout  & (\MUXULA|out[10]~200_combout  & (!\InstrMem|Mux14~1_combout )))

	.dataa(\MUXULA|out[10]~200_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\InstrMem|Mux14~1_combout ),
	.datad(\MUXULA|out[10]~198_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[10]~201_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[10]~201 .lut_mask = 16'hCEC2;
defparam \MUXULA|out[10]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N26
cycloneive_lcell_comb \MUXULA|out[10]~204 (
// Equation(s):
// \MUXULA|out[10]~204_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[10]~201_combout  & (\MUXULA|out[10]~203_combout )) # (!\MUXULA|out[10]~201_combout  & ((\MUXULA|out[10]~640_combout ))))) # (!\InstrMem|Mux14~1_combout  & 
// (((\MUXULA|out[10]~201_combout ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\MUXULA|out[10]~203_combout ),
	.datac(\MUXULA|out[10]~640_combout ),
	.datad(\MUXULA|out[10]~201_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[10]~204_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[10]~204 .lut_mask = 16'hDDA0;
defparam \MUXULA|out[10]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N11
dffeas \RegBank|Register[2][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][10] .is_wysiwyg = "true";
defparam \RegBank|Register[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneive_lcell_comb \MUXULA|out[10]~209 (
// Equation(s):
// \MUXULA|out[10]~209_combout  = (\InstrMem|Mux13~1_combout  & (((\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & (\RegBank|Register[0][10]~q )) # (!\InstrMem|Mux14~1_combout  & ((\RegBank|Register[2][10]~q 
// )))))

	.dataa(\RegBank|Register[0][10]~q ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[2][10]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[10]~209_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[10]~209 .lut_mask = 16'hEE30;
defparam \MUXULA|out[10]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N21
dffeas \RegBank|Register[6][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][10] .is_wysiwyg = "true";
defparam \RegBank|Register[6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneive_lcell_comb \MUXULA|out[10]~210 (
// Equation(s):
// \MUXULA|out[10]~210_combout  = (\MUXULA|out[10]~209_combout  & ((\RegBank|Register[4][10]~q ) # ((!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[10]~209_combout  & (((\RegBank|Register[6][10]~q  & \InstrMem|Mux13~1_combout ))))

	.dataa(\MUXULA|out[10]~209_combout ),
	.datab(\RegBank|Register[4][10]~q ),
	.datac(\RegBank|Register[6][10]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[10]~210_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[10]~210 .lut_mask = 16'hD8AA;
defparam \MUXULA|out[10]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N29
dffeas \RegBank|Register[3][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][10] .is_wysiwyg = "true";
defparam \RegBank|Register[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \RegBank|Register[7][10]~feeder (
// Equation(s):
// \RegBank|Register[7][10]~feeder_combout  = \WriteData[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[10]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[7][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[7][10]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[7][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N5
dffeas \RegBank|Register[7][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[7][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][10] .is_wysiwyg = "true";
defparam \RegBank|Register[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N28
cycloneive_lcell_comb \MUXULA|out[10]~207 (
// Equation(s):
// \MUXULA|out[10]~207_combout  = (\InstrMem|Mux14~1_combout  & (\InstrMem|Mux13~1_combout )) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\RegBank|Register[7][10]~q ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[3][10]~q ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[3][10]~q ),
	.datad(\RegBank|Register[7][10]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[10]~207_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[10]~207 .lut_mask = 16'hDC98;
defparam \MUXULA|out[10]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cycloneive_lcell_comb \MUXULA|out[10]~208 (
// Equation(s):
// \MUXULA|out[10]~208_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[10]~207_combout  & (\RegBank|Register[5][10]~q )) # (!\MUXULA|out[10]~207_combout  & ((\RegBank|Register[1][10]~q ))))) # (!\InstrMem|Mux14~1_combout  & 
// (((\MUXULA|out[10]~207_combout ))))

	.dataa(\RegBank|Register[5][10]~q ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[1][10]~q ),
	.datad(\MUXULA|out[10]~207_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[10]~208_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[10]~208 .lut_mask = 16'hBBC0;
defparam \MUXULA|out[10]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneive_lcell_comb \MUXULA|out[10]~211 (
// Equation(s):
// \MUXULA|out[10]~211_combout  = (\InstrMem|Mux12~2_combout  & (((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\MUXULA|out[10]~208_combout ))) # (!\InstrMem|Mux15~1_combout  & (\MUXULA|out[10]~210_combout 
// ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\MUXULA|out[10]~210_combout ),
	.datac(\MUXULA|out[10]~208_combout ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[10]~211_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[10]~211 .lut_mask = 16'hFA44;
defparam \MUXULA|out[10]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N15
dffeas \RegBank|Register[11][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][10] .is_wysiwyg = "true";
defparam \RegBank|Register[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y18_N13
dffeas \RegBank|Register[15][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][10] .is_wysiwyg = "true";
defparam \RegBank|Register[15][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N14
cycloneive_lcell_comb \MUXULA|out[10]~212 (
// Equation(s):
// \MUXULA|out[10]~212_combout  = (\InstrMem|Mux14~1_combout  & (\InstrMem|Mux13~1_combout )) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\RegBank|Register[15][10]~q ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[11][10]~q ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[11][10]~q ),
	.datad(\RegBank|Register[15][10]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[10]~212_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[10]~212 .lut_mask = 16'hDC98;
defparam \MUXULA|out[10]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cycloneive_lcell_comb \MUXULA|out[10]~213 (
// Equation(s):
// \MUXULA|out[10]~213_combout  = (\MUXULA|out[10]~212_combout  & ((\RegBank|Register[13][10]~q ) # (!\InstrMem|Mux14~1_combout )))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[13][10]~q ),
	.datad(\MUXULA|out[10]~212_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[10]~213_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[10]~213 .lut_mask = 16'hF500;
defparam \MUXULA|out[10]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneive_lcell_comb \RegBank|Register[14][10]~feeder (
// Equation(s):
// \RegBank|Register[14][10]~feeder_combout  = \WriteData[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[10]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[14][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[14][10]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[14][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N1
dffeas \RegBank|Register[14][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[14][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][10] .is_wysiwyg = "true";
defparam \RegBank|Register[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N11
dffeas \RegBank|Register[10][10] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][10] .is_wysiwyg = "true";
defparam \RegBank|Register[10][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \MUXULA|out[10]~205 (
// Equation(s):
// \MUXULA|out[10]~205_combout  = (\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout ) # ((\RegBank|Register[8][10]~q )))) # (!\InstrMem|Mux14~1_combout  & (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[10][10]~q )))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[10][10]~q ),
	.datad(\RegBank|Register[8][10]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[10]~205_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[10]~205 .lut_mask = 16'hBA98;
defparam \MUXULA|out[10]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneive_lcell_comb \MUXULA|out[10]~206 (
// Equation(s):
// \MUXULA|out[10]~206_combout  = (\MUXULA|out[10]~205_combout  & (((\RegBank|Register[12][10]~q ) # (!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[10]~205_combout  & (\RegBank|Register[14][10]~q  & (\InstrMem|Mux13~1_combout )))

	.dataa(\RegBank|Register[14][10]~q ),
	.datab(\MUXULA|out[10]~205_combout ),
	.datac(\InstrMem|Mux13~1_combout ),
	.datad(\RegBank|Register[12][10]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[10]~206_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[10]~206 .lut_mask = 16'hEC2C;
defparam \MUXULA|out[10]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cycloneive_lcell_comb \MUXULA|out[10]~214 (
// Equation(s):
// \MUXULA|out[10]~214_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[10]~211_combout  & (\MUXULA|out[10]~213_combout )) # (!\MUXULA|out[10]~211_combout  & ((\MUXULA|out[10]~206_combout ))))) # (!\InstrMem|Mux12~2_combout  & 
// (\MUXULA|out[10]~211_combout ))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\MUXULA|out[10]~211_combout ),
	.datac(\MUXULA|out[10]~213_combout ),
	.datad(\MUXULA|out[10]~206_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[10]~214_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[10]~214 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[10]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cycloneive_lcell_comb \MUXULA|out[10]~215 (
// Equation(s):
// \MUXULA|out[10]~215_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & (\MUXULA|out[10]~204_combout )) # (!\InstrMem|Mux11~1_combout  & ((\MUXULA|out[10]~214_combout )))))

	.dataa(\InstrMem|Mux11~1_combout ),
	.datab(\UC|Selector1~4_combout ),
	.datac(\MUXULA|out[10]~204_combout ),
	.datad(\MUXULA|out[10]~214_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[10]~215_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[10]~215 .lut_mask = 16'h3120;
defparam \MUXULA|out[10]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N20
cycloneive_lcell_comb \ULA|Add0~20 (
// Equation(s):
// \ULA|Add0~20_combout  = ((\Data[10]~input_o  $ (\MUXULA|out[10]~215_combout  $ (!\ULA|Add0~19 )))) # (GND)
// \ULA|Add0~21  = CARRY((\Data[10]~input_o  & ((\MUXULA|out[10]~215_combout ) # (!\ULA|Add0~19 ))) # (!\Data[10]~input_o  & (\MUXULA|out[10]~215_combout  & !\ULA|Add0~19 )))

	.dataa(\Data[10]~input_o ),
	.datab(\MUXULA|out[10]~215_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~19 ),
	.combout(\ULA|Add0~20_combout ),
	.cout(\ULA|Add0~21 ));
// synopsys translate_off
defparam \ULA|Add0~20 .lut_mask = 16'h698E;
defparam \ULA|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y18_N5
dffeas \RegBank|Register[15][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][11] .is_wysiwyg = "true";
defparam \RegBank|Register[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y18_N11
dffeas \RegBank|Register[11][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][11] .is_wysiwyg = "true";
defparam \RegBank|Register[11][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N10
cycloneive_lcell_comb \MUXULA|out[11]~231 (
// Equation(s):
// \MUXULA|out[11]~231_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[11][11]~q  & !\InstrMem|Mux14~1_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[11][11]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[11]~231_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[11]~231 .lut_mask = 16'hCC30;
defparam \MUXULA|out[11]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N4
cycloneive_lcell_comb \MUXULA|out[11]~232 (
// Equation(s):
// \MUXULA|out[11]~232_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[11]~231_combout  & (\RegBank|Register[13][11]~q )) # (!\MUXULA|out[11]~231_combout  & ((\RegBank|Register[15][11]~q ))))) # (!\InstrMem|Mux13~1_combout  & 
// (((\MUXULA|out[11]~231_combout ))))

	.dataa(\RegBank|Register[13][11]~q ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[15][11]~q ),
	.datad(\MUXULA|out[11]~231_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[11]~232_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[11]~232 .lut_mask = 16'hBBC0;
defparam \MUXULA|out[11]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N23
dffeas \RegBank|Register[14][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][11] .is_wysiwyg = "true";
defparam \RegBank|Register[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N5
dffeas \RegBank|Register[10][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][11] .is_wysiwyg = "true";
defparam \RegBank|Register[10][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \MUXULA|out[11]~226 (
// Equation(s):
// \MUXULA|out[11]~226_combout  = (\InstrMem|Mux14~1_combout  & (((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & (\RegBank|Register[14][11]~q )) # (!\InstrMem|Mux13~1_combout  & ((\RegBank|Register[10][11]~q 
// )))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\RegBank|Register[14][11]~q ),
	.datac(\RegBank|Register[10][11]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[11]~226_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[11]~226 .lut_mask = 16'hEE50;
defparam \MUXULA|out[11]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneive_lcell_comb \MUXULA|out[11]~227 (
// Equation(s):
// \MUXULA|out[11]~227_combout  = (\MUXULA|out[11]~226_combout  & (((\RegBank|Register[12][11]~q ) # (!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[11]~226_combout  & (\RegBank|Register[8][11]~q  & ((\InstrMem|Mux14~1_combout ))))

	.dataa(\RegBank|Register[8][11]~q ),
	.datab(\MUXULA|out[11]~226_combout ),
	.datac(\RegBank|Register[12][11]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[11]~227_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[11]~227 .lut_mask = 16'hE2CC;
defparam \MUXULA|out[11]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N7
dffeas \RegBank|Register[2][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][11] .is_wysiwyg = "true";
defparam \RegBank|Register[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneive_lcell_comb \MUXULA|out[11]~228 (
// Equation(s):
// \MUXULA|out[11]~228_combout  = (\InstrMem|Mux13~1_combout  & (\InstrMem|Mux14~1_combout )) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & ((\RegBank|Register[0][11]~q ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[2][11]~q ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[2][11]~q ),
	.datad(\RegBank|Register[0][11]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[11]~228_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[11]~228 .lut_mask = 16'hDC98;
defparam \MUXULA|out[11]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N29
dffeas \RegBank|Register[6][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][11] .is_wysiwyg = "true";
defparam \RegBank|Register[6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneive_lcell_comb \MUXULA|out[11]~229 (
// Equation(s):
// \MUXULA|out[11]~229_combout  = (\MUXULA|out[11]~228_combout  & ((\RegBank|Register[4][11]~q ) # ((!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[11]~228_combout  & (((\RegBank|Register[6][11]~q  & \InstrMem|Mux13~1_combout ))))

	.dataa(\MUXULA|out[11]~228_combout ),
	.datab(\RegBank|Register[4][11]~q ),
	.datac(\RegBank|Register[6][11]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[11]~229_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[11]~229 .lut_mask = 16'hD8AA;
defparam \MUXULA|out[11]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneive_lcell_comb \MUXULA|out[11]~230 (
// Equation(s):
// \MUXULA|out[11]~230_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[11]~227_combout ) # ((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & (((\MUXULA|out[11]~229_combout  & !\InstrMem|Mux15~1_combout ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\MUXULA|out[11]~227_combout ),
	.datac(\MUXULA|out[11]~229_combout ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[11]~230_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[11]~230 .lut_mask = 16'hAAD8;
defparam \MUXULA|out[11]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N9
dffeas \RegBank|Register[3][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][11] .is_wysiwyg = "true";
defparam \RegBank|Register[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cycloneive_lcell_comb \MUXULA|out[11]~224 (
// Equation(s):
// \MUXULA|out[11]~224_combout  = (\InstrMem|Mux13~1_combout  & (((\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & (\RegBank|Register[1][11]~q )) # (!\InstrMem|Mux14~1_combout  & ((\RegBank|Register[3][11]~q 
// )))))

	.dataa(\RegBank|Register[1][11]~q ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[3][11]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[11]~224_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[11]~224 .lut_mask = 16'hEE30;
defparam \MUXULA|out[11]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N11
dffeas \RegBank|Register[7][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][11] .is_wysiwyg = "true";
defparam \RegBank|Register[7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \MUXULA|out[11]~225 (
// Equation(s):
// \MUXULA|out[11]~225_combout  = (\MUXULA|out[11]~224_combout  & ((\RegBank|Register[5][11]~q ) # ((!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[11]~224_combout  & (((\RegBank|Register[7][11]~q  & \InstrMem|Mux13~1_combout ))))

	.dataa(\RegBank|Register[5][11]~q ),
	.datab(\MUXULA|out[11]~224_combout ),
	.datac(\RegBank|Register[7][11]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[11]~225_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[11]~225 .lut_mask = 16'hB8CC;
defparam \MUXULA|out[11]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneive_lcell_comb \MUXULA|out[11]~233 (
// Equation(s):
// \MUXULA|out[11]~233_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[11]~230_combout  & (\MUXULA|out[11]~232_combout )) # (!\MUXULA|out[11]~230_combout  & ((\MUXULA|out[11]~225_combout ))))) # (!\InstrMem|Mux15~1_combout  & 
// (((\MUXULA|out[11]~230_combout ))))

	.dataa(\MUXULA|out[11]~232_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\MUXULA|out[11]~230_combout ),
	.datad(\MUXULA|out[11]~225_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[11]~233_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[11]~233 .lut_mask = 16'hBCB0;
defparam \MUXULA|out[11]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cycloneive_lcell_comb \RegBank|Register[26][11]~feeder (
// Equation(s):
// \RegBank|Register[26][11]~feeder_combout  = \WriteData[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[11]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[26][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[26][11]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[26][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N19
dffeas \RegBank|Register[26][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[26][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][11] .is_wysiwyg = "true";
defparam \RegBank|Register[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N25
dffeas \RegBank|Register[19][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][11] .is_wysiwyg = "true";
defparam \RegBank|Register[19][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N24
cycloneive_lcell_comb \MUXULA|out[11]~218 (
// Equation(s):
// \MUXULA|out[11]~218_combout  = (\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout ) # (\RegBank|Register[19][11]~q )))

	.dataa(gnd),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[19][11]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[11]~218_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[11]~218 .lut_mask = 16'hFC00;
defparam \MUXULA|out[11]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N11
dffeas \RegBank|Register[27][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][11] .is_wysiwyg = "true";
defparam \RegBank|Register[27][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N10
cycloneive_lcell_comb \MUXULA|out[11]~219 (
// Equation(s):
// \MUXULA|out[11]~219_combout  = (\MUXULA|out[11]~218_combout  & (((\RegBank|Register[27][11]~q ) # (!\InstrMem|Mux12~2_combout )))) # (!\MUXULA|out[11]~218_combout  & (\RegBank|Register[26][11]~q  & ((\InstrMem|Mux12~2_combout ))))

	.dataa(\RegBank|Register[26][11]~q ),
	.datab(\MUXULA|out[11]~218_combout ),
	.datac(\RegBank|Register[27][11]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[11]~219_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[11]~219 .lut_mask = 16'hE2CC;
defparam \MUXULA|out[11]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N25
dffeas \RegBank|Register[23][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][11] .is_wysiwyg = "true";
defparam \RegBank|Register[23][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N13
dffeas \RegBank|Register[31][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][11] .is_wysiwyg = "true";
defparam \RegBank|Register[31][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N3
dffeas \RegBank|Register[30][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][11] .is_wysiwyg = "true";
defparam \RegBank|Register[30][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N19
dffeas \RegBank|Register[22][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][11] .is_wysiwyg = "true";
defparam \RegBank|Register[22][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \MUXULA|out[11]~216 (
// Equation(s):
// \MUXULA|out[11]~216_combout  = (\InstrMem|Mux12~2_combout  & ((\RegBank|Register[30][11]~q ) # ((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & (((\RegBank|Register[22][11]~q  & !\InstrMem|Mux15~1_combout ))))

	.dataa(\RegBank|Register[30][11]~q ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[22][11]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[11]~216_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[11]~216 .lut_mask = 16'hCCB8;
defparam \MUXULA|out[11]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N12
cycloneive_lcell_comb \MUXULA|out[11]~217 (
// Equation(s):
// \MUXULA|out[11]~217_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[11]~216_combout  & ((\RegBank|Register[31][11]~q ))) # (!\MUXULA|out[11]~216_combout  & (\RegBank|Register[23][11]~q )))) # (!\InstrMem|Mux15~1_combout  & 
// (((\MUXULA|out[11]~216_combout ))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\RegBank|Register[23][11]~q ),
	.datac(\RegBank|Register[31][11]~q ),
	.datad(\MUXULA|out[11]~216_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[11]~217_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[11]~217 .lut_mask = 16'hF588;
defparam \MUXULA|out[11]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
cycloneive_lcell_comb \MUXULA|out[11]~220 (
// Equation(s):
// \MUXULA|out[11]~220_combout  = (\InstrMem|Mux13~1_combout  & (((\MUXULA|out[11]~217_combout ) # (\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & (\MUXULA|out[11]~219_combout  & ((!\InstrMem|Mux14~1_combout ))))

	.dataa(\MUXULA|out[11]~219_combout ),
	.datab(\MUXULA|out[11]~217_combout ),
	.datac(\InstrMem|Mux13~1_combout ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[11]~220_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[11]~220 .lut_mask = 16'hF0CA;
defparam \MUXULA|out[11]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N5
dffeas \RegBank|Register[17][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][11] .is_wysiwyg = "true";
defparam \RegBank|Register[17][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N11
dffeas \RegBank|Register[16][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][11] .is_wysiwyg = "true";
defparam \RegBank|Register[16][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N18
cycloneive_lcell_comb \MUXULA|out[11]~639 (
// Equation(s):
// \MUXULA|out[11]~639_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[17][11]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[16][11]~q )))))

	.dataa(\RegBank|Register[17][11]~q ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\InstrMem|Mux12~2_combout ),
	.datad(\RegBank|Register[16][11]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[11]~639_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[11]~639 .lut_mask = 16'h0B08;
defparam \MUXULA|out[11]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N21
dffeas \RegBank|Register[20][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][11] .is_wysiwyg = "true";
defparam \RegBank|Register[20][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N3
dffeas \RegBank|Register[28][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][11] .is_wysiwyg = "true";
defparam \RegBank|Register[28][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N20
cycloneive_lcell_comb \MUXULA|out[11]~221 (
// Equation(s):
// \MUXULA|out[11]~221_combout  = (\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout ) # ((\RegBank|Register[28][11]~q )))) # (!\InstrMem|Mux12~2_combout  & (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[20][11]~q )))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[20][11]~q ),
	.datad(\RegBank|Register[28][11]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[11]~221_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[11]~221 .lut_mask = 16'hBA98;
defparam \MUXULA|out[11]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N31
dffeas \RegBank|Register[29][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][11] .is_wysiwyg = "true";
defparam \RegBank|Register[29][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N21
dffeas \RegBank|Register[21][11] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][11] .is_wysiwyg = "true";
defparam \RegBank|Register[21][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N30
cycloneive_lcell_comb \MUXULA|out[11]~222 (
// Equation(s):
// \MUXULA|out[11]~222_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[11]~221_combout  & (\RegBank|Register[29][11]~q )) # (!\MUXULA|out[11]~221_combout  & ((\RegBank|Register[21][11]~q ))))) # (!\InstrMem|Mux15~1_combout  & 
// (\MUXULA|out[11]~221_combout ))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\MUXULA|out[11]~221_combout ),
	.datac(\RegBank|Register[29][11]~q ),
	.datad(\RegBank|Register[21][11]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[11]~222_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[11]~222 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[11]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N28
cycloneive_lcell_comb \MUXULA|out[11]~223 (
// Equation(s):
// \MUXULA|out[11]~223_combout  = (\MUXULA|out[11]~220_combout  & (((\MUXULA|out[11]~222_combout ) # (!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[11]~220_combout  & (\MUXULA|out[11]~639_combout  & ((\InstrMem|Mux14~1_combout ))))

	.dataa(\MUXULA|out[11]~220_combout ),
	.datab(\MUXULA|out[11]~639_combout ),
	.datac(\MUXULA|out[11]~222_combout ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[11]~223_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[11]~223 .lut_mask = 16'hE4AA;
defparam \MUXULA|out[11]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cycloneive_lcell_comb \MUXULA|out[11]~234 (
// Equation(s):
// \MUXULA|out[11]~234_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & ((\MUXULA|out[11]~223_combout ))) # (!\InstrMem|Mux11~1_combout  & (\MUXULA|out[11]~233_combout ))))

	.dataa(\UC|Selector1~4_combout ),
	.datab(\MUXULA|out[11]~233_combout ),
	.datac(\InstrMem|Mux11~1_combout ),
	.datad(\MUXULA|out[11]~223_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[11]~234_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[11]~234 .lut_mask = 16'h5404;
defparam \MUXULA|out[11]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneive_lcell_comb \MUXULA|out[11]~235 (
// Equation(s):
// \MUXULA|out[11]~235_combout  = (\MUXULA|out[11]~234_combout ) # ((!\PC|pgcount [4] & (!\InstrMem|Mux20~0_combout  & \UC|Selector1~4_combout )))

	.dataa(\MUXULA|out[11]~234_combout ),
	.datab(\PC|pgcount [4]),
	.datac(\InstrMem|Mux20~0_combout ),
	.datad(\UC|Selector1~4_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[11]~235_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[11]~235 .lut_mask = 16'hABAA;
defparam \MUXULA|out[11]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N22
cycloneive_io_ibuf \Data[11]~input (
	.i(Data[11]),
	.ibar(gnd),
	.o(\Data[11]~input_o ));
// synopsys translate_off
defparam \Data[11]~input .bus_hold = "false";
defparam \Data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N22
cycloneive_lcell_comb \ULA|Add0~22 (
// Equation(s):
// \ULA|Add0~22_combout  = (\MUXULA|out[11]~235_combout  & ((\Data[11]~input_o  & (\ULA|Add0~21  & VCC)) # (!\Data[11]~input_o  & (!\ULA|Add0~21 )))) # (!\MUXULA|out[11]~235_combout  & ((\Data[11]~input_o  & (!\ULA|Add0~21 )) # (!\Data[11]~input_o  & 
// ((\ULA|Add0~21 ) # (GND)))))
// \ULA|Add0~23  = CARRY((\MUXULA|out[11]~235_combout  & (!\Data[11]~input_o  & !\ULA|Add0~21 )) # (!\MUXULA|out[11]~235_combout  & ((!\ULA|Add0~21 ) # (!\Data[11]~input_o ))))

	.dataa(\MUXULA|out[11]~235_combout ),
	.datab(\Data[11]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~21 ),
	.combout(\ULA|Add0~22_combout ),
	.cout(\ULA|Add0~23 ));
// synopsys translate_off
defparam \ULA|Add0~22 .lut_mask = 16'h9617;
defparam \ULA|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y17_N25
dffeas \RegBank|Register[17][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][12] .is_wysiwyg = "true";
defparam \RegBank|Register[17][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N27
dffeas \RegBank|Register[16][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][12] .is_wysiwyg = "true";
defparam \RegBank|Register[16][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N26
cycloneive_lcell_comb \MUXULA|out[12]~638 (
// Equation(s):
// \MUXULA|out[12]~638_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[17][12]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[16][12]~q )))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\RegBank|Register[17][12]~q ),
	.datac(\RegBank|Register[16][12]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[12]~638_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[12]~638 .lut_mask = 16'h00D8;
defparam \MUXULA|out[12]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N5
dffeas \RegBank|Register[26][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][12] .is_wysiwyg = "true";
defparam \RegBank|Register[26][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N4
cycloneive_lcell_comb \MUXULA|out[12]~238 (
// Equation(s):
// \MUXULA|out[12]~238_combout  = (\InstrMem|Mux12~2_combout  & ((\RegBank|Register[26][12]~q ) # (\InstrMem|Mux15~1_combout )))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[26][12]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[12]~238_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[12]~238 .lut_mask = 16'hAAA0;
defparam \MUXULA|out[12]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N23
dffeas \RegBank|Register[27][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][12] .is_wysiwyg = "true";
defparam \RegBank|Register[27][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N29
dffeas \RegBank|Register[19][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][12] .is_wysiwyg = "true";
defparam \RegBank|Register[19][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N22
cycloneive_lcell_comb \MUXULA|out[12]~239 (
// Equation(s):
// \MUXULA|out[12]~239_combout  = (\MUXULA|out[12]~238_combout  & (((\RegBank|Register[27][12]~q )) # (!\InstrMem|Mux15~1_combout ))) # (!\MUXULA|out[12]~238_combout  & (\InstrMem|Mux15~1_combout  & ((\RegBank|Register[19][12]~q ))))

	.dataa(\MUXULA|out[12]~238_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[27][12]~q ),
	.datad(\RegBank|Register[19][12]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[12]~239_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[12]~239 .lut_mask = 16'hE6A2;
defparam \MUXULA|out[12]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N25
dffeas \RegBank|Register[23][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][12] .is_wysiwyg = "true";
defparam \RegBank|Register[23][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N19
dffeas \RegBank|Register[22][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][12] .is_wysiwyg = "true";
defparam \RegBank|Register[22][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N18
cycloneive_lcell_comb \MUXULA|out[12]~236 (
// Equation(s):
// \MUXULA|out[12]~236_combout  = (\InstrMem|Mux12~2_combout  & (((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[23][12]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[22][12]~q 
// )))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[23][12]~q ),
	.datac(\RegBank|Register[22][12]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[12]~236_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[12]~236 .lut_mask = 16'hEE50;
defparam \MUXULA|out[12]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N23
dffeas \RegBank|Register[31][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][12] .is_wysiwyg = "true";
defparam \RegBank|Register[31][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N25
dffeas \RegBank|Register[30][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][12] .is_wysiwyg = "true";
defparam \RegBank|Register[30][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N22
cycloneive_lcell_comb \MUXULA|out[12]~237 (
// Equation(s):
// \MUXULA|out[12]~237_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[12]~236_combout  & (\RegBank|Register[31][12]~q )) # (!\MUXULA|out[12]~236_combout  & ((\RegBank|Register[30][12]~q ))))) # (!\InstrMem|Mux12~2_combout  & 
// (\MUXULA|out[12]~236_combout ))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\MUXULA|out[12]~236_combout ),
	.datac(\RegBank|Register[31][12]~q ),
	.datad(\RegBank|Register[30][12]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[12]~237_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[12]~237 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[12]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
cycloneive_lcell_comb \MUXULA|out[12]~240 (
// Equation(s):
// \MUXULA|out[12]~240_combout  = (\InstrMem|Mux13~1_combout  & (((\MUXULA|out[12]~237_combout ) # (\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & (\MUXULA|out[12]~239_combout  & ((!\InstrMem|Mux14~1_combout ))))

	.dataa(\MUXULA|out[12]~239_combout ),
	.datab(\MUXULA|out[12]~237_combout ),
	.datac(\InstrMem|Mux13~1_combout ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[12]~240_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[12]~240 .lut_mask = 16'hF0CA;
defparam \MUXULA|out[12]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N5
dffeas \RegBank|Register[20][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][12] .is_wysiwyg = "true";
defparam \RegBank|Register[20][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N19
dffeas \RegBank|Register[21][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][12] .is_wysiwyg = "true";
defparam \RegBank|Register[21][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneive_lcell_comb \MUXULA|out[12]~241 (
// Equation(s):
// \MUXULA|out[12]~241_combout  = (\InstrMem|Mux12~2_combout  & (\InstrMem|Mux15~1_combout )) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[21][12]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[20][12]~q ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[20][12]~q ),
	.datad(\RegBank|Register[21][12]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[12]~241_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[12]~241 .lut_mask = 16'hDC98;
defparam \MUXULA|out[12]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N21
dffeas \RegBank|Register[29][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][12] .is_wysiwyg = "true";
defparam \RegBank|Register[29][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N27
dffeas \RegBank|Register[28][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][12] .is_wysiwyg = "true";
defparam \RegBank|Register[28][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N20
cycloneive_lcell_comb \MUXULA|out[12]~242 (
// Equation(s):
// \MUXULA|out[12]~242_combout  = (\MUXULA|out[12]~241_combout  & (((\RegBank|Register[29][12]~q )) # (!\InstrMem|Mux12~2_combout ))) # (!\MUXULA|out[12]~241_combout  & (\InstrMem|Mux12~2_combout  & ((\RegBank|Register[28][12]~q ))))

	.dataa(\MUXULA|out[12]~241_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[29][12]~q ),
	.datad(\RegBank|Register[28][12]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[12]~242_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[12]~242 .lut_mask = 16'hE6A2;
defparam \MUXULA|out[12]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N2
cycloneive_lcell_comb \MUXULA|out[12]~243 (
// Equation(s):
// \MUXULA|out[12]~243_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[12]~240_combout  & ((\MUXULA|out[12]~242_combout ))) # (!\MUXULA|out[12]~240_combout  & (\MUXULA|out[12]~638_combout )))) # (!\InstrMem|Mux14~1_combout  & 
// (((\MUXULA|out[12]~240_combout ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\MUXULA|out[12]~638_combout ),
	.datac(\MUXULA|out[12]~240_combout ),
	.datad(\MUXULA|out[12]~242_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[12]~243_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[12]~243 .lut_mask = 16'hF858;
defparam \MUXULA|out[12]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N31
dffeas \RegBank|Register[11][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][12] .is_wysiwyg = "true";
defparam \RegBank|Register[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y18_N25
dffeas \RegBank|Register[15][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][12] .is_wysiwyg = "true";
defparam \RegBank|Register[15][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N30
cycloneive_lcell_comb \MUXULA|out[12]~251 (
// Equation(s):
// \MUXULA|out[12]~251_combout  = (\InstrMem|Mux14~1_combout  & (\InstrMem|Mux13~1_combout )) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\RegBank|Register[15][12]~q ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[11][12]~q ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[11][12]~q ),
	.datad(\RegBank|Register[15][12]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[12]~251_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[12]~251 .lut_mask = 16'hDC98;
defparam \MUXULA|out[12]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cycloneive_lcell_comb \MUXULA|out[12]~252 (
// Equation(s):
// \MUXULA|out[12]~252_combout  = (\MUXULA|out[12]~251_combout  & ((\RegBank|Register[13][12]~q ) # (!\InstrMem|Mux14~1_combout )))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[13][12]~q ),
	.datad(\MUXULA|out[12]~251_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[12]~252_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[12]~252 .lut_mask = 16'hF500;
defparam \MUXULA|out[12]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N3
dffeas \RegBank|Register[2][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][12] .is_wysiwyg = "true";
defparam \RegBank|Register[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneive_lcell_comb \MUXULA|out[12]~248 (
// Equation(s):
// \MUXULA|out[12]~248_combout  = (\InstrMem|Mux14~1_combout  & ((\RegBank|Register[0][12]~q ) # ((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & (((\RegBank|Register[2][12]~q  & !\InstrMem|Mux13~1_combout ))))

	.dataa(\RegBank|Register[0][12]~q ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[2][12]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[12]~248_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[12]~248 .lut_mask = 16'hCCB8;
defparam \MUXULA|out[12]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N5
dffeas \RegBank|Register[6][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][12] .is_wysiwyg = "true";
defparam \RegBank|Register[6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneive_lcell_comb \MUXULA|out[12]~249 (
// Equation(s):
// \MUXULA|out[12]~249_combout  = (\MUXULA|out[12]~248_combout  & ((\RegBank|Register[4][12]~q ) # ((!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[12]~248_combout  & (((\RegBank|Register[6][12]~q  & \InstrMem|Mux13~1_combout ))))

	.dataa(\RegBank|Register[4][12]~q ),
	.datab(\MUXULA|out[12]~248_combout ),
	.datac(\RegBank|Register[6][12]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[12]~249_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[12]~249 .lut_mask = 16'hB8CC;
defparam \MUXULA|out[12]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N15
dffeas \RegBank|Register[3][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][12] .is_wysiwyg = "true";
defparam \RegBank|Register[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \RegBank|Register[7][12]~feeder (
// Equation(s):
// \RegBank|Register[7][12]~feeder_combout  = \WriteData[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[12]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[7][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[7][12]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[7][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N29
dffeas \RegBank|Register[7][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][12] .is_wysiwyg = "true";
defparam \RegBank|Register[7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N14
cycloneive_lcell_comb \MUXULA|out[12]~246 (
// Equation(s):
// \MUXULA|out[12]~246_combout  = (\InstrMem|Mux14~1_combout  & (\InstrMem|Mux13~1_combout )) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\RegBank|Register[7][12]~q ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[3][12]~q ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[3][12]~q ),
	.datad(\RegBank|Register[7][12]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[12]~246_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[12]~246 .lut_mask = 16'hDC98;
defparam \MUXULA|out[12]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneive_lcell_comb \MUXULA|out[12]~247 (
// Equation(s):
// \MUXULA|out[12]~247_combout  = (\MUXULA|out[12]~246_combout  & ((\RegBank|Register[5][12]~q ) # ((!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[12]~246_combout  & (((\RegBank|Register[1][12]~q  & \InstrMem|Mux14~1_combout ))))

	.dataa(\RegBank|Register[5][12]~q ),
	.datab(\MUXULA|out[12]~246_combout ),
	.datac(\RegBank|Register[1][12]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[12]~247_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[12]~247 .lut_mask = 16'hB8CC;
defparam \MUXULA|out[12]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneive_lcell_comb \MUXULA|out[12]~250 (
// Equation(s):
// \MUXULA|out[12]~250_combout  = (\InstrMem|Mux12~2_combout  & (((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\MUXULA|out[12]~247_combout ))) # (!\InstrMem|Mux15~1_combout  & (\MUXULA|out[12]~249_combout 
// ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\MUXULA|out[12]~249_combout ),
	.datac(\MUXULA|out[12]~247_combout ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[12]~250_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[12]~250 .lut_mask = 16'hFA44;
defparam \MUXULA|out[12]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N17
dffeas \RegBank|Register[14][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][12] .is_wysiwyg = "true";
defparam \RegBank|Register[14][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N19
dffeas \RegBank|Register[10][12] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][12] .is_wysiwyg = "true";
defparam \RegBank|Register[10][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \MUXULA|out[12]~244 (
// Equation(s):
// \MUXULA|out[12]~244_combout  = (\InstrMem|Mux13~1_combout  & (((\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & (\RegBank|Register[8][12]~q )) # (!\InstrMem|Mux14~1_combout  & ((\RegBank|Register[10][12]~q 
// )))))

	.dataa(\RegBank|Register[8][12]~q ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[10][12]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[12]~244_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[12]~244 .lut_mask = 16'hEE30;
defparam \MUXULA|out[12]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneive_lcell_comb \MUXULA|out[12]~245 (
// Equation(s):
// \MUXULA|out[12]~245_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[12]~244_combout  & (\RegBank|Register[12][12]~q )) # (!\MUXULA|out[12]~244_combout  & ((\RegBank|Register[14][12]~q ))))) # (!\InstrMem|Mux13~1_combout  & 
// (((\MUXULA|out[12]~244_combout ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\RegBank|Register[12][12]~q ),
	.datac(\RegBank|Register[14][12]~q ),
	.datad(\MUXULA|out[12]~244_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[12]~245_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[12]~245 .lut_mask = 16'hDDA0;
defparam \MUXULA|out[12]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneive_lcell_comb \MUXULA|out[12]~253 (
// Equation(s):
// \MUXULA|out[12]~253_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[12]~250_combout  & (\MUXULA|out[12]~252_combout )) # (!\MUXULA|out[12]~250_combout  & ((\MUXULA|out[12]~245_combout ))))) # (!\InstrMem|Mux12~2_combout  & 
// (((\MUXULA|out[12]~250_combout ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\MUXULA|out[12]~252_combout ),
	.datac(\MUXULA|out[12]~250_combout ),
	.datad(\MUXULA|out[12]~245_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[12]~253_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[12]~253 .lut_mask = 16'hDAD0;
defparam \MUXULA|out[12]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneive_lcell_comb \MUXULA|out[12]~254 (
// Equation(s):
// \MUXULA|out[12]~254_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & (\MUXULA|out[12]~243_combout )) # (!\InstrMem|Mux11~1_combout  & ((\MUXULA|out[12]~253_combout )))))

	.dataa(\MUXULA|out[12]~243_combout ),
	.datab(\UC|Selector1~4_combout ),
	.datac(\InstrMem|Mux11~1_combout ),
	.datad(\MUXULA|out[12]~253_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[12]~254_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[12]~254 .lut_mask = 16'h2320;
defparam \MUXULA|out[12]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneive_lcell_comb \MUXULA|out[12]~255 (
// Equation(s):
// \MUXULA|out[12]~255_combout  = (\MUXULA|out[12]~254_combout ) # ((\UC|Selector1~4_combout  & (!\PC|pgcount [4] & !\InstrMem|Mux19~0_combout )))

	.dataa(\MUXULA|out[12]~254_combout ),
	.datab(\UC|Selector1~4_combout ),
	.datac(\PC|pgcount [4]),
	.datad(\InstrMem|Mux19~0_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[12]~255_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[12]~255 .lut_mask = 16'hAAAE;
defparam \MUXULA|out[12]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y6_N15
cycloneive_io_ibuf \Data[12]~input (
	.i(Data[12]),
	.ibar(gnd),
	.o(\Data[12]~input_o ));
// synopsys translate_off
defparam \Data[12]~input .bus_hold = "false";
defparam \Data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N24
cycloneive_lcell_comb \ULA|Add0~24 (
// Equation(s):
// \ULA|Add0~24_combout  = ((\MUXULA|out[12]~255_combout  $ (\Data[12]~input_o  $ (!\ULA|Add0~23 )))) # (GND)
// \ULA|Add0~25  = CARRY((\MUXULA|out[12]~255_combout  & ((\Data[12]~input_o ) # (!\ULA|Add0~23 ))) # (!\MUXULA|out[12]~255_combout  & (\Data[12]~input_o  & !\ULA|Add0~23 )))

	.dataa(\MUXULA|out[12]~255_combout ),
	.datab(\Data[12]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~23 ),
	.combout(\ULA|Add0~24_combout ),
	.cout(\ULA|Add0~25 ));
// synopsys translate_off
defparam \ULA|Add0~24 .lut_mask = 16'h698E;
defparam \ULA|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
cycloneive_lcell_comb \RegBank|Register[30][13]~feeder (
// Equation(s):
// \RegBank|Register[30][13]~feeder_combout  = \WriteData[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[13]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[30][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[30][13]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[30][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N9
dffeas \RegBank|Register[30][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[30][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][13] .is_wysiwyg = "true";
defparam \RegBank|Register[30][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N13
dffeas \RegBank|Register[22][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][13] .is_wysiwyg = "true";
defparam \RegBank|Register[22][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneive_lcell_comb \MUXULA|out[13]~256 (
// Equation(s):
// \MUXULA|out[13]~256_combout  = (\InstrMem|Mux12~2_combout  & ((\RegBank|Register[30][13]~q ) # ((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & (((\RegBank|Register[22][13]~q  & !\InstrMem|Mux15~1_combout ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[30][13]~q ),
	.datac(\RegBank|Register[22][13]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[13]~256_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[13]~256 .lut_mask = 16'hAAD8;
defparam \MUXULA|out[13]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N15
dffeas \RegBank|Register[23][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][13] .is_wysiwyg = "true";
defparam \RegBank|Register[23][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N9
dffeas \RegBank|Register[31][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][13] .is_wysiwyg = "true";
defparam \RegBank|Register[31][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N8
cycloneive_lcell_comb \MUXULA|out[13]~257 (
// Equation(s):
// \MUXULA|out[13]~257_combout  = (\MUXULA|out[13]~256_combout  & (((\RegBank|Register[31][13]~q ) # (!\InstrMem|Mux15~1_combout )))) # (!\MUXULA|out[13]~256_combout  & (\RegBank|Register[23][13]~q  & ((\InstrMem|Mux15~1_combout ))))

	.dataa(\MUXULA|out[13]~256_combout ),
	.datab(\RegBank|Register[23][13]~q ),
	.datac(\RegBank|Register[31][13]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[13]~257_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[13]~257 .lut_mask = 16'hE4AA;
defparam \MUXULA|out[13]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \RegBank|Register[26][13]~feeder (
// Equation(s):
// \RegBank|Register[26][13]~feeder_combout  = \WriteData[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[13]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[26][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[26][13]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[26][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N11
dffeas \RegBank|Register[26][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[26][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][13] .is_wysiwyg = "true";
defparam \RegBank|Register[26][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N25
dffeas \RegBank|Register[27][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][13] .is_wysiwyg = "true";
defparam \RegBank|Register[27][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N19
dffeas \RegBank|Register[19][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][13] .is_wysiwyg = "true";
defparam \RegBank|Register[19][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N18
cycloneive_lcell_comb \MUXULA|out[13]~258 (
// Equation(s):
// \MUXULA|out[13]~258_combout  = (\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout ) # (\RegBank|Register[19][13]~q )))

	.dataa(gnd),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[19][13]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[13]~258_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[13]~258 .lut_mask = 16'hFC00;
defparam \MUXULA|out[13]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N24
cycloneive_lcell_comb \MUXULA|out[13]~259 (
// Equation(s):
// \MUXULA|out[13]~259_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[13]~258_combout  & ((\RegBank|Register[27][13]~q ))) # (!\MUXULA|out[13]~258_combout  & (\RegBank|Register[26][13]~q )))) # (!\InstrMem|Mux12~2_combout  & 
// (((\MUXULA|out[13]~258_combout ))))

	.dataa(\RegBank|Register[26][13]~q ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[27][13]~q ),
	.datad(\MUXULA|out[13]~258_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[13]~259_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[13]~259 .lut_mask = 16'hF388;
defparam \MUXULA|out[13]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N22
cycloneive_lcell_comb \MUXULA|out[13]~260 (
// Equation(s):
// \MUXULA|out[13]~260_combout  = (\InstrMem|Mux14~1_combout  & (((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & (\MUXULA|out[13]~257_combout )) # (!\InstrMem|Mux13~1_combout  & ((\MUXULA|out[13]~259_combout 
// )))))

	.dataa(\MUXULA|out[13]~257_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\MUXULA|out[13]~259_combout ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[13]~260_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[13]~260 .lut_mask = 16'hEE30;
defparam \MUXULA|out[13]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N21
dffeas \RegBank|Register[17][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][13] .is_wysiwyg = "true";
defparam \RegBank|Register[17][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N19
dffeas \RegBank|Register[16][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][13] .is_wysiwyg = "true";
defparam \RegBank|Register[16][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N18
cycloneive_lcell_comb \MUXULA|out[13]~637 (
// Equation(s):
// \MUXULA|out[13]~637_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[17][13]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[16][13]~q )))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\RegBank|Register[17][13]~q ),
	.datac(\RegBank|Register[16][13]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[13]~637_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[13]~637 .lut_mask = 16'h00D8;
defparam \MUXULA|out[13]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N3
dffeas \RegBank|Register[21][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][13] .is_wysiwyg = "true";
defparam \RegBank|Register[21][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N17
dffeas \RegBank|Register[29][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][13] .is_wysiwyg = "true";
defparam \RegBank|Register[29][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N15
dffeas \RegBank|Register[20][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][13] .is_wysiwyg = "true";
defparam \RegBank|Register[20][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N19
dffeas \RegBank|Register[28][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][13] .is_wysiwyg = "true";
defparam \RegBank|Register[28][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N14
cycloneive_lcell_comb \MUXULA|out[13]~261 (
// Equation(s):
// \MUXULA|out[13]~261_combout  = (\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout ) # ((\RegBank|Register[28][13]~q )))) # (!\InstrMem|Mux12~2_combout  & (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[20][13]~q )))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[20][13]~q ),
	.datad(\RegBank|Register[28][13]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[13]~261_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[13]~261 .lut_mask = 16'hBA98;
defparam \MUXULA|out[13]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N16
cycloneive_lcell_comb \MUXULA|out[13]~262 (
// Equation(s):
// \MUXULA|out[13]~262_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[13]~261_combout  & ((\RegBank|Register[29][13]~q ))) # (!\MUXULA|out[13]~261_combout  & (\RegBank|Register[21][13]~q )))) # (!\InstrMem|Mux15~1_combout  & 
// (((\MUXULA|out[13]~261_combout ))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\RegBank|Register[21][13]~q ),
	.datac(\RegBank|Register[29][13]~q ),
	.datad(\MUXULA|out[13]~261_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[13]~262_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[13]~262 .lut_mask = 16'hF588;
defparam \MUXULA|out[13]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N12
cycloneive_lcell_comb \MUXULA|out[13]~263 (
// Equation(s):
// \MUXULA|out[13]~263_combout  = (\MUXULA|out[13]~260_combout  & (((\MUXULA|out[13]~262_combout )) # (!\InstrMem|Mux14~1_combout ))) # (!\MUXULA|out[13]~260_combout  & (\InstrMem|Mux14~1_combout  & (\MUXULA|out[13]~637_combout )))

	.dataa(\MUXULA|out[13]~260_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\MUXULA|out[13]~637_combout ),
	.datad(\MUXULA|out[13]~262_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[13]~263_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[13]~263 .lut_mask = 16'hEA62;
defparam \MUXULA|out[13]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N1
dffeas \RegBank|Register[7][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][13] .is_wysiwyg = "true";
defparam \RegBank|Register[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N15
dffeas \RegBank|Register[3][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][13] .is_wysiwyg = "true";
defparam \RegBank|Register[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N14
cycloneive_lcell_comb \MUXULA|out[13]~264 (
// Equation(s):
// \MUXULA|out[13]~264_combout  = (\InstrMem|Mux13~1_combout  & (\InstrMem|Mux14~1_combout )) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & ((\RegBank|Register[1][13]~q ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[3][13]~q ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[3][13]~q ),
	.datad(\RegBank|Register[1][13]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[13]~264_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[13]~264 .lut_mask = 16'hDC98;
defparam \MUXULA|out[13]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N0
cycloneive_lcell_comb \MUXULA|out[13]~265 (
// Equation(s):
// \MUXULA|out[13]~265_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[13]~264_combout  & (\RegBank|Register[5][13]~q )) # (!\MUXULA|out[13]~264_combout  & ((\RegBank|Register[7][13]~q ))))) # (!\InstrMem|Mux13~1_combout  & 
// (((\MUXULA|out[13]~264_combout ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\RegBank|Register[5][13]~q ),
	.datac(\RegBank|Register[7][13]~q ),
	.datad(\MUXULA|out[13]~264_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[13]~265_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[13]~265 .lut_mask = 16'hDDA0;
defparam \MUXULA|out[13]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N23
dffeas \RegBank|Register[2][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][13] .is_wysiwyg = "true";
defparam \RegBank|Register[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N22
cycloneive_lcell_comb \MUXULA|out[13]~268 (
// Equation(s):
// \MUXULA|out[13]~268_combout  = (\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout ) # ((\RegBank|Register[0][13]~q )))) # (!\InstrMem|Mux14~1_combout  & (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[2][13]~q )))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[2][13]~q ),
	.datad(\RegBank|Register[0][13]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[13]~268_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[13]~268 .lut_mask = 16'hBA98;
defparam \MUXULA|out[13]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N5
dffeas \RegBank|Register[6][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][13] .is_wysiwyg = "true";
defparam \RegBank|Register[6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N4
cycloneive_lcell_comb \MUXULA|out[13]~269 (
// Equation(s):
// \MUXULA|out[13]~269_combout  = (\MUXULA|out[13]~268_combout  & (((\RegBank|Register[4][13]~q )) # (!\InstrMem|Mux13~1_combout ))) # (!\MUXULA|out[13]~268_combout  & (\InstrMem|Mux13~1_combout  & (\RegBank|Register[6][13]~q )))

	.dataa(\MUXULA|out[13]~268_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[6][13]~q ),
	.datad(\RegBank|Register[4][13]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[13]~269_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[13]~269 .lut_mask = 16'hEA62;
defparam \MUXULA|out[13]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N19
dffeas \RegBank|Register[10][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][13] .is_wysiwyg = "true";
defparam \RegBank|Register[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N15
dffeas \RegBank|Register[14][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][13] .is_wysiwyg = "true";
defparam \RegBank|Register[14][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \MUXULA|out[13]~266 (
// Equation(s):
// \MUXULA|out[13]~266_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ) # ((\RegBank|Register[14][13]~q )))) # (!\InstrMem|Mux13~1_combout  & (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[10][13]~q )))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[10][13]~q ),
	.datad(\RegBank|Register[14][13]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[13]~266_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[13]~266 .lut_mask = 16'hBA98;
defparam \MUXULA|out[13]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \MUXULA|out[13]~267 (
// Equation(s):
// \MUXULA|out[13]~267_combout  = (\MUXULA|out[13]~266_combout  & (((\RegBank|Register[12][13]~q ) # (!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[13]~266_combout  & (\RegBank|Register[8][13]~q  & ((\InstrMem|Mux14~1_combout ))))

	.dataa(\RegBank|Register[8][13]~q ),
	.datab(\MUXULA|out[13]~266_combout ),
	.datac(\RegBank|Register[12][13]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[13]~267_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[13]~267 .lut_mask = 16'hE2CC;
defparam \MUXULA|out[13]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N26
cycloneive_lcell_comb \MUXULA|out[13]~270 (
// Equation(s):
// \MUXULA|out[13]~270_combout  = (\InstrMem|Mux15~1_combout  & (((\InstrMem|Mux12~2_combout )))) # (!\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout  & ((\MUXULA|out[13]~267_combout ))) # (!\InstrMem|Mux12~2_combout  & (\MUXULA|out[13]~269_combout 
// ))))

	.dataa(\MUXULA|out[13]~269_combout ),
	.datab(\MUXULA|out[13]~267_combout ),
	.datac(\InstrMem|Mux15~1_combout ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[13]~270_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[13]~270 .lut_mask = 16'hFC0A;
defparam \MUXULA|out[13]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N23
dffeas \RegBank|Register[11][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][13] .is_wysiwyg = "true";
defparam \RegBank|Register[11][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N22
cycloneive_lcell_comb \MUXULA|out[13]~271 (
// Equation(s):
// \MUXULA|out[13]~271_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[11][13]~q  & !\InstrMem|Mux14~1_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[11][13]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[13]~271_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[13]~271 .lut_mask = 16'hCC30;
defparam \MUXULA|out[13]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N9
dffeas \RegBank|Register[15][13] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][13] .is_wysiwyg = "true";
defparam \RegBank|Register[15][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N8
cycloneive_lcell_comb \MUXULA|out[13]~272 (
// Equation(s):
// \MUXULA|out[13]~272_combout  = (\MUXULA|out[13]~271_combout  & (((\RegBank|Register[13][13]~q )) # (!\InstrMem|Mux13~1_combout ))) # (!\MUXULA|out[13]~271_combout  & (\InstrMem|Mux13~1_combout  & (\RegBank|Register[15][13]~q )))

	.dataa(\MUXULA|out[13]~271_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[15][13]~q ),
	.datad(\RegBank|Register[13][13]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[13]~272_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[13]~272 .lut_mask = 16'hEA62;
defparam \MUXULA|out[13]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N16
cycloneive_lcell_comb \MUXULA|out[13]~273 (
// Equation(s):
// \MUXULA|out[13]~273_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[13]~270_combout  & ((\MUXULA|out[13]~272_combout ))) # (!\MUXULA|out[13]~270_combout  & (\MUXULA|out[13]~265_combout )))) # (!\InstrMem|Mux15~1_combout  & 
// (((\MUXULA|out[13]~270_combout ))))

	.dataa(\MUXULA|out[13]~265_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\MUXULA|out[13]~270_combout ),
	.datad(\MUXULA|out[13]~272_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[13]~273_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[13]~273 .lut_mask = 16'hF838;
defparam \MUXULA|out[13]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N18
cycloneive_lcell_comb \MUXULA|out[13]~274 (
// Equation(s):
// \MUXULA|out[13]~274_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & (\MUXULA|out[13]~263_combout )) # (!\InstrMem|Mux11~1_combout  & ((\MUXULA|out[13]~273_combout )))))

	.dataa(\MUXULA|out[13]~263_combout ),
	.datab(\MUXULA|out[13]~273_combout ),
	.datac(\UC|Selector1~4_combout ),
	.datad(\InstrMem|Mux11~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[13]~274_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[13]~274 .lut_mask = 16'h0A0C;
defparam \MUXULA|out[13]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N0
cycloneive_lcell_comb \MUXULA|out[13]~275 (
// Equation(s):
// \MUXULA|out[13]~275_combout  = (\MUXULA|out[13]~274_combout ) # ((!\PC|pgcount [4] & (\UC|Selector1~4_combout  & \InstrMem|Mux18~0_combout )))

	.dataa(\PC|pgcount [4]),
	.datab(\UC|Selector1~4_combout ),
	.datac(\InstrMem|Mux18~0_combout ),
	.datad(\MUXULA|out[13]~274_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[13]~275_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[13]~275 .lut_mask = 16'hFF40;
defparam \MUXULA|out[13]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N8
cycloneive_io_ibuf \Data[13]~input (
	.i(Data[13]),
	.ibar(gnd),
	.o(\Data[13]~input_o ));
// synopsys translate_off
defparam \Data[13]~input .bus_hold = "false";
defparam \Data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N26
cycloneive_lcell_comb \ULA|Add0~26 (
// Equation(s):
// \ULA|Add0~26_combout  = (\MUXULA|out[13]~275_combout  & ((\Data[13]~input_o  & (\ULA|Add0~25  & VCC)) # (!\Data[13]~input_o  & (!\ULA|Add0~25 )))) # (!\MUXULA|out[13]~275_combout  & ((\Data[13]~input_o  & (!\ULA|Add0~25 )) # (!\Data[13]~input_o  & 
// ((\ULA|Add0~25 ) # (GND)))))
// \ULA|Add0~27  = CARRY((\MUXULA|out[13]~275_combout  & (!\Data[13]~input_o  & !\ULA|Add0~25 )) # (!\MUXULA|out[13]~275_combout  & ((!\ULA|Add0~25 ) # (!\Data[13]~input_o ))))

	.dataa(\MUXULA|out[13]~275_combout ),
	.datab(\Data[13]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~25 ),
	.combout(\ULA|Add0~26_combout ),
	.cout(\ULA|Add0~27 ));
// synopsys translate_off
defparam \ULA|Add0~26 .lut_mask = 16'h9617;
defparam \ULA|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y21_N27
dffeas \RegBank|Register[10][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][14] .is_wysiwyg = "true";
defparam \RegBank|Register[10][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneive_lcell_comb \MUXULA|out[14]~284 (
// Equation(s):
// \MUXULA|out[14]~284_combout  = (\InstrMem|Mux13~1_combout  & (\InstrMem|Mux14~1_combout )) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & ((\RegBank|Register[8][14]~q ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[10][14]~q ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[10][14]~q ),
	.datad(\RegBank|Register[8][14]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[14]~284_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[14]~284 .lut_mask = 16'hDC98;
defparam \MUXULA|out[14]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N21
dffeas \RegBank|Register[14][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][14] .is_wysiwyg = "true";
defparam \RegBank|Register[14][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \MUXULA|out[14]~285 (
// Equation(s):
// \MUXULA|out[14]~285_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[14]~284_combout  & ((\RegBank|Register[12][14]~q ))) # (!\MUXULA|out[14]~284_combout  & (\RegBank|Register[14][14]~q )))) # (!\InstrMem|Mux13~1_combout  & 
// (\MUXULA|out[14]~284_combout ))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\MUXULA|out[14]~284_combout ),
	.datac(\RegBank|Register[14][14]~q ),
	.datad(\RegBank|Register[12][14]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[14]~285_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[14]~285 .lut_mask = 16'hEC64;
defparam \MUXULA|out[14]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N21
dffeas \RegBank|Register[3][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][14] .is_wysiwyg = "true";
defparam \RegBank|Register[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y19_N19
dffeas \RegBank|Register[7][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][14] .is_wysiwyg = "true";
defparam \RegBank|Register[7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cycloneive_lcell_comb \MUXULA|out[14]~286 (
// Equation(s):
// \MUXULA|out[14]~286_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ) # ((\RegBank|Register[7][14]~q )))) # (!\InstrMem|Mux13~1_combout  & (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[3][14]~q )))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[3][14]~q ),
	.datad(\RegBank|Register[7][14]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[14]~286_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[14]~286 .lut_mask = 16'hBA98;
defparam \MUXULA|out[14]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
cycloneive_lcell_comb \MUXULA|out[14]~287 (
// Equation(s):
// \MUXULA|out[14]~287_combout  = (\MUXULA|out[14]~286_combout  & ((\RegBank|Register[5][14]~q ) # ((!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[14]~286_combout  & (((\RegBank|Register[1][14]~q  & \InstrMem|Mux14~1_combout ))))

	.dataa(\MUXULA|out[14]~286_combout ),
	.datab(\RegBank|Register[5][14]~q ),
	.datac(\RegBank|Register[1][14]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[14]~287_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[14]~287 .lut_mask = 16'hD8AA;
defparam \MUXULA|out[14]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N15
dffeas \RegBank|Register[2][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][14] .is_wysiwyg = "true";
defparam \RegBank|Register[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneive_lcell_comb \MUXULA|out[14]~288 (
// Equation(s):
// \MUXULA|out[14]~288_combout  = (\InstrMem|Mux14~1_combout  & ((\RegBank|Register[0][14]~q ) # ((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & (((\RegBank|Register[2][14]~q  & !\InstrMem|Mux13~1_combout ))))

	.dataa(\RegBank|Register[0][14]~q ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[2][14]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[14]~288_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[14]~288 .lut_mask = 16'hCCB8;
defparam \MUXULA|out[14]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N9
dffeas \RegBank|Register[6][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][14] .is_wysiwyg = "true";
defparam \RegBank|Register[6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneive_lcell_comb \MUXULA|out[14]~289 (
// Equation(s):
// \MUXULA|out[14]~289_combout  = (\MUXULA|out[14]~288_combout  & ((\RegBank|Register[4][14]~q ) # ((!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[14]~288_combout  & (((\RegBank|Register[6][14]~q  & \InstrMem|Mux13~1_combout ))))

	.dataa(\MUXULA|out[14]~288_combout ),
	.datab(\RegBank|Register[4][14]~q ),
	.datac(\RegBank|Register[6][14]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[14]~289_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[14]~289 .lut_mask = 16'hD8AA;
defparam \MUXULA|out[14]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \MUXULA|out[14]~290 (
// Equation(s):
// \MUXULA|out[14]~290_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[14]~287_combout ) # ((\InstrMem|Mux12~2_combout )))) # (!\InstrMem|Mux15~1_combout  & (((\MUXULA|out[14]~289_combout  & !\InstrMem|Mux12~2_combout ))))

	.dataa(\MUXULA|out[14]~287_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\MUXULA|out[14]~289_combout ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[14]~290_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[14]~290 .lut_mask = 16'hCCB8;
defparam \MUXULA|out[14]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N27
dffeas \RegBank|Register[11][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][14] .is_wysiwyg = "true";
defparam \RegBank|Register[11][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N0
cycloneive_lcell_comb \RegBank|Register[15][14]~feeder (
// Equation(s):
// \RegBank|Register[15][14]~feeder_combout  = \WriteData[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[14]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[15][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[15][14]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[15][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N1
dffeas \RegBank|Register[15][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[15][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][14] .is_wysiwyg = "true";
defparam \RegBank|Register[15][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N26
cycloneive_lcell_comb \MUXULA|out[14]~291 (
// Equation(s):
// \MUXULA|out[14]~291_combout  = (\InstrMem|Mux14~1_combout  & (\InstrMem|Mux13~1_combout )) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\RegBank|Register[15][14]~q ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[11][14]~q ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[11][14]~q ),
	.datad(\RegBank|Register[15][14]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[14]~291_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[14]~291 .lut_mask = 16'hDC98;
defparam \MUXULA|out[14]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneive_lcell_comb \MUXULA|out[14]~292 (
// Equation(s):
// \MUXULA|out[14]~292_combout  = (\MUXULA|out[14]~291_combout  & ((\RegBank|Register[13][14]~q ) # (!\InstrMem|Mux14~1_combout )))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[13][14]~q ),
	.datad(\MUXULA|out[14]~291_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[14]~292_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[14]~292 .lut_mask = 16'hF500;
defparam \MUXULA|out[14]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \MUXULA|out[14]~293 (
// Equation(s):
// \MUXULA|out[14]~293_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[14]~290_combout  & ((\MUXULA|out[14]~292_combout ))) # (!\MUXULA|out[14]~290_combout  & (\MUXULA|out[14]~285_combout )))) # (!\InstrMem|Mux12~2_combout  & 
// (((\MUXULA|out[14]~290_combout ))))

	.dataa(\MUXULA|out[14]~285_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\MUXULA|out[14]~290_combout ),
	.datad(\MUXULA|out[14]~292_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[14]~293_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[14]~293 .lut_mask = 16'hF838;
defparam \MUXULA|out[14]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N9
dffeas \RegBank|Register[30][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][14] .is_wysiwyg = "true";
defparam \RegBank|Register[30][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N31
dffeas \RegBank|Register[31][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][14] .is_wysiwyg = "true";
defparam \RegBank|Register[31][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N31
dffeas \RegBank|Register[22][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][14] .is_wysiwyg = "true";
defparam \RegBank|Register[22][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cycloneive_lcell_comb \RegBank|Register[23][14]~feeder (
// Equation(s):
// \RegBank|Register[23][14]~feeder_combout  = \WriteData[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[14]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[23][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[23][14]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[23][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N11
dffeas \RegBank|Register[23][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[23][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][14] .is_wysiwyg = "true";
defparam \RegBank|Register[23][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N30
cycloneive_lcell_comb \MUXULA|out[14]~276 (
// Equation(s):
// \MUXULA|out[14]~276_combout  = (\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout ) # ((\RegBank|Register[23][14]~q )))) # (!\InstrMem|Mux15~1_combout  & (!\InstrMem|Mux12~2_combout  & (\RegBank|Register[22][14]~q )))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[22][14]~q ),
	.datad(\RegBank|Register[23][14]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[14]~276_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[14]~276 .lut_mask = 16'hBA98;
defparam \MUXULA|out[14]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N30
cycloneive_lcell_comb \MUXULA|out[14]~277 (
// Equation(s):
// \MUXULA|out[14]~277_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[14]~276_combout  & ((\RegBank|Register[31][14]~q ))) # (!\MUXULA|out[14]~276_combout  & (\RegBank|Register[30][14]~q )))) # (!\InstrMem|Mux12~2_combout  & 
// (((\MUXULA|out[14]~276_combout ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[30][14]~q ),
	.datac(\RegBank|Register[31][14]~q ),
	.datad(\MUXULA|out[14]~276_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[14]~277_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[14]~277 .lut_mask = 16'hF588;
defparam \MUXULA|out[14]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N29
dffeas \RegBank|Register[26][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][14] .is_wysiwyg = "true";
defparam \RegBank|Register[26][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneive_lcell_comb \MUXULA|out[14]~278 (
// Equation(s):
// \MUXULA|out[14]~278_combout  = (\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout ) # (\RegBank|Register[26][14]~q )))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[26][14]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[14]~278_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[14]~278 .lut_mask = 16'hFA00;
defparam \MUXULA|out[14]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N21
dffeas \RegBank|Register[19][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][14] .is_wysiwyg = "true";
defparam \RegBank|Register[19][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N23
dffeas \RegBank|Register[27][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][14] .is_wysiwyg = "true";
defparam \RegBank|Register[27][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N22
cycloneive_lcell_comb \MUXULA|out[14]~279 (
// Equation(s):
// \MUXULA|out[14]~279_combout  = (\MUXULA|out[14]~278_combout  & (((\RegBank|Register[27][14]~q ) # (!\InstrMem|Mux15~1_combout )))) # (!\MUXULA|out[14]~278_combout  & (\RegBank|Register[19][14]~q  & ((\InstrMem|Mux15~1_combout ))))

	.dataa(\MUXULA|out[14]~278_combout ),
	.datab(\RegBank|Register[19][14]~q ),
	.datac(\RegBank|Register[27][14]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[14]~279_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[14]~279 .lut_mask = 16'hE4AA;
defparam \MUXULA|out[14]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneive_lcell_comb \MUXULA|out[14]~280 (
// Equation(s):
// \MUXULA|out[14]~280_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[14]~277_combout ) # ((\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & (((!\InstrMem|Mux14~1_combout  & \MUXULA|out[14]~279_combout ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\MUXULA|out[14]~277_combout ),
	.datac(\InstrMem|Mux14~1_combout ),
	.datad(\MUXULA|out[14]~279_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[14]~280_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[14]~280 .lut_mask = 16'hADA8;
defparam \MUXULA|out[14]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N29
dffeas \RegBank|Register[17][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][14] .is_wysiwyg = "true";
defparam \RegBank|Register[17][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N3
dffeas \RegBank|Register[16][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][14] .is_wysiwyg = "true";
defparam \RegBank|Register[16][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N2
cycloneive_lcell_comb \MUXULA|out[14]~636 (
// Equation(s):
// \MUXULA|out[14]~636_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[17][14]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[16][14]~q )))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\RegBank|Register[17][14]~q ),
	.datac(\RegBank|Register[16][14]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[14]~636_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[14]~636 .lut_mask = 16'h00D8;
defparam \MUXULA|out[14]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N21
dffeas \RegBank|Register[20][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][14] .is_wysiwyg = "true";
defparam \RegBank|Register[20][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneive_lcell_comb \RegBank|Register[21][14]~feeder (
// Equation(s):
// \RegBank|Register[21][14]~feeder_combout  = \WriteData[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[14]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[21][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[21][14]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[21][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N25
dffeas \RegBank|Register[21][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[21][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][14] .is_wysiwyg = "true";
defparam \RegBank|Register[21][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \MUXULA|out[14]~281 (
// Equation(s):
// \MUXULA|out[14]~281_combout  = (\InstrMem|Mux12~2_combout  & (\InstrMem|Mux15~1_combout )) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[21][14]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[20][14]~q ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[20][14]~q ),
	.datad(\RegBank|Register[21][14]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[14]~281_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[14]~281 .lut_mask = 16'hDC98;
defparam \MUXULA|out[14]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N13
dffeas \RegBank|Register[29][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][14] .is_wysiwyg = "true";
defparam \RegBank|Register[29][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N7
dffeas \RegBank|Register[28][14] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][14] .is_wysiwyg = "true";
defparam \RegBank|Register[28][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \MUXULA|out[14]~282 (
// Equation(s):
// \MUXULA|out[14]~282_combout  = (\MUXULA|out[14]~281_combout  & (((\RegBank|Register[29][14]~q )) # (!\InstrMem|Mux12~2_combout ))) # (!\MUXULA|out[14]~281_combout  & (\InstrMem|Mux12~2_combout  & ((\RegBank|Register[28][14]~q ))))

	.dataa(\MUXULA|out[14]~281_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[29][14]~q ),
	.datad(\RegBank|Register[28][14]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[14]~282_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[14]~282 .lut_mask = 16'hE6A2;
defparam \MUXULA|out[14]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \MUXULA|out[14]~283 (
// Equation(s):
// \MUXULA|out[14]~283_combout  = (\MUXULA|out[14]~280_combout  & (((\MUXULA|out[14]~282_combout )) # (!\InstrMem|Mux14~1_combout ))) # (!\MUXULA|out[14]~280_combout  & (\InstrMem|Mux14~1_combout  & (\MUXULA|out[14]~636_combout )))

	.dataa(\MUXULA|out[14]~280_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\MUXULA|out[14]~636_combout ),
	.datad(\MUXULA|out[14]~282_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[14]~283_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[14]~283 .lut_mask = 16'hEA62;
defparam \MUXULA|out[14]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \MUXULA|out[14]~294 (
// Equation(s):
// \MUXULA|out[14]~294_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & ((\MUXULA|out[14]~283_combout ))) # (!\InstrMem|Mux11~1_combout  & (\MUXULA|out[14]~293_combout ))))

	.dataa(\InstrMem|Mux11~1_combout ),
	.datab(\MUXULA|out[14]~293_combout ),
	.datac(\MUXULA|out[14]~283_combout ),
	.datad(\UC|Selector1~4_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[14]~294_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[14]~294 .lut_mask = 16'h00E4;
defparam \MUXULA|out[14]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \MUXULA|out[14]~295 (
// Equation(s):
// \MUXULA|out[14]~295_combout  = (\MUXULA|out[14]~294_combout ) # ((\InstrMem|Mux17~0_combout  & (\UC|Selector1~4_combout  & !\PC|pgcount [4])))

	.dataa(\InstrMem|Mux17~0_combout ),
	.datab(\MUXULA|out[14]~294_combout ),
	.datac(\UC|Selector1~4_combout ),
	.datad(\PC|pgcount [4]),
	.cin(gnd),
	.combout(\MUXULA|out[14]~295_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[14]~295 .lut_mask = 16'hCCEC;
defparam \MUXULA|out[14]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N22
cycloneive_io_ibuf \Data[14]~input (
	.i(Data[14]),
	.ibar(gnd),
	.o(\Data[14]~input_o ));
// synopsys translate_off
defparam \Data[14]~input .bus_hold = "false";
defparam \Data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N28
cycloneive_lcell_comb \ULA|Add0~28 (
// Equation(s):
// \ULA|Add0~28_combout  = ((\MUXULA|out[14]~295_combout  $ (\Data[14]~input_o  $ (!\ULA|Add0~27 )))) # (GND)
// \ULA|Add0~29  = CARRY((\MUXULA|out[14]~295_combout  & ((\Data[14]~input_o ) # (!\ULA|Add0~27 ))) # (!\MUXULA|out[14]~295_combout  & (\Data[14]~input_o  & !\ULA|Add0~27 )))

	.dataa(\MUXULA|out[14]~295_combout ),
	.datab(\Data[14]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~27 ),
	.combout(\ULA|Add0~28_combout ),
	.cout(\ULA|Add0~29 ));
// synopsys translate_off
defparam \ULA|Add0~28 .lut_mask = 16'h698E;
defparam \ULA|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N1
cycloneive_io_ibuf \Data[15]~input (
	.i(Data[15]),
	.ibar(gnd),
	.o(\Data[15]~input_o ));
// synopsys translate_off
defparam \Data[15]~input .bus_hold = "false";
defparam \Data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y19_N25
dffeas \RegBank|Register[7][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][15] .is_wysiwyg = "true";
defparam \RegBank|Register[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N23
dffeas \RegBank|Register[3][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][15] .is_wysiwyg = "true";
defparam \RegBank|Register[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
cycloneive_lcell_comb \MUXULA|out[15]~304 (
// Equation(s):
// \MUXULA|out[15]~304_combout  = (\InstrMem|Mux14~1_combout  & ((\RegBank|Register[1][15]~q ) # ((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & (((\RegBank|Register[3][15]~q  & !\InstrMem|Mux13~1_combout ))))

	.dataa(\RegBank|Register[1][15]~q ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[3][15]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[15]~304_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[15]~304 .lut_mask = 16'hCCB8;
defparam \MUXULA|out[15]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N24
cycloneive_lcell_comb \MUXULA|out[15]~305 (
// Equation(s):
// \MUXULA|out[15]~305_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[15]~304_combout  & (\RegBank|Register[5][15]~q )) # (!\MUXULA|out[15]~304_combout  & ((\RegBank|Register[7][15]~q ))))) # (!\InstrMem|Mux13~1_combout  & 
// (((\MUXULA|out[15]~304_combout ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\RegBank|Register[5][15]~q ),
	.datac(\RegBank|Register[7][15]~q ),
	.datad(\MUXULA|out[15]~304_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[15]~305_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[15]~305 .lut_mask = 16'hDDA0;
defparam \MUXULA|out[15]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N7
dffeas \RegBank|Register[11][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][15] .is_wysiwyg = "true";
defparam \RegBank|Register[11][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N6
cycloneive_lcell_comb \MUXULA|out[15]~311 (
// Equation(s):
// \MUXULA|out[15]~311_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[11][15]~q  & !\InstrMem|Mux14~1_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[11][15]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[15]~311_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[15]~311 .lut_mask = 16'hCC30;
defparam \MUXULA|out[15]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N29
dffeas \RegBank|Register[15][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][15] .is_wysiwyg = "true";
defparam \RegBank|Register[15][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N28
cycloneive_lcell_comb \MUXULA|out[15]~312 (
// Equation(s):
// \MUXULA|out[15]~312_combout  = (\MUXULA|out[15]~311_combout  & (((\RegBank|Register[13][15]~q )) # (!\InstrMem|Mux13~1_combout ))) # (!\MUXULA|out[15]~311_combout  & (\InstrMem|Mux13~1_combout  & (\RegBank|Register[15][15]~q )))

	.dataa(\MUXULA|out[15]~311_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[15][15]~q ),
	.datad(\RegBank|Register[13][15]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[15]~312_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[15]~312 .lut_mask = 16'hEA62;
defparam \MUXULA|out[15]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N21
dffeas \RegBank|Register[2][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][15] .is_wysiwyg = "true";
defparam \RegBank|Register[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cycloneive_lcell_comb \MUXULA|out[15]~308 (
// Equation(s):
// \MUXULA|out[15]~308_combout  = (\InstrMem|Mux14~1_combout  & ((\RegBank|Register[0][15]~q ) # ((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & (((\RegBank|Register[2][15]~q  & !\InstrMem|Mux13~1_combout ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\RegBank|Register[0][15]~q ),
	.datac(\RegBank|Register[2][15]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[15]~308_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[15]~308 .lut_mask = 16'hAAD8;
defparam \MUXULA|out[15]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N19
dffeas \RegBank|Register[6][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][15] .is_wysiwyg = "true";
defparam \RegBank|Register[6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneive_lcell_comb \MUXULA|out[15]~309 (
// Equation(s):
// \MUXULA|out[15]~309_combout  = (\MUXULA|out[15]~308_combout  & ((\RegBank|Register[4][15]~q ) # ((!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[15]~308_combout  & (((\RegBank|Register[6][15]~q  & \InstrMem|Mux13~1_combout ))))

	.dataa(\RegBank|Register[4][15]~q ),
	.datab(\MUXULA|out[15]~308_combout ),
	.datac(\RegBank|Register[6][15]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[15]~309_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[15]~309 .lut_mask = 16'hB8CC;
defparam \MUXULA|out[15]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N29
dffeas \RegBank|Register[10][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][15] .is_wysiwyg = "true";
defparam \RegBank|Register[10][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneive_lcell_comb \RegBank|Register[14][15]~feeder (
// Equation(s):
// \RegBank|Register[14][15]~feeder_combout  = \WriteData[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[15]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[14][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[14][15]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[14][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N23
dffeas \RegBank|Register[14][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[14][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][15] .is_wysiwyg = "true";
defparam \RegBank|Register[14][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneive_lcell_comb \MUXULA|out[15]~306 (
// Equation(s):
// \MUXULA|out[15]~306_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ) # ((\RegBank|Register[14][15]~q )))) # (!\InstrMem|Mux13~1_combout  & (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[10][15]~q )))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[10][15]~q ),
	.datad(\RegBank|Register[14][15]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[15]~306_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[15]~306 .lut_mask = 16'hBA98;
defparam \MUXULA|out[15]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cycloneive_lcell_comb \MUXULA|out[15]~307 (
// Equation(s):
// \MUXULA|out[15]~307_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[15]~306_combout  & ((\RegBank|Register[12][15]~q ))) # (!\MUXULA|out[15]~306_combout  & (\RegBank|Register[8][15]~q )))) # (!\InstrMem|Mux14~1_combout  & 
// (((\MUXULA|out[15]~306_combout ))))

	.dataa(\RegBank|Register[8][15]~q ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[12][15]~q ),
	.datad(\MUXULA|out[15]~306_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[15]~307_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[15]~307 .lut_mask = 16'hF388;
defparam \MUXULA|out[15]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N30
cycloneive_lcell_comb \MUXULA|out[15]~310 (
// Equation(s):
// \MUXULA|out[15]~310_combout  = (\InstrMem|Mux15~1_combout  & (((\InstrMem|Mux12~2_combout )))) # (!\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout  & ((\MUXULA|out[15]~307_combout ))) # (!\InstrMem|Mux12~2_combout  & (\MUXULA|out[15]~309_combout 
// ))))

	.dataa(\MUXULA|out[15]~309_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\MUXULA|out[15]~307_combout ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[15]~310_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[15]~310 .lut_mask = 16'hFC22;
defparam \MUXULA|out[15]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N20
cycloneive_lcell_comb \MUXULA|out[15]~313 (
// Equation(s):
// \MUXULA|out[15]~313_combout  = (\MUXULA|out[15]~310_combout  & (((\MUXULA|out[15]~312_combout ) # (!\InstrMem|Mux15~1_combout )))) # (!\MUXULA|out[15]~310_combout  & (\MUXULA|out[15]~305_combout  & ((\InstrMem|Mux15~1_combout ))))

	.dataa(\MUXULA|out[15]~305_combout ),
	.datab(\MUXULA|out[15]~312_combout ),
	.datac(\MUXULA|out[15]~310_combout ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[15]~313_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[15]~313 .lut_mask = 16'hCAF0;
defparam \MUXULA|out[15]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N3
dffeas \RegBank|Register[20][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][15] .is_wysiwyg = "true";
defparam \RegBank|Register[20][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
cycloneive_lcell_comb \RegBank|Register[28][15]~feeder (
// Equation(s):
// \RegBank|Register[28][15]~feeder_combout  = \WriteData[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[15]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[28][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[28][15]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[28][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N17
dffeas \RegBank|Register[28][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[28][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][15] .is_wysiwyg = "true";
defparam \RegBank|Register[28][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N2
cycloneive_lcell_comb \MUXULA|out[15]~301 (
// Equation(s):
// \MUXULA|out[15]~301_combout  = (\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout ) # ((\RegBank|Register[28][15]~q )))) # (!\InstrMem|Mux12~2_combout  & (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[20][15]~q )))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[20][15]~q ),
	.datad(\RegBank|Register[28][15]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[15]~301_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[15]~301 .lut_mask = 16'hBA98;
defparam \MUXULA|out[15]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N1
dffeas \RegBank|Register[21][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][15] .is_wysiwyg = "true";
defparam \RegBank|Register[21][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N15
dffeas \RegBank|Register[29][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][15] .is_wysiwyg = "true";
defparam \RegBank|Register[29][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N14
cycloneive_lcell_comb \MUXULA|out[15]~302 (
// Equation(s):
// \MUXULA|out[15]~302_combout  = (\MUXULA|out[15]~301_combout  & (((\RegBank|Register[29][15]~q ) # (!\InstrMem|Mux15~1_combout )))) # (!\MUXULA|out[15]~301_combout  & (\RegBank|Register[21][15]~q  & ((\InstrMem|Mux15~1_combout ))))

	.dataa(\MUXULA|out[15]~301_combout ),
	.datab(\RegBank|Register[21][15]~q ),
	.datac(\RegBank|Register[29][15]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[15]~302_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[15]~302 .lut_mask = 16'hE4AA;
defparam \MUXULA|out[15]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N9
dffeas \RegBank|Register[17][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][15] .is_wysiwyg = "true";
defparam \RegBank|Register[17][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N19
dffeas \RegBank|Register[16][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][15] .is_wysiwyg = "true";
defparam \RegBank|Register[16][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N18
cycloneive_lcell_comb \MUXULA|out[15]~635 (
// Equation(s):
// \MUXULA|out[15]~635_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[17][15]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[16][15]~q )))))

	.dataa(\RegBank|Register[17][15]~q ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[16][15]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[15]~635_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[15]~635 .lut_mask = 16'h2230;
defparam \MUXULA|out[15]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N23
dffeas \RegBank|Register[26][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][15] .is_wysiwyg = "true";
defparam \RegBank|Register[26][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N17
dffeas \RegBank|Register[19][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][15] .is_wysiwyg = "true";
defparam \RegBank|Register[19][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N16
cycloneive_lcell_comb \MUXULA|out[15]~298 (
// Equation(s):
// \MUXULA|out[15]~298_combout  = (\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout ) # (\RegBank|Register[19][15]~q )))

	.dataa(gnd),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[19][15]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[15]~298_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[15]~298 .lut_mask = 16'hFC00;
defparam \MUXULA|out[15]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N7
dffeas \RegBank|Register[27][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][15] .is_wysiwyg = "true";
defparam \RegBank|Register[27][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N6
cycloneive_lcell_comb \MUXULA|out[15]~299 (
// Equation(s):
// \MUXULA|out[15]~299_combout  = (\MUXULA|out[15]~298_combout  & (((\RegBank|Register[27][15]~q ) # (!\InstrMem|Mux12~2_combout )))) # (!\MUXULA|out[15]~298_combout  & (\RegBank|Register[26][15]~q  & ((\InstrMem|Mux12~2_combout ))))

	.dataa(\RegBank|Register[26][15]~q ),
	.datab(\MUXULA|out[15]~298_combout ),
	.datac(\RegBank|Register[27][15]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[15]~299_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[15]~299 .lut_mask = 16'hE2CC;
defparam \MUXULA|out[15]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N11
dffeas \RegBank|Register[23][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][15] .is_wysiwyg = "true";
defparam \RegBank|Register[23][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N13
dffeas \RegBank|Register[30][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][15] .is_wysiwyg = "true";
defparam \RegBank|Register[30][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N15
dffeas \RegBank|Register[22][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][15] .is_wysiwyg = "true";
defparam \RegBank|Register[22][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneive_lcell_comb \MUXULA|out[15]~296 (
// Equation(s):
// \MUXULA|out[15]~296_combout  = (\InstrMem|Mux15~1_combout  & (((\InstrMem|Mux12~2_combout )))) # (!\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout  & (\RegBank|Register[30][15]~q )) # (!\InstrMem|Mux12~2_combout  & ((\RegBank|Register[22][15]~q 
// )))))

	.dataa(\RegBank|Register[30][15]~q ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[22][15]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[15]~296_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[15]~296 .lut_mask = 16'hEE30;
defparam \MUXULA|out[15]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N25
dffeas \RegBank|Register[31][15] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][15] .is_wysiwyg = "true";
defparam \RegBank|Register[31][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N24
cycloneive_lcell_comb \MUXULA|out[15]~297 (
// Equation(s):
// \MUXULA|out[15]~297_combout  = (\MUXULA|out[15]~296_combout  & (((\RegBank|Register[31][15]~q ) # (!\InstrMem|Mux15~1_combout )))) # (!\MUXULA|out[15]~296_combout  & (\RegBank|Register[23][15]~q  & ((\InstrMem|Mux15~1_combout ))))

	.dataa(\RegBank|Register[23][15]~q ),
	.datab(\MUXULA|out[15]~296_combout ),
	.datac(\RegBank|Register[31][15]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[15]~297_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[15]~297 .lut_mask = 16'hE2CC;
defparam \MUXULA|out[15]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N6
cycloneive_lcell_comb \MUXULA|out[15]~300 (
// Equation(s):
// \MUXULA|out[15]~300_combout  = (\InstrMem|Mux14~1_combout  & (((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\MUXULA|out[15]~297_combout ))) # (!\InstrMem|Mux13~1_combout  & (\MUXULA|out[15]~299_combout 
// ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\MUXULA|out[15]~299_combout ),
	.datac(\MUXULA|out[15]~297_combout ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[15]~300_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[15]~300 .lut_mask = 16'hFA44;
defparam \MUXULA|out[15]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N8
cycloneive_lcell_comb \MUXULA|out[15]~303 (
// Equation(s):
// \MUXULA|out[15]~303_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[15]~300_combout  & (\MUXULA|out[15]~302_combout )) # (!\MUXULA|out[15]~300_combout  & ((\MUXULA|out[15]~635_combout ))))) # (!\InstrMem|Mux14~1_combout  & 
// (((\MUXULA|out[15]~300_combout ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\MUXULA|out[15]~302_combout ),
	.datac(\MUXULA|out[15]~635_combout ),
	.datad(\MUXULA|out[15]~300_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[15]~303_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[15]~303 .lut_mask = 16'hDDA0;
defparam \MUXULA|out[15]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N26
cycloneive_lcell_comb \MUXULA|out[15]~314 (
// Equation(s):
// \MUXULA|out[15]~314_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & ((\MUXULA|out[15]~303_combout ))) # (!\InstrMem|Mux11~1_combout  & (\MUXULA|out[15]~313_combout ))))

	.dataa(\UC|Selector1~4_combout ),
	.datab(\MUXULA|out[15]~313_combout ),
	.datac(\MUXULA|out[15]~303_combout ),
	.datad(\InstrMem|Mux11~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[15]~314_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[15]~314 .lut_mask = 16'h5044;
defparam \MUXULA|out[15]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N30
cycloneive_lcell_comb \ULA|Add0~30 (
// Equation(s):
// \ULA|Add0~30_combout  = (\Data[15]~input_o  & ((\MUXULA|out[15]~314_combout  & (\ULA|Add0~29  & VCC)) # (!\MUXULA|out[15]~314_combout  & (!\ULA|Add0~29 )))) # (!\Data[15]~input_o  & ((\MUXULA|out[15]~314_combout  & (!\ULA|Add0~29 )) # 
// (!\MUXULA|out[15]~314_combout  & ((\ULA|Add0~29 ) # (GND)))))
// \ULA|Add0~31  = CARRY((\Data[15]~input_o  & (!\MUXULA|out[15]~314_combout  & !\ULA|Add0~29 )) # (!\Data[15]~input_o  & ((!\ULA|Add0~29 ) # (!\MUXULA|out[15]~314_combout ))))

	.dataa(\Data[15]~input_o ),
	.datab(\MUXULA|out[15]~314_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~29 ),
	.combout(\ULA|Add0~30_combout ),
	.cout(\ULA|Add0~31 ));
// synopsys translate_off
defparam \ULA|Add0~30 .lut_mask = 16'h9617;
defparam \ULA|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X41_Y7_N15
cycloneive_io_ibuf \Data[16]~input (
	.i(Data[16]),
	.ibar(gnd),
	.o(\Data[16]~input_o ));
// synopsys translate_off
defparam \Data[16]~input .bus_hold = "false";
defparam \Data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y19_N3
dffeas \RegBank|Register[7][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][16] .is_wysiwyg = "true";
defparam \RegBank|Register[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N1
dffeas \RegBank|Register[3][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][16] .is_wysiwyg = "true";
defparam \RegBank|Register[3][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneive_lcell_comb \MUXULA|out[16]~325 (
// Equation(s):
// \MUXULA|out[16]~325_combout  = (\InstrMem|Mux13~1_combout  & ((\RegBank|Register[7][16]~q ) # ((\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & (((\RegBank|Register[3][16]~q  & !\InstrMem|Mux14~1_combout ))))

	.dataa(\RegBank|Register[7][16]~q ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[3][16]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[16]~325_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[16]~325 .lut_mask = 16'hCCB8;
defparam \MUXULA|out[16]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cycloneive_lcell_comb \MUXULA|out[16]~326 (
// Equation(s):
// \MUXULA|out[16]~326_combout  = (\MUXULA|out[16]~325_combout  & ((\RegBank|Register[5][16]~q ) # ((!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[16]~325_combout  & (((\RegBank|Register[1][16]~q  & \InstrMem|Mux14~1_combout ))))

	.dataa(\RegBank|Register[5][16]~q ),
	.datab(\MUXULA|out[16]~325_combout ),
	.datac(\RegBank|Register[1][16]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[16]~326_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[16]~326 .lut_mask = 16'hB8CC;
defparam \MUXULA|out[16]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N21
dffeas \RegBank|Register[6][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][16] .is_wysiwyg = "true";
defparam \RegBank|Register[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N7
dffeas \RegBank|Register[2][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][16] .is_wysiwyg = "true";
defparam \RegBank|Register[2][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N6
cycloneive_lcell_comb \MUXULA|out[16]~327 (
// Equation(s):
// \MUXULA|out[16]~327_combout  = (\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout ) # ((\RegBank|Register[0][16]~q )))) # (!\InstrMem|Mux14~1_combout  & (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[2][16]~q )))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[2][16]~q ),
	.datad(\RegBank|Register[0][16]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[16]~327_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[16]~327 .lut_mask = 16'hBA98;
defparam \MUXULA|out[16]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N20
cycloneive_lcell_comb \MUXULA|out[16]~328 (
// Equation(s):
// \MUXULA|out[16]~328_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[16]~327_combout  & (\RegBank|Register[4][16]~q )) # (!\MUXULA|out[16]~327_combout  & ((\RegBank|Register[6][16]~q ))))) # (!\InstrMem|Mux13~1_combout  & 
// (((\MUXULA|out[16]~327_combout ))))

	.dataa(\RegBank|Register[4][16]~q ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[6][16]~q ),
	.datad(\MUXULA|out[16]~327_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[16]~328_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[16]~328 .lut_mask = 16'hBBC0;
defparam \MUXULA|out[16]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N16
cycloneive_lcell_comb \MUXULA|out[16]~329 (
// Equation(s):
// \MUXULA|out[16]~329_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[16]~326_combout ) # ((\InstrMem|Mux12~2_combout )))) # (!\InstrMem|Mux15~1_combout  & (((\MUXULA|out[16]~328_combout  & !\InstrMem|Mux12~2_combout ))))

	.dataa(\MUXULA|out[16]~326_combout ),
	.datab(\MUXULA|out[16]~328_combout ),
	.datac(\InstrMem|Mux15~1_combout ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[16]~329_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[16]~329 .lut_mask = 16'hF0AC;
defparam \MUXULA|out[16]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N29
dffeas \RegBank|Register[10][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][16] .is_wysiwyg = "true";
defparam \RegBank|Register[10][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \MUXULA|out[16]~323 (
// Equation(s):
// \MUXULA|out[16]~323_combout  = (\InstrMem|Mux13~1_combout  & (\InstrMem|Mux14~1_combout )) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & ((\RegBank|Register[8][16]~q ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[10][16]~q ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[10][16]~q ),
	.datad(\RegBank|Register[8][16]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[16]~323_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[16]~323 .lut_mask = 16'hDC98;
defparam \MUXULA|out[16]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N3
dffeas \RegBank|Register[14][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][16] .is_wysiwyg = "true";
defparam \RegBank|Register[14][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_lcell_comb \MUXULA|out[16]~324 (
// Equation(s):
// \MUXULA|out[16]~324_combout  = (\MUXULA|out[16]~323_combout  & ((\RegBank|Register[12][16]~q ) # ((!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[16]~323_combout  & (((\RegBank|Register[14][16]~q  & \InstrMem|Mux13~1_combout ))))

	.dataa(\MUXULA|out[16]~323_combout ),
	.datab(\RegBank|Register[12][16]~q ),
	.datac(\RegBank|Register[14][16]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[16]~324_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[16]~324 .lut_mask = 16'hD8AA;
defparam \MUXULA|out[16]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N15
dffeas \RegBank|Register[11][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][16] .is_wysiwyg = "true";
defparam \RegBank|Register[11][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N29
dffeas \RegBank|Register[15][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][16] .is_wysiwyg = "true";
defparam \RegBank|Register[15][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N14
cycloneive_lcell_comb \MUXULA|out[16]~330 (
// Equation(s):
// \MUXULA|out[16]~330_combout  = (\InstrMem|Mux14~1_combout  & (\InstrMem|Mux13~1_combout )) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\RegBank|Register[15][16]~q ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[11][16]~q ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[11][16]~q ),
	.datad(\RegBank|Register[15][16]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[16]~330_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[16]~330 .lut_mask = 16'hDC98;
defparam \MUXULA|out[16]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneive_lcell_comb \MUXULA|out[16]~331 (
// Equation(s):
// \MUXULA|out[16]~331_combout  = (\MUXULA|out[16]~330_combout  & ((\RegBank|Register[13][16]~q ) # (!\InstrMem|Mux14~1_combout )))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[13][16]~q ),
	.datad(\MUXULA|out[16]~330_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[16]~331_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[16]~331 .lut_mask = 16'hF500;
defparam \MUXULA|out[16]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N14
cycloneive_lcell_comb \MUXULA|out[16]~332 (
// Equation(s):
// \MUXULA|out[16]~332_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[16]~329_combout  & ((\MUXULA|out[16]~331_combout ))) # (!\MUXULA|out[16]~329_combout  & (\MUXULA|out[16]~324_combout )))) # (!\InstrMem|Mux12~2_combout  & 
// (\MUXULA|out[16]~329_combout ))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\MUXULA|out[16]~329_combout ),
	.datac(\MUXULA|out[16]~324_combout ),
	.datad(\MUXULA|out[16]~331_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[16]~332_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[16]~332 .lut_mask = 16'hEC64;
defparam \MUXULA|out[16]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N17
dffeas \RegBank|Register[17][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][16] .is_wysiwyg = "true";
defparam \RegBank|Register[17][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N7
dffeas \RegBank|Register[16][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][16] .is_wysiwyg = "true";
defparam \RegBank|Register[16][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N6
cycloneive_lcell_comb \MUXULA|out[16]~634 (
// Equation(s):
// \MUXULA|out[16]~634_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[17][16]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[16][16]~q )))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\RegBank|Register[17][16]~q ),
	.datac(\RegBank|Register[16][16]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[16]~634_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[16]~634 .lut_mask = 16'h00D8;
defparam \MUXULA|out[16]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N21
dffeas \RegBank|Register[20][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][16] .is_wysiwyg = "true";
defparam \RegBank|Register[20][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N27
dffeas \RegBank|Register[21][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][16] .is_wysiwyg = "true";
defparam \RegBank|Register[21][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneive_lcell_comb \MUXULA|out[16]~320 (
// Equation(s):
// \MUXULA|out[16]~320_combout  = (\InstrMem|Mux12~2_combout  & (\InstrMem|Mux15~1_combout )) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[21][16]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[20][16]~q ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[20][16]~q ),
	.datad(\RegBank|Register[21][16]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[16]~320_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[16]~320 .lut_mask = 16'hDC98;
defparam \MUXULA|out[16]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N9
dffeas \RegBank|Register[29][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][16] .is_wysiwyg = "true";
defparam \RegBank|Register[29][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N3
dffeas \RegBank|Register[28][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][16] .is_wysiwyg = "true";
defparam \RegBank|Register[28][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N8
cycloneive_lcell_comb \MUXULA|out[16]~321 (
// Equation(s):
// \MUXULA|out[16]~321_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[16]~320_combout  & (\RegBank|Register[29][16]~q )) # (!\MUXULA|out[16]~320_combout  & ((\RegBank|Register[28][16]~q ))))) # (!\InstrMem|Mux12~2_combout  & 
// (\MUXULA|out[16]~320_combout ))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\MUXULA|out[16]~320_combout ),
	.datac(\RegBank|Register[29][16]~q ),
	.datad(\RegBank|Register[28][16]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[16]~321_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[16]~321 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[16]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N17
dffeas \RegBank|Register[30][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][16] .is_wysiwyg = "true";
defparam \RegBank|Register[30][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N15
dffeas \RegBank|Register[31][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][16] .is_wysiwyg = "true";
defparam \RegBank|Register[31][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N29
dffeas \RegBank|Register[23][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][16] .is_wysiwyg = "true";
defparam \RegBank|Register[23][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N13
dffeas \RegBank|Register[22][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][16] .is_wysiwyg = "true";
defparam \RegBank|Register[22][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cycloneive_lcell_comb \MUXULA|out[16]~315 (
// Equation(s):
// \MUXULA|out[16]~315_combout  = (\InstrMem|Mux12~2_combout  & (((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[23][16]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[22][16]~q 
// )))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[23][16]~q ),
	.datac(\RegBank|Register[22][16]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[16]~315_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[16]~315 .lut_mask = 16'hEE50;
defparam \MUXULA|out[16]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N14
cycloneive_lcell_comb \MUXULA|out[16]~316 (
// Equation(s):
// \MUXULA|out[16]~316_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[16]~315_combout  & ((\RegBank|Register[31][16]~q ))) # (!\MUXULA|out[16]~315_combout  & (\RegBank|Register[30][16]~q )))) # (!\InstrMem|Mux12~2_combout  & 
// (((\MUXULA|out[16]~315_combout ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[30][16]~q ),
	.datac(\RegBank|Register[31][16]~q ),
	.datad(\MUXULA|out[16]~315_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[16]~316_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[16]~316 .lut_mask = 16'hF588;
defparam \MUXULA|out[16]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N13
dffeas \RegBank|Register[19][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][16] .is_wysiwyg = "true";
defparam \RegBank|Register[19][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N11
dffeas \RegBank|Register[27][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][16] .is_wysiwyg = "true";
defparam \RegBank|Register[27][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N9
dffeas \RegBank|Register[26][16] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][16] .is_wysiwyg = "true";
defparam \RegBank|Register[26][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneive_lcell_comb \MUXULA|out[16]~317 (
// Equation(s):
// \MUXULA|out[16]~317_combout  = (\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout ) # (\RegBank|Register[26][16]~q )))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[26][16]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[16]~317_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[16]~317 .lut_mask = 16'hFA00;
defparam \MUXULA|out[16]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N10
cycloneive_lcell_comb \MUXULA|out[16]~318 (
// Equation(s):
// \MUXULA|out[16]~318_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[16]~317_combout  & ((\RegBank|Register[27][16]~q ))) # (!\MUXULA|out[16]~317_combout  & (\RegBank|Register[19][16]~q )))) # (!\InstrMem|Mux15~1_combout  & 
// (((\MUXULA|out[16]~317_combout ))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\RegBank|Register[19][16]~q ),
	.datac(\RegBank|Register[27][16]~q ),
	.datad(\MUXULA|out[16]~317_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[16]~318_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[16]~318 .lut_mask = 16'hF588;
defparam \MUXULA|out[16]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N20
cycloneive_lcell_comb \MUXULA|out[16]~319 (
// Equation(s):
// \MUXULA|out[16]~319_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ) # ((\MUXULA|out[16]~316_combout )))) # (!\InstrMem|Mux13~1_combout  & (!\InstrMem|Mux14~1_combout  & ((\MUXULA|out[16]~318_combout ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\MUXULA|out[16]~316_combout ),
	.datad(\MUXULA|out[16]~318_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[16]~319_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[16]~319 .lut_mask = 16'hB9A8;
defparam \MUXULA|out[16]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N6
cycloneive_lcell_comb \MUXULA|out[16]~322 (
// Equation(s):
// \MUXULA|out[16]~322_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[16]~319_combout  & ((\MUXULA|out[16]~321_combout ))) # (!\MUXULA|out[16]~319_combout  & (\MUXULA|out[16]~634_combout )))) # (!\InstrMem|Mux14~1_combout  & 
// (((\MUXULA|out[16]~319_combout ))))

	.dataa(\MUXULA|out[16]~634_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\MUXULA|out[16]~321_combout ),
	.datad(\MUXULA|out[16]~319_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[16]~322_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[16]~322 .lut_mask = 16'hF388;
defparam \MUXULA|out[16]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N2
cycloneive_lcell_comb \MUXULA|out[16]~333 (
// Equation(s):
// \MUXULA|out[16]~333_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & ((\MUXULA|out[16]~322_combout ))) # (!\InstrMem|Mux11~1_combout  & (\MUXULA|out[16]~332_combout ))))

	.dataa(\MUXULA|out[16]~332_combout ),
	.datab(\MUXULA|out[16]~322_combout ),
	.datac(\InstrMem|Mux11~1_combout ),
	.datad(\UC|Selector1~4_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[16]~333_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[16]~333 .lut_mask = 16'h00CA;
defparam \MUXULA|out[16]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N0
cycloneive_lcell_comb \ULA|Add0~32 (
// Equation(s):
// \ULA|Add0~32_combout  = ((\Data[16]~input_o  $ (\MUXULA|out[16]~333_combout  $ (!\ULA|Add0~31 )))) # (GND)
// \ULA|Add0~33  = CARRY((\Data[16]~input_o  & ((\MUXULA|out[16]~333_combout ) # (!\ULA|Add0~31 ))) # (!\Data[16]~input_o  & (\MUXULA|out[16]~333_combout  & !\ULA|Add0~31 )))

	.dataa(\Data[16]~input_o ),
	.datab(\MUXULA|out[16]~333_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~31 ),
	.combout(\ULA|Add0~32_combout ),
	.cout(\ULA|Add0~33 ));
// synopsys translate_off
defparam \ULA|Add0~32 .lut_mask = 16'h698E;
defparam \ULA|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X41_Y7_N8
cycloneive_io_ibuf \Data[17]~input (
	.i(Data[17]),
	.ibar(gnd),
	.o(\Data[17]~input_o ));
// synopsys translate_off
defparam \Data[17]~input .bus_hold = "false";
defparam \Data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y22_N31
dffeas \RegBank|Register[2][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][17] .is_wysiwyg = "true";
defparam \RegBank|Register[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneive_lcell_comb \MUXULA|out[17]~346 (
// Equation(s):
// \MUXULA|out[17]~346_combout  = (\InstrMem|Mux14~1_combout  & ((\RegBank|Register[0][17]~q ) # ((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & (((\RegBank|Register[2][17]~q  & !\InstrMem|Mux13~1_combout ))))

	.dataa(\RegBank|Register[0][17]~q ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[2][17]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[17]~346_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[17]~346 .lut_mask = 16'hCCB8;
defparam \MUXULA|out[17]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N13
dffeas \RegBank|Register[6][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][17] .is_wysiwyg = "true";
defparam \RegBank|Register[6][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneive_lcell_comb \MUXULA|out[17]~347 (
// Equation(s):
// \MUXULA|out[17]~347_combout  = (\MUXULA|out[17]~346_combout  & (((\RegBank|Register[4][17]~q )) # (!\InstrMem|Mux13~1_combout ))) # (!\MUXULA|out[17]~346_combout  & (\InstrMem|Mux13~1_combout  & (\RegBank|Register[6][17]~q )))

	.dataa(\MUXULA|out[17]~346_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[6][17]~q ),
	.datad(\RegBank|Register[4][17]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[17]~347_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[17]~347 .lut_mask = 16'hEA62;
defparam \MUXULA|out[17]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N13
dffeas \RegBank|Register[14][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][17] .is_wysiwyg = "true";
defparam \RegBank|Register[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N11
dffeas \RegBank|Register[10][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][17] .is_wysiwyg = "true";
defparam \RegBank|Register[10][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \MUXULA|out[17]~344 (
// Equation(s):
// \MUXULA|out[17]~344_combout  = (\InstrMem|Mux14~1_combout  & (((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & (\RegBank|Register[14][17]~q )) # (!\InstrMem|Mux13~1_combout  & ((\RegBank|Register[10][17]~q 
// )))))

	.dataa(\RegBank|Register[14][17]~q ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[10][17]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[17]~344_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[17]~344 .lut_mask = 16'hEE30;
defparam \MUXULA|out[17]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cycloneive_lcell_comb \MUXULA|out[17]~345 (
// Equation(s):
// \MUXULA|out[17]~345_combout  = (\MUXULA|out[17]~344_combout  & (((\RegBank|Register[12][17]~q )) # (!\InstrMem|Mux14~1_combout ))) # (!\MUXULA|out[17]~344_combout  & (\InstrMem|Mux14~1_combout  & ((\RegBank|Register[8][17]~q ))))

	.dataa(\MUXULA|out[17]~344_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[12][17]~q ),
	.datad(\RegBank|Register[8][17]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[17]~345_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[17]~345 .lut_mask = 16'hE6A2;
defparam \MUXULA|out[17]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N4
cycloneive_lcell_comb \MUXULA|out[17]~348 (
// Equation(s):
// \MUXULA|out[17]~348_combout  = (\InstrMem|Mux12~2_combout  & (((\InstrMem|Mux15~1_combout ) # (\MUXULA|out[17]~345_combout )))) # (!\InstrMem|Mux12~2_combout  & (\MUXULA|out[17]~347_combout  & (!\InstrMem|Mux15~1_combout )))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\MUXULA|out[17]~347_combout ),
	.datac(\InstrMem|Mux15~1_combout ),
	.datad(\MUXULA|out[17]~345_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[17]~348_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[17]~348 .lut_mask = 16'hAEA4;
defparam \MUXULA|out[17]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N11
dffeas \RegBank|Register[3][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][17] .is_wysiwyg = "true";
defparam \RegBank|Register[3][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cycloneive_lcell_comb \MUXULA|out[17]~342 (
// Equation(s):
// \MUXULA|out[17]~342_combout  = (\InstrMem|Mux13~1_combout  & (((\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & (\RegBank|Register[1][17]~q )) # (!\InstrMem|Mux14~1_combout  & ((\RegBank|Register[3][17]~q 
// )))))

	.dataa(\RegBank|Register[1][17]~q ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[3][17]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[17]~342_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[17]~342 .lut_mask = 16'hEE30;
defparam \MUXULA|out[17]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N13
dffeas \RegBank|Register[7][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][17] .is_wysiwyg = "true";
defparam \RegBank|Register[7][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N12
cycloneive_lcell_comb \MUXULA|out[17]~343 (
// Equation(s):
// \MUXULA|out[17]~343_combout  = (\MUXULA|out[17]~342_combout  & ((\RegBank|Register[5][17]~q ) # ((!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[17]~342_combout  & (((\RegBank|Register[7][17]~q  & \InstrMem|Mux13~1_combout ))))

	.dataa(\MUXULA|out[17]~342_combout ),
	.datab(\RegBank|Register[5][17]~q ),
	.datac(\RegBank|Register[7][17]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[17]~343_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[17]~343 .lut_mask = 16'hD8AA;
defparam \MUXULA|out[17]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N21
dffeas \RegBank|Register[15][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][17] .is_wysiwyg = "true";
defparam \RegBank|Register[15][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N19
dffeas \RegBank|Register[11][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][17] .is_wysiwyg = "true";
defparam \RegBank|Register[11][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N18
cycloneive_lcell_comb \MUXULA|out[17]~349 (
// Equation(s):
// \MUXULA|out[17]~349_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[11][17]~q  & !\InstrMem|Mux14~1_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[11][17]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[17]~349_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[17]~349 .lut_mask = 16'hCC30;
defparam \MUXULA|out[17]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N20
cycloneive_lcell_comb \MUXULA|out[17]~350 (
// Equation(s):
// \MUXULA|out[17]~350_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[17]~349_combout  & (\RegBank|Register[13][17]~q )) # (!\MUXULA|out[17]~349_combout  & ((\RegBank|Register[15][17]~q ))))) # (!\InstrMem|Mux13~1_combout  & 
// (((\MUXULA|out[17]~349_combout ))))

	.dataa(\RegBank|Register[13][17]~q ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[15][17]~q ),
	.datad(\MUXULA|out[17]~349_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[17]~350_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[17]~350 .lut_mask = 16'hBBC0;
defparam \MUXULA|out[17]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N8
cycloneive_lcell_comb \MUXULA|out[17]~351 (
// Equation(s):
// \MUXULA|out[17]~351_combout  = (\MUXULA|out[17]~348_combout  & (((\MUXULA|out[17]~350_combout ) # (!\InstrMem|Mux15~1_combout )))) # (!\MUXULA|out[17]~348_combout  & (\MUXULA|out[17]~343_combout  & ((\InstrMem|Mux15~1_combout ))))

	.dataa(\MUXULA|out[17]~348_combout ),
	.datab(\MUXULA|out[17]~343_combout ),
	.datac(\MUXULA|out[17]~350_combout ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[17]~351_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[17]~351 .lut_mask = 16'hE4AA;
defparam \MUXULA|out[17]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N1
dffeas \RegBank|Register[17][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][17] .is_wysiwyg = "true";
defparam \RegBank|Register[17][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N15
dffeas \RegBank|Register[16][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][17] .is_wysiwyg = "true";
defparam \RegBank|Register[16][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N14
cycloneive_lcell_comb \MUXULA|out[17]~633 (
// Equation(s):
// \MUXULA|out[17]~633_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[17][17]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[16][17]~q )))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\RegBank|Register[17][17]~q ),
	.datac(\RegBank|Register[16][17]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[17]~633_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[17]~633 .lut_mask = 16'h00D8;
defparam \MUXULA|out[17]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \RegBank|Register[23][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][17] .is_wysiwyg = "true";
defparam \RegBank|Register[23][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N7
dffeas \RegBank|Register[31][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][17] .is_wysiwyg = "true";
defparam \RegBank|Register[31][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cycloneive_lcell_comb \RegBank|Register[30][17]~feeder (
// Equation(s):
// \RegBank|Register[30][17]~feeder_combout  = \WriteData[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[17]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[30][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[30][17]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[30][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N3
dffeas \RegBank|Register[30][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[30][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][17] .is_wysiwyg = "true";
defparam \RegBank|Register[30][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N15
dffeas \RegBank|Register[22][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][17] .is_wysiwyg = "true";
defparam \RegBank|Register[22][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneive_lcell_comb \MUXULA|out[17]~334 (
// Equation(s):
// \MUXULA|out[17]~334_combout  = (\InstrMem|Mux15~1_combout  & (((\InstrMem|Mux12~2_combout )))) # (!\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout  & (\RegBank|Register[30][17]~q )) # (!\InstrMem|Mux12~2_combout  & ((\RegBank|Register[22][17]~q 
// )))))

	.dataa(\RegBank|Register[30][17]~q ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[22][17]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[17]~334_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[17]~334 .lut_mask = 16'hEE30;
defparam \MUXULA|out[17]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N6
cycloneive_lcell_comb \MUXULA|out[17]~335 (
// Equation(s):
// \MUXULA|out[17]~335_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[17]~334_combout  & ((\RegBank|Register[31][17]~q ))) # (!\MUXULA|out[17]~334_combout  & (\RegBank|Register[23][17]~q )))) # (!\InstrMem|Mux15~1_combout  & 
// (((\MUXULA|out[17]~334_combout ))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\RegBank|Register[23][17]~q ),
	.datac(\RegBank|Register[31][17]~q ),
	.datad(\MUXULA|out[17]~334_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[17]~335_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[17]~335 .lut_mask = 16'hF588;
defparam \MUXULA|out[17]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N27
dffeas \RegBank|Register[19][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][17] .is_wysiwyg = "true";
defparam \RegBank|Register[19][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N26
cycloneive_lcell_comb \MUXULA|out[17]~336 (
// Equation(s):
// \MUXULA|out[17]~336_combout  = (\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout ) # (\RegBank|Register[19][17]~q )))

	.dataa(gnd),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[19][17]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[17]~336_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[17]~336 .lut_mask = 16'hFC00;
defparam \MUXULA|out[17]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N29
dffeas \RegBank|Register[27][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][17] .is_wysiwyg = "true";
defparam \RegBank|Register[27][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \RegBank|Register[26][17]~feeder (
// Equation(s):
// \RegBank|Register[26][17]~feeder_combout  = \WriteData[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[17]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[26][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[26][17]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[26][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N13
dffeas \RegBank|Register[26][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[26][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][17] .is_wysiwyg = "true";
defparam \RegBank|Register[26][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N28
cycloneive_lcell_comb \MUXULA|out[17]~337 (
// Equation(s):
// \MUXULA|out[17]~337_combout  = (\MUXULA|out[17]~336_combout  & (((\RegBank|Register[27][17]~q )) # (!\InstrMem|Mux12~2_combout ))) # (!\MUXULA|out[17]~336_combout  & (\InstrMem|Mux12~2_combout  & ((\RegBank|Register[26][17]~q ))))

	.dataa(\MUXULA|out[17]~336_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[27][17]~q ),
	.datad(\RegBank|Register[26][17]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[17]~337_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[17]~337 .lut_mask = 16'hE6A2;
defparam \MUXULA|out[17]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N22
cycloneive_lcell_comb \MUXULA|out[17]~338 (
// Equation(s):
// \MUXULA|out[17]~338_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[17]~335_combout ) # ((\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & (((!\InstrMem|Mux14~1_combout  & \MUXULA|out[17]~337_combout ))))

	.dataa(\MUXULA|out[17]~335_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\InstrMem|Mux14~1_combout ),
	.datad(\MUXULA|out[17]~337_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[17]~338_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[17]~338 .lut_mask = 16'hCBC8;
defparam \MUXULA|out[17]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N28
cycloneive_lcell_comb \RegBank|Register[21][17]~feeder (
// Equation(s):
// \RegBank|Register[21][17]~feeder_combout  = \WriteData[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[17]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[21][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[21][17]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[21][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N29
dffeas \RegBank|Register[21][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[21][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][17] .is_wysiwyg = "true";
defparam \RegBank|Register[21][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N1
dffeas \RegBank|Register[29][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][17] .is_wysiwyg = "true";
defparam \RegBank|Register[29][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N27
dffeas \RegBank|Register[28][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][17] .is_wysiwyg = "true";
defparam \RegBank|Register[28][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N21
dffeas \RegBank|Register[20][17] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][17] .is_wysiwyg = "true";
defparam \RegBank|Register[20][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N6
cycloneive_lcell_comb \MUXULA|out[17]~339 (
// Equation(s):
// \MUXULA|out[17]~339_combout  = (\InstrMem|Mux15~1_combout  & (\InstrMem|Mux12~2_combout )) # (!\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout  & (\RegBank|Register[28][17]~q )) # (!\InstrMem|Mux12~2_combout  & ((\RegBank|Register[20][17]~q )))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[28][17]~q ),
	.datad(\RegBank|Register[20][17]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[17]~339_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[17]~339 .lut_mask = 16'hD9C8;
defparam \MUXULA|out[17]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N0
cycloneive_lcell_comb \MUXULA|out[17]~340 (
// Equation(s):
// \MUXULA|out[17]~340_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[17]~339_combout  & ((\RegBank|Register[29][17]~q ))) # (!\MUXULA|out[17]~339_combout  & (\RegBank|Register[21][17]~q )))) # (!\InstrMem|Mux15~1_combout  & 
// (((\MUXULA|out[17]~339_combout ))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\RegBank|Register[21][17]~q ),
	.datac(\RegBank|Register[29][17]~q ),
	.datad(\MUXULA|out[17]~339_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[17]~340_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[17]~340 .lut_mask = 16'hF588;
defparam \MUXULA|out[17]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N26
cycloneive_lcell_comb \MUXULA|out[17]~341 (
// Equation(s):
// \MUXULA|out[17]~341_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[17]~338_combout  & ((\MUXULA|out[17]~340_combout ))) # (!\MUXULA|out[17]~338_combout  & (\MUXULA|out[17]~633_combout )))) # (!\InstrMem|Mux14~1_combout  & 
// (((\MUXULA|out[17]~338_combout ))))

	.dataa(\MUXULA|out[17]~633_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\MUXULA|out[17]~338_combout ),
	.datad(\MUXULA|out[17]~340_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[17]~341_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[17]~341 .lut_mask = 16'hF838;
defparam \MUXULA|out[17]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N8
cycloneive_lcell_comb \MUXULA|out[17]~352 (
// Equation(s):
// \MUXULA|out[17]~352_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & ((\MUXULA|out[17]~341_combout ))) # (!\InstrMem|Mux11~1_combout  & (\MUXULA|out[17]~351_combout ))))

	.dataa(\UC|Selector1~4_combout ),
	.datab(\MUXULA|out[17]~351_combout ),
	.datac(\InstrMem|Mux11~1_combout ),
	.datad(\MUXULA|out[17]~341_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[17]~352_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[17]~352 .lut_mask = 16'h5404;
defparam \MUXULA|out[17]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N2
cycloneive_lcell_comb \ULA|Add0~34 (
// Equation(s):
// \ULA|Add0~34_combout  = (\Data[17]~input_o  & ((\MUXULA|out[17]~352_combout  & (\ULA|Add0~33  & VCC)) # (!\MUXULA|out[17]~352_combout  & (!\ULA|Add0~33 )))) # (!\Data[17]~input_o  & ((\MUXULA|out[17]~352_combout  & (!\ULA|Add0~33 )) # 
// (!\MUXULA|out[17]~352_combout  & ((\ULA|Add0~33 ) # (GND)))))
// \ULA|Add0~35  = CARRY((\Data[17]~input_o  & (!\MUXULA|out[17]~352_combout  & !\ULA|Add0~33 )) # (!\Data[17]~input_o  & ((!\ULA|Add0~33 ) # (!\MUXULA|out[17]~352_combout ))))

	.dataa(\Data[17]~input_o ),
	.datab(\MUXULA|out[17]~352_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~33 ),
	.combout(\ULA|Add0~34_combout ),
	.cout(\ULA|Add0~35 ));
// synopsys translate_off
defparam \ULA|Add0~34 .lut_mask = 16'h9617;
defparam \ULA|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y17_N25
dffeas \RegBank|Register[10][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][18] .is_wysiwyg = "true";
defparam \RegBank|Register[10][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneive_lcell_comb \MUXULA|out[18]~361 (
// Equation(s):
// \MUXULA|out[18]~361_combout  = (\InstrMem|Mux14~1_combout  & ((\RegBank|Register[8][18]~q ) # ((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & (((\RegBank|Register[10][18]~q  & !\InstrMem|Mux13~1_combout ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\RegBank|Register[8][18]~q ),
	.datac(\RegBank|Register[10][18]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[18]~361_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[18]~361 .lut_mask = 16'hAAD8;
defparam \MUXULA|out[18]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N5
dffeas \RegBank|Register[14][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][18] .is_wysiwyg = "true";
defparam \RegBank|Register[14][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneive_lcell_comb \MUXULA|out[18]~362 (
// Equation(s):
// \MUXULA|out[18]~362_combout  = (\MUXULA|out[18]~361_combout  & (((\RegBank|Register[12][18]~q )) # (!\InstrMem|Mux13~1_combout ))) # (!\MUXULA|out[18]~361_combout  & (\InstrMem|Mux13~1_combout  & (\RegBank|Register[14][18]~q )))

	.dataa(\MUXULA|out[18]~361_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[14][18]~q ),
	.datad(\RegBank|Register[12][18]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[18]~362_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[18]~362 .lut_mask = 16'hEA62;
defparam \MUXULA|out[18]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N3
dffeas \RegBank|Register[2][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][18] .is_wysiwyg = "true";
defparam \RegBank|Register[2][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneive_lcell_comb \MUXULA|out[18]~365 (
// Equation(s):
// \MUXULA|out[18]~365_combout  = (\InstrMem|Mux13~1_combout  & (\InstrMem|Mux14~1_combout )) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & ((\RegBank|Register[0][18]~q ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[2][18]~q ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[2][18]~q ),
	.datad(\RegBank|Register[0][18]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[18]~365_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[18]~365 .lut_mask = 16'hDC98;
defparam \MUXULA|out[18]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N9
dffeas \RegBank|Register[6][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][18] .is_wysiwyg = "true";
defparam \RegBank|Register[6][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cycloneive_lcell_comb \MUXULA|out[18]~366 (
// Equation(s):
// \MUXULA|out[18]~366_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[18]~365_combout  & ((\RegBank|Register[4][18]~q ))) # (!\MUXULA|out[18]~365_combout  & (\RegBank|Register[6][18]~q )))) # (!\InstrMem|Mux13~1_combout  & 
// (\MUXULA|out[18]~365_combout ))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\MUXULA|out[18]~365_combout ),
	.datac(\RegBank|Register[6][18]~q ),
	.datad(\RegBank|Register[4][18]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[18]~366_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[18]~366 .lut_mask = 16'hEC64;
defparam \MUXULA|out[18]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N1
dffeas \RegBank|Register[3][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][18] .is_wysiwyg = "true";
defparam \RegBank|Register[3][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N14
cycloneive_lcell_comb \RegBank|Register[7][18]~feeder (
// Equation(s):
// \RegBank|Register[7][18]~feeder_combout  = \WriteData[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[18]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[7][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[7][18]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[7][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N15
dffeas \RegBank|Register[7][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[7][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][18] .is_wysiwyg = "true";
defparam \RegBank|Register[7][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N0
cycloneive_lcell_comb \MUXULA|out[18]~363 (
// Equation(s):
// \MUXULA|out[18]~363_combout  = (\InstrMem|Mux14~1_combout  & (\InstrMem|Mux13~1_combout )) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\RegBank|Register[7][18]~q ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[3][18]~q ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[3][18]~q ),
	.datad(\RegBank|Register[7][18]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[18]~363_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[18]~363 .lut_mask = 16'hDC98;
defparam \MUXULA|out[18]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cycloneive_lcell_comb \MUXULA|out[18]~364 (
// Equation(s):
// \MUXULA|out[18]~364_combout  = (\MUXULA|out[18]~363_combout  & ((\RegBank|Register[5][18]~q ) # ((!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[18]~363_combout  & (((\RegBank|Register[1][18]~q  & \InstrMem|Mux14~1_combout ))))

	.dataa(\RegBank|Register[5][18]~q ),
	.datab(\MUXULA|out[18]~363_combout ),
	.datac(\RegBank|Register[1][18]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[18]~364_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[18]~364 .lut_mask = 16'hB8CC;
defparam \MUXULA|out[18]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N18
cycloneive_lcell_comb \MUXULA|out[18]~367 (
// Equation(s):
// \MUXULA|out[18]~367_combout  = (\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout ) # ((\MUXULA|out[18]~364_combout )))) # (!\InstrMem|Mux15~1_combout  & (!\InstrMem|Mux12~2_combout  & (\MUXULA|out[18]~366_combout )))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\MUXULA|out[18]~366_combout ),
	.datad(\MUXULA|out[18]~364_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[18]~367_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[18]~367 .lut_mask = 16'hBA98;
defparam \MUXULA|out[18]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N27
dffeas \RegBank|Register[11][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][18] .is_wysiwyg = "true";
defparam \RegBank|Register[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N17
dffeas \RegBank|Register[15][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][18] .is_wysiwyg = "true";
defparam \RegBank|Register[15][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N26
cycloneive_lcell_comb \MUXULA|out[18]~368 (
// Equation(s):
// \MUXULA|out[18]~368_combout  = (\InstrMem|Mux14~1_combout  & (\InstrMem|Mux13~1_combout )) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\RegBank|Register[15][18]~q ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[11][18]~q ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[11][18]~q ),
	.datad(\RegBank|Register[15][18]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[18]~368_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[18]~368 .lut_mask = 16'hDC98;
defparam \MUXULA|out[18]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cycloneive_lcell_comb \MUXULA|out[18]~369 (
// Equation(s):
// \MUXULA|out[18]~369_combout  = (\MUXULA|out[18]~368_combout  & ((\RegBank|Register[13][18]~q ) # (!\InstrMem|Mux14~1_combout )))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[13][18]~q ),
	.datad(\MUXULA|out[18]~368_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[18]~369_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[18]~369 .lut_mask = 16'hF500;
defparam \MUXULA|out[18]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N16
cycloneive_lcell_comb \MUXULA|out[18]~370 (
// Equation(s):
// \MUXULA|out[18]~370_combout  = (\MUXULA|out[18]~367_combout  & (((\MUXULA|out[18]~369_combout ) # (!\InstrMem|Mux12~2_combout )))) # (!\MUXULA|out[18]~367_combout  & (\MUXULA|out[18]~362_combout  & ((\InstrMem|Mux12~2_combout ))))

	.dataa(\MUXULA|out[18]~362_combout ),
	.datab(\MUXULA|out[18]~367_combout ),
	.datac(\MUXULA|out[18]~369_combout ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[18]~370_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[18]~370 .lut_mask = 16'hE2CC;
defparam \MUXULA|out[18]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N31
dffeas \RegBank|Register[26][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][18] .is_wysiwyg = "true";
defparam \RegBank|Register[26][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneive_lcell_comb \MUXULA|out[18]~355 (
// Equation(s):
// \MUXULA|out[18]~355_combout  = (\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout ) # (\RegBank|Register[26][18]~q )))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[26][18]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[18]~355_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[18]~355 .lut_mask = 16'hFA00;
defparam \MUXULA|out[18]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N31
dffeas \RegBank|Register[27][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][18] .is_wysiwyg = "true";
defparam \RegBank|Register[27][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N28
cycloneive_lcell_comb \RegBank|Register[19][18]~feeder (
// Equation(s):
// \RegBank|Register[19][18]~feeder_combout  = \WriteData[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[18]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[19][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[19][18]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[19][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N29
dffeas \RegBank|Register[19][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[19][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][18] .is_wysiwyg = "true";
defparam \RegBank|Register[19][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N30
cycloneive_lcell_comb \MUXULA|out[18]~356 (
// Equation(s):
// \MUXULA|out[18]~356_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[18]~355_combout  & (\RegBank|Register[27][18]~q )) # (!\MUXULA|out[18]~355_combout  & ((\RegBank|Register[19][18]~q ))))) # (!\InstrMem|Mux15~1_combout  & 
// (\MUXULA|out[18]~355_combout ))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\MUXULA|out[18]~355_combout ),
	.datac(\RegBank|Register[27][18]~q ),
	.datad(\RegBank|Register[19][18]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[18]~356_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[18]~356 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[18]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N27
dffeas \RegBank|Register[22][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][18] .is_wysiwyg = "true";
defparam \RegBank|Register[22][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N17
dffeas \RegBank|Register[23][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][18] .is_wysiwyg = "true";
defparam \RegBank|Register[23][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \MUXULA|out[18]~353 (
// Equation(s):
// \MUXULA|out[18]~353_combout  = (\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout ) # ((\RegBank|Register[23][18]~q )))) # (!\InstrMem|Mux15~1_combout  & (!\InstrMem|Mux12~2_combout  & (\RegBank|Register[22][18]~q )))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[22][18]~q ),
	.datad(\RegBank|Register[23][18]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[18]~353_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[18]~353 .lut_mask = 16'hBA98;
defparam \MUXULA|out[18]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N19
dffeas \RegBank|Register[31][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][18] .is_wysiwyg = "true";
defparam \RegBank|Register[31][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N29
dffeas \RegBank|Register[30][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][18] .is_wysiwyg = "true";
defparam \RegBank|Register[30][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N18
cycloneive_lcell_comb \MUXULA|out[18]~354 (
// Equation(s):
// \MUXULA|out[18]~354_combout  = (\MUXULA|out[18]~353_combout  & (((\RegBank|Register[31][18]~q )) # (!\InstrMem|Mux12~2_combout ))) # (!\MUXULA|out[18]~353_combout  & (\InstrMem|Mux12~2_combout  & ((\RegBank|Register[30][18]~q ))))

	.dataa(\MUXULA|out[18]~353_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[31][18]~q ),
	.datad(\RegBank|Register[30][18]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[18]~354_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[18]~354 .lut_mask = 16'hE6A2;
defparam \MUXULA|out[18]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N14
cycloneive_lcell_comb \MUXULA|out[18]~357 (
// Equation(s):
// \MUXULA|out[18]~357_combout  = (\InstrMem|Mux14~1_combout  & (((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\MUXULA|out[18]~354_combout ))) # (!\InstrMem|Mux13~1_combout  & (\MUXULA|out[18]~356_combout 
// ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\MUXULA|out[18]~356_combout ),
	.datac(\InstrMem|Mux13~1_combout ),
	.datad(\MUXULA|out[18]~354_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[18]~357_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[18]~357 .lut_mask = 16'hF4A4;
defparam \MUXULA|out[18]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N3
dffeas \RegBank|Register[20][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][18] .is_wysiwyg = "true";
defparam \RegBank|Register[20][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N29
dffeas \RegBank|Register[21][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][18] .is_wysiwyg = "true";
defparam \RegBank|Register[21][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneive_lcell_comb \MUXULA|out[18]~358 (
// Equation(s):
// \MUXULA|out[18]~358_combout  = (\InstrMem|Mux12~2_combout  & (\InstrMem|Mux15~1_combout )) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[21][18]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[20][18]~q ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[20][18]~q ),
	.datad(\RegBank|Register[21][18]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[18]~358_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[18]~358 .lut_mask = 16'hDC98;
defparam \MUXULA|out[18]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N23
dffeas \RegBank|Register[29][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][18] .is_wysiwyg = "true";
defparam \RegBank|Register[29][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N29
dffeas \RegBank|Register[28][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][18] .is_wysiwyg = "true";
defparam \RegBank|Register[28][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N22
cycloneive_lcell_comb \MUXULA|out[18]~359 (
// Equation(s):
// \MUXULA|out[18]~359_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[18]~358_combout  & (\RegBank|Register[29][18]~q )) # (!\MUXULA|out[18]~358_combout  & ((\RegBank|Register[28][18]~q ))))) # (!\InstrMem|Mux12~2_combout  & 
// (\MUXULA|out[18]~358_combout ))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\MUXULA|out[18]~358_combout ),
	.datac(\RegBank|Register[29][18]~q ),
	.datad(\RegBank|Register[28][18]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[18]~359_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[18]~359 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[18]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N15
dffeas \RegBank|Register[16][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][18] .is_wysiwyg = "true";
defparam \RegBank|Register[16][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N21
dffeas \RegBank|Register[17][18] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][18] .is_wysiwyg = "true";
defparam \RegBank|Register[17][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N14
cycloneive_lcell_comb \MUXULA|out[18]~632 (
// Equation(s):
// \MUXULA|out[18]~632_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[17][18]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[16][18]~q ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[16][18]~q ),
	.datad(\RegBank|Register[17][18]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[18]~632_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[18]~632 .lut_mask = 16'h5410;
defparam \MUXULA|out[18]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N4
cycloneive_lcell_comb \MUXULA|out[18]~360 (
// Equation(s):
// \MUXULA|out[18]~360_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[18]~357_combout  & (\MUXULA|out[18]~359_combout )) # (!\MUXULA|out[18]~357_combout  & ((\MUXULA|out[18]~632_combout ))))) # (!\InstrMem|Mux14~1_combout  & 
// (\MUXULA|out[18]~357_combout ))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\MUXULA|out[18]~357_combout ),
	.datac(\MUXULA|out[18]~359_combout ),
	.datad(\MUXULA|out[18]~632_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[18]~360_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[18]~360 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[18]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N10
cycloneive_lcell_comb \MUXULA|out[18]~371 (
// Equation(s):
// \MUXULA|out[18]~371_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & ((\MUXULA|out[18]~360_combout ))) # (!\InstrMem|Mux11~1_combout  & (\MUXULA|out[18]~370_combout ))))

	.dataa(\UC|Selector1~4_combout ),
	.datab(\MUXULA|out[18]~370_combout ),
	.datac(\MUXULA|out[18]~360_combout ),
	.datad(\InstrMem|Mux11~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[18]~371_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[18]~371 .lut_mask = 16'h5044;
defparam \MUXULA|out[18]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N22
cycloneive_io_ibuf \Data[18]~input (
	.i(Data[18]),
	.ibar(gnd),
	.o(\Data[18]~input_o ));
// synopsys translate_off
defparam \Data[18]~input .bus_hold = "false";
defparam \Data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N4
cycloneive_lcell_comb \ULA|Add0~36 (
// Equation(s):
// \ULA|Add0~36_combout  = ((\MUXULA|out[18]~371_combout  $ (\Data[18]~input_o  $ (!\ULA|Add0~35 )))) # (GND)
// \ULA|Add0~37  = CARRY((\MUXULA|out[18]~371_combout  & ((\Data[18]~input_o ) # (!\ULA|Add0~35 ))) # (!\MUXULA|out[18]~371_combout  & (\Data[18]~input_o  & !\ULA|Add0~35 )))

	.dataa(\MUXULA|out[18]~371_combout ),
	.datab(\Data[18]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~35 ),
	.combout(\ULA|Add0~36_combout ),
	.cout(\ULA|Add0~37 ));
// synopsys translate_off
defparam \ULA|Add0~36 .lut_mask = 16'h698E;
defparam \ULA|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y21_N3
dffeas \RegBank|Register[10][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][19] .is_wysiwyg = "true";
defparam \RegBank|Register[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N25
dffeas \RegBank|Register[14][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][19] .is_wysiwyg = "true";
defparam \RegBank|Register[14][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cycloneive_lcell_comb \MUXULA|out[19]~382 (
// Equation(s):
// \MUXULA|out[19]~382_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ) # ((\RegBank|Register[14][19]~q )))) # (!\InstrMem|Mux13~1_combout  & (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[10][19]~q )))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[10][19]~q ),
	.datad(\RegBank|Register[14][19]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[19]~382_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[19]~382 .lut_mask = 16'hBA98;
defparam \MUXULA|out[19]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneive_lcell_comb \MUXULA|out[19]~383 (
// Equation(s):
// \MUXULA|out[19]~383_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[19]~382_combout  & ((\RegBank|Register[12][19]~q ))) # (!\MUXULA|out[19]~382_combout  & (\RegBank|Register[8][19]~q )))) # (!\InstrMem|Mux14~1_combout  & 
// (((\MUXULA|out[19]~382_combout ))))

	.dataa(\RegBank|Register[8][19]~q ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[12][19]~q ),
	.datad(\MUXULA|out[19]~382_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[19]~383_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[19]~383 .lut_mask = 16'hF388;
defparam \MUXULA|out[19]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N3
dffeas \RegBank|Register[2][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][19] .is_wysiwyg = "true";
defparam \RegBank|Register[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N2
cycloneive_lcell_comb \MUXULA|out[19]~384 (
// Equation(s):
// \MUXULA|out[19]~384_combout  = (\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout ) # ((\RegBank|Register[0][19]~q )))) # (!\InstrMem|Mux14~1_combout  & (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[2][19]~q )))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[2][19]~q ),
	.datad(\RegBank|Register[0][19]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[19]~384_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[19]~384 .lut_mask = 16'hBA98;
defparam \MUXULA|out[19]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N9
dffeas \RegBank|Register[6][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][19] .is_wysiwyg = "true";
defparam \RegBank|Register[6][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N8
cycloneive_lcell_comb \MUXULA|out[19]~385 (
// Equation(s):
// \MUXULA|out[19]~385_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[19]~384_combout  & ((\RegBank|Register[4][19]~q ))) # (!\MUXULA|out[19]~384_combout  & (\RegBank|Register[6][19]~q )))) # (!\InstrMem|Mux13~1_combout  & 
// (\MUXULA|out[19]~384_combout ))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\MUXULA|out[19]~384_combout ),
	.datac(\RegBank|Register[6][19]~q ),
	.datad(\RegBank|Register[4][19]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[19]~385_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[19]~385 .lut_mask = 16'hEC64;
defparam \MUXULA|out[19]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cycloneive_lcell_comb \MUXULA|out[19]~386 (
// Equation(s):
// \MUXULA|out[19]~386_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[19]~383_combout ) # ((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & (((!\InstrMem|Mux15~1_combout  & \MUXULA|out[19]~385_combout ))))

	.dataa(\MUXULA|out[19]~383_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\InstrMem|Mux15~1_combout ),
	.datad(\MUXULA|out[19]~385_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[19]~386_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[19]~386 .lut_mask = 16'hCBC8;
defparam \MUXULA|out[19]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N5
dffeas \RegBank|Register[15][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][19] .is_wysiwyg = "true";
defparam \RegBank|Register[15][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N3
dffeas \RegBank|Register[11][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][19] .is_wysiwyg = "true";
defparam \RegBank|Register[11][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N2
cycloneive_lcell_comb \MUXULA|out[19]~387 (
// Equation(s):
// \MUXULA|out[19]~387_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[11][19]~q  & !\InstrMem|Mux14~1_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[11][19]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[19]~387_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[19]~387 .lut_mask = 16'hCC30;
defparam \MUXULA|out[19]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N4
cycloneive_lcell_comb \MUXULA|out[19]~388 (
// Equation(s):
// \MUXULA|out[19]~388_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[19]~387_combout  & (\RegBank|Register[13][19]~q )) # (!\MUXULA|out[19]~387_combout  & ((\RegBank|Register[15][19]~q ))))) # (!\InstrMem|Mux13~1_combout  & 
// (((\MUXULA|out[19]~387_combout ))))

	.dataa(\RegBank|Register[13][19]~q ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[15][19]~q ),
	.datad(\MUXULA|out[19]~387_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[19]~388_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[19]~388 .lut_mask = 16'hBBC0;
defparam \MUXULA|out[19]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N5
dffeas \RegBank|Register[3][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][19] .is_wysiwyg = "true";
defparam \RegBank|Register[3][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cycloneive_lcell_comb \MUXULA|out[19]~380 (
// Equation(s):
// \MUXULA|out[19]~380_combout  = (\InstrMem|Mux13~1_combout  & (((\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & (\RegBank|Register[1][19]~q )) # (!\InstrMem|Mux14~1_combout  & ((\RegBank|Register[3][19]~q 
// )))))

	.dataa(\RegBank|Register[1][19]~q ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[3][19]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[19]~380_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[19]~380 .lut_mask = 16'hEE30;
defparam \MUXULA|out[19]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N29
dffeas \RegBank|Register[7][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][19] .is_wysiwyg = "true";
defparam \RegBank|Register[7][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N28
cycloneive_lcell_comb \MUXULA|out[19]~381 (
// Equation(s):
// \MUXULA|out[19]~381_combout  = (\MUXULA|out[19]~380_combout  & ((\RegBank|Register[5][19]~q ) # ((!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[19]~380_combout  & (((\RegBank|Register[7][19]~q  & \InstrMem|Mux13~1_combout ))))

	.dataa(\RegBank|Register[5][19]~q ),
	.datab(\MUXULA|out[19]~380_combout ),
	.datac(\RegBank|Register[7][19]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[19]~381_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[19]~381 .lut_mask = 16'hB8CC;
defparam \MUXULA|out[19]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N4
cycloneive_lcell_comb \MUXULA|out[19]~389 (
// Equation(s):
// \MUXULA|out[19]~389_combout  = (\MUXULA|out[19]~386_combout  & (((\MUXULA|out[19]~388_combout )) # (!\InstrMem|Mux15~1_combout ))) # (!\MUXULA|out[19]~386_combout  & (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[19]~381_combout ))))

	.dataa(\MUXULA|out[19]~386_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\MUXULA|out[19]~388_combout ),
	.datad(\MUXULA|out[19]~381_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[19]~389_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[19]~389 .lut_mask = 16'hE6A2;
defparam \MUXULA|out[19]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N11
dffeas \RegBank|Register[19][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][19] .is_wysiwyg = "true";
defparam \RegBank|Register[19][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N10
cycloneive_lcell_comb \MUXULA|out[19]~374 (
// Equation(s):
// \MUXULA|out[19]~374_combout  = (\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout ) # (\RegBank|Register[19][19]~q )))

	.dataa(gnd),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[19][19]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[19]~374_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[19]~374 .lut_mask = 16'hFC00;
defparam \MUXULA|out[19]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N13
dffeas \RegBank|Register[27][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][19] .is_wysiwyg = "true";
defparam \RegBank|Register[27][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N27
dffeas \RegBank|Register[26][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][19] .is_wysiwyg = "true";
defparam \RegBank|Register[26][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N12
cycloneive_lcell_comb \MUXULA|out[19]~375 (
// Equation(s):
// \MUXULA|out[19]~375_combout  = (\MUXULA|out[19]~374_combout  & (((\RegBank|Register[27][19]~q )) # (!\InstrMem|Mux12~2_combout ))) # (!\MUXULA|out[19]~374_combout  & (\InstrMem|Mux12~2_combout  & ((\RegBank|Register[26][19]~q ))))

	.dataa(\MUXULA|out[19]~374_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[27][19]~q ),
	.datad(\RegBank|Register[26][19]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[19]~375_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[19]~375 .lut_mask = 16'hE6A2;
defparam \MUXULA|out[19]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneive_lcell_comb \RegBank|Register[23][19]~feeder (
// Equation(s):
// \RegBank|Register[23][19]~feeder_combout  = \WriteData[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[19]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[23][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[23][19]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[23][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N13
dffeas \RegBank|Register[23][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[23][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][19] .is_wysiwyg = "true";
defparam \RegBank|Register[23][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N25
dffeas \RegBank|Register[31][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][19] .is_wysiwyg = "true";
defparam \RegBank|Register[31][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cycloneive_lcell_comb \RegBank|Register[30][19]~feeder (
// Equation(s):
// \RegBank|Register[30][19]~feeder_combout  = \WriteData[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[19]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[30][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[30][19]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[30][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N17
dffeas \RegBank|Register[30][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[30][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][19] .is_wysiwyg = "true";
defparam \RegBank|Register[30][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N23
dffeas \RegBank|Register[22][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][19] .is_wysiwyg = "true";
defparam \RegBank|Register[22][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneive_lcell_comb \MUXULA|out[19]~372 (
// Equation(s):
// \MUXULA|out[19]~372_combout  = (\InstrMem|Mux12~2_combout  & ((\RegBank|Register[30][19]~q ) # ((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & (((\RegBank|Register[22][19]~q  & !\InstrMem|Mux15~1_combout ))))

	.dataa(\RegBank|Register[30][19]~q ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[22][19]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[19]~372_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[19]~372 .lut_mask = 16'hCCB8;
defparam \MUXULA|out[19]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N24
cycloneive_lcell_comb \MUXULA|out[19]~373 (
// Equation(s):
// \MUXULA|out[19]~373_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[19]~372_combout  & ((\RegBank|Register[31][19]~q ))) # (!\MUXULA|out[19]~372_combout  & (\RegBank|Register[23][19]~q )))) # (!\InstrMem|Mux15~1_combout  & 
// (((\MUXULA|out[19]~372_combout ))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\RegBank|Register[23][19]~q ),
	.datac(\RegBank|Register[31][19]~q ),
	.datad(\MUXULA|out[19]~372_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[19]~373_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[19]~373 .lut_mask = 16'hF588;
defparam \MUXULA|out[19]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
cycloneive_lcell_comb \MUXULA|out[19]~376 (
// Equation(s):
// \MUXULA|out[19]~376_combout  = (\InstrMem|Mux14~1_combout  & (((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\MUXULA|out[19]~373_combout ))) # (!\InstrMem|Mux13~1_combout  & (\MUXULA|out[19]~375_combout 
// ))))

	.dataa(\MUXULA|out[19]~375_combout ),
	.datab(\MUXULA|out[19]~373_combout ),
	.datac(\InstrMem|Mux14~1_combout ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[19]~376_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[19]~376 .lut_mask = 16'hFC0A;
defparam \MUXULA|out[19]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N9
dffeas \RegBank|Register[21][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][19] .is_wysiwyg = "true";
defparam \RegBank|Register[21][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N23
dffeas \RegBank|Register[29][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][19] .is_wysiwyg = "true";
defparam \RegBank|Register[29][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N23
dffeas \RegBank|Register[20][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][19] .is_wysiwyg = "true";
defparam \RegBank|Register[20][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N1
dffeas \RegBank|Register[28][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][19] .is_wysiwyg = "true";
defparam \RegBank|Register[28][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N22
cycloneive_lcell_comb \MUXULA|out[19]~377 (
// Equation(s):
// \MUXULA|out[19]~377_combout  = (\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout ) # ((\RegBank|Register[28][19]~q )))) # (!\InstrMem|Mux12~2_combout  & (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[20][19]~q )))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[20][19]~q ),
	.datad(\RegBank|Register[28][19]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[19]~377_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[19]~377 .lut_mask = 16'hBA98;
defparam \MUXULA|out[19]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N22
cycloneive_lcell_comb \MUXULA|out[19]~378 (
// Equation(s):
// \MUXULA|out[19]~378_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[19]~377_combout  & ((\RegBank|Register[29][19]~q ))) # (!\MUXULA|out[19]~377_combout  & (\RegBank|Register[21][19]~q )))) # (!\InstrMem|Mux15~1_combout  & 
// (((\MUXULA|out[19]~377_combout ))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\RegBank|Register[21][19]~q ),
	.datac(\RegBank|Register[29][19]~q ),
	.datad(\MUXULA|out[19]~377_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[19]~378_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[19]~378 .lut_mask = 16'hF588;
defparam \MUXULA|out[19]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N12
cycloneive_lcell_comb \RegBank|Register[17][19]~feeder (
// Equation(s):
// \RegBank|Register[17][19]~feeder_combout  = \WriteData[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[19]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[17][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[17][19]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[17][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N13
dffeas \RegBank|Register[17][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[17][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][19] .is_wysiwyg = "true";
defparam \RegBank|Register[17][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N3
dffeas \RegBank|Register[16][19] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][19] .is_wysiwyg = "true";
defparam \RegBank|Register[16][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N2
cycloneive_lcell_comb \MUXULA|out[19]~631 (
// Equation(s):
// \MUXULA|out[19]~631_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[17][19]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[16][19]~q )))))

	.dataa(\RegBank|Register[17][19]~q ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[16][19]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[19]~631_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[19]~631 .lut_mask = 16'h2230;
defparam \MUXULA|out[19]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneive_lcell_comb \MUXULA|out[19]~379 (
// Equation(s):
// \MUXULA|out[19]~379_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[19]~376_combout  & (\MUXULA|out[19]~378_combout )) # (!\MUXULA|out[19]~376_combout  & ((\MUXULA|out[19]~631_combout ))))) # (!\InstrMem|Mux14~1_combout  & 
// (\MUXULA|out[19]~376_combout ))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\MUXULA|out[19]~376_combout ),
	.datac(\MUXULA|out[19]~378_combout ),
	.datad(\MUXULA|out[19]~631_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[19]~379_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[19]~379 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[19]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
cycloneive_lcell_comb \MUXULA|out[19]~390 (
// Equation(s):
// \MUXULA|out[19]~390_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & ((\MUXULA|out[19]~379_combout ))) # (!\InstrMem|Mux11~1_combout  & (\MUXULA|out[19]~389_combout ))))

	.dataa(\UC|Selector1~4_combout ),
	.datab(\InstrMem|Mux11~1_combout ),
	.datac(\MUXULA|out[19]~389_combout ),
	.datad(\MUXULA|out[19]~379_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[19]~390_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[19]~390 .lut_mask = 16'h5410;
defparam \MUXULA|out[19]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N15
cycloneive_io_ibuf \Data[19]~input (
	.i(Data[19]),
	.ibar(gnd),
	.o(\Data[19]~input_o ));
// synopsys translate_off
defparam \Data[19]~input .bus_hold = "false";
defparam \Data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N6
cycloneive_lcell_comb \ULA|Add0~38 (
// Equation(s):
// \ULA|Add0~38_combout  = (\MUXULA|out[19]~390_combout  & ((\Data[19]~input_o  & (\ULA|Add0~37  & VCC)) # (!\Data[19]~input_o  & (!\ULA|Add0~37 )))) # (!\MUXULA|out[19]~390_combout  & ((\Data[19]~input_o  & (!\ULA|Add0~37 )) # (!\Data[19]~input_o  & 
// ((\ULA|Add0~37 ) # (GND)))))
// \ULA|Add0~39  = CARRY((\MUXULA|out[19]~390_combout  & (!\Data[19]~input_o  & !\ULA|Add0~37 )) # (!\MUXULA|out[19]~390_combout  & ((!\ULA|Add0~37 ) # (!\Data[19]~input_o ))))

	.dataa(\MUXULA|out[19]~390_combout ),
	.datab(\Data[19]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~37 ),
	.combout(\ULA|Add0~38_combout ),
	.cout(\ULA|Add0~39 ));
// synopsys translate_off
defparam \ULA|Add0~38 .lut_mask = 16'h9617;
defparam \ULA|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N29
cycloneive_io_ibuf \Data[20]~input (
	.i(Data[20]),
	.ibar(gnd),
	.o(\Data[20]~input_o ));
// synopsys translate_off
defparam \Data[20]~input .bus_hold = "false";
defparam \Data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y17_N31
dffeas \RegBank|Register[11][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][20] .is_wysiwyg = "true";
defparam \RegBank|Register[11][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N13
dffeas \RegBank|Register[15][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][20] .is_wysiwyg = "true";
defparam \RegBank|Register[15][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N30
cycloneive_lcell_comb \MUXULA|out[20]~406 (
// Equation(s):
// \MUXULA|out[20]~406_combout  = (\InstrMem|Mux14~1_combout  & (\InstrMem|Mux13~1_combout )) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\RegBank|Register[15][20]~q ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[11][20]~q ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[11][20]~q ),
	.datad(\RegBank|Register[15][20]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[20]~406_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[20]~406 .lut_mask = 16'hDC98;
defparam \MUXULA|out[20]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N22
cycloneive_lcell_comb \MUXULA|out[20]~407 (
// Equation(s):
// \MUXULA|out[20]~407_combout  = (\MUXULA|out[20]~406_combout  & ((\RegBank|Register[13][20]~q ) # (!\InstrMem|Mux14~1_combout )))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\MUXULA|out[20]~406_combout ),
	.datac(\RegBank|Register[13][20]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MUXULA|out[20]~407_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[20]~407 .lut_mask = 16'hC4C4;
defparam \MUXULA|out[20]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N17
dffeas \RegBank|Register[10][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][20] .is_wysiwyg = "true";
defparam \RegBank|Register[10][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cycloneive_lcell_comb \MUXULA|out[20]~399 (
// Equation(s):
// \MUXULA|out[20]~399_combout  = (\InstrMem|Mux13~1_combout  & (\InstrMem|Mux14~1_combout )) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & ((\RegBank|Register[8][20]~q ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[10][20]~q ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[10][20]~q ),
	.datad(\RegBank|Register[8][20]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[20]~399_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[20]~399 .lut_mask = 16'hDC98;
defparam \MUXULA|out[20]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N31
dffeas \RegBank|Register[14][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][20] .is_wysiwyg = "true";
defparam \RegBank|Register[14][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \MUXULA|out[20]~400 (
// Equation(s):
// \MUXULA|out[20]~400_combout  = (\MUXULA|out[20]~399_combout  & ((\RegBank|Register[12][20]~q ) # ((!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[20]~399_combout  & (((\RegBank|Register[14][20]~q  & \InstrMem|Mux13~1_combout ))))

	.dataa(\RegBank|Register[12][20]~q ),
	.datab(\MUXULA|out[20]~399_combout ),
	.datac(\RegBank|Register[14][20]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[20]~400_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[20]~400 .lut_mask = 16'hB8CC;
defparam \MUXULA|out[20]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N31
dffeas \RegBank|Register[3][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][20] .is_wysiwyg = "true";
defparam \RegBank|Register[3][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N10
cycloneive_lcell_comb \RegBank|Register[7][20]~feeder (
// Equation(s):
// \RegBank|Register[7][20]~feeder_combout  = \WriteData[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[20]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[7][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[7][20]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[7][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N11
dffeas \RegBank|Register[7][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[7][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][20] .is_wysiwyg = "true";
defparam \RegBank|Register[7][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N30
cycloneive_lcell_comb \MUXULA|out[20]~401 (
// Equation(s):
// \MUXULA|out[20]~401_combout  = (\InstrMem|Mux14~1_combout  & (\InstrMem|Mux13~1_combout )) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\RegBank|Register[7][20]~q ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[3][20]~q ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[3][20]~q ),
	.datad(\RegBank|Register[7][20]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[20]~401_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[20]~401 .lut_mask = 16'hDC98;
defparam \MUXULA|out[20]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N12
cycloneive_lcell_comb \MUXULA|out[20]~402 (
// Equation(s):
// \MUXULA|out[20]~402_combout  = (\MUXULA|out[20]~401_combout  & ((\RegBank|Register[5][20]~q ) # ((!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[20]~401_combout  & (((\RegBank|Register[1][20]~q  & \InstrMem|Mux14~1_combout ))))

	.dataa(\MUXULA|out[20]~401_combout ),
	.datab(\RegBank|Register[5][20]~q ),
	.datac(\RegBank|Register[1][20]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[20]~402_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[20]~402 .lut_mask = 16'hD8AA;
defparam \MUXULA|out[20]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N23
dffeas \RegBank|Register[2][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][20] .is_wysiwyg = "true";
defparam \RegBank|Register[2][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cycloneive_lcell_comb \MUXULA|out[20]~403 (
// Equation(s):
// \MUXULA|out[20]~403_combout  = (\InstrMem|Mux13~1_combout  & (\InstrMem|Mux14~1_combout )) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & ((\RegBank|Register[0][20]~q ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[2][20]~q ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[2][20]~q ),
	.datad(\RegBank|Register[0][20]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[20]~403_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[20]~403 .lut_mask = 16'hDC98;
defparam \MUXULA|out[20]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N1
dffeas \RegBank|Register[6][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][20] .is_wysiwyg = "true";
defparam \RegBank|Register[6][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneive_lcell_comb \MUXULA|out[20]~404 (
// Equation(s):
// \MUXULA|out[20]~404_combout  = (\MUXULA|out[20]~403_combout  & ((\RegBank|Register[4][20]~q ) # ((!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[20]~403_combout  & (((\RegBank|Register[6][20]~q  & \InstrMem|Mux13~1_combout ))))

	.dataa(\MUXULA|out[20]~403_combout ),
	.datab(\RegBank|Register[4][20]~q ),
	.datac(\RegBank|Register[6][20]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[20]~404_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[20]~404 .lut_mask = 16'hD8AA;
defparam \MUXULA|out[20]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N20
cycloneive_lcell_comb \MUXULA|out[20]~405 (
// Equation(s):
// \MUXULA|out[20]~405_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[20]~402_combout ) # ((\InstrMem|Mux12~2_combout )))) # (!\InstrMem|Mux15~1_combout  & (((\MUXULA|out[20]~404_combout  & !\InstrMem|Mux12~2_combout ))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\MUXULA|out[20]~402_combout ),
	.datac(\MUXULA|out[20]~404_combout ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[20]~405_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[20]~405 .lut_mask = 16'hAAD8;
defparam \MUXULA|out[20]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N22
cycloneive_lcell_comb \MUXULA|out[20]~408 (
// Equation(s):
// \MUXULA|out[20]~408_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[20]~405_combout  & (\MUXULA|out[20]~407_combout )) # (!\MUXULA|out[20]~405_combout  & ((\MUXULA|out[20]~400_combout ))))) # (!\InstrMem|Mux12~2_combout  & 
// (((\MUXULA|out[20]~405_combout ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\MUXULA|out[20]~407_combout ),
	.datac(\MUXULA|out[20]~400_combout ),
	.datad(\MUXULA|out[20]~405_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[20]~408_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[20]~408 .lut_mask = 16'hDDA0;
defparam \MUXULA|out[20]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N15
dffeas \RegBank|Register[28][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][20] .is_wysiwyg = "true";
defparam \RegBank|Register[28][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N29
dffeas \RegBank|Register[29][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][20] .is_wysiwyg = "true";
defparam \RegBank|Register[29][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneive_lcell_comb \RegBank|Register[21][20]~feeder (
// Equation(s):
// \RegBank|Register[21][20]~feeder_combout  = \WriteData[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[20]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[21][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[21][20]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[21][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N7
dffeas \RegBank|Register[21][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[21][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][20] .is_wysiwyg = "true";
defparam \RegBank|Register[21][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N27
dffeas \RegBank|Register[20][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][20] .is_wysiwyg = "true";
defparam \RegBank|Register[20][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneive_lcell_comb \MUXULA|out[20]~396 (
// Equation(s):
// \MUXULA|out[20]~396_combout  = (\InstrMem|Mux12~2_combout  & (((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[21][20]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[20][20]~q 
// )))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[21][20]~q ),
	.datac(\RegBank|Register[20][20]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[20]~396_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[20]~396 .lut_mask = 16'hEE50;
defparam \MUXULA|out[20]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N28
cycloneive_lcell_comb \MUXULA|out[20]~397 (
// Equation(s):
// \MUXULA|out[20]~397_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[20]~396_combout  & ((\RegBank|Register[29][20]~q ))) # (!\MUXULA|out[20]~396_combout  & (\RegBank|Register[28][20]~q )))) # (!\InstrMem|Mux12~2_combout  & 
// (((\MUXULA|out[20]~396_combout ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[28][20]~q ),
	.datac(\RegBank|Register[29][20]~q ),
	.datad(\MUXULA|out[20]~396_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[20]~397_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[20]~397 .lut_mask = 16'hF588;
defparam \MUXULA|out[20]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N31
dffeas \RegBank|Register[16][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][20] .is_wysiwyg = "true";
defparam \RegBank|Register[16][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N17
dffeas \RegBank|Register[17][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][20] .is_wysiwyg = "true";
defparam \RegBank|Register[17][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N30
cycloneive_lcell_comb \MUXULA|out[20]~630 (
// Equation(s):
// \MUXULA|out[20]~630_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[17][20]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[16][20]~q ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[16][20]~q ),
	.datad(\RegBank|Register[17][20]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[20]~630_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[20]~630 .lut_mask = 16'h5410;
defparam \MUXULA|out[20]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N21
dffeas \RegBank|Register[30][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][20] .is_wysiwyg = "true";
defparam \RegBank|Register[30][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N3
dffeas \RegBank|Register[31][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][20] .is_wysiwyg = "true";
defparam \RegBank|Register[31][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cycloneive_lcell_comb \RegBank|Register[23][20]~feeder (
// Equation(s):
// \RegBank|Register[23][20]~feeder_combout  = \WriteData[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[20]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[23][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[23][20]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[23][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N29
dffeas \RegBank|Register[23][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[23][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][20] .is_wysiwyg = "true";
defparam \RegBank|Register[23][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N15
dffeas \RegBank|Register[22][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][20] .is_wysiwyg = "true";
defparam \RegBank|Register[22][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N14
cycloneive_lcell_comb \MUXULA|out[20]~391 (
// Equation(s):
// \MUXULA|out[20]~391_combout  = (\InstrMem|Mux12~2_combout  & (((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[23][20]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[22][20]~q 
// )))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[23][20]~q ),
	.datac(\RegBank|Register[22][20]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[20]~391_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[20]~391 .lut_mask = 16'hEE50;
defparam \MUXULA|out[20]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N2
cycloneive_lcell_comb \MUXULA|out[20]~392 (
// Equation(s):
// \MUXULA|out[20]~392_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[20]~391_combout  & ((\RegBank|Register[31][20]~q ))) # (!\MUXULA|out[20]~391_combout  & (\RegBank|Register[30][20]~q )))) # (!\InstrMem|Mux12~2_combout  & 
// (((\MUXULA|out[20]~391_combout ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[30][20]~q ),
	.datac(\RegBank|Register[31][20]~q ),
	.datad(\MUXULA|out[20]~391_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[20]~392_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[20]~392 .lut_mask = 16'hF588;
defparam \MUXULA|out[20]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N5
dffeas \RegBank|Register[26][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][20] .is_wysiwyg = "true";
defparam \RegBank|Register[26][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneive_lcell_comb \MUXULA|out[20]~393 (
// Equation(s):
// \MUXULA|out[20]~393_combout  = (\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout ) # (\RegBank|Register[26][20]~q )))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[26][20]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[20]~393_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[20]~393 .lut_mask = 16'hFA00;
defparam \MUXULA|out[20]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N0
cycloneive_lcell_comb \RegBank|Register[19][20]~feeder (
// Equation(s):
// \RegBank|Register[19][20]~feeder_combout  = \WriteData[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[20]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[19][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[19][20]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[19][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N1
dffeas \RegBank|Register[19][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[19][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][20] .is_wysiwyg = "true";
defparam \RegBank|Register[19][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N27
dffeas \RegBank|Register[27][20] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][20] .is_wysiwyg = "true";
defparam \RegBank|Register[27][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N26
cycloneive_lcell_comb \MUXULA|out[20]~394 (
// Equation(s):
// \MUXULA|out[20]~394_combout  = (\MUXULA|out[20]~393_combout  & (((\RegBank|Register[27][20]~q ) # (!\InstrMem|Mux15~1_combout )))) # (!\MUXULA|out[20]~393_combout  & (\RegBank|Register[19][20]~q  & ((\InstrMem|Mux15~1_combout ))))

	.dataa(\MUXULA|out[20]~393_combout ),
	.datab(\RegBank|Register[19][20]~q ),
	.datac(\RegBank|Register[27][20]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[20]~394_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[20]~394 .lut_mask = 16'hE4AA;
defparam \MUXULA|out[20]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N16
cycloneive_lcell_comb \MUXULA|out[20]~395 (
// Equation(s):
// \MUXULA|out[20]~395_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[20]~392_combout ) # ((\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & (((\MUXULA|out[20]~394_combout  & !\InstrMem|Mux14~1_combout ))))

	.dataa(\MUXULA|out[20]~392_combout ),
	.datab(\MUXULA|out[20]~394_combout ),
	.datac(\InstrMem|Mux13~1_combout ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[20]~395_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[20]~395 .lut_mask = 16'hF0AC;
defparam \MUXULA|out[20]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N2
cycloneive_lcell_comb \MUXULA|out[20]~398 (
// Equation(s):
// \MUXULA|out[20]~398_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[20]~395_combout  & (\MUXULA|out[20]~397_combout )) # (!\MUXULA|out[20]~395_combout  & ((\MUXULA|out[20]~630_combout ))))) # (!\InstrMem|Mux14~1_combout  & 
// (((\MUXULA|out[20]~395_combout ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\MUXULA|out[20]~397_combout ),
	.datac(\MUXULA|out[20]~630_combout ),
	.datad(\MUXULA|out[20]~395_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[20]~398_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[20]~398 .lut_mask = 16'hDDA0;
defparam \MUXULA|out[20]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N8
cycloneive_lcell_comb \MUXULA|out[20]~409 (
// Equation(s):
// \MUXULA|out[20]~409_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & ((\MUXULA|out[20]~398_combout ))) # (!\InstrMem|Mux11~1_combout  & (\MUXULA|out[20]~408_combout ))))

	.dataa(\MUXULA|out[20]~408_combout ),
	.datab(\InstrMem|Mux11~1_combout ),
	.datac(\UC|Selector1~4_combout ),
	.datad(\MUXULA|out[20]~398_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[20]~409_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[20]~409 .lut_mask = 16'h0E02;
defparam \MUXULA|out[20]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N8
cycloneive_lcell_comb \ULA|Add0~40 (
// Equation(s):
// \ULA|Add0~40_combout  = ((\Data[20]~input_o  $ (\MUXULA|out[20]~409_combout  $ (!\ULA|Add0~39 )))) # (GND)
// \ULA|Add0~41  = CARRY((\Data[20]~input_o  & ((\MUXULA|out[20]~409_combout ) # (!\ULA|Add0~39 ))) # (!\Data[20]~input_o  & (\MUXULA|out[20]~409_combout  & !\ULA|Add0~39 )))

	.dataa(\Data[20]~input_o ),
	.datab(\MUXULA|out[20]~409_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~39 ),
	.combout(\ULA|Add0~40_combout ),
	.cout(\ULA|Add0~41 ));
// synopsys translate_off
defparam \ULA|Add0~40 .lut_mask = 16'h698E;
defparam \ULA|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X41_Y2_N1
cycloneive_io_ibuf \Data[21]~input (
	.i(Data[21]),
	.ibar(gnd),
	.o(\Data[21]~input_o ));
// synopsys translate_off
defparam \Data[21]~input .bus_hold = "false";
defparam \Data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y19_N5
dffeas \RegBank|Register[3][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][21] .is_wysiwyg = "true";
defparam \RegBank|Register[3][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N4
cycloneive_lcell_comb \MUXULA|out[21]~418 (
// Equation(s):
// \MUXULA|out[21]~418_combout  = (\InstrMem|Mux14~1_combout  & ((\RegBank|Register[1][21]~q ) # ((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & (((\RegBank|Register[3][21]~q  & !\InstrMem|Mux13~1_combout ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\RegBank|Register[1][21]~q ),
	.datac(\RegBank|Register[3][21]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[21]~418_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[21]~418 .lut_mask = 16'hAAD8;
defparam \MUXULA|out[21]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N19
dffeas \RegBank|Register[7][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][21] .is_wysiwyg = "true";
defparam \RegBank|Register[7][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cycloneive_lcell_comb \MUXULA|out[21]~419 (
// Equation(s):
// \MUXULA|out[21]~419_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[21]~418_combout  & ((\RegBank|Register[5][21]~q ))) # (!\MUXULA|out[21]~418_combout  & (\RegBank|Register[7][21]~q )))) # (!\InstrMem|Mux13~1_combout  & 
// (\MUXULA|out[21]~418_combout ))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\MUXULA|out[21]~418_combout ),
	.datac(\RegBank|Register[7][21]~q ),
	.datad(\RegBank|Register[5][21]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[21]~419_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[21]~419 .lut_mask = 16'hEC64;
defparam \MUXULA|out[21]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N9
dffeas \RegBank|Register[15][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][21] .is_wysiwyg = "true";
defparam \RegBank|Register[15][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N11
dffeas \RegBank|Register[11][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][21] .is_wysiwyg = "true";
defparam \RegBank|Register[11][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N10
cycloneive_lcell_comb \MUXULA|out[21]~425 (
// Equation(s):
// \MUXULA|out[21]~425_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[11][21]~q  & !\InstrMem|Mux14~1_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[11][21]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[21]~425_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[21]~425 .lut_mask = 16'hCC30;
defparam \MUXULA|out[21]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N8
cycloneive_lcell_comb \MUXULA|out[21]~426 (
// Equation(s):
// \MUXULA|out[21]~426_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[21]~425_combout  & (\RegBank|Register[13][21]~q )) # (!\MUXULA|out[21]~425_combout  & ((\RegBank|Register[15][21]~q ))))) # (!\InstrMem|Mux13~1_combout  & 
// (((\MUXULA|out[21]~425_combout ))))

	.dataa(\RegBank|Register[13][21]~q ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[15][21]~q ),
	.datad(\MUXULA|out[21]~425_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[21]~426_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[21]~426 .lut_mask = 16'hBBC0;
defparam \MUXULA|out[21]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N9
dffeas \RegBank|Register[14][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][21] .is_wysiwyg = "true";
defparam \RegBank|Register[14][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N3
dffeas \RegBank|Register[10][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][21] .is_wysiwyg = "true";
defparam \RegBank|Register[10][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \MUXULA|out[21]~420 (
// Equation(s):
// \MUXULA|out[21]~420_combout  = (\InstrMem|Mux13~1_combout  & ((\RegBank|Register[14][21]~q ) # ((\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & (((\RegBank|Register[10][21]~q  & !\InstrMem|Mux14~1_combout ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\RegBank|Register[14][21]~q ),
	.datac(\RegBank|Register[10][21]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[21]~420_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[21]~420 .lut_mask = 16'hAAD8;
defparam \MUXULA|out[21]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cycloneive_lcell_comb \MUXULA|out[21]~421 (
// Equation(s):
// \MUXULA|out[21]~421_combout  = (\MUXULA|out[21]~420_combout  & (((\RegBank|Register[12][21]~q )) # (!\InstrMem|Mux14~1_combout ))) # (!\MUXULA|out[21]~420_combout  & (\InstrMem|Mux14~1_combout  & ((\RegBank|Register[8][21]~q ))))

	.dataa(\MUXULA|out[21]~420_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[12][21]~q ),
	.datad(\RegBank|Register[8][21]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[21]~421_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[21]~421 .lut_mask = 16'hE6A2;
defparam \MUXULA|out[21]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N25
dffeas \RegBank|Register[6][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][21] .is_wysiwyg = "true";
defparam \RegBank|Register[6][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N11
dffeas \RegBank|Register[2][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][21] .is_wysiwyg = "true";
defparam \RegBank|Register[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneive_lcell_comb \MUXULA|out[21]~422 (
// Equation(s):
// \MUXULA|out[21]~422_combout  = (\InstrMem|Mux13~1_combout  & (\InstrMem|Mux14~1_combout )) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & ((\RegBank|Register[0][21]~q ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[2][21]~q ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[2][21]~q ),
	.datad(\RegBank|Register[0][21]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[21]~422_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[21]~422 .lut_mask = 16'hDC98;
defparam \MUXULA|out[21]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneive_lcell_comb \MUXULA|out[21]~423 (
// Equation(s):
// \MUXULA|out[21]~423_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[21]~422_combout  & (\RegBank|Register[4][21]~q )) # (!\MUXULA|out[21]~422_combout  & ((\RegBank|Register[6][21]~q ))))) # (!\InstrMem|Mux13~1_combout  & 
// (((\MUXULA|out[21]~422_combout ))))

	.dataa(\RegBank|Register[4][21]~q ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[6][21]~q ),
	.datad(\MUXULA|out[21]~422_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[21]~423_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[21]~423 .lut_mask = 16'hBBC0;
defparam \MUXULA|out[21]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N6
cycloneive_lcell_comb \MUXULA|out[21]~424 (
// Equation(s):
// \MUXULA|out[21]~424_combout  = (\InstrMem|Mux15~1_combout  & (\InstrMem|Mux12~2_combout )) # (!\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout  & (\MUXULA|out[21]~421_combout )) # (!\InstrMem|Mux12~2_combout  & ((\MUXULA|out[21]~423_combout )))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\MUXULA|out[21]~421_combout ),
	.datad(\MUXULA|out[21]~423_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[21]~424_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[21]~424 .lut_mask = 16'hD9C8;
defparam \MUXULA|out[21]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
cycloneive_lcell_comb \MUXULA|out[21]~427 (
// Equation(s):
// \MUXULA|out[21]~427_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[21]~424_combout  & ((\MUXULA|out[21]~426_combout ))) # (!\MUXULA|out[21]~424_combout  & (\MUXULA|out[21]~419_combout )))) # (!\InstrMem|Mux15~1_combout  & 
// (((\MUXULA|out[21]~424_combout ))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\MUXULA|out[21]~419_combout ),
	.datac(\MUXULA|out[21]~426_combout ),
	.datad(\MUXULA|out[21]~424_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[21]~427_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[21]~427 .lut_mask = 16'hF588;
defparam \MUXULA|out[21]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N23
dffeas \RegBank|Register[16][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][21] .is_wysiwyg = "true";
defparam \RegBank|Register[16][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N1
dffeas \RegBank|Register[17][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][21] .is_wysiwyg = "true";
defparam \RegBank|Register[17][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N22
cycloneive_lcell_comb \MUXULA|out[21]~629 (
// Equation(s):
// \MUXULA|out[21]~629_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[17][21]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[16][21]~q ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[16][21]~q ),
	.datad(\RegBank|Register[17][21]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[21]~629_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[21]~629 .lut_mask = 16'h5410;
defparam \MUXULA|out[21]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N19
dffeas \RegBank|Register[21][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][21] .is_wysiwyg = "true";
defparam \RegBank|Register[21][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N25
dffeas \RegBank|Register[29][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][21] .is_wysiwyg = "true";
defparam \RegBank|Register[29][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N15
dffeas \RegBank|Register[20][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][21] .is_wysiwyg = "true";
defparam \RegBank|Register[20][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N10
cycloneive_lcell_comb \RegBank|Register[28][21]~feeder (
// Equation(s):
// \RegBank|Register[28][21]~feeder_combout  = \WriteData[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[21]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[28][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[28][21]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[28][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N11
dffeas \RegBank|Register[28][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[28][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][21] .is_wysiwyg = "true";
defparam \RegBank|Register[28][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
cycloneive_lcell_comb \MUXULA|out[21]~415 (
// Equation(s):
// \MUXULA|out[21]~415_combout  = (\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout ) # ((\RegBank|Register[28][21]~q )))) # (!\InstrMem|Mux12~2_combout  & (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[20][21]~q )))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[20][21]~q ),
	.datad(\RegBank|Register[28][21]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[21]~415_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[21]~415 .lut_mask = 16'hBA98;
defparam \MUXULA|out[21]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
cycloneive_lcell_comb \MUXULA|out[21]~416 (
// Equation(s):
// \MUXULA|out[21]~416_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[21]~415_combout  & ((\RegBank|Register[29][21]~q ))) # (!\MUXULA|out[21]~415_combout  & (\RegBank|Register[21][21]~q )))) # (!\InstrMem|Mux15~1_combout  & 
// (((\MUXULA|out[21]~415_combout ))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\RegBank|Register[21][21]~q ),
	.datac(\RegBank|Register[29][21]~q ),
	.datad(\MUXULA|out[21]~415_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[21]~416_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[21]~416 .lut_mask = 16'hF588;
defparam \MUXULA|out[21]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N23
dffeas \RegBank|Register[19][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][21] .is_wysiwyg = "true";
defparam \RegBank|Register[19][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N22
cycloneive_lcell_comb \MUXULA|out[21]~412 (
// Equation(s):
// \MUXULA|out[21]~412_combout  = (\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout ) # (\RegBank|Register[19][21]~q )))

	.dataa(gnd),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[19][21]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[21]~412_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[21]~412 .lut_mask = 16'hFC00;
defparam \MUXULA|out[21]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N17
dffeas \RegBank|Register[27][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][21] .is_wysiwyg = "true";
defparam \RegBank|Register[27][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N5
dffeas \RegBank|Register[26][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][21] .is_wysiwyg = "true";
defparam \RegBank|Register[26][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N16
cycloneive_lcell_comb \MUXULA|out[21]~413 (
// Equation(s):
// \MUXULA|out[21]~413_combout  = (\MUXULA|out[21]~412_combout  & (((\RegBank|Register[27][21]~q )) # (!\InstrMem|Mux12~2_combout ))) # (!\MUXULA|out[21]~412_combout  & (\InstrMem|Mux12~2_combout  & ((\RegBank|Register[26][21]~q ))))

	.dataa(\MUXULA|out[21]~412_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[27][21]~q ),
	.datad(\RegBank|Register[26][21]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[21]~413_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[21]~413 .lut_mask = 16'hE6A2;
defparam \MUXULA|out[21]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N31
dffeas \RegBank|Register[30][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][21] .is_wysiwyg = "true";
defparam \RegBank|Register[30][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N19
dffeas \RegBank|Register[22][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][21] .is_wysiwyg = "true";
defparam \RegBank|Register[22][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneive_lcell_comb \MUXULA|out[21]~410 (
// Equation(s):
// \MUXULA|out[21]~410_combout  = (\InstrMem|Mux12~2_combout  & ((\RegBank|Register[30][21]~q ) # ((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & (((\RegBank|Register[22][21]~q  & !\InstrMem|Mux15~1_combout ))))

	.dataa(\RegBank|Register[30][21]~q ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[22][21]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[21]~410_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[21]~410 .lut_mask = 16'hCCB8;
defparam \MUXULA|out[21]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N9
dffeas \RegBank|Register[31][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][21] .is_wysiwyg = "true";
defparam \RegBank|Register[31][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N5
dffeas \RegBank|Register[23][21] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][21] .is_wysiwyg = "true";
defparam \RegBank|Register[23][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cycloneive_lcell_comb \MUXULA|out[21]~411 (
// Equation(s):
// \MUXULA|out[21]~411_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[21]~410_combout  & (\RegBank|Register[31][21]~q )) # (!\MUXULA|out[21]~410_combout  & ((\RegBank|Register[23][21]~q ))))) # (!\InstrMem|Mux15~1_combout  & 
// (\MUXULA|out[21]~410_combout ))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\MUXULA|out[21]~410_combout ),
	.datac(\RegBank|Register[31][21]~q ),
	.datad(\RegBank|Register[23][21]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[21]~411_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[21]~411 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[21]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N16
cycloneive_lcell_comb \MUXULA|out[21]~414 (
// Equation(s):
// \MUXULA|out[21]~414_combout  = (\InstrMem|Mux13~1_combout  & (((\MUXULA|out[21]~411_combout ) # (\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & (\MUXULA|out[21]~413_combout  & ((!\InstrMem|Mux14~1_combout ))))

	.dataa(\MUXULA|out[21]~413_combout ),
	.datab(\MUXULA|out[21]~411_combout ),
	.datac(\InstrMem|Mux13~1_combout ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[21]~414_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[21]~414 .lut_mask = 16'hF0CA;
defparam \MUXULA|out[21]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N0
cycloneive_lcell_comb \MUXULA|out[21]~417 (
// Equation(s):
// \MUXULA|out[21]~417_combout  = (\MUXULA|out[21]~414_combout  & (((\MUXULA|out[21]~416_combout ) # (!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[21]~414_combout  & (\MUXULA|out[21]~629_combout  & ((\InstrMem|Mux14~1_combout ))))

	.dataa(\MUXULA|out[21]~629_combout ),
	.datab(\MUXULA|out[21]~416_combout ),
	.datac(\MUXULA|out[21]~414_combout ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[21]~417_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[21]~417 .lut_mask = 16'hCAF0;
defparam \MUXULA|out[21]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N26
cycloneive_lcell_comb \MUXULA|out[21]~428 (
// Equation(s):
// \MUXULA|out[21]~428_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & ((\MUXULA|out[21]~417_combout ))) # (!\InstrMem|Mux11~1_combout  & (\MUXULA|out[21]~427_combout ))))

	.dataa(\UC|Selector1~4_combout ),
	.datab(\MUXULA|out[21]~427_combout ),
	.datac(\MUXULA|out[21]~417_combout ),
	.datad(\InstrMem|Mux11~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[21]~428_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[21]~428 .lut_mask = 16'h5044;
defparam \MUXULA|out[21]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N10
cycloneive_lcell_comb \ULA|Add0~42 (
// Equation(s):
// \ULA|Add0~42_combout  = (\Data[21]~input_o  & ((\MUXULA|out[21]~428_combout  & (\ULA|Add0~41  & VCC)) # (!\MUXULA|out[21]~428_combout  & (!\ULA|Add0~41 )))) # (!\Data[21]~input_o  & ((\MUXULA|out[21]~428_combout  & (!\ULA|Add0~41 )) # 
// (!\MUXULA|out[21]~428_combout  & ((\ULA|Add0~41 ) # (GND)))))
// \ULA|Add0~43  = CARRY((\Data[21]~input_o  & (!\MUXULA|out[21]~428_combout  & !\ULA|Add0~41 )) # (!\Data[21]~input_o  & ((!\ULA|Add0~41 ) # (!\MUXULA|out[21]~428_combout ))))

	.dataa(\Data[21]~input_o ),
	.datab(\MUXULA|out[21]~428_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~41 ),
	.combout(\ULA|Add0~42_combout ),
	.cout(\ULA|Add0~43 ));
// synopsys translate_off
defparam \ULA|Add0~42 .lut_mask = 16'h9617;
defparam \ULA|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y14_N5
dffeas \RegBank|Register[17][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][22] .is_wysiwyg = "true";
defparam \RegBank|Register[17][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N27
dffeas \RegBank|Register[16][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][22] .is_wysiwyg = "true";
defparam \RegBank|Register[16][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N26
cycloneive_lcell_comb \MUXULA|out[22]~628 (
// Equation(s):
// \MUXULA|out[22]~628_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[17][22]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[16][22]~q )))))

	.dataa(\RegBank|Register[17][22]~q ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[16][22]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[22]~628_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[22]~628 .lut_mask = 16'h2230;
defparam \MUXULA|out[22]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N15
dffeas \RegBank|Register[28][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][22] .is_wysiwyg = "true";
defparam \RegBank|Register[28][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N9
dffeas \RegBank|Register[20][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][22] .is_wysiwyg = "true";
defparam \RegBank|Register[20][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N13
dffeas \RegBank|Register[21][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][22] .is_wysiwyg = "true";
defparam \RegBank|Register[21][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneive_lcell_comb \MUXULA|out[22]~434 (
// Equation(s):
// \MUXULA|out[22]~434_combout  = (\InstrMem|Mux12~2_combout  & (\InstrMem|Mux15~1_combout )) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[21][22]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[20][22]~q ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[20][22]~q ),
	.datad(\RegBank|Register[21][22]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[22]~434_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[22]~434 .lut_mask = 16'hDC98;
defparam \MUXULA|out[22]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N31
dffeas \RegBank|Register[29][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][22] .is_wysiwyg = "true";
defparam \RegBank|Register[29][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N30
cycloneive_lcell_comb \MUXULA|out[22]~435 (
// Equation(s):
// \MUXULA|out[22]~435_combout  = (\MUXULA|out[22]~434_combout  & (((\RegBank|Register[29][22]~q ) # (!\InstrMem|Mux12~2_combout )))) # (!\MUXULA|out[22]~434_combout  & (\RegBank|Register[28][22]~q  & ((\InstrMem|Mux12~2_combout ))))

	.dataa(\RegBank|Register[28][22]~q ),
	.datab(\MUXULA|out[22]~434_combout ),
	.datac(\RegBank|Register[29][22]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[22]~435_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[22]~435 .lut_mask = 16'hE2CC;
defparam \MUXULA|out[22]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N4
cycloneive_lcell_comb \RegBank|Register[19][22]~feeder (
// Equation(s):
// \RegBank|Register[19][22]~feeder_combout  = \WriteData[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[22]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[19][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[19][22]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[19][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N5
dffeas \RegBank|Register[19][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[19][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][22] .is_wysiwyg = "true";
defparam \RegBank|Register[19][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N15
dffeas \RegBank|Register[27][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][22] .is_wysiwyg = "true";
defparam \RegBank|Register[27][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N15
dffeas \RegBank|Register[26][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][22] .is_wysiwyg = "true";
defparam \RegBank|Register[26][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneive_lcell_comb \MUXULA|out[22]~431 (
// Equation(s):
// \MUXULA|out[22]~431_combout  = (\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout ) # (\RegBank|Register[26][22]~q )))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[26][22]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[22]~431_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[22]~431 .lut_mask = 16'hFA00;
defparam \MUXULA|out[22]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N14
cycloneive_lcell_comb \MUXULA|out[22]~432 (
// Equation(s):
// \MUXULA|out[22]~432_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[22]~431_combout  & ((\RegBank|Register[27][22]~q ))) # (!\MUXULA|out[22]~431_combout  & (\RegBank|Register[19][22]~q )))) # (!\InstrMem|Mux15~1_combout  & 
// (((\MUXULA|out[22]~431_combout ))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\RegBank|Register[19][22]~q ),
	.datac(\RegBank|Register[27][22]~q ),
	.datad(\MUXULA|out[22]~431_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[22]~432_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[22]~432 .lut_mask = 16'hF588;
defparam \MUXULA|out[22]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N30
cycloneive_lcell_comb \RegBank|Register[23][22]~feeder (
// Equation(s):
// \RegBank|Register[23][22]~feeder_combout  = \WriteData[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[22]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[23][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[23][22]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[23][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N31
dffeas \RegBank|Register[23][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[23][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][22] .is_wysiwyg = "true";
defparam \RegBank|Register[23][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N21
dffeas \RegBank|Register[22][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][22] .is_wysiwyg = "true";
defparam \RegBank|Register[22][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N20
cycloneive_lcell_comb \MUXULA|out[22]~429 (
// Equation(s):
// \MUXULA|out[22]~429_combout  = (\InstrMem|Mux12~2_combout  & (((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[23][22]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[22][22]~q 
// )))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[23][22]~q ),
	.datac(\RegBank|Register[22][22]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[22]~429_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[22]~429 .lut_mask = 16'hEE50;
defparam \MUXULA|out[22]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N7
dffeas \RegBank|Register[31][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][22] .is_wysiwyg = "true";
defparam \RegBank|Register[31][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N1
dffeas \RegBank|Register[30][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][22] .is_wysiwyg = "true";
defparam \RegBank|Register[30][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N6
cycloneive_lcell_comb \MUXULA|out[22]~430 (
// Equation(s):
// \MUXULA|out[22]~430_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[22]~429_combout  & (\RegBank|Register[31][22]~q )) # (!\MUXULA|out[22]~429_combout  & ((\RegBank|Register[30][22]~q ))))) # (!\InstrMem|Mux12~2_combout  & 
// (\MUXULA|out[22]~429_combout ))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\MUXULA|out[22]~429_combout ),
	.datac(\RegBank|Register[31][22]~q ),
	.datad(\RegBank|Register[30][22]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[22]~430_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[22]~430 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[22]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N24
cycloneive_lcell_comb \MUXULA|out[22]~433 (
// Equation(s):
// \MUXULA|out[22]~433_combout  = (\InstrMem|Mux14~1_combout  & (((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\MUXULA|out[22]~430_combout ))) # (!\InstrMem|Mux13~1_combout  & (\MUXULA|out[22]~432_combout 
// ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\MUXULA|out[22]~432_combout ),
	.datac(\MUXULA|out[22]~430_combout ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[22]~433_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[22]~433 .lut_mask = 16'hFA44;
defparam \MUXULA|out[22]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N8
cycloneive_lcell_comb \MUXULA|out[22]~436 (
// Equation(s):
// \MUXULA|out[22]~436_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[22]~433_combout  & ((\MUXULA|out[22]~435_combout ))) # (!\MUXULA|out[22]~433_combout  & (\MUXULA|out[22]~628_combout )))) # (!\InstrMem|Mux14~1_combout  & 
// (((\MUXULA|out[22]~433_combout ))))

	.dataa(\MUXULA|out[22]~628_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\MUXULA|out[22]~435_combout ),
	.datad(\MUXULA|out[22]~433_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[22]~436_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[22]~436 .lut_mask = 16'hF388;
defparam \MUXULA|out[22]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N23
dffeas \RegBank|Register[11][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][22] .is_wysiwyg = "true";
defparam \RegBank|Register[11][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N25
dffeas \RegBank|Register[15][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][22] .is_wysiwyg = "true";
defparam \RegBank|Register[15][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N22
cycloneive_lcell_comb \MUXULA|out[22]~444 (
// Equation(s):
// \MUXULA|out[22]~444_combout  = (\InstrMem|Mux14~1_combout  & (\InstrMem|Mux13~1_combout )) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\RegBank|Register[15][22]~q ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[11][22]~q ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[11][22]~q ),
	.datad(\RegBank|Register[15][22]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[22]~444_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[22]~444 .lut_mask = 16'hDC98;
defparam \MUXULA|out[22]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cycloneive_lcell_comb \MUXULA|out[22]~445 (
// Equation(s):
// \MUXULA|out[22]~445_combout  = (\MUXULA|out[22]~444_combout  & ((\RegBank|Register[13][22]~q ) # (!\InstrMem|Mux14~1_combout )))

	.dataa(\MUXULA|out[22]~444_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[13][22]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[22]~445_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[22]~445 .lut_mask = 16'hA0AA;
defparam \MUXULA|out[22]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N4
cycloneive_lcell_comb \RegBank|Register[7][22]~feeder (
// Equation(s):
// \RegBank|Register[7][22]~feeder_combout  = \WriteData[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[22]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[7][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[7][22]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[7][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N5
dffeas \RegBank|Register[7][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[7][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][22] .is_wysiwyg = "true";
defparam \RegBank|Register[7][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N7
dffeas \RegBank|Register[3][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][22] .is_wysiwyg = "true";
defparam \RegBank|Register[3][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cycloneive_lcell_comb \MUXULA|out[22]~439 (
// Equation(s):
// \MUXULA|out[22]~439_combout  = (\InstrMem|Mux13~1_combout  & ((\RegBank|Register[7][22]~q ) # ((\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & (((\RegBank|Register[3][22]~q  & !\InstrMem|Mux14~1_combout ))))

	.dataa(\RegBank|Register[7][22]~q ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[3][22]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[22]~439_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[22]~439 .lut_mask = 16'hCCB8;
defparam \MUXULA|out[22]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
cycloneive_lcell_comb \MUXULA|out[22]~440 (
// Equation(s):
// \MUXULA|out[22]~440_combout  = (\MUXULA|out[22]~439_combout  & ((\RegBank|Register[5][22]~q ) # ((!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[22]~439_combout  & (((\RegBank|Register[1][22]~q  & \InstrMem|Mux14~1_combout ))))

	.dataa(\RegBank|Register[5][22]~q ),
	.datab(\MUXULA|out[22]~439_combout ),
	.datac(\RegBank|Register[1][22]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[22]~440_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[22]~440 .lut_mask = 16'hB8CC;
defparam \MUXULA|out[22]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N11
dffeas \RegBank|Register[2][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][22] .is_wysiwyg = "true";
defparam \RegBank|Register[2][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N10
cycloneive_lcell_comb \MUXULA|out[22]~441 (
// Equation(s):
// \MUXULA|out[22]~441_combout  = (\InstrMem|Mux14~1_combout  & ((\RegBank|Register[0][22]~q ) # ((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & (((\RegBank|Register[2][22]~q  & !\InstrMem|Mux13~1_combout ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\RegBank|Register[0][22]~q ),
	.datac(\RegBank|Register[2][22]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[22]~441_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[22]~441 .lut_mask = 16'hAAD8;
defparam \MUXULA|out[22]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N13
dffeas \RegBank|Register[6][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][22] .is_wysiwyg = "true";
defparam \RegBank|Register[6][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N12
cycloneive_lcell_comb \MUXULA|out[22]~442 (
// Equation(s):
// \MUXULA|out[22]~442_combout  = (\MUXULA|out[22]~441_combout  & (((\RegBank|Register[4][22]~q )) # (!\InstrMem|Mux13~1_combout ))) # (!\MUXULA|out[22]~441_combout  & (\InstrMem|Mux13~1_combout  & (\RegBank|Register[6][22]~q )))

	.dataa(\MUXULA|out[22]~441_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[6][22]~q ),
	.datad(\RegBank|Register[4][22]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[22]~442_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[22]~442 .lut_mask = 16'hEA62;
defparam \MUXULA|out[22]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N30
cycloneive_lcell_comb \MUXULA|out[22]~443 (
// Equation(s):
// \MUXULA|out[22]~443_combout  = (\InstrMem|Mux12~2_combout  & (((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\MUXULA|out[22]~440_combout )) # (!\InstrMem|Mux15~1_combout  & ((\MUXULA|out[22]~442_combout 
// )))))

	.dataa(\MUXULA|out[22]~440_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\InstrMem|Mux15~1_combout ),
	.datad(\MUXULA|out[22]~442_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[22]~443_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[22]~443 .lut_mask = 16'hE3E0;
defparam \MUXULA|out[22]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N23
dffeas \RegBank|Register[10][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][22] .is_wysiwyg = "true";
defparam \RegBank|Register[10][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cycloneive_lcell_comb \MUXULA|out[22]~437 (
// Equation(s):
// \MUXULA|out[22]~437_combout  = (\InstrMem|Mux13~1_combout  & (\InstrMem|Mux14~1_combout )) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & ((\RegBank|Register[8][22]~q ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[10][22]~q ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[10][22]~q ),
	.datad(\RegBank|Register[8][22]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[22]~437_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[22]~437 .lut_mask = 16'hDC98;
defparam \MUXULA|out[22]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N23
dffeas \RegBank|Register[14][22] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][22] .is_wysiwyg = "true";
defparam \RegBank|Register[14][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneive_lcell_comb \MUXULA|out[22]~438 (
// Equation(s):
// \MUXULA|out[22]~438_combout  = (\MUXULA|out[22]~437_combout  & ((\RegBank|Register[12][22]~q ) # ((!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[22]~437_combout  & (((\RegBank|Register[14][22]~q  & \InstrMem|Mux13~1_combout ))))

	.dataa(\RegBank|Register[12][22]~q ),
	.datab(\MUXULA|out[22]~437_combout ),
	.datac(\RegBank|Register[14][22]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[22]~438_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[22]~438 .lut_mask = 16'hB8CC;
defparam \MUXULA|out[22]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N28
cycloneive_lcell_comb \MUXULA|out[22]~446 (
// Equation(s):
// \MUXULA|out[22]~446_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[22]~443_combout  & (\MUXULA|out[22]~445_combout )) # (!\MUXULA|out[22]~443_combout  & ((\MUXULA|out[22]~438_combout ))))) # (!\InstrMem|Mux12~2_combout  & 
// (((\MUXULA|out[22]~443_combout ))))

	.dataa(\MUXULA|out[22]~445_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\MUXULA|out[22]~443_combout ),
	.datad(\MUXULA|out[22]~438_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[22]~446_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[22]~446 .lut_mask = 16'hBCB0;
defparam \MUXULA|out[22]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N10
cycloneive_lcell_comb \MUXULA|out[22]~447 (
// Equation(s):
// \MUXULA|out[22]~447_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & (\MUXULA|out[22]~436_combout )) # (!\InstrMem|Mux11~1_combout  & ((\MUXULA|out[22]~446_combout )))))

	.dataa(\MUXULA|out[22]~436_combout ),
	.datab(\MUXULA|out[22]~446_combout ),
	.datac(\InstrMem|Mux11~1_combout ),
	.datad(\UC|Selector1~4_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[22]~447_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[22]~447 .lut_mask = 16'h00AC;
defparam \MUXULA|out[22]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N22
cycloneive_io_ibuf \Data[22]~input (
	.i(Data[22]),
	.ibar(gnd),
	.o(\Data[22]~input_o ));
// synopsys translate_off
defparam \Data[22]~input .bus_hold = "false";
defparam \Data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N12
cycloneive_lcell_comb \ULA|Add0~44 (
// Equation(s):
// \ULA|Add0~44_combout  = ((\MUXULA|out[22]~447_combout  $ (\Data[22]~input_o  $ (!\ULA|Add0~43 )))) # (GND)
// \ULA|Add0~45  = CARRY((\MUXULA|out[22]~447_combout  & ((\Data[22]~input_o ) # (!\ULA|Add0~43 ))) # (!\MUXULA|out[22]~447_combout  & (\Data[22]~input_o  & !\ULA|Add0~43 )))

	.dataa(\MUXULA|out[22]~447_combout ),
	.datab(\Data[22]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~43 ),
	.combout(\ULA|Add0~44_combout ),
	.cout(\ULA|Add0~45 ));
// synopsys translate_off
defparam \ULA|Add0~44 .lut_mask = 16'h698E;
defparam \ULA|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X41_Y3_N22
cycloneive_io_ibuf \Data[23]~input (
	.i(Data[23]),
	.ibar(gnd),
	.o(\Data[23]~input_o ));
// synopsys translate_off
defparam \Data[23]~input .bus_hold = "false";
defparam \Data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y18_N19
dffeas \RegBank|Register[28][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][23] .is_wysiwyg = "true";
defparam \RegBank|Register[28][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N17
dffeas \RegBank|Register[20][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][23] .is_wysiwyg = "true";
defparam \RegBank|Register[20][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneive_lcell_comb \MUXULA|out[23]~453 (
// Equation(s):
// \MUXULA|out[23]~453_combout  = (\InstrMem|Mux12~2_combout  & ((\RegBank|Register[28][23]~q ) # ((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & (((\RegBank|Register[20][23]~q  & !\InstrMem|Mux15~1_combout ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[28][23]~q ),
	.datac(\RegBank|Register[20][23]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[23]~453_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[23]~453 .lut_mask = 16'hAAD8;
defparam \MUXULA|out[23]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N3
dffeas \RegBank|Register[29][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][23] .is_wysiwyg = "true";
defparam \RegBank|Register[29][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N29
dffeas \RegBank|Register[21][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][23] .is_wysiwyg = "true";
defparam \RegBank|Register[21][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneive_lcell_comb \MUXULA|out[23]~454 (
// Equation(s):
// \MUXULA|out[23]~454_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[23]~453_combout  & (\RegBank|Register[29][23]~q )) # (!\MUXULA|out[23]~453_combout  & ((\RegBank|Register[21][23]~q ))))) # (!\InstrMem|Mux15~1_combout  & 
// (\MUXULA|out[23]~453_combout ))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\MUXULA|out[23]~453_combout ),
	.datac(\RegBank|Register[29][23]~q ),
	.datad(\RegBank|Register[21][23]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[23]~454_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[23]~454 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[23]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N25
dffeas \RegBank|Register[17][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][23] .is_wysiwyg = "true";
defparam \RegBank|Register[17][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N11
dffeas \RegBank|Register[16][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][23] .is_wysiwyg = "true";
defparam \RegBank|Register[16][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N10
cycloneive_lcell_comb \MUXULA|out[23]~627 (
// Equation(s):
// \MUXULA|out[23]~627_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[17][23]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[16][23]~q )))))

	.dataa(\RegBank|Register[17][23]~q ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[16][23]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[23]~627_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[23]~627 .lut_mask = 16'h2230;
defparam \MUXULA|out[23]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \RegBank|Register[26][23]~feeder (
// Equation(s):
// \RegBank|Register[26][23]~feeder_combout  = \WriteData[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[23]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[26][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[26][23]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[26][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N19
dffeas \RegBank|Register[26][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[26][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][23] .is_wysiwyg = "true";
defparam \RegBank|Register[26][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N9
dffeas \RegBank|Register[27][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][23] .is_wysiwyg = "true";
defparam \RegBank|Register[27][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N3
dffeas \RegBank|Register[19][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][23] .is_wysiwyg = "true";
defparam \RegBank|Register[19][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N2
cycloneive_lcell_comb \MUXULA|out[23]~450 (
// Equation(s):
// \MUXULA|out[23]~450_combout  = (\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout ) # (\RegBank|Register[19][23]~q )))

	.dataa(gnd),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[19][23]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[23]~450_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[23]~450 .lut_mask = 16'hFC00;
defparam \MUXULA|out[23]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N8
cycloneive_lcell_comb \MUXULA|out[23]~451 (
// Equation(s):
// \MUXULA|out[23]~451_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[23]~450_combout  & ((\RegBank|Register[27][23]~q ))) # (!\MUXULA|out[23]~450_combout  & (\RegBank|Register[26][23]~q )))) # (!\InstrMem|Mux12~2_combout  & 
// (((\MUXULA|out[23]~450_combout ))))

	.dataa(\RegBank|Register[26][23]~q ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[27][23]~q ),
	.datad(\MUXULA|out[23]~450_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[23]~451_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[23]~451 .lut_mask = 16'hF388;
defparam \MUXULA|out[23]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneive_lcell_comb \RegBank|Register[30][23]~feeder (
// Equation(s):
// \RegBank|Register[30][23]~feeder_combout  = \WriteData[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[23]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[30][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[30][23]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[30][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N7
dffeas \RegBank|Register[30][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[30][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][23] .is_wysiwyg = "true";
defparam \RegBank|Register[30][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N1
dffeas \RegBank|Register[22][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][23] .is_wysiwyg = "true";
defparam \RegBank|Register[22][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneive_lcell_comb \MUXULA|out[23]~448 (
// Equation(s):
// \MUXULA|out[23]~448_combout  = (\InstrMem|Mux15~1_combout  & (((\InstrMem|Mux12~2_combout )))) # (!\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout  & (\RegBank|Register[30][23]~q )) # (!\InstrMem|Mux12~2_combout  & ((\RegBank|Register[22][23]~q 
// )))))

	.dataa(\RegBank|Register[30][23]~q ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[22][23]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[23]~448_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[23]~448 .lut_mask = 16'hEE30;
defparam \MUXULA|out[23]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N23
dffeas \RegBank|Register[31][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][23] .is_wysiwyg = "true";
defparam \RegBank|Register[31][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N7
dffeas \RegBank|Register[23][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][23] .is_wysiwyg = "true";
defparam \RegBank|Register[23][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N22
cycloneive_lcell_comb \MUXULA|out[23]~449 (
// Equation(s):
// \MUXULA|out[23]~449_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[23]~448_combout  & (\RegBank|Register[31][23]~q )) # (!\MUXULA|out[23]~448_combout  & ((\RegBank|Register[23][23]~q ))))) # (!\InstrMem|Mux15~1_combout  & 
// (\MUXULA|out[23]~448_combout ))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\MUXULA|out[23]~448_combout ),
	.datac(\RegBank|Register[31][23]~q ),
	.datad(\RegBank|Register[23][23]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[23]~449_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[23]~449 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[23]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N26
cycloneive_lcell_comb \MUXULA|out[23]~452 (
// Equation(s):
// \MUXULA|out[23]~452_combout  = (\InstrMem|Mux14~1_combout  & (((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\MUXULA|out[23]~449_combout ))) # (!\InstrMem|Mux13~1_combout  & (\MUXULA|out[23]~451_combout 
// ))))

	.dataa(\MUXULA|out[23]~451_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\InstrMem|Mux13~1_combout ),
	.datad(\MUXULA|out[23]~449_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[23]~452_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[23]~452 .lut_mask = 16'hF2C2;
defparam \MUXULA|out[23]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneive_lcell_comb \MUXULA|out[23]~455 (
// Equation(s):
// \MUXULA|out[23]~455_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[23]~452_combout  & (\MUXULA|out[23]~454_combout )) # (!\MUXULA|out[23]~452_combout  & ((\MUXULA|out[23]~627_combout ))))) # (!\InstrMem|Mux14~1_combout  & 
// (((\MUXULA|out[23]~452_combout ))))

	.dataa(\MUXULA|out[23]~454_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\MUXULA|out[23]~627_combout ),
	.datad(\MUXULA|out[23]~452_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[23]~455_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[23]~455 .lut_mask = 16'hBBC0;
defparam \MUXULA|out[23]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N7
dffeas \RegBank|Register[11][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][23] .is_wysiwyg = "true";
defparam \RegBank|Register[11][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N6
cycloneive_lcell_comb \MUXULA|out[23]~463 (
// Equation(s):
// \MUXULA|out[23]~463_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ))) # (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[11][23]~q  & !\InstrMem|Mux14~1_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[11][23]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[23]~463_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[23]~463 .lut_mask = 16'hCC30;
defparam \MUXULA|out[23]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N1
dffeas \RegBank|Register[15][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][23] .is_wysiwyg = "true";
defparam \RegBank|Register[15][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N0
cycloneive_lcell_comb \MUXULA|out[23]~464 (
// Equation(s):
// \MUXULA|out[23]~464_combout  = (\MUXULA|out[23]~463_combout  & (((\RegBank|Register[13][23]~q )) # (!\InstrMem|Mux13~1_combout ))) # (!\MUXULA|out[23]~463_combout  & (\InstrMem|Mux13~1_combout  & (\RegBank|Register[15][23]~q )))

	.dataa(\MUXULA|out[23]~463_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[15][23]~q ),
	.datad(\RegBank|Register[13][23]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[23]~464_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[23]~464 .lut_mask = 16'hEA62;
defparam \MUXULA|out[23]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N13
dffeas \RegBank|Register[10][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][23] .is_wysiwyg = "true";
defparam \RegBank|Register[10][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneive_lcell_comb \RegBank|Register[14][23]~feeder (
// Equation(s):
// \RegBank|Register[14][23]~feeder_combout  = \WriteData[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[23]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[14][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[14][23]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[14][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N5
dffeas \RegBank|Register[14][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[14][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][23] .is_wysiwyg = "true";
defparam \RegBank|Register[14][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneive_lcell_comb \MUXULA|out[23]~458 (
// Equation(s):
// \MUXULA|out[23]~458_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ) # ((\RegBank|Register[14][23]~q )))) # (!\InstrMem|Mux13~1_combout  & (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[10][23]~q )))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[10][23]~q ),
	.datad(\RegBank|Register[14][23]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[23]~458_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[23]~458 .lut_mask = 16'hBA98;
defparam \MUXULA|out[23]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cycloneive_lcell_comb \MUXULA|out[23]~459 (
// Equation(s):
// \MUXULA|out[23]~459_combout  = (\MUXULA|out[23]~458_combout  & (((\RegBank|Register[12][23]~q )) # (!\InstrMem|Mux14~1_combout ))) # (!\MUXULA|out[23]~458_combout  & (\InstrMem|Mux14~1_combout  & ((\RegBank|Register[8][23]~q ))))

	.dataa(\MUXULA|out[23]~458_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[12][23]~q ),
	.datad(\RegBank|Register[8][23]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[23]~459_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[23]~459 .lut_mask = 16'hE6A2;
defparam \MUXULA|out[23]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N23
dffeas \RegBank|Register[2][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][23] .is_wysiwyg = "true";
defparam \RegBank|Register[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneive_lcell_comb \MUXULA|out[23]~460 (
// Equation(s):
// \MUXULA|out[23]~460_combout  = (\InstrMem|Mux13~1_combout  & (\InstrMem|Mux14~1_combout )) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & ((\RegBank|Register[0][23]~q ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[2][23]~q ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[2][23]~q ),
	.datad(\RegBank|Register[0][23]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[23]~460_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[23]~460 .lut_mask = 16'hDC98;
defparam \MUXULA|out[23]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N25
dffeas \RegBank|Register[6][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][23] .is_wysiwyg = "true";
defparam \RegBank|Register[6][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneive_lcell_comb \MUXULA|out[23]~461 (
// Equation(s):
// \MUXULA|out[23]~461_combout  = (\MUXULA|out[23]~460_combout  & ((\RegBank|Register[4][23]~q ) # ((!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[23]~460_combout  & (((\RegBank|Register[6][23]~q  & \InstrMem|Mux13~1_combout ))))

	.dataa(\MUXULA|out[23]~460_combout ),
	.datab(\RegBank|Register[4][23]~q ),
	.datac(\RegBank|Register[6][23]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[23]~461_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[23]~461 .lut_mask = 16'hD8AA;
defparam \MUXULA|out[23]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \MUXULA|out[23]~462 (
// Equation(s):
// \MUXULA|out[23]~462_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[23]~459_combout ) # ((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & (((\MUXULA|out[23]~461_combout  & !\InstrMem|Mux15~1_combout ))))

	.dataa(\MUXULA|out[23]~459_combout ),
	.datab(\MUXULA|out[23]~461_combout ),
	.datac(\InstrMem|Mux12~2_combout ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[23]~462_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[23]~462 .lut_mask = 16'hF0AC;
defparam \MUXULA|out[23]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N9
dffeas \RegBank|Register[7][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][23] .is_wysiwyg = "true";
defparam \RegBank|Register[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N19
dffeas \RegBank|Register[3][23] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][23] .is_wysiwyg = "true";
defparam \RegBank|Register[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N18
cycloneive_lcell_comb \MUXULA|out[23]~456 (
// Equation(s):
// \MUXULA|out[23]~456_combout  = (\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout ) # ((\RegBank|Register[1][23]~q )))) # (!\InstrMem|Mux14~1_combout  & (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[3][23]~q )))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[3][23]~q ),
	.datad(\RegBank|Register[1][23]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[23]~456_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[23]~456 .lut_mask = 16'hBA98;
defparam \MUXULA|out[23]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneive_lcell_comb \MUXULA|out[23]~457 (
// Equation(s):
// \MUXULA|out[23]~457_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[23]~456_combout  & (\RegBank|Register[5][23]~q )) # (!\MUXULA|out[23]~456_combout  & ((\RegBank|Register[7][23]~q ))))) # (!\InstrMem|Mux13~1_combout  & 
// (((\MUXULA|out[23]~456_combout ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\RegBank|Register[5][23]~q ),
	.datac(\RegBank|Register[7][23]~q ),
	.datad(\MUXULA|out[23]~456_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[23]~457_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[23]~457 .lut_mask = 16'hDDA0;
defparam \MUXULA|out[23]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneive_lcell_comb \MUXULA|out[23]~465 (
// Equation(s):
// \MUXULA|out[23]~465_combout  = (\MUXULA|out[23]~462_combout  & ((\MUXULA|out[23]~464_combout ) # ((!\InstrMem|Mux15~1_combout )))) # (!\MUXULA|out[23]~462_combout  & (((\MUXULA|out[23]~457_combout  & \InstrMem|Mux15~1_combout ))))

	.dataa(\MUXULA|out[23]~464_combout ),
	.datab(\MUXULA|out[23]~462_combout ),
	.datac(\MUXULA|out[23]~457_combout ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[23]~465_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[23]~465 .lut_mask = 16'hB8CC;
defparam \MUXULA|out[23]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N6
cycloneive_lcell_comb \MUXULA|out[23]~466 (
// Equation(s):
// \MUXULA|out[23]~466_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & (\MUXULA|out[23]~455_combout )) # (!\InstrMem|Mux11~1_combout  & ((\MUXULA|out[23]~465_combout )))))

	.dataa(\MUXULA|out[23]~455_combout ),
	.datab(\MUXULA|out[23]~465_combout ),
	.datac(\InstrMem|Mux11~1_combout ),
	.datad(\UC|Selector1~4_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[23]~466_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[23]~466 .lut_mask = 16'h00AC;
defparam \MUXULA|out[23]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N14
cycloneive_lcell_comb \ULA|Add0~46 (
// Equation(s):
// \ULA|Add0~46_combout  = (\Data[23]~input_o  & ((\MUXULA|out[23]~466_combout  & (\ULA|Add0~45  & VCC)) # (!\MUXULA|out[23]~466_combout  & (!\ULA|Add0~45 )))) # (!\Data[23]~input_o  & ((\MUXULA|out[23]~466_combout  & (!\ULA|Add0~45 )) # 
// (!\MUXULA|out[23]~466_combout  & ((\ULA|Add0~45 ) # (GND)))))
// \ULA|Add0~47  = CARRY((\Data[23]~input_o  & (!\MUXULA|out[23]~466_combout  & !\ULA|Add0~45 )) # (!\Data[23]~input_o  & ((!\ULA|Add0~45 ) # (!\MUXULA|out[23]~466_combout ))))

	.dataa(\Data[23]~input_o ),
	.datab(\MUXULA|out[23]~466_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~45 ),
	.combout(\ULA|Add0~46_combout ),
	.cout(\ULA|Add0~47 ));
// synopsys translate_off
defparam \ULA|Add0~46 .lut_mask = 16'h9617;
defparam \ULA|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N22
cycloneive_io_ibuf \Data[24]~input (
	.i(Data[24]),
	.ibar(gnd),
	.o(\Data[24]~input_o ));
// synopsys translate_off
defparam \Data[24]~input .bus_hold = "false";
defparam \Data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y18_N19
dffeas \RegBank|Register[21][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][24] .is_wysiwyg = "true";
defparam \RegBank|Register[21][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N25
dffeas \RegBank|Register[20][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][24] .is_wysiwyg = "true";
defparam \RegBank|Register[20][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneive_lcell_comb \MUXULA|out[24]~472 (
// Equation(s):
// \MUXULA|out[24]~472_combout  = (\InstrMem|Mux12~2_combout  & (((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[21][24]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[20][24]~q 
// )))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[21][24]~q ),
	.datac(\RegBank|Register[20][24]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[24]~472_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[24]~472 .lut_mask = 16'hEE50;
defparam \MUXULA|out[24]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N13
dffeas \RegBank|Register[29][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][24] .is_wysiwyg = "true";
defparam \RegBank|Register[29][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N1
dffeas \RegBank|Register[28][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][24] .is_wysiwyg = "true";
defparam \RegBank|Register[28][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneive_lcell_comb \MUXULA|out[24]~473 (
// Equation(s):
// \MUXULA|out[24]~473_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[24]~472_combout  & (\RegBank|Register[29][24]~q )) # (!\MUXULA|out[24]~472_combout  & ((\RegBank|Register[28][24]~q ))))) # (!\InstrMem|Mux12~2_combout  & 
// (\MUXULA|out[24]~472_combout ))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\MUXULA|out[24]~472_combout ),
	.datac(\RegBank|Register[29][24]~q ),
	.datad(\RegBank|Register[28][24]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[24]~473_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[24]~473 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[24]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N20
cycloneive_lcell_comb \RegBank|Register[23][24]~feeder (
// Equation(s):
// \RegBank|Register[23][24]~feeder_combout  = \WriteData[24]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[24]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[23][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[23][24]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[23][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N21
dffeas \RegBank|Register[23][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[23][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][24] .is_wysiwyg = "true";
defparam \RegBank|Register[23][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N23
dffeas \RegBank|Register[22][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][24] .is_wysiwyg = "true";
defparam \RegBank|Register[22][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N22
cycloneive_lcell_comb \MUXULA|out[24]~467 (
// Equation(s):
// \MUXULA|out[24]~467_combout  = (\InstrMem|Mux12~2_combout  & (((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[23][24]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[22][24]~q 
// )))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[23][24]~q ),
	.datac(\RegBank|Register[22][24]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[24]~467_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[24]~467 .lut_mask = 16'hEE50;
defparam \MUXULA|out[24]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N19
dffeas \RegBank|Register[31][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][24] .is_wysiwyg = "true";
defparam \RegBank|Register[31][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N28
cycloneive_lcell_comb \RegBank|Register[30][24]~feeder (
// Equation(s):
// \RegBank|Register[30][24]~feeder_combout  = \WriteData[24]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[24]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[30][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[30][24]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[30][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N29
dffeas \RegBank|Register[30][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[30][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][24] .is_wysiwyg = "true";
defparam \RegBank|Register[30][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N18
cycloneive_lcell_comb \MUXULA|out[24]~468 (
// Equation(s):
// \MUXULA|out[24]~468_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[24]~467_combout  & (\RegBank|Register[31][24]~q )) # (!\MUXULA|out[24]~467_combout  & ((\RegBank|Register[30][24]~q ))))) # (!\InstrMem|Mux12~2_combout  & 
// (\MUXULA|out[24]~467_combout ))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\MUXULA|out[24]~467_combout ),
	.datac(\RegBank|Register[31][24]~q ),
	.datad(\RegBank|Register[30][24]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[24]~468_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[24]~468 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[24]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N17
dffeas \RegBank|Register[26][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][24] .is_wysiwyg = "true";
defparam \RegBank|Register[26][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneive_lcell_comb \MUXULA|out[24]~469 (
// Equation(s):
// \MUXULA|out[24]~469_combout  = (\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout ) # (\RegBank|Register[26][24]~q )))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[26][24]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[24]~469_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[24]~469 .lut_mask = 16'hFA00;
defparam \MUXULA|out[24]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N7
dffeas \RegBank|Register[27][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][24] .is_wysiwyg = "true";
defparam \RegBank|Register[27][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N21
dffeas \RegBank|Register[19][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][24] .is_wysiwyg = "true";
defparam \RegBank|Register[19][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N6
cycloneive_lcell_comb \MUXULA|out[24]~470 (
// Equation(s):
// \MUXULA|out[24]~470_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[24]~469_combout  & (\RegBank|Register[27][24]~q )) # (!\MUXULA|out[24]~469_combout  & ((\RegBank|Register[19][24]~q ))))) # (!\InstrMem|Mux15~1_combout  & 
// (\MUXULA|out[24]~469_combout ))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\MUXULA|out[24]~469_combout ),
	.datac(\RegBank|Register[27][24]~q ),
	.datad(\RegBank|Register[19][24]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[24]~470_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[24]~470 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[24]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cycloneive_lcell_comb \MUXULA|out[24]~471 (
// Equation(s):
// \MUXULA|out[24]~471_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[24]~468_combout ) # ((\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & (((\MUXULA|out[24]~470_combout  & !\InstrMem|Mux14~1_combout ))))

	.dataa(\MUXULA|out[24]~468_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\MUXULA|out[24]~470_combout ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[24]~471_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[24]~471 .lut_mask = 16'hCCB8;
defparam \MUXULA|out[24]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N7
dffeas \RegBank|Register[16][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][24] .is_wysiwyg = "true";
defparam \RegBank|Register[16][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N28
cycloneive_lcell_comb \RegBank|Register[17][24]~feeder (
// Equation(s):
// \RegBank|Register[17][24]~feeder_combout  = \WriteData[24]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[24]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[17][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[17][24]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[17][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N29
dffeas \RegBank|Register[17][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[17][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][24] .is_wysiwyg = "true";
defparam \RegBank|Register[17][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N6
cycloneive_lcell_comb \MUXULA|out[24]~626 (
// Equation(s):
// \MUXULA|out[24]~626_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[17][24]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[16][24]~q ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[16][24]~q ),
	.datad(\RegBank|Register[17][24]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[24]~626_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[24]~626 .lut_mask = 16'h5410;
defparam \MUXULA|out[24]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneive_lcell_comb \MUXULA|out[24]~474 (
// Equation(s):
// \MUXULA|out[24]~474_combout  = (\MUXULA|out[24]~471_combout  & ((\MUXULA|out[24]~473_combout ) # ((!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[24]~471_combout  & (((\MUXULA|out[24]~626_combout  & \InstrMem|Mux14~1_combout ))))

	.dataa(\MUXULA|out[24]~473_combout ),
	.datab(\MUXULA|out[24]~471_combout ),
	.datac(\MUXULA|out[24]~626_combout ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[24]~474_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[24]~474 .lut_mask = 16'hB8CC;
defparam \MUXULA|out[24]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N19
dffeas \RegBank|Register[11][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][24] .is_wysiwyg = "true";
defparam \RegBank|Register[11][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y17_N9
dffeas \RegBank|Register[15][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][24] .is_wysiwyg = "true";
defparam \RegBank|Register[15][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N18
cycloneive_lcell_comb \MUXULA|out[24]~482 (
// Equation(s):
// \MUXULA|out[24]~482_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ) # ((\RegBank|Register[15][24]~q )))) # (!\InstrMem|Mux13~1_combout  & (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[11][24]~q )))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[11][24]~q ),
	.datad(\RegBank|Register[15][24]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[24]~482_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[24]~482 .lut_mask = 16'hBA98;
defparam \MUXULA|out[24]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneive_lcell_comb \MUXULA|out[24]~483 (
// Equation(s):
// \MUXULA|out[24]~483_combout  = (\MUXULA|out[24]~482_combout  & ((\RegBank|Register[13][24]~q ) # (!\InstrMem|Mux14~1_combout )))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[13][24]~q ),
	.datad(\MUXULA|out[24]~482_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[24]~483_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[24]~483 .lut_mask = 16'hF500;
defparam \MUXULA|out[24]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N5
dffeas \RegBank|Register[6][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][24] .is_wysiwyg = "true";
defparam \RegBank|Register[6][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N19
dffeas \RegBank|Register[2][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][24] .is_wysiwyg = "true";
defparam \RegBank|Register[2][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneive_lcell_comb \MUXULA|out[24]~479 (
// Equation(s):
// \MUXULA|out[24]~479_combout  = (\InstrMem|Mux13~1_combout  & (\InstrMem|Mux14~1_combout )) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & ((\RegBank|Register[0][24]~q ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[2][24]~q ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[2][24]~q ),
	.datad(\RegBank|Register[0][24]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[24]~479_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[24]~479 .lut_mask = 16'hDC98;
defparam \MUXULA|out[24]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
cycloneive_lcell_comb \MUXULA|out[24]~480 (
// Equation(s):
// \MUXULA|out[24]~480_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[24]~479_combout  & (\RegBank|Register[4][24]~q )) # (!\MUXULA|out[24]~479_combout  & ((\RegBank|Register[6][24]~q ))))) # (!\InstrMem|Mux13~1_combout  & 
// (((\MUXULA|out[24]~479_combout ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\RegBank|Register[4][24]~q ),
	.datac(\RegBank|Register[6][24]~q ),
	.datad(\MUXULA|out[24]~479_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[24]~480_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[24]~480 .lut_mask = 16'hDDA0;
defparam \MUXULA|out[24]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \RegBank|Register[7][24]~feeder (
// Equation(s):
// \RegBank|Register[7][24]~feeder_combout  = \WriteData[24]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[24]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[7][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[7][24]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[7][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N19
dffeas \RegBank|Register[7][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[7][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][24] .is_wysiwyg = "true";
defparam \RegBank|Register[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N17
dffeas \RegBank|Register[3][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][24] .is_wysiwyg = "true";
defparam \RegBank|Register[3][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N16
cycloneive_lcell_comb \MUXULA|out[24]~477 (
// Equation(s):
// \MUXULA|out[24]~477_combout  = (\InstrMem|Mux14~1_combout  & (((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & (\RegBank|Register[7][24]~q )) # (!\InstrMem|Mux13~1_combout  & ((\RegBank|Register[3][24]~q 
// )))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\RegBank|Register[7][24]~q ),
	.datac(\RegBank|Register[3][24]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[24]~477_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[24]~477 .lut_mask = 16'hEE50;
defparam \MUXULA|out[24]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N26
cycloneive_lcell_comb \MUXULA|out[24]~478 (
// Equation(s):
// \MUXULA|out[24]~478_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[24]~477_combout  & ((\RegBank|Register[5][24]~q ))) # (!\MUXULA|out[24]~477_combout  & (\RegBank|Register[1][24]~q )))) # (!\InstrMem|Mux14~1_combout  & 
// (\MUXULA|out[24]~477_combout ))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\MUXULA|out[24]~477_combout ),
	.datac(\RegBank|Register[1][24]~q ),
	.datad(\RegBank|Register[5][24]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[24]~478_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[24]~478 .lut_mask = 16'hEC64;
defparam \MUXULA|out[24]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneive_lcell_comb \MUXULA|out[24]~481 (
// Equation(s):
// \MUXULA|out[24]~481_combout  = (\InstrMem|Mux15~1_combout  & (((\MUXULA|out[24]~478_combout ) # (\InstrMem|Mux12~2_combout )))) # (!\InstrMem|Mux15~1_combout  & (\MUXULA|out[24]~480_combout  & ((!\InstrMem|Mux12~2_combout ))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\MUXULA|out[24]~480_combout ),
	.datac(\MUXULA|out[24]~478_combout ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[24]~481_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[24]~481 .lut_mask = 16'hAAE4;
defparam \MUXULA|out[24]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N27
dffeas \RegBank|Register[14][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][24] .is_wysiwyg = "true";
defparam \RegBank|Register[14][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N15
dffeas \RegBank|Register[10][24] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][24] .is_wysiwyg = "true";
defparam \RegBank|Register[10][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cycloneive_lcell_comb \MUXULA|out[24]~475 (
// Equation(s):
// \MUXULA|out[24]~475_combout  = (\InstrMem|Mux13~1_combout  & (((\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & (\RegBank|Register[8][24]~q )) # (!\InstrMem|Mux14~1_combout  & ((\RegBank|Register[10][24]~q 
// )))))

	.dataa(\RegBank|Register[8][24]~q ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[10][24]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[24]~475_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[24]~475 .lut_mask = 16'hEE30;
defparam \MUXULA|out[24]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \MUXULA|out[24]~476 (
// Equation(s):
// \MUXULA|out[24]~476_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[24]~475_combout  & (\RegBank|Register[12][24]~q )) # (!\MUXULA|out[24]~475_combout  & ((\RegBank|Register[14][24]~q ))))) # (!\InstrMem|Mux13~1_combout  & 
// (((\MUXULA|out[24]~475_combout ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\RegBank|Register[12][24]~q ),
	.datac(\RegBank|Register[14][24]~q ),
	.datad(\MUXULA|out[24]~475_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[24]~476_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[24]~476 .lut_mask = 16'hDDA0;
defparam \MUXULA|out[24]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneive_lcell_comb \MUXULA|out[24]~484 (
// Equation(s):
// \MUXULA|out[24]~484_combout  = (\MUXULA|out[24]~481_combout  & ((\MUXULA|out[24]~483_combout ) # ((!\InstrMem|Mux12~2_combout )))) # (!\MUXULA|out[24]~481_combout  & (((\MUXULA|out[24]~476_combout  & \InstrMem|Mux12~2_combout ))))

	.dataa(\MUXULA|out[24]~483_combout ),
	.datab(\MUXULA|out[24]~481_combout ),
	.datac(\MUXULA|out[24]~476_combout ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[24]~484_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[24]~484 .lut_mask = 16'hB8CC;
defparam \MUXULA|out[24]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneive_lcell_comb \MUXULA|out[24]~485 (
// Equation(s):
// \MUXULA|out[24]~485_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & (\MUXULA|out[24]~474_combout )) # (!\InstrMem|Mux11~1_combout  & ((\MUXULA|out[24]~484_combout )))))

	.dataa(\UC|Selector1~4_combout ),
	.datab(\InstrMem|Mux11~1_combout ),
	.datac(\MUXULA|out[24]~474_combout ),
	.datad(\MUXULA|out[24]~484_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[24]~485_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[24]~485 .lut_mask = 16'h5140;
defparam \MUXULA|out[24]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N16
cycloneive_lcell_comb \ULA|Add0~48 (
// Equation(s):
// \ULA|Add0~48_combout  = ((\Data[24]~input_o  $ (\MUXULA|out[24]~485_combout  $ (!\ULA|Add0~47 )))) # (GND)
// \ULA|Add0~49  = CARRY((\Data[24]~input_o  & ((\MUXULA|out[24]~485_combout ) # (!\ULA|Add0~47 ))) # (!\Data[24]~input_o  & (\MUXULA|out[24]~485_combout  & !\ULA|Add0~47 )))

	.dataa(\Data[24]~input_o ),
	.datab(\MUXULA|out[24]~485_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~47 ),
	.combout(\ULA|Add0~48_combout ),
	.cout(\ULA|Add0~49 ));
// synopsys translate_off
defparam \ULA|Add0~48 .lut_mask = 16'h698E;
defparam \ULA|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N8
cycloneive_io_ibuf \Data[25]~input (
	.i(Data[25]),
	.ibar(gnd),
	.o(\Data[25]~input_o ));
// synopsys translate_off
defparam \Data[25]~input .bus_hold = "false";
defparam \Data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y13_N31
dffeas \RegBank|Register[16][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][25] .is_wysiwyg = "true";
defparam \RegBank|Register[16][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N12
cycloneive_lcell_comb \RegBank|Register[17][25]~feeder (
// Equation(s):
// \RegBank|Register[17][25]~feeder_combout  = \WriteData[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[25]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[17][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[17][25]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[17][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N13
dffeas \RegBank|Register[17][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[17][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][25] .is_wysiwyg = "true";
defparam \RegBank|Register[17][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N30
cycloneive_lcell_comb \MUXULA|out[25]~625 (
// Equation(s):
// \MUXULA|out[25]~625_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[17][25]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[16][25]~q ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[16][25]~q ),
	.datad(\RegBank|Register[17][25]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[25]~625_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[25]~625 .lut_mask = 16'h5410;
defparam \MUXULA|out[25]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N7
dffeas \RegBank|Register[19][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][25] .is_wysiwyg = "true";
defparam \RegBank|Register[19][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N6
cycloneive_lcell_comb \MUXULA|out[25]~488 (
// Equation(s):
// \MUXULA|out[25]~488_combout  = (\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout ) # (\RegBank|Register[19][25]~q )))

	.dataa(gnd),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[19][25]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[25]~488_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[25]~488 .lut_mask = 16'hFC00;
defparam \MUXULA|out[25]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N21
dffeas \RegBank|Register[27][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][25] .is_wysiwyg = "true";
defparam \RegBank|Register[27][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \RegBank|Register[26][25]~feeder (
// Equation(s):
// \RegBank|Register[26][25]~feeder_combout  = \WriteData[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[25]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[26][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[26][25]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[26][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N21
dffeas \RegBank|Register[26][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[26][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][25] .is_wysiwyg = "true";
defparam \RegBank|Register[26][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N20
cycloneive_lcell_comb \MUXULA|out[25]~489 (
// Equation(s):
// \MUXULA|out[25]~489_combout  = (\MUXULA|out[25]~488_combout  & (((\RegBank|Register[27][25]~q )) # (!\InstrMem|Mux12~2_combout ))) # (!\MUXULA|out[25]~488_combout  & (\InstrMem|Mux12~2_combout  & ((\RegBank|Register[26][25]~q ))))

	.dataa(\MUXULA|out[25]~488_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[27][25]~q ),
	.datad(\RegBank|Register[26][25]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[25]~489_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[25]~489 .lut_mask = 16'hE6A2;
defparam \MUXULA|out[25]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N27
dffeas \RegBank|Register[22][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][25] .is_wysiwyg = "true";
defparam \RegBank|Register[22][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cycloneive_lcell_comb \RegBank|Register[30][25]~feeder (
// Equation(s):
// \RegBank|Register[30][25]~feeder_combout  = \WriteData[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[25]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[30][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[30][25]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[30][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N25
dffeas \RegBank|Register[30][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[30][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][25] .is_wysiwyg = "true";
defparam \RegBank|Register[30][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneive_lcell_comb \MUXULA|out[25]~486 (
// Equation(s):
// \MUXULA|out[25]~486_combout  = (\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout ) # ((\RegBank|Register[30][25]~q )))) # (!\InstrMem|Mux12~2_combout  & (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[22][25]~q )))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[22][25]~q ),
	.datad(\RegBank|Register[30][25]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[25]~486_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[25]~486 .lut_mask = 16'hBA98;
defparam \MUXULA|out[25]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N5
dffeas \RegBank|Register[31][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][25] .is_wysiwyg = "true";
defparam \RegBank|Register[31][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N22
cycloneive_lcell_comb \RegBank|Register[23][25]~feeder (
// Equation(s):
// \RegBank|Register[23][25]~feeder_combout  = \WriteData[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[25]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[23][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[23][25]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[23][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N23
dffeas \RegBank|Register[23][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[23][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][25] .is_wysiwyg = "true";
defparam \RegBank|Register[23][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N4
cycloneive_lcell_comb \MUXULA|out[25]~487 (
// Equation(s):
// \MUXULA|out[25]~487_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[25]~486_combout  & (\RegBank|Register[31][25]~q )) # (!\MUXULA|out[25]~486_combout  & ((\RegBank|Register[23][25]~q ))))) # (!\InstrMem|Mux15~1_combout  & 
// (\MUXULA|out[25]~486_combout ))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\MUXULA|out[25]~486_combout ),
	.datac(\RegBank|Register[31][25]~q ),
	.datad(\RegBank|Register[23][25]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[25]~487_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[25]~487 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[25]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneive_lcell_comb \MUXULA|out[25]~490 (
// Equation(s):
// \MUXULA|out[25]~490_combout  = (\InstrMem|Mux14~1_combout  & (\InstrMem|Mux13~1_combout )) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\MUXULA|out[25]~487_combout ))) # (!\InstrMem|Mux13~1_combout  & (\MUXULA|out[25]~489_combout ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\MUXULA|out[25]~489_combout ),
	.datad(\MUXULA|out[25]~487_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[25]~490_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[25]~490 .lut_mask = 16'hDC98;
defparam \MUXULA|out[25]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N9
dffeas \RegBank|Register[21][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][25] .is_wysiwyg = "true";
defparam \RegBank|Register[21][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N31
dffeas \RegBank|Register[29][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][25] .is_wysiwyg = "true";
defparam \RegBank|Register[29][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N15
dffeas \RegBank|Register[20][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][25] .is_wysiwyg = "true";
defparam \RegBank|Register[20][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_lcell_comb \RegBank|Register[28][25]~feeder (
// Equation(s):
// \RegBank|Register[28][25]~feeder_combout  = \WriteData[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[25]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[28][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[28][25]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[28][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N5
dffeas \RegBank|Register[28][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[28][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][25] .is_wysiwyg = "true";
defparam \RegBank|Register[28][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneive_lcell_comb \MUXULA|out[25]~491 (
// Equation(s):
// \MUXULA|out[25]~491_combout  = (\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout ) # ((\RegBank|Register[28][25]~q )))) # (!\InstrMem|Mux12~2_combout  & (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[20][25]~q )))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[20][25]~q ),
	.datad(\RegBank|Register[28][25]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[25]~491_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[25]~491 .lut_mask = 16'hBA98;
defparam \MUXULA|out[25]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneive_lcell_comb \MUXULA|out[25]~492 (
// Equation(s):
// \MUXULA|out[25]~492_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[25]~491_combout  & ((\RegBank|Register[29][25]~q ))) # (!\MUXULA|out[25]~491_combout  & (\RegBank|Register[21][25]~q )))) # (!\InstrMem|Mux15~1_combout  & 
// (((\MUXULA|out[25]~491_combout ))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\RegBank|Register[21][25]~q ),
	.datac(\RegBank|Register[29][25]~q ),
	.datad(\MUXULA|out[25]~491_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[25]~492_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[25]~492 .lut_mask = 16'hF588;
defparam \MUXULA|out[25]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneive_lcell_comb \MUXULA|out[25]~493 (
// Equation(s):
// \MUXULA|out[25]~493_combout  = (\MUXULA|out[25]~490_combout  & (((\MUXULA|out[25]~492_combout ) # (!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[25]~490_combout  & (\MUXULA|out[25]~625_combout  & ((\InstrMem|Mux14~1_combout ))))

	.dataa(\MUXULA|out[25]~625_combout ),
	.datab(\MUXULA|out[25]~490_combout ),
	.datac(\MUXULA|out[25]~492_combout ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[25]~493_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[25]~493 .lut_mask = 16'hE2CC;
defparam \MUXULA|out[25]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N17
dffeas \RegBank|Register[6][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][25] .is_wysiwyg = "true";
defparam \RegBank|Register[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N19
dffeas \RegBank|Register[2][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][25] .is_wysiwyg = "true";
defparam \RegBank|Register[2][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneive_lcell_comb \MUXULA|out[25]~498 (
// Equation(s):
// \MUXULA|out[25]~498_combout  = (\InstrMem|Mux14~1_combout  & ((\RegBank|Register[0][25]~q ) # ((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & (((\RegBank|Register[2][25]~q  & !\InstrMem|Mux13~1_combout ))))

	.dataa(\RegBank|Register[0][25]~q ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[2][25]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[25]~498_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[25]~498 .lut_mask = 16'hCCB8;
defparam \MUXULA|out[25]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneive_lcell_comb \MUXULA|out[25]~499 (
// Equation(s):
// \MUXULA|out[25]~499_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[25]~498_combout  & (\RegBank|Register[4][25]~q )) # (!\MUXULA|out[25]~498_combout  & ((\RegBank|Register[6][25]~q ))))) # (!\InstrMem|Mux13~1_combout  & 
// (((\MUXULA|out[25]~498_combout ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\RegBank|Register[4][25]~q ),
	.datac(\RegBank|Register[6][25]~q ),
	.datad(\MUXULA|out[25]~498_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[25]~499_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[25]~499 .lut_mask = 16'hDDA0;
defparam \MUXULA|out[25]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N21
dffeas \RegBank|Register[10][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][25] .is_wysiwyg = "true";
defparam \RegBank|Register[10][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneive_lcell_comb \RegBank|Register[14][25]~feeder (
// Equation(s):
// \RegBank|Register[14][25]~feeder_combout  = \WriteData[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[25]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[14][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[14][25]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[14][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N1
dffeas \RegBank|Register[14][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[14][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][25] .is_wysiwyg = "true";
defparam \RegBank|Register[14][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \MUXULA|out[25]~496 (
// Equation(s):
// \MUXULA|out[25]~496_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ) # ((\RegBank|Register[14][25]~q )))) # (!\InstrMem|Mux13~1_combout  & (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[10][25]~q )))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[10][25]~q ),
	.datad(\RegBank|Register[14][25]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[25]~496_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[25]~496 .lut_mask = 16'hBA98;
defparam \MUXULA|out[25]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \MUXULA|out[25]~497 (
// Equation(s):
// \MUXULA|out[25]~497_combout  = (\MUXULA|out[25]~496_combout  & (((\RegBank|Register[12][25]~q ) # (!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[25]~496_combout  & (\RegBank|Register[8][25]~q  & ((\InstrMem|Mux14~1_combout ))))

	.dataa(\RegBank|Register[8][25]~q ),
	.datab(\MUXULA|out[25]~496_combout ),
	.datac(\RegBank|Register[12][25]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[25]~497_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[25]~497 .lut_mask = 16'hE2CC;
defparam \MUXULA|out[25]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneive_lcell_comb \MUXULA|out[25]~500 (
// Equation(s):
// \MUXULA|out[25]~500_combout  = (\InstrMem|Mux15~1_combout  & (((\InstrMem|Mux12~2_combout )))) # (!\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout  & ((\MUXULA|out[25]~497_combout ))) # (!\InstrMem|Mux12~2_combout  & (\MUXULA|out[25]~499_combout 
// ))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\MUXULA|out[25]~499_combout ),
	.datac(\MUXULA|out[25]~497_combout ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[25]~500_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[25]~500 .lut_mask = 16'hFA44;
defparam \MUXULA|out[25]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N31
dffeas \RegBank|Register[7][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][25] .is_wysiwyg = "true";
defparam \RegBank|Register[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N11
dffeas \RegBank|Register[3][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][25] .is_wysiwyg = "true";
defparam \RegBank|Register[3][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N10
cycloneive_lcell_comb \MUXULA|out[25]~494 (
// Equation(s):
// \MUXULA|out[25]~494_combout  = (\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout ) # ((\RegBank|Register[1][25]~q )))) # (!\InstrMem|Mux14~1_combout  & (!\InstrMem|Mux13~1_combout  & (\RegBank|Register[3][25]~q )))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[3][25]~q ),
	.datad(\RegBank|Register[1][25]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[25]~494_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[25]~494 .lut_mask = 16'hBA98;
defparam \MUXULA|out[25]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cycloneive_lcell_comb \MUXULA|out[25]~495 (
// Equation(s):
// \MUXULA|out[25]~495_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[25]~494_combout  & (\RegBank|Register[5][25]~q )) # (!\MUXULA|out[25]~494_combout  & ((\RegBank|Register[7][25]~q ))))) # (!\InstrMem|Mux13~1_combout  & 
// (((\MUXULA|out[25]~494_combout ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\RegBank|Register[5][25]~q ),
	.datac(\RegBank|Register[7][25]~q ),
	.datad(\MUXULA|out[25]~494_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[25]~495_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[25]~495 .lut_mask = 16'hDDA0;
defparam \MUXULA|out[25]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N23
dffeas \RegBank|Register[11][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][25] .is_wysiwyg = "true";
defparam \RegBank|Register[11][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N22
cycloneive_lcell_comb \MUXULA|out[25]~501 (
// Equation(s):
// \MUXULA|out[25]~501_combout  = (\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[11][25]~q  & !\InstrMem|Mux13~1_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[11][25]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[25]~501_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[25]~501 .lut_mask = 16'hCC30;
defparam \MUXULA|out[25]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N5
dffeas \RegBank|Register[15][25] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][25] .is_wysiwyg = "true";
defparam \RegBank|Register[15][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N4
cycloneive_lcell_comb \MUXULA|out[25]~502 (
// Equation(s):
// \MUXULA|out[25]~502_combout  = (\MUXULA|out[25]~501_combout  & ((\RegBank|Register[13][25]~q ) # ((!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[25]~501_combout  & (((\RegBank|Register[15][25]~q  & \InstrMem|Mux13~1_combout ))))

	.dataa(\MUXULA|out[25]~501_combout ),
	.datab(\RegBank|Register[13][25]~q ),
	.datac(\RegBank|Register[15][25]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[25]~502_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[25]~502 .lut_mask = 16'hD8AA;
defparam \MUXULA|out[25]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneive_lcell_comb \MUXULA|out[25]~503 (
// Equation(s):
// \MUXULA|out[25]~503_combout  = (\MUXULA|out[25]~500_combout  & (((\MUXULA|out[25]~502_combout ) # (!\InstrMem|Mux15~1_combout )))) # (!\MUXULA|out[25]~500_combout  & (\MUXULA|out[25]~495_combout  & (\InstrMem|Mux15~1_combout )))

	.dataa(\MUXULA|out[25]~500_combout ),
	.datab(\MUXULA|out[25]~495_combout ),
	.datac(\InstrMem|Mux15~1_combout ),
	.datad(\MUXULA|out[25]~502_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[25]~503_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[25]~503 .lut_mask = 16'hEA4A;
defparam \MUXULA|out[25]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneive_lcell_comb \MUXULA|out[25]~504 (
// Equation(s):
// \MUXULA|out[25]~504_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & (\MUXULA|out[25]~493_combout )) # (!\InstrMem|Mux11~1_combout  & ((\MUXULA|out[25]~503_combout )))))

	.dataa(\UC|Selector1~4_combout ),
	.datab(\InstrMem|Mux11~1_combout ),
	.datac(\MUXULA|out[25]~493_combout ),
	.datad(\MUXULA|out[25]~503_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[25]~504_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[25]~504 .lut_mask = 16'h5140;
defparam \MUXULA|out[25]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N18
cycloneive_lcell_comb \ULA|Add0~50 (
// Equation(s):
// \ULA|Add0~50_combout  = (\Data[25]~input_o  & ((\MUXULA|out[25]~504_combout  & (\ULA|Add0~49  & VCC)) # (!\MUXULA|out[25]~504_combout  & (!\ULA|Add0~49 )))) # (!\Data[25]~input_o  & ((\MUXULA|out[25]~504_combout  & (!\ULA|Add0~49 )) # 
// (!\MUXULA|out[25]~504_combout  & ((\ULA|Add0~49 ) # (GND)))))
// \ULA|Add0~51  = CARRY((\Data[25]~input_o  & (!\MUXULA|out[25]~504_combout  & !\ULA|Add0~49 )) # (!\Data[25]~input_o  & ((!\ULA|Add0~49 ) # (!\MUXULA|out[25]~504_combout ))))

	.dataa(\Data[25]~input_o ),
	.datab(\MUXULA|out[25]~504_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~49 ),
	.combout(\ULA|Add0~50_combout ),
	.cout(\ULA|Add0~51 ));
// synopsys translate_off
defparam \ULA|Add0~50 .lut_mask = 16'h9617;
defparam \ULA|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N15
cycloneive_io_ibuf \Data[26]~input (
	.i(Data[26]),
	.ibar(gnd),
	.o(\Data[26]~input_o ));
// synopsys translate_off
defparam \Data[26]~input .bus_hold = "false";
defparam \Data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y17_N11
dffeas \RegBank|Register[11][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][26] .is_wysiwyg = "true";
defparam \RegBank|Register[11][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y17_N13
dffeas \RegBank|Register[15][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][26] .is_wysiwyg = "true";
defparam \RegBank|Register[15][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N10
cycloneive_lcell_comb \MUXULA|out[26]~520 (
// Equation(s):
// \MUXULA|out[26]~520_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ) # ((\RegBank|Register[15][26]~q )))) # (!\InstrMem|Mux13~1_combout  & (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[11][26]~q )))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[11][26]~q ),
	.datad(\RegBank|Register[15][26]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[26]~520_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[26]~520 .lut_mask = 16'hBA98;
defparam \MUXULA|out[26]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneive_lcell_comb \MUXULA|out[26]~521 (
// Equation(s):
// \MUXULA|out[26]~521_combout  = (\MUXULA|out[26]~520_combout  & ((\RegBank|Register[13][26]~q ) # (!\InstrMem|Mux14~1_combout )))

	.dataa(gnd),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[13][26]~q ),
	.datad(\MUXULA|out[26]~520_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[26]~521_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[26]~521 .lut_mask = 16'hF300;
defparam \MUXULA|out[26]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N13
dffeas \RegBank|Register[7][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][26] .is_wysiwyg = "true";
defparam \RegBank|Register[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N27
dffeas \RegBank|Register[3][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][26] .is_wysiwyg = "true";
defparam \RegBank|Register[3][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
cycloneive_lcell_comb \MUXULA|out[26]~515 (
// Equation(s):
// \MUXULA|out[26]~515_combout  = (\InstrMem|Mux14~1_combout  & (((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & (\RegBank|Register[7][26]~q )) # (!\InstrMem|Mux13~1_combout  & ((\RegBank|Register[3][26]~q 
// )))))

	.dataa(\RegBank|Register[7][26]~q ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[3][26]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[26]~515_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[26]~515 .lut_mask = 16'hEE30;
defparam \MUXULA|out[26]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cycloneive_lcell_comb \MUXULA|out[26]~516 (
// Equation(s):
// \MUXULA|out[26]~516_combout  = (\MUXULA|out[26]~515_combout  & ((\RegBank|Register[5][26]~q ) # ((!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[26]~515_combout  & (((\RegBank|Register[1][26]~q  & \InstrMem|Mux14~1_combout ))))

	.dataa(\MUXULA|out[26]~515_combout ),
	.datab(\RegBank|Register[5][26]~q ),
	.datac(\RegBank|Register[1][26]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[26]~516_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[26]~516 .lut_mask = 16'hD8AA;
defparam \MUXULA|out[26]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N27
dffeas \RegBank|Register[2][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][26] .is_wysiwyg = "true";
defparam \RegBank|Register[2][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneive_lcell_comb \MUXULA|out[26]~517 (
// Equation(s):
// \MUXULA|out[26]~517_combout  = (\InstrMem|Mux14~1_combout  & ((\RegBank|Register[0][26]~q ) # ((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & (((\RegBank|Register[2][26]~q  & !\InstrMem|Mux13~1_combout ))))

	.dataa(\RegBank|Register[0][26]~q ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[2][26]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[26]~517_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[26]~517 .lut_mask = 16'hCCB8;
defparam \MUXULA|out[26]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N1
dffeas \RegBank|Register[6][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][26] .is_wysiwyg = "true";
defparam \RegBank|Register[6][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneive_lcell_comb \MUXULA|out[26]~518 (
// Equation(s):
// \MUXULA|out[26]~518_combout  = (\MUXULA|out[26]~517_combout  & ((\RegBank|Register[4][26]~q ) # ((!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[26]~517_combout  & (((\RegBank|Register[6][26]~q  & \InstrMem|Mux13~1_combout ))))

	.dataa(\MUXULA|out[26]~517_combout ),
	.datab(\RegBank|Register[4][26]~q ),
	.datac(\RegBank|Register[6][26]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[26]~518_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[26]~518 .lut_mask = 16'hD8AA;
defparam \MUXULA|out[26]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneive_lcell_comb \MUXULA|out[26]~519 (
// Equation(s):
// \MUXULA|out[26]~519_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[26]~516_combout ) # ((\InstrMem|Mux12~2_combout )))) # (!\InstrMem|Mux15~1_combout  & (((\MUXULA|out[26]~518_combout  & !\InstrMem|Mux12~2_combout ))))

	.dataa(\MUXULA|out[26]~516_combout ),
	.datab(\MUXULA|out[26]~518_combout ),
	.datac(\InstrMem|Mux15~1_combout ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[26]~519_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[26]~519 .lut_mask = 16'hF0AC;
defparam \MUXULA|out[26]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N7
dffeas \RegBank|Register[14][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][26] .is_wysiwyg = "true";
defparam \RegBank|Register[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N25
dffeas \RegBank|Register[10][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][26] .is_wysiwyg = "true";
defparam \RegBank|Register[10][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneive_lcell_comb \MUXULA|out[26]~513 (
// Equation(s):
// \MUXULA|out[26]~513_combout  = (\InstrMem|Mux13~1_combout  & (((\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & (\RegBank|Register[8][26]~q )) # (!\InstrMem|Mux14~1_combout  & ((\RegBank|Register[10][26]~q 
// )))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\RegBank|Register[8][26]~q ),
	.datac(\RegBank|Register[10][26]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[26]~513_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[26]~513 .lut_mask = 16'hEE50;
defparam \MUXULA|out[26]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cycloneive_lcell_comb \MUXULA|out[26]~514 (
// Equation(s):
// \MUXULA|out[26]~514_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[26]~513_combout  & (\RegBank|Register[12][26]~q )) # (!\MUXULA|out[26]~513_combout  & ((\RegBank|Register[14][26]~q ))))) # (!\InstrMem|Mux13~1_combout  & 
// (((\MUXULA|out[26]~513_combout ))))

	.dataa(\RegBank|Register[12][26]~q ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[14][26]~q ),
	.datad(\MUXULA|out[26]~513_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[26]~514_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[26]~514 .lut_mask = 16'hBBC0;
defparam \MUXULA|out[26]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneive_lcell_comb \MUXULA|out[26]~522 (
// Equation(s):
// \MUXULA|out[26]~522_combout  = (\MUXULA|out[26]~519_combout  & ((\MUXULA|out[26]~521_combout ) # ((!\InstrMem|Mux12~2_combout )))) # (!\MUXULA|out[26]~519_combout  & (((\MUXULA|out[26]~514_combout  & \InstrMem|Mux12~2_combout ))))

	.dataa(\MUXULA|out[26]~521_combout ),
	.datab(\MUXULA|out[26]~519_combout ),
	.datac(\MUXULA|out[26]~514_combout ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[26]~522_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[26]~522 .lut_mask = 16'hB8CC;
defparam \MUXULA|out[26]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N29
dffeas \RegBank|Register[17][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][26] .is_wysiwyg = "true";
defparam \RegBank|Register[17][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N27
dffeas \RegBank|Register[16][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][26] .is_wysiwyg = "true";
defparam \RegBank|Register[16][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N26
cycloneive_lcell_comb \MUXULA|out[26]~624 (
// Equation(s):
// \MUXULA|out[26]~624_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[17][26]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[16][26]~q )))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[17][26]~q ),
	.datac(\RegBank|Register[16][26]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[26]~624_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[26]~624 .lut_mask = 16'h4450;
defparam \MUXULA|out[26]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N5
dffeas \RegBank|Register[26][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][26] .is_wysiwyg = "true";
defparam \RegBank|Register[26][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneive_lcell_comb \MUXULA|out[26]~507 (
// Equation(s):
// \MUXULA|out[26]~507_combout  = (\InstrMem|Mux12~2_combout  & ((\RegBank|Register[26][26]~q ) # (\InstrMem|Mux15~1_combout )))

	.dataa(\RegBank|Register[26][26]~q ),
	.datab(gnd),
	.datac(\InstrMem|Mux15~1_combout ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[26]~507_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[26]~507 .lut_mask = 16'hFA00;
defparam \MUXULA|out[26]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N19
dffeas \RegBank|Register[27][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][26] .is_wysiwyg = "true";
defparam \RegBank|Register[27][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N25
dffeas \RegBank|Register[19][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][26] .is_wysiwyg = "true";
defparam \RegBank|Register[19][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N18
cycloneive_lcell_comb \MUXULA|out[26]~508 (
// Equation(s):
// \MUXULA|out[26]~508_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[26]~507_combout  & (\RegBank|Register[27][26]~q )) # (!\MUXULA|out[26]~507_combout  & ((\RegBank|Register[19][26]~q ))))) # (!\InstrMem|Mux15~1_combout  & 
// (\MUXULA|out[26]~507_combout ))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\MUXULA|out[26]~507_combout ),
	.datac(\RegBank|Register[27][26]~q ),
	.datad(\RegBank|Register[19][26]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[26]~508_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[26]~508 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[26]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N27
dffeas \RegBank|Register[30][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][26] .is_wysiwyg = "true";
defparam \RegBank|Register[30][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N1
dffeas \RegBank|Register[31][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][26] .is_wysiwyg = "true";
defparam \RegBank|Register[31][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \RegBank|Register[23][26]~feeder (
// Equation(s):
// \RegBank|Register[23][26]~feeder_combout  = \WriteData[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[26]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[23][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[23][26]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[23][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N15
dffeas \RegBank|Register[23][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[23][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][26] .is_wysiwyg = "true";
defparam \RegBank|Register[23][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N1
dffeas \RegBank|Register[22][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][26] .is_wysiwyg = "true";
defparam \RegBank|Register[22][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneive_lcell_comb \MUXULA|out[26]~505 (
// Equation(s):
// \MUXULA|out[26]~505_combout  = (\InstrMem|Mux12~2_combout  & (((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[23][26]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[22][26]~q 
// )))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[23][26]~q ),
	.datac(\RegBank|Register[22][26]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[26]~505_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[26]~505 .lut_mask = 16'hEE50;
defparam \MUXULA|out[26]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N0
cycloneive_lcell_comb \MUXULA|out[26]~506 (
// Equation(s):
// \MUXULA|out[26]~506_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[26]~505_combout  & ((\RegBank|Register[31][26]~q ))) # (!\MUXULA|out[26]~505_combout  & (\RegBank|Register[30][26]~q )))) # (!\InstrMem|Mux12~2_combout  & 
// (((\MUXULA|out[26]~505_combout ))))

	.dataa(\RegBank|Register[30][26]~q ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[31][26]~q ),
	.datad(\MUXULA|out[26]~505_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[26]~506_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[26]~506 .lut_mask = 16'hF388;
defparam \MUXULA|out[26]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneive_lcell_comb \MUXULA|out[26]~509 (
// Equation(s):
// \MUXULA|out[26]~509_combout  = (\InstrMem|Mux13~1_combout  & (((\InstrMem|Mux14~1_combout ) # (\MUXULA|out[26]~506_combout )))) # (!\InstrMem|Mux13~1_combout  & (\MUXULA|out[26]~508_combout  & (!\InstrMem|Mux14~1_combout )))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\MUXULA|out[26]~508_combout ),
	.datac(\InstrMem|Mux14~1_combout ),
	.datad(\MUXULA|out[26]~506_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[26]~509_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[26]~509 .lut_mask = 16'hAEA4;
defparam \MUXULA|out[26]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N7
dffeas \RegBank|Register[28][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][26] .is_wysiwyg = "true";
defparam \RegBank|Register[28][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneive_lcell_comb \RegBank|Register[21][26]~feeder (
// Equation(s):
// \RegBank|Register[21][26]~feeder_combout  = \WriteData[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[26]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[21][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[21][26]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[21][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N31
dffeas \RegBank|Register[21][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[21][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][26] .is_wysiwyg = "true";
defparam \RegBank|Register[21][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N15
dffeas \RegBank|Register[20][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][26] .is_wysiwyg = "true";
defparam \RegBank|Register[20][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \MUXULA|out[26]~510 (
// Equation(s):
// \MUXULA|out[26]~510_combout  = (\InstrMem|Mux12~2_combout  & (((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[21][26]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[20][26]~q 
// )))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[21][26]~q ),
	.datac(\RegBank|Register[20][26]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[26]~510_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[26]~510 .lut_mask = 16'hEE50;
defparam \MUXULA|out[26]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N29
dffeas \RegBank|Register[29][26] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][26] .is_wysiwyg = "true";
defparam \RegBank|Register[29][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneive_lcell_comb \MUXULA|out[26]~511 (
// Equation(s):
// \MUXULA|out[26]~511_combout  = (\MUXULA|out[26]~510_combout  & (((\RegBank|Register[29][26]~q ) # (!\InstrMem|Mux12~2_combout )))) # (!\MUXULA|out[26]~510_combout  & (\RegBank|Register[28][26]~q  & ((\InstrMem|Mux12~2_combout ))))

	.dataa(\RegBank|Register[28][26]~q ),
	.datab(\MUXULA|out[26]~510_combout ),
	.datac(\RegBank|Register[29][26]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[26]~511_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[26]~511 .lut_mask = 16'hE2CC;
defparam \MUXULA|out[26]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneive_lcell_comb \MUXULA|out[26]~512 (
// Equation(s):
// \MUXULA|out[26]~512_combout  = (\MUXULA|out[26]~509_combout  & (((\MUXULA|out[26]~511_combout ) # (!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[26]~509_combout  & (\MUXULA|out[26]~624_combout  & (\InstrMem|Mux14~1_combout )))

	.dataa(\MUXULA|out[26]~624_combout ),
	.datab(\MUXULA|out[26]~509_combout ),
	.datac(\InstrMem|Mux14~1_combout ),
	.datad(\MUXULA|out[26]~511_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[26]~512_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[26]~512 .lut_mask = 16'hEC2C;
defparam \MUXULA|out[26]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneive_lcell_comb \MUXULA|out[26]~523 (
// Equation(s):
// \MUXULA|out[26]~523_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & ((\MUXULA|out[26]~512_combout ))) # (!\InstrMem|Mux11~1_combout  & (\MUXULA|out[26]~522_combout ))))

	.dataa(\UC|Selector1~4_combout ),
	.datab(\InstrMem|Mux11~1_combout ),
	.datac(\MUXULA|out[26]~522_combout ),
	.datad(\MUXULA|out[26]~512_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[26]~523_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[26]~523 .lut_mask = 16'h5410;
defparam \MUXULA|out[26]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N20
cycloneive_lcell_comb \ULA|Add0~52 (
// Equation(s):
// \ULA|Add0~52_combout  = ((\Data[26]~input_o  $ (\MUXULA|out[26]~523_combout  $ (!\ULA|Add0~51 )))) # (GND)
// \ULA|Add0~53  = CARRY((\Data[26]~input_o  & ((\MUXULA|out[26]~523_combout ) # (!\ULA|Add0~51 ))) # (!\Data[26]~input_o  & (\MUXULA|out[26]~523_combout  & !\ULA|Add0~51 )))

	.dataa(\Data[26]~input_o ),
	.datab(\MUXULA|out[26]~523_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~51 ),
	.combout(\ULA|Add0~52_combout ),
	.cout(\ULA|Add0~53 ));
// synopsys translate_off
defparam \ULA|Add0~52 .lut_mask = 16'h698E;
defparam \ULA|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y23_N3
dffeas \RegBank|Register[3][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][27] .is_wysiwyg = "true";
defparam \RegBank|Register[3][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N2
cycloneive_lcell_comb \MUXULA|out[27]~532 (
// Equation(s):
// \MUXULA|out[27]~532_combout  = (\InstrMem|Mux13~1_combout  & (\InstrMem|Mux14~1_combout )) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & ((\RegBank|Register[1][27]~q ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[3][27]~q ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[3][27]~q ),
	.datad(\RegBank|Register[1][27]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[27]~532_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[27]~532 .lut_mask = 16'hDC98;
defparam \MUXULA|out[27]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N17
dffeas \RegBank|Register[7][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][27] .is_wysiwyg = "true";
defparam \RegBank|Register[7][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cycloneive_lcell_comb \MUXULA|out[27]~533 (
// Equation(s):
// \MUXULA|out[27]~533_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[27]~532_combout  & ((\RegBank|Register[5][27]~q ))) # (!\MUXULA|out[27]~532_combout  & (\RegBank|Register[7][27]~q )))) # (!\InstrMem|Mux13~1_combout  & 
// (\MUXULA|out[27]~532_combout ))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\MUXULA|out[27]~532_combout ),
	.datac(\RegBank|Register[7][27]~q ),
	.datad(\RegBank|Register[5][27]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[27]~533_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[27]~533 .lut_mask = 16'hEC64;
defparam \MUXULA|out[27]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N7
dffeas \RegBank|Register[10][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][27] .is_wysiwyg = "true";
defparam \RegBank|Register[10][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \RegBank|Register[14][27]~feeder (
// Equation(s):
// \RegBank|Register[14][27]~feeder_combout  = \WriteData[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[27]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[14][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[14][27]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[14][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N19
dffeas \RegBank|Register[14][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[14][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][27] .is_wysiwyg = "true";
defparam \RegBank|Register[14][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
cycloneive_lcell_comb \MUXULA|out[27]~534 (
// Equation(s):
// \MUXULA|out[27]~534_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ) # ((\RegBank|Register[14][27]~q )))) # (!\InstrMem|Mux13~1_combout  & (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[10][27]~q )))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[10][27]~q ),
	.datad(\RegBank|Register[14][27]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[27]~534_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[27]~534 .lut_mask = 16'hBA98;
defparam \MUXULA|out[27]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cycloneive_lcell_comb \MUXULA|out[27]~535 (
// Equation(s):
// \MUXULA|out[27]~535_combout  = (\MUXULA|out[27]~534_combout  & (((\RegBank|Register[12][27]~q )) # (!\InstrMem|Mux14~1_combout ))) # (!\MUXULA|out[27]~534_combout  & (\InstrMem|Mux14~1_combout  & ((\RegBank|Register[8][27]~q ))))

	.dataa(\MUXULA|out[27]~534_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[12][27]~q ),
	.datad(\RegBank|Register[8][27]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[27]~535_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[27]~535 .lut_mask = 16'hE6A2;
defparam \MUXULA|out[27]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N5
dffeas \RegBank|Register[2][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][27] .is_wysiwyg = "true";
defparam \RegBank|Register[2][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cycloneive_lcell_comb \MUXULA|out[27]~536 (
// Equation(s):
// \MUXULA|out[27]~536_combout  = (\InstrMem|Mux14~1_combout  & ((\RegBank|Register[0][27]~q ) # ((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & (((\RegBank|Register[2][27]~q  & !\InstrMem|Mux13~1_combout ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\RegBank|Register[0][27]~q ),
	.datac(\RegBank|Register[2][27]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[27]~536_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[27]~536 .lut_mask = 16'hAAD8;
defparam \MUXULA|out[27]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N31
dffeas \RegBank|Register[6][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][27] .is_wysiwyg = "true";
defparam \RegBank|Register[6][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneive_lcell_comb \MUXULA|out[27]~537 (
// Equation(s):
// \MUXULA|out[27]~537_combout  = (\MUXULA|out[27]~536_combout  & ((\RegBank|Register[4][27]~q ) # ((!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[27]~536_combout  & (((\RegBank|Register[6][27]~q  & \InstrMem|Mux13~1_combout ))))

	.dataa(\RegBank|Register[4][27]~q ),
	.datab(\MUXULA|out[27]~536_combout ),
	.datac(\RegBank|Register[6][27]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[27]~537_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[27]~537 .lut_mask = 16'hB8CC;
defparam \MUXULA|out[27]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \MUXULA|out[27]~538 (
// Equation(s):
// \MUXULA|out[27]~538_combout  = (\InstrMem|Mux15~1_combout  & (((\InstrMem|Mux12~2_combout )))) # (!\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout  & (\MUXULA|out[27]~535_combout )) # (!\InstrMem|Mux12~2_combout  & ((\MUXULA|out[27]~537_combout 
// )))))

	.dataa(\MUXULA|out[27]~535_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\InstrMem|Mux12~2_combout ),
	.datad(\MUXULA|out[27]~537_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[27]~538_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[27]~538 .lut_mask = 16'hE3E0;
defparam \MUXULA|out[27]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N3
dffeas \RegBank|Register[11][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][27] .is_wysiwyg = "true";
defparam \RegBank|Register[11][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N2
cycloneive_lcell_comb \MUXULA|out[27]~539 (
// Equation(s):
// \MUXULA|out[27]~539_combout  = (\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[11][27]~q  & !\InstrMem|Mux13~1_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[11][27]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[27]~539_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[27]~539 .lut_mask = 16'hCC30;
defparam \MUXULA|out[27]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N1
dffeas \RegBank|Register[15][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][27] .is_wysiwyg = "true";
defparam \RegBank|Register[15][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N0
cycloneive_lcell_comb \MUXULA|out[27]~540 (
// Equation(s):
// \MUXULA|out[27]~540_combout  = (\MUXULA|out[27]~539_combout  & ((\RegBank|Register[13][27]~q ) # ((!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[27]~539_combout  & (((\RegBank|Register[15][27]~q  & \InstrMem|Mux13~1_combout ))))

	.dataa(\RegBank|Register[13][27]~q ),
	.datab(\MUXULA|out[27]~539_combout ),
	.datac(\RegBank|Register[15][27]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[27]~540_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[27]~540 .lut_mask = 16'hB8CC;
defparam \MUXULA|out[27]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneive_lcell_comb \MUXULA|out[27]~541 (
// Equation(s):
// \MUXULA|out[27]~541_combout  = (\MUXULA|out[27]~538_combout  & (((\MUXULA|out[27]~540_combout ) # (!\InstrMem|Mux15~1_combout )))) # (!\MUXULA|out[27]~538_combout  & (\MUXULA|out[27]~533_combout  & (\InstrMem|Mux15~1_combout )))

	.dataa(\MUXULA|out[27]~533_combout ),
	.datab(\MUXULA|out[27]~538_combout ),
	.datac(\InstrMem|Mux15~1_combout ),
	.datad(\MUXULA|out[27]~540_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[27]~541_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[27]~541 .lut_mask = 16'hEC2C;
defparam \MUXULA|out[27]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N25
dffeas \RegBank|Register[20][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][27] .is_wysiwyg = "true";
defparam \RegBank|Register[20][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N25
dffeas \RegBank|Register[28][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][27] .is_wysiwyg = "true";
defparam \RegBank|Register[28][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \MUXULA|out[27]~529 (
// Equation(s):
// \MUXULA|out[27]~529_combout  = (\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout ) # ((\RegBank|Register[28][27]~q )))) # (!\InstrMem|Mux12~2_combout  & (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[20][27]~q )))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[20][27]~q ),
	.datad(\RegBank|Register[28][27]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[27]~529_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[27]~529 .lut_mask = 16'hBA98;
defparam \MUXULA|out[27]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N27
dffeas \RegBank|Register[29][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][27] .is_wysiwyg = "true";
defparam \RegBank|Register[29][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneive_lcell_comb \RegBank|Register[21][27]~feeder (
// Equation(s):
// \RegBank|Register[21][27]~feeder_combout  = \WriteData[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[27]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[21][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[21][27]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[21][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N9
dffeas \RegBank|Register[21][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[21][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][27] .is_wysiwyg = "true";
defparam \RegBank|Register[21][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneive_lcell_comb \MUXULA|out[27]~530 (
// Equation(s):
// \MUXULA|out[27]~530_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[27]~529_combout  & (\RegBank|Register[29][27]~q )) # (!\MUXULA|out[27]~529_combout  & ((\RegBank|Register[21][27]~q ))))) # (!\InstrMem|Mux15~1_combout  & 
// (\MUXULA|out[27]~529_combout ))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\MUXULA|out[27]~529_combout ),
	.datac(\RegBank|Register[29][27]~q ),
	.datad(\RegBank|Register[21][27]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[27]~530_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[27]~530 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[27]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N9
dffeas \RegBank|Register[17][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][27] .is_wysiwyg = "true";
defparam \RegBank|Register[17][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N23
dffeas \RegBank|Register[16][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][27] .is_wysiwyg = "true";
defparam \RegBank|Register[16][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N22
cycloneive_lcell_comb \MUXULA|out[27]~623 (
// Equation(s):
// \MUXULA|out[27]~623_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[17][27]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[16][27]~q )))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[17][27]~q ),
	.datac(\RegBank|Register[16][27]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[27]~623_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[27]~623 .lut_mask = 16'h4450;
defparam \MUXULA|out[27]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N25
dffeas \RegBank|Register[22][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][27] .is_wysiwyg = "true";
defparam \RegBank|Register[22][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N15
dffeas \RegBank|Register[30][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][27] .is_wysiwyg = "true";
defparam \RegBank|Register[30][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
cycloneive_lcell_comb \MUXULA|out[27]~524 (
// Equation(s):
// \MUXULA|out[27]~524_combout  = (\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout ) # ((\RegBank|Register[30][27]~q )))) # (!\InstrMem|Mux12~2_combout  & (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[22][27]~q )))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[22][27]~q ),
	.datad(\RegBank|Register[30][27]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[27]~524_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[27]~524 .lut_mask = 16'hBA98;
defparam \MUXULA|out[27]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N11
dffeas \RegBank|Register[31][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][27] .is_wysiwyg = "true";
defparam \RegBank|Register[31][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N28
cycloneive_lcell_comb \RegBank|Register[23][27]~feeder (
// Equation(s):
// \RegBank|Register[23][27]~feeder_combout  = \WriteData[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[27]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[23][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[23][27]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[23][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N29
dffeas \RegBank|Register[23][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[23][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][27] .is_wysiwyg = "true";
defparam \RegBank|Register[23][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N10
cycloneive_lcell_comb \MUXULA|out[27]~525 (
// Equation(s):
// \MUXULA|out[27]~525_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[27]~524_combout  & (\RegBank|Register[31][27]~q )) # (!\MUXULA|out[27]~524_combout  & ((\RegBank|Register[23][27]~q ))))) # (!\InstrMem|Mux15~1_combout  & 
// (\MUXULA|out[27]~524_combout ))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\MUXULA|out[27]~524_combout ),
	.datac(\RegBank|Register[31][27]~q ),
	.datad(\RegBank|Register[23][27]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[27]~525_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[27]~525 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[27]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N7
dffeas \RegBank|Register[26][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][27] .is_wysiwyg = "true";
defparam \RegBank|Register[26][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N3
dffeas \RegBank|Register[27][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][27] .is_wysiwyg = "true";
defparam \RegBank|Register[27][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N25
dffeas \RegBank|Register[19][27] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][27] .is_wysiwyg = "true";
defparam \RegBank|Register[19][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N24
cycloneive_lcell_comb \MUXULA|out[27]~526 (
// Equation(s):
// \MUXULA|out[27]~526_combout  = (\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout ) # (\RegBank|Register[19][27]~q )))

	.dataa(gnd),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[19][27]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[27]~526_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[27]~526 .lut_mask = 16'hFC00;
defparam \MUXULA|out[27]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N2
cycloneive_lcell_comb \MUXULA|out[27]~527 (
// Equation(s):
// \MUXULA|out[27]~527_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[27]~526_combout  & ((\RegBank|Register[27][27]~q ))) # (!\MUXULA|out[27]~526_combout  & (\RegBank|Register[26][27]~q )))) # (!\InstrMem|Mux12~2_combout  & 
// (((\MUXULA|out[27]~526_combout ))))

	.dataa(\RegBank|Register[26][27]~q ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[27][27]~q ),
	.datad(\MUXULA|out[27]~526_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[27]~527_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[27]~527 .lut_mask = 16'hF388;
defparam \MUXULA|out[27]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneive_lcell_comb \MUXULA|out[27]~528 (
// Equation(s):
// \MUXULA|out[27]~528_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[27]~525_combout ) # ((\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & (((!\InstrMem|Mux14~1_combout  & \MUXULA|out[27]~527_combout ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\MUXULA|out[27]~525_combout ),
	.datac(\InstrMem|Mux14~1_combout ),
	.datad(\MUXULA|out[27]~527_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[27]~528_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[27]~528 .lut_mask = 16'hADA8;
defparam \MUXULA|out[27]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \MUXULA|out[27]~531 (
// Equation(s):
// \MUXULA|out[27]~531_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[27]~528_combout  & (\MUXULA|out[27]~530_combout )) # (!\MUXULA|out[27]~528_combout  & ((\MUXULA|out[27]~623_combout ))))) # (!\InstrMem|Mux14~1_combout  & 
// (((\MUXULA|out[27]~528_combout ))))

	.dataa(\MUXULA|out[27]~530_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\MUXULA|out[27]~623_combout ),
	.datad(\MUXULA|out[27]~528_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[27]~531_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[27]~531 .lut_mask = 16'hBBC0;
defparam \MUXULA|out[27]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneive_lcell_comb \MUXULA|out[27]~542 (
// Equation(s):
// \MUXULA|out[27]~542_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & ((\MUXULA|out[27]~531_combout ))) # (!\InstrMem|Mux11~1_combout  & (\MUXULA|out[27]~541_combout ))))

	.dataa(\UC|Selector1~4_combout ),
	.datab(\InstrMem|Mux11~1_combout ),
	.datac(\MUXULA|out[27]~541_combout ),
	.datad(\MUXULA|out[27]~531_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[27]~542_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[27]~542 .lut_mask = 16'h5410;
defparam \MUXULA|out[27]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N8
cycloneive_io_ibuf \Data[27]~input (
	.i(Data[27]),
	.ibar(gnd),
	.o(\Data[27]~input_o ));
// synopsys translate_off
defparam \Data[27]~input .bus_hold = "false";
defparam \Data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N22
cycloneive_lcell_comb \ULA|Add0~54 (
// Equation(s):
// \ULA|Add0~54_combout  = (\MUXULA|out[27]~542_combout  & ((\Data[27]~input_o  & (\ULA|Add0~53  & VCC)) # (!\Data[27]~input_o  & (!\ULA|Add0~53 )))) # (!\MUXULA|out[27]~542_combout  & ((\Data[27]~input_o  & (!\ULA|Add0~53 )) # (!\Data[27]~input_o  & 
// ((\ULA|Add0~53 ) # (GND)))))
// \ULA|Add0~55  = CARRY((\MUXULA|out[27]~542_combout  & (!\Data[27]~input_o  & !\ULA|Add0~53 )) # (!\MUXULA|out[27]~542_combout  & ((!\ULA|Add0~53 ) # (!\Data[27]~input_o ))))

	.dataa(\MUXULA|out[27]~542_combout ),
	.datab(\Data[27]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~53 ),
	.combout(\ULA|Add0~54_combout ),
	.cout(\ULA|Add0~55 ));
// synopsys translate_off
defparam \ULA|Add0~54 .lut_mask = 16'h9617;
defparam \ULA|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \Data[28]~input (
	.i(Data[28]),
	.ibar(gnd),
	.o(\Data[28]~input_o ));
// synopsys translate_off
defparam \Data[28]~input .bus_hold = "false";
defparam \Data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y18_N29
dffeas \RegBank|Register[14][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][28] .is_wysiwyg = "true";
defparam \RegBank|Register[14][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N5
dffeas \RegBank|Register[10][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][28] .is_wysiwyg = "true";
defparam \RegBank|Register[10][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N4
cycloneive_lcell_comb \MUXULA|out[28]~551 (
// Equation(s):
// \MUXULA|out[28]~551_combout  = (\InstrMem|Mux13~1_combout  & (\InstrMem|Mux14~1_combout )) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & ((\RegBank|Register[8][28]~q ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[10][28]~q ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[10][28]~q ),
	.datad(\RegBank|Register[8][28]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[28]~551_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[28]~551 .lut_mask = 16'hDC98;
defparam \MUXULA|out[28]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneive_lcell_comb \MUXULA|out[28]~552 (
// Equation(s):
// \MUXULA|out[28]~552_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[28]~551_combout  & (\RegBank|Register[12][28]~q )) # (!\MUXULA|out[28]~551_combout  & ((\RegBank|Register[14][28]~q ))))) # (!\InstrMem|Mux13~1_combout  & 
// (((\MUXULA|out[28]~551_combout ))))

	.dataa(\RegBank|Register[12][28]~q ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[14][28]~q ),
	.datad(\MUXULA|out[28]~551_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[28]~552_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[28]~552 .lut_mask = 16'hBBC0;
defparam \MUXULA|out[28]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N15
dffeas \RegBank|Register[11][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][28] .is_wysiwyg = "true";
defparam \RegBank|Register[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y17_N25
dffeas \RegBank|Register[15][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][28] .is_wysiwyg = "true";
defparam \RegBank|Register[15][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N14
cycloneive_lcell_comb \MUXULA|out[28]~558 (
// Equation(s):
// \MUXULA|out[28]~558_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ) # ((\RegBank|Register[15][28]~q )))) # (!\InstrMem|Mux13~1_combout  & (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[11][28]~q )))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[11][28]~q ),
	.datad(\RegBank|Register[15][28]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[28]~558_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[28]~558 .lut_mask = 16'hBA98;
defparam \MUXULA|out[28]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneive_lcell_comb \MUXULA|out[28]~559 (
// Equation(s):
// \MUXULA|out[28]~559_combout  = (\MUXULA|out[28]~558_combout  & ((\RegBank|Register[13][28]~q ) # (!\InstrMem|Mux14~1_combout )))

	.dataa(\MUXULA|out[28]~558_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[13][28]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MUXULA|out[28]~559_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[28]~559 .lut_mask = 16'hA2A2;
defparam \MUXULA|out[28]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N27
dffeas \RegBank|Register[2][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][28] .is_wysiwyg = "true";
defparam \RegBank|Register[2][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneive_lcell_comb \MUXULA|out[28]~555 (
// Equation(s):
// \MUXULA|out[28]~555_combout  = (\InstrMem|Mux13~1_combout  & (\InstrMem|Mux14~1_combout )) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & ((\RegBank|Register[0][28]~q ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[2][28]~q ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[2][28]~q ),
	.datad(\RegBank|Register[0][28]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[28]~555_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[28]~555 .lut_mask = 16'hDC98;
defparam \MUXULA|out[28]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N17
dffeas \RegBank|Register[6][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][28] .is_wysiwyg = "true";
defparam \RegBank|Register[6][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneive_lcell_comb \MUXULA|out[28]~556 (
// Equation(s):
// \MUXULA|out[28]~556_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[28]~555_combout  & ((\RegBank|Register[4][28]~q ))) # (!\MUXULA|out[28]~555_combout  & (\RegBank|Register[6][28]~q )))) # (!\InstrMem|Mux13~1_combout  & 
// (\MUXULA|out[28]~555_combout ))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\MUXULA|out[28]~555_combout ),
	.datac(\RegBank|Register[6][28]~q ),
	.datad(\RegBank|Register[4][28]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[28]~556_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[28]~556 .lut_mask = 16'hEC64;
defparam \MUXULA|out[28]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N27
dffeas \RegBank|Register[7][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][28] .is_wysiwyg = "true";
defparam \RegBank|Register[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y23_N9
dffeas \RegBank|Register[3][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][28] .is_wysiwyg = "true";
defparam \RegBank|Register[3][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N8
cycloneive_lcell_comb \MUXULA|out[28]~553 (
// Equation(s):
// \MUXULA|out[28]~553_combout  = (\InstrMem|Mux14~1_combout  & (((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & (\RegBank|Register[7][28]~q )) # (!\InstrMem|Mux13~1_combout  & ((\RegBank|Register[3][28]~q 
// )))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\RegBank|Register[7][28]~q ),
	.datac(\RegBank|Register[3][28]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[28]~553_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[28]~553 .lut_mask = 16'hEE50;
defparam \MUXULA|out[28]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
cycloneive_lcell_comb \MUXULA|out[28]~554 (
// Equation(s):
// \MUXULA|out[28]~554_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[28]~553_combout  & (\RegBank|Register[5][28]~q )) # (!\MUXULA|out[28]~553_combout  & ((\RegBank|Register[1][28]~q ))))) # (!\InstrMem|Mux14~1_combout  & 
// (((\MUXULA|out[28]~553_combout ))))

	.dataa(\RegBank|Register[5][28]~q ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[1][28]~q ),
	.datad(\MUXULA|out[28]~553_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[28]~554_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[28]~554 .lut_mask = 16'hBBC0;
defparam \MUXULA|out[28]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \MUXULA|out[28]~557 (
// Equation(s):
// \MUXULA|out[28]~557_combout  = (\InstrMem|Mux12~2_combout  & (((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\MUXULA|out[28]~554_combout ))) # (!\InstrMem|Mux15~1_combout  & (\MUXULA|out[28]~556_combout 
// ))))

	.dataa(\MUXULA|out[28]~556_combout ),
	.datab(\MUXULA|out[28]~554_combout ),
	.datac(\InstrMem|Mux12~2_combout ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[28]~557_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[28]~557 .lut_mask = 16'hFC0A;
defparam \MUXULA|out[28]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneive_lcell_comb \MUXULA|out[28]~560 (
// Equation(s):
// \MUXULA|out[28]~560_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[28]~557_combout  & ((\MUXULA|out[28]~559_combout ))) # (!\MUXULA|out[28]~557_combout  & (\MUXULA|out[28]~552_combout )))) # (!\InstrMem|Mux12~2_combout  & 
// (((\MUXULA|out[28]~557_combout ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\MUXULA|out[28]~552_combout ),
	.datac(\MUXULA|out[28]~559_combout ),
	.datad(\MUXULA|out[28]~557_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[28]~560_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[28]~560 .lut_mask = 16'hF588;
defparam \MUXULA|out[28]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N16
cycloneive_lcell_comb \RegBank|Register[17][28]~feeder (
// Equation(s):
// \RegBank|Register[17][28]~feeder_combout  = \WriteData[28]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[28]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[17][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[17][28]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[17][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N17
dffeas \RegBank|Register[17][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[17][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][28] .is_wysiwyg = "true";
defparam \RegBank|Register[17][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N19
dffeas \RegBank|Register[16][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][28] .is_wysiwyg = "true";
defparam \RegBank|Register[16][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N18
cycloneive_lcell_comb \MUXULA|out[28]~622 (
// Equation(s):
// \MUXULA|out[28]~622_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[17][28]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[16][28]~q )))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[17][28]~q ),
	.datac(\RegBank|Register[16][28]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[28]~622_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[28]~622 .lut_mask = 16'h4450;
defparam \MUXULA|out[28]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneive_lcell_comb \RegBank|Register[28][28]~feeder (
// Equation(s):
// \RegBank|Register[28][28]~feeder_combout  = \WriteData[28]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[28]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[28][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[28][28]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[28][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N13
dffeas \RegBank|Register[28][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[28][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][28] .is_wysiwyg = "true";
defparam \RegBank|Register[28][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N31
dffeas \RegBank|Register[20][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][28] .is_wysiwyg = "true";
defparam \RegBank|Register[20][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N13
dffeas \RegBank|Register[21][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][28] .is_wysiwyg = "true";
defparam \RegBank|Register[21][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneive_lcell_comb \MUXULA|out[28]~548 (
// Equation(s):
// \MUXULA|out[28]~548_combout  = (\InstrMem|Mux12~2_combout  & (\InstrMem|Mux15~1_combout )) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & ((\RegBank|Register[21][28]~q ))) # (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[20][28]~q ))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[20][28]~q ),
	.datad(\RegBank|Register[21][28]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[28]~548_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[28]~548 .lut_mask = 16'hDC98;
defparam \MUXULA|out[28]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N11
dffeas \RegBank|Register[29][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][28] .is_wysiwyg = "true";
defparam \RegBank|Register[29][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneive_lcell_comb \MUXULA|out[28]~549 (
// Equation(s):
// \MUXULA|out[28]~549_combout  = (\MUXULA|out[28]~548_combout  & (((\RegBank|Register[29][28]~q ) # (!\InstrMem|Mux12~2_combout )))) # (!\MUXULA|out[28]~548_combout  & (\RegBank|Register[28][28]~q  & ((\InstrMem|Mux12~2_combout ))))

	.dataa(\RegBank|Register[28][28]~q ),
	.datab(\MUXULA|out[28]~548_combout ),
	.datac(\RegBank|Register[29][28]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[28]~549_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[28]~549 .lut_mask = 16'hE2CC;
defparam \MUXULA|out[28]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N11
dffeas \RegBank|Register[30][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][28] .is_wysiwyg = "true";
defparam \RegBank|Register[30][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N3
dffeas \RegBank|Register[23][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][28] .is_wysiwyg = "true";
defparam \RegBank|Register[23][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N31
dffeas \RegBank|Register[22][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][28] .is_wysiwyg = "true";
defparam \RegBank|Register[22][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cycloneive_lcell_comb \MUXULA|out[28]~543 (
// Equation(s):
// \MUXULA|out[28]~543_combout  = (\InstrMem|Mux12~2_combout  & (((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[23][28]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[22][28]~q 
// )))))

	.dataa(\RegBank|Register[23][28]~q ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[22][28]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[28]~543_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[28]~543 .lut_mask = 16'hEE30;
defparam \MUXULA|out[28]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N17
dffeas \RegBank|Register[31][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][28] .is_wysiwyg = "true";
defparam \RegBank|Register[31][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N16
cycloneive_lcell_comb \MUXULA|out[28]~544 (
// Equation(s):
// \MUXULA|out[28]~544_combout  = (\MUXULA|out[28]~543_combout  & (((\RegBank|Register[31][28]~q ) # (!\InstrMem|Mux12~2_combout )))) # (!\MUXULA|out[28]~543_combout  & (\RegBank|Register[30][28]~q  & ((\InstrMem|Mux12~2_combout ))))

	.dataa(\RegBank|Register[30][28]~q ),
	.datab(\MUXULA|out[28]~543_combout ),
	.datac(\RegBank|Register[31][28]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[28]~544_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[28]~544 .lut_mask = 16'hE2CC;
defparam \MUXULA|out[28]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N9
dffeas \RegBank|Register[19][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][28] .is_wysiwyg = "true";
defparam \RegBank|Register[19][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N23
dffeas \RegBank|Register[27][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][28] .is_wysiwyg = "true";
defparam \RegBank|Register[27][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N11
dffeas \RegBank|Register[26][28] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][28] .is_wysiwyg = "true";
defparam \RegBank|Register[26][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneive_lcell_comb \MUXULA|out[28]~545 (
// Equation(s):
// \MUXULA|out[28]~545_combout  = (\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout ) # (\RegBank|Register[26][28]~q )))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[26][28]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[28]~545_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[28]~545 .lut_mask = 16'hFA00;
defparam \MUXULA|out[28]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N22
cycloneive_lcell_comb \MUXULA|out[28]~546 (
// Equation(s):
// \MUXULA|out[28]~546_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[28]~545_combout  & ((\RegBank|Register[27][28]~q ))) # (!\MUXULA|out[28]~545_combout  & (\RegBank|Register[19][28]~q )))) # (!\InstrMem|Mux15~1_combout  & 
// (((\MUXULA|out[28]~545_combout ))))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\RegBank|Register[19][28]~q ),
	.datac(\RegBank|Register[27][28]~q ),
	.datad(\MUXULA|out[28]~545_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[28]~546_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[28]~546 .lut_mask = 16'hF588;
defparam \MUXULA|out[28]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneive_lcell_comb \MUXULA|out[28]~547 (
// Equation(s):
// \MUXULA|out[28]~547_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[28]~544_combout ) # ((\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & (((!\InstrMem|Mux14~1_combout  & \MUXULA|out[28]~546_combout ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\MUXULA|out[28]~544_combout ),
	.datac(\InstrMem|Mux14~1_combout ),
	.datad(\MUXULA|out[28]~546_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[28]~547_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[28]~547 .lut_mask = 16'hADA8;
defparam \MUXULA|out[28]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \MUXULA|out[28]~550 (
// Equation(s):
// \MUXULA|out[28]~550_combout  = (\MUXULA|out[28]~547_combout  & (((\MUXULA|out[28]~549_combout ) # (!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[28]~547_combout  & (\MUXULA|out[28]~622_combout  & ((\InstrMem|Mux14~1_combout ))))

	.dataa(\MUXULA|out[28]~622_combout ),
	.datab(\MUXULA|out[28]~549_combout ),
	.datac(\MUXULA|out[28]~547_combout ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[28]~550_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[28]~550 .lut_mask = 16'hCAF0;
defparam \MUXULA|out[28]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \MUXULA|out[28]~561 (
// Equation(s):
// \MUXULA|out[28]~561_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & ((\MUXULA|out[28]~550_combout ))) # (!\InstrMem|Mux11~1_combout  & (\MUXULA|out[28]~560_combout ))))

	.dataa(\InstrMem|Mux11~1_combout ),
	.datab(\UC|Selector1~4_combout ),
	.datac(\MUXULA|out[28]~560_combout ),
	.datad(\MUXULA|out[28]~550_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[28]~561_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[28]~561 .lut_mask = 16'h3210;
defparam \MUXULA|out[28]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N24
cycloneive_lcell_comb \ULA|Add0~56 (
// Equation(s):
// \ULA|Add0~56_combout  = ((\Data[28]~input_o  $ (\MUXULA|out[28]~561_combout  $ (!\ULA|Add0~55 )))) # (GND)
// \ULA|Add0~57  = CARRY((\Data[28]~input_o  & ((\MUXULA|out[28]~561_combout ) # (!\ULA|Add0~55 ))) # (!\Data[28]~input_o  & (\MUXULA|out[28]~561_combout  & !\ULA|Add0~55 )))

	.dataa(\Data[28]~input_o ),
	.datab(\MUXULA|out[28]~561_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~55 ),
	.combout(\ULA|Add0~56_combout ),
	.cout(\ULA|Add0~57 ));
// synopsys translate_off
defparam \ULA|Add0~56 .lut_mask = 16'h698E;
defparam \ULA|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y23_N15
dffeas \RegBank|Register[3][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][29] .is_wysiwyg = "true";
defparam \RegBank|Register[3][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N14
cycloneive_lcell_comb \MUXULA|out[29]~570 (
// Equation(s):
// \MUXULA|out[29]~570_combout  = (\InstrMem|Mux13~1_combout  & (\InstrMem|Mux14~1_combout )) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & ((\RegBank|Register[1][29]~q ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[3][29]~q ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[3][29]~q ),
	.datad(\RegBank|Register[1][29]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[29]~570_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[29]~570 .lut_mask = 16'hDC98;
defparam \MUXULA|out[29]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N21
dffeas \RegBank|Register[7][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][29] .is_wysiwyg = "true";
defparam \RegBank|Register[7][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N20
cycloneive_lcell_comb \MUXULA|out[29]~571 (
// Equation(s):
// \MUXULA|out[29]~571_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[29]~570_combout  & ((\RegBank|Register[5][29]~q ))) # (!\MUXULA|out[29]~570_combout  & (\RegBank|Register[7][29]~q )))) # (!\InstrMem|Mux13~1_combout  & 
// (\MUXULA|out[29]~570_combout ))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\MUXULA|out[29]~570_combout ),
	.datac(\RegBank|Register[7][29]~q ),
	.datad(\RegBank|Register[5][29]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[29]~571_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[29]~571 .lut_mask = 16'hEC64;
defparam \MUXULA|out[29]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N7
dffeas \RegBank|Register[11][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][29] .is_wysiwyg = "true";
defparam \RegBank|Register[11][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N6
cycloneive_lcell_comb \MUXULA|out[29]~577 (
// Equation(s):
// \MUXULA|out[29]~577_combout  = (\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[11][29]~q  & !\InstrMem|Mux13~1_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[11][29]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[29]~577_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[29]~577 .lut_mask = 16'hCC30;
defparam \MUXULA|out[29]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N21
dffeas \RegBank|Register[15][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][29] .is_wysiwyg = "true";
defparam \RegBank|Register[15][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N20
cycloneive_lcell_comb \MUXULA|out[29]~578 (
// Equation(s):
// \MUXULA|out[29]~578_combout  = (\MUXULA|out[29]~577_combout  & ((\RegBank|Register[13][29]~q ) # ((!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[29]~577_combout  & (((\RegBank|Register[15][29]~q  & \InstrMem|Mux13~1_combout ))))

	.dataa(\MUXULA|out[29]~577_combout ),
	.datab(\RegBank|Register[13][29]~q ),
	.datac(\RegBank|Register[15][29]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[29]~578_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[29]~578 .lut_mask = 16'hD8AA;
defparam \MUXULA|out[29]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N13
dffeas \RegBank|Register[2][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][29] .is_wysiwyg = "true";
defparam \RegBank|Register[2][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N12
cycloneive_lcell_comb \MUXULA|out[29]~574 (
// Equation(s):
// \MUXULA|out[29]~574_combout  = (\InstrMem|Mux13~1_combout  & (\InstrMem|Mux14~1_combout )) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & ((\RegBank|Register[0][29]~q ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[2][29]~q ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[2][29]~q ),
	.datad(\RegBank|Register[0][29]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[29]~574_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[29]~574 .lut_mask = 16'hDC98;
defparam \MUXULA|out[29]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N25
dffeas \RegBank|Register[6][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][29] .is_wysiwyg = "true";
defparam \RegBank|Register[6][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneive_lcell_comb \MUXULA|out[29]~575 (
// Equation(s):
// \MUXULA|out[29]~575_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[29]~574_combout  & ((\RegBank|Register[4][29]~q ))) # (!\MUXULA|out[29]~574_combout  & (\RegBank|Register[6][29]~q )))) # (!\InstrMem|Mux13~1_combout  & 
// (\MUXULA|out[29]~574_combout ))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\MUXULA|out[29]~574_combout ),
	.datac(\RegBank|Register[6][29]~q ),
	.datad(\RegBank|Register[4][29]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[29]~575_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[29]~575 .lut_mask = 16'hEC64;
defparam \MUXULA|out[29]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N15
dffeas \RegBank|Register[10][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][29] .is_wysiwyg = "true";
defparam \RegBank|Register[10][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N27
dffeas \RegBank|Register[14][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][29] .is_wysiwyg = "true";
defparam \RegBank|Register[14][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \MUXULA|out[29]~572 (
// Equation(s):
// \MUXULA|out[29]~572_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ) # ((\RegBank|Register[14][29]~q )))) # (!\InstrMem|Mux13~1_combout  & (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[10][29]~q )))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[10][29]~q ),
	.datad(\RegBank|Register[14][29]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[29]~572_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[29]~572 .lut_mask = 16'hBA98;
defparam \MUXULA|out[29]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \MUXULA|out[29]~573 (
// Equation(s):
// \MUXULA|out[29]~573_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[29]~572_combout  & (\RegBank|Register[12][29]~q )) # (!\MUXULA|out[29]~572_combout  & ((\RegBank|Register[8][29]~q ))))) # (!\InstrMem|Mux14~1_combout  & 
// (\MUXULA|out[29]~572_combout ))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\MUXULA|out[29]~572_combout ),
	.datac(\RegBank|Register[12][29]~q ),
	.datad(\RegBank|Register[8][29]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[29]~573_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[29]~573 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[29]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \MUXULA|out[29]~576 (
// Equation(s):
// \MUXULA|out[29]~576_combout  = (\InstrMem|Mux12~2_combout  & (((\MUXULA|out[29]~573_combout ) # (\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & (\MUXULA|out[29]~575_combout  & ((!\InstrMem|Mux15~1_combout ))))

	.dataa(\MUXULA|out[29]~575_combout ),
	.datab(\MUXULA|out[29]~573_combout ),
	.datac(\InstrMem|Mux12~2_combout ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[29]~576_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[29]~576 .lut_mask = 16'hF0CA;
defparam \MUXULA|out[29]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \MUXULA|out[29]~579 (
// Equation(s):
// \MUXULA|out[29]~579_combout  = (\MUXULA|out[29]~576_combout  & (((\MUXULA|out[29]~578_combout ) # (!\InstrMem|Mux15~1_combout )))) # (!\MUXULA|out[29]~576_combout  & (\MUXULA|out[29]~571_combout  & ((\InstrMem|Mux15~1_combout ))))

	.dataa(\MUXULA|out[29]~571_combout ),
	.datab(\MUXULA|out[29]~578_combout ),
	.datac(\MUXULA|out[29]~576_combout ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[29]~579_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[29]~579 .lut_mask = 16'hCAF0;
defparam \MUXULA|out[29]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N5
dffeas \RegBank|Register[17][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][29] .is_wysiwyg = "true";
defparam \RegBank|Register[17][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N7
dffeas \RegBank|Register[16][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][29] .is_wysiwyg = "true";
defparam \RegBank|Register[16][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N6
cycloneive_lcell_comb \MUXULA|out[29]~621 (
// Equation(s):
// \MUXULA|out[29]~621_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[17][29]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[16][29]~q )))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[17][29]~q ),
	.datac(\RegBank|Register[16][29]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[29]~621_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[29]~621 .lut_mask = 16'h4450;
defparam \MUXULA|out[29]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N31
dffeas \RegBank|Register[23][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][29] .is_wysiwyg = "true";
defparam \RegBank|Register[23][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N1
dffeas \RegBank|Register[22][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][29] .is_wysiwyg = "true";
defparam \RegBank|Register[22][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N21
dffeas \RegBank|Register[30][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][29] .is_wysiwyg = "true";
defparam \RegBank|Register[30][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N0
cycloneive_lcell_comb \MUXULA|out[29]~562 (
// Equation(s):
// \MUXULA|out[29]~562_combout  = (\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout ) # ((\RegBank|Register[30][29]~q )))) # (!\InstrMem|Mux12~2_combout  & (!\InstrMem|Mux15~1_combout  & (\RegBank|Register[22][29]~q )))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[22][29]~q ),
	.datad(\RegBank|Register[30][29]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[29]~562_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[29]~562 .lut_mask = 16'hBA98;
defparam \MUXULA|out[29]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N1
dffeas \RegBank|Register[31][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][29] .is_wysiwyg = "true";
defparam \RegBank|Register[31][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N0
cycloneive_lcell_comb \MUXULA|out[29]~563 (
// Equation(s):
// \MUXULA|out[29]~563_combout  = (\MUXULA|out[29]~562_combout  & (((\RegBank|Register[31][29]~q ) # (!\InstrMem|Mux15~1_combout )))) # (!\MUXULA|out[29]~562_combout  & (\RegBank|Register[23][29]~q  & ((\InstrMem|Mux15~1_combout ))))

	.dataa(\RegBank|Register[23][29]~q ),
	.datab(\MUXULA|out[29]~562_combout ),
	.datac(\RegBank|Register[31][29]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[29]~563_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[29]~563 .lut_mask = 16'hE2CC;
defparam \MUXULA|out[29]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N13
dffeas \RegBank|Register[26][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][29] .is_wysiwyg = "true";
defparam \RegBank|Register[26][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N21
dffeas \RegBank|Register[19][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][29] .is_wysiwyg = "true";
defparam \RegBank|Register[19][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N20
cycloneive_lcell_comb \MUXULA|out[29]~564 (
// Equation(s):
// \MUXULA|out[29]~564_combout  = (\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout ) # (\RegBank|Register[19][29]~q )))

	.dataa(gnd),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[19][29]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[29]~564_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[29]~564 .lut_mask = 16'hFC00;
defparam \MUXULA|out[29]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N3
dffeas \RegBank|Register[27][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][29] .is_wysiwyg = "true";
defparam \RegBank|Register[27][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N2
cycloneive_lcell_comb \MUXULA|out[29]~565 (
// Equation(s):
// \MUXULA|out[29]~565_combout  = (\MUXULA|out[29]~564_combout  & (((\RegBank|Register[27][29]~q ) # (!\InstrMem|Mux12~2_combout )))) # (!\MUXULA|out[29]~564_combout  & (\RegBank|Register[26][29]~q  & ((\InstrMem|Mux12~2_combout ))))

	.dataa(\RegBank|Register[26][29]~q ),
	.datab(\MUXULA|out[29]~564_combout ),
	.datac(\RegBank|Register[27][29]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[29]~565_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[29]~565 .lut_mask = 16'hE2CC;
defparam \MUXULA|out[29]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N2
cycloneive_lcell_comb \MUXULA|out[29]~566 (
// Equation(s):
// \MUXULA|out[29]~566_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[29]~563_combout ) # ((\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & (((\MUXULA|out[29]~565_combout  & !\InstrMem|Mux14~1_combout ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\MUXULA|out[29]~563_combout ),
	.datac(\MUXULA|out[29]~565_combout ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[29]~566_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[29]~566 .lut_mask = 16'hAAD8;
defparam \MUXULA|out[29]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N9
dffeas \RegBank|Register[28][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][29] .is_wysiwyg = "true";
defparam \RegBank|Register[28][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N27
dffeas \RegBank|Register[20][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][29] .is_wysiwyg = "true";
defparam \RegBank|Register[20][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N26
cycloneive_lcell_comb \MUXULA|out[29]~567 (
// Equation(s):
// \MUXULA|out[29]~567_combout  = (\InstrMem|Mux12~2_combout  & ((\RegBank|Register[28][29]~q ) # ((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & (((\RegBank|Register[20][29]~q  & !\InstrMem|Mux15~1_combout ))))

	.dataa(\RegBank|Register[28][29]~q ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[20][29]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[29]~567_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[29]~567 .lut_mask = 16'hCCB8;
defparam \MUXULA|out[29]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N23
dffeas \RegBank|Register[29][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][29] .is_wysiwyg = "true";
defparam \RegBank|Register[29][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N17
dffeas \RegBank|Register[21][29] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][29] .is_wysiwyg = "true";
defparam \RegBank|Register[21][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneive_lcell_comb \MUXULA|out[29]~568 (
// Equation(s):
// \MUXULA|out[29]~568_combout  = (\InstrMem|Mux15~1_combout  & ((\MUXULA|out[29]~567_combout  & (\RegBank|Register[29][29]~q )) # (!\MUXULA|out[29]~567_combout  & ((\RegBank|Register[21][29]~q ))))) # (!\InstrMem|Mux15~1_combout  & 
// (\MUXULA|out[29]~567_combout ))

	.dataa(\InstrMem|Mux15~1_combout ),
	.datab(\MUXULA|out[29]~567_combout ),
	.datac(\RegBank|Register[29][29]~q ),
	.datad(\RegBank|Register[21][29]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[29]~568_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[29]~568 .lut_mask = 16'hE6C4;
defparam \MUXULA|out[29]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \MUXULA|out[29]~569 (
// Equation(s):
// \MUXULA|out[29]~569_combout  = (\MUXULA|out[29]~566_combout  & (((\MUXULA|out[29]~568_combout ) # (!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[29]~566_combout  & (\MUXULA|out[29]~621_combout  & ((\InstrMem|Mux14~1_combout ))))

	.dataa(\MUXULA|out[29]~621_combout ),
	.datab(\MUXULA|out[29]~566_combout ),
	.datac(\MUXULA|out[29]~568_combout ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[29]~569_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[29]~569 .lut_mask = 16'hE2CC;
defparam \MUXULA|out[29]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \MUXULA|out[29]~580 (
// Equation(s):
// \MUXULA|out[29]~580_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & ((\MUXULA|out[29]~569_combout ))) # (!\InstrMem|Mux11~1_combout  & (\MUXULA|out[29]~579_combout ))))

	.dataa(\InstrMem|Mux11~1_combout ),
	.datab(\UC|Selector1~4_combout ),
	.datac(\MUXULA|out[29]~579_combout ),
	.datad(\MUXULA|out[29]~569_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[29]~580_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[29]~580 .lut_mask = 16'h3210;
defparam \MUXULA|out[29]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y3_N8
cycloneive_io_ibuf \Data[29]~input (
	.i(Data[29]),
	.ibar(gnd),
	.o(\Data[29]~input_o ));
// synopsys translate_off
defparam \Data[29]~input .bus_hold = "false";
defparam \Data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N26
cycloneive_lcell_comb \ULA|Add0~58 (
// Equation(s):
// \ULA|Add0~58_combout  = (\MUXULA|out[29]~580_combout  & ((\Data[29]~input_o  & (\ULA|Add0~57  & VCC)) # (!\Data[29]~input_o  & (!\ULA|Add0~57 )))) # (!\MUXULA|out[29]~580_combout  & ((\Data[29]~input_o  & (!\ULA|Add0~57 )) # (!\Data[29]~input_o  & 
// ((\ULA|Add0~57 ) # (GND)))))
// \ULA|Add0~59  = CARRY((\MUXULA|out[29]~580_combout  & (!\Data[29]~input_o  & !\ULA|Add0~57 )) # (!\MUXULA|out[29]~580_combout  & ((!\ULA|Add0~57 ) # (!\Data[29]~input_o ))))

	.dataa(\MUXULA|out[29]~580_combout ),
	.datab(\Data[29]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~57 ),
	.combout(\ULA|Add0~58_combout ),
	.cout(\ULA|Add0~59 ));
// synopsys translate_off
defparam \ULA|Add0~58 .lut_mask = 16'h9617;
defparam \ULA|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y18_N9
dffeas \RegBank|Register[14][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][30] .is_wysiwyg = "true";
defparam \RegBank|Register[14][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N3
dffeas \RegBank|Register[10][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][30] .is_wysiwyg = "true";
defparam \RegBank|Register[10][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneive_lcell_comb \MUXULA|out[30]~589 (
// Equation(s):
// \MUXULA|out[30]~589_combout  = (\InstrMem|Mux14~1_combout  & ((\RegBank|Register[8][30]~q ) # ((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & (((\RegBank|Register[10][30]~q  & !\InstrMem|Mux13~1_combout ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\RegBank|Register[8][30]~q ),
	.datac(\RegBank|Register[10][30]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[30]~589_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[30]~589 .lut_mask = 16'hAAD8;
defparam \MUXULA|out[30]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneive_lcell_comb \MUXULA|out[30]~590 (
// Equation(s):
// \MUXULA|out[30]~590_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[30]~589_combout  & (\RegBank|Register[12][30]~q )) # (!\MUXULA|out[30]~589_combout  & ((\RegBank|Register[14][30]~q ))))) # (!\InstrMem|Mux13~1_combout  & 
// (((\MUXULA|out[30]~589_combout ))))

	.dataa(\RegBank|Register[12][30]~q ),
	.datab(\InstrMem|Mux13~1_combout ),
	.datac(\RegBank|Register[14][30]~q ),
	.datad(\MUXULA|out[30]~589_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[30]~590_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[30]~590 .lut_mask = 16'hBBC0;
defparam \MUXULA|out[30]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N31
dffeas \RegBank|Register[11][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][30] .is_wysiwyg = "true";
defparam \RegBank|Register[11][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y17_N17
dffeas \RegBank|Register[15][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][30] .is_wysiwyg = "true";
defparam \RegBank|Register[15][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N30
cycloneive_lcell_comb \MUXULA|out[30]~596 (
// Equation(s):
// \MUXULA|out[30]~596_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ) # ((\RegBank|Register[15][30]~q )))) # (!\InstrMem|Mux13~1_combout  & (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[11][30]~q )))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[11][30]~q ),
	.datad(\RegBank|Register[15][30]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[30]~596_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[30]~596 .lut_mask = 16'hBA98;
defparam \MUXULA|out[30]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
cycloneive_lcell_comb \MUXULA|out[30]~597 (
// Equation(s):
// \MUXULA|out[30]~597_combout  = (\MUXULA|out[30]~596_combout  & ((\RegBank|Register[13][30]~q ) # (!\InstrMem|Mux14~1_combout )))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[13][30]~q ),
	.datad(\MUXULA|out[30]~596_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[30]~597_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[30]~597 .lut_mask = 16'hF500;
defparam \MUXULA|out[30]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N29
dffeas \RegBank|Register[2][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][30] .is_wysiwyg = "true";
defparam \RegBank|Register[2][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N28
cycloneive_lcell_comb \MUXULA|out[30]~593 (
// Equation(s):
// \MUXULA|out[30]~593_combout  = (\InstrMem|Mux13~1_combout  & (((\InstrMem|Mux14~1_combout )))) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & (\RegBank|Register[0][30]~q )) # (!\InstrMem|Mux14~1_combout  & ((\RegBank|Register[2][30]~q 
// )))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\RegBank|Register[0][30]~q ),
	.datac(\RegBank|Register[2][30]~q ),
	.datad(\InstrMem|Mux14~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[30]~593_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[30]~593 .lut_mask = 16'hEE50;
defparam \MUXULA|out[30]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N27
dffeas \RegBank|Register[6][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][30] .is_wysiwyg = "true";
defparam \RegBank|Register[6][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
cycloneive_lcell_comb \MUXULA|out[30]~594 (
// Equation(s):
// \MUXULA|out[30]~594_combout  = (\MUXULA|out[30]~593_combout  & ((\RegBank|Register[4][30]~q ) # ((!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[30]~593_combout  & (((\RegBank|Register[6][30]~q  & \InstrMem|Mux13~1_combout ))))

	.dataa(\RegBank|Register[4][30]~q ),
	.datab(\MUXULA|out[30]~593_combout ),
	.datac(\RegBank|Register[6][30]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[30]~594_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[30]~594 .lut_mask = 16'hB8CC;
defparam \MUXULA|out[30]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N7
dffeas \RegBank|Register[3][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][30] .is_wysiwyg = "true";
defparam \RegBank|Register[3][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N22
cycloneive_lcell_comb \RegBank|Register[7][30]~feeder (
// Equation(s):
// \RegBank|Register[7][30]~feeder_combout  = \WriteData[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[30]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[7][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[7][30]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[7][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N23
dffeas \RegBank|Register[7][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[7][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][30] .is_wysiwyg = "true";
defparam \RegBank|Register[7][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N6
cycloneive_lcell_comb \MUXULA|out[30]~591 (
// Equation(s):
// \MUXULA|out[30]~591_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ) # ((\RegBank|Register[7][30]~q )))) # (!\InstrMem|Mux13~1_combout  & (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[3][30]~q )))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[3][30]~q ),
	.datad(\RegBank|Register[7][30]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[30]~591_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[30]~591 .lut_mask = 16'hBA98;
defparam \MUXULA|out[30]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneive_lcell_comb \MUXULA|out[30]~592 (
// Equation(s):
// \MUXULA|out[30]~592_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[30]~591_combout  & (\RegBank|Register[5][30]~q )) # (!\MUXULA|out[30]~591_combout  & ((\RegBank|Register[1][30]~q ))))) # (!\InstrMem|Mux14~1_combout  & 
// (((\MUXULA|out[30]~591_combout ))))

	.dataa(\RegBank|Register[5][30]~q ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[1][30]~q ),
	.datad(\MUXULA|out[30]~591_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[30]~592_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[30]~592 .lut_mask = 16'hBBC0;
defparam \MUXULA|out[30]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneive_lcell_comb \MUXULA|out[30]~595 (
// Equation(s):
// \MUXULA|out[30]~595_combout  = (\InstrMem|Mux15~1_combout  & (((\MUXULA|out[30]~592_combout ) # (\InstrMem|Mux12~2_combout )))) # (!\InstrMem|Mux15~1_combout  & (\MUXULA|out[30]~594_combout  & ((!\InstrMem|Mux12~2_combout ))))

	.dataa(\MUXULA|out[30]~594_combout ),
	.datab(\MUXULA|out[30]~592_combout ),
	.datac(\InstrMem|Mux15~1_combout ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[30]~595_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[30]~595 .lut_mask = 16'hF0CA;
defparam \MUXULA|out[30]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneive_lcell_comb \MUXULA|out[30]~598 (
// Equation(s):
// \MUXULA|out[30]~598_combout  = (\MUXULA|out[30]~595_combout  & (((\MUXULA|out[30]~597_combout ) # (!\InstrMem|Mux12~2_combout )))) # (!\MUXULA|out[30]~595_combout  & (\MUXULA|out[30]~590_combout  & ((\InstrMem|Mux12~2_combout ))))

	.dataa(\MUXULA|out[30]~590_combout ),
	.datab(\MUXULA|out[30]~597_combout ),
	.datac(\MUXULA|out[30]~595_combout ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[30]~598_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[30]~598 .lut_mask = 16'hCAF0;
defparam \MUXULA|out[30]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N11
dffeas \RegBank|Register[26][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][30] .is_wysiwyg = "true";
defparam \RegBank|Register[26][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N10
cycloneive_lcell_comb \MUXULA|out[30]~583 (
// Equation(s):
// \MUXULA|out[30]~583_combout  = (\InstrMem|Mux12~2_combout  & ((\RegBank|Register[26][30]~q ) # (\InstrMem|Mux15~1_combout )))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(gnd),
	.datac(\RegBank|Register[26][30]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[30]~583_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[30]~583 .lut_mask = 16'hAAA0;
defparam \MUXULA|out[30]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N19
dffeas \RegBank|Register[27][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][30] .is_wysiwyg = "true";
defparam \RegBank|Register[27][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N1
dffeas \RegBank|Register[19][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][30] .is_wysiwyg = "true";
defparam \RegBank|Register[19][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N18
cycloneive_lcell_comb \MUXULA|out[30]~584 (
// Equation(s):
// \MUXULA|out[30]~584_combout  = (\MUXULA|out[30]~583_combout  & (((\RegBank|Register[27][30]~q )) # (!\InstrMem|Mux15~1_combout ))) # (!\MUXULA|out[30]~583_combout  & (\InstrMem|Mux15~1_combout  & ((\RegBank|Register[19][30]~q ))))

	.dataa(\MUXULA|out[30]~583_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[27][30]~q ),
	.datad(\RegBank|Register[19][30]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[30]~584_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[30]~584 .lut_mask = 16'hE6A2;
defparam \MUXULA|out[30]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N15
dffeas \RegBank|Register[30][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][30] .is_wysiwyg = "true";
defparam \RegBank|Register[30][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \RegBank|Register[23][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][30] .is_wysiwyg = "true";
defparam \RegBank|Register[23][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N25
dffeas \RegBank|Register[22][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][30] .is_wysiwyg = "true";
defparam \RegBank|Register[22][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneive_lcell_comb \MUXULA|out[30]~581 (
// Equation(s):
// \MUXULA|out[30]~581_combout  = (\InstrMem|Mux12~2_combout  & (((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[23][30]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[22][30]~q 
// )))))

	.dataa(\RegBank|Register[23][30]~q ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[22][30]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[30]~581_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[30]~581 .lut_mask = 16'hEE30;
defparam \MUXULA|out[30]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N23
dffeas \RegBank|Register[31][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][30] .is_wysiwyg = "true";
defparam \RegBank|Register[31][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N22
cycloneive_lcell_comb \MUXULA|out[30]~582 (
// Equation(s):
// \MUXULA|out[30]~582_combout  = (\MUXULA|out[30]~581_combout  & (((\RegBank|Register[31][30]~q ) # (!\InstrMem|Mux12~2_combout )))) # (!\MUXULA|out[30]~581_combout  & (\RegBank|Register[30][30]~q  & ((\InstrMem|Mux12~2_combout ))))

	.dataa(\RegBank|Register[30][30]~q ),
	.datab(\MUXULA|out[30]~581_combout ),
	.datac(\RegBank|Register[31][30]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[30]~582_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[30]~582 .lut_mask = 16'hE2CC;
defparam \MUXULA|out[30]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \MUXULA|out[30]~585 (
// Equation(s):
// \MUXULA|out[30]~585_combout  = (\InstrMem|Mux14~1_combout  & (((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\MUXULA|out[30]~582_combout ))) # (!\InstrMem|Mux13~1_combout  & (\MUXULA|out[30]~584_combout 
// ))))

	.dataa(\MUXULA|out[30]~584_combout ),
	.datab(\MUXULA|out[30]~582_combout ),
	.datac(\InstrMem|Mux14~1_combout ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[30]~585_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[30]~585 .lut_mask = 16'hFC0A;
defparam \MUXULA|out[30]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N21
dffeas \RegBank|Register[17][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][30] .is_wysiwyg = "true";
defparam \RegBank|Register[17][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N3
dffeas \RegBank|Register[16][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][30] .is_wysiwyg = "true";
defparam \RegBank|Register[16][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N2
cycloneive_lcell_comb \MUXULA|out[30]~620 (
// Equation(s):
// \MUXULA|out[30]~620_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[17][30]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[16][30]~q )))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[17][30]~q ),
	.datac(\RegBank|Register[16][30]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[30]~620_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[30]~620 .lut_mask = 16'h4450;
defparam \MUXULA|out[30]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \RegBank|Register[28][30]~feeder (
// Equation(s):
// \RegBank|Register[28][30]~feeder_combout  = \WriteData[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[30]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[28][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[28][30]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[28][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \RegBank|Register[28][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[28][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][30] .is_wysiwyg = "true";
defparam \RegBank|Register[28][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N9
dffeas \RegBank|Register[29][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][30] .is_wysiwyg = "true";
defparam \RegBank|Register[29][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneive_lcell_comb \RegBank|Register[21][30]~feeder (
// Equation(s):
// \RegBank|Register[21][30]~feeder_combout  = \WriteData[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[30]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[21][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[21][30]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[21][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N11
dffeas \RegBank|Register[21][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[21][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][30] .is_wysiwyg = "true";
defparam \RegBank|Register[21][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N15
dffeas \RegBank|Register[20][30] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][30] .is_wysiwyg = "true";
defparam \RegBank|Register[20][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneive_lcell_comb \MUXULA|out[30]~586 (
// Equation(s):
// \MUXULA|out[30]~586_combout  = (\InstrMem|Mux12~2_combout  & (((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[21][30]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[20][30]~q 
// )))))

	.dataa(\RegBank|Register[21][30]~q ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[20][30]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[30]~586_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[30]~586 .lut_mask = 16'hEE30;
defparam \MUXULA|out[30]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneive_lcell_comb \MUXULA|out[30]~587 (
// Equation(s):
// \MUXULA|out[30]~587_combout  = (\InstrMem|Mux12~2_combout  & ((\MUXULA|out[30]~586_combout  & ((\RegBank|Register[29][30]~q ))) # (!\MUXULA|out[30]~586_combout  & (\RegBank|Register[28][30]~q )))) # (!\InstrMem|Mux12~2_combout  & 
// (((\MUXULA|out[30]~586_combout ))))

	.dataa(\RegBank|Register[28][30]~q ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[29][30]~q ),
	.datad(\MUXULA|out[30]~586_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[30]~587_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[30]~587 .lut_mask = 16'hF388;
defparam \MUXULA|out[30]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneive_lcell_comb \MUXULA|out[30]~588 (
// Equation(s):
// \MUXULA|out[30]~588_combout  = (\InstrMem|Mux14~1_combout  & ((\MUXULA|out[30]~585_combout  & ((\MUXULA|out[30]~587_combout ))) # (!\MUXULA|out[30]~585_combout  & (\MUXULA|out[30]~620_combout )))) # (!\InstrMem|Mux14~1_combout  & 
// (\MUXULA|out[30]~585_combout ))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\MUXULA|out[30]~585_combout ),
	.datac(\MUXULA|out[30]~620_combout ),
	.datad(\MUXULA|out[30]~587_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[30]~588_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[30]~588 .lut_mask = 16'hEC64;
defparam \MUXULA|out[30]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \MUXULA|out[30]~599 (
// Equation(s):
// \MUXULA|out[30]~599_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & ((\MUXULA|out[30]~588_combout ))) # (!\InstrMem|Mux11~1_combout  & (\MUXULA|out[30]~598_combout ))))

	.dataa(\MUXULA|out[30]~598_combout ),
	.datab(\MUXULA|out[30]~588_combout ),
	.datac(\UC|Selector1~4_combout ),
	.datad(\InstrMem|Mux11~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[30]~599_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[30]~599 .lut_mask = 16'h0C0A;
defparam \MUXULA|out[30]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N29
cycloneive_io_ibuf \Data[30]~input (
	.i(Data[30]),
	.ibar(gnd),
	.o(\Data[30]~input_o ));
// synopsys translate_off
defparam \Data[30]~input .bus_hold = "false";
defparam \Data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N28
cycloneive_lcell_comb \ULA|Add0~60 (
// Equation(s):
// \ULA|Add0~60_combout  = ((\MUXULA|out[30]~599_combout  $ (\Data[30]~input_o  $ (!\ULA|Add0~59 )))) # (GND)
// \ULA|Add0~61  = CARRY((\MUXULA|out[30]~599_combout  & ((\Data[30]~input_o ) # (!\ULA|Add0~59 ))) # (!\MUXULA|out[30]~599_combout  & (\Data[30]~input_o  & !\ULA|Add0~59 )))

	.dataa(\MUXULA|out[30]~599_combout ),
	.datab(\Data[30]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~59 ),
	.combout(\ULA|Add0~60_combout ),
	.cout(\ULA|Add0~61 ));
// synopsys translate_off
defparam \ULA|Add0~60 .lut_mask = 16'h698E;
defparam \ULA|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N29
cycloneive_io_ibuf \Data[31]~input (
	.i(Data[31]),
	.ibar(gnd),
	.o(\Data[31]~input_o ));
// synopsys translate_off
defparam \Data[31]~input .bus_hold = "false";
defparam \Data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y17_N31
dffeas \RegBank|Register[28][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[28][31]~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[28][31] .is_wysiwyg = "true";
defparam \RegBank|Register[28][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N17
dffeas \RegBank|Register[20][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[20][31]~87_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[20][31] .is_wysiwyg = "true";
defparam \RegBank|Register[20][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneive_lcell_comb \MUXULA|out[31]~605 (
// Equation(s):
// \MUXULA|out[31]~605_combout  = (\InstrMem|Mux15~1_combout  & (((\InstrMem|Mux12~2_combout )))) # (!\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout  & (\RegBank|Register[28][31]~q )) # (!\InstrMem|Mux12~2_combout  & ((\RegBank|Register[20][31]~q 
// )))))

	.dataa(\RegBank|Register[28][31]~q ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[20][31]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[31]~605_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[31]~605 .lut_mask = 16'hEE30;
defparam \MUXULA|out[31]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N7
dffeas \RegBank|Register[29][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[29][31]~88_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[29][31] .is_wysiwyg = "true";
defparam \RegBank|Register[29][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N29
dffeas \RegBank|Register[21][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[21][31]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[21][31] .is_wysiwyg = "true";
defparam \RegBank|Register[21][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneive_lcell_comb \MUXULA|out[31]~606 (
// Equation(s):
// \MUXULA|out[31]~606_combout  = (\MUXULA|out[31]~605_combout  & (((\RegBank|Register[29][31]~q )) # (!\InstrMem|Mux15~1_combout ))) # (!\MUXULA|out[31]~605_combout  & (\InstrMem|Mux15~1_combout  & ((\RegBank|Register[21][31]~q ))))

	.dataa(\MUXULA|out[31]~605_combout ),
	.datab(\InstrMem|Mux15~1_combout ),
	.datac(\RegBank|Register[29][31]~q ),
	.datad(\RegBank|Register[21][31]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[31]~606_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[31]~606 .lut_mask = 16'hE6A2;
defparam \MUXULA|out[31]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N13
dffeas \RegBank|Register[19][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[19][31]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[19][31] .is_wysiwyg = "true";
defparam \RegBank|Register[19][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N12
cycloneive_lcell_comb \MUXULA|out[31]~602 (
// Equation(s):
// \MUXULA|out[31]~602_combout  = (\InstrMem|Mux15~1_combout  & ((\InstrMem|Mux12~2_combout ) # (\RegBank|Register[19][31]~q )))

	.dataa(gnd),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[19][31]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[31]~602_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[31]~602 .lut_mask = 16'hFC00;
defparam \MUXULA|out[31]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N25
dffeas \RegBank|Register[26][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[26][31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[26][31] .is_wysiwyg = "true";
defparam \RegBank|Register[26][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N31
dffeas \RegBank|Register[27][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[27][31]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[27][31] .is_wysiwyg = "true";
defparam \RegBank|Register[27][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N30
cycloneive_lcell_comb \MUXULA|out[31]~603 (
// Equation(s):
// \MUXULA|out[31]~603_combout  = (\MUXULA|out[31]~602_combout  & (((\RegBank|Register[27][31]~q ) # (!\InstrMem|Mux12~2_combout )))) # (!\MUXULA|out[31]~602_combout  & (\RegBank|Register[26][31]~q  & ((\InstrMem|Mux12~2_combout ))))

	.dataa(\MUXULA|out[31]~602_combout ),
	.datab(\RegBank|Register[26][31]~q ),
	.datac(\RegBank|Register[27][31]~q ),
	.datad(\InstrMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[31]~603_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[31]~603 .lut_mask = 16'hE4AA;
defparam \MUXULA|out[31]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N13
dffeas \RegBank|Register[23][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[23][31]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[23][31] .is_wysiwyg = "true";
defparam \RegBank|Register[23][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N5
dffeas \RegBank|Register[30][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[30][31]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[30][31] .is_wysiwyg = "true";
defparam \RegBank|Register[30][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N29
dffeas \RegBank|Register[22][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[22][31]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[22][31] .is_wysiwyg = "true";
defparam \RegBank|Register[22][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneive_lcell_comb \MUXULA|out[31]~600 (
// Equation(s):
// \MUXULA|out[31]~600_combout  = (\InstrMem|Mux12~2_combout  & ((\RegBank|Register[30][31]~q ) # ((\InstrMem|Mux15~1_combout )))) # (!\InstrMem|Mux12~2_combout  & (((\RegBank|Register[22][31]~q  & !\InstrMem|Mux15~1_combout ))))

	.dataa(\RegBank|Register[30][31]~q ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\RegBank|Register[22][31]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[31]~600_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[31]~600 .lut_mask = 16'hCCB8;
defparam \MUXULA|out[31]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N15
dffeas \RegBank|Register[31][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[31][31]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[31][31] .is_wysiwyg = "true";
defparam \RegBank|Register[31][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneive_lcell_comb \MUXULA|out[31]~601 (
// Equation(s):
// \MUXULA|out[31]~601_combout  = (\MUXULA|out[31]~600_combout  & (((\RegBank|Register[31][31]~q ) # (!\InstrMem|Mux15~1_combout )))) # (!\MUXULA|out[31]~600_combout  & (\RegBank|Register[23][31]~q  & ((\InstrMem|Mux15~1_combout ))))

	.dataa(\RegBank|Register[23][31]~q ),
	.datab(\MUXULA|out[31]~600_combout ),
	.datac(\RegBank|Register[31][31]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[31]~601_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[31]~601 .lut_mask = 16'hE2CC;
defparam \MUXULA|out[31]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneive_lcell_comb \MUXULA|out[31]~604 (
// Equation(s):
// \MUXULA|out[31]~604_combout  = (\InstrMem|Mux14~1_combout  & (((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout  & ((\MUXULA|out[31]~601_combout ))) # (!\InstrMem|Mux13~1_combout  & (\MUXULA|out[31]~603_combout 
// ))))

	.dataa(\InstrMem|Mux14~1_combout ),
	.datab(\MUXULA|out[31]~603_combout ),
	.datac(\MUXULA|out[31]~601_combout ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[31]~604_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[31]~604 .lut_mask = 16'hFA44;
defparam \MUXULA|out[31]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N1
dffeas \RegBank|Register[17][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[17][31]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[17][31] .is_wysiwyg = "true";
defparam \RegBank|Register[17][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N15
dffeas \RegBank|Register[16][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[16][31]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[16][31] .is_wysiwyg = "true";
defparam \RegBank|Register[16][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N14
cycloneive_lcell_comb \MUXULA|out[31]~619 (
// Equation(s):
// \MUXULA|out[31]~619_combout  = (!\InstrMem|Mux12~2_combout  & ((\InstrMem|Mux15~1_combout  & (\RegBank|Register[17][31]~q )) # (!\InstrMem|Mux15~1_combout  & ((\RegBank|Register[16][31]~q )))))

	.dataa(\InstrMem|Mux12~2_combout ),
	.datab(\RegBank|Register[17][31]~q ),
	.datac(\RegBank|Register[16][31]~q ),
	.datad(\InstrMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[31]~619_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[31]~619 .lut_mask = 16'h4450;
defparam \MUXULA|out[31]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \MUXULA|out[31]~607 (
// Equation(s):
// \MUXULA|out[31]~607_combout  = (\MUXULA|out[31]~604_combout  & ((\MUXULA|out[31]~606_combout ) # ((!\InstrMem|Mux14~1_combout )))) # (!\MUXULA|out[31]~604_combout  & (((\InstrMem|Mux14~1_combout  & \MUXULA|out[31]~619_combout ))))

	.dataa(\MUXULA|out[31]~606_combout ),
	.datab(\MUXULA|out[31]~604_combout ),
	.datac(\InstrMem|Mux14~1_combout ),
	.datad(\MUXULA|out[31]~619_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[31]~607_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[31]~607 .lut_mask = 16'hBC8C;
defparam \MUXULA|out[31]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N27
dffeas \RegBank|Register[11][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[11][31]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[11][31] .is_wysiwyg = "true";
defparam \RegBank|Register[11][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N26
cycloneive_lcell_comb \MUXULA|out[31]~615 (
// Equation(s):
// \MUXULA|out[31]~615_combout  = (\InstrMem|Mux14~1_combout  & ((\InstrMem|Mux13~1_combout ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[11][31]~q  & !\InstrMem|Mux13~1_combout ))

	.dataa(gnd),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[11][31]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[31]~615_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[31]~615 .lut_mask = 16'hCC30;
defparam \MUXULA|out[31]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N29
dffeas \RegBank|Register[15][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[15][31]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[15][31] .is_wysiwyg = "true";
defparam \RegBank|Register[15][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N28
cycloneive_lcell_comb \MUXULA|out[31]~616 (
// Equation(s):
// \MUXULA|out[31]~616_combout  = (\MUXULA|out[31]~615_combout  & ((\RegBank|Register[13][31]~q ) # ((!\InstrMem|Mux13~1_combout )))) # (!\MUXULA|out[31]~615_combout  & (((\RegBank|Register[15][31]~q  & \InstrMem|Mux13~1_combout ))))

	.dataa(\MUXULA|out[31]~615_combout ),
	.datab(\RegBank|Register[13][31]~q ),
	.datac(\RegBank|Register[15][31]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[31]~616_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[31]~616 .lut_mask = 16'hD8AA;
defparam \MUXULA|out[31]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N27
dffeas \RegBank|Register[2][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[2][31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[2][31] .is_wysiwyg = "true";
defparam \RegBank|Register[2][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N26
cycloneive_lcell_comb \MUXULA|out[31]~612 (
// Equation(s):
// \MUXULA|out[31]~612_combout  = (\InstrMem|Mux14~1_combout  & ((\RegBank|Register[0][31]~q ) # ((\InstrMem|Mux13~1_combout )))) # (!\InstrMem|Mux14~1_combout  & (((\RegBank|Register[2][31]~q  & !\InstrMem|Mux13~1_combout ))))

	.dataa(\RegBank|Register[0][31]~q ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[2][31]~q ),
	.datad(\InstrMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[31]~612_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[31]~612 .lut_mask = 16'hCCB8;
defparam \MUXULA|out[31]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N7
dffeas \RegBank|Register[6][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[6][31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[6][31] .is_wysiwyg = "true";
defparam \RegBank|Register[6][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneive_lcell_comb \MUXULA|out[31]~613 (
// Equation(s):
// \MUXULA|out[31]~613_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[31]~612_combout  & ((\RegBank|Register[4][31]~q ))) # (!\MUXULA|out[31]~612_combout  & (\RegBank|Register[6][31]~q )))) # (!\InstrMem|Mux13~1_combout  & 
// (\MUXULA|out[31]~612_combout ))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\MUXULA|out[31]~612_combout ),
	.datac(\RegBank|Register[6][31]~q ),
	.datad(\RegBank|Register[4][31]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[31]~613_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[31]~613 .lut_mask = 16'hEC64;
defparam \MUXULA|out[31]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N15
dffeas \RegBank|Register[10][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[10][31]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[10][31] .is_wysiwyg = "true";
defparam \RegBank|Register[10][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N29
dffeas \RegBank|Register[14][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[14][31]~89_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[14][31] .is_wysiwyg = "true";
defparam \RegBank|Register[14][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneive_lcell_comb \MUXULA|out[31]~610 (
// Equation(s):
// \MUXULA|out[31]~610_combout  = (\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout ) # ((\RegBank|Register[14][31]~q )))) # (!\InstrMem|Mux13~1_combout  & (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[10][31]~q )))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[10][31]~q ),
	.datad(\RegBank|Register[14][31]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[31]~610_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[31]~610 .lut_mask = 16'hBA98;
defparam \MUXULA|out[31]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cycloneive_lcell_comb \MUXULA|out[31]~611 (
// Equation(s):
// \MUXULA|out[31]~611_combout  = (\MUXULA|out[31]~610_combout  & (((\RegBank|Register[12][31]~q )) # (!\InstrMem|Mux14~1_combout ))) # (!\MUXULA|out[31]~610_combout  & (\InstrMem|Mux14~1_combout  & ((\RegBank|Register[8][31]~q ))))

	.dataa(\MUXULA|out[31]~610_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[12][31]~q ),
	.datad(\RegBank|Register[8][31]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[31]~611_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[31]~611 .lut_mask = 16'hE6A2;
defparam \MUXULA|out[31]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneive_lcell_comb \MUXULA|out[31]~614 (
// Equation(s):
// \MUXULA|out[31]~614_combout  = (\InstrMem|Mux12~2_combout  & (((\InstrMem|Mux15~1_combout ) # (\MUXULA|out[31]~611_combout )))) # (!\InstrMem|Mux12~2_combout  & (\MUXULA|out[31]~613_combout  & (!\InstrMem|Mux15~1_combout )))

	.dataa(\MUXULA|out[31]~613_combout ),
	.datab(\InstrMem|Mux12~2_combout ),
	.datac(\InstrMem|Mux15~1_combout ),
	.datad(\MUXULA|out[31]~611_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[31]~614_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[31]~614 .lut_mask = 16'hCEC2;
defparam \MUXULA|out[31]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cycloneive_lcell_comb \RegBank|Register[7][31]~feeder (
// Equation(s):
// \RegBank|Register[7][31]~feeder_combout  = \WriteData[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WriteData[31]~input_o ),
	.cin(gnd),
	.combout(\RegBank|Register[7][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegBank|Register[7][31]~feeder .lut_mask = 16'hFF00;
defparam \RegBank|Register[7][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N23
dffeas \RegBank|Register[7][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(\RegBank|Register[7][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegBank|Register[7][31]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[7][31] .is_wysiwyg = "true";
defparam \RegBank|Register[7][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y23_N11
dffeas \RegBank|Register[3][31] (
	.clk(\clockReal~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegBank|Register[3][31]~92_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegBank|Register[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegBank|Register[3][31] .is_wysiwyg = "true";
defparam \RegBank|Register[3][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N10
cycloneive_lcell_comb \MUXULA|out[31]~608 (
// Equation(s):
// \MUXULA|out[31]~608_combout  = (\InstrMem|Mux13~1_combout  & (\InstrMem|Mux14~1_combout )) # (!\InstrMem|Mux13~1_combout  & ((\InstrMem|Mux14~1_combout  & ((\RegBank|Register[1][31]~q ))) # (!\InstrMem|Mux14~1_combout  & (\RegBank|Register[3][31]~q ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\InstrMem|Mux14~1_combout ),
	.datac(\RegBank|Register[3][31]~q ),
	.datad(\RegBank|Register[1][31]~q ),
	.cin(gnd),
	.combout(\MUXULA|out[31]~608_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[31]~608 .lut_mask = 16'hDC98;
defparam \MUXULA|out[31]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N20
cycloneive_lcell_comb \MUXULA|out[31]~609 (
// Equation(s):
// \MUXULA|out[31]~609_combout  = (\InstrMem|Mux13~1_combout  & ((\MUXULA|out[31]~608_combout  & ((\RegBank|Register[5][31]~q ))) # (!\MUXULA|out[31]~608_combout  & (\RegBank|Register[7][31]~q )))) # (!\InstrMem|Mux13~1_combout  & 
// (((\MUXULA|out[31]~608_combout ))))

	.dataa(\InstrMem|Mux13~1_combout ),
	.datab(\RegBank|Register[7][31]~q ),
	.datac(\RegBank|Register[5][31]~q ),
	.datad(\MUXULA|out[31]~608_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[31]~609_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[31]~609 .lut_mask = 16'hF588;
defparam \MUXULA|out[31]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_lcell_comb \MUXULA|out[31]~617 (
// Equation(s):
// \MUXULA|out[31]~617_combout  = (\MUXULA|out[31]~614_combout  & ((\MUXULA|out[31]~616_combout ) # ((!\InstrMem|Mux15~1_combout )))) # (!\MUXULA|out[31]~614_combout  & (((\InstrMem|Mux15~1_combout  & \MUXULA|out[31]~609_combout ))))

	.dataa(\MUXULA|out[31]~616_combout ),
	.datab(\MUXULA|out[31]~614_combout ),
	.datac(\InstrMem|Mux15~1_combout ),
	.datad(\MUXULA|out[31]~609_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[31]~617_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[31]~617 .lut_mask = 16'hBC8C;
defparam \MUXULA|out[31]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneive_lcell_comb \MUXULA|out[31]~618 (
// Equation(s):
// \MUXULA|out[31]~618_combout  = (!\UC|Selector1~4_combout  & ((\InstrMem|Mux11~1_combout  & (\MUXULA|out[31]~607_combout )) # (!\InstrMem|Mux11~1_combout  & ((\MUXULA|out[31]~617_combout )))))

	.dataa(\MUXULA|out[31]~607_combout ),
	.datab(\InstrMem|Mux11~1_combout ),
	.datac(\UC|Selector1~4_combout ),
	.datad(\MUXULA|out[31]~617_combout ),
	.cin(gnd),
	.combout(\MUXULA|out[31]~618_combout ),
	.cout());
// synopsys translate_off
defparam \MUXULA|out[31]~618 .lut_mask = 16'h0B08;
defparam \MUXULA|out[31]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N30
cycloneive_lcell_comb \ULA|Add0~62 (
// Equation(s):
// \ULA|Add0~62_combout  = \Data[31]~input_o  $ (\ULA|Add0~61  $ (\MUXULA|out[31]~618_combout ))

	.dataa(gnd),
	.datab(\Data[31]~input_o ),
	.datac(gnd),
	.datad(\MUXULA|out[31]~618_combout ),
	.cin(\ULA|Add0~61 ),
	.combout(\ULA|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~62 .lut_mask = 16'hC33C;
defparam \ULA|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \addressIn[5]~input (
	.i(addressIn[5]),
	.ibar(gnd),
	.o(\addressIn[5]~input_o ));
// synopsys translate_off
defparam \addressIn[5]~input .bus_hold = "false";
defparam \addressIn[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N22
cycloneive_io_ibuf \addressIn[6]~input (
	.i(addressIn[6]),
	.ibar(gnd),
	.o(\addressIn[6]~input_o ));
// synopsys translate_off
defparam \addressIn[6]~input .bus_hold = "false";
defparam \addressIn[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N22
cycloneive_io_ibuf \addressIn[7]~input (
	.i(addressIn[7]),
	.ibar(gnd),
	.o(\addressIn[7]~input_o ));
// synopsys translate_off
defparam \addressIn[7]~input .bus_hold = "false";
defparam \addressIn[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y29_N15
cycloneive_io_ibuf \addressIn[8]~input (
	.i(addressIn[8]),
	.ibar(gnd),
	.o(\addressIn[8]~input_o ));
// synopsys translate_off
defparam \addressIn[8]~input .bus_hold = "false";
defparam \addressIn[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \addressIn[9]~input (
	.i(addressIn[9]),
	.ibar(gnd),
	.o(\addressIn[9]~input_o ));
// synopsys translate_off
defparam \addressIn[9]~input .bus_hold = "false";
defparam \addressIn[9]~input .simulate_z_as = "z";
// synopsys translate_on

assign Instruction[0] = \Instruction[0]~output_o ;

assign Instruction[1] = \Instruction[1]~output_o ;

assign Instruction[2] = \Instruction[2]~output_o ;

assign Instruction[3] = \Instruction[3]~output_o ;

assign Instruction[4] = \Instruction[4]~output_o ;

assign Instruction[5] = \Instruction[5]~output_o ;

assign Instruction[6] = \Instruction[6]~output_o ;

assign Instruction[7] = \Instruction[7]~output_o ;

assign Instruction[8] = \Instruction[8]~output_o ;

assign Instruction[9] = \Instruction[9]~output_o ;

assign Instruction[10] = \Instruction[10]~output_o ;

assign Instruction[11] = \Instruction[11]~output_o ;

assign Instruction[12] = \Instruction[12]~output_o ;

assign Instruction[13] = \Instruction[13]~output_o ;

assign Instruction[14] = \Instruction[14]~output_o ;

assign Instruction[15] = \Instruction[15]~output_o ;

assign Instruction[16] = \Instruction[16]~output_o ;

assign Instruction[17] = \Instruction[17]~output_o ;

assign Instruction[18] = \Instruction[18]~output_o ;

assign Instruction[19] = \Instruction[19]~output_o ;

assign Instruction[20] = \Instruction[20]~output_o ;

assign Instruction[21] = \Instruction[21]~output_o ;

assign Instruction[22] = \Instruction[22]~output_o ;

assign Instruction[23] = \Instruction[23]~output_o ;

assign Instruction[24] = \Instruction[24]~output_o ;

assign Instruction[25] = \Instruction[25]~output_o ;

assign Instruction[26] = \Instruction[26]~output_o ;

assign Instruction[27] = \Instruction[27]~output_o ;

assign Instruction[28] = \Instruction[28]~output_o ;

assign Instruction[29] = \Instruction[29]~output_o ;

assign Instruction[30] = \Instruction[30]~output_o ;

assign Instruction[31] = \Instruction[31]~output_o ;

assign ALUcode[0] = \ALUcode[0]~output_o ;

assign ALUcode[1] = \ALUcode[1]~output_o ;

assign ALUcode[2] = \ALUcode[2]~output_o ;

assign ALUcode[3] = \ALUcode[3]~output_o ;

assign ALUcode[4] = \ALUcode[4]~output_o ;

assign Data1[0] = \Data1[0]~output_o ;

assign Data1[1] = \Data1[1]~output_o ;

assign Data1[2] = \Data1[2]~output_o ;

assign Data1[3] = \Data1[3]~output_o ;

assign Data1[4] = \Data1[4]~output_o ;

assign Data1[5] = \Data1[5]~output_o ;

assign Data1[6] = \Data1[6]~output_o ;

assign Data1[7] = \Data1[7]~output_o ;

assign Data1[8] = \Data1[8]~output_o ;

assign Data1[9] = \Data1[9]~output_o ;

assign Data1[10] = \Data1[10]~output_o ;

assign Data1[11] = \Data1[11]~output_o ;

assign Data1[12] = \Data1[12]~output_o ;

assign Data1[13] = \Data1[13]~output_o ;

assign Data1[14] = \Data1[14]~output_o ;

assign Data1[15] = \Data1[15]~output_o ;

assign Data1[16] = \Data1[16]~output_o ;

assign Data1[17] = \Data1[17]~output_o ;

assign Data1[18] = \Data1[18]~output_o ;

assign Data1[19] = \Data1[19]~output_o ;

assign Data1[20] = \Data1[20]~output_o ;

assign Data1[21] = \Data1[21]~output_o ;

assign Data1[22] = \Data1[22]~output_o ;

assign Data1[23] = \Data1[23]~output_o ;

assign Data1[24] = \Data1[24]~output_o ;

assign Data1[25] = \Data1[25]~output_o ;

assign Data1[26] = \Data1[26]~output_o ;

assign Data1[27] = \Data1[27]~output_o ;

assign Data1[28] = \Data1[28]~output_o ;

assign Data1[29] = \Data1[29]~output_o ;

assign Data1[30] = \Data1[30]~output_o ;

assign Data1[31] = \Data1[31]~output_o ;

assign ULAout[0] = \ULAout[0]~output_o ;

assign ULAout[1] = \ULAout[1]~output_o ;

assign ULAout[2] = \ULAout[2]~output_o ;

assign ULAout[3] = \ULAout[3]~output_o ;

assign ULAout[4] = \ULAout[4]~output_o ;

assign ULAout[5] = \ULAout[5]~output_o ;

assign ULAout[6] = \ULAout[6]~output_o ;

assign ULAout[7] = \ULAout[7]~output_o ;

assign ULAout[8] = \ULAout[8]~output_o ;

assign ULAout[9] = \ULAout[9]~output_o ;

assign ULAout[10] = \ULAout[10]~output_o ;

assign ULAout[11] = \ULAout[11]~output_o ;

assign ULAout[12] = \ULAout[12]~output_o ;

assign ULAout[13] = \ULAout[13]~output_o ;

assign ULAout[14] = \ULAout[14]~output_o ;

assign ULAout[15] = \ULAout[15]~output_o ;

assign ULAout[16] = \ULAout[16]~output_o ;

assign ULAout[17] = \ULAout[17]~output_o ;

assign ULAout[18] = \ULAout[18]~output_o ;

assign ULAout[19] = \ULAout[19]~output_o ;

assign ULAout[20] = \ULAout[20]~output_o ;

assign ULAout[21] = \ULAout[21]~output_o ;

assign ULAout[22] = \ULAout[22]~output_o ;

assign ULAout[23] = \ULAout[23]~output_o ;

assign ULAout[24] = \ULAout[24]~output_o ;

assign ULAout[25] = \ULAout[25]~output_o ;

assign ULAout[26] = \ULAout[26]~output_o ;

assign ULAout[27] = \ULAout[27]~output_o ;

assign ULAout[28] = \ULAout[28]~output_o ;

assign ULAout[29] = \ULAout[29]~output_o ;

assign ULAout[30] = \ULAout[30]~output_o ;

assign ULAout[31] = \ULAout[31]~output_o ;

assign MUXULAOutput[0] = \MUXULAOutput[0]~output_o ;

assign MUXULAOutput[1] = \MUXULAOutput[1]~output_o ;

assign MUXULAOutput[2] = \MUXULAOutput[2]~output_o ;

assign MUXULAOutput[3] = \MUXULAOutput[3]~output_o ;

assign MUXULAOutput[4] = \MUXULAOutput[4]~output_o ;

assign MUXULAOutput[5] = \MUXULAOutput[5]~output_o ;

assign MUXULAOutput[6] = \MUXULAOutput[6]~output_o ;

assign MUXULAOutput[7] = \MUXULAOutput[7]~output_o ;

assign MUXULAOutput[8] = \MUXULAOutput[8]~output_o ;

assign MUXULAOutput[9] = \MUXULAOutput[9]~output_o ;

assign MUXULAOutput[10] = \MUXULAOutput[10]~output_o ;

assign MUXULAOutput[11] = \MUXULAOutput[11]~output_o ;

assign MUXULAOutput[12] = \MUXULAOutput[12]~output_o ;

assign MUXULAOutput[13] = \MUXULAOutput[13]~output_o ;

assign MUXULAOutput[14] = \MUXULAOutput[14]~output_o ;

assign MUXULAOutput[15] = \MUXULAOutput[15]~output_o ;

assign MUXULAOutput[16] = \MUXULAOutput[16]~output_o ;

assign MUXULAOutput[17] = \MUXULAOutput[17]~output_o ;

assign MUXULAOutput[18] = \MUXULAOutput[18]~output_o ;

assign MUXULAOutput[19] = \MUXULAOutput[19]~output_o ;

assign MUXULAOutput[20] = \MUXULAOutput[20]~output_o ;

assign MUXULAOutput[21] = \MUXULAOutput[21]~output_o ;

assign MUXULAOutput[22] = \MUXULAOutput[22]~output_o ;

assign MUXULAOutput[23] = \MUXULAOutput[23]~output_o ;

assign MUXULAOutput[24] = \MUXULAOutput[24]~output_o ;

assign MUXULAOutput[25] = \MUXULAOutput[25]~output_o ;

assign MUXULAOutput[26] = \MUXULAOutput[26]~output_o ;

assign MUXULAOutput[27] = \MUXULAOutput[27]~output_o ;

assign MUXULAOutput[28] = \MUXULAOutput[28]~output_o ;

assign MUXULAOutput[29] = \MUXULAOutput[29]~output_o ;

assign MUXULAOutput[30] = \MUXULAOutput[30]~output_o ;

assign MUXULAOutput[31] = \MUXULAOutput[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
