Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jun  5 23:29:32 2024
| Host         : LAPTOP-8VTJ1KHT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Board_control_sets_placed.rpt
| Design       : Board
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   156 |
|    Minimum number of control sets                        |   156 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   156 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |   149 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              56 |           31 |
| No           | No                    | Yes                    |              65 |           30 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            4310 |         1975 |
| Yes          | Yes                   | No                     |             480 |          260 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+---------------------------------------------------------+------------------+------------------+----------------+--------------+
|                        Clock Signal                       |                      Enable Signal                      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------+---------------------------------------------------------+------------------+------------------+----------------+--------------+
|  swb_IBUF_BUFG[2]                                         |                                                         |                  |                1 |              1 |         1.00 |
|  cpu_inst/controller_inst/FSM_inst/ALU_OP_ctrl_reg[1]_0   |                                                         |                  |                1 |              1 |         1.00 |
|  cpu_inst/controller_inst/FSM_inst/Shift_OP_ctrl_reg[2]_2 |                                                         |                  |                1 |              1 |         1.00 |
|  swb_IBUF_BUFG[6]                                         |                                                         |                  |                2 |              3 |         1.50 |
| ~clk_IBUF_BUFG                                            |                                                         |                  |                1 |              3 |         3.00 |
|  clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/S_ctrl_reg_0[0]       | swb_IBUF[1]      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                            |                                                         |                  |                4 |             15 |         3.75 |
|  clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/write_reg_reg_3[0]    | swb_IBUF[1]      |               17 |             32 |         1.88 |
|  clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/write_reg_reg_9[0]    | swb_IBUF[1]      |               19 |             32 |         1.68 |
|  clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/write_reg_reg_8[0]    | swb_IBUF[1]      |               17 |             32 |         1.88 |
|  clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/write_reg_reg_6[0]    | swb_IBUF[1]      |               17 |             32 |         1.88 |
|  clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/write_reg_reg_15[0]   | swb_IBUF[1]      |               16 |             32 |         2.00 |
|  clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/write_reg_reg_2[0]    | swb_IBUF[1]      |               15 |             32 |         2.13 |
|  clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/write_reg_reg_4[0]    | swb_IBUF[1]      |               17 |             32 |         1.88 |
|  clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/write_reg_reg_14[0]   | swb_IBUF[1]      |               18 |             32 |         1.78 |
|  clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/write_reg_reg_12[0]   | swb_IBUF[1]      |               24 |             32 |         1.33 |
|  clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/write_reg_reg_7[0]    | swb_IBUF[1]      |               22 |             32 |         1.45 |
|  clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/write_reg_reg_1[0]    | swb_IBUF[1]      |               11 |             32 |         2.91 |
|  clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/write_reg_reg_13[0]   | swb_IBUF[1]      |               20 |             32 |         1.60 |
|  clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/write_reg_reg_11[0]   | swb_IBUF[1]      |               18 |             32 |         1.78 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[0]_rep__3_10[0] | swb_IBUF[1]      |               10 |             32 |         3.20 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[0]_rep__3_4[0]  | swb_IBUF[1]      |               11 |             32 |         2.91 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[0]_rep_1[0]     | swb_IBUF[1]      |               20 |             32 |         1.60 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[0]_rep__3_6[0]  | swb_IBUF[1]      |               10 |             32 |         3.20 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[0]_rep__3_0[0]  | swb_IBUF[1]      |               18 |             32 |         1.78 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[0]_rep_3[0]     | swb_IBUF[1]      |               19 |             32 |         1.68 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[0]_rep_2[0]     | swb_IBUF[1]      |               13 |             32 |         2.46 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[0]_rep__3_9[0]  | swb_IBUF[1]      |               14 |             32 |         2.29 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[0]_rep__3_2[0]  | swb_IBUF[1]      |               14 |             32 |         2.29 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[0]_rep__3_3[0]  | swb_IBUF[1]      |               15 |             32 |         2.13 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[0]_rep__3_7[0]  | swb_IBUF[1]      |               25 |             32 |         1.28 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[0]_rep[0]       | swb_IBUF[1]      |               16 |             32 |         2.00 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[0]_rep_4[0]     | swb_IBUF[1]      |               17 |             32 |         1.88 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[0]_rep__3_5[0]  | swb_IBUF[1]      |               10 |             32 |         3.20 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[15][0]          | swb_IBUF[1]      |               15 |             32 |         2.13 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[0]_rep__3_8[0]  | swb_IBUF[1]      |               15 |             32 |         2.13 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[0]_rep_0[0]     | swb_IBUF[1]      |               19 |             32 |         1.68 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[0]_rep__3[0]    | swb_IBUF[1]      |               27 |             32 |         1.19 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[0]_rep__3_1[0]  | swb_IBUF[1]      |               17 |             32 |         1.88 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[1]_rep__3[0]    | swb_IBUF[1]      |                8 |             32 |         4.00 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[1]_rep_1[0]     | swb_IBUF[1]      |               22 |             32 |         1.45 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[1]_rep_5[0]     | swb_IBUF[1]      |               11 |             32 |         2.91 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[1]_rep_0[0]     | swb_IBUF[1]      |                8 |             32 |         4.00 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[22][0]          | swb_IBUF[1]      |               15 |             32 |         2.13 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[1]_rep_4[0]     | swb_IBUF[1]      |               14 |             32 |         2.29 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[1]_rep_3[0]     | swb_IBUF[1]      |               25 |             32 |         1.28 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[1]_rep_6[0]     | swb_IBUF[1]      |               14 |             32 |         2.29 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[22]_0[0]        | swb_IBUF[1]      |               14 |             32 |         2.29 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[1]_rep_2[0]     | swb_IBUF[1]      |               11 |             32 |         2.91 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[1]_rep[0]       | swb_IBUF[1]      |               25 |             32 |         1.28 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_32[0]        | swb_IBUF[1]      |               12 |             32 |         2.67 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_36[0]        | swb_IBUF[1]      |               15 |             32 |         2.13 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_2[0]         | swb_IBUF[1]      |               17 |             32 |         1.88 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_11[0]        | swb_IBUF[1]      |               14 |             32 |         2.29 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_28[0]        | swb_IBUF[1]      |               10 |             32 |         3.20 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_38[0]        | swb_IBUF[1]      |                7 |             32 |         4.57 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_4[0]         | swb_IBUF[1]      |               16 |             32 |         2.00 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_18[0]        | swb_IBUF[1]      |                8 |             32 |         4.00 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[2]_10[0]        | swb_IBUF[1]      |               12 |             32 |         2.67 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_21[0]        | swb_IBUF[1]      |               10 |             32 |         3.20 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_22[0]        | swb_IBUF[1]      |                9 |             32 |         3.56 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_6[0]         | swb_IBUF[1]      |                6 |             32 |         5.33 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_5[0]         | swb_IBUF[1]      |               15 |             32 |         2.13 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_20[0]        | swb_IBUF[1]      |               13 |             32 |         2.46 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_26[0]        | swb_IBUF[1]      |                8 |             32 |         4.00 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_7[0]         | swb_IBUF[1]      |               16 |             32 |         2.00 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_9[0]         | swb_IBUF[1]      |               13 |             32 |         2.46 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[2]_13[0]        | swb_IBUF[1]      |               21 |             32 |         1.52 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_10[0]        | swb_IBUF[1]      |               12 |             32 |         2.67 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[4][0]           | swb_IBUF[1]      |               15 |             32 |         2.13 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[4]_0[0]         | swb_IBUF[1]      |               21 |             32 |         1.52 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_1[0]         | swb_IBUF[1]      |               20 |             32 |         1.60 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[4]_1[0]         | swb_IBUF[1]      |               15 |             32 |         2.13 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[4]_10[0]        | swb_IBUF[1]      |                7 |             32 |         4.57 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[4]_11[0]        | swb_IBUF[1]      |               12 |             32 |         2.67 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_3[0]         | swb_IBUF[1]      |               16 |             32 |         2.00 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_13[0]        | swb_IBUF[1]      |               16 |             32 |         2.00 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_16[0]        | swb_IBUF[1]      |               16 |             32 |         2.00 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_17[0]        | swb_IBUF[1]      |               19 |             32 |         1.68 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_23[0]        | swb_IBUF[1]      |               15 |             32 |         2.13 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_39[0]        | swb_IBUF[1]      |               22 |             32 |         1.45 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_34[0]        | swb_IBUF[1]      |               10 |             32 |         3.20 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_37[0]        | swb_IBUF[1]      |               15 |             32 |         2.13 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_14[0]        | swb_IBUF[1]      |               11 |             32 |         2.91 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[2]_1[0]         | swb_IBUF[1]      |               22 |             32 |         1.45 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[2]_8[0]         | swb_IBUF[1]      |               11 |             32 |         2.91 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[2]_3[0]         | swb_IBUF[1]      |               13 |             32 |         2.46 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[2]_6[0]         | swb_IBUF[1]      |               15 |             32 |         2.13 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_0[0]         | swb_IBUF[1]      |               16 |             32 |         2.00 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_12[0]        | swb_IBUF[1]      |               12 |             32 |         2.67 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_33[0]        | swb_IBUF[1]      |               11 |             32 |         2.91 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[2]_5[0]         | swb_IBUF[1]      |               18 |             32 |         1.78 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3][0]           | swb_IBUF[1]      |               13 |             32 |         2.46 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_24[0]        | swb_IBUF[1]      |               16 |             32 |         2.00 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_30[0]        | swb_IBUF[1]      |                7 |             32 |         4.57 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_35[0]        | swb_IBUF[1]      |               22 |             32 |         1.45 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_8[0]         | swb_IBUF[1]      |               11 |             32 |         2.91 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[2]_11[0]        | swb_IBUF[1]      |               17 |             32 |         1.88 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[2]_7[0]         | swb_IBUF[1]      |               15 |             32 |         2.13 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_29[0]        | swb_IBUF[1]      |               16 |             32 |         2.00 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[2]_2[0]         | swb_IBUF[1]      |               16 |             32 |         2.00 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[2]_4[0]         | swb_IBUF[1]      |               10 |             32 |         3.20 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_15[0]        | swb_IBUF[1]      |               22 |             32 |         1.45 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[2]_12[0]        | swb_IBUF[1]      |               13 |             32 |         2.46 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_31[0]        | swb_IBUF[1]      |               12 |             32 |         2.67 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[2]_0[0]         | swb_IBUF[1]      |                9 |             32 |         3.56 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_19[0]        | swb_IBUF[1]      |               10 |             32 |         3.20 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[2][0]           | swb_IBUF[1]      |                6 |             32 |         5.33 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[2]_9[0]         | swb_IBUF[1]      |               18 |             32 |         1.78 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_27[0]        | swb_IBUF[1]      |               11 |             32 |         2.91 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[3]_25[0]        | swb_IBUF[1]      |               11 |             32 |         2.91 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[4]_17[0]        | swb_IBUF[1]      |               11 |             32 |         2.91 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[5]_1[0]         | swb_IBUF[1]      |               16 |             32 |         2.00 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[4]_14[0]        | swb_IBUF[1]      |               15 |             32 |         2.13 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[4]_3[0]         | swb_IBUF[1]      |               19 |             32 |         1.68 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[5]_12[0]        | swb_IBUF[1]      |                9 |             32 |         3.56 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[4]_8[0]         | swb_IBUF[1]      |                7 |             32 |         4.57 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[5]_3[0]         | swb_IBUF[1]      |               15 |             32 |         2.13 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[4]_12[0]        | swb_IBUF[1]      |               18 |             32 |         1.78 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[4]_16[0]        | swb_IBUF[1]      |               12 |             32 |         2.67 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[5]_4[0]         | swb_IBUF[1]      |               13 |             32 |         2.46 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[5]_5[0]         | swb_IBUF[1]      |               13 |             32 |         2.46 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[5]_9[0]         | swb_IBUF[1]      |               17 |             32 |         1.88 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[4]_5[0]         | swb_IBUF[1]      |               22 |             32 |         1.45 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[5]_10[0]        | swb_IBUF[1]      |                8 |             32 |         4.00 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[4]_6[0]         | swb_IBUF[1]      |               22 |             32 |         1.45 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[5]_17[0]        | swb_IBUF[1]      |                7 |             32 |         4.57 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[4]_2[0]         | swb_IBUF[1]      |               13 |             32 |         2.46 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[5]_14[0]        | swb_IBUF[1]      |               11 |             32 |         2.91 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[5]_18[0]        | swb_IBUF[1]      |               16 |             32 |         2.00 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[5]_19[0]        | swb_IBUF[1]      |               24 |             32 |         1.33 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[4]_15[0]        | swb_IBUF[1]      |               15 |             32 |         2.13 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[5]_8[0]         | swb_IBUF[1]      |               11 |             32 |         2.91 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[5]_16[0]        | swb_IBUF[1]      |               10 |             32 |         3.20 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[4]_9[0]         | swb_IBUF[1]      |               14 |             32 |         2.29 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[5]_2[0]         | swb_IBUF[1]      |               16 |             32 |         2.00 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[5]_15[0]        | swb_IBUF[1]      |               14 |             32 |         2.29 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[5][0]           | swb_IBUF[1]      |               13 |             32 |         2.46 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[5]_20[0]        | swb_IBUF[1]      |               13 |             32 |         2.46 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[5]_13[0]        | swb_IBUF[1]      |               16 |             32 |         2.00 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[6][0]           | swb_IBUF[1]      |               11 |             32 |         2.91 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[4]_7[0]         | swb_IBUF[1]      |               15 |             32 |         2.13 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[4]_4[0]         | swb_IBUF[1]      |               11 |             32 |         2.91 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[5]_7[0]         | swb_IBUF[1]      |               14 |             32 |         2.29 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[5]_11[0]        | swb_IBUF[1]      |               10 |             32 |         3.20 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[5]_6[0]         | swb_IBUF[1]      |               13 |             32 |         2.46 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[4]_13[0]        | swb_IBUF[1]      |               15 |             32 |         2.13 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/led_OBUF[11]          | swb_IBUF[1]      |               17 |             32 |         1.88 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/write_ir_reg_0[0]     | swb_IBUF[1]      |               13 |             32 |         2.46 |
|  clk_reg_BUFG                                             |                                                         |                  |               21 |             32 |         1.52 |
|  clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/write_reg_reg_5[0]    | swb_IBUF[1]      |               13 |             32 |         2.46 |
|  clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/write_reg_reg_10[0]   | swb_IBUF[1]      |               16 |             32 |         2.00 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/F_reg[5]_0[0]         | swb_IBUF[1]      |               16 |             32 |         2.00 |
|  clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/LF                    | swb_IBUF[1]      |               23 |             50 |         2.17 |
|  clk_reg_BUFG                                             |                                                         | swb_IBUF[1]      |               30 |             65 |         2.17 |
|  clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/E[0]                  | swb_IBUF[1]      |               96 |             96 |         1.00 |
+-----------------------------------------------------------+---------------------------------------------------------+------------------+------------------+----------------+--------------+


