{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1584262595577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584262595577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 15 16:56:35 2020 " "Processing started: Sun Mar 15 16:56:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584262595577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1584262595577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off qrs_lab2_part345 -c qrs_lab2_part345 " "Command: quartus_map --read_settings_files=on --write_settings_files=off qrs_lab2_part345 -c qrs_lab2_part345" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1584262595577 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1584262595903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/system_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/system_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys " "Found entity 1: system_qsys" {  } { { "hardware/synthesis/system_qsys.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/system_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262595969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262595969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "hardware/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262595971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262595971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "hardware/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262595973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262595973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/system_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_irq_mapper " "Found entity 1: system_qsys_irq_mapper" {  } { { "hardware/synthesis/submodules/system_qsys_irq_mapper.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262595975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262595975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/system_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_mm_interconnect_0 " "Found entity 1: system_qsys_mm_interconnect_0" {  } { { "hardware/synthesis/submodules/system_qsys_mm_interconnect_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262595986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262595986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file hardware/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "hardware/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262595988 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "hardware/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262595988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262595988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/system_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: system_qsys_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262595991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262595991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/system_qsys_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: system_qsys_mm_interconnect_0_rsp_xbar_mux" {  } { { "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262595994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262595994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/system_qsys_mm_interconnect_0_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_mm_interconnect_0_rsp_xbar_demux_003 " "Found entity 1: system_qsys_mm_interconnect_0_rsp_xbar_demux_003" {  } { { "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_rsp_xbar_demux_003.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_mm_interconnect_0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262595996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262595996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/system_qsys_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: system_qsys_mm_interconnect_0_rsp_xbar_demux" {  } { { "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262595998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262595998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/system_qsys_mm_interconnect_0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_mm_interconnect_0_cmd_xbar_mux_003 " "Found entity 1: system_qsys_mm_interconnect_0_cmd_xbar_mux_003" {  } { { "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_cmd_xbar_mux_003.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_mm_interconnect_0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/system_qsys_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: system_qsys_mm_interconnect_0_cmd_xbar_mux" {  } { { "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/system_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: system_qsys_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/system_qsys_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: system_qsys_mm_interconnect_0_cmd_xbar_demux" {  } { { "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "hardware/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file hardware/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "hardware/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596014 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "hardware/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "hardware/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "hardware/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_qsys_mm_interconnect_0_id_router_003.sv(48) " "Verilog HDL Declaration information at system_qsys_mm_interconnect_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_id_router_003.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_mm_interconnect_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584262596024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_qsys_mm_interconnect_0_id_router_003.sv(49) " "Verilog HDL Declaration information at system_qsys_mm_interconnect_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_id_router_003.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_mm_interconnect_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584262596024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file hardware/synthesis/submodules/system_qsys_mm_interconnect_0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_mm_interconnect_0_id_router_003_default_decode " "Found entity 1: system_qsys_mm_interconnect_0_id_router_003_default_decode" {  } { { "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_id_router_003.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_mm_interconnect_0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596024 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_qsys_mm_interconnect_0_id_router_003 " "Found entity 2: system_qsys_mm_interconnect_0_id_router_003" {  } { { "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_id_router_003.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_mm_interconnect_0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_qsys_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at system_qsys_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_id_router.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584262596026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_qsys_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at system_qsys_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_id_router.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584262596026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hardware/synthesis/submodules/system_qsys_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_mm_interconnect_0_id_router_default_decode " "Found entity 1: system_qsys_mm_interconnect_0_id_router_default_decode" {  } { { "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_id_router.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596027 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_qsys_mm_interconnect_0_id_router " "Found entity 2: system_qsys_mm_interconnect_0_id_router" {  } { { "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_id_router.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596027 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_qsys_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at system_qsys_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584262596029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_qsys_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at system_qsys_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584262596029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file hardware/synthesis/submodules/system_qsys_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: system_qsys_mm_interconnect_0_addr_router_001_default_decode" {  } { { "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596030 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_qsys_mm_interconnect_0_addr_router_001 " "Found entity 2: system_qsys_mm_interconnect_0_addr_router_001" {  } { { "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_qsys_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at system_qsys_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_addr_router.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584262596032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_qsys_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at system_qsys_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_addr_router.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584262596032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hardware/synthesis/submodules/system_qsys_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_mm_interconnect_0_addr_router_default_decode " "Found entity 1: system_qsys_mm_interconnect_0_addr_router_default_decode" {  } { { "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_addr_router.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596032 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_qsys_mm_interconnect_0_addr_router " "Found entity 2: system_qsys_mm_interconnect_0_addr_router" {  } { { "hardware/synthesis/submodules/system_qsys_mm_interconnect_0_addr_router.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "hardware/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "hardware/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "hardware/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "hardware/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "hardware/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/system_qsys_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_pio_1 " "Found entity 1: system_qsys_pio_1" {  } { { "hardware/synthesis/submodules/system_qsys_pio_1.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/system_qsys_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_pio_0 " "Found entity 1: system_qsys_pio_0" {  } { { "hardware/synthesis/submodules/system_qsys_pio_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_red_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/system_qsys_red_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_red_LEDs " "Found entity 1: system_qsys_red_LEDs" {  } { { "hardware/synthesis/submodules/system_qsys_red_LEDs.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_red_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_green_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/system_qsys_green_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_green_LEDs " "Found entity 1: system_qsys_green_LEDs" {  } { { "hardware/synthesis/submodules/system_qsys_green_LEDs.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_green_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_new_number.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/system_qsys_new_number.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_new_number " "Found entity 1: system_qsys_new_number" {  } { { "hardware/synthesis/submodules/system_qsys_new_number.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_new_number.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/system_qsys_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_sysid_qsys_0 " "Found entity 1: system_qsys_sysid_qsys_0" {  } { { "hardware/synthesis/submodules/system_qsys_sysid_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file hardware/synthesis/submodules/system_qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: system_qsys_jtag_uart_0_sim_scfifo_w" {  } { { "hardware/synthesis/submodules/system_qsys_jtag_uart_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596065 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_qsys_jtag_uart_0_scfifo_w " "Found entity 2: system_qsys_jtag_uart_0_scfifo_w" {  } { { "hardware/synthesis/submodules/system_qsys_jtag_uart_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596065 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_qsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: system_qsys_jtag_uart_0_sim_scfifo_r" {  } { { "hardware/synthesis/submodules/system_qsys_jtag_uart_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596065 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_qsys_jtag_uart_0_scfifo_r " "Found entity 4: system_qsys_jtag_uart_0_scfifo_r" {  } { { "hardware/synthesis/submodules/system_qsys_jtag_uart_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596065 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_qsys_jtag_uart_0 " "Found entity 5: system_qsys_jtag_uart_0" {  } { { "hardware/synthesis/submodules/system_qsys_jtag_uart_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/system_qsys_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_onchip_ram " "Found entity 1: system_qsys_onchip_ram" {  } { { "hardware/synthesis/submodules/system_qsys_onchip_ram.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_onchip_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/system_qsys_onchip_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_onchip_rom " "Found entity 1: system_qsys_onchip_rom" {  } { { "hardware/synthesis/submodules/system_qsys_onchip_rom.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_onchip_rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v 27 27 " "Found 27 design units, including 27 entities, in source file hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_nios2_qsys_0_ic_data_module " "Found entity 1: system_qsys_nios2_qsys_0_ic_data_module" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_qsys_nios2_qsys_0_ic_tag_module " "Found entity 2: system_qsys_nios2_qsys_0_ic_tag_module" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_qsys_nios2_qsys_0_bht_module " "Found entity 3: system_qsys_nios2_qsys_0_bht_module" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_qsys_nios2_qsys_0_register_bank_a_module " "Found entity 4: system_qsys_nios2_qsys_0_register_bank_a_module" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_qsys_nios2_qsys_0_register_bank_b_module " "Found entity 5: system_qsys_nios2_qsys_0_register_bank_b_module" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_qsys_nios2_qsys_0_dc_tag_module " "Found entity 6: system_qsys_nios2_qsys_0_dc_tag_module" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_qsys_nios2_qsys_0_dc_data_module " "Found entity 7: system_qsys_nios2_qsys_0_dc_data_module" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_qsys_nios2_qsys_0_dc_victim_module " "Found entity 8: system_qsys_nios2_qsys_0_dc_victim_module" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_qsys_nios2_qsys_0_nios2_oci_debug " "Found entity 9: system_qsys_nios2_qsys_0_nios2_oci_debug" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_qsys_nios2_qsys_0_ociram_sp_ram_module " "Found entity 10: system_qsys_nios2_qsys_0_ociram_sp_ram_module" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_qsys_nios2_qsys_0_nios2_ocimem " "Found entity 11: system_qsys_nios2_qsys_0_nios2_ocimem" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_qsys_nios2_qsys_0_nios2_avalon_reg " "Found entity 12: system_qsys_nios2_qsys_0_nios2_avalon_reg" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_qsys_nios2_qsys_0_nios2_oci_break " "Found entity 13: system_qsys_nios2_qsys_0_nios2_oci_break" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 1027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_qsys_nios2_qsys_0_nios2_oci_xbrk " "Found entity 14: system_qsys_nios2_qsys_0_nios2_oci_xbrk" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 1321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_qsys_nios2_qsys_0_nios2_oci_dbrk " "Found entity 15: system_qsys_nios2_qsys_0_nios2_oci_dbrk" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_qsys_nios2_qsys_0_nios2_oci_itrace " "Found entity 16: system_qsys_nios2_qsys_0_nios2_oci_itrace" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 1769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_qsys_nios2_qsys_0_nios2_oci_td_mode " "Found entity 17: system_qsys_nios2_qsys_0_nios2_oci_td_mode" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 2152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_qsys_nios2_qsys_0_nios2_oci_dtrace " "Found entity 18: system_qsys_nios2_qsys_0_nios2_oci_dtrace" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 2219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_qsys_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 19: system_qsys_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_qsys_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 20: system_qsys_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 2384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_qsys_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 21: system_qsys_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_qsys_nios2_qsys_0_nios2_oci_fifo " "Found entity 22: system_qsys_nios2_qsys_0_nios2_oci_fifo" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 2472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_qsys_nios2_qsys_0_nios2_oci_pib " "Found entity 23: system_qsys_nios2_qsys_0_nios2_oci_pib" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 2973 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_qsys_nios2_qsys_0_nios2_oci_im " "Found entity 24: system_qsys_nios2_qsys_0_nios2_oci_im" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 3041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_qsys_nios2_qsys_0_nios2_performance_monitors " "Found entity 25: system_qsys_nios2_qsys_0_nios2_performance_monitors" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 3157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_qsys_nios2_qsys_0_nios2_oci " "Found entity 26: system_qsys_nios2_qsys_0_nios2_oci" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 3173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""} { "Info" "ISGN_ENTITY_NAME" "27 system_qsys_nios2_qsys_0 " "Found entity 27: system_qsys_nios2_qsys_0" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0.v" 3746 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/system_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: system_qsys_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/system_qsys_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: system_qsys_nios2_qsys_0_jtag_debug_module_tck" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/system_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: system_qsys_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/system_qsys_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_nios2_qsys_0_mult_cell " "Found entity 1: system_qsys_nios2_qsys_0_mult_cell" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0_mult_cell.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/system_qsys_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_nios2_qsys_0_oci_test_bench " "Found entity 1: system_qsys_nios2_qsys_0_oci_test_bench" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0_oci_test_bench.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/synthesis/submodules/system_qsys_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/synthesis/submodules/system_qsys_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_qsys_nios2_qsys_0_test_bench " "Found entity 1: system_qsys_nios2_qsys_0_test_bench" {  } { { "hardware/synthesis/submodules/system_qsys_nios2_qsys_0_test_bench.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware/synthesis/submodules/system_qsys_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584262596798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596798 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"endmodule\" qrs_lab2_part345.v(21) " "Verilog HDL syntax error at qrs_lab2_part345.v(21) near end of file ;  expecting \"endmodule\"" {  } { { "qrs_lab2_part345.v" "" { Text "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/qrs_lab2_part345.v" 21 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Quartus II" 0 -1 1584262596800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qrs_lab2_part345.v 0 0 " "Found 0 design units, including 0 entities, in source file qrs_lab2_part345.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584262596801 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/output_files/qrs_lab2_part345.map.smsg " "Generated suppressed messages file E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/output_files/qrs_lab2_part345.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1584262596833 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584262596900 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 15 16:56:36 2020 " "Processing ended: Sun Mar 15 16:56:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584262596900 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584262596900 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584262596900 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584262596900 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584262597571 ""}
