// Seed: 1377774256
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  output id_3;
  output id_2;
  inout id_1;
  logic id_5;
  tri0  id_6;
  assign id_6[1] = "";
  assign id_6[1] = 1;
endmodule
