;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-110
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	CMP -207, <-110
	SUB <4, 2
	SUB <4, 2
	SUB -70, @310
	JMP <-127, 100
	SUB -7, <-125
	SUB -12, @10
	SLT 1, <-1
	ADD 10, 30
	SUB -7, <-125
	SPL 0, <-22
	SPL 0, <-22
	SUB #72, @250
	SUB -302, <-155
	SLT 121, 20
	SUB -302, <-155
	SLT 121, 20
	ADD #-127, 100
	JMP <-127, 100
	JMN -302, @-155
	SUB -7, <-125
	SUB -7, <-125
	SUB 1, <-1
	ADD #-122, -100
	SUB <-701, 100
	SUB @121, 106
	JMP 127, 100
	SUB @121, 603
	SUB #-10, @300
	SLT 721, 801
	JMZ <-127, 100
	JMP <-127, 100
	JMP <-122, -100
	SUB #12, @10
	MOV 1, <20
	SUB -702, -10
	SUB @124, 106
	DJN 1, @-20
	MOV -601, <80
	DJN 1, @-20
	MOV -601, <80
	SUB <0, @2
	SUB <0, @2
	SPL 0, <-22
	CMP -207, <-110
	MOV -1, <-20
	MOV -4, <-20
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -207, <-126
	SPL @0, 2
	CMP -207, <-126
	CMP -207, <-126
	CMP -207, <-126
	JMP <-127, 100
	SUB #12, @200
	SUB -100, -300
	CMP 12, @10
	ADD 210, 30
	SUB #12, @200
	SPL @300, 90
	MOV @-127, 100
	MOV -1, <-20
	MOV -1, <-20
	SUB #9, -79
	CMP -12, @10
	CMP -12, @10
	SUB #12, @200
	SUB #12, @200
	SUB #12, @200
	SLT 30, 9
	CMP 600, 2
	CMP 600, 2
	CMP 600, 2
	SPL @300, 90
	ADD #0, -79
	SLT 30, 9
	SUB -100, -100
	MOV -1, <-20
	SUB #12, @200
	SUB #0, -40
	SLT @0, @2
	SLT @0, @2
	SPL 0, <402
	SPL 0, <402
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <402
	CMP #280, <1
	ADD #-160, 509
	ADD #-160, 509
	ADD #-160, 509
	MOV -1, <-20
	SPL 0, <402
	MOV -1, <-20
	MOV -1, <-20
