 
set ::env(PROJECT_NAME) asyncfifo
set ::env(DESIGN_TOP) asyncfifo
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/Chipalliance/aib-protocols/common/rtl/asyncfifo
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/Chipalliance/aib-protocols/common/rtl/asyncfifo/asyncfifo.sv
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) digital_design