Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Mon Mar 18 19:10:47 2019
| Host         : CSE-P07-2168-13 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DataPath_Demo_control_sets_placed.rpt
| Design       : DataPath_Demo
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           16 |
| No           | No                    | Yes                    |              28 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------------------+------------------+------------------+----------------+
|          Clock Signal          |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------+---------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG                 | dataPath/dataMem/MemWrite |                  |                4 |             13 |
|  dataPath/ssd_reg[12]_i_2_n_0  |                           |                  |                5 |             13 |
|  dataPath/leds_reg[15]_i_2_n_0 |                           |                  |                6 |             15 |
|  clk_sevenSeg_IBUF_BUFG        |                           |                  |                5 |             20 |
|  clk_IBUF_BUFG                 |                           | rst_IBUF         |                9 |             28 |
+--------------------------------+---------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 13     |                     2 |
| 15     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


