
i2c.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000014b0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  08001640  08001640  00002640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001794  08001794  00003054  2**0
                  CONTENTS
  4 .ARM          00000008  08001794  08001794  00002794  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800179c  0800179c  00003054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800179c  0800179c  0000279c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080017a0  080017a0  000027a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  080017a4  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003054  2**0
                  CONTENTS
 10 .bss          00000168  20000054  20000054  00003054  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001bc  200001bc  00003054  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00003054  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001527  00000000  00000000  0000307e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000726  00000000  00000000  000045a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000178  00000000  00000000  00004cd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000fb  00000000  00000000  00004e48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000194d2  00000000  00000000  00004f43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000020b4  00000000  00000000  0001e415  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008be3a  00000000  00000000  000204c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ac303  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000ac0  00000000  00000000  000ac348  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  000ace08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000057  00000000  00000000  000ace27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000054 	.word	0x20000054
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08001628 	.word	0x08001628

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000058 	.word	0x20000058
 80001cc:	08001628 	.word	0x08001628

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <EEPROM_Init>:
 *      Author: Nilesh
 */

#include "eeprom.h"

void EEPROM_Init(void) {
 8000280:	b580      	push	{r7, lr}
 8000282:	b082      	sub	sp, #8
 8000284:	af00      	add	r7, sp, #0
	int ret;
	I2CInit();
 8000286:	f000 f965 	bl	8000554 <I2CInit>
	// optional -- check if eeprom is present
	I2CStart();
 800028a:	f000 f8a3 	bl	80003d4 <I2CStart>
	ret = I2CIsDeviceReady(EEPROM_W);
 800028e:	20a0      	movs	r0, #160	@ 0xa0
 8000290:	f000 f942 	bl	8000518 <I2CIsDeviceReady>
 8000294:	6078      	str	r0, [r7, #4]
	// if ret=0, eeprom not avail; otherwise, eeprom is avail.
	I2CStop();
 8000296:	f000 f8b9 	bl	800040c <I2CStop>
}
 800029a:	bf00      	nop
 800029c:	3708      	adds	r7, #8
 800029e:	46bd      	mov	sp, r7
 80002a0:	bd80      	pop	{r7, pc}

080002a2 <EEPROM_Write>:

void EEPROM_Write(uint16_t addr, uint8_t byte[], uint8_t n) {
 80002a2:	b580      	push	{r7, lr}
 80002a4:	b084      	sub	sp, #16
 80002a6:	af00      	add	r7, sp, #0
 80002a8:	4603      	mov	r3, r0
 80002aa:	6039      	str	r1, [r7, #0]
 80002ac:	80fb      	strh	r3, [r7, #6]
 80002ae:	4613      	mov	r3, r2
 80002b0:	717b      	strb	r3, [r7, #5]
	uint8_t high = addr >> 8, low = addr & 0xFF;
 80002b2:	88fb      	ldrh	r3, [r7, #6]
 80002b4:	0a1b      	lsrs	r3, r3, #8
 80002b6:	b29b      	uxth	r3, r3
 80002b8:	72fb      	strb	r3, [r7, #11]
 80002ba:	88fb      	ldrh	r3, [r7, #6]
 80002bc:	72bb      	strb	r3, [r7, #10]
	I2CStart();
 80002be:	f000 f889 	bl	80003d4 <I2CStart>
	I2CSendSlaveAddress(EEPROM_W);
 80002c2:	20a0      	movs	r0, #160	@ 0xa0
 80002c4:	f000 f8b8 	bl	8000438 <I2CSendSlaveAddress>
	I2CSendData(high);
 80002c8:	7afb      	ldrb	r3, [r7, #11]
 80002ca:	4618      	mov	r0, r3
 80002cc:	f000 f8ce 	bl	800046c <I2CSendData>
	I2CSendData(low);
 80002d0:	7abb      	ldrb	r3, [r7, #10]
 80002d2:	4618      	mov	r0, r3
 80002d4:	f000 f8ca 	bl	800046c <I2CSendData>
	for(int i=0; i<n; i++)
 80002d8:	2300      	movs	r3, #0
 80002da:	60fb      	str	r3, [r7, #12]
 80002dc:	e009      	b.n	80002f2 <EEPROM_Write+0x50>
		I2CSendData(byte[i]);
 80002de:	68fb      	ldr	r3, [r7, #12]
 80002e0:	683a      	ldr	r2, [r7, #0]
 80002e2:	4413      	add	r3, r2
 80002e4:	781b      	ldrb	r3, [r3, #0]
 80002e6:	4618      	mov	r0, r3
 80002e8:	f000 f8c0 	bl	800046c <I2CSendData>
	for(int i=0; i<n; i++)
 80002ec:	68fb      	ldr	r3, [r7, #12]
 80002ee:	3301      	adds	r3, #1
 80002f0:	60fb      	str	r3, [r7, #12]
 80002f2:	797b      	ldrb	r3, [r7, #5]
 80002f4:	68fa      	ldr	r2, [r7, #12]
 80002f6:	429a      	cmp	r2, r3
 80002f8:	dbf1      	blt.n	80002de <EEPROM_Write+0x3c>
	I2CStop();
 80002fa:	f000 f887 	bl	800040c <I2CStop>
}
 80002fe:	bf00      	nop
 8000300:	3710      	adds	r7, #16
 8000302:	46bd      	mov	sp, r7
 8000304:	bd80      	pop	{r7, pc}

08000306 <EEPROM_Read>:

void EEPROM_Read(uint16_t addr, uint8_t byte[], uint8_t n) {
 8000306:	b590      	push	{r4, r7, lr}
 8000308:	b085      	sub	sp, #20
 800030a:	af00      	add	r7, sp, #0
 800030c:	4603      	mov	r3, r0
 800030e:	6039      	str	r1, [r7, #0]
 8000310:	80fb      	strh	r3, [r7, #6]
 8000312:	4613      	mov	r3, r2
 8000314:	717b      	strb	r3, [r7, #5]
	int i;
	uint8_t high = addr >> 8, low = addr & 0xFF;
 8000316:	88fb      	ldrh	r3, [r7, #6]
 8000318:	0a1b      	lsrs	r3, r3, #8
 800031a:	b29b      	uxth	r3, r3
 800031c:	72fb      	strb	r3, [r7, #11]
 800031e:	88fb      	ldrh	r3, [r7, #6]
 8000320:	72bb      	strb	r3, [r7, #10]
	I2CStart();
 8000322:	f000 f857 	bl	80003d4 <I2CStart>
	I2CSendSlaveAddress(EEPROM_W);
 8000326:	20a0      	movs	r0, #160	@ 0xa0
 8000328:	f000 f886 	bl	8000438 <I2CSendSlaveAddress>
	I2CSendData(high);
 800032c:	7afb      	ldrb	r3, [r7, #11]
 800032e:	4618      	mov	r0, r3
 8000330:	f000 f89c 	bl	800046c <I2CSendData>
	I2CSendData(low);
 8000334:	7abb      	ldrb	r3, [r7, #10]
 8000336:	4618      	mov	r0, r3
 8000338:	f000 f898 	bl	800046c <I2CSendData>
	I2CRepeatStart();
 800033c:	f000 f860 	bl	8000400 <I2CRepeatStart>
	I2CSendSlaveAddress(EEPROM_R);
 8000340:	20a1      	movs	r0, #161	@ 0xa1
 8000342:	f000 f879 	bl	8000438 <I2CSendSlaveAddress>
	for(i=0; i<n-1; i++)
 8000346:	2300      	movs	r3, #0
 8000348:	60fb      	str	r3, [r7, #12]
 800034a:	e009      	b.n	8000360 <EEPROM_Read+0x5a>
		byte[i] = I2CRecvDataAck();
 800034c:	68fb      	ldr	r3, [r7, #12]
 800034e:	683a      	ldr	r2, [r7, #0]
 8000350:	18d4      	adds	r4, r2, r3
 8000352:	f000 f8a9 	bl	80004a8 <I2CRecvDataAck>
 8000356:	4603      	mov	r3, r0
 8000358:	7023      	strb	r3, [r4, #0]
	for(i=0; i<n-1; i++)
 800035a:	68fb      	ldr	r3, [r7, #12]
 800035c:	3301      	adds	r3, #1
 800035e:	60fb      	str	r3, [r7, #12]
 8000360:	797b      	ldrb	r3, [r7, #5]
 8000362:	3b01      	subs	r3, #1
 8000364:	68fa      	ldr	r2, [r7, #12]
 8000366:	429a      	cmp	r2, r3
 8000368:	dbf0      	blt.n	800034c <EEPROM_Read+0x46>
	byte[i] = I2CRecvDataNAck();
 800036a:	68fb      	ldr	r3, [r7, #12]
 800036c:	683a      	ldr	r2, [r7, #0]
 800036e:	18d4      	adds	r4, r2, r3
 8000370:	f000 f8b6 	bl	80004e0 <I2CRecvDataNAck>
 8000374:	4603      	mov	r3, r0
 8000376:	7023      	strb	r3, [r4, #0]
	I2CStop();
 8000378:	f000 f848 	bl	800040c <I2CStop>
}
 800037c:	bf00      	nop
 800037e:	3714      	adds	r7, #20
 8000380:	46bd      	mov	sp, r7
 8000382:	bd90      	pop	{r4, r7, pc}

08000384 <DelayMs>:
uint32_t DWT_Init(void);

#ifndef DELAY_MS
#define DELAY_MS

static inline void DelayMs(volatile uint32_t ms) {
 8000384:	b480      	push	{r7}
 8000386:	b085      	sub	sp, #20
 8000388:	af00      	add	r7, sp, #0
 800038a:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 800038c:	4b0e      	ldr	r3, [pc, #56]	@ (80003c8 <DelayMs+0x44>)
 800038e:	685b      	ldr	r3, [r3, #4]
 8000390:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 8000392:	4b0e      	ldr	r3, [pc, #56]	@ (80003cc <DelayMs+0x48>)
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	4a0e      	ldr	r2, [pc, #56]	@ (80003d0 <DelayMs+0x4c>)
 8000398:	fba2 2303 	umull	r2, r3, r2, r3
 800039c:	099b      	lsrs	r3, r3, #6
 800039e:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	68ba      	ldr	r2, [r7, #8]
 80003a4:	fb02 f303 	mul.w	r3, r2, r3
 80003a8:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 80003aa:	bf00      	nop
 80003ac:	4b06      	ldr	r3, [pc, #24]	@ (80003c8 <DelayMs+0x44>)
 80003ae:	685a      	ldr	r2, [r3, #4]
 80003b0:	68fb      	ldr	r3, [r7, #12]
 80003b2:	1ad2      	subs	r2, r2, r3
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	429a      	cmp	r2, r3
 80003b8:	d3f8      	bcc.n	80003ac <DelayMs+0x28>
}
 80003ba:	bf00      	nop
 80003bc:	bf00      	nop
 80003be:	3714      	adds	r7, #20
 80003c0:	46bd      	mov	sp, r7
 80003c2:	bc80      	pop	{r7}
 80003c4:	4770      	bx	lr
 80003c6:	bf00      	nop
 80003c8:	e0001000 	.word	0xe0001000
 80003cc:	20000000 	.word	0x20000000
 80003d0:	10624dd3 	.word	0x10624dd3

080003d4 <I2CStart>:
 *      Author: Nilesh
 */

#include "i2c.h"

void I2CStart() {
 80003d4:	b480      	push	{r7}
 80003d6:	af00      	add	r7, sp, #0
    I2C1->CR1 |= I2C_CR1_START;
 80003d8:	4b08      	ldr	r3, [pc, #32]	@ (80003fc <I2CStart+0x28>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	4a07      	ldr	r2, [pc, #28]	@ (80003fc <I2CStart+0x28>)
 80003de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80003e2:	6013      	str	r3, [r2, #0]
    //while(!(I2C1->SR1 & I2C_SR1_SB));
    while((I2C1->SR1 & I2C_SR1_SB) == 0);
 80003e4:	bf00      	nop
 80003e6:	4b05      	ldr	r3, [pc, #20]	@ (80003fc <I2CStart+0x28>)
 80003e8:	695b      	ldr	r3, [r3, #20]
 80003ea:	f003 0301 	and.w	r3, r3, #1
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d0f9      	beq.n	80003e6 <I2CStart+0x12>
}
 80003f2:	bf00      	nop
 80003f4:	bf00      	nop
 80003f6:	46bd      	mov	sp, r7
 80003f8:	bc80      	pop	{r7}
 80003fa:	4770      	bx	lr
 80003fc:	40005400 	.word	0x40005400

08000400 <I2CRepeatStart>:

void I2CRepeatStart() {
 8000400:	b580      	push	{r7, lr}
 8000402:	af00      	add	r7, sp, #0
	I2CStart();
 8000404:	f7ff ffe6 	bl	80003d4 <I2CStart>
}
 8000408:	bf00      	nop
 800040a:	bd80      	pop	{r7, pc}

0800040c <I2CStop>:

void I2CStop() {
 800040c:	b480      	push	{r7}
 800040e:	af00      	add	r7, sp, #0
    I2C1->CR1 |= I2C_CR1_STOP;
 8000410:	4b08      	ldr	r3, [pc, #32]	@ (8000434 <I2CStop+0x28>)
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	4a07      	ldr	r2, [pc, #28]	@ (8000434 <I2CStop+0x28>)
 8000416:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800041a:	6013      	str	r3, [r2, #0]
    while(!(I2C1->SR2 & I2C_SR2_BUSY));
 800041c:	bf00      	nop
 800041e:	4b05      	ldr	r3, [pc, #20]	@ (8000434 <I2CStop+0x28>)
 8000420:	699b      	ldr	r3, [r3, #24]
 8000422:	f003 0302 	and.w	r3, r3, #2
 8000426:	2b00      	cmp	r3, #0
 8000428:	d0f9      	beq.n	800041e <I2CStop+0x12>
}
 800042a:	bf00      	nop
 800042c:	bf00      	nop
 800042e:	46bd      	mov	sp, r7
 8000430:	bc80      	pop	{r7}
 8000432:	4770      	bx	lr
 8000434:	40005400 	.word	0x40005400

08000438 <I2CSendSlaveAddress>:

void I2CSendSlaveAddress(uint8_t slaveaddr) {
 8000438:	b480      	push	{r7}
 800043a:	b083      	sub	sp, #12
 800043c:	af00      	add	r7, sp, #0
 800043e:	4603      	mov	r3, r0
 8000440:	71fb      	strb	r3, [r7, #7]
    // send slaveaddr
    // wait until address is sent
    I2C1->DR = slaveaddr;
 8000442:	4a09      	ldr	r2, [pc, #36]	@ (8000468 <I2CSendSlaveAddress+0x30>)
 8000444:	79fb      	ldrb	r3, [r7, #7]
 8000446:	6113      	str	r3, [r2, #16]
    while (!(I2C1->SR1 & I2C_SR1_ADDR));
 8000448:	bf00      	nop
 800044a:	4b07      	ldr	r3, [pc, #28]	@ (8000468 <I2CSendSlaveAddress+0x30>)
 800044c:	695b      	ldr	r3, [r3, #20]
 800044e:	f003 0302 	and.w	r3, r3, #2
 8000452:	2b00      	cmp	r3, #0
 8000454:	d0f9      	beq.n	800044a <I2CSendSlaveAddress+0x12>
    // dummy read to clear flags
    (void)I2C1->SR1;
 8000456:	4b04      	ldr	r3, [pc, #16]	@ (8000468 <I2CSendSlaveAddress+0x30>)
 8000458:	695b      	ldr	r3, [r3, #20]
    (void)I2C1->SR2; // clear addr condition
 800045a:	4b03      	ldr	r3, [pc, #12]	@ (8000468 <I2CSendSlaveAddress+0x30>)
 800045c:	699b      	ldr	r3, [r3, #24]
}
 800045e:	bf00      	nop
 8000460:	370c      	adds	r7, #12
 8000462:	46bd      	mov	sp, r7
 8000464:	bc80      	pop	{r7}
 8000466:	4770      	bx	lr
 8000468:	40005400 	.word	0x40005400

0800046c <I2CSendData>:

void I2CSendData(uint8_t val) {
 800046c:	b480      	push	{r7}
 800046e:	b083      	sub	sp, #12
 8000470:	af00      	add	r7, sp, #0
 8000472:	4603      	mov	r3, r0
 8000474:	71fb      	strb	r3, [r7, #7]
    // send data in write mode
    // wait until address is sent
    while (!(I2C1->SR1 & I2C_SR1_TXE));
 8000476:	bf00      	nop
 8000478:	4b0a      	ldr	r3, [pc, #40]	@ (80004a4 <I2CSendData+0x38>)
 800047a:	695b      	ldr	r3, [r3, #20]
 800047c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000480:	2b00      	cmp	r3, #0
 8000482:	d0f9      	beq.n	8000478 <I2CSendData+0xc>
    // write dr and clear flags
    I2C1->DR = val;
 8000484:	4a07      	ldr	r2, [pc, #28]	@ (80004a4 <I2CSendData+0x38>)
 8000486:	79fb      	ldrb	r3, [r7, #7]
 8000488:	6113      	str	r3, [r2, #16]
    // wait until data byte is transferred
    while (!(I2C1->SR1 & I2C_SR1_BTF));
 800048a:	bf00      	nop
 800048c:	4b05      	ldr	r3, [pc, #20]	@ (80004a4 <I2CSendData+0x38>)
 800048e:	695b      	ldr	r3, [r3, #20]
 8000490:	f003 0304 	and.w	r3, r3, #4
 8000494:	2b00      	cmp	r3, #0
 8000496:	d0f9      	beq.n	800048c <I2CSendData+0x20>
}
 8000498:	bf00      	nop
 800049a:	bf00      	nop
 800049c:	370c      	adds	r7, #12
 800049e:	46bd      	mov	sp, r7
 80004a0:	bc80      	pop	{r7}
 80004a2:	4770      	bx	lr
 80004a4:	40005400 	.word	0x40005400

080004a8 <I2CRecvDataAck>:

uint8_t I2CRecvDataAck(void) {
 80004a8:	b480      	push	{r7}
 80004aa:	b083      	sub	sp, #12
 80004ac:	af00      	add	r7, sp, #0
	uint8_t val;
	I2C1->CR1 |= I2C_CR1_ACK | I2C_CR1_POS;
 80004ae:	4b0b      	ldr	r3, [pc, #44]	@ (80004dc <I2CRecvDataAck+0x34>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	4a0a      	ldr	r2, [pc, #40]	@ (80004dc <I2CRecvDataAck+0x34>)
 80004b4:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 80004b8:	6013      	str	r3, [r2, #0]
	// wait until receive buffer is not empty
	while (!(I2C1->SR1 & I2C_SR1_RXNE));
 80004ba:	bf00      	nop
 80004bc:	4b07      	ldr	r3, [pc, #28]	@ (80004dc <I2CRecvDataAck+0x34>)
 80004be:	695b      	ldr	r3, [r3, #20]
 80004c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d0f9      	beq.n	80004bc <I2CRecvDataAck+0x14>
	// read content and clear flags
	val = (uint8_t)I2C1->DR;
 80004c8:	4b04      	ldr	r3, [pc, #16]	@ (80004dc <I2CRecvDataAck+0x34>)
 80004ca:	691b      	ldr	r3, [r3, #16]
 80004cc:	71fb      	strb	r3, [r7, #7]
	return val;
 80004ce:	79fb      	ldrb	r3, [r7, #7]
}
 80004d0:	4618      	mov	r0, r3
 80004d2:	370c      	adds	r7, #12
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bc80      	pop	{r7}
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop
 80004dc:	40005400 	.word	0x40005400

080004e0 <I2CRecvDataNAck>:

uint8_t I2CRecvDataNAck(void) {
 80004e0:	b480      	push	{r7}
 80004e2:	b083      	sub	sp, #12
 80004e4:	af00      	add	r7, sp, #0
	uint8_t val;
	I2C1->CR1 &= ~(I2C_CR1_ACK | I2C_CR1_POS);
 80004e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000514 <I2CRecvDataNAck+0x34>)
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	4a0a      	ldr	r2, [pc, #40]	@ (8000514 <I2CRecvDataNAck+0x34>)
 80004ec:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80004f0:	6013      	str	r3, [r2, #0]
	// wait until receive buffer is not empty
	while (!(I2C1->SR1 & I2C_SR1_RXNE));
 80004f2:	bf00      	nop
 80004f4:	4b07      	ldr	r3, [pc, #28]	@ (8000514 <I2CRecvDataNAck+0x34>)
 80004f6:	695b      	ldr	r3, [r3, #20]
 80004f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d0f9      	beq.n	80004f4 <I2CRecvDataNAck+0x14>
	// read content and clear flags
	val = I2C1->DR;
 8000500:	4b04      	ldr	r3, [pc, #16]	@ (8000514 <I2CRecvDataNAck+0x34>)
 8000502:	691b      	ldr	r3, [r3, #16]
 8000504:	71fb      	strb	r3, [r7, #7]
	return val;
 8000506:	79fb      	ldrb	r3, [r7, #7]
}
 8000508:	4618      	mov	r0, r3
 800050a:	370c      	adds	r7, #12
 800050c:	46bd      	mov	sp, r7
 800050e:	bc80      	pop	{r7}
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop
 8000514:	40005400 	.word	0x40005400

08000518 <I2CIsDeviceReady>:

int I2CIsDeviceReady(uint8_t slaveaddr) {
 8000518:	b480      	push	{r7}
 800051a:	b083      	sub	sp, #12
 800051c:	af00      	add	r7, sp, #0
 800051e:	4603      	mov	r3, r0
 8000520:	71fb      	strb	r3, [r7, #7]
    // send slaveaddr of write
	slaveaddr &= ~BV(0);
 8000522:	79fb      	ldrb	r3, [r7, #7]
 8000524:	f023 0301 	bic.w	r3, r3, #1
 8000528:	71fb      	strb	r3, [r7, #7]
    // wait until address is sent
    I2C1->DR = slaveaddr;
 800052a:	4a09      	ldr	r2, [pc, #36]	@ (8000550 <I2CIsDeviceReady+0x38>)
 800052c:	79fb      	ldrb	r3, [r7, #7]
 800052e:	6113      	str	r3, [r2, #16]
    while (!(I2C1->SR1 & I2C_SR1_ADDR));
 8000530:	bf00      	nop
 8000532:	4b07      	ldr	r3, [pc, #28]	@ (8000550 <I2CIsDeviceReady+0x38>)
 8000534:	695b      	ldr	r3, [r3, #20]
 8000536:	f003 0302 	and.w	r3, r3, #2
 800053a:	2b00      	cmp	r3, #0
 800053c:	d0f9      	beq.n	8000532 <I2CIsDeviceReady+0x1a>
    // dummy read to clear flags
    (void)I2C1->SR2; // clear addr condition
 800053e:	4b04      	ldr	r3, [pc, #16]	@ (8000550 <I2CIsDeviceReady+0x38>)
 8000540:	699b      	ldr	r3, [r3, #24]
	return 1;
 8000542:	2301      	movs	r3, #1
}
 8000544:	4618      	mov	r0, r3
 8000546:	370c      	adds	r7, #12
 8000548:	46bd      	mov	sp, r7
 800054a:	bc80      	pop	{r7}
 800054c:	4770      	bx	lr
 800054e:	bf00      	nop
 8000550:	40005400 	.word	0x40005400

08000554 <I2CInit>:

void I2CInit() {
 8000554:	b580      	push	{r7, lr}
 8000556:	af00      	add	r7, sp, #0
    // enable GPIOB clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8000558:	4b43      	ldr	r3, [pc, #268]	@ (8000668 <I2CInit+0x114>)
 800055a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800055c:	4a42      	ldr	r2, [pc, #264]	@ (8000668 <I2CInit+0x114>)
 800055e:	f043 0302 	orr.w	r3, r3, #2
 8000562:	6313      	str	r3, [r2, #48]	@ 0x30
	DelayMs(50);
 8000564:	2032      	movs	r0, #50	@ 0x32
 8000566:	f7ff ff0d 	bl	8000384 <DelayMs>

    // setup I2C pins
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 800056a:	4b3f      	ldr	r3, [pc, #252]	@ (8000668 <I2CInit+0x114>)
 800056c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800056e:	4a3e      	ldr	r2, [pc, #248]	@ (8000668 <I2CInit+0x114>)
 8000570:	f043 0302 	orr.w	r3, r3, #2
 8000574:	6313      	str	r3, [r2, #48]	@ 0x30
    GPIOB->MODER &= ~(3UL << I2C1_SCL*2); // PB6
 8000576:	4b3d      	ldr	r3, [pc, #244]	@ (800066c <I2CInit+0x118>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	4a3c      	ldr	r2, [pc, #240]	@ (800066c <I2CInit+0x118>)
 800057c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000580:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  (2UL << I2C1_SCL*2); // AF
 8000582:	4b3a      	ldr	r3, [pc, #232]	@ (800066c <I2CInit+0x118>)
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	4a39      	ldr	r2, [pc, #228]	@ (800066c <I2CInit+0x118>)
 8000588:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800058c:	6013      	str	r3, [r2, #0]
    GPIOB->OTYPER |= (1UL << I2C1_SCL);   // open-drain
 800058e:	4b37      	ldr	r3, [pc, #220]	@ (800066c <I2CInit+0x118>)
 8000590:	685b      	ldr	r3, [r3, #4]
 8000592:	4a36      	ldr	r2, [pc, #216]	@ (800066c <I2CInit+0x118>)
 8000594:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000598:	6053      	str	r3, [r2, #4]
    GPIOB->PUPDR &= ~(3UL << I2C1_SCL*2); // no pull-up/down
 800059a:	4b34      	ldr	r3, [pc, #208]	@ (800066c <I2CInit+0x118>)
 800059c:	68db      	ldr	r3, [r3, #12]
 800059e:	4a33      	ldr	r2, [pc, #204]	@ (800066c <I2CInit+0x118>)
 80005a0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80005a4:	60d3      	str	r3, [r2, #12]
    GPIOB->MODER &= ~(3UL << I2C1_SDA*2); // PB7
 80005a6:	4b31      	ldr	r3, [pc, #196]	@ (800066c <I2CInit+0x118>)
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	4a30      	ldr	r2, [pc, #192]	@ (800066c <I2CInit+0x118>)
 80005ac:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80005b0:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  (2UL << I2C1_SDA*2); // AF
 80005b2:	4b2e      	ldr	r3, [pc, #184]	@ (800066c <I2CInit+0x118>)
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	4a2d      	ldr	r2, [pc, #180]	@ (800066c <I2CInit+0x118>)
 80005b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80005bc:	6013      	str	r3, [r2, #0]
    GPIOB->OTYPER |= (1UL << I2C1_SDA);   // open-drain
 80005be:	4b2b      	ldr	r3, [pc, #172]	@ (800066c <I2CInit+0x118>)
 80005c0:	685b      	ldr	r3, [r3, #4]
 80005c2:	4a2a      	ldr	r2, [pc, #168]	@ (800066c <I2CInit+0x118>)
 80005c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005c8:	6053      	str	r3, [r2, #4]
    GPIOB->PUPDR &= ~(3UL << I2C1_SDA*2); // no pull-up/down
 80005ca:	4b28      	ldr	r3, [pc, #160]	@ (800066c <I2CInit+0x118>)
 80005cc:	68db      	ldr	r3, [r3, #12]
 80005ce:	4a27      	ldr	r2, [pc, #156]	@ (800066c <I2CInit+0x118>)
 80005d0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80005d4:	60d3      	str	r3, [r2, #12]

    // choose AF4 for I2C1 in Alternate Function registers
    GPIOB->AFR[0] |= (4 << GPIO_AFRL_AFSEL6_Pos); // for pin 6
 80005d6:	4b25      	ldr	r3, [pc, #148]	@ (800066c <I2CInit+0x118>)
 80005d8:	6a1b      	ldr	r3, [r3, #32]
 80005da:	4a24      	ldr	r2, [pc, #144]	@ (800066c <I2CInit+0x118>)
 80005dc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80005e0:	6213      	str	r3, [r2, #32]
    GPIOB->AFR[0] |= (4 << GPIO_AFRL_AFSEL7_Pos); // for pin 7
 80005e2:	4b22      	ldr	r3, [pc, #136]	@ (800066c <I2CInit+0x118>)
 80005e4:	6a1b      	ldr	r3, [r3, #32]
 80005e6:	4a21      	ldr	r2, [pc, #132]	@ (800066c <I2CInit+0x118>)
 80005e8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80005ec:	6213      	str	r3, [r2, #32]

    // enable I2C clock
	RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 80005ee:	4b1e      	ldr	r3, [pc, #120]	@ (8000668 <I2CInit+0x114>)
 80005f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005f2:	4a1d      	ldr	r2, [pc, #116]	@ (8000668 <I2CInit+0x114>)
 80005f4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80005f8:	6413      	str	r3, [r2, #64]	@ 0x40
	DelayMs(50);
 80005fa:	2032      	movs	r0, #50	@ 0x32
 80005fc:	f7ff fec2 	bl	8000384 <DelayMs>
    // reset and clear reg
    I2C1->CR1 = I2C_CR1_SWRST;
 8000600:	4b1b      	ldr	r3, [pc, #108]	@ (8000670 <I2CInit+0x11c>)
 8000602:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000606:	601a      	str	r2, [r3, #0]
    I2C1->CR1 = 0;
 8000608:	4b19      	ldr	r3, [pc, #100]	@ (8000670 <I2CInit+0x11c>)
 800060a:	2200      	movs	r2, #0
 800060c:	601a      	str	r2, [r3, #0]

    I2C1->CR2 &= ~(I2C_CR2_ITERREN); // disable error interrupt
 800060e:	4b18      	ldr	r3, [pc, #96]	@ (8000670 <I2CInit+0x11c>)
 8000610:	685b      	ldr	r3, [r3, #4]
 8000612:	4a17      	ldr	r2, [pc, #92]	@ (8000670 <I2CInit+0x11c>)
 8000614:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000618:	6053      	str	r3, [r2, #4]
    I2C1->CCR &= ~(1 << I2C_CCR_FS_Pos); // standard mode (100 khz)
 800061a:	4b15      	ldr	r3, [pc, #84]	@ (8000670 <I2CInit+0x11c>)
 800061c:	69db      	ldr	r3, [r3, #28]
 800061e:	4a14      	ldr	r2, [pc, #80]	@ (8000670 <I2CInit+0x11c>)
 8000620:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000624:	61d3      	str	r3, [r2, #28]
    // Enable Ack
    I2C1->CR1 |= (1<<I2C_CR1_ACK_Pos);
 8000626:	4b12      	ldr	r3, [pc, #72]	@ (8000670 <I2CInit+0x11c>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	4a11      	ldr	r2, [pc, #68]	@ (8000670 <I2CInit+0x11c>)
 800062c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000630:	6013      	str	r3, [r2, #0]
    // Thigh and Tlow needs to be 5us each

    // Let's pick fPCLK1 = 16Mhz, TPCLK1 = 1/16Mhz = 62.5ns
    // Thigh = CCR * TPCLK1 => 5us = CCR * 62.5ns
    // CCR = 80
    I2C1->CR2 |= (16 << I2C_CR2_FREQ_Pos); // 16Mhz PCLK
 8000632:	4b0f      	ldr	r3, [pc, #60]	@ (8000670 <I2CInit+0x11c>)
 8000634:	685b      	ldr	r3, [r3, #4]
 8000636:	4a0e      	ldr	r2, [pc, #56]	@ (8000670 <I2CInit+0x11c>)
 8000638:	f043 0310 	orr.w	r3, r3, #16
 800063c:	6053      	str	r3, [r2, #4]
    I2C1->CCR |= (80 << I2C_CCR_CCR_Pos);
 800063e:	4b0c      	ldr	r3, [pc, #48]	@ (8000670 <I2CInit+0x11c>)
 8000640:	69db      	ldr	r3, [r3, #28]
 8000642:	4a0b      	ldr	r2, [pc, #44]	@ (8000670 <I2CInit+0x11c>)
 8000644:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8000648:	61d3      	str	r3, [r2, #28]
    // Maximum rise time.
    // Calculation is (maximum_rise_time / Tpclk) + 1
    // In SM mode maximum allowed SCL rise time is 1000ns
    // For TPCLK1 = 62.5ns => (1000ns / 62.5ns) + 1 = 16 + 1 = 17
    I2C1->TRISE |= (17 << I2C_TRISE_TRISE_Pos); // program Trise to 17 for 100khz
 800064a:	4b09      	ldr	r3, [pc, #36]	@ (8000670 <I2CInit+0x11c>)
 800064c:	6a1b      	ldr	r3, [r3, #32]
 800064e:	4a08      	ldr	r2, [pc, #32]	@ (8000670 <I2CInit+0x11c>)
 8000650:	f043 0311 	orr.w	r3, r3, #17
 8000654:	6213      	str	r3, [r2, #32]
    // Enable I2C
    I2C1->CR1 |= I2C_CR1_PE;
 8000656:	4b06      	ldr	r3, [pc, #24]	@ (8000670 <I2CInit+0x11c>)
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	4a05      	ldr	r2, [pc, #20]	@ (8000670 <I2CInit+0x11c>)
 800065c:	f043 0301 	orr.w	r3, r3, #1
 8000660:	6013      	str	r3, [r2, #0]
}
 8000662:	bf00      	nop
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	40023800 	.word	0x40023800
 800066c:	40020400 	.word	0x40020400
 8000670:	40005400 	.word	0x40005400

08000674 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b092      	sub	sp, #72	@ 0x48
 8000678:	af00      	add	r7, sp, #0
	int c;
	char str1[32];
	char str2[32];
	SystemInit();
 800067a:	f000 f87b 	bl	8000774 <SystemInit>
	UartInit(BAUD_9600);
 800067e:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 8000682:	f000 f8ad 	bl	80007e0 <UartInit>
	EEPROM_Init();
 8000686:	f7ff fdfb 	bl	8000280 <EEPROM_Init>
	UartPuts("1. Write Data \r\n");
 800068a:	481c      	ldr	r0, [pc, #112]	@ (80006fc <main+0x88>)
 800068c:	f000 f942 	bl	8000914 <UartPuts>
	UartPuts("1. Read Data \r\n");
 8000690:	481b      	ldr	r0, [pc, #108]	@ (8000700 <main+0x8c>)
 8000692:	f000 f93f 	bl	8000914 <UartPuts>
	UartGets(str1);
 8000696:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800069a:	4618      	mov	r0, r3
 800069c:	f000 f956 	bl	800094c <UartGets>
	sscanf(str1,"%d",&c);
 80006a0:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 80006a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006a8:	4916      	ldr	r1, [pc, #88]	@ (8000704 <main+0x90>)
 80006aa:	4618      	mov	r0, r3
 80006ac:	f000 f99e 	bl	80009ec <siscanf>
	switch(c){
 80006b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80006b2:	2b01      	cmp	r3, #1
 80006b4:	d002      	beq.n	80006bc <main+0x48>
 80006b6:	2b02      	cmp	r3, #2
 80006b8:	d012      	beq.n	80006e0 <main+0x6c>
 80006ba:	e01c      	b.n	80006f6 <main+0x82>
		case 1:UartGets(str2);
 80006bc:	1d3b      	adds	r3, r7, #4
 80006be:	4618      	mov	r0, r3
 80006c0:	f000 f944 	bl	800094c <UartGets>
				EEPROM_Write(0x0000,(uint8_t*)str2, strlen(str2)+1);
 80006c4:	1d3b      	adds	r3, r7, #4
 80006c6:	4618      	mov	r0, r3
 80006c8:	f7ff fd82 	bl	80001d0 <strlen>
 80006cc:	4603      	mov	r3, r0
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	3301      	adds	r3, #1
 80006d2:	b2da      	uxtb	r2, r3
 80006d4:	1d3b      	adds	r3, r7, #4
 80006d6:	4619      	mov	r1, r3
 80006d8:	2000      	movs	r0, #0
 80006da:	f7ff fde2 	bl	80002a2 <EEPROM_Write>
				break;
 80006de:	e00a      	b.n	80006f6 <main+0x82>
		case 2:EEPROM_Read(0x0000, (uint8_t*)str2, 32);
 80006e0:	1d3b      	adds	r3, r7, #4
 80006e2:	2220      	movs	r2, #32
 80006e4:	4619      	mov	r1, r3
 80006e6:	2000      	movs	r0, #0
 80006e8:	f7ff fe0d 	bl	8000306 <EEPROM_Read>
				UartPuts(str2);
 80006ec:	1d3b      	adds	r3, r7, #4
 80006ee:	4618      	mov	r0, r3
 80006f0:	f000 f910 	bl	8000914 <UartPuts>
				break;
 80006f4:	bf00      	nop
	}
	while(1);
 80006f6:	bf00      	nop
 80006f8:	e7fd      	b.n	80006f6 <main+0x82>
 80006fa:	bf00      	nop
 80006fc:	08001640 	.word	0x08001640
 8000700:	08001654 	.word	0x08001654
 8000704:	08001664 	.word	0x08001664

08000708 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b086      	sub	sp, #24
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000710:	4a14      	ldr	r2, [pc, #80]	@ (8000764 <_sbrk+0x5c>)
 8000712:	4b15      	ldr	r3, [pc, #84]	@ (8000768 <_sbrk+0x60>)
 8000714:	1ad3      	subs	r3, r2, r3
 8000716:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000718:	697b      	ldr	r3, [r7, #20]
 800071a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800071c:	4b13      	ldr	r3, [pc, #76]	@ (800076c <_sbrk+0x64>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d102      	bne.n	800072a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000724:	4b11      	ldr	r3, [pc, #68]	@ (800076c <_sbrk+0x64>)
 8000726:	4a12      	ldr	r2, [pc, #72]	@ (8000770 <_sbrk+0x68>)
 8000728:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800072a:	4b10      	ldr	r3, [pc, #64]	@ (800076c <_sbrk+0x64>)
 800072c:	681a      	ldr	r2, [r3, #0]
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	4413      	add	r3, r2
 8000732:	693a      	ldr	r2, [r7, #16]
 8000734:	429a      	cmp	r2, r3
 8000736:	d207      	bcs.n	8000748 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000738:	f000 f984 	bl	8000a44 <__errno>
 800073c:	4603      	mov	r3, r0
 800073e:	220c      	movs	r2, #12
 8000740:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000742:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000746:	e009      	b.n	800075c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000748:	4b08      	ldr	r3, [pc, #32]	@ (800076c <_sbrk+0x64>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800074e:	4b07      	ldr	r3, [pc, #28]	@ (800076c <_sbrk+0x64>)
 8000750:	681a      	ldr	r2, [r3, #0]
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	4413      	add	r3, r2
 8000756:	4a05      	ldr	r2, [pc, #20]	@ (800076c <_sbrk+0x64>)
 8000758:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800075a:	68fb      	ldr	r3, [r7, #12]
}
 800075c:	4618      	mov	r0, r3
 800075e:	3718      	adds	r7, #24
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	20020000 	.word	0x20020000
 8000768:	00000400 	.word	0x00000400
 800076c:	20000070 	.word	0x20000070
 8000770:	200001c0 	.word	0x200001c0

08000774 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

  DWT_Init();
 8000778:	f000 f802 	bl	8000780 <DWT_Init>
}
 800077c:	bf00      	nop
 800077e:	bd80      	pop	{r7, pc}

08000780 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000780:	b480      	push	{r7}
 8000782:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000784:	4b14      	ldr	r3, [pc, #80]	@ (80007d8 <DWT_Init+0x58>)
 8000786:	68db      	ldr	r3, [r3, #12]
 8000788:	4a13      	ldr	r2, [pc, #76]	@ (80007d8 <DWT_Init+0x58>)
 800078a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800078e:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000790:	4b11      	ldr	r3, [pc, #68]	@ (80007d8 <DWT_Init+0x58>)
 8000792:	68db      	ldr	r3, [r3, #12]
 8000794:	4a10      	ldr	r2, [pc, #64]	@ (80007d8 <DWT_Init+0x58>)
 8000796:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800079a:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 800079c:	4b0f      	ldr	r3, [pc, #60]	@ (80007dc <DWT_Init+0x5c>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4a0e      	ldr	r2, [pc, #56]	@ (80007dc <DWT_Init+0x5c>)
 80007a2:	f023 0301 	bic.w	r3, r3, #1
 80007a6:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80007a8:	4b0c      	ldr	r3, [pc, #48]	@ (80007dc <DWT_Init+0x5c>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	4a0b      	ldr	r2, [pc, #44]	@ (80007dc <DWT_Init+0x5c>)
 80007ae:	f043 0301 	orr.w	r3, r3, #1
 80007b2:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 80007b4:	4b09      	ldr	r3, [pc, #36]	@ (80007dc <DWT_Init+0x5c>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 80007ba:	bf00      	nop
    __ASM volatile ("NOP");
 80007bc:	bf00      	nop
    __ASM volatile ("NOP");
 80007be:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 80007c0:	4b06      	ldr	r3, [pc, #24]	@ (80007dc <DWT_Init+0x5c>)
 80007c2:	685b      	ldr	r3, [r3, #4]
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	bf0c      	ite	eq
 80007c8:	2301      	moveq	r3, #1
 80007ca:	2300      	movne	r3, #0
 80007cc:	b2db      	uxtb	r3, r3
}
 80007ce:	4618      	mov	r0, r3
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bc80      	pop	{r7}
 80007d4:	4770      	bx	lr
 80007d6:	bf00      	nop
 80007d8:	e000edf0 	.word	0xe000edf0
 80007dc:	e0001000 	.word	0xe0001000

080007e0 <UartInit>:

#define TX_PIN	2
#define RX_PIN	3
#define USART_ALT_FN	7

void UartInit(uint32_t baud) {
 80007e0:	b480      	push	{r7}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
	// UART GPIO Init -- PA.2 (Tx) and PA.3 (Rx)
	// enable clock
	RCC->AHB1ENR |= BV(RCC_AHB1ENR_GPIOAEN_Pos);
 80007e8:	4b31      	ldr	r3, [pc, #196]	@ (80008b0 <UartInit+0xd0>)
 80007ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ec:	4a30      	ldr	r2, [pc, #192]	@ (80008b0 <UartInit+0xd0>)
 80007ee:	f043 0301 	orr.w	r3, r3, #1
 80007f2:	6313      	str	r3, [r2, #48]	@ 0x30
	//	alt fn = 0111 = 7 (Uart Tx and Rx)
	GPIOA->AFR[0] |= ((USART_ALT_FN << GPIO_AFRL_AFSEL3_Pos) | (USART_ALT_FN << GPIO_AFRL_AFSEL2_Pos));
 80007f4:	4b2f      	ldr	r3, [pc, #188]	@ (80008b4 <UartInit+0xd4>)
 80007f6:	6a1b      	ldr	r3, [r3, #32]
 80007f8:	4a2e      	ldr	r2, [pc, #184]	@ (80008b4 <UartInit+0xd4>)
 80007fa:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 80007fe:	6213      	str	r3, [r2, #32]
	// 	mode=10 (alt fn), speed=00 (low), pupdr=00 (none), typer=0 (push-pull)
	GPIOA->MODER |= (BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2 + 1));
 8000800:	4b2c      	ldr	r3, [pc, #176]	@ (80008b4 <UartInit+0xd4>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	4a2b      	ldr	r2, [pc, #172]	@ (80008b4 <UartInit+0xd4>)
 8000806:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 800080a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(BV(TX_PIN * 2) | BV(RX_PIN * 2));
 800080c:	4b29      	ldr	r3, [pc, #164]	@ (80008b4 <UartInit+0xd4>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	4a28      	ldr	r2, [pc, #160]	@ (80008b4 <UartInit+0xd4>)
 8000812:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 8000816:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 8000818:	4b26      	ldr	r3, [pc, #152]	@ (80008b4 <UartInit+0xd4>)
 800081a:	689b      	ldr	r3, [r3, #8]
 800081c:	4a25      	ldr	r2, [pc, #148]	@ (80008b4 <UartInit+0xd4>)
 800081e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000822:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 8000824:	4b23      	ldr	r3, [pc, #140]	@ (80008b4 <UartInit+0xd4>)
 8000826:	68db      	ldr	r3, [r3, #12]
 8000828:	4a22      	ldr	r2, [pc, #136]	@ (80008b4 <UartInit+0xd4>)
 800082a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800082e:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER &= ~(BV(TX_PIN) | BV(RX_PIN));
 8000830:	4b20      	ldr	r3, [pc, #128]	@ (80008b4 <UartInit+0xd4>)
 8000832:	685b      	ldr	r3, [r3, #4]
 8000834:	4a1f      	ldr	r2, [pc, #124]	@ (80008b4 <UartInit+0xd4>)
 8000836:	f023 030c 	bic.w	r3, r3, #12
 800083a:	6053      	str	r3, [r2, #4]

	// UART Config
	// enable uart clock
	RCC->APB1ENR |= BV(RCC_APB1ENR_USART2EN_Pos);
 800083c:	4b1c      	ldr	r3, [pc, #112]	@ (80008b0 <UartInit+0xd0>)
 800083e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000840:	4a1b      	ldr	r2, [pc, #108]	@ (80008b0 <UartInit+0xd0>)
 8000842:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000846:	6413      	str	r3, [r2, #64]	@ 0x40
	// tx en (TE=1), rx en (RE=1), wordlen=8 (M=0), OVER8=0, disable parity (PCE=0)
	USART2->CR1 = BV(USART_CR1_TE_Pos) | BV(USART_CR1_RE_Pos);
 8000848:	4b1b      	ldr	r3, [pc, #108]	@ (80008b8 <UartInit+0xd8>)
 800084a:	220c      	movs	r2, #12
 800084c:	60da      	str	r2, [r3, #12]
	// 1 stop bit (STOP=00), disable clock (CLKEN=0)
	USART2->CR2 = 0x00000000;
 800084e:	4b1a      	ldr	r3, [pc, #104]	@ (80008b8 <UartInit+0xd8>)
 8000850:	2200      	movs	r2, #0
 8000852:	611a      	str	r2, [r3, #16]
	// no hw control, no irda, no dma, no interupts
	USART2->CR3 = 0x00000000;
 8000854:	4b18      	ldr	r3, [pc, #96]	@ (80008b8 <UartInit+0xd8>)
 8000856:	2200      	movs	r2, #0
 8000858:	615a      	str	r2, [r3, #20]
	// set BRR for given baud rate
	switch(baud) {
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 8000860:	d016      	beq.n	8000890 <UartInit+0xb0>
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 8000868:	d816      	bhi.n	8000898 <UartInit+0xb8>
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 8000870:	d004      	beq.n	800087c <UartInit+0x9c>
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 8000878:	d005      	beq.n	8000886 <UartInit+0xa6>
 800087a:	e00d      	b.n	8000898 <UartInit+0xb8>
		case BAUD_9600:
			USART2->BRR = BAUD_BRR_9600;
 800087c:	4b0e      	ldr	r3, [pc, #56]	@ (80008b8 <UartInit+0xd8>)
 800087e:	f240 6283 	movw	r2, #1667	@ 0x683
 8000882:	609a      	str	r2, [r3, #8]
			break;
 8000884:	e008      	b.n	8000898 <UartInit+0xb8>
		case BAUD_38400:
			USART2->BRR = BAUD_BRR_38400;
 8000886:	4b0c      	ldr	r3, [pc, #48]	@ (80008b8 <UartInit+0xd8>)
 8000888:	f240 12a1 	movw	r2, #417	@ 0x1a1
 800088c:	609a      	str	r2, [r3, #8]
			break;
 800088e:	e003      	b.n	8000898 <UartInit+0xb8>
		case BAUD_115200:
			USART2->BRR = BAUD_BRR_115200;
 8000890:	4b09      	ldr	r3, [pc, #36]	@ (80008b8 <UartInit+0xd8>)
 8000892:	228b      	movs	r2, #139	@ 0x8b
 8000894:	609a      	str	r2, [r3, #8]
			break;
 8000896:	bf00      	nop
	}
	// uart enable (UE=1)
	USART2->CR1 |= BV(USART_CR1_UE_Pos);
 8000898:	4b07      	ldr	r3, [pc, #28]	@ (80008b8 <UartInit+0xd8>)
 800089a:	68db      	ldr	r3, [r3, #12]
 800089c:	4a06      	ldr	r2, [pc, #24]	@ (80008b8 <UartInit+0xd8>)
 800089e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80008a2:	60d3      	str	r3, [r2, #12]
}
 80008a4:	bf00      	nop
 80008a6:	370c      	adds	r7, #12
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bc80      	pop	{r7}
 80008ac:	4770      	bx	lr
 80008ae:	bf00      	nop
 80008b0:	40023800 	.word	0x40023800
 80008b4:	40020000 	.word	0x40020000
 80008b8:	40004400 	.word	0x40004400

080008bc <UartPutch>:

void UartPutch(uint8_t ch) {
 80008bc:	b480      	push	{r7}
 80008be:	b083      	sub	sp, #12
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	4603      	mov	r3, r0
 80008c4:	71fb      	strb	r3, [r7, #7]
	// wait until TDR is empty (i.e. prev byte transmitted)
	while((USART2->SR & BV(USART_SR_TXE_Pos)) == 0)
 80008c6:	bf00      	nop
 80008c8:	4b06      	ldr	r3, [pc, #24]	@ (80008e4 <UartPutch+0x28>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d0f9      	beq.n	80008c8 <UartPutch+0xc>
		;
	// write new byte in TDR
	USART2->DR = ch;
 80008d4:	4a03      	ldr	r2, [pc, #12]	@ (80008e4 <UartPutch+0x28>)
 80008d6:	79fb      	ldrb	r3, [r7, #7]
 80008d8:	6053      	str	r3, [r2, #4]
}
 80008da:	bf00      	nop
 80008dc:	370c      	adds	r7, #12
 80008de:	46bd      	mov	sp, r7
 80008e0:	bc80      	pop	{r7}
 80008e2:	4770      	bx	lr
 80008e4:	40004400 	.word	0x40004400

080008e8 <UartGetch>:

uint8_t UartGetch(void) {
 80008e8:	b480      	push	{r7}
 80008ea:	b083      	sub	sp, #12
 80008ec:	af00      	add	r7, sp, #0
	// wait until RDR is not empty (i.e. new byte received)
	while((USART2->SR & BV(USART_SR_RXNE_Pos)) == 0)
 80008ee:	bf00      	nop
 80008f0:	4b07      	ldr	r3, [pc, #28]	@ (8000910 <UartGetch+0x28>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	f003 0320 	and.w	r3, r3, #32
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d0f9      	beq.n	80008f0 <UartGetch+0x8>
		;
	// read received byte from RDR
	char ch = USART2->DR;
 80008fc:	4b04      	ldr	r3, [pc, #16]	@ (8000910 <UartGetch+0x28>)
 80008fe:	685b      	ldr	r3, [r3, #4]
 8000900:	71fb      	strb	r3, [r7, #7]
	return ch;
 8000902:	79fb      	ldrb	r3, [r7, #7]
}
 8000904:	4618      	mov	r0, r3
 8000906:	370c      	adds	r7, #12
 8000908:	46bd      	mov	sp, r7
 800090a:	bc80      	pop	{r7}
 800090c:	4770      	bx	lr
 800090e:	bf00      	nop
 8000910:	40004400 	.word	0x40004400

08000914 <UartPuts>:

void UartPuts(char str[]) {
 8000914:	b580      	push	{r7, lr}
 8000916:	b084      	sub	sp, #16
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
	int i;
	for(i=0; str[i]!='\0'; i++)
 800091c:	2300      	movs	r3, #0
 800091e:	60fb      	str	r3, [r7, #12]
 8000920:	e009      	b.n	8000936 <UartPuts+0x22>
		UartPutch(str[i]);
 8000922:	68fb      	ldr	r3, [r7, #12]
 8000924:	687a      	ldr	r2, [r7, #4]
 8000926:	4413      	add	r3, r2
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	4618      	mov	r0, r3
 800092c:	f7ff ffc6 	bl	80008bc <UartPutch>
	for(i=0; str[i]!='\0'; i++)
 8000930:	68fb      	ldr	r3, [r7, #12]
 8000932:	3301      	adds	r3, #1
 8000934:	60fb      	str	r3, [r7, #12]
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	687a      	ldr	r2, [r7, #4]
 800093a:	4413      	add	r3, r2
 800093c:	781b      	ldrb	r3, [r3, #0]
 800093e:	2b00      	cmp	r3, #0
 8000940:	d1ef      	bne.n	8000922 <UartPuts+0xe>
}
 8000942:	bf00      	nop
 8000944:	bf00      	nop
 8000946:	3710      	adds	r7, #16
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}

0800094c <UartGets>:

void UartGets(char str[]) {
 800094c:	b580      	push	{r7, lr}
 800094e:	b084      	sub	sp, #16
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
	int i=0;
 8000954:	2300      	movs	r3, #0
 8000956:	60fb      	str	r3, [r7, #12]
	char ch;
	do {
		ch = UartGetch();
 8000958:	f7ff ffc6 	bl	80008e8 <UartGetch>
 800095c:	4603      	mov	r3, r0
 800095e:	72fb      	strb	r3, [r7, #11]
		str[i] = ch;
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	687a      	ldr	r2, [r7, #4]
 8000964:	4413      	add	r3, r2
 8000966:	7afa      	ldrb	r2, [r7, #11]
 8000968:	701a      	strb	r2, [r3, #0]
		i++;
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	3301      	adds	r3, #1
 800096e:	60fb      	str	r3, [r7, #12]
	} while(ch != '\r');
 8000970:	7afb      	ldrb	r3, [r7, #11]
 8000972:	2b0d      	cmp	r3, #13
 8000974:	d1f0      	bne.n	8000958 <UartGets+0xc>
	str[i] = '\n';
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	687a      	ldr	r2, [r7, #4]
 800097a:	4413      	add	r3, r2
 800097c:	220a      	movs	r2, #10
 800097e:	701a      	strb	r2, [r3, #0]
	i++;
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	3301      	adds	r3, #1
 8000984:	60fb      	str	r3, [r7, #12]
	str[i] = '\0';
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	687a      	ldr	r2, [r7, #4]
 800098a:	4413      	add	r3, r2
 800098c:	2200      	movs	r2, #0
 800098e:	701a      	strb	r2, [r3, #0]
}
 8000990:	bf00      	nop
 8000992:	3710      	adds	r7, #16
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}

08000998 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000998:	480d      	ldr	r0, [pc, #52]	@ (80009d0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800099a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800099c:	f7ff feea 	bl	8000774 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009a0:	480c      	ldr	r0, [pc, #48]	@ (80009d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80009a2:	490d      	ldr	r1, [pc, #52]	@ (80009d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009a4:	4a0d      	ldr	r2, [pc, #52]	@ (80009dc <LoopForever+0xe>)
  movs r3, #0
 80009a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009a8:	e002      	b.n	80009b0 <LoopCopyDataInit>

080009aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009ae:	3304      	adds	r3, #4

080009b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009b4:	d3f9      	bcc.n	80009aa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009b6:	4a0a      	ldr	r2, [pc, #40]	@ (80009e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009b8:	4c0a      	ldr	r4, [pc, #40]	@ (80009e4 <LoopForever+0x16>)
  movs r3, #0
 80009ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009bc:	e001      	b.n	80009c2 <LoopFillZerobss>

080009be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009c0:	3204      	adds	r2, #4

080009c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009c4:	d3fb      	bcc.n	80009be <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80009c6:	f000 f843 	bl	8000a50 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009ca:	f7ff fe53 	bl	8000674 <main>

080009ce <LoopForever>:

LoopForever:
  b LoopForever
 80009ce:	e7fe      	b.n	80009ce <LoopForever>
  ldr   r0, =_estack
 80009d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80009d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009d8:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 80009dc:	080017a4 	.word	0x080017a4
  ldr r2, =_sbss
 80009e0:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 80009e4:	200001bc 	.word	0x200001bc

080009e8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009e8:	e7fe      	b.n	80009e8 <ADC_IRQHandler>
	...

080009ec <siscanf>:
 80009ec:	b40e      	push	{r1, r2, r3}
 80009ee:	b530      	push	{r4, r5, lr}
 80009f0:	b09c      	sub	sp, #112	@ 0x70
 80009f2:	ac1f      	add	r4, sp, #124	@ 0x7c
 80009f4:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80009f8:	f854 5b04 	ldr.w	r5, [r4], #4
 80009fc:	f8ad 2014 	strh.w	r2, [sp, #20]
 8000a00:	9002      	str	r0, [sp, #8]
 8000a02:	9006      	str	r0, [sp, #24]
 8000a04:	f7ff fbe4 	bl	80001d0 <strlen>
 8000a08:	4b0b      	ldr	r3, [pc, #44]	@ (8000a38 <siscanf+0x4c>)
 8000a0a:	9003      	str	r0, [sp, #12]
 8000a0c:	9007      	str	r0, [sp, #28]
 8000a0e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8000a10:	480a      	ldr	r0, [pc, #40]	@ (8000a3c <siscanf+0x50>)
 8000a12:	9401      	str	r4, [sp, #4]
 8000a14:	2300      	movs	r3, #0
 8000a16:	930f      	str	r3, [sp, #60]	@ 0x3c
 8000a18:	9314      	str	r3, [sp, #80]	@ 0x50
 8000a1a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a1e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8000a22:	462a      	mov	r2, r5
 8000a24:	4623      	mov	r3, r4
 8000a26:	a902      	add	r1, sp, #8
 8000a28:	6800      	ldr	r0, [r0, #0]
 8000a2a:	f000 f987 	bl	8000d3c <__ssvfiscanf_r>
 8000a2e:	b01c      	add	sp, #112	@ 0x70
 8000a30:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8000a34:	b003      	add	sp, #12
 8000a36:	4770      	bx	lr
 8000a38:	08000a41 	.word	0x08000a41
 8000a3c:	20000004 	.word	0x20000004

08000a40 <__seofread>:
 8000a40:	2000      	movs	r0, #0
 8000a42:	4770      	bx	lr

08000a44 <__errno>:
 8000a44:	4b01      	ldr	r3, [pc, #4]	@ (8000a4c <__errno+0x8>)
 8000a46:	6818      	ldr	r0, [r3, #0]
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop
 8000a4c:	20000004 	.word	0x20000004

08000a50 <__libc_init_array>:
 8000a50:	b570      	push	{r4, r5, r6, lr}
 8000a52:	4d0d      	ldr	r5, [pc, #52]	@ (8000a88 <__libc_init_array+0x38>)
 8000a54:	4c0d      	ldr	r4, [pc, #52]	@ (8000a8c <__libc_init_array+0x3c>)
 8000a56:	1b64      	subs	r4, r4, r5
 8000a58:	10a4      	asrs	r4, r4, #2
 8000a5a:	2600      	movs	r6, #0
 8000a5c:	42a6      	cmp	r6, r4
 8000a5e:	d109      	bne.n	8000a74 <__libc_init_array+0x24>
 8000a60:	4d0b      	ldr	r5, [pc, #44]	@ (8000a90 <__libc_init_array+0x40>)
 8000a62:	4c0c      	ldr	r4, [pc, #48]	@ (8000a94 <__libc_init_array+0x44>)
 8000a64:	f000 fde0 	bl	8001628 <_init>
 8000a68:	1b64      	subs	r4, r4, r5
 8000a6a:	10a4      	asrs	r4, r4, #2
 8000a6c:	2600      	movs	r6, #0
 8000a6e:	42a6      	cmp	r6, r4
 8000a70:	d105      	bne.n	8000a7e <__libc_init_array+0x2e>
 8000a72:	bd70      	pop	{r4, r5, r6, pc}
 8000a74:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a78:	4798      	blx	r3
 8000a7a:	3601      	adds	r6, #1
 8000a7c:	e7ee      	b.n	8000a5c <__libc_init_array+0xc>
 8000a7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a82:	4798      	blx	r3
 8000a84:	3601      	adds	r6, #1
 8000a86:	e7f2      	b.n	8000a6e <__libc_init_array+0x1e>
 8000a88:	0800179c 	.word	0x0800179c
 8000a8c:	0800179c 	.word	0x0800179c
 8000a90:	0800179c 	.word	0x0800179c
 8000a94:	080017a0 	.word	0x080017a0

08000a98 <__retarget_lock_acquire_recursive>:
 8000a98:	4770      	bx	lr

08000a9a <__retarget_lock_release_recursive>:
 8000a9a:	4770      	bx	lr

08000a9c <_free_r>:
 8000a9c:	b538      	push	{r3, r4, r5, lr}
 8000a9e:	4605      	mov	r5, r0
 8000aa0:	2900      	cmp	r1, #0
 8000aa2:	d041      	beq.n	8000b28 <_free_r+0x8c>
 8000aa4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000aa8:	1f0c      	subs	r4, r1, #4
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	bfb8      	it	lt
 8000aae:	18e4      	addlt	r4, r4, r3
 8000ab0:	f000 f8e0 	bl	8000c74 <__malloc_lock>
 8000ab4:	4a1d      	ldr	r2, [pc, #116]	@ (8000b2c <_free_r+0x90>)
 8000ab6:	6813      	ldr	r3, [r2, #0]
 8000ab8:	b933      	cbnz	r3, 8000ac8 <_free_r+0x2c>
 8000aba:	6063      	str	r3, [r4, #4]
 8000abc:	6014      	str	r4, [r2, #0]
 8000abe:	4628      	mov	r0, r5
 8000ac0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ac4:	f000 b8dc 	b.w	8000c80 <__malloc_unlock>
 8000ac8:	42a3      	cmp	r3, r4
 8000aca:	d908      	bls.n	8000ade <_free_r+0x42>
 8000acc:	6820      	ldr	r0, [r4, #0]
 8000ace:	1821      	adds	r1, r4, r0
 8000ad0:	428b      	cmp	r3, r1
 8000ad2:	bf01      	itttt	eq
 8000ad4:	6819      	ldreq	r1, [r3, #0]
 8000ad6:	685b      	ldreq	r3, [r3, #4]
 8000ad8:	1809      	addeq	r1, r1, r0
 8000ada:	6021      	streq	r1, [r4, #0]
 8000adc:	e7ed      	b.n	8000aba <_free_r+0x1e>
 8000ade:	461a      	mov	r2, r3
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	b10b      	cbz	r3, 8000ae8 <_free_r+0x4c>
 8000ae4:	42a3      	cmp	r3, r4
 8000ae6:	d9fa      	bls.n	8000ade <_free_r+0x42>
 8000ae8:	6811      	ldr	r1, [r2, #0]
 8000aea:	1850      	adds	r0, r2, r1
 8000aec:	42a0      	cmp	r0, r4
 8000aee:	d10b      	bne.n	8000b08 <_free_r+0x6c>
 8000af0:	6820      	ldr	r0, [r4, #0]
 8000af2:	4401      	add	r1, r0
 8000af4:	1850      	adds	r0, r2, r1
 8000af6:	4283      	cmp	r3, r0
 8000af8:	6011      	str	r1, [r2, #0]
 8000afa:	d1e0      	bne.n	8000abe <_free_r+0x22>
 8000afc:	6818      	ldr	r0, [r3, #0]
 8000afe:	685b      	ldr	r3, [r3, #4]
 8000b00:	6053      	str	r3, [r2, #4]
 8000b02:	4408      	add	r0, r1
 8000b04:	6010      	str	r0, [r2, #0]
 8000b06:	e7da      	b.n	8000abe <_free_r+0x22>
 8000b08:	d902      	bls.n	8000b10 <_free_r+0x74>
 8000b0a:	230c      	movs	r3, #12
 8000b0c:	602b      	str	r3, [r5, #0]
 8000b0e:	e7d6      	b.n	8000abe <_free_r+0x22>
 8000b10:	6820      	ldr	r0, [r4, #0]
 8000b12:	1821      	adds	r1, r4, r0
 8000b14:	428b      	cmp	r3, r1
 8000b16:	bf04      	itt	eq
 8000b18:	6819      	ldreq	r1, [r3, #0]
 8000b1a:	685b      	ldreq	r3, [r3, #4]
 8000b1c:	6063      	str	r3, [r4, #4]
 8000b1e:	bf04      	itt	eq
 8000b20:	1809      	addeq	r1, r1, r0
 8000b22:	6021      	streq	r1, [r4, #0]
 8000b24:	6054      	str	r4, [r2, #4]
 8000b26:	e7ca      	b.n	8000abe <_free_r+0x22>
 8000b28:	bd38      	pop	{r3, r4, r5, pc}
 8000b2a:	bf00      	nop
 8000b2c:	200001b8 	.word	0x200001b8

08000b30 <sbrk_aligned>:
 8000b30:	b570      	push	{r4, r5, r6, lr}
 8000b32:	4e0f      	ldr	r6, [pc, #60]	@ (8000b70 <sbrk_aligned+0x40>)
 8000b34:	460c      	mov	r4, r1
 8000b36:	6831      	ldr	r1, [r6, #0]
 8000b38:	4605      	mov	r5, r0
 8000b3a:	b911      	cbnz	r1, 8000b42 <sbrk_aligned+0x12>
 8000b3c:	f000 fc34 	bl	80013a8 <_sbrk_r>
 8000b40:	6030      	str	r0, [r6, #0]
 8000b42:	4621      	mov	r1, r4
 8000b44:	4628      	mov	r0, r5
 8000b46:	f000 fc2f 	bl	80013a8 <_sbrk_r>
 8000b4a:	1c43      	adds	r3, r0, #1
 8000b4c:	d103      	bne.n	8000b56 <sbrk_aligned+0x26>
 8000b4e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8000b52:	4620      	mov	r0, r4
 8000b54:	bd70      	pop	{r4, r5, r6, pc}
 8000b56:	1cc4      	adds	r4, r0, #3
 8000b58:	f024 0403 	bic.w	r4, r4, #3
 8000b5c:	42a0      	cmp	r0, r4
 8000b5e:	d0f8      	beq.n	8000b52 <sbrk_aligned+0x22>
 8000b60:	1a21      	subs	r1, r4, r0
 8000b62:	4628      	mov	r0, r5
 8000b64:	f000 fc20 	bl	80013a8 <_sbrk_r>
 8000b68:	3001      	adds	r0, #1
 8000b6a:	d1f2      	bne.n	8000b52 <sbrk_aligned+0x22>
 8000b6c:	e7ef      	b.n	8000b4e <sbrk_aligned+0x1e>
 8000b6e:	bf00      	nop
 8000b70:	200001b4 	.word	0x200001b4

08000b74 <_malloc_r>:
 8000b74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000b78:	1ccd      	adds	r5, r1, #3
 8000b7a:	f025 0503 	bic.w	r5, r5, #3
 8000b7e:	3508      	adds	r5, #8
 8000b80:	2d0c      	cmp	r5, #12
 8000b82:	bf38      	it	cc
 8000b84:	250c      	movcc	r5, #12
 8000b86:	2d00      	cmp	r5, #0
 8000b88:	4606      	mov	r6, r0
 8000b8a:	db01      	blt.n	8000b90 <_malloc_r+0x1c>
 8000b8c:	42a9      	cmp	r1, r5
 8000b8e:	d904      	bls.n	8000b9a <_malloc_r+0x26>
 8000b90:	230c      	movs	r3, #12
 8000b92:	6033      	str	r3, [r6, #0]
 8000b94:	2000      	movs	r0, #0
 8000b96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000b9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000c70 <_malloc_r+0xfc>
 8000b9e:	f000 f869 	bl	8000c74 <__malloc_lock>
 8000ba2:	f8d8 3000 	ldr.w	r3, [r8]
 8000ba6:	461c      	mov	r4, r3
 8000ba8:	bb44      	cbnz	r4, 8000bfc <_malloc_r+0x88>
 8000baa:	4629      	mov	r1, r5
 8000bac:	4630      	mov	r0, r6
 8000bae:	f7ff ffbf 	bl	8000b30 <sbrk_aligned>
 8000bb2:	1c43      	adds	r3, r0, #1
 8000bb4:	4604      	mov	r4, r0
 8000bb6:	d158      	bne.n	8000c6a <_malloc_r+0xf6>
 8000bb8:	f8d8 4000 	ldr.w	r4, [r8]
 8000bbc:	4627      	mov	r7, r4
 8000bbe:	2f00      	cmp	r7, #0
 8000bc0:	d143      	bne.n	8000c4a <_malloc_r+0xd6>
 8000bc2:	2c00      	cmp	r4, #0
 8000bc4:	d04b      	beq.n	8000c5e <_malloc_r+0xea>
 8000bc6:	6823      	ldr	r3, [r4, #0]
 8000bc8:	4639      	mov	r1, r7
 8000bca:	4630      	mov	r0, r6
 8000bcc:	eb04 0903 	add.w	r9, r4, r3
 8000bd0:	f000 fbea 	bl	80013a8 <_sbrk_r>
 8000bd4:	4581      	cmp	r9, r0
 8000bd6:	d142      	bne.n	8000c5e <_malloc_r+0xea>
 8000bd8:	6821      	ldr	r1, [r4, #0]
 8000bda:	1a6d      	subs	r5, r5, r1
 8000bdc:	4629      	mov	r1, r5
 8000bde:	4630      	mov	r0, r6
 8000be0:	f7ff ffa6 	bl	8000b30 <sbrk_aligned>
 8000be4:	3001      	adds	r0, #1
 8000be6:	d03a      	beq.n	8000c5e <_malloc_r+0xea>
 8000be8:	6823      	ldr	r3, [r4, #0]
 8000bea:	442b      	add	r3, r5
 8000bec:	6023      	str	r3, [r4, #0]
 8000bee:	f8d8 3000 	ldr.w	r3, [r8]
 8000bf2:	685a      	ldr	r2, [r3, #4]
 8000bf4:	bb62      	cbnz	r2, 8000c50 <_malloc_r+0xdc>
 8000bf6:	f8c8 7000 	str.w	r7, [r8]
 8000bfa:	e00f      	b.n	8000c1c <_malloc_r+0xa8>
 8000bfc:	6822      	ldr	r2, [r4, #0]
 8000bfe:	1b52      	subs	r2, r2, r5
 8000c00:	d420      	bmi.n	8000c44 <_malloc_r+0xd0>
 8000c02:	2a0b      	cmp	r2, #11
 8000c04:	d917      	bls.n	8000c36 <_malloc_r+0xc2>
 8000c06:	1961      	adds	r1, r4, r5
 8000c08:	42a3      	cmp	r3, r4
 8000c0a:	6025      	str	r5, [r4, #0]
 8000c0c:	bf18      	it	ne
 8000c0e:	6059      	strne	r1, [r3, #4]
 8000c10:	6863      	ldr	r3, [r4, #4]
 8000c12:	bf08      	it	eq
 8000c14:	f8c8 1000 	streq.w	r1, [r8]
 8000c18:	5162      	str	r2, [r4, r5]
 8000c1a:	604b      	str	r3, [r1, #4]
 8000c1c:	4630      	mov	r0, r6
 8000c1e:	f000 f82f 	bl	8000c80 <__malloc_unlock>
 8000c22:	f104 000b 	add.w	r0, r4, #11
 8000c26:	1d23      	adds	r3, r4, #4
 8000c28:	f020 0007 	bic.w	r0, r0, #7
 8000c2c:	1ac2      	subs	r2, r0, r3
 8000c2e:	bf1c      	itt	ne
 8000c30:	1a1b      	subne	r3, r3, r0
 8000c32:	50a3      	strne	r3, [r4, r2]
 8000c34:	e7af      	b.n	8000b96 <_malloc_r+0x22>
 8000c36:	6862      	ldr	r2, [r4, #4]
 8000c38:	42a3      	cmp	r3, r4
 8000c3a:	bf0c      	ite	eq
 8000c3c:	f8c8 2000 	streq.w	r2, [r8]
 8000c40:	605a      	strne	r2, [r3, #4]
 8000c42:	e7eb      	b.n	8000c1c <_malloc_r+0xa8>
 8000c44:	4623      	mov	r3, r4
 8000c46:	6864      	ldr	r4, [r4, #4]
 8000c48:	e7ae      	b.n	8000ba8 <_malloc_r+0x34>
 8000c4a:	463c      	mov	r4, r7
 8000c4c:	687f      	ldr	r7, [r7, #4]
 8000c4e:	e7b6      	b.n	8000bbe <_malloc_r+0x4a>
 8000c50:	461a      	mov	r2, r3
 8000c52:	685b      	ldr	r3, [r3, #4]
 8000c54:	42a3      	cmp	r3, r4
 8000c56:	d1fb      	bne.n	8000c50 <_malloc_r+0xdc>
 8000c58:	2300      	movs	r3, #0
 8000c5a:	6053      	str	r3, [r2, #4]
 8000c5c:	e7de      	b.n	8000c1c <_malloc_r+0xa8>
 8000c5e:	230c      	movs	r3, #12
 8000c60:	6033      	str	r3, [r6, #0]
 8000c62:	4630      	mov	r0, r6
 8000c64:	f000 f80c 	bl	8000c80 <__malloc_unlock>
 8000c68:	e794      	b.n	8000b94 <_malloc_r+0x20>
 8000c6a:	6005      	str	r5, [r0, #0]
 8000c6c:	e7d6      	b.n	8000c1c <_malloc_r+0xa8>
 8000c6e:	bf00      	nop
 8000c70:	200001b8 	.word	0x200001b8

08000c74 <__malloc_lock>:
 8000c74:	4801      	ldr	r0, [pc, #4]	@ (8000c7c <__malloc_lock+0x8>)
 8000c76:	f7ff bf0f 	b.w	8000a98 <__retarget_lock_acquire_recursive>
 8000c7a:	bf00      	nop
 8000c7c:	200001b0 	.word	0x200001b0

08000c80 <__malloc_unlock>:
 8000c80:	4801      	ldr	r0, [pc, #4]	@ (8000c88 <__malloc_unlock+0x8>)
 8000c82:	f7ff bf0a 	b.w	8000a9a <__retarget_lock_release_recursive>
 8000c86:	bf00      	nop
 8000c88:	200001b0 	.word	0x200001b0

08000c8c <_sungetc_r>:
 8000c8c:	b538      	push	{r3, r4, r5, lr}
 8000c8e:	1c4b      	adds	r3, r1, #1
 8000c90:	4614      	mov	r4, r2
 8000c92:	d103      	bne.n	8000c9c <_sungetc_r+0x10>
 8000c94:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8000c98:	4628      	mov	r0, r5
 8000c9a:	bd38      	pop	{r3, r4, r5, pc}
 8000c9c:	8993      	ldrh	r3, [r2, #12]
 8000c9e:	f023 0320 	bic.w	r3, r3, #32
 8000ca2:	8193      	strh	r3, [r2, #12]
 8000ca4:	6853      	ldr	r3, [r2, #4]
 8000ca6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8000ca8:	b2cd      	uxtb	r5, r1
 8000caa:	b18a      	cbz	r2, 8000cd0 <_sungetc_r+0x44>
 8000cac:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8000cae:	429a      	cmp	r2, r3
 8000cb0:	dd08      	ble.n	8000cc4 <_sungetc_r+0x38>
 8000cb2:	6823      	ldr	r3, [r4, #0]
 8000cb4:	1e5a      	subs	r2, r3, #1
 8000cb6:	6022      	str	r2, [r4, #0]
 8000cb8:	f803 5c01 	strb.w	r5, [r3, #-1]
 8000cbc:	6863      	ldr	r3, [r4, #4]
 8000cbe:	3301      	adds	r3, #1
 8000cc0:	6063      	str	r3, [r4, #4]
 8000cc2:	e7e9      	b.n	8000c98 <_sungetc_r+0xc>
 8000cc4:	4621      	mov	r1, r4
 8000cc6:	f000 fb34 	bl	8001332 <__submore>
 8000cca:	2800      	cmp	r0, #0
 8000ccc:	d0f1      	beq.n	8000cb2 <_sungetc_r+0x26>
 8000cce:	e7e1      	b.n	8000c94 <_sungetc_r+0x8>
 8000cd0:	6921      	ldr	r1, [r4, #16]
 8000cd2:	6822      	ldr	r2, [r4, #0]
 8000cd4:	b141      	cbz	r1, 8000ce8 <_sungetc_r+0x5c>
 8000cd6:	4291      	cmp	r1, r2
 8000cd8:	d206      	bcs.n	8000ce8 <_sungetc_r+0x5c>
 8000cda:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 8000cde:	42a9      	cmp	r1, r5
 8000ce0:	d102      	bne.n	8000ce8 <_sungetc_r+0x5c>
 8000ce2:	3a01      	subs	r2, #1
 8000ce4:	6022      	str	r2, [r4, #0]
 8000ce6:	e7ea      	b.n	8000cbe <_sungetc_r+0x32>
 8000ce8:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 8000cec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8000cf0:	6363      	str	r3, [r4, #52]	@ 0x34
 8000cf2:	2303      	movs	r3, #3
 8000cf4:	63a3      	str	r3, [r4, #56]	@ 0x38
 8000cf6:	4623      	mov	r3, r4
 8000cf8:	f803 5f46 	strb.w	r5, [r3, #70]!
 8000cfc:	6023      	str	r3, [r4, #0]
 8000cfe:	2301      	movs	r3, #1
 8000d00:	e7de      	b.n	8000cc0 <_sungetc_r+0x34>

08000d02 <__ssrefill_r>:
 8000d02:	b510      	push	{r4, lr}
 8000d04:	460c      	mov	r4, r1
 8000d06:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8000d08:	b169      	cbz	r1, 8000d26 <__ssrefill_r+0x24>
 8000d0a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	d001      	beq.n	8000d16 <__ssrefill_r+0x14>
 8000d12:	f7ff fec3 	bl	8000a9c <_free_r>
 8000d16:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000d18:	6063      	str	r3, [r4, #4]
 8000d1a:	2000      	movs	r0, #0
 8000d1c:	6360      	str	r0, [r4, #52]	@ 0x34
 8000d1e:	b113      	cbz	r3, 8000d26 <__ssrefill_r+0x24>
 8000d20:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8000d22:	6023      	str	r3, [r4, #0]
 8000d24:	bd10      	pop	{r4, pc}
 8000d26:	6923      	ldr	r3, [r4, #16]
 8000d28:	6023      	str	r3, [r4, #0]
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	6063      	str	r3, [r4, #4]
 8000d2e:	89a3      	ldrh	r3, [r4, #12]
 8000d30:	f043 0320 	orr.w	r3, r3, #32
 8000d34:	81a3      	strh	r3, [r4, #12]
 8000d36:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d3a:	e7f3      	b.n	8000d24 <__ssrefill_r+0x22>

08000d3c <__ssvfiscanf_r>:
 8000d3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d40:	460c      	mov	r4, r1
 8000d42:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8000d46:	2100      	movs	r1, #0
 8000d48:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8000d4c:	49a5      	ldr	r1, [pc, #660]	@ (8000fe4 <__ssvfiscanf_r+0x2a8>)
 8000d4e:	91a0      	str	r1, [sp, #640]	@ 0x280
 8000d50:	f10d 0804 	add.w	r8, sp, #4
 8000d54:	49a4      	ldr	r1, [pc, #656]	@ (8000fe8 <__ssvfiscanf_r+0x2ac>)
 8000d56:	4fa5      	ldr	r7, [pc, #660]	@ (8000fec <__ssvfiscanf_r+0x2b0>)
 8000d58:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8000d5c:	4606      	mov	r6, r0
 8000d5e:	91a1      	str	r1, [sp, #644]	@ 0x284
 8000d60:	9300      	str	r3, [sp, #0]
 8000d62:	7813      	ldrb	r3, [r2, #0]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	f000 8158 	beq.w	800101a <__ssvfiscanf_r+0x2de>
 8000d6a:	5cf9      	ldrb	r1, [r7, r3]
 8000d6c:	f011 0108 	ands.w	r1, r1, #8
 8000d70:	f102 0501 	add.w	r5, r2, #1
 8000d74:	d019      	beq.n	8000daa <__ssvfiscanf_r+0x6e>
 8000d76:	6863      	ldr	r3, [r4, #4]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	dd0f      	ble.n	8000d9c <__ssvfiscanf_r+0x60>
 8000d7c:	6823      	ldr	r3, [r4, #0]
 8000d7e:	781a      	ldrb	r2, [r3, #0]
 8000d80:	5cba      	ldrb	r2, [r7, r2]
 8000d82:	0712      	lsls	r2, r2, #28
 8000d84:	d401      	bmi.n	8000d8a <__ssvfiscanf_r+0x4e>
 8000d86:	462a      	mov	r2, r5
 8000d88:	e7eb      	b.n	8000d62 <__ssvfiscanf_r+0x26>
 8000d8a:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8000d8c:	3201      	adds	r2, #1
 8000d8e:	9245      	str	r2, [sp, #276]	@ 0x114
 8000d90:	6862      	ldr	r2, [r4, #4]
 8000d92:	3301      	adds	r3, #1
 8000d94:	3a01      	subs	r2, #1
 8000d96:	6062      	str	r2, [r4, #4]
 8000d98:	6023      	str	r3, [r4, #0]
 8000d9a:	e7ec      	b.n	8000d76 <__ssvfiscanf_r+0x3a>
 8000d9c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8000d9e:	4621      	mov	r1, r4
 8000da0:	4630      	mov	r0, r6
 8000da2:	4798      	blx	r3
 8000da4:	2800      	cmp	r0, #0
 8000da6:	d0e9      	beq.n	8000d7c <__ssvfiscanf_r+0x40>
 8000da8:	e7ed      	b.n	8000d86 <__ssvfiscanf_r+0x4a>
 8000daa:	2b25      	cmp	r3, #37	@ 0x25
 8000dac:	d012      	beq.n	8000dd4 <__ssvfiscanf_r+0x98>
 8000dae:	4699      	mov	r9, r3
 8000db0:	6863      	ldr	r3, [r4, #4]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	f340 8093 	ble.w	8000ede <__ssvfiscanf_r+0x1a2>
 8000db8:	6822      	ldr	r2, [r4, #0]
 8000dba:	7813      	ldrb	r3, [r2, #0]
 8000dbc:	454b      	cmp	r3, r9
 8000dbe:	f040 812c 	bne.w	800101a <__ssvfiscanf_r+0x2de>
 8000dc2:	6863      	ldr	r3, [r4, #4]
 8000dc4:	3b01      	subs	r3, #1
 8000dc6:	6063      	str	r3, [r4, #4]
 8000dc8:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8000dca:	3201      	adds	r2, #1
 8000dcc:	3301      	adds	r3, #1
 8000dce:	6022      	str	r2, [r4, #0]
 8000dd0:	9345      	str	r3, [sp, #276]	@ 0x114
 8000dd2:	e7d8      	b.n	8000d86 <__ssvfiscanf_r+0x4a>
 8000dd4:	9141      	str	r1, [sp, #260]	@ 0x104
 8000dd6:	9143      	str	r1, [sp, #268]	@ 0x10c
 8000dd8:	7853      	ldrb	r3, [r2, #1]
 8000dda:	2b2a      	cmp	r3, #42	@ 0x2a
 8000ddc:	bf02      	ittt	eq
 8000dde:	2310      	moveq	r3, #16
 8000de0:	1c95      	addeq	r5, r2, #2
 8000de2:	9341      	streq	r3, [sp, #260]	@ 0x104
 8000de4:	220a      	movs	r2, #10
 8000de6:	46a9      	mov	r9, r5
 8000de8:	f819 1b01 	ldrb.w	r1, [r9], #1
 8000dec:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8000df0:	2b09      	cmp	r3, #9
 8000df2:	d91e      	bls.n	8000e32 <__ssvfiscanf_r+0xf6>
 8000df4:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 8000ff0 <__ssvfiscanf_r+0x2b4>
 8000df8:	2203      	movs	r2, #3
 8000dfa:	4650      	mov	r0, sl
 8000dfc:	f7ff f9f0 	bl	80001e0 <memchr>
 8000e00:	b138      	cbz	r0, 8000e12 <__ssvfiscanf_r+0xd6>
 8000e02:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8000e04:	eba0 000a 	sub.w	r0, r0, sl
 8000e08:	2301      	movs	r3, #1
 8000e0a:	4083      	lsls	r3, r0
 8000e0c:	4313      	orrs	r3, r2
 8000e0e:	9341      	str	r3, [sp, #260]	@ 0x104
 8000e10:	464d      	mov	r5, r9
 8000e12:	f815 3b01 	ldrb.w	r3, [r5], #1
 8000e16:	2b78      	cmp	r3, #120	@ 0x78
 8000e18:	d806      	bhi.n	8000e28 <__ssvfiscanf_r+0xec>
 8000e1a:	2b57      	cmp	r3, #87	@ 0x57
 8000e1c:	d810      	bhi.n	8000e40 <__ssvfiscanf_r+0x104>
 8000e1e:	2b25      	cmp	r3, #37	@ 0x25
 8000e20:	d0c5      	beq.n	8000dae <__ssvfiscanf_r+0x72>
 8000e22:	d857      	bhi.n	8000ed4 <__ssvfiscanf_r+0x198>
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d065      	beq.n	8000ef4 <__ssvfiscanf_r+0x1b8>
 8000e28:	2303      	movs	r3, #3
 8000e2a:	9347      	str	r3, [sp, #284]	@ 0x11c
 8000e2c:	230a      	movs	r3, #10
 8000e2e:	9342      	str	r3, [sp, #264]	@ 0x108
 8000e30:	e078      	b.n	8000f24 <__ssvfiscanf_r+0x1e8>
 8000e32:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8000e34:	fb02 1103 	mla	r1, r2, r3, r1
 8000e38:	3930      	subs	r1, #48	@ 0x30
 8000e3a:	9143      	str	r1, [sp, #268]	@ 0x10c
 8000e3c:	464d      	mov	r5, r9
 8000e3e:	e7d2      	b.n	8000de6 <__ssvfiscanf_r+0xaa>
 8000e40:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8000e44:	2a20      	cmp	r2, #32
 8000e46:	d8ef      	bhi.n	8000e28 <__ssvfiscanf_r+0xec>
 8000e48:	a101      	add	r1, pc, #4	@ (adr r1, 8000e50 <__ssvfiscanf_r+0x114>)
 8000e4a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8000e4e:	bf00      	nop
 8000e50:	08000f03 	.word	0x08000f03
 8000e54:	08000e29 	.word	0x08000e29
 8000e58:	08000e29 	.word	0x08000e29
 8000e5c:	08000f5d 	.word	0x08000f5d
 8000e60:	08000e29 	.word	0x08000e29
 8000e64:	08000e29 	.word	0x08000e29
 8000e68:	08000e29 	.word	0x08000e29
 8000e6c:	08000e29 	.word	0x08000e29
 8000e70:	08000e29 	.word	0x08000e29
 8000e74:	08000e29 	.word	0x08000e29
 8000e78:	08000e29 	.word	0x08000e29
 8000e7c:	08000f73 	.word	0x08000f73
 8000e80:	08000f59 	.word	0x08000f59
 8000e84:	08000edb 	.word	0x08000edb
 8000e88:	08000edb 	.word	0x08000edb
 8000e8c:	08000edb 	.word	0x08000edb
 8000e90:	08000e29 	.word	0x08000e29
 8000e94:	08000f15 	.word	0x08000f15
 8000e98:	08000e29 	.word	0x08000e29
 8000e9c:	08000e29 	.word	0x08000e29
 8000ea0:	08000e29 	.word	0x08000e29
 8000ea4:	08000e29 	.word	0x08000e29
 8000ea8:	08000f83 	.word	0x08000f83
 8000eac:	08000f1d 	.word	0x08000f1d
 8000eb0:	08000efb 	.word	0x08000efb
 8000eb4:	08000e29 	.word	0x08000e29
 8000eb8:	08000e29 	.word	0x08000e29
 8000ebc:	08000f7f 	.word	0x08000f7f
 8000ec0:	08000e29 	.word	0x08000e29
 8000ec4:	08000f59 	.word	0x08000f59
 8000ec8:	08000e29 	.word	0x08000e29
 8000ecc:	08000e29 	.word	0x08000e29
 8000ed0:	08000f03 	.word	0x08000f03
 8000ed4:	3b45      	subs	r3, #69	@ 0x45
 8000ed6:	2b02      	cmp	r3, #2
 8000ed8:	d8a6      	bhi.n	8000e28 <__ssvfiscanf_r+0xec>
 8000eda:	2305      	movs	r3, #5
 8000edc:	e021      	b.n	8000f22 <__ssvfiscanf_r+0x1e6>
 8000ede:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8000ee0:	4621      	mov	r1, r4
 8000ee2:	4630      	mov	r0, r6
 8000ee4:	4798      	blx	r3
 8000ee6:	2800      	cmp	r0, #0
 8000ee8:	f43f af66 	beq.w	8000db8 <__ssvfiscanf_r+0x7c>
 8000eec:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8000eee:	2800      	cmp	r0, #0
 8000ef0:	f040 808b 	bne.w	800100a <__ssvfiscanf_r+0x2ce>
 8000ef4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ef8:	e08b      	b.n	8001012 <__ssvfiscanf_r+0x2d6>
 8000efa:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8000efc:	f042 0220 	orr.w	r2, r2, #32
 8000f00:	9241      	str	r2, [sp, #260]	@ 0x104
 8000f02:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8000f04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000f08:	9241      	str	r2, [sp, #260]	@ 0x104
 8000f0a:	2210      	movs	r2, #16
 8000f0c:	2b6e      	cmp	r3, #110	@ 0x6e
 8000f0e:	9242      	str	r2, [sp, #264]	@ 0x108
 8000f10:	d902      	bls.n	8000f18 <__ssvfiscanf_r+0x1dc>
 8000f12:	e005      	b.n	8000f20 <__ssvfiscanf_r+0x1e4>
 8000f14:	2300      	movs	r3, #0
 8000f16:	9342      	str	r3, [sp, #264]	@ 0x108
 8000f18:	2303      	movs	r3, #3
 8000f1a:	e002      	b.n	8000f22 <__ssvfiscanf_r+0x1e6>
 8000f1c:	2308      	movs	r3, #8
 8000f1e:	9342      	str	r3, [sp, #264]	@ 0x108
 8000f20:	2304      	movs	r3, #4
 8000f22:	9347      	str	r3, [sp, #284]	@ 0x11c
 8000f24:	6863      	ldr	r3, [r4, #4]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	dd39      	ble.n	8000f9e <__ssvfiscanf_r+0x262>
 8000f2a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8000f2c:	0659      	lsls	r1, r3, #25
 8000f2e:	d404      	bmi.n	8000f3a <__ssvfiscanf_r+0x1fe>
 8000f30:	6823      	ldr	r3, [r4, #0]
 8000f32:	781a      	ldrb	r2, [r3, #0]
 8000f34:	5cba      	ldrb	r2, [r7, r2]
 8000f36:	0712      	lsls	r2, r2, #28
 8000f38:	d438      	bmi.n	8000fac <__ssvfiscanf_r+0x270>
 8000f3a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8000f3c:	2b02      	cmp	r3, #2
 8000f3e:	dc47      	bgt.n	8000fd0 <__ssvfiscanf_r+0x294>
 8000f40:	466b      	mov	r3, sp
 8000f42:	4622      	mov	r2, r4
 8000f44:	a941      	add	r1, sp, #260	@ 0x104
 8000f46:	4630      	mov	r0, r6
 8000f48:	f000 f86c 	bl	8001024 <_scanf_chars>
 8000f4c:	2801      	cmp	r0, #1
 8000f4e:	d064      	beq.n	800101a <__ssvfiscanf_r+0x2de>
 8000f50:	2802      	cmp	r0, #2
 8000f52:	f47f af18 	bne.w	8000d86 <__ssvfiscanf_r+0x4a>
 8000f56:	e7c9      	b.n	8000eec <__ssvfiscanf_r+0x1b0>
 8000f58:	220a      	movs	r2, #10
 8000f5a:	e7d7      	b.n	8000f0c <__ssvfiscanf_r+0x1d0>
 8000f5c:	4629      	mov	r1, r5
 8000f5e:	4640      	mov	r0, r8
 8000f60:	f000 f9ae 	bl	80012c0 <__sccl>
 8000f64:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8000f66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f6a:	9341      	str	r3, [sp, #260]	@ 0x104
 8000f6c:	4605      	mov	r5, r0
 8000f6e:	2301      	movs	r3, #1
 8000f70:	e7d7      	b.n	8000f22 <__ssvfiscanf_r+0x1e6>
 8000f72:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8000f74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f78:	9341      	str	r3, [sp, #260]	@ 0x104
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	e7d1      	b.n	8000f22 <__ssvfiscanf_r+0x1e6>
 8000f7e:	2302      	movs	r3, #2
 8000f80:	e7cf      	b.n	8000f22 <__ssvfiscanf_r+0x1e6>
 8000f82:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8000f84:	06c3      	lsls	r3, r0, #27
 8000f86:	f53f aefe 	bmi.w	8000d86 <__ssvfiscanf_r+0x4a>
 8000f8a:	9b00      	ldr	r3, [sp, #0]
 8000f8c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8000f8e:	1d19      	adds	r1, r3, #4
 8000f90:	9100      	str	r1, [sp, #0]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	07c0      	lsls	r0, r0, #31
 8000f96:	bf4c      	ite	mi
 8000f98:	801a      	strhmi	r2, [r3, #0]
 8000f9a:	601a      	strpl	r2, [r3, #0]
 8000f9c:	e6f3      	b.n	8000d86 <__ssvfiscanf_r+0x4a>
 8000f9e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8000fa0:	4621      	mov	r1, r4
 8000fa2:	4630      	mov	r0, r6
 8000fa4:	4798      	blx	r3
 8000fa6:	2800      	cmp	r0, #0
 8000fa8:	d0bf      	beq.n	8000f2a <__ssvfiscanf_r+0x1ee>
 8000faa:	e79f      	b.n	8000eec <__ssvfiscanf_r+0x1b0>
 8000fac:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8000fae:	3201      	adds	r2, #1
 8000fb0:	9245      	str	r2, [sp, #276]	@ 0x114
 8000fb2:	6862      	ldr	r2, [r4, #4]
 8000fb4:	3a01      	subs	r2, #1
 8000fb6:	2a00      	cmp	r2, #0
 8000fb8:	6062      	str	r2, [r4, #4]
 8000fba:	dd02      	ble.n	8000fc2 <__ssvfiscanf_r+0x286>
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	6023      	str	r3, [r4, #0]
 8000fc0:	e7b6      	b.n	8000f30 <__ssvfiscanf_r+0x1f4>
 8000fc2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8000fc4:	4621      	mov	r1, r4
 8000fc6:	4630      	mov	r0, r6
 8000fc8:	4798      	blx	r3
 8000fca:	2800      	cmp	r0, #0
 8000fcc:	d0b0      	beq.n	8000f30 <__ssvfiscanf_r+0x1f4>
 8000fce:	e78d      	b.n	8000eec <__ssvfiscanf_r+0x1b0>
 8000fd0:	2b04      	cmp	r3, #4
 8000fd2:	dc0f      	bgt.n	8000ff4 <__ssvfiscanf_r+0x2b8>
 8000fd4:	466b      	mov	r3, sp
 8000fd6:	4622      	mov	r2, r4
 8000fd8:	a941      	add	r1, sp, #260	@ 0x104
 8000fda:	4630      	mov	r0, r6
 8000fdc:	f000 f87c 	bl	80010d8 <_scanf_i>
 8000fe0:	e7b4      	b.n	8000f4c <__ssvfiscanf_r+0x210>
 8000fe2:	bf00      	nop
 8000fe4:	08000c8d 	.word	0x08000c8d
 8000fe8:	08000d03 	.word	0x08000d03
 8000fec:	08001694 	.word	0x08001694
 8000ff0:	08001674 	.word	0x08001674
 8000ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8001020 <__ssvfiscanf_r+0x2e4>)
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	f43f aec5 	beq.w	8000d86 <__ssvfiscanf_r+0x4a>
 8000ffc:	466b      	mov	r3, sp
 8000ffe:	4622      	mov	r2, r4
 8001000:	a941      	add	r1, sp, #260	@ 0x104
 8001002:	4630      	mov	r0, r6
 8001004:	f3af 8000 	nop.w
 8001008:	e7a0      	b.n	8000f4c <__ssvfiscanf_r+0x210>
 800100a:	89a3      	ldrh	r3, [r4, #12]
 800100c:	065b      	lsls	r3, r3, #25
 800100e:	f53f af71 	bmi.w	8000ef4 <__ssvfiscanf_r+0x1b8>
 8001012:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8001016:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800101a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800101c:	e7f9      	b.n	8001012 <__ssvfiscanf_r+0x2d6>
 800101e:	bf00      	nop
 8001020:	00000000 	.word	0x00000000

08001024 <_scanf_chars>:
 8001024:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001028:	4615      	mov	r5, r2
 800102a:	688a      	ldr	r2, [r1, #8]
 800102c:	4680      	mov	r8, r0
 800102e:	460c      	mov	r4, r1
 8001030:	b932      	cbnz	r2, 8001040 <_scanf_chars+0x1c>
 8001032:	698a      	ldr	r2, [r1, #24]
 8001034:	2a00      	cmp	r2, #0
 8001036:	bf14      	ite	ne
 8001038:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 800103c:	2201      	moveq	r2, #1
 800103e:	608a      	str	r2, [r1, #8]
 8001040:	6822      	ldr	r2, [r4, #0]
 8001042:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 80010d4 <_scanf_chars+0xb0>
 8001046:	06d1      	lsls	r1, r2, #27
 8001048:	bf5f      	itttt	pl
 800104a:	681a      	ldrpl	r2, [r3, #0]
 800104c:	1d11      	addpl	r1, r2, #4
 800104e:	6019      	strpl	r1, [r3, #0]
 8001050:	6816      	ldrpl	r6, [r2, #0]
 8001052:	2700      	movs	r7, #0
 8001054:	69a0      	ldr	r0, [r4, #24]
 8001056:	b188      	cbz	r0, 800107c <_scanf_chars+0x58>
 8001058:	2801      	cmp	r0, #1
 800105a:	d107      	bne.n	800106c <_scanf_chars+0x48>
 800105c:	682b      	ldr	r3, [r5, #0]
 800105e:	781a      	ldrb	r2, [r3, #0]
 8001060:	6963      	ldr	r3, [r4, #20]
 8001062:	5c9b      	ldrb	r3, [r3, r2]
 8001064:	b953      	cbnz	r3, 800107c <_scanf_chars+0x58>
 8001066:	2f00      	cmp	r7, #0
 8001068:	d031      	beq.n	80010ce <_scanf_chars+0xaa>
 800106a:	e022      	b.n	80010b2 <_scanf_chars+0x8e>
 800106c:	2802      	cmp	r0, #2
 800106e:	d120      	bne.n	80010b2 <_scanf_chars+0x8e>
 8001070:	682b      	ldr	r3, [r5, #0]
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	f819 3003 	ldrb.w	r3, [r9, r3]
 8001078:	071b      	lsls	r3, r3, #28
 800107a:	d41a      	bmi.n	80010b2 <_scanf_chars+0x8e>
 800107c:	6823      	ldr	r3, [r4, #0]
 800107e:	06da      	lsls	r2, r3, #27
 8001080:	bf5e      	ittt	pl
 8001082:	682b      	ldrpl	r3, [r5, #0]
 8001084:	781b      	ldrbpl	r3, [r3, #0]
 8001086:	f806 3b01 	strbpl.w	r3, [r6], #1
 800108a:	682a      	ldr	r2, [r5, #0]
 800108c:	686b      	ldr	r3, [r5, #4]
 800108e:	3201      	adds	r2, #1
 8001090:	602a      	str	r2, [r5, #0]
 8001092:	68a2      	ldr	r2, [r4, #8]
 8001094:	3b01      	subs	r3, #1
 8001096:	3a01      	subs	r2, #1
 8001098:	606b      	str	r3, [r5, #4]
 800109a:	3701      	adds	r7, #1
 800109c:	60a2      	str	r2, [r4, #8]
 800109e:	b142      	cbz	r2, 80010b2 <_scanf_chars+0x8e>
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	dcd7      	bgt.n	8001054 <_scanf_chars+0x30>
 80010a4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80010a8:	4629      	mov	r1, r5
 80010aa:	4640      	mov	r0, r8
 80010ac:	4798      	blx	r3
 80010ae:	2800      	cmp	r0, #0
 80010b0:	d0d0      	beq.n	8001054 <_scanf_chars+0x30>
 80010b2:	6823      	ldr	r3, [r4, #0]
 80010b4:	f013 0310 	ands.w	r3, r3, #16
 80010b8:	d105      	bne.n	80010c6 <_scanf_chars+0xa2>
 80010ba:	68e2      	ldr	r2, [r4, #12]
 80010bc:	3201      	adds	r2, #1
 80010be:	60e2      	str	r2, [r4, #12]
 80010c0:	69a2      	ldr	r2, [r4, #24]
 80010c2:	b102      	cbz	r2, 80010c6 <_scanf_chars+0xa2>
 80010c4:	7033      	strb	r3, [r6, #0]
 80010c6:	6923      	ldr	r3, [r4, #16]
 80010c8:	443b      	add	r3, r7
 80010ca:	6123      	str	r3, [r4, #16]
 80010cc:	2000      	movs	r0, #0
 80010ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80010d2:	bf00      	nop
 80010d4:	08001694 	.word	0x08001694

080010d8 <_scanf_i>:
 80010d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80010dc:	4698      	mov	r8, r3
 80010de:	4b74      	ldr	r3, [pc, #464]	@ (80012b0 <_scanf_i+0x1d8>)
 80010e0:	460c      	mov	r4, r1
 80010e2:	4682      	mov	sl, r0
 80010e4:	4616      	mov	r6, r2
 80010e6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80010ea:	b087      	sub	sp, #28
 80010ec:	ab03      	add	r3, sp, #12
 80010ee:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80010f2:	4b70      	ldr	r3, [pc, #448]	@ (80012b4 <_scanf_i+0x1dc>)
 80010f4:	69a1      	ldr	r1, [r4, #24]
 80010f6:	4a70      	ldr	r2, [pc, #448]	@ (80012b8 <_scanf_i+0x1e0>)
 80010f8:	2903      	cmp	r1, #3
 80010fa:	bf08      	it	eq
 80010fc:	461a      	moveq	r2, r3
 80010fe:	68a3      	ldr	r3, [r4, #8]
 8001100:	9201      	str	r2, [sp, #4]
 8001102:	1e5a      	subs	r2, r3, #1
 8001104:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8001108:	bf88      	it	hi
 800110a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800110e:	4627      	mov	r7, r4
 8001110:	bf82      	ittt	hi
 8001112:	eb03 0905 	addhi.w	r9, r3, r5
 8001116:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800111a:	60a3      	strhi	r3, [r4, #8]
 800111c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8001120:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8001124:	bf98      	it	ls
 8001126:	f04f 0900 	movls.w	r9, #0
 800112a:	6023      	str	r3, [r4, #0]
 800112c:	463d      	mov	r5, r7
 800112e:	f04f 0b00 	mov.w	fp, #0
 8001132:	6831      	ldr	r1, [r6, #0]
 8001134:	ab03      	add	r3, sp, #12
 8001136:	7809      	ldrb	r1, [r1, #0]
 8001138:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800113c:	2202      	movs	r2, #2
 800113e:	f7ff f84f 	bl	80001e0 <memchr>
 8001142:	b328      	cbz	r0, 8001190 <_scanf_i+0xb8>
 8001144:	f1bb 0f01 	cmp.w	fp, #1
 8001148:	d159      	bne.n	80011fe <_scanf_i+0x126>
 800114a:	6862      	ldr	r2, [r4, #4]
 800114c:	b92a      	cbnz	r2, 800115a <_scanf_i+0x82>
 800114e:	6822      	ldr	r2, [r4, #0]
 8001150:	2108      	movs	r1, #8
 8001152:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001156:	6061      	str	r1, [r4, #4]
 8001158:	6022      	str	r2, [r4, #0]
 800115a:	6822      	ldr	r2, [r4, #0]
 800115c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8001160:	6022      	str	r2, [r4, #0]
 8001162:	68a2      	ldr	r2, [r4, #8]
 8001164:	1e51      	subs	r1, r2, #1
 8001166:	60a1      	str	r1, [r4, #8]
 8001168:	b192      	cbz	r2, 8001190 <_scanf_i+0xb8>
 800116a:	6832      	ldr	r2, [r6, #0]
 800116c:	1c51      	adds	r1, r2, #1
 800116e:	6031      	str	r1, [r6, #0]
 8001170:	7812      	ldrb	r2, [r2, #0]
 8001172:	f805 2b01 	strb.w	r2, [r5], #1
 8001176:	6872      	ldr	r2, [r6, #4]
 8001178:	3a01      	subs	r2, #1
 800117a:	2a00      	cmp	r2, #0
 800117c:	6072      	str	r2, [r6, #4]
 800117e:	dc07      	bgt.n	8001190 <_scanf_i+0xb8>
 8001180:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8001184:	4631      	mov	r1, r6
 8001186:	4650      	mov	r0, sl
 8001188:	4790      	blx	r2
 800118a:	2800      	cmp	r0, #0
 800118c:	f040 8085 	bne.w	800129a <_scanf_i+0x1c2>
 8001190:	f10b 0b01 	add.w	fp, fp, #1
 8001194:	f1bb 0f03 	cmp.w	fp, #3
 8001198:	d1cb      	bne.n	8001132 <_scanf_i+0x5a>
 800119a:	6863      	ldr	r3, [r4, #4]
 800119c:	b90b      	cbnz	r3, 80011a2 <_scanf_i+0xca>
 800119e:	230a      	movs	r3, #10
 80011a0:	6063      	str	r3, [r4, #4]
 80011a2:	6863      	ldr	r3, [r4, #4]
 80011a4:	4945      	ldr	r1, [pc, #276]	@ (80012bc <_scanf_i+0x1e4>)
 80011a6:	6960      	ldr	r0, [r4, #20]
 80011a8:	1ac9      	subs	r1, r1, r3
 80011aa:	f000 f889 	bl	80012c0 <__sccl>
 80011ae:	f04f 0b00 	mov.w	fp, #0
 80011b2:	68a3      	ldr	r3, [r4, #8]
 80011b4:	6822      	ldr	r2, [r4, #0]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d03d      	beq.n	8001236 <_scanf_i+0x15e>
 80011ba:	6831      	ldr	r1, [r6, #0]
 80011bc:	6960      	ldr	r0, [r4, #20]
 80011be:	f891 c000 	ldrb.w	ip, [r1]
 80011c2:	f810 000c 	ldrb.w	r0, [r0, ip]
 80011c6:	2800      	cmp	r0, #0
 80011c8:	d035      	beq.n	8001236 <_scanf_i+0x15e>
 80011ca:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80011ce:	d124      	bne.n	800121a <_scanf_i+0x142>
 80011d0:	0510      	lsls	r0, r2, #20
 80011d2:	d522      	bpl.n	800121a <_scanf_i+0x142>
 80011d4:	f10b 0b01 	add.w	fp, fp, #1
 80011d8:	f1b9 0f00 	cmp.w	r9, #0
 80011dc:	d003      	beq.n	80011e6 <_scanf_i+0x10e>
 80011de:	3301      	adds	r3, #1
 80011e0:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 80011e4:	60a3      	str	r3, [r4, #8]
 80011e6:	6873      	ldr	r3, [r6, #4]
 80011e8:	3b01      	subs	r3, #1
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	6073      	str	r3, [r6, #4]
 80011ee:	dd1b      	ble.n	8001228 <_scanf_i+0x150>
 80011f0:	6833      	ldr	r3, [r6, #0]
 80011f2:	3301      	adds	r3, #1
 80011f4:	6033      	str	r3, [r6, #0]
 80011f6:	68a3      	ldr	r3, [r4, #8]
 80011f8:	3b01      	subs	r3, #1
 80011fa:	60a3      	str	r3, [r4, #8]
 80011fc:	e7d9      	b.n	80011b2 <_scanf_i+0xda>
 80011fe:	f1bb 0f02 	cmp.w	fp, #2
 8001202:	d1ae      	bne.n	8001162 <_scanf_i+0x8a>
 8001204:	6822      	ldr	r2, [r4, #0]
 8001206:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800120a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800120e:	d1bf      	bne.n	8001190 <_scanf_i+0xb8>
 8001210:	2110      	movs	r1, #16
 8001212:	6061      	str	r1, [r4, #4]
 8001214:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001218:	e7a2      	b.n	8001160 <_scanf_i+0x88>
 800121a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800121e:	6022      	str	r2, [r4, #0]
 8001220:	780b      	ldrb	r3, [r1, #0]
 8001222:	f805 3b01 	strb.w	r3, [r5], #1
 8001226:	e7de      	b.n	80011e6 <_scanf_i+0x10e>
 8001228:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800122c:	4631      	mov	r1, r6
 800122e:	4650      	mov	r0, sl
 8001230:	4798      	blx	r3
 8001232:	2800      	cmp	r0, #0
 8001234:	d0df      	beq.n	80011f6 <_scanf_i+0x11e>
 8001236:	6823      	ldr	r3, [r4, #0]
 8001238:	05d9      	lsls	r1, r3, #23
 800123a:	d50d      	bpl.n	8001258 <_scanf_i+0x180>
 800123c:	42bd      	cmp	r5, r7
 800123e:	d909      	bls.n	8001254 <_scanf_i+0x17c>
 8001240:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8001244:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8001248:	4632      	mov	r2, r6
 800124a:	4650      	mov	r0, sl
 800124c:	4798      	blx	r3
 800124e:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 8001252:	464d      	mov	r5, r9
 8001254:	42bd      	cmp	r5, r7
 8001256:	d028      	beq.n	80012aa <_scanf_i+0x1d2>
 8001258:	6822      	ldr	r2, [r4, #0]
 800125a:	f012 0210 	ands.w	r2, r2, #16
 800125e:	d113      	bne.n	8001288 <_scanf_i+0x1b0>
 8001260:	702a      	strb	r2, [r5, #0]
 8001262:	6863      	ldr	r3, [r4, #4]
 8001264:	9e01      	ldr	r6, [sp, #4]
 8001266:	4639      	mov	r1, r7
 8001268:	4650      	mov	r0, sl
 800126a:	47b0      	blx	r6
 800126c:	f8d8 3000 	ldr.w	r3, [r8]
 8001270:	6821      	ldr	r1, [r4, #0]
 8001272:	1d1a      	adds	r2, r3, #4
 8001274:	f8c8 2000 	str.w	r2, [r8]
 8001278:	f011 0f20 	tst.w	r1, #32
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	d00f      	beq.n	80012a0 <_scanf_i+0x1c8>
 8001280:	6018      	str	r0, [r3, #0]
 8001282:	68e3      	ldr	r3, [r4, #12]
 8001284:	3301      	adds	r3, #1
 8001286:	60e3      	str	r3, [r4, #12]
 8001288:	6923      	ldr	r3, [r4, #16]
 800128a:	1bed      	subs	r5, r5, r7
 800128c:	445d      	add	r5, fp
 800128e:	442b      	add	r3, r5
 8001290:	6123      	str	r3, [r4, #16]
 8001292:	2000      	movs	r0, #0
 8001294:	b007      	add	sp, #28
 8001296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800129a:	f04f 0b00 	mov.w	fp, #0
 800129e:	e7ca      	b.n	8001236 <_scanf_i+0x15e>
 80012a0:	07ca      	lsls	r2, r1, #31
 80012a2:	bf4c      	ite	mi
 80012a4:	8018      	strhmi	r0, [r3, #0]
 80012a6:	6018      	strpl	r0, [r3, #0]
 80012a8:	e7eb      	b.n	8001282 <_scanf_i+0x1aa>
 80012aa:	2001      	movs	r0, #1
 80012ac:	e7f2      	b.n	8001294 <_scanf_i+0x1bc>
 80012ae:	bf00      	nop
 80012b0:	08001668 	.word	0x08001668
 80012b4:	08001535 	.word	0x08001535
 80012b8:	08001615 	.word	0x08001615
 80012bc:	08001688 	.word	0x08001688

080012c0 <__sccl>:
 80012c0:	b570      	push	{r4, r5, r6, lr}
 80012c2:	780b      	ldrb	r3, [r1, #0]
 80012c4:	4604      	mov	r4, r0
 80012c6:	2b5e      	cmp	r3, #94	@ 0x5e
 80012c8:	bf0b      	itete	eq
 80012ca:	784b      	ldrbeq	r3, [r1, #1]
 80012cc:	1c4a      	addne	r2, r1, #1
 80012ce:	1c8a      	addeq	r2, r1, #2
 80012d0:	2100      	movne	r1, #0
 80012d2:	bf08      	it	eq
 80012d4:	2101      	moveq	r1, #1
 80012d6:	3801      	subs	r0, #1
 80012d8:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80012dc:	f800 1f01 	strb.w	r1, [r0, #1]!
 80012e0:	42a8      	cmp	r0, r5
 80012e2:	d1fb      	bne.n	80012dc <__sccl+0x1c>
 80012e4:	b90b      	cbnz	r3, 80012ea <__sccl+0x2a>
 80012e6:	1e50      	subs	r0, r2, #1
 80012e8:	bd70      	pop	{r4, r5, r6, pc}
 80012ea:	f081 0101 	eor.w	r1, r1, #1
 80012ee:	54e1      	strb	r1, [r4, r3]
 80012f0:	4610      	mov	r0, r2
 80012f2:	4602      	mov	r2, r0
 80012f4:	f812 5b01 	ldrb.w	r5, [r2], #1
 80012f8:	2d2d      	cmp	r5, #45	@ 0x2d
 80012fa:	d005      	beq.n	8001308 <__sccl+0x48>
 80012fc:	2d5d      	cmp	r5, #93	@ 0x5d
 80012fe:	d016      	beq.n	800132e <__sccl+0x6e>
 8001300:	2d00      	cmp	r5, #0
 8001302:	d0f1      	beq.n	80012e8 <__sccl+0x28>
 8001304:	462b      	mov	r3, r5
 8001306:	e7f2      	b.n	80012ee <__sccl+0x2e>
 8001308:	7846      	ldrb	r6, [r0, #1]
 800130a:	2e5d      	cmp	r6, #93	@ 0x5d
 800130c:	d0fa      	beq.n	8001304 <__sccl+0x44>
 800130e:	42b3      	cmp	r3, r6
 8001310:	dcf8      	bgt.n	8001304 <__sccl+0x44>
 8001312:	3002      	adds	r0, #2
 8001314:	461a      	mov	r2, r3
 8001316:	3201      	adds	r2, #1
 8001318:	4296      	cmp	r6, r2
 800131a:	54a1      	strb	r1, [r4, r2]
 800131c:	dcfb      	bgt.n	8001316 <__sccl+0x56>
 800131e:	1af2      	subs	r2, r6, r3
 8001320:	3a01      	subs	r2, #1
 8001322:	1c5d      	adds	r5, r3, #1
 8001324:	42b3      	cmp	r3, r6
 8001326:	bfa8      	it	ge
 8001328:	2200      	movge	r2, #0
 800132a:	18ab      	adds	r3, r5, r2
 800132c:	e7e1      	b.n	80012f2 <__sccl+0x32>
 800132e:	4610      	mov	r0, r2
 8001330:	e7da      	b.n	80012e8 <__sccl+0x28>

08001332 <__submore>:
 8001332:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001336:	460c      	mov	r4, r1
 8001338:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800133a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800133e:	4299      	cmp	r1, r3
 8001340:	d11d      	bne.n	800137e <__submore+0x4c>
 8001342:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001346:	f7ff fc15 	bl	8000b74 <_malloc_r>
 800134a:	b918      	cbnz	r0, 8001354 <__submore+0x22>
 800134c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001350:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001354:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001358:	63a3      	str	r3, [r4, #56]	@ 0x38
 800135a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800135e:	6360      	str	r0, [r4, #52]	@ 0x34
 8001360:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8001364:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8001368:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800136c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8001370:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8001374:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8001378:	6020      	str	r0, [r4, #0]
 800137a:	2000      	movs	r0, #0
 800137c:	e7e8      	b.n	8001350 <__submore+0x1e>
 800137e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8001380:	0077      	lsls	r7, r6, #1
 8001382:	463a      	mov	r2, r7
 8001384:	f000 f82e 	bl	80013e4 <_realloc_r>
 8001388:	4605      	mov	r5, r0
 800138a:	2800      	cmp	r0, #0
 800138c:	d0de      	beq.n	800134c <__submore+0x1a>
 800138e:	eb00 0806 	add.w	r8, r0, r6
 8001392:	4601      	mov	r1, r0
 8001394:	4632      	mov	r2, r6
 8001396:	4640      	mov	r0, r8
 8001398:	f000 f816 	bl	80013c8 <memcpy>
 800139c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80013a0:	f8c4 8000 	str.w	r8, [r4]
 80013a4:	e7e9      	b.n	800137a <__submore+0x48>
	...

080013a8 <_sbrk_r>:
 80013a8:	b538      	push	{r3, r4, r5, lr}
 80013aa:	4d06      	ldr	r5, [pc, #24]	@ (80013c4 <_sbrk_r+0x1c>)
 80013ac:	2300      	movs	r3, #0
 80013ae:	4604      	mov	r4, r0
 80013b0:	4608      	mov	r0, r1
 80013b2:	602b      	str	r3, [r5, #0]
 80013b4:	f7ff f9a8 	bl	8000708 <_sbrk>
 80013b8:	1c43      	adds	r3, r0, #1
 80013ba:	d102      	bne.n	80013c2 <_sbrk_r+0x1a>
 80013bc:	682b      	ldr	r3, [r5, #0]
 80013be:	b103      	cbz	r3, 80013c2 <_sbrk_r+0x1a>
 80013c0:	6023      	str	r3, [r4, #0]
 80013c2:	bd38      	pop	{r3, r4, r5, pc}
 80013c4:	200001ac 	.word	0x200001ac

080013c8 <memcpy>:
 80013c8:	440a      	add	r2, r1
 80013ca:	4291      	cmp	r1, r2
 80013cc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80013d0:	d100      	bne.n	80013d4 <memcpy+0xc>
 80013d2:	4770      	bx	lr
 80013d4:	b510      	push	{r4, lr}
 80013d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80013da:	f803 4f01 	strb.w	r4, [r3, #1]!
 80013de:	4291      	cmp	r1, r2
 80013e0:	d1f9      	bne.n	80013d6 <memcpy+0xe>
 80013e2:	bd10      	pop	{r4, pc}

080013e4 <_realloc_r>:
 80013e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80013e8:	4680      	mov	r8, r0
 80013ea:	4615      	mov	r5, r2
 80013ec:	460c      	mov	r4, r1
 80013ee:	b921      	cbnz	r1, 80013fa <_realloc_r+0x16>
 80013f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80013f4:	4611      	mov	r1, r2
 80013f6:	f7ff bbbd 	b.w	8000b74 <_malloc_r>
 80013fa:	b92a      	cbnz	r2, 8001408 <_realloc_r+0x24>
 80013fc:	f7ff fb4e 	bl	8000a9c <_free_r>
 8001400:	2400      	movs	r4, #0
 8001402:	4620      	mov	r0, r4
 8001404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001408:	f000 f906 	bl	8001618 <_malloc_usable_size_r>
 800140c:	4285      	cmp	r5, r0
 800140e:	4606      	mov	r6, r0
 8001410:	d802      	bhi.n	8001418 <_realloc_r+0x34>
 8001412:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8001416:	d8f4      	bhi.n	8001402 <_realloc_r+0x1e>
 8001418:	4629      	mov	r1, r5
 800141a:	4640      	mov	r0, r8
 800141c:	f7ff fbaa 	bl	8000b74 <_malloc_r>
 8001420:	4607      	mov	r7, r0
 8001422:	2800      	cmp	r0, #0
 8001424:	d0ec      	beq.n	8001400 <_realloc_r+0x1c>
 8001426:	42b5      	cmp	r5, r6
 8001428:	462a      	mov	r2, r5
 800142a:	4621      	mov	r1, r4
 800142c:	bf28      	it	cs
 800142e:	4632      	movcs	r2, r6
 8001430:	f7ff ffca 	bl	80013c8 <memcpy>
 8001434:	4621      	mov	r1, r4
 8001436:	4640      	mov	r0, r8
 8001438:	f7ff fb30 	bl	8000a9c <_free_r>
 800143c:	463c      	mov	r4, r7
 800143e:	e7e0      	b.n	8001402 <_realloc_r+0x1e>

08001440 <_strtol_l.constprop.0>:
 8001440:	2b24      	cmp	r3, #36	@ 0x24
 8001442:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001446:	4686      	mov	lr, r0
 8001448:	4690      	mov	r8, r2
 800144a:	d801      	bhi.n	8001450 <_strtol_l.constprop.0+0x10>
 800144c:	2b01      	cmp	r3, #1
 800144e:	d106      	bne.n	800145e <_strtol_l.constprop.0+0x1e>
 8001450:	f7ff faf8 	bl	8000a44 <__errno>
 8001454:	2316      	movs	r3, #22
 8001456:	6003      	str	r3, [r0, #0]
 8001458:	2000      	movs	r0, #0
 800145a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800145e:	4834      	ldr	r0, [pc, #208]	@ (8001530 <_strtol_l.constprop.0+0xf0>)
 8001460:	460d      	mov	r5, r1
 8001462:	462a      	mov	r2, r5
 8001464:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001468:	5d06      	ldrb	r6, [r0, r4]
 800146a:	f016 0608 	ands.w	r6, r6, #8
 800146e:	d1f8      	bne.n	8001462 <_strtol_l.constprop.0+0x22>
 8001470:	2c2d      	cmp	r4, #45	@ 0x2d
 8001472:	d12d      	bne.n	80014d0 <_strtol_l.constprop.0+0x90>
 8001474:	782c      	ldrb	r4, [r5, #0]
 8001476:	2601      	movs	r6, #1
 8001478:	1c95      	adds	r5, r2, #2
 800147a:	f033 0210 	bics.w	r2, r3, #16
 800147e:	d109      	bne.n	8001494 <_strtol_l.constprop.0+0x54>
 8001480:	2c30      	cmp	r4, #48	@ 0x30
 8001482:	d12a      	bne.n	80014da <_strtol_l.constprop.0+0x9a>
 8001484:	782a      	ldrb	r2, [r5, #0]
 8001486:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800148a:	2a58      	cmp	r2, #88	@ 0x58
 800148c:	d125      	bne.n	80014da <_strtol_l.constprop.0+0x9a>
 800148e:	786c      	ldrb	r4, [r5, #1]
 8001490:	2310      	movs	r3, #16
 8001492:	3502      	adds	r5, #2
 8001494:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8001498:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800149c:	2200      	movs	r2, #0
 800149e:	fbbc f9f3 	udiv	r9, ip, r3
 80014a2:	4610      	mov	r0, r2
 80014a4:	fb03 ca19 	mls	sl, r3, r9, ip
 80014a8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80014ac:	2f09      	cmp	r7, #9
 80014ae:	d81b      	bhi.n	80014e8 <_strtol_l.constprop.0+0xa8>
 80014b0:	463c      	mov	r4, r7
 80014b2:	42a3      	cmp	r3, r4
 80014b4:	dd27      	ble.n	8001506 <_strtol_l.constprop.0+0xc6>
 80014b6:	1c57      	adds	r7, r2, #1
 80014b8:	d007      	beq.n	80014ca <_strtol_l.constprop.0+0x8a>
 80014ba:	4581      	cmp	r9, r0
 80014bc:	d320      	bcc.n	8001500 <_strtol_l.constprop.0+0xc0>
 80014be:	d101      	bne.n	80014c4 <_strtol_l.constprop.0+0x84>
 80014c0:	45a2      	cmp	sl, r4
 80014c2:	db1d      	blt.n	8001500 <_strtol_l.constprop.0+0xc0>
 80014c4:	fb00 4003 	mla	r0, r0, r3, r4
 80014c8:	2201      	movs	r2, #1
 80014ca:	f815 4b01 	ldrb.w	r4, [r5], #1
 80014ce:	e7eb      	b.n	80014a8 <_strtol_l.constprop.0+0x68>
 80014d0:	2c2b      	cmp	r4, #43	@ 0x2b
 80014d2:	bf04      	itt	eq
 80014d4:	782c      	ldrbeq	r4, [r5, #0]
 80014d6:	1c95      	addeq	r5, r2, #2
 80014d8:	e7cf      	b.n	800147a <_strtol_l.constprop.0+0x3a>
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d1da      	bne.n	8001494 <_strtol_l.constprop.0+0x54>
 80014de:	2c30      	cmp	r4, #48	@ 0x30
 80014e0:	bf0c      	ite	eq
 80014e2:	2308      	moveq	r3, #8
 80014e4:	230a      	movne	r3, #10
 80014e6:	e7d5      	b.n	8001494 <_strtol_l.constprop.0+0x54>
 80014e8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80014ec:	2f19      	cmp	r7, #25
 80014ee:	d801      	bhi.n	80014f4 <_strtol_l.constprop.0+0xb4>
 80014f0:	3c37      	subs	r4, #55	@ 0x37
 80014f2:	e7de      	b.n	80014b2 <_strtol_l.constprop.0+0x72>
 80014f4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80014f8:	2f19      	cmp	r7, #25
 80014fa:	d804      	bhi.n	8001506 <_strtol_l.constprop.0+0xc6>
 80014fc:	3c57      	subs	r4, #87	@ 0x57
 80014fe:	e7d8      	b.n	80014b2 <_strtol_l.constprop.0+0x72>
 8001500:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001504:	e7e1      	b.n	80014ca <_strtol_l.constprop.0+0x8a>
 8001506:	1c53      	adds	r3, r2, #1
 8001508:	d108      	bne.n	800151c <_strtol_l.constprop.0+0xdc>
 800150a:	2322      	movs	r3, #34	@ 0x22
 800150c:	f8ce 3000 	str.w	r3, [lr]
 8001510:	4660      	mov	r0, ip
 8001512:	f1b8 0f00 	cmp.w	r8, #0
 8001516:	d0a0      	beq.n	800145a <_strtol_l.constprop.0+0x1a>
 8001518:	1e69      	subs	r1, r5, #1
 800151a:	e006      	b.n	800152a <_strtol_l.constprop.0+0xea>
 800151c:	b106      	cbz	r6, 8001520 <_strtol_l.constprop.0+0xe0>
 800151e:	4240      	negs	r0, r0
 8001520:	f1b8 0f00 	cmp.w	r8, #0
 8001524:	d099      	beq.n	800145a <_strtol_l.constprop.0+0x1a>
 8001526:	2a00      	cmp	r2, #0
 8001528:	d1f6      	bne.n	8001518 <_strtol_l.constprop.0+0xd8>
 800152a:	f8c8 1000 	str.w	r1, [r8]
 800152e:	e794      	b.n	800145a <_strtol_l.constprop.0+0x1a>
 8001530:	08001694 	.word	0x08001694

08001534 <_strtol_r>:
 8001534:	f7ff bf84 	b.w	8001440 <_strtol_l.constprop.0>

08001538 <_strtoul_l.constprop.0>:
 8001538:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800153c:	4e34      	ldr	r6, [pc, #208]	@ (8001610 <_strtoul_l.constprop.0+0xd8>)
 800153e:	4686      	mov	lr, r0
 8001540:	460d      	mov	r5, r1
 8001542:	4628      	mov	r0, r5
 8001544:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001548:	5d37      	ldrb	r7, [r6, r4]
 800154a:	f017 0708 	ands.w	r7, r7, #8
 800154e:	d1f8      	bne.n	8001542 <_strtoul_l.constprop.0+0xa>
 8001550:	2c2d      	cmp	r4, #45	@ 0x2d
 8001552:	d12f      	bne.n	80015b4 <_strtoul_l.constprop.0+0x7c>
 8001554:	782c      	ldrb	r4, [r5, #0]
 8001556:	2701      	movs	r7, #1
 8001558:	1c85      	adds	r5, r0, #2
 800155a:	f033 0010 	bics.w	r0, r3, #16
 800155e:	d109      	bne.n	8001574 <_strtoul_l.constprop.0+0x3c>
 8001560:	2c30      	cmp	r4, #48	@ 0x30
 8001562:	d12c      	bne.n	80015be <_strtoul_l.constprop.0+0x86>
 8001564:	7828      	ldrb	r0, [r5, #0]
 8001566:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800156a:	2858      	cmp	r0, #88	@ 0x58
 800156c:	d127      	bne.n	80015be <_strtoul_l.constprop.0+0x86>
 800156e:	786c      	ldrb	r4, [r5, #1]
 8001570:	2310      	movs	r3, #16
 8001572:	3502      	adds	r5, #2
 8001574:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8001578:	2600      	movs	r6, #0
 800157a:	fbb8 f8f3 	udiv	r8, r8, r3
 800157e:	fb03 f908 	mul.w	r9, r3, r8
 8001582:	ea6f 0909 	mvn.w	r9, r9
 8001586:	4630      	mov	r0, r6
 8001588:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800158c:	f1bc 0f09 	cmp.w	ip, #9
 8001590:	d81c      	bhi.n	80015cc <_strtoul_l.constprop.0+0x94>
 8001592:	4664      	mov	r4, ip
 8001594:	42a3      	cmp	r3, r4
 8001596:	dd2a      	ble.n	80015ee <_strtoul_l.constprop.0+0xb6>
 8001598:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 800159c:	d007      	beq.n	80015ae <_strtoul_l.constprop.0+0x76>
 800159e:	4580      	cmp	r8, r0
 80015a0:	d322      	bcc.n	80015e8 <_strtoul_l.constprop.0+0xb0>
 80015a2:	d101      	bne.n	80015a8 <_strtoul_l.constprop.0+0x70>
 80015a4:	45a1      	cmp	r9, r4
 80015a6:	db1f      	blt.n	80015e8 <_strtoul_l.constprop.0+0xb0>
 80015a8:	fb00 4003 	mla	r0, r0, r3, r4
 80015ac:	2601      	movs	r6, #1
 80015ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 80015b2:	e7e9      	b.n	8001588 <_strtoul_l.constprop.0+0x50>
 80015b4:	2c2b      	cmp	r4, #43	@ 0x2b
 80015b6:	bf04      	itt	eq
 80015b8:	782c      	ldrbeq	r4, [r5, #0]
 80015ba:	1c85      	addeq	r5, r0, #2
 80015bc:	e7cd      	b.n	800155a <_strtoul_l.constprop.0+0x22>
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d1d8      	bne.n	8001574 <_strtoul_l.constprop.0+0x3c>
 80015c2:	2c30      	cmp	r4, #48	@ 0x30
 80015c4:	bf0c      	ite	eq
 80015c6:	2308      	moveq	r3, #8
 80015c8:	230a      	movne	r3, #10
 80015ca:	e7d3      	b.n	8001574 <_strtoul_l.constprop.0+0x3c>
 80015cc:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80015d0:	f1bc 0f19 	cmp.w	ip, #25
 80015d4:	d801      	bhi.n	80015da <_strtoul_l.constprop.0+0xa2>
 80015d6:	3c37      	subs	r4, #55	@ 0x37
 80015d8:	e7dc      	b.n	8001594 <_strtoul_l.constprop.0+0x5c>
 80015da:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80015de:	f1bc 0f19 	cmp.w	ip, #25
 80015e2:	d804      	bhi.n	80015ee <_strtoul_l.constprop.0+0xb6>
 80015e4:	3c57      	subs	r4, #87	@ 0x57
 80015e6:	e7d5      	b.n	8001594 <_strtoul_l.constprop.0+0x5c>
 80015e8:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 80015ec:	e7df      	b.n	80015ae <_strtoul_l.constprop.0+0x76>
 80015ee:	1c73      	adds	r3, r6, #1
 80015f0:	d106      	bne.n	8001600 <_strtoul_l.constprop.0+0xc8>
 80015f2:	2322      	movs	r3, #34	@ 0x22
 80015f4:	f8ce 3000 	str.w	r3, [lr]
 80015f8:	4630      	mov	r0, r6
 80015fa:	b932      	cbnz	r2, 800160a <_strtoul_l.constprop.0+0xd2>
 80015fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001600:	b107      	cbz	r7, 8001604 <_strtoul_l.constprop.0+0xcc>
 8001602:	4240      	negs	r0, r0
 8001604:	2a00      	cmp	r2, #0
 8001606:	d0f9      	beq.n	80015fc <_strtoul_l.constprop.0+0xc4>
 8001608:	b106      	cbz	r6, 800160c <_strtoul_l.constprop.0+0xd4>
 800160a:	1e69      	subs	r1, r5, #1
 800160c:	6011      	str	r1, [r2, #0]
 800160e:	e7f5      	b.n	80015fc <_strtoul_l.constprop.0+0xc4>
 8001610:	08001694 	.word	0x08001694

08001614 <_strtoul_r>:
 8001614:	f7ff bf90 	b.w	8001538 <_strtoul_l.constprop.0>

08001618 <_malloc_usable_size_r>:
 8001618:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800161c:	1f18      	subs	r0, r3, #4
 800161e:	2b00      	cmp	r3, #0
 8001620:	bfbc      	itt	lt
 8001622:	580b      	ldrlt	r3, [r1, r0]
 8001624:	18c0      	addlt	r0, r0, r3
 8001626:	4770      	bx	lr

08001628 <_init>:
 8001628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800162a:	bf00      	nop
 800162c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800162e:	bc08      	pop	{r3}
 8001630:	469e      	mov	lr, r3
 8001632:	4770      	bx	lr

08001634 <_fini>:
 8001634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001636:	bf00      	nop
 8001638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800163a:	bc08      	pop	{r3}
 800163c:	469e      	mov	lr, r3
 800163e:	4770      	bx	lr
