arch                  	circuit                     	script_params                                           	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision                	vpr_build_info                	vpr_compiler                                	vpr_compiled       	hostname    	rundir                                                                                                                                                                                                                                       	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time
timing/k6_N10_40nm.xml	clock_set_delay_aliases.blif	common_-sdc_file_sdc/samples/clock_aliases/set_delay.sdc	0.13                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	2      	2     	-1          	-1      	success   	v8.0.0-2368-g3c56542c2-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-111-generic x86_64	2020-08-07T14:08:33	goeders-ssh0	/home/shadtorrie/git/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_aliases_set_delay/run116/timing/k6_N10_40nm.xml/clock_set_delay_aliases.blif/common_-sdc_file_sdc/samples/clock_aliases/set_delay.sdc	8512       	2                 	2                  	22                 	24                   	2                 	4                   	6                     	4           	4            	16               	clb                      	auto       	0.01     	4                    	0.01      	0.00             	1.293         	0                   	0                   	1.293                                                        	1.181e-05                        	8.064e-06            	0.000109995                     	9.1012e-05          	6             	20               	2                                     	215576                	107788               	3924.73                          	245.296                             	0.01                     	0.000804665                              	0.000648399                  	7                          	2                                	3                          	3                                 	135                        	78                       	1.293              	1.293                                             	0        	0        	0       	0       	5503.53                     	343.971                        	0.00                	0.000288477                         	0.000259906             
