#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Nov 21 08:57:55 2023
# Process ID: 23784
# Current directory: D:/campus/courses/TA-ECE37000J/VE370/lab/lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22268 D:\campus\courses\TA-ECE37000J\VE370\lab\lab6\lab6.xpr
# Log file: D:/campus/courses/TA-ECE37000J/VE370/lab/lab6/vivado.log
# Journal file: D:/campus/courses/TA-ECE37000J/VE370/lab/lab6\vivado.jou
# Running On: DESKTOP-NLBNSIA, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 34138 MB
#-----------------------------------------------------------
start_gui
open_project D:/campus/courses/TA-ECE37000J/VE370/lab/lab6/lab6.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find theINFO: [Common 17-344] 'open_project' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 21 08:58:17 2023...

INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_Vivado/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1502.906 ; gain = 437.641
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CacheTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/campus/courses/TA-ECE37000J/VE370/lab/lab6/lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx_Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CacheTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/campus/courses/TA-ECE37000J/VE370/lab/lab6/lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CacheTest_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/campus/courses/TA-ECE37000J/VE370/lab/lab6/lab6.srcs/sources_1/new/Lab6_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/campus/courses/TA-ECE37000J/VE370/lab/lab6/lab6.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/campus/courses/TA-ECE37000J/VE370/lab/lab6/lab6.srcs/sources_1/new/main_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/campus/courses/TA-ECE37000J/VE370/lab/lab6/lab6.srcs/sources_1/new/Lab6_cache_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module CacheTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/campus/courses/TA-ECE37000J/VE370/lab/lab6/lab6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/campus/courses/TA-ECE37000J/VE370/lab/lab6/lab6.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx_Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module xil_defaultlib.main_memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CacheTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot CacheTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/campus/courses/TA-ECE37000J/VE370/lab/lab6/lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CacheTest_behav -key {Behavioral:sim_1:Functional:CacheTest} -tclbatch {CacheTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CacheTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
===============================================
Clock cycle           0
Read data = xxxxxxxx
hit_miss = 0
request num =  0
address in = 1a8
type in = 1
valid[0] = 0
valid[2] = 0
dirty[0] = 0
dirty[2] = 0
tag[0] = 0
tag[2] = 0
data[2] = 00000000
data[10] = xxxxxxxx
Mem[01101010] = 000000d4
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle           1
Read data = xxxxxxxx
hit_miss = 0
request num =  0
address in = 1a8
type in = 1
valid[0] = 0
valid[2] = 0
dirty[0] = 0
dirty[2] = 0
tag[0] = 0
tag[2] = 0
data[2] = 00000000
data[10] = 000000d4
Mem[01101010] = 000000d4
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle           2
Read data = xxxxxxxx
hit_miss = 1
request num =  0
address in = 1a8
type in = 1
valid[0] = 0
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 0
tag[2] = 6
data[2] = 00000000
data[10] = 000003ab
Mem[01101010] = 000000d4
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle           3
Read data = 000003ab
hit_miss = 1
request num =  1
address in = 1a8
type in = 0
valid[0] = 0
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 0
tag[2] = 6
data[2] = 00000000
data[10] = 000003ab
Mem[01101010] = 000000d4
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle           4
Read data = 000003ab
hit_miss = 1
request num =  2
address in = 1a8
type in = 1
valid[0] = 0
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 0
tag[2] = 6
data[2] = 00000000
data[10] = 000003ac
Mem[01101010] = 000000d4
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle           5
Read data = 000003ac
hit_miss = 1
request num =  3
address in = 1a8
type in = 0
valid[0] = 0
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 0
tag[2] = 6
data[2] = 00000000
data[10] = 000003ac
Mem[01101010] = 000000d4
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle           6
Read data = 000003ac
hit_miss = 0
request num =  4
address in = 108
type in = 0
valid[0] = 0
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 0
tag[2] = 6
data[2] = 00000000
data[10] = 000003ac
Mem[01101010] = 000000d4
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle           7
Read data = 00000084
hit_miss = 1
request num =  4
address in = 108
type in = 0
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ac
Mem[01101010] = 000000d4
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle           8
Read data = 00000084
hit_miss = 0
request num =  5
address in = 128
type in = 0
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ac
Mem[01101010] = 000003ac
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle           9
Read data = 00000084
hit_miss = 0
request num =  5
address in = 128
type in = 0
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 0
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ac
Mem[01101010] = 000003ac
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle          10
Read data = 00000084
hit_miss = 0
request num =  5
address in = 128
type in = 0
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 0
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ac
Mem[01101010] = 000003ac
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle          11
Read data = 00000094
hit_miss = 1
request num =  5
address in = 128
type in = 0
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 0
tag[0] = 4
tag[2] = 4
data[2] = 00000084
data[10] = 00000094
Mem[01101010] = 000003ac
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle          12
Read data = 00000094
hit_miss = 0
request num =  6
address in = 1a8
type in = 0
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 0
tag[0] = 4
tag[2] = 4
data[2] = 00000084
data[10] = 00000094
Mem[01101010] = 000003ac
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle          13
Read data = 000003ac
hit_miss = 1
request num =  6
address in = 1a8
type in = 0
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 0
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ac
Mem[01101010] = 000003ac
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle          14
Read data = 000003ac
hit_miss = 1
request num =  7
address in = 1a8
type in = 1
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ad
Mem[01101010] = 000003ac
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle          15
Read data = 000003ac
hit_miss = 0
request num =  8
address in = 168
type in = 1
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ad
Mem[01101010] = 000003ad
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle          16
Read data = 000003ac
hit_miss = 0
request num =  8
address in = 168
type in = 1
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ad
Mem[01101010] = 000003ad
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle          17
Read data = 000003ac
hit_miss = 0
request num =  8
address in = 168
type in = 1
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ad
Mem[01101010] = 000003ad
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle          18
Read data = 000003ac
hit_miss = 1
request num =  8
address in = 168
type in = 1
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 4
tag[2] = 5
data[2] = 00000084
data[10] = 000003ae
Mem[01101010] = 000003ad
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle          19
Read data = 000003ae
hit_miss = 1
request num =  9
address in = 168
type in = 0
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 4
tag[2] = 5
data[2] = 00000084
data[10] = 000003ae
Mem[01101010] = 000003ad
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle          20
Read data = 000003ae
hit_miss = 0
request num = 10
address in = 1a8
type in = 0
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 4
tag[2] = 5
data[2] = 00000084
data[10] = 000003ae
Mem[01101010] = 000003ad
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000003ae
===============================================
===============================================
Clock cycle          21
Read data = 000003ae
hit_miss = 0
request num = 10
address in = 1a8
type in = 0
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 0
tag[0] = 4
tag[2] = 5
data[2] = 00000084
data[10] = 000003ae
Mem[01101010] = 000003ad
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000003ae
===============================================
===============================================
Clock cycle          22
Read data = 000003ae
hit_miss = 0
request num = 10
address in = 1a8
type in = 0
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 0
tag[0] = 4
tag[2] = 5
data[2] = 00000084
data[10] = 000003ae
Mem[01101010] = 000003ad
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000003ae
===============================================
===============================================
Clock cycle          23
Read data = 000003ad
hit_miss = 1
request num = 10
address in = 1a8
type in = 0
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 0
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ad
Mem[01101010] = 000003ad
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000003ae
===============================================
===============================================
Clock cycle          24
Read data = 00000003
hit_miss = 1
request num = 11
address in = 1a9
type in = 0
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 0
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ad
Mem[01101010] = 000003ad
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000003ae
===============================================
===============================================
Clock cycle          25
Read data = 00000003
hit_miss = 0
request num = 12
address in = xxx
type in = x
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 0
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ad
Mem[01101010] = 000003ad
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000003ae
===============================================
===============================================
Clock cycle          26
Read data = 000000xx
hit_miss = 1
request num = 12
address in = xxx
type in = x
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 0
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ad
Mem[01101010] = 000003ad
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000003ae
===============================================
===============================================
Clock cycle          27
Read data = 000000xx
hit_miss = 1
request num = 13
address in = xxx
type in = x
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 0
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ad
Mem[01101010] = 000003ad
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000003ae
===============================================
$stop called at time : 280 ns : File "D:/campus/courses/TA-ECE37000J/VE370/lab/lab6/lab6.srcs/sources_1/new/Lab6_cache_test.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CacheTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1528.672 ; gain = 25.766
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 21 22:00:32 2023...
