--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 468 paths analyzed, 129 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.741ns.
--------------------------------------------------------------------------------
Slack:                  17.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myBlinker/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.617ns (Levels of Logic = 0)
  Clock Path Skew:      -0.089ns (0.626 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myBlinker/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y22.SR       net (fanout=9)        1.663   M_reset_cond_out
    SLICE_X6Y22.CLK      Tsrck                 0.429   M_myBlinker_blinkB
                                                       myBlinker/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (0.954ns logic, 1.663ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  17.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myBlinker/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.606ns (Levels of Logic = 0)
  Clock Path Skew:      -0.089ns (0.626 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myBlinker/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y22.SR       net (fanout=9)        1.663   M_reset_cond_out
    SLICE_X6Y22.CLK      Tsrck                 0.418   M_myBlinker_blinkB
                                                       myBlinker/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.606ns (0.943ns logic, 1.663ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  17.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myBlinker/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.583ns (Levels of Logic = 0)
  Clock Path Skew:      -0.089ns (0.626 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myBlinker/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y22.SR       net (fanout=9)        1.663   M_reset_cond_out
    SLICE_X6Y22.CLK      Tsrck                 0.395   M_myBlinker_blinkB
                                                       myBlinker/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.583ns (0.920ns logic, 1.663ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  17.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myBlinker/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.569ns (Levels of Logic = 0)
  Clock Path Skew:      -0.089ns (0.626 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myBlinker/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y22.SR       net (fanout=9)        1.663   M_reset_cond_out
    SLICE_X6Y22.CLK      Tsrck                 0.381   M_myBlinker_blinkB
                                                       myBlinker/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.569ns (0.906ns logic, 1.663ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  17.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myBlinker/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.430ns (Levels of Logic = 0)
  Clock Path Skew:      -0.086ns (0.629 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myBlinker/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y21.SR       net (fanout=9)        1.476   M_reset_cond_out
    SLICE_X6Y21.CLK      Tsrck                 0.429   myBlinker/M_counter_q[23]
                                                       myBlinker/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.430ns (0.954ns logic, 1.476ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  17.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myBlinker/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.419ns (Levels of Logic = 0)
  Clock Path Skew:      -0.086ns (0.629 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myBlinker/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y21.SR       net (fanout=9)        1.476   M_reset_cond_out
    SLICE_X6Y21.CLK      Tsrck                 0.418   myBlinker/M_counter_q[23]
                                                       myBlinker/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.419ns (0.943ns logic, 1.476ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  17.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myBlinker/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.396ns (Levels of Logic = 0)
  Clock Path Skew:      -0.086ns (0.629 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myBlinker/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y21.SR       net (fanout=9)        1.476   M_reset_cond_out
    SLICE_X6Y21.CLK      Tsrck                 0.395   myBlinker/M_counter_q[23]
                                                       myBlinker/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (0.920ns logic, 1.476ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  17.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myBlinker/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.382ns (Levels of Logic = 0)
  Clock Path Skew:      -0.086ns (0.629 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myBlinker/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y21.SR       net (fanout=9)        1.476   M_reset_cond_out
    SLICE_X6Y21.CLK      Tsrck                 0.381   myBlinker/M_counter_q[23]
                                                       myBlinker/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.382ns (0.906ns logic, 1.476ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  17.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_7 (FF)
  Destination:          myBlinker/M_counter_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.416ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.183 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_7 to myBlinker/M_counter_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y17.DQ       Tcko                  0.476   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q_7
    SLICE_X6Y17.D3       net (fanout=1)        0.937   myBlinker/M_counter_q[7]
    SLICE_X6Y17.COUT     Topcyd                0.290   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q[7]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X6Y18.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X6Y18.COUT     Tbyp                  0.091   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X6Y19.COUT     Tbyp                  0.091   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X6Y20.COUT     Tbyp                  0.091   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X6Y21.COUT     Tbyp                  0.091   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X6Y22.COUT     Tbyp                  0.091   M_myBlinker_blinkB
                                                       myBlinker/Mcount_M_counter_q_cy<27>
    SLICE_X6Y23.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[27]
    SLICE_X6Y23.CLK      Tcinck                0.240   M_myBlinker_blinkA
                                                       myBlinker/Mcount_M_counter_q_xor<28>
                                                       myBlinker/M_counter_q_28
    -------------------------------------------------  ---------------------------
    Total                                      2.416ns (1.461ns logic, 0.955ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack:                  17.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_7 (FF)
  Destination:          myBlinker/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.401ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.185 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_7 to myBlinker/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y17.DQ       Tcko                  0.476   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q_7
    SLICE_X6Y17.D3       net (fanout=1)        0.937   myBlinker/M_counter_q[7]
    SLICE_X6Y17.COUT     Topcyd                0.290   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q[7]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X6Y18.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X6Y18.COUT     Tbyp                  0.091   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X6Y19.COUT     Tbyp                  0.091   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X6Y20.COUT     Tbyp                  0.091   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X6Y21.COUT     Tbyp                  0.091   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X6Y22.CLK      Tcinck                0.319   M_myBlinker_blinkB
                                                       myBlinker/Mcount_M_counter_q_cy<27>
                                                       myBlinker/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.401ns (1.449ns logic, 0.952ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack:                  17.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_7 (FF)
  Destination:          myBlinker/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.401ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.185 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_7 to myBlinker/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y17.DQ       Tcko                  0.476   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q_7
    SLICE_X6Y17.D3       net (fanout=1)        0.937   myBlinker/M_counter_q[7]
    SLICE_X6Y17.COUT     Topcyd                0.290   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q[7]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X6Y18.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X6Y18.COUT     Tbyp                  0.091   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X6Y19.COUT     Tbyp                  0.091   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X6Y20.COUT     Tbyp                  0.091   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X6Y21.COUT     Tbyp                  0.091   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X6Y22.CLK      Tcinck                0.319   M_myBlinker_blinkB
                                                       myBlinker/Mcount_M_counter_q_cy<27>
                                                       myBlinker/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.401ns (1.449ns logic, 0.952ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack:                  17.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_7 (FF)
  Destination:          myBlinker/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.389ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.185 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_7 to myBlinker/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y17.DQ       Tcko                  0.476   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q_7
    SLICE_X6Y17.D3       net (fanout=1)        0.937   myBlinker/M_counter_q[7]
    SLICE_X6Y17.COUT     Topcyd                0.290   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q[7]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X6Y18.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X6Y18.COUT     Tbyp                  0.091   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X6Y19.COUT     Tbyp                  0.091   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X6Y20.COUT     Tbyp                  0.091   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X6Y21.COUT     Tbyp                  0.091   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X6Y22.CLK      Tcinck                0.307   M_myBlinker_blinkB
                                                       myBlinker/Mcount_M_counter_q_cy<27>
                                                       myBlinker/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.389ns (1.437ns logic, 0.952ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack:                  17.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_7 (FF)
  Destination:          myBlinker/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.322ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.185 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_7 to myBlinker/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y17.DQ       Tcko                  0.476   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q_7
    SLICE_X6Y17.D3       net (fanout=1)        0.937   myBlinker/M_counter_q[7]
    SLICE_X6Y17.COUT     Topcyd                0.290   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q[7]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X6Y18.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X6Y18.COUT     Tbyp                  0.091   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X6Y19.COUT     Tbyp                  0.091   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X6Y20.COUT     Tbyp                  0.091   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X6Y21.COUT     Tbyp                  0.091   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X6Y22.CLK      Tcinck                0.240   M_myBlinker_blinkB
                                                       myBlinker/Mcount_M_counter_q_cy<27>
                                                       myBlinker/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.322ns (1.370ns logic, 0.952ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack:                  17.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_7 (FF)
  Destination:          myBlinker/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.307ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_7 to myBlinker/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y17.DQ       Tcko                  0.476   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q_7
    SLICE_X6Y17.D3       net (fanout=1)        0.937   myBlinker/M_counter_q[7]
    SLICE_X6Y17.COUT     Topcyd                0.290   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q[7]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X6Y18.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X6Y18.COUT     Tbyp                  0.091   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X6Y19.COUT     Tbyp                  0.091   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X6Y20.COUT     Tbyp                  0.091   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X6Y21.CLK      Tcinck                0.319   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
                                                       myBlinker/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.307ns (1.358ns logic, 0.949ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack:                  17.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_7 (FF)
  Destination:          myBlinker/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.307ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_7 to myBlinker/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y17.DQ       Tcko                  0.476   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q_7
    SLICE_X6Y17.D3       net (fanout=1)        0.937   myBlinker/M_counter_q[7]
    SLICE_X6Y17.COUT     Topcyd                0.290   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q[7]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X6Y18.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X6Y18.COUT     Tbyp                  0.091   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X6Y19.COUT     Tbyp                  0.091   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X6Y20.COUT     Tbyp                  0.091   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X6Y21.CLK      Tcinck                0.319   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
                                                       myBlinker/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.307ns (1.358ns logic, 0.949ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack:                  17.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myBlinker/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.236ns (Levels of Logic = 0)
  Clock Path Skew:      -0.083ns (0.632 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myBlinker/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y20.SR       net (fanout=9)        1.282   M_reset_cond_out
    SLICE_X6Y20.CLK      Tsrck                 0.429   myBlinker/M_counter_q[19]
                                                       myBlinker/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.236ns (0.954ns logic, 1.282ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  17.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_7 (FF)
  Destination:          myBlinker/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.295ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_7 to myBlinker/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y17.DQ       Tcko                  0.476   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q_7
    SLICE_X6Y17.D3       net (fanout=1)        0.937   myBlinker/M_counter_q[7]
    SLICE_X6Y17.COUT     Topcyd                0.290   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q[7]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X6Y18.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X6Y18.COUT     Tbyp                  0.091   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X6Y19.COUT     Tbyp                  0.091   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X6Y20.COUT     Tbyp                  0.091   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X6Y21.CLK      Tcinck                0.307   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
                                                       myBlinker/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.295ns (1.346ns logic, 0.949ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack:                  17.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myBlinker/M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.225ns (Levels of Logic = 0)
  Clock Path Skew:      -0.083ns (0.632 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myBlinker/M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y20.SR       net (fanout=9)        1.282   M_reset_cond_out
    SLICE_X6Y20.CLK      Tsrck                 0.418   myBlinker/M_counter_q[19]
                                                       myBlinker/M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      2.225ns (0.943ns logic, 1.282ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  17.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myBlinker/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.202ns (Levels of Logic = 0)
  Clock Path Skew:      -0.083ns (0.632 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myBlinker/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y20.SR       net (fanout=9)        1.282   M_reset_cond_out
    SLICE_X6Y20.CLK      Tsrck                 0.395   myBlinker/M_counter_q[19]
                                                       myBlinker/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.202ns (0.920ns logic, 1.282ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  17.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myBlinker/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.188ns (Levels of Logic = 0)
  Clock Path Skew:      -0.083ns (0.632 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myBlinker/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y20.SR       net (fanout=9)        1.282   M_reset_cond_out
    SLICE_X6Y20.CLK      Tsrck                 0.381   myBlinker/M_counter_q[19]
                                                       myBlinker/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.188ns (0.906ns logic, 1.282ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  17.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_7 (FF)
  Destination:          myBlinker/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.228ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_7 to myBlinker/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y17.DQ       Tcko                  0.476   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q_7
    SLICE_X6Y17.D3       net (fanout=1)        0.937   myBlinker/M_counter_q[7]
    SLICE_X6Y17.COUT     Topcyd                0.290   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q[7]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X6Y18.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X6Y18.COUT     Tbyp                  0.091   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X6Y19.COUT     Tbyp                  0.091   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X6Y20.COUT     Tbyp                  0.091   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X6Y21.CLK      Tcinck                0.240   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
                                                       myBlinker/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.228ns (1.279ns logic, 0.949ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack:                  17.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_7 (FF)
  Destination:          myBlinker/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.213ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.191 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_7 to myBlinker/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y17.DQ       Tcko                  0.476   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q_7
    SLICE_X6Y17.D3       net (fanout=1)        0.937   myBlinker/M_counter_q[7]
    SLICE_X6Y17.COUT     Topcyd                0.290   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q[7]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X6Y18.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X6Y18.COUT     Tbyp                  0.091   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X6Y19.COUT     Tbyp                  0.091   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X6Y20.CLK      Tcinck                0.319   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
                                                       myBlinker/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.213ns (1.267ns logic, 0.946ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack:                  17.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_7 (FF)
  Destination:          myBlinker/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.213ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.191 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_7 to myBlinker/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y17.DQ       Tcko                  0.476   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q_7
    SLICE_X6Y17.D3       net (fanout=1)        0.937   myBlinker/M_counter_q[7]
    SLICE_X6Y17.COUT     Topcyd                0.290   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q[7]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X6Y18.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X6Y18.COUT     Tbyp                  0.091   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X6Y19.COUT     Tbyp                  0.091   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X6Y20.CLK      Tcinck                0.319   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
                                                       myBlinker/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.213ns (1.267ns logic, 0.946ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack:                  17.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_7 (FF)
  Destination:          myBlinker/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.201ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.191 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_7 to myBlinker/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y17.DQ       Tcko                  0.476   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q_7
    SLICE_X6Y17.D3       net (fanout=1)        0.937   myBlinker/M_counter_q[7]
    SLICE_X6Y17.COUT     Topcyd                0.290   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q[7]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X6Y18.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X6Y18.COUT     Tbyp                  0.091   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X6Y19.COUT     Tbyp                  0.091   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X6Y20.CLK      Tcinck                0.307   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
                                                       myBlinker/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.201ns (1.255ns logic, 0.946ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack:                  17.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_0 (FF)
  Destination:          myBlinker/M_counter_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.160ns (Levels of Logic = 8)
  Clock Path Skew:      -0.025ns (0.183 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_0 to myBlinker/M_counter_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y16.AQ       Tcko                  0.476   myBlinker/M_counter_q[3]
                                                       myBlinker/M_counter_q_0
    SLICE_X6Y16.A5       net (fanout=1)        0.405   myBlinker/M_counter_q[0]
    SLICE_X6Y16.COUT     Topcya                0.472   myBlinker/M_counter_q[3]
                                                       myBlinker/Mcount_M_counter_q_lut<0>_INV_0
                                                       myBlinker/Mcount_M_counter_q_cy<3>
    SLICE_X6Y17.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[3]
    SLICE_X6Y17.COUT     Tbyp                  0.091   myBlinker/M_counter_q[7]
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X6Y18.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X6Y18.COUT     Tbyp                  0.091   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X6Y19.COUT     Tbyp                  0.091   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X6Y20.COUT     Tbyp                  0.091   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X6Y21.COUT     Tbyp                  0.091   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X6Y22.COUT     Tbyp                  0.091   M_myBlinker_blinkB
                                                       myBlinker/Mcount_M_counter_q_cy<27>
    SLICE_X6Y23.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[27]
    SLICE_X6Y23.CLK      Tcinck                0.240   M_myBlinker_blinkA
                                                       myBlinker/Mcount_M_counter_q_xor<28>
                                                       myBlinker/M_counter_q_28
    -------------------------------------------------  ---------------------------
    Total                                      2.160ns (1.734ns logic, 0.426ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Slack:                  17.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myBlinker/M_counter_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.078ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.624 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myBlinker/M_counter_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y23.SR       net (fanout=9)        1.135   M_reset_cond_out
    SLICE_X6Y23.CLK      Tsrck                 0.418   M_myBlinker_blinkA
                                                       myBlinker/M_counter_q_28
    -------------------------------------------------  ---------------------------
    Total                                      2.078ns (0.943ns logic, 1.135ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack:                  17.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_0 (FF)
  Destination:          myBlinker/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.145ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.185 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_0 to myBlinker/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y16.AQ       Tcko                  0.476   myBlinker/M_counter_q[3]
                                                       myBlinker/M_counter_q_0
    SLICE_X6Y16.A5       net (fanout=1)        0.405   myBlinker/M_counter_q[0]
    SLICE_X6Y16.COUT     Topcya                0.472   myBlinker/M_counter_q[3]
                                                       myBlinker/Mcount_M_counter_q_lut<0>_INV_0
                                                       myBlinker/Mcount_M_counter_q_cy<3>
    SLICE_X6Y17.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[3]
    SLICE_X6Y17.COUT     Tbyp                  0.091   myBlinker/M_counter_q[7]
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X6Y18.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X6Y18.COUT     Tbyp                  0.091   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X6Y19.COUT     Tbyp                  0.091   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X6Y20.COUT     Tbyp                  0.091   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X6Y21.COUT     Tbyp                  0.091   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X6Y22.CLK      Tcinck                0.319   M_myBlinker_blinkB
                                                       myBlinker/Mcount_M_counter_q_cy<27>
                                                       myBlinker/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (1.722ns logic, 0.423ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Slack:                  17.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_0 (FF)
  Destination:          myBlinker/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.145ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.185 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_0 to myBlinker/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y16.AQ       Tcko                  0.476   myBlinker/M_counter_q[3]
                                                       myBlinker/M_counter_q_0
    SLICE_X6Y16.A5       net (fanout=1)        0.405   myBlinker/M_counter_q[0]
    SLICE_X6Y16.COUT     Topcya                0.472   myBlinker/M_counter_q[3]
                                                       myBlinker/Mcount_M_counter_q_lut<0>_INV_0
                                                       myBlinker/Mcount_M_counter_q_cy<3>
    SLICE_X6Y17.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[3]
    SLICE_X6Y17.COUT     Tbyp                  0.091   myBlinker/M_counter_q[7]
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X6Y18.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X6Y18.COUT     Tbyp                  0.091   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X6Y19.COUT     Tbyp                  0.091   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X6Y20.COUT     Tbyp                  0.091   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X6Y21.COUT     Tbyp                  0.091   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X6Y22.CLK      Tcinck                0.319   M_myBlinker_blinkB
                                                       myBlinker/Mcount_M_counter_q_cy<27>
                                                       myBlinker/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (1.722ns logic, 0.423ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Slack:                  17.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myBlinker/M_counter_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.079ns (Levels of Logic = 0)
  Clock Path Skew:      -0.079ns (0.636 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myBlinker/M_counter_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y18.SR       net (fanout=9)        1.125   M_reset_cond_out
    SLICE_X6Y18.CLK      Tsrck                 0.429   myBlinker/M_counter_q[11]
                                                       myBlinker/M_counter_q_9
    -------------------------------------------------  ---------------------------
    Total                                      2.079ns (0.954ns logic, 1.125ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack:                  17.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_0 (FF)
  Destination:          myBlinker/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.133ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.185 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_0 to myBlinker/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y16.AQ       Tcko                  0.476   myBlinker/M_counter_q[3]
                                                       myBlinker/M_counter_q_0
    SLICE_X6Y16.A5       net (fanout=1)        0.405   myBlinker/M_counter_q[0]
    SLICE_X6Y16.COUT     Topcya                0.472   myBlinker/M_counter_q[3]
                                                       myBlinker/Mcount_M_counter_q_lut<0>_INV_0
                                                       myBlinker/Mcount_M_counter_q_cy<3>
    SLICE_X6Y17.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[3]
    SLICE_X6Y17.COUT     Tbyp                  0.091   myBlinker/M_counter_q[7]
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X6Y18.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X6Y18.COUT     Tbyp                  0.091   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X6Y19.COUT     Tbyp                  0.091   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X6Y20.COUT     Tbyp                  0.091   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X6Y21.COUT     Tbyp                  0.091   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X6Y22.CLK      Tcinck                0.307   M_myBlinker_blinkB
                                                       myBlinker/Mcount_M_counter_q_cy<27>
                                                       myBlinker/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.133ns (1.710ns logic, 0.423ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X8Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[3]/CLK
  Logical resource: myBlinker/M_counter_q_0/CK
  Location pin: SLICE_X6Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[3]/CLK
  Logical resource: myBlinker/M_counter_q_1/CK
  Location pin: SLICE_X6Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[3]/CLK
  Logical resource: myBlinker/M_counter_q_2/CK
  Location pin: SLICE_X6Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[3]/CLK
  Logical resource: myBlinker/M_counter_q_3/CK
  Location pin: SLICE_X6Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[7]/CLK
  Logical resource: myBlinker/M_counter_q_4/CK
  Location pin: SLICE_X6Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[7]/CLK
  Logical resource: myBlinker/M_counter_q_5/CK
  Location pin: SLICE_X6Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[7]/CLK
  Logical resource: myBlinker/M_counter_q_6/CK
  Location pin: SLICE_X6Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[7]/CLK
  Logical resource: myBlinker/M_counter_q_7/CK
  Location pin: SLICE_X6Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[11]/CLK
  Logical resource: myBlinker/M_counter_q_8/CK
  Location pin: SLICE_X6Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[11]/CLK
  Logical resource: myBlinker/M_counter_q_9/CK
  Location pin: SLICE_X6Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[11]/CLK
  Logical resource: myBlinker/M_counter_q_10/CK
  Location pin: SLICE_X6Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[11]/CLK
  Logical resource: myBlinker/M_counter_q_11/CK
  Location pin: SLICE_X6Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[15]/CLK
  Logical resource: myBlinker/M_counter_q_12/CK
  Location pin: SLICE_X6Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[15]/CLK
  Logical resource: myBlinker/M_counter_q_13/CK
  Location pin: SLICE_X6Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[15]/CLK
  Logical resource: myBlinker/M_counter_q_14/CK
  Location pin: SLICE_X6Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[15]/CLK
  Logical resource: myBlinker/M_counter_q_15/CK
  Location pin: SLICE_X6Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[19]/CLK
  Logical resource: myBlinker/M_counter_q_16/CK
  Location pin: SLICE_X6Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[19]/CLK
  Logical resource: myBlinker/M_counter_q_17/CK
  Location pin: SLICE_X6Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[19]/CLK
  Logical resource: myBlinker/M_counter_q_18/CK
  Location pin: SLICE_X6Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[19]/CLK
  Logical resource: myBlinker/M_counter_q_19/CK
  Location pin: SLICE_X6Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[23]/CLK
  Logical resource: myBlinker/M_counter_q_20/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[23]/CLK
  Logical resource: myBlinker/M_counter_q_21/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[23]/CLK
  Logical resource: myBlinker/M_counter_q_22/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[23]/CLK
  Logical resource: myBlinker/M_counter_q_23/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myBlinker_blinkB/CLK
  Logical resource: myBlinker/M_counter_q_24/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myBlinker_blinkB/CLK
  Logical resource: myBlinker/M_counter_q_25/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myBlinker_blinkB/CLK
  Logical resource: myBlinker/M_counter_q_26/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myBlinker_blinkB/CLK
  Logical resource: myBlinker/M_counter_q_27/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.741|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 468 paths, 0 nets, and 60 connections

Design statistics:
   Minimum period:   2.741ns{1}   (Maximum frequency: 364.830MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Oct 06 17:37:30 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



