{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715759512896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715759512896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 15:51:52 2024 " "Processing started: Wed May 15 15:51:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715759512896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715759512896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mutil-channel-oscilloscope -c mutil-channel-oscilloscope " "Command: quartus_map --read_settings_files=on --write_settings_files=off mutil-channel-oscilloscope -c mutil-channel-oscilloscope" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715759512896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1715759513141 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction mutil-channel-oscilloscope.v(9) " "Verilog HDL syntax error at mutil-channel-oscilloscope.v(9) near text \")\";  expecting a direction" {  } { { "src/mutil-channel-oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/adc_drive text/src/mutil-channel-oscilloscope.v" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1715759513171 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 mutil-channel-oscilloscope.v(45) " "Verilog HDL Expression warning at mutil-channel-oscilloscope.v(45): truncated literal to match 12 bits" {  } { { "src/mutil-channel-oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/adc_drive text/src/mutil-channel-oscilloscope.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1715759513171 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"#\";  expecting an operand mutil-channel-oscilloscope.v(58) " "Verilog HDL syntax error at mutil-channel-oscilloscope.v(58) near text \"#\";  expecting an operand" {  } { { "src/mutil-channel-oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/adc_drive text/src/mutil-channel-oscilloscope.v" 58 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1715759513171 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\">=\";  expecting \"<=\", or \"=\" mutil-channel-oscilloscope.v(58) " "Verilog HDL syntax error at mutil-channel-oscilloscope.v(58) near text \">=\";  expecting \"<=\", or \"=\"" {  } { { "src/mutil-channel-oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/adc_drive text/src/mutil-channel-oscilloscope.v" 58 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1715759513171 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mutil_channel_oscilloscope mutil-channel-oscilloscope.v(1) " "Ignored design unit \"mutil_channel_oscilloscope\" at mutil-channel-oscilloscope.v(1) due to previous errors" {  } { { "src/mutil-channel-oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/adc_drive text/src/mutil-channel-oscilloscope.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1715759513171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mutil-channel-oscilloscope.v 0 0 " "Found 0 design units, including 0 entities, in source file src/mutil-channel-oscilloscope.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715759513171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/adc0_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/adc0_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC0_FIFO " "Found entity 1: ADC0_FIFO" {  } { { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/adc_drive text/IP/ADC0_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715759513171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715759513171 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4570 " "Peak virtual memory: 4570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715759513222 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 15 15:51:53 2024 " "Processing ended: Wed May 15 15:51:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715759513222 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715759513222 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715759513222 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715759513222 ""}
