$date
	Fri Nov 22 01:39:12 2019
$end
$version
	Icarus Verilog
$end
$timescale
	10ns
$end
$scope module Dff_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$scope module uut $end
$var wire 1 $ D $end
$var wire 1 # clk $end
$var reg 1 " q $end
$var reg 1 ! qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
1#
1"
0!
$end
#10
0#
0$
#20
1!
0"
1#
#30
0#
1$
#40
0!
1"
1#
#50
0#
