###############################################################
#  Generated by:      Cadence Encounter 14.27-s035_1
#  OS:                Linux x86_64(Host ID eecad44.eas.asu.edu)
#  Generated on:      Sat Apr 22 19:16:01 2017
#  Design:            conv_pool
#  Command:           reportClockTree -report final.ctsrpt
###############################################################
###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: clk
#
# Mode: preRoute
#
# Delay Corner information
# Analysis View       : default_setup_view
# Delay Corner Name   : delayCorner_slow
# RC Corner Name      : RC_corner_25
# Analysis View       : default_hold_view
# Delay Corner Name   : delayCorner_fast
# RC Corner Name      : RC_corner_25
###############################################################


Nr. of Subtrees                : 1
Nr. of Sinks                   : 864
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): f2_af01_reg[7]/CLK 807.3(ps)
Min trig. edge delay at sink(R): f1_img16_reg[7]/CLK 0.3(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 0.3~807.3(ps)          0~10(ps)            
Fall Phase Delay               : 0.3~807.3(ps)          0~10(ps)            
Trig. Edge Skew                : 807(ps)                14(ps)              
Rise Skew                      : 807(ps)                
Fall Skew                      : 807(ps)                
Max. Rise Buffer Tran          : 0(ps)                  200(ps)             
Max. Fall Buffer Tran          : 0(ps)                  200(ps)             
Max. Rise Sink Tran            : 1290.5(ps)             200(ps)             
Max. Fall Sink Tran            : 1290.5(ps)             200(ps)             
Min. Rise Buffer Tran          : 0(ps)                  0(ps)               
Min. Fall Buffer Tran          : 0(ps)                  0(ps)               
Min. Rise Sink Tran            : 6.3(ps)                0(ps)               
Min. Fall Sink Tran            : 6.3(ps)                0(ps)               

view default_setup_view : skew = 807ps (required = 14ps)
view default_hold_view : skew = 807ps (required = 14ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
f1_img10_reg[0]/CLK              [558.6 558.6](ps)      200(ps)             
f1_img10_reg[1]/CLK              [543.3 543.3](ps)      200(ps)             
f1_img10_reg[2]/CLK              [535.7 535.7](ps)      200(ps)             
f1_img10_reg[3]/CLK              [518.8 518.8](ps)      200(ps)             
f1_img10_reg[4]/CLK              [510.7 510.7](ps)      200(ps)             
f1_img10_reg[5]/CLK              [493.8 493.8](ps)      200(ps)             
f1_img10_reg[6]/CLK              [475.9 475.9](ps)      200(ps)             
f1_img10_reg[7]/CLK              [464 464](ps)          200(ps)             
f1_img11_reg[0]/CLK              [450.3 450.3](ps)      200(ps)             
f1_img11_reg[1]/CLK              [1279.1 1279.1](ps)    200(ps)             
f1_img11_reg[2]/CLK              [1279 1279](ps)        200(ps)             
f1_img11_reg[3]/CLK              [437 437](ps)          200(ps)             
f1_img11_reg[4]/CLK              [457.1 457.1](ps)      200(ps)             
f1_img11_reg[5]/CLK              [430.4 430.4](ps)      200(ps)             
f1_img11_reg[6]/CLK              [409.8 409.8](ps)      200(ps)             
f1_img11_reg[7]/CLK              [416.7 416.7](ps)      200(ps)             
f1_img12_reg[0]/CLK              [395.5 395.5](ps)      200(ps)             
f1_img12_reg[1]/CLK              [387.6 387.6](ps)      200(ps)             
f1_img12_reg[2]/CLK              [380.3 380.3](ps)      200(ps)             
f1_img12_reg[3]/CLK              [372.4 372.4](ps)      200(ps)             
f1_img12_reg[4]/CLK              [357.3 357.3](ps)      200(ps)             
f1_img12_reg[5]/CLK              [348.7 348.7](ps)      200(ps)             
f1_img12_reg[6]/CLK              [339.3 339.3](ps)      200(ps)             
f1_img12_reg[7]/CLK              [331.2 331.2](ps)      200(ps)             
f1_img13_reg[0]/CLK              [255.9 255.9](ps)      200(ps)             
f1_img13_reg[1]/CLK              [280.6 280.6](ps)      200(ps)             
f1_img13_reg[2]/CLK              [298.2 298.2](ps)      200(ps)             
f1_img13_reg[3]/CLK              [303.9 303.9](ps)      200(ps)             
f1_img13_reg[4]/CLK              [292.1 292.1](ps)      200(ps)             
f1_img13_reg[5]/CLK              [215.4 215.4](ps)      200(ps)             
f1_img13_reg[6]/CLK              [274.3 274.3](ps)      200(ps)             
f1_img13_reg[7]/CLK              [243.4 243.4](ps)      200(ps)             
f1_img14_reg[0]/CLK              [203.1 203.1](ps)      200(ps)             
f1_img14_reg[7]/CLK              [299.2 299.2](ps)      200(ps)             
f1_img1_reg[0]/CLK               [1163.2 1163.2](ps)    200(ps)             
f1_img1_reg[1]/CLK               [1163.2 1163.2](ps)    200(ps)             
f1_img1_reg[2]/CLK               [1147.6 1147.6](ps)    200(ps)             
f1_img1_reg[3]/CLK               [1163.2 1163.2](ps)    200(ps)             
f1_img1_reg[4]/CLK               [1137.5 1137.5](ps)    200(ps)             
f1_img1_reg[5]/CLK               [1130.6 1130.6](ps)    200(ps)             
f1_img1_reg[6]/CLK               [1133.9 1133.9](ps)    200(ps)             
f1_img1_reg[7]/CLK               [1123.5 1123.5](ps)    200(ps)             
f1_img2_reg[0]/CLK               [1186.2 1186.2](ps)    200(ps)             
f1_img2_reg[1]/CLK               [1186.2 1186.2](ps)    200(ps)             
f1_img2_reg[2]/CLK               [1115.7 1115.7](ps)    200(ps)             
f1_img2_reg[3]/CLK               [1111.7 1111.7](ps)    200(ps)             
f1_img2_reg[4]/CLK               [1098.9 1098.9](ps)    200(ps)             
f1_img2_reg[5]/CLK               [1081 1081](ps)        200(ps)             
f1_img2_reg[6]/CLK               [1066.9 1066.9](ps)    200(ps)             
f1_img2_reg[7]/CLK               [1085.7 1085.7](ps)    200(ps)             
f1_img3_reg[0]/CLK               [1057.2 1057.2](ps)    200(ps)             
f1_img3_reg[1]/CLK               [1042.3 1042.3](ps)    200(ps)             
f1_img3_reg[2]/CLK               [1052.3 1052.3](ps)    200(ps)             
f1_img3_reg[3]/CLK               [1026.6 1026.6](ps)    200(ps)             
f1_img3_reg[4]/CLK               [1072 1072](ps)        200(ps)             
f1_img3_reg[5]/CLK               [1119.8 1119.8](ps)    200(ps)             
f1_img3_reg[6]/CLK               [1107.3 1107.3](ps)    200(ps)             
f1_img3_reg[7]/CLK               [1094.6 1094.6](ps)    200(ps)             
f1_img4_reg[0]/CLK               [1037.2 1037.2](ps)    200(ps)             
f1_img4_reg[1]/CLK               [998.3 998.3](ps)      200(ps)             
f1_img4_reg[2]/CLK               [1004.5 1004.5](ps)    200(ps)             
f1_img4_reg[3]/CLK               [1031.8 1031.8](ps)    200(ps)             
f1_img4_reg[4]/CLK               [1015.6 1015.6](ps)    200(ps)             
f1_img4_reg[5]/CLK               [980.4 980.4](ps)      200(ps)             
f1_img4_reg[6]/CLK               [1021 1021](ps)        200(ps)             
f1_img4_reg[7]/CLK               [986.8 986.8](ps)      200(ps)             
f1_img5_reg[0]/CLK               [904 904](ps)          200(ps)             
f1_img5_reg[1]/CLK               [857 857](ps)          200(ps)             
f1_img5_reg[2]/CLK               [869 869](ps)          200(ps)             
f1_img5_reg[3]/CLK               [881.4 881.4](ps)      200(ps)             
f1_img5_reg[4]/CLK               [898.4 898.4](ps)      200(ps)             
f1_img5_reg[5]/CLK               [875.4 875.4](ps)      200(ps)             
f1_img5_reg[6]/CLK               [887 887](ps)          200(ps)             
f1_img5_reg[7]/CLK               [893 893](ps)          200(ps)             
f1_img6_reg[0]/CLK               [1278.8 1278.8](ps)    200(ps)             
f1_img6_reg[1]/CLK               [1278.8 1278.8](ps)    200(ps)             
f1_img6_reg[2]/CLK               [1278.8 1278.8](ps)    200(ps)             
f1_img6_reg[3]/CLK               [1278.8 1278.8](ps)    200(ps)             
f1_img6_reg[4]/CLK               [1278.7 1278.7](ps)    200(ps)             
f1_img6_reg[5]/CLK               [1278.8 1278.8](ps)    200(ps)             
f1_img6_reg[6]/CLK               [837.1 837.1](ps)      200(ps)             
f1_img6_reg[7]/CLK               [850.5 850.5](ps)      200(ps)             
f1_img7_reg[0]/CLK               [816.3 816.3](ps)      200(ps)             
f1_img7_reg[1]/CLK               [795.1 795.1](ps)      200(ps)             
f1_img7_reg[2]/CLK               [780 780](ps)          200(ps)             
f1_img7_reg[3]/CLK               [830 830](ps)          200(ps)             
f1_img7_reg[4]/CLK               [757.6 757.6](ps)      200(ps)             
f1_img7_reg[5]/CLK               [772.1 772.1](ps)      200(ps)             
f1_img7_reg[6]/CLK               [738.4 738.4](ps)      200(ps)             
f1_img7_reg[7]/CLK               [731.5 731.5](ps)      200(ps)             
f1_img8_reg[0]/CLK               [823.4 823.4](ps)      200(ps)             
f1_img8_reg[1]/CLK               [802.6 802.6](ps)      200(ps)             
f1_img8_reg[2]/CLK               [787.3 787.3](ps)      200(ps)             
f1_img8_reg[3]/CLK               [718.3 718.3](ps)      200(ps)             
f1_img8_reg[4]/CLK               [750.6 750.6](ps)      200(ps)             
f1_img8_reg[5]/CLK               [697.5 697.5](ps)      200(ps)             
f1_img8_reg[6]/CLK               [689.9 689.9](ps)      200(ps)             
f1_img8_reg[7]/CLK               [711 711](ps)          200(ps)             
f1_img9_reg[0]/CLK               [626.3 626.3](ps)      200(ps)             
f1_img9_reg[1]/CLK               [594.7 594.7](ps)      200(ps)             
f1_img9_reg[2]/CLK               [608.4 608.4](ps)      200(ps)             
f1_img9_reg[3]/CLK               [601.3 601.3](ps)      200(ps)             
f1_img9_reg[4]/CLK               [574 574](ps)          200(ps)             
f1_img9_reg[5]/CLK               [580.9 580.9](ps)      200(ps)             
f1_img9_reg[6]/CLK               [566.5 566.5](ps)      200(ps)             
f1_img9_reg[7]/CLK               [551.2 551.2](ps)      200(ps)             
f1_kernel1_reg[0]/CLK            [1288.9 1288.9](ps)    200(ps)             
f1_kernel1_reg[1]/CLK            [1288.9 1288.9](ps)    200(ps)             
f1_kernel1_reg[2]/CLK            [1288.9 1288.9](ps)    200(ps)             
f1_kernel1_reg[3]/CLK            [1288.9 1288.9](ps)    200(ps)             
f1_kernel1_reg[4]/CLK            [1288.9 1288.9](ps)    200(ps)             
f1_kernel1_reg[5]/CLK            [1288.8 1288.8](ps)    200(ps)             
f1_kernel1_reg[6]/CLK            [1288.9 1288.9](ps)    200(ps)             
f1_kernel1_reg[7]/CLK            [1288.9 1288.9](ps)    200(ps)             
f1_kernel2_reg[0]/CLK            [1288.9 1288.9](ps)    200(ps)             
f1_kernel2_reg[1]/CLK            [1288.9 1288.9](ps)    200(ps)             
f1_kernel2_reg[2]/CLK            [1288.9 1288.9](ps)    200(ps)             
f1_kernel2_reg[3]/CLK            [1288.9 1288.9](ps)    200(ps)             
f1_kernel2_reg[4]/CLK            [1288.9 1288.9](ps)    200(ps)             
f1_kernel2_reg[5]/CLK            [1289.6 1289.6](ps)    200(ps)             
f1_kernel2_reg[6]/CLK            [1289.4 1289.4](ps)    200(ps)             
f1_kernel2_reg[7]/CLK            [1289 1289](ps)        200(ps)             
f1_kernel3_reg[0]/CLK            [1289.6 1289.6](ps)    200(ps)             
f1_kernel3_reg[1]/CLK            [1289.3 1289.3](ps)    200(ps)             
f1_kernel3_reg[2]/CLK            [1258 1258](ps)        200(ps)             
f1_kernel3_reg[3]/CLK            [1289.3 1289.3](ps)    200(ps)             
f1_kernel3_reg[4]/CLK            [1289.4 1289.4](ps)    200(ps)             
f1_kernel3_reg[5]/CLK            [1289.5 1289.5](ps)    200(ps)             
f1_kernel3_reg[6]/CLK            [1289.2 1289.2](ps)    200(ps)             
f1_kernel3_reg[7]/CLK            [1289.2 1289.2](ps)    200(ps)             
f1_kernel4_reg[0]/CLK            [1289.1 1289.1](ps)    200(ps)             
f1_kernel4_reg[1]/CLK            [1289.1 1289.1](ps)    200(ps)             
f1_kernel4_reg[2]/CLK            [1289.2 1289.2](ps)    200(ps)             
f1_kernel4_reg[3]/CLK            [1289.1 1289.1](ps)    200(ps)             
f1_kernel4_reg[4]/CLK            [1289.1 1289.1](ps)    200(ps)             
f1_kernel4_reg[5]/CLK            [1289.1 1289.1](ps)    200(ps)             
f1_kernel4_reg[6]/CLK            [1289 1289](ps)        200(ps)             
f1_kernel4_reg[7]/CLK            [1289.1 1289.1](ps)    200(ps)             
f1_kernel5_reg[0]/CLK            [1290.4 1290.4](ps)    200(ps)             
f1_kernel5_reg[1]/CLK            [1290.2 1290.2](ps)    200(ps)             
f1_kernel5_reg[2]/CLK            [1289.5 1289.5](ps)    200(ps)             
f1_kernel5_reg[3]/CLK            [1289.9 1289.9](ps)    200(ps)             
f1_kernel5_reg[4]/CLK            [1289.9 1289.9](ps)    200(ps)             
f1_kernel5_reg[5]/CLK            [1289.8 1289.8](ps)    200(ps)             
f1_kernel5_reg[6]/CLK            [1266.3 1266.3](ps)    200(ps)             
f1_kernel5_reg[7]/CLK            [1266.3 1266.3](ps)    200(ps)             
f1_kernel6_reg[0]/CLK            [1289.3 1289.3](ps)    200(ps)             
f1_kernel6_reg[1]/CLK            [1236.2 1236.2](ps)    200(ps)             
f1_kernel6_reg[2]/CLK            [1232.2 1232.2](ps)    200(ps)             
f1_kernel6_reg[3]/CLK            [1244.4 1244.4](ps)    200(ps)             
f1_kernel6_reg[4]/CLK            [1197.9 1197.9](ps)    200(ps)             
f1_kernel6_reg[5]/CLK            [1215.3 1215.3](ps)    200(ps)             
f1_kernel6_reg[6]/CLK            [1208 1208](ps)        200(ps)             
f1_kernel6_reg[7]/CLK            [1209.5 1209.5](ps)    200(ps)             
f1_kernel7_reg[0]/CLK            [1249.5 1249.5](ps)    200(ps)             
f1_kernel7_reg[1]/CLK            [1254.5 1254.5](ps)    200(ps)             
f1_kernel7_reg[2]/CLK            [1246.2 1246.2](ps)    200(ps)             
f1_kernel7_reg[3]/CLK            [1224.9 1224.9](ps)    200(ps)             
f1_kernel7_reg[4]/CLK            [1220.5 1220.5](ps)    200(ps)             
f1_kernel7_reg[5]/CLK            [1208 1208](ps)        200(ps)             
f1_kernel7_reg[6]/CLK            [1208 1208](ps)        200(ps)             
f1_kernel7_reg[7]/CLK            [1205 1205](ps)        200(ps)             
f1_kernel8_reg[0]/CLK            [1201.5 1201.5](ps)    200(ps)             
f1_kernel8_reg[1]/CLK            [1203.2 1203.2](ps)    200(ps)             
f1_kernel8_reg[2]/CLK            [1196.1 1196.1](ps)    200(ps)             
f1_kernel8_reg[3]/CLK            [1188.9 1188.9](ps)    200(ps)             
f1_kernel8_reg[4]/CLK            [1196.1 1196.1](ps)    200(ps)             
f1_kernel8_reg[5]/CLK            [954.4 954.4](ps)      200(ps)             
f1_kernel8_reg[6]/CLK            [1181.1 1181.1](ps)    200(ps)             
f1_kernel8_reg[7]/CLK            [1178.6 1178.6](ps)    200(ps)             
f1_kernel9_reg[0]/CLK            [1181.1 1181.1](ps)    200(ps)             
f1_kernel9_reg[1]/CLK            [1175.7 1175.7](ps)    200(ps)             
f1_kernel9_reg[2]/CLK            [1166.8 1166.8](ps)    200(ps)             
f1_kernel9_reg[3]/CLK            [1163.2 1163.2](ps)    200(ps)             
f1_kernel9_reg[4]/CLK            [1169.8 1169.8](ps)    200(ps)             
f1_kernel9_reg[5]/CLK            [1153.8 1153.8](ps)    200(ps)             
f1_kernel9_reg[6]/CLK            [1160.1 1160.1](ps)    200(ps)             
f1_kernel9_reg[7]/CLK            [1141 1141](ps)        200(ps)             
f1_sh_reg_reg[0]/CLK             [469.2 469.2](ps)      200(ps)             
f1_sh_reg_reg[1]/CLK             [468.9 468.9](ps)      200(ps)             
f2_af01_reg[0]/CLK               [1289.8 1289.8](ps)    200(ps)             
f2_af01_reg[10]/CLK              [1288.8 1288.8](ps)    200(ps)             
f2_af01_reg[11]/CLK              [1288.9 1288.9](ps)    200(ps)             
f2_af01_reg[12]/CLK              [1288.9 1288.9](ps)    200(ps)             
f2_af01_reg[13]/CLK              [1288.9 1288.9](ps)    200(ps)             
f2_af01_reg[14]/CLK              [1288.9 1288.9](ps)    200(ps)             
f2_af01_reg[15]/CLK              [1288.9 1288.9](ps)    200(ps)             
f2_af01_reg[1]/CLK               [1289.5 1289.5](ps)    200(ps)             
f2_af01_reg[2]/CLK               [1289.5 1289.5](ps)    200(ps)             
f2_af01_reg[3]/CLK               [1289.6 1289.6](ps)    200(ps)             
f2_af01_reg[4]/CLK               [1289.6 1289.6](ps)    200(ps)             
f2_af01_reg[5]/CLK               [1289.6 1289.6](ps)    200(ps)             
f2_af01_reg[6]/CLK               [1289.6 1289.6](ps)    200(ps)             
f2_af01_reg[7]/CLK               [1288.8 1288.8](ps)    200(ps)             
f2_af01_reg[8]/CLK               [1288.8 1288.8](ps)    200(ps)             
f2_af01_reg[9]/CLK               [1288.8 1288.8](ps)    200(ps)             
f2_af02_reg[0]/CLK               [1289.6 1289.6](ps)    200(ps)             
f2_af02_reg[10]/CLK              [1289 1289](ps)        200(ps)             
f2_af02_reg[11]/CLK              [1289 1289](ps)        200(ps)             
f2_af02_reg[12]/CLK              [1289 1289](ps)        200(ps)             
f2_af02_reg[13]/CLK              [1289 1289](ps)        200(ps)             
f2_af02_reg[14]/CLK              [1289 1289](ps)        200(ps)             
f2_af02_reg[15]/CLK              [1289 1289](ps)        200(ps)             
f2_af02_reg[1]/CLK               [1289.7 1289.7](ps)    200(ps)             
f2_af02_reg[2]/CLK               [1289.6 1289.6](ps)    200(ps)             
f2_af02_reg[3]/CLK               [1289.6 1289.6](ps)    200(ps)             
f2_af02_reg[4]/CLK               [1289.6 1289.6](ps)    200(ps)             
f2_af02_reg[5]/CLK               [1289.6 1289.6](ps)    200(ps)             
f2_af02_reg[6]/CLK               [1289.6 1289.6](ps)    200(ps)             
f2_af02_reg[7]/CLK               [1289.6 1289.6](ps)    200(ps)             
f2_af02_reg[8]/CLK               [1289 1289](ps)        200(ps)             
f2_af02_reg[9]/CLK               [1289 1289](ps)        200(ps)             
f2_af03_reg[0]/CLK               [1289.4 1289.4](ps)    200(ps)             
f2_af03_reg[10]/CLK              [1289.4 1289.4](ps)    200(ps)             
f2_af03_reg[11]/CLK              [1289.3 1289.3](ps)    200(ps)             
f2_af03_reg[12]/CLK              [1289.3 1289.3](ps)    200(ps)             
f2_af03_reg[13]/CLK              [1289.2 1289.2](ps)    200(ps)             
f2_af03_reg[14]/CLK              [1289.3 1289.3](ps)    200(ps)             
f2_af03_reg[15]/CLK              [1289.3 1289.3](ps)    200(ps)             
f2_af03_reg[1]/CLK               [1289.9 1289.9](ps)    200(ps)             
f2_af03_reg[2]/CLK               [1290 1290](ps)        200(ps)             
f2_af03_reg[3]/CLK               [1290 1290](ps)        200(ps)             
f2_af03_reg[4]/CLK               [1290.1 1290.1](ps)    200(ps)             
f2_af03_reg[5]/CLK               [1290.2 1290.2](ps)    200(ps)             
f2_af03_reg[6]/CLK               [1290.2 1290.2](ps)    200(ps)             
f2_af03_reg[7]/CLK               [1290.2 1290.2](ps)    200(ps)             
f2_af03_reg[8]/CLK               [1289.1 1289.1](ps)    200(ps)             
f2_af03_reg[9]/CLK               [1289.5 1289.5](ps)    200(ps)             
f2_af04_reg[0]/CLK               [1290 1290](ps)        200(ps)             
f2_af04_reg[10]/CLK              [1289.6 1289.6](ps)    200(ps)             
f2_af04_reg[11]/CLK              [1289.6 1289.6](ps)    200(ps)             
f2_af04_reg[12]/CLK              [1289.6 1289.6](ps)    200(ps)             
f2_af04_reg[13]/CLK              [1289.7 1289.7](ps)    200(ps)             
f2_af04_reg[14]/CLK              [1289.6 1289.6](ps)    200(ps)             
f2_af04_reg[15]/CLK              [1289.6 1289.6](ps)    200(ps)             
f2_af04_reg[1]/CLK               [1290 1290](ps)        200(ps)             
f2_af04_reg[2]/CLK               [1289.9 1289.9](ps)    200(ps)             
f2_af04_reg[3]/CLK               [1289.9 1289.9](ps)    200(ps)             
f2_af04_reg[4]/CLK               [1289.9 1289.9](ps)    200(ps)             
f2_af04_reg[5]/CLK               [1289.8 1289.8](ps)    200(ps)             
f2_af04_reg[6]/CLK               [1289.8 1289.8](ps)    200(ps)             
f2_af04_reg[7]/CLK               [1289.6 1289.6](ps)    200(ps)             
f2_af04_reg[8]/CLK               [1289.6 1289.6](ps)    200(ps)             
f2_af04_reg[9]/CLK               [1289.6 1289.6](ps)    200(ps)             
f2_af05_reg[0]/CLK               [1290 1290](ps)        200(ps)             
f2_af05_reg[10]/CLK              [1289.5 1289.5](ps)    200(ps)             
f2_af05_reg[11]/CLK              [1289.5 1289.5](ps)    200(ps)             
f2_af05_reg[12]/CLK              [1289.5 1289.5](ps)    200(ps)             
f2_af05_reg[13]/CLK              [1289.5 1289.5](ps)    200(ps)             
f2_af05_reg[14]/CLK              [1289.5 1289.5](ps)    200(ps)             
f2_af05_reg[15]/CLK              [1289.5 1289.5](ps)    200(ps)             
f2_af05_reg[1]/CLK               [1289.5 1289.5](ps)    200(ps)             
f2_af05_reg[2]/CLK               [1289.5 1289.5](ps)    200(ps)             
f2_af05_reg[3]/CLK               [1289.5 1289.5](ps)    200(ps)             
f2_af05_reg[4]/CLK               [1289.5 1289.5](ps)    200(ps)             
f2_af05_reg[5]/CLK               [1289.7 1289.7](ps)    200(ps)             
f2_af05_reg[6]/CLK               [1289.7 1289.7](ps)    200(ps)             
f2_af05_reg[7]/CLK               [1289.6 1289.6](ps)    200(ps)             
f2_af05_reg[8]/CLK               [1289.6 1289.6](ps)    200(ps)             
f2_af05_reg[9]/CLK               [1289.5 1289.5](ps)    200(ps)             
f2_af06_reg[0]/CLK               [1289.4 1289.4](ps)    200(ps)             
f2_af06_reg[10]/CLK              [1223.8 1223.8](ps)    200(ps)             
f2_af06_reg[11]/CLK              [1222.7 1222.7](ps)    200(ps)             
f2_af06_reg[12]/CLK              [1211.1 1211.1](ps)    200(ps)             
f2_af06_reg[13]/CLK              [1191.9 1191.9](ps)    200(ps)             
f2_af06_reg[14]/CLK              [1199.9 1199.9](ps)    200(ps)             
f2_af06_reg[15]/CLK              [1211.1 1211.1](ps)    200(ps)             
f2_af06_reg[1]/CLK               [1256.4 1256.4](ps)    200(ps)             
f2_af06_reg[2]/CLK               [1256.4 1256.4](ps)    200(ps)             
f2_af06_reg[3]/CLK               [1290 1290](ps)        200(ps)             
f2_af06_reg[4]/CLK               [1273.1 1273.1](ps)    200(ps)             
f2_af06_reg[5]/CLK               [1290.1 1290.1](ps)    200(ps)             
f2_af06_reg[6]/CLK               [1289.9 1289.9](ps)    200(ps)             
f2_af06_reg[7]/CLK               [1289.9 1289.9](ps)    200(ps)             
f2_af06_reg[8]/CLK               [1289.8 1289.8](ps)    200(ps)             
f2_af06_reg[9]/CLK               [1230.2 1230.2](ps)    200(ps)             
f2_af07_reg[0]/CLK               [1290 1290](ps)        200(ps)             
f2_af07_reg[10]/CLK              [1289.8 1289.8](ps)    200(ps)             
f2_af07_reg[11]/CLK              [1289.8 1289.8](ps)    200(ps)             
f2_af07_reg[12]/CLK              [1289.8 1289.8](ps)    200(ps)             
f2_af07_reg[13]/CLK              [1289.8 1289.8](ps)    200(ps)             
f2_af07_reg[14]/CLK              [1289.7 1289.7](ps)    200(ps)             
f2_af07_reg[15]/CLK              [1289.8 1289.8](ps)    200(ps)             
f2_af07_reg[1]/CLK               [1289.8 1289.8](ps)    200(ps)             
f2_af07_reg[2]/CLK               [1289.8 1289.8](ps)    200(ps)             
f2_af07_reg[3]/CLK               [1289.9 1289.9](ps)    200(ps)             
f2_af07_reg[4]/CLK               [1290 1290](ps)        200(ps)             
f2_af07_reg[5]/CLK               [1290 1290](ps)        200(ps)             
f2_af07_reg[6]/CLK               [1290 1290](ps)        200(ps)             
f2_af07_reg[7]/CLK               [1290 1290](ps)        200(ps)             
f2_af07_reg[8]/CLK               [1289.9 1289.9](ps)    200(ps)             
f2_af07_reg[9]/CLK               [1289.8 1289.8](ps)    200(ps)             
f2_af08_reg[0]/CLK               [1285.3 1285.3](ps)    200(ps)             
f2_af08_reg[10]/CLK              [1278.9 1278.9](ps)    200(ps)             
f2_af08_reg[11]/CLK              [1278.9 1278.9](ps)    200(ps)             
f2_af08_reg[12]/CLK              [1278.9 1278.9](ps)    200(ps)             
f2_af08_reg[13]/CLK              [1278.9 1278.9](ps)    200(ps)             
f2_af08_reg[14]/CLK              [1278.9 1278.9](ps)    200(ps)             
f2_af08_reg[15]/CLK              [1278.9 1278.9](ps)    200(ps)             
f2_af08_reg[1]/CLK               [1284.7 1284.7](ps)    200(ps)             
f2_af08_reg[2]/CLK               [1285.3 1285.3](ps)    200(ps)             
f2_af08_reg[3]/CLK               [1288.7 1288.7](ps)    200(ps)             
f2_af08_reg[4]/CLK               [1280.2 1280.2](ps)    200(ps)             
f2_af08_reg[5]/CLK               [1290.1 1290.1](ps)    200(ps)             
f2_af08_reg[6]/CLK               [1290.2 1290.2](ps)    200(ps)             
f2_af08_reg[7]/CLK               [1289.7 1289.7](ps)    200(ps)             
f2_af08_reg[8]/CLK               [1289.1 1289.1](ps)    200(ps)             
f2_af08_reg[9]/CLK               [1277.3 1277.3](ps)    200(ps)             
f2_af09_reg[0]/CLK               [1287 1287](ps)        200(ps)             
f2_af09_reg[10]/CLK              [1278.7 1278.7](ps)    200(ps)             
f2_af09_reg[11]/CLK              [1278.7 1278.7](ps)    200(ps)             
f2_af09_reg[12]/CLK              [1278.6 1278.6](ps)    200(ps)             
f2_af09_reg[13]/CLK              [1278.7 1278.7](ps)    200(ps)             
f2_af09_reg[14]/CLK              [1278.6 1278.6](ps)    200(ps)             
f2_af09_reg[15]/CLK              [1278.7 1278.7](ps)    200(ps)             
f2_af09_reg[1]/CLK               [1277.8 1277.8](ps)    200(ps)             
f2_af09_reg[2]/CLK               [1285.3 1285.3](ps)    200(ps)             
f2_af09_reg[3]/CLK               [1285 1285](ps)        200(ps)             
f2_af09_reg[4]/CLK               [1278.3 1278.3](ps)    200(ps)             
f2_af09_reg[5]/CLK               [1290.1 1290.1](ps)    200(ps)             
f2_af09_reg[6]/CLK               [1290.2 1290.2](ps)    200(ps)             
f2_af09_reg[7]/CLK               [1278.8 1278.8](ps)    200(ps)             
f2_af09_reg[8]/CLK               [1288.4 1288.4](ps)    200(ps)             
f2_af09_reg[9]/CLK               [1278.3 1278.3](ps)    200(ps)             
f2_af11_reg[0]/CLK               [1290.1 1290.1](ps)    200(ps)             
f2_af11_reg[10]/CLK              [1289.6 1289.6](ps)    200(ps)             
f2_af11_reg[11]/CLK              [1290.2 1290.2](ps)    200(ps)             
f2_af11_reg[12]/CLK              [1289.6 1289.6](ps)    200(ps)             
f2_af11_reg[13]/CLK              [1266.3 1266.3](ps)    200(ps)             
f2_af11_reg[14]/CLK              [1289.8 1289.8](ps)    200(ps)             
f2_af11_reg[15]/CLK              [1289.6 1289.6](ps)    200(ps)             
f2_af11_reg[1]/CLK               [1281.6 1281.6](ps)    200(ps)             
f2_af11_reg[2]/CLK               [1290.2 1290.2](ps)    200(ps)             
f2_af11_reg[3]/CLK               [1287.3 1287.3](ps)    200(ps)             
f2_af11_reg[4]/CLK               [1273.8 1273.8](ps)    200(ps)             
f2_af11_reg[5]/CLK               [1290.5 1290.5](ps)    200(ps)             
f2_af11_reg[6]/CLK               [1290.4 1290.4](ps)    200(ps)             
f2_af11_reg[7]/CLK               [1290.2 1290.2](ps)    200(ps)             
f2_af11_reg[8]/CLK               [1290.1 1290.1](ps)    200(ps)             
f2_af11_reg[9]/CLK               [1266.3 1266.3](ps)    200(ps)             
f2_af12_reg[0]/CLK               [1266.2 1266.2](ps)    200(ps)             
f2_af12_reg[10]/CLK              [1216.8 1216.8](ps)    200(ps)             
f2_af12_reg[11]/CLK              [1218.1 1218.1](ps)    200(ps)             
f2_af12_reg[12]/CLK              [1212.6 1212.6](ps)    200(ps)             
f2_af12_reg[13]/CLK              [1225.9 1225.9](ps)    200(ps)             
f2_af12_reg[14]/CLK              [1215.3 1215.3](ps)    200(ps)             
f2_af12_reg[15]/CLK              [1214.1 1214.1](ps)    200(ps)             
f2_af12_reg[1]/CLK               [1270 1270](ps)        200(ps)             
f2_af12_reg[2]/CLK               [1266.2 1266.2](ps)    200(ps)             
f2_af12_reg[3]/CLK               [1277.5 1277.5](ps)    200(ps)             
f2_af12_reg[4]/CLK               [1271.1 1271.1](ps)    200(ps)             
f2_af12_reg[5]/CLK               [1258 1258](ps)        200(ps)             
f2_af12_reg[6]/CLK               [1252.8 1252.8](ps)    200(ps)             
f2_af12_reg[7]/CLK               [1242.3 1242.3](ps)    200(ps)             
f2_af12_reg[8]/CLK               [1240.3 1240.3](ps)    200(ps)             
f2_af12_reg[9]/CLK               [1230.2 1230.2](ps)    200(ps)             
f2_af13_reg[0]/CLK               [954.4 954.4](ps)      200(ps)             
f2_af13_reg[10]/CLK              [954.4 954.4](ps)      200(ps)             
f2_af13_reg[11]/CLK              [969.2 969.2](ps)      200(ps)             
f2_af13_reg[12]/CLK              [945.3 945.3](ps)      200(ps)             
f2_af13_reg[13]/CLK              [958.9 958.9](ps)      200(ps)             
f2_af13_reg[14]/CLK              [954.4 954.4](ps)      200(ps)             
f2_af13_reg[15]/CLK              [954.4 954.4](ps)      200(ps)             
f2_af13_reg[1]/CLK               [1256.4 1256.4](ps)    200(ps)             
f2_af13_reg[2]/CLK               [954.4 954.4](ps)      200(ps)             
f2_af13_reg[3]/CLK               [954.4 954.4](ps)      200(ps)             
f2_af13_reg[4]/CLK               [954.4 954.4](ps)      200(ps)             
f2_af13_reg[5]/CLK               [1256.4 1256.4](ps)    200(ps)             
f2_af13_reg[6]/CLK               [954.4 954.4](ps)      200(ps)             
f2_af13_reg[7]/CLK               [954.4 954.4](ps)      200(ps)             
f2_af13_reg[8]/CLK               [954.4 954.4](ps)      200(ps)             
f2_af13_reg[9]/CLK               [954.4 954.4](ps)      200(ps)             
f2_af14_reg[0]/CLK               [1285.3 1285.3](ps)    200(ps)             
f2_af14_reg[10]/CLK              [1289.9 1289.9](ps)    200(ps)             
f2_af14_reg[11]/CLK              [1289.9 1289.9](ps)    200(ps)             
f2_af14_reg[12]/CLK              [1289.9 1289.9](ps)    200(ps)             
f2_af14_reg[13]/CLK              [1289.8 1289.8](ps)    200(ps)             
f2_af14_reg[14]/CLK              [1289.8 1289.8](ps)    200(ps)             
f2_af14_reg[15]/CLK              [1289.9 1289.9](ps)    200(ps)             
f2_af14_reg[1]/CLK               [1290 1290](ps)        200(ps)             
f2_af14_reg[2]/CLK               [1288.2 1288.2](ps)    200(ps)             
f2_af14_reg[3]/CLK               [1288.2 1288.2](ps)    200(ps)             
f2_af14_reg[4]/CLK               [1287.8 1287.8](ps)    200(ps)             
f2_af14_reg[5]/CLK               [1288.9 1288.9](ps)    200(ps)             
f2_af14_reg[6]/CLK               [1289.7 1289.7](ps)    200(ps)             
f2_af14_reg[7]/CLK               [1281.6 1281.6](ps)    200(ps)             
f2_af14_reg[8]/CLK               [1289.9 1289.9](ps)    200(ps)             
f2_af14_reg[9]/CLK               [1290.4 1290.4](ps)    200(ps)             
f2_af15_reg[0]/CLK               [1285.6 1285.6](ps)    200(ps)             
f2_af15_reg[10]/CLK              [1259.5 1259.5](ps)    200(ps)             
f2_af15_reg[11]/CLK              [1258 1258](ps)        200(ps)             
f2_af15_reg[12]/CLK              [1258 1258](ps)        200(ps)             
f2_af15_reg[13]/CLK              [1266.3 1266.3](ps)    200(ps)             
f2_af15_reg[14]/CLK              [1258 1258](ps)        200(ps)             
f2_af15_reg[15]/CLK              [1266.3 1266.3](ps)    200(ps)             
f2_af15_reg[1]/CLK               [1281.6 1281.6](ps)    200(ps)             
f2_af15_reg[2]/CLK               [1281.6 1281.6](ps)    200(ps)             
f2_af15_reg[3]/CLK               [1276.5 1276.5](ps)    200(ps)             
f2_af15_reg[4]/CLK               [1275.2 1275.2](ps)    200(ps)             
f2_af15_reg[5]/CLK               [1274.5 1274.5](ps)    200(ps)             
f2_af15_reg[6]/CLK               [1274.5 1274.5](ps)    200(ps)             
f2_af15_reg[7]/CLK               [1267.6 1267.6](ps)    200(ps)             
f2_af15_reg[8]/CLK               [1264.7 1264.7](ps)    200(ps)             
f2_af15_reg[9]/CLK               [1262.2 1262.2](ps)    200(ps)             
f2_af16_reg[0]/CLK               [1278.7 1278.7](ps)    200(ps)             
f2_af16_reg[10]/CLK              [954.4 954.4](ps)      200(ps)             
f2_af16_reg[11]/CLK              [964.4 964.4](ps)      200(ps)             
f2_af16_reg[12]/CLK              [938.6 938.6](ps)      200(ps)             
f2_af16_reg[13]/CLK              [916.7 916.7](ps)      200(ps)             
f2_af16_reg[14]/CLK              [928.2 928.2](ps)      200(ps)             
f2_af16_reg[15]/CLK              [954.4 954.4](ps)      200(ps)             
f2_af16_reg[1]/CLK               [1278.7 1278.7](ps)    200(ps)             
f2_af16_reg[2]/CLK               [1278.7 1278.7](ps)    200(ps)             
f2_af16_reg[3]/CLK               [1278.8 1278.8](ps)    200(ps)             
f2_af16_reg[4]/CLK               [1278.8 1278.8](ps)    200(ps)             
f2_af16_reg[5]/CLK               [1278.8 1278.8](ps)    200(ps)             
f2_af16_reg[6]/CLK               [1278.8 1278.8](ps)    200(ps)             
f2_af16_reg[7]/CLK               [954.4 954.4](ps)      200(ps)             
f2_af16_reg[8]/CLK               [954.4 954.4](ps)      200(ps)             
f2_af16_reg[9]/CLK               [954.4 954.4](ps)      200(ps)             
f2_af17_reg[0]/CLK               [1277.8 1277.8](ps)    200(ps)             
f2_af17_reg[10]/CLK              [1278.4 1278.4](ps)    200(ps)             
f2_af17_reg[11]/CLK              [1278.5 1278.5](ps)    200(ps)             
f2_af17_reg[12]/CLK              [1278.5 1278.5](ps)    200(ps)             
f2_af17_reg[13]/CLK              [1278.6 1278.6](ps)    200(ps)             
f2_af17_reg[14]/CLK              [1278.5 1278.5](ps)    200(ps)             
f2_af17_reg[15]/CLK              [1278.4 1278.4](ps)    200(ps)             
f2_af17_reg[1]/CLK               [1277.8 1277.8](ps)    200(ps)             
f2_af17_reg[2]/CLK               [1277.8 1277.8](ps)    200(ps)             
f2_af17_reg[3]/CLK               [1278 1278](ps)        200(ps)             
f2_af17_reg[4]/CLK               [1277.9 1277.9](ps)    200(ps)             
f2_af17_reg[5]/CLK               [1277.9 1277.9](ps)    200(ps)             
f2_af17_reg[6]/CLK               [1278 1278](ps)        200(ps)             
f2_af17_reg[7]/CLK               [1278.1 1278.1](ps)    200(ps)             
f2_af17_reg[8]/CLK               [1278.3 1278.3](ps)    200(ps)             
f2_af17_reg[9]/CLK               [1278.3 1278.3](ps)    200(ps)             
f2_af18_reg[0]/CLK               [1278.2 1278.2](ps)    200(ps)             
f2_af18_reg[10]/CLK              [1278.7 1278.7](ps)    200(ps)             
f2_af18_reg[11]/CLK              [1279 1279](ps)        200(ps)             
f2_af18_reg[12]/CLK              [1279 1279](ps)        200(ps)             
f2_af18_reg[13]/CLK              [1279 1279](ps)        200(ps)             
f2_af18_reg[14]/CLK              [1279 1279](ps)        200(ps)             
f2_af18_reg[15]/CLK              [1279 1279](ps)        200(ps)             
f2_af18_reg[1]/CLK               [1278.9 1278.9](ps)    200(ps)             
f2_af18_reg[2]/CLK               [1278.9 1278.9](ps)    200(ps)             
f2_af18_reg[3]/CLK               [1279 1279](ps)        200(ps)             
f2_af18_reg[4]/CLK               [1278.8 1278.8](ps)    200(ps)             
f2_af18_reg[5]/CLK               [1278.7 1278.7](ps)    200(ps)             
f2_af18_reg[6]/CLK               [1256.4 1256.4](ps)    200(ps)             
f2_af18_reg[7]/CLK               [1278.7 1278.7](ps)    200(ps)             
f2_af18_reg[8]/CLK               [1278.7 1278.7](ps)    200(ps)             
f2_af18_reg[9]/CLK               [635.1 635.1](ps)      200(ps)             
f2_af19_reg[0]/CLK               [1278.7 1278.7](ps)    200(ps)             
f2_af19_reg[10]/CLK              [652.4 652.4](ps)      200(ps)             
f2_af19_reg[11]/CLK              [660.1 660.1](ps)      200(ps)             
f2_af19_reg[12]/CLK              [635.1 635.1](ps)      200(ps)             
f2_af19_reg[13]/CLK              [675.2 675.2](ps)      200(ps)             
f2_af19_reg[14]/CLK              [682.4 682.4](ps)      200(ps)             
f2_af19_reg[15]/CLK              [635.1 635.1](ps)      200(ps)             
f2_af19_reg[1]/CLK               [1278.7 1278.7](ps)    200(ps)             
f2_af19_reg[2]/CLK               [635.1 635.1](ps)      200(ps)             
f2_af19_reg[3]/CLK               [635.1 635.1](ps)      200(ps)             
f2_af19_reg[4]/CLK               [635.1 635.1](ps)      200(ps)             
f2_af19_reg[5]/CLK               [1278.7 1278.7](ps)    200(ps)             
f2_af19_reg[6]/CLK               [1278.8 1278.8](ps)    200(ps)             
f2_af19_reg[7]/CLK               [1278.8 1278.8](ps)    200(ps)             
f2_af19_reg[8]/CLK               [635.1 635.1](ps)      200(ps)             
f2_af19_reg[9]/CLK               [635.1 635.1](ps)      200(ps)             
f2_af21_reg[0]/CLK               [469.5 469.5](ps)      200(ps)             
f2_af21_reg[10]/CLK              [468.7 468.7](ps)      200(ps)             
f2_af21_reg[11]/CLK              [468.7 468.7](ps)      200(ps)             
f2_af21_reg[12]/CLK              [468.7 468.7](ps)      200(ps)             
f2_af21_reg[13]/CLK              [468.7 468.7](ps)      200(ps)             
f2_af21_reg[14]/CLK              [468.7 468.7](ps)      200(ps)             
f2_af21_reg[15]/CLK              [468.7 468.7](ps)      200(ps)             
f2_af21_reg[1]/CLK               [469.3 469.3](ps)      200(ps)             
f2_af21_reg[2]/CLK               [469.3 469.3](ps)      200(ps)             
f2_af21_reg[3]/CLK               [469.4 469.4](ps)      200(ps)             
f2_af21_reg[4]/CLK               [469.1 469.1](ps)      200(ps)             
f2_af21_reg[5]/CLK               [469.1 469.1](ps)      200(ps)             
f2_af21_reg[6]/CLK               [469 469](ps)          200(ps)             
f2_af21_reg[7]/CLK               [468.8 468.8](ps)      200(ps)             
f2_af21_reg[8]/CLK               [468.9 468.9](ps)      200(ps)             
f2_af21_reg[9]/CLK               [468.7 468.7](ps)      200(ps)             
f2_af22_reg[0]/CLK               [469.7 469.7](ps)      200(ps)             
f2_af22_reg[10]/CLK              [468.7 468.7](ps)      200(ps)             
f2_af22_reg[11]/CLK              [468.7 468.7](ps)      200(ps)             
f2_af22_reg[12]/CLK              [468.7 468.7](ps)      200(ps)             
f2_af22_reg[13]/CLK              [468.7 468.7](ps)      200(ps)             
f2_af22_reg[14]/CLK              [468.7 468.7](ps)      200(ps)             
f2_af22_reg[15]/CLK              [468.7 468.7](ps)      200(ps)             
f2_af22_reg[1]/CLK               [469.3 469.3](ps)      200(ps)             
f2_af22_reg[2]/CLK               [469.3 469.3](ps)      200(ps)             
f2_af22_reg[3]/CLK               [469.6 469.6](ps)      200(ps)             
f2_af22_reg[4]/CLK               [469.3 469.3](ps)      200(ps)             
f2_af22_reg[5]/CLK               [469.2 469.2](ps)      200(ps)             
f2_af22_reg[6]/CLK               [469.3 469.3](ps)      200(ps)             
f2_af22_reg[7]/CLK               [469.2 469.2](ps)      200(ps)             
f2_af22_reg[8]/CLK               [469 469](ps)          200(ps)             
f2_af22_reg[9]/CLK               [468.7 468.7](ps)      200(ps)             
f2_af23_reg[0]/CLK               [469.1 469.1](ps)      200(ps)             
f2_af23_reg[10]/CLK              [1289.8 1289.8](ps)    200(ps)             
f2_af23_reg[11]/CLK              [1289.8 1289.8](ps)    200(ps)             
f2_af23_reg[12]/CLK              [1289.8 1289.8](ps)    200(ps)             
f2_af23_reg[13]/CLK              [1289.8 1289.8](ps)    200(ps)             
f2_af23_reg[14]/CLK              [1289.8 1289.8](ps)    200(ps)             
f2_af23_reg[15]/CLK              [1289.8 1289.8](ps)    200(ps)             
f2_af23_reg[1]/CLK               [470 470](ps)          200(ps)             
f2_af23_reg[2]/CLK               [469.7 469.7](ps)      200(ps)             
f2_af23_reg[3]/CLK               [469.9 469.9](ps)      200(ps)             
f2_af23_reg[4]/CLK               [470 470](ps)          200(ps)             
f2_af23_reg[5]/CLK               [470 470](ps)          200(ps)             
f2_af23_reg[6]/CLK               [470 470](ps)          200(ps)             
f2_af23_reg[7]/CLK               [468.6 468.6](ps)      200(ps)             
f2_af23_reg[8]/CLK               [468.6 468.6](ps)      200(ps)             
f2_af23_reg[9]/CLK               [1289.8 1289.8](ps)    200(ps)             
f2_af24_reg[0]/CLK               [470 470](ps)          200(ps)             
f2_af24_reg[10]/CLK              [469.6 469.6](ps)      200(ps)             
f2_af24_reg[11]/CLK              [469.2 469.2](ps)      200(ps)             
f2_af24_reg[12]/CLK              [469.3 469.3](ps)      200(ps)             
f2_af24_reg[13]/CLK              [469.2 469.2](ps)      200(ps)             
f2_af24_reg[14]/CLK              [469.2 469.2](ps)      200(ps)             
f2_af24_reg[15]/CLK              [469.7 469.7](ps)      200(ps)             
f2_af24_reg[1]/CLK               [470 470](ps)          200(ps)             
f2_af24_reg[2]/CLK               [470 470](ps)          200(ps)             
f2_af24_reg[3]/CLK               [470 470](ps)          200(ps)             
f2_af24_reg[4]/CLK               [470 470](ps)          200(ps)             
f2_af24_reg[5]/CLK               [469.9 469.9](ps)      200(ps)             
f2_af24_reg[6]/CLK               [469.9 469.9](ps)      200(ps)             
f2_af24_reg[7]/CLK               [469.8 469.8](ps)      200(ps)             
f2_af24_reg[8]/CLK               [469.8 469.8](ps)      200(ps)             
f2_af24_reg[9]/CLK               [469.8 469.8](ps)      200(ps)             
f2_af25_reg[0]/CLK               [469.7 469.7](ps)      200(ps)             
f2_af25_reg[10]/CLK              [469 469](ps)          200(ps)             
f2_af25_reg[11]/CLK              [468.8 468.8](ps)      200(ps)             
f2_af25_reg[12]/CLK              [468.8 468.8](ps)      200(ps)             
f2_af25_reg[13]/CLK              [468.8 468.8](ps)      200(ps)             
f2_af25_reg[14]/CLK              [468.8 468.8](ps)      200(ps)             
f2_af25_reg[15]/CLK              [468.9 468.9](ps)      200(ps)             
f2_af25_reg[1]/CLK               [469.3 469.3](ps)      200(ps)             
f2_af25_reg[2]/CLK               [469.3 469.3](ps)      200(ps)             
f2_af25_reg[3]/CLK               [469.5 469.5](ps)      200(ps)             
f2_af25_reg[4]/CLK               [469.3 469.3](ps)      200(ps)             
f2_af25_reg[5]/CLK               [469.2 469.2](ps)      200(ps)             
f2_af25_reg[6]/CLK               [469.1 469.1](ps)      200(ps)             
f2_af25_reg[7]/CLK               [469.1 469.1](ps)      200(ps)             
f2_af25_reg[8]/CLK               [469.1 469.1](ps)      200(ps)             
f2_af25_reg[9]/CLK               [468.9 468.9](ps)      200(ps)             
f2_af26_reg[0]/CLK               [470 470](ps)          200(ps)             
f2_af26_reg[10]/CLK              [428.1 428.1](ps)      200(ps)             
f2_af26_reg[11]/CLK              [425.6 425.6](ps)      200(ps)             
f2_af26_reg[12]/CLK              [407 407](ps)          200(ps)             
f2_af26_reg[13]/CLK              [410.8 410.8](ps)      200(ps)             
f2_af26_reg[14]/CLK              [402.7 402.7](ps)      200(ps)             
f2_af26_reg[15]/CLK              [416 416](ps)          200(ps)             
f2_af26_reg[1]/CLK               [425.1 425.1](ps)      200(ps)             
f2_af26_reg[2]/CLK               [420.9 420.9](ps)      200(ps)             
f2_af26_reg[3]/CLK               [470 470](ps)          200(ps)             
f2_af26_reg[4]/CLK               [469.3 469.3](ps)      200(ps)             
f2_af26_reg[5]/CLK               [469.5 469.5](ps)      200(ps)             
f2_af26_reg[6]/CLK               [424.8 424.8](ps)      200(ps)             
f2_af26_reg[7]/CLK               [469.5 469.5](ps)      200(ps)             
f2_af26_reg[8]/CLK               [469.4 469.4](ps)      200(ps)             
f2_af26_reg[9]/CLK               [424.8 424.8](ps)      200(ps)             
f2_af27_reg[0]/CLK               [469.9 469.9](ps)      200(ps)             
f2_af27_reg[10]/CLK              [469.1 469.1](ps)      200(ps)             
f2_af27_reg[11]/CLK              [469 469](ps)          200(ps)             
f2_af27_reg[12]/CLK              [469 469](ps)          200(ps)             
f2_af27_reg[13]/CLK              [469 469](ps)          200(ps)             
f2_af27_reg[14]/CLK              [469 469](ps)          200(ps)             
f2_af27_reg[15]/CLK              [469.1 469.1](ps)      200(ps)             
f2_af27_reg[1]/CLK               [469.7 469.7](ps)      200(ps)             
f2_af27_reg[2]/CLK               [469.6 469.6](ps)      200(ps)             
f2_af27_reg[3]/CLK               [469.5 469.5](ps)      200(ps)             
f2_af27_reg[4]/CLK               [469.5 469.5](ps)      200(ps)             
f2_af27_reg[5]/CLK               [469.4 469.4](ps)      200(ps)             
f2_af27_reg[6]/CLK               [469.3 469.3](ps)      200(ps)             
f2_af27_reg[7]/CLK               [469.3 469.3](ps)      200(ps)             
f2_af27_reg[8]/CLK               [469.2 469.2](ps)      200(ps)             
f2_af27_reg[9]/CLK               [469.1 469.1](ps)      200(ps)             
f2_af28_reg[0]/CLK               [469.8 469.8](ps)      200(ps)             
f2_af28_reg[10]/CLK              [469.2 469.2](ps)      200(ps)             
f2_af28_reg[11]/CLK              [469.2 469.2](ps)      200(ps)             
f2_af28_reg[12]/CLK              [469.2 469.2](ps)      200(ps)             
f2_af28_reg[13]/CLK              [469.2 469.2](ps)      200(ps)             
f2_af28_reg[14]/CLK              [469.2 469.2](ps)      200(ps)             
f2_af28_reg[15]/CLK              [469.2 469.2](ps)      200(ps)             
f2_af28_reg[1]/CLK               [424.8 424.8](ps)      200(ps)             
f2_af28_reg[2]/CLK               [424.8 424.8](ps)      200(ps)             
f2_af28_reg[3]/CLK               [469.6 469.6](ps)      200(ps)             
f2_af28_reg[4]/CLK               [469.3 469.3](ps)      200(ps)             
f2_af28_reg[5]/CLK               [469.4 469.4](ps)      200(ps)             
f2_af28_reg[6]/CLK               [469.3 469.3](ps)      200(ps)             
f2_af28_reg[7]/CLK               [469.5 469.5](ps)      200(ps)             
f2_af28_reg[8]/CLK               [469.4 469.4](ps)      200(ps)             
f2_af28_reg[9]/CLK               [469.2 469.2](ps)      200(ps)             
f2_af29_reg[0]/CLK               [469.5 469.5](ps)      200(ps)             
f2_af29_reg[10]/CLK              [424.6 424.6](ps)      200(ps)             
f2_af29_reg[11]/CLK              [469.2 469.2](ps)      200(ps)             
f2_af29_reg[12]/CLK              [424.6 424.6](ps)      200(ps)             
f2_af29_reg[13]/CLK              [424.6 424.6](ps)      200(ps)             
f2_af29_reg[14]/CLK              [424.6 424.6](ps)      200(ps)             
f2_af29_reg[15]/CLK              [424.6 424.6](ps)      200(ps)             
f2_af29_reg[1]/CLK               [424.8 424.8](ps)      200(ps)             
f2_af29_reg[2]/CLK               [424.7 424.7](ps)      200(ps)             
f2_af29_reg[3]/CLK               [469.3 469.3](ps)      200(ps)             
f2_af29_reg[4]/CLK               [469.3 469.3](ps)      200(ps)             
f2_af29_reg[5]/CLK               [469.4 469.4](ps)      200(ps)             
f2_af29_reg[6]/CLK               [469.3 469.3](ps)      200(ps)             
f2_af29_reg[7]/CLK               [469.4 469.4](ps)      200(ps)             
f2_af29_reg[8]/CLK               [469.4 469.4](ps)      200(ps)             
f2_af29_reg[9]/CLK               [469.2 469.2](ps)      200(ps)             
f2_af31_reg[0]/CLK               [468.6 468.6](ps)      200(ps)             
f2_af31_reg[10]/CLK              [1289.7 1289.7](ps)    200(ps)             
f2_af31_reg[11]/CLK              [1289.7 1289.7](ps)    200(ps)             
f2_af31_reg[12]/CLK              [1289.7 1289.7](ps)    200(ps)             
f2_af31_reg[13]/CLK              [1289.7 1289.7](ps)    200(ps)             
f2_af31_reg[14]/CLK              [1289.7 1289.7](ps)    200(ps)             
f2_af31_reg[15]/CLK              [1289.7 1289.7](ps)    200(ps)             
f2_af31_reg[1]/CLK               [468.6 468.6](ps)      200(ps)             
f2_af31_reg[2]/CLK               [468.6 468.6](ps)      200(ps)             
f2_af31_reg[3]/CLK               [455.5 455.5](ps)      200(ps)             
f2_af31_reg[4]/CLK               [453 453](ps)          200(ps)             
f2_af31_reg[5]/CLK               [425.4 425.4](ps)      200(ps)             
f2_af31_reg[6]/CLK               [468.1 468.1](ps)      200(ps)             
f2_af31_reg[7]/CLK               [468.6 468.6](ps)      200(ps)             
f2_af31_reg[8]/CLK               [468.6 468.6](ps)      200(ps)             
f2_af31_reg[9]/CLK               [468.6 468.6](ps)      200(ps)             
f2_af32_reg[0]/CLK               [1289.7 1289.7](ps)    200(ps)             
f2_af32_reg[10]/CLK              [1289.7 1289.7](ps)    200(ps)             
f2_af32_reg[11]/CLK              [1289.7 1289.7](ps)    200(ps)             
f2_af32_reg[12]/CLK              [1289.7 1289.7](ps)    200(ps)             
f2_af32_reg[13]/CLK              [1289.7 1289.7](ps)    200(ps)             
f2_af32_reg[14]/CLK              [1289.7 1289.7](ps)    200(ps)             
f2_af32_reg[15]/CLK              [1289.7 1289.7](ps)    200(ps)             
f2_af32_reg[1]/CLK               [1289.7 1289.7](ps)    200(ps)             
f2_af32_reg[2]/CLK               [1289.7 1289.7](ps)    200(ps)             
f2_af32_reg[3]/CLK               [455.5 455.5](ps)      200(ps)             
f2_af32_reg[4]/CLK               [455.5 455.5](ps)      200(ps)             
f2_af32_reg[5]/CLK               [455.5 455.5](ps)      200(ps)             
f2_af32_reg[6]/CLK               [455.5 455.5](ps)      200(ps)             
f2_af32_reg[7]/CLK               [1289.7 1289.7](ps)    200(ps)             
f2_af32_reg[8]/CLK               [1289.7 1289.7](ps)    200(ps)             
f2_af32_reg[9]/CLK               [1289.7 1289.7](ps)    200(ps)             
f2_af33_reg[0]/CLK               [440.3 440.3](ps)      200(ps)             
f2_af33_reg[10]/CLK              [635.1 635.1](ps)      200(ps)             
f2_af33_reg[11]/CLK              [635.1 635.1](ps)      200(ps)             
f2_af33_reg[12]/CLK              [635.1 635.1](ps)      200(ps)             
f2_af33_reg[13]/CLK              [635.1 635.1](ps)      200(ps)             
f2_af33_reg[14]/CLK              [635.1 635.1](ps)      200(ps)             
f2_af33_reg[15]/CLK              [635.1 635.1](ps)      200(ps)             
f2_af33_reg[1]/CLK               [1278.8 1278.8](ps)    200(ps)             
f2_af33_reg[2]/CLK               [1278.8 1278.8](ps)    200(ps)             
f2_af33_reg[3]/CLK               [441.9 441.9](ps)      200(ps)             
f2_af33_reg[4]/CLK               [440.3 440.3](ps)      200(ps)             
f2_af33_reg[5]/CLK               [436.3 436.3](ps)      200(ps)             
f2_af33_reg[6]/CLK               [438.6 438.6](ps)      200(ps)             
f2_af33_reg[7]/CLK               [1278.8 1278.8](ps)    200(ps)             
f2_af33_reg[8]/CLK               [1279 1279](ps)        200(ps)             
f2_af33_reg[9]/CLK               [1279 1279](ps)        200(ps)             
f2_af34_reg[0]/CLK               [468.6 468.6](ps)      200(ps)             
f2_af34_reg[10]/CLK              [469.5 469.5](ps)      200(ps)             
f2_af34_reg[11]/CLK              [469.6 469.6](ps)      200(ps)             
f2_af34_reg[12]/CLK              [469.7 469.7](ps)      200(ps)             
f2_af34_reg[13]/CLK              [470 470](ps)          200(ps)             
f2_af34_reg[14]/CLK              [470 470](ps)          200(ps)             
f2_af34_reg[15]/CLK              [470 470](ps)          200(ps)             
f2_af34_reg[1]/CLK               [468.6 468.6](ps)      200(ps)             
f2_af34_reg[2]/CLK               [468.6 468.6](ps)      200(ps)             
f2_af34_reg[3]/CLK               [455.5 455.5](ps)      200(ps)             
f2_af34_reg[4]/CLK               [447.4 447.4](ps)      200(ps)             
f2_af34_reg[5]/CLK               [444 444](ps)          200(ps)             
f2_af34_reg[6]/CLK               [425.4 425.4](ps)      200(ps)             
f2_af34_reg[7]/CLK               [468.5 468.5](ps)      200(ps)             
f2_af34_reg[8]/CLK               [469 469](ps)          200(ps)             
f2_af34_reg[9]/CLK               [469.2 469.2](ps)      200(ps)             
f2_af35_reg[0]/CLK               [460.8 460.8](ps)      200(ps)             
f2_af35_reg[10]/CLK              [465.5 465.5](ps)      200(ps)             
f2_af35_reg[11]/CLK              [466.1 466.1](ps)      200(ps)             
f2_af35_reg[12]/CLK              [467 467](ps)          200(ps)             
f2_af35_reg[13]/CLK              [467.5 467.5](ps)      200(ps)             
f2_af35_reg[14]/CLK              [468.6 468.6](ps)      200(ps)             
f2_af35_reg[15]/CLK              [466.6 466.6](ps)      200(ps)             
f2_af35_reg[1]/CLK               [458.3 458.3](ps)      200(ps)             
f2_af35_reg[2]/CLK               [459.2 459.2](ps)      200(ps)             
f2_af35_reg[3]/CLK               [455.5 455.5](ps)      200(ps)             
f2_af35_reg[4]/CLK               [451.6 451.6](ps)      200(ps)             
f2_af35_reg[5]/CLK               [448.9 448.9](ps)      200(ps)             
f2_af35_reg[6]/CLK               [456.5 456.5](ps)      200(ps)             
f2_af35_reg[7]/CLK               [461.7 461.7](ps)      200(ps)             
f2_af35_reg[8]/CLK               [463.2 463.2](ps)      200(ps)             
f2_af35_reg[9]/CLK               [464.4 464.4](ps)      200(ps)             
f2_af36_reg[0]/CLK               [371.3 371.3](ps)      200(ps)             
f2_af36_reg[10]/CLK              [327.5 327.5](ps)      200(ps)             
f2_af36_reg[11]/CLK              [303.1 303.1](ps)      200(ps)             
f2_af36_reg[12]/CLK              [293.7 293.7](ps)      200(ps)             
f2_af36_reg[13]/CLK              [318.2 318.2](ps)      200(ps)             
f2_af36_reg[14]/CLK              [289.4 289.4](ps)      200(ps)             
f2_af36_reg[15]/CLK              [310.7 310.7](ps)      200(ps)             
f2_af36_reg[1]/CLK               [371.3 371.3](ps)      200(ps)             
f2_af36_reg[2]/CLK               [371.3 371.3](ps)      200(ps)             
f2_af36_reg[3]/CLK               [371.3 371.3](ps)      200(ps)             
f2_af36_reg[4]/CLK               [432.5 432.5](ps)      200(ps)             
f2_af36_reg[5]/CLK               [381.6 381.6](ps)      200(ps)             
f2_af36_reg[6]/CLK               [374.9 374.9](ps)      200(ps)             
f2_af36_reg[7]/CLK               [359.9 359.9](ps)      200(ps)             
f2_af36_reg[8]/CLK               [351.8 351.8](ps)      200(ps)             
f2_af36_reg[9]/CLK               [332.9 332.9](ps)      200(ps)             
f2_af37_reg[0]/CLK               [424.9 424.9](ps)      200(ps)             
f2_af37_reg[10]/CLK              [424.6 424.6](ps)      200(ps)             
f2_af37_reg[11]/CLK              [424.6 424.6](ps)      200(ps)             
f2_af37_reg[12]/CLK              [424.6 424.6](ps)      200(ps)             
f2_af37_reg[13]/CLK              [424.6 424.6](ps)      200(ps)             
f2_af37_reg[14]/CLK              [424.6 424.6](ps)      200(ps)             
f2_af37_reg[15]/CLK              [424.6 424.6](ps)      200(ps)             
f2_af37_reg[1]/CLK               [425 425](ps)          200(ps)             
f2_af37_reg[2]/CLK               [425.2 425.2](ps)      200(ps)             
f2_af37_reg[3]/CLK               [425.2 425.2](ps)      200(ps)             
f2_af37_reg[4]/CLK               [425.4 425.4](ps)      200(ps)             
f2_af37_reg[5]/CLK               [425.4 425.4](ps)      200(ps)             
f2_af37_reg[6]/CLK               [423.3 423.3](ps)      200(ps)             
f2_af37_reg[7]/CLK               [424.8 424.8](ps)      200(ps)             
f2_af37_reg[8]/CLK               [424.7 424.7](ps)      200(ps)             
f2_af37_reg[9]/CLK               [424.7 424.7](ps)      200(ps)             
f2_af38_reg[0]/CLK               [426.9 426.9](ps)      200(ps)             
f2_af38_reg[10]/CLK              [417.7 417.7](ps)      200(ps)             
f2_af38_reg[11]/CLK              [412.8 412.8](ps)      200(ps)             
f2_af38_reg[12]/CLK              [412.8 412.8](ps)      200(ps)             
f2_af38_reg[13]/CLK              [412.7 412.7](ps)      200(ps)             
f2_af38_reg[14]/CLK              [412.7 412.7](ps)      200(ps)             
f2_af38_reg[15]/CLK              [412.7 412.7](ps)      200(ps)             
f2_af38_reg[1]/CLK               [381.6 381.6](ps)      200(ps)             
f2_af38_reg[2]/CLK               [381.6 381.6](ps)      200(ps)             
f2_af38_reg[3]/CLK               [435.7 435.7](ps)      200(ps)             
f2_af38_reg[4]/CLK               [429.4 429.4](ps)      200(ps)             
f2_af38_reg[5]/CLK               [378.5 378.5](ps)      200(ps)             
f2_af38_reg[6]/CLK               [424.5 424.5](ps)      200(ps)             
f2_af38_reg[7]/CLK               [388.7 388.7](ps)      200(ps)             
f2_af38_reg[8]/CLK               [391.9 391.9](ps)      200(ps)             
f2_af38_reg[9]/CLK               [397.4 397.4](ps)      200(ps)             
f2_af39_reg[0]/CLK               [343 343](ps)          200(ps)             
f2_af39_reg[10]/CLK              [299.1 299.1](ps)      200(ps)             
f2_af39_reg[11]/CLK              [316.5 316.5](ps)      200(ps)             
f2_af39_reg[12]/CLK              [284.5 284.5](ps)      200(ps)             
f2_af39_reg[13]/CLK              [274.6 274.6](ps)      200(ps)             
f2_af39_reg[14]/CLK              [299.1 299.1](ps)      200(ps)             
f2_af39_reg[15]/CLK              [299.1 299.1](ps)      200(ps)             
f2_af39_reg[1]/CLK               [347.3 347.3](ps)      200(ps)             
f2_af39_reg[2]/CLK               [367.7 367.7](ps)      200(ps)             
f2_af39_reg[3]/CLK               [433.9 433.9](ps)      200(ps)             
f2_af39_reg[4]/CLK               [430.5 430.5](ps)      200(ps)             
f2_af39_reg[5]/CLK               [371.3 371.3](ps)      200(ps)             
f2_af39_reg[6]/CLK               [425.5 425.5](ps)      200(ps)             
f2_af39_reg[7]/CLK               [363.8 363.8](ps)      200(ps)             
f2_af39_reg[8]/CLK               [385.4 385.4](ps)      200(ps)             
f2_af39_reg[9]/CLK               [316.5 316.5](ps)      200(ps)             
f2_sh_reg_reg[0]/CLK             [469.2 469.2](ps)      200(ps)             
f2_sh_reg_reg[1]/CLK             [468.9 468.9](ps)      200(ps)             
f3_sum0_ff_reg[0]/CLK            [1290.2 1290.2](ps)    200(ps)             
f3_sum0_ff_reg[10]/CLK           [1290.2 1290.2](ps)    200(ps)             
f3_sum0_ff_reg[11]/CLK           [1289.7 1289.7](ps)    200(ps)             
f3_sum0_ff_reg[12]/CLK           [1290.2 1290.2](ps)    200(ps)             
f3_sum0_ff_reg[13]/CLK           [1289.6 1289.6](ps)    200(ps)             
f3_sum0_ff_reg[14]/CLK           [1289.6 1289.6](ps)    200(ps)             
f3_sum0_ff_reg[15]/CLK           [1289.7 1289.7](ps)    200(ps)             
f3_sum0_ff_reg[16]/CLK           [1289.6 1289.6](ps)    200(ps)             
f3_sum0_ff_reg[17]/CLK           [1289.8 1289.8](ps)    200(ps)             
f3_sum0_ff_reg[18]/CLK           [1289.7 1289.7](ps)    200(ps)             
f3_sum0_ff_reg[1]/CLK            [1290.3 1290.3](ps)    200(ps)             
f3_sum0_ff_reg[2]/CLK            [1290.4 1290.4](ps)    200(ps)             
f3_sum0_ff_reg[3]/CLK            [1290.2 1290.2](ps)    200(ps)             
f3_sum0_ff_reg[4]/CLK            [1290.3 1290.3](ps)    200(ps)             
f3_sum0_ff_reg[5]/CLK            [1290.3 1290.3](ps)    200(ps)             
f3_sum0_ff_reg[6]/CLK            [1290.2 1290.2](ps)    200(ps)             
f3_sum0_ff_reg[7]/CLK            [1290.2 1290.2](ps)    200(ps)             
f3_sum0_ff_reg[8]/CLK            [1290.2 1290.2](ps)    200(ps)             
f3_sum0_ff_reg[9]/CLK            [1290.2 1290.2](ps)    200(ps)             
f3_sum1_ff_reg[0]/CLK            [1286.5 1286.5](ps)    200(ps)             
f3_sum1_ff_reg[10]/CLK           [1279.2 1279.2](ps)    200(ps)             
f3_sum1_ff_reg[11]/CLK           [1277.3 1277.3](ps)    200(ps)             
f3_sum1_ff_reg[12]/CLK           [1277.6 1277.6](ps)    200(ps)             
f3_sum1_ff_reg[13]/CLK           [1277.4 1277.4](ps)    200(ps)             
f3_sum1_ff_reg[14]/CLK           [1277.6 1277.6](ps)    200(ps)             
f3_sum1_ff_reg[15]/CLK           [1277.5 1277.5](ps)    200(ps)             
f3_sum1_ff_reg[16]/CLK           [1277.7 1277.7](ps)    200(ps)             
f3_sum1_ff_reg[17]/CLK           [1282.5 1282.5](ps)    200(ps)             
f3_sum1_ff_reg[18]/CLK           [1282 1282](ps)        200(ps)             
f3_sum1_ff_reg[1]/CLK            [1286.2 1286.2](ps)    200(ps)             
f3_sum1_ff_reg[2]/CLK            [1283.2 1283.2](ps)    200(ps)             
f3_sum1_ff_reg[3]/CLK            [1283.9 1283.9](ps)    200(ps)             
f3_sum1_ff_reg[4]/CLK            [1281.6 1281.6](ps)    200(ps)             
f3_sum1_ff_reg[5]/CLK            [1281.6 1281.6](ps)    200(ps)             
f3_sum1_ff_reg[6]/CLK            [1281.6 1281.6](ps)    200(ps)             
f3_sum1_ff_reg[7]/CLK            [1281.6 1281.6](ps)    200(ps)             
f3_sum1_ff_reg[8]/CLK            [1281.1 1281.1](ps)    200(ps)             
f3_sum1_ff_reg[9]/CLK            [1277.2 1277.2](ps)    200(ps)             
f3_sum2_ff_reg[0]/CLK            [469.2 469.2](ps)      200(ps)             
f3_sum2_ff_reg[10]/CLK           [468.9 468.9](ps)      200(ps)             
f3_sum2_ff_reg[11]/CLK           [468.9 468.9](ps)      200(ps)             
f3_sum2_ff_reg[12]/CLK           [468.9 468.9](ps)      200(ps)             
f3_sum2_ff_reg[13]/CLK           [468.9 468.9](ps)      200(ps)             
f3_sum2_ff_reg[14]/CLK           [468.9 468.9](ps)      200(ps)             
f3_sum2_ff_reg[15]/CLK           [468.9 468.9](ps)      200(ps)             
f3_sum2_ff_reg[16]/CLK           [468.9 468.9](ps)      200(ps)             
f3_sum2_ff_reg[17]/CLK           [469 469](ps)          200(ps)             
f3_sum2_ff_reg[18]/CLK           [468.9 468.9](ps)      200(ps)             
f3_sum2_ff_reg[1]/CLK            [469.1 469.1](ps)      200(ps)             
f3_sum2_ff_reg[2]/CLK            [469.1 469.1](ps)      200(ps)             
f3_sum2_ff_reg[3]/CLK            [469.1 469.1](ps)      200(ps)             
f3_sum2_ff_reg[4]/CLK            [469.1 469.1](ps)      200(ps)             
f3_sum2_ff_reg[5]/CLK            [469.1 469.1](ps)      200(ps)             
f3_sum2_ff_reg[6]/CLK            [469.1 469.1](ps)      200(ps)             
f3_sum2_ff_reg[7]/CLK            [469.1 469.1](ps)      200(ps)             
f3_sum2_ff_reg[8]/CLK            [468.9 468.9](ps)      200(ps)             
f3_sum2_ff_reg[9]/CLK            [468.9 468.9](ps)      200(ps)             
f3_sum3_ff_reg[0]/CLK            [470 470](ps)          200(ps)             
f3_sum3_ff_reg[10]/CLK           [470 470](ps)          200(ps)             
f3_sum3_ff_reg[11]/CLK           [470 470](ps)          200(ps)             
f3_sum3_ff_reg[12]/CLK           [470 470](ps)          200(ps)             
f3_sum3_ff_reg[13]/CLK           [469.9 469.9](ps)      200(ps)             
f3_sum3_ff_reg[14]/CLK           [470 470](ps)          200(ps)             
f3_sum3_ff_reg[15]/CLK           [470 470](ps)          200(ps)             
f3_sum3_ff_reg[16]/CLK           [469.9 469.9](ps)      200(ps)             
f3_sum3_ff_reg[17]/CLK           [469.9 469.9](ps)      200(ps)             
f3_sum3_ff_reg[18]/CLK           [469.9 469.9](ps)      200(ps)             
f3_sum3_ff_reg[1]/CLK            [469.9 469.9](ps)      200(ps)             
f3_sum3_ff_reg[2]/CLK            [469.9 469.9](ps)      200(ps)             
f3_sum3_ff_reg[3]/CLK            [470 470](ps)          200(ps)             
f3_sum3_ff_reg[4]/CLK            [469.9 469.9](ps)      200(ps)             
f3_sum3_ff_reg[5]/CLK            [470 470](ps)          200(ps)             
f3_sum3_ff_reg[6]/CLK            [470 470](ps)          200(ps)             
f3_sum3_ff_reg[7]/CLK            [469.1 469.1](ps)      200(ps)             
f3_sum3_ff_reg[8]/CLK            [470 470](ps)          200(ps)             
f3_sum3_ff_reg[9]/CLK            [470 470](ps)          200(ps)             
f4_y_reg[0]/CLK                  [1289.7 1289.7](ps)    200(ps)             
f4_y_reg[1]/CLK                  [1289.7 1289.7](ps)    200(ps)             
f4_y_reg[2]/CLK                  [1289.7 1289.7](ps)    200(ps)             
f4_y_reg[3]/CLK                  [1289.7 1289.7](ps)    200(ps)             
f4_y_reg[4]/CLK                  [1289.7 1289.7](ps)    200(ps)             
f4_y_reg[5]/CLK                  [1289.7 1289.7](ps)    200(ps)             
f4_y_reg[6]/CLK                  [1289.7 1289.7](ps)    200(ps)             
f4_y_reg[7]/CLK                  [1289.5 1289.5](ps)    200(ps)             



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: clk [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 864
     Rise Delay	   : [0.3(ps)  807.3(ps)]
     Rise Skew	   : 807(ps)
     Fall Delay	   : [0.3(ps)  807.3(ps)]
     Fall Skew	   : 807(ps)


  Main Tree from clk w/o tracing through gates: 
     nrSink : 864
     nrGate : 0
     Rise Delay [0.3(ps)  807.3(ps)] Skew [807(ps)]
     Fall Delay [0.3(ps)  807.3(ps)] Skew=[807(ps)]


**** Detail Clock Tree Report ****

clk (0 0) load=0.807268(pf) 

f1_img10_reg[0]/CLK (0.0739 0.0739) RiseTrig slew=(0.5586 0.5586)

f1_img10_reg[1]/CLK (0.07 0.07) RiseTrig slew=(0.5433 0.5433)

f1_img10_reg[2]/CLK (0.068 0.068) RiseTrig slew=(0.5357 0.5357)

f1_img10_reg[3]/CLK (0.0647 0.0647) RiseTrig slew=(0.5188 0.5188)

f1_img10_reg[4]/CLK (0.0634 0.0634) RiseTrig slew=(0.5107 0.5107)

f1_img10_reg[5]/CLK (0.0607 0.0607) RiseTrig slew=(0.4938 0.4938)

f1_img10_reg[6]/CLK (0.0578 0.0578) RiseTrig slew=(0.4759 0.4759)

f1_img10_reg[7]/CLK (0.0559 0.0559) RiseTrig slew=(0.464 0.464)

f1_img11_reg[0]/CLK (0.0527 0.0527) RiseTrig slew=(0.4503 0.4503)

f1_img11_reg[1]/CLK (0.6961 0.6961) RiseTrig slew=(1.2791 1.2791)

f1_img11_reg[2]/CLK (0.6961 0.6961) RiseTrig slew=(1.279 1.279)

f1_img11_reg[3]/CLK (0.0496 0.0496) RiseTrig slew=(0.437 0.437)

f1_img11_reg[4]/CLK (0.0543 0.0543) RiseTrig slew=(0.4571 0.4571)

f1_img11_reg[5]/CLK (0.0481 0.0481) RiseTrig slew=(0.4304 0.4304)

f1_img11_reg[6]/CLK (0.0441 0.0441) RiseTrig slew=(0.4098 0.4098)

f1_img11_reg[7]/CLK (0.0452 0.0452) RiseTrig slew=(0.4167 0.4167)

f1_img12_reg[0]/CLK (0.0418 0.0418) RiseTrig slew=(0.3955 0.3955)

f1_img12_reg[1]/CLK (0.0406 0.0406) RiseTrig slew=(0.3876 0.3876)

f1_img12_reg[2]/CLK (0.0394 0.0394) RiseTrig slew=(0.3803 0.3803)

f1_img12_reg[3]/CLK (0.0381 0.0381) RiseTrig slew=(0.3724 0.3724)

f1_img12_reg[4]/CLK (0.0356 0.0356) RiseTrig slew=(0.3573 0.3573)

f1_img12_reg[5]/CLK (0.0342 0.0342) RiseTrig slew=(0.3487 0.3487)

f1_img12_reg[6]/CLK (0.0326 0.0326) RiseTrig slew=(0.3393 0.3393)

f1_img12_reg[7]/CLK (0.0316 0.0316) RiseTrig slew=(0.3312 0.3312)

f1_img13_reg[0]/CLK (0.0193 0.0193) RiseTrig slew=(0.2559 0.2559)

f1_img13_reg[1]/CLK (0.0235 0.0235) RiseTrig slew=(0.2806 0.2806)

f1_img13_reg[2]/CLK (0.0269 0.0269) RiseTrig slew=(0.2982 0.2982)

f1_img13_reg[3]/CLK (0.0279 0.0279) RiseTrig slew=(0.3039 0.3039)

f1_img13_reg[4]/CLK (0.0257 0.0257) RiseTrig slew=(0.2921 0.2921)

f1_img13_reg[5]/CLK (0.0132 0.0132) RiseTrig slew=(0.2154 0.2154)

f1_img13_reg[6]/CLK (0.0225 0.0225) RiseTrig slew=(0.2743 0.2743)

f1_img13_reg[7]/CLK (0.017 0.017) RiseTrig slew=(0.2434 0.2434)

f1_img14_reg[0]/CLK (0.0118 0.0118) RiseTrig slew=(0.2031 0.2031)

f1_img14_reg[1]/CLK (0.0074 0.0074) RiseTrig slew=(0.163 0.163)

f1_img14_reg[2]/CLK (0.0102 0.0102) RiseTrig slew=(0.1901 0.1901)

f1_img14_reg[3]/CLK (0.0069 0.0069) RiseTrig slew=(0.1482 0.1482)

f1_img14_reg[4]/CLK (0.0063 0.0063) RiseTrig slew=(0.1352 0.1352)

f1_img14_reg[5]/CLK (0.0044 0.0044) RiseTrig slew=(0.0859 0.0859)

f1_img14_reg[6]/CLK (0.0036 0.0036) RiseTrig slew=(0.055 0.055)

f1_img14_reg[7]/CLK (0.0316 0.0316) RiseTrig slew=(0.2992 0.2992)

f1_img15_reg[0]/CLK (0.0057 0.0057) RiseTrig slew=(0.1236 0.1236)

f1_img15_reg[1]/CLK (0.0051 0.0051) RiseTrig slew=(0.1097 0.1097)

f1_img15_reg[2]/CLK (0.0039 0.0039) RiseTrig slew=(0.065 0.065)

f1_img15_reg[3]/CLK (0.0031 0.0031) RiseTrig slew=(0.0385 0.0385)

f1_img15_reg[4]/CLK (0.0024 0.0024) RiseTrig slew=(0.0198 0.0198)

f1_img15_reg[5]/CLK (0.0028 0.0028) RiseTrig slew=(0.0309 0.0309)

f1_img15_reg[6]/CLK (0.0022 0.0022) RiseTrig slew=(0.014 0.014)

f1_img15_reg[7]/CLK (0.002 0.002) RiseTrig slew=(0.0093 0.0093)

f1_img16_reg[0]/CLK (0.0018 0.0018) RiseTrig slew=(0.0086 0.0086)

f1_img16_reg[1]/CLK (0.0016 0.0016) RiseTrig slew=(0.0078 0.0078)

f1_img16_reg[2]/CLK (0.0014 0.0014) RiseTrig slew=(0.0071 0.0071)

f1_img16_reg[3]/CLK (0.001 0.001) RiseTrig slew=(0.0068 0.0068)

f1_img16_reg[4]/CLK (0.0012 0.0012) RiseTrig slew=(0.007 0.007)

f1_img16_reg[5]/CLK (0.0007 0.0007) RiseTrig slew=(0.0065 0.0065)

f1_img16_reg[6]/CLK (0.0005 0.0005) RiseTrig slew=(0.0064 0.0064)

f1_img16_reg[7]/CLK (0.0003 0.0003) RiseTrig slew=(0.0063 0.0063)

f1_img1_reg[0]/CLK (0.4299 0.4299) RiseTrig slew=(1.1632 1.1632)

f1_img1_reg[1]/CLK (0.4299 0.4299) RiseTrig slew=(1.1632 1.1632)

f1_img1_reg[2]/CLK (0.4104 0.4104) RiseTrig slew=(1.1476 1.1476)

f1_img1_reg[3]/CLK (0.4299 0.4299) RiseTrig slew=(1.1632 1.1632)

f1_img1_reg[4]/CLK (0.3983 0.3983) RiseTrig slew=(1.1375 1.1375)

f1_img1_reg[5]/CLK (0.3901 0.3901) RiseTrig slew=(1.1306 1.1306)

f1_img1_reg[6]/CLK (0.394 0.394) RiseTrig slew=(1.1339 1.1339)

f1_img1_reg[7]/CLK (0.3819 0.3819) RiseTrig slew=(1.1235 1.1235)

f1_img2_reg[0]/CLK (0.4606 0.4606) RiseTrig slew=(1.1862 1.1862)

f1_img2_reg[1]/CLK (0.4606 0.4606) RiseTrig slew=(1.1862 1.1862)

f1_img2_reg[2]/CLK (0.3736 0.3736) RiseTrig slew=(1.1157 1.1157)

f1_img2_reg[3]/CLK (0.3696 0.3696) RiseTrig slew=(1.1117 1.1117)

f1_img2_reg[4]/CLK (0.3567 0.3567) RiseTrig slew=(1.0989 1.0989)

f1_img2_reg[5]/CLK (0.3393 0.3393) RiseTrig slew=(1.081 1.081)

f1_img2_reg[6]/CLK (0.326 0.326) RiseTrig slew=(1.0669 1.0669)

f1_img2_reg[7]/CLK (0.3438 0.3438) RiseTrig slew=(1.0857 1.0857)

f1_img3_reg[0]/CLK (0.3169 0.3169) RiseTrig slew=(1.0572 1.0572)

f1_img3_reg[1]/CLK (0.306 0.306) RiseTrig slew=(1.0423 1.0423)

f1_img3_reg[2]/CLK (0.3133 0.3133) RiseTrig slew=(1.0523 1.0523)

f1_img3_reg[3]/CLK (0.295 0.295) RiseTrig slew=(1.0266 1.0266)

f1_img3_reg[4]/CLK (0.3307 0.3307) RiseTrig slew=(1.072 1.072)

f1_img3_reg[5]/CLK (0.3779 0.3779) RiseTrig slew=(1.1198 1.1198)

f1_img3_reg[6]/CLK (0.3651 0.3651) RiseTrig slew=(1.1073 1.1073)

f1_img3_reg[7]/CLK (0.3525 0.3525) RiseTrig slew=(1.0946 1.0946)

f1_img4_reg[0]/CLK (0.3024 0.3024) RiseTrig slew=(1.0372 1.0372)

f1_img4_reg[1]/CLK (0.2759 0.2759) RiseTrig slew=(0.9983 0.9983)

f1_img4_reg[2]/CLK (0.28 0.28) RiseTrig slew=(1.0045 1.0045)

f1_img4_reg[3]/CLK (0.2986 0.2986) RiseTrig slew=(1.0318 1.0318)

f1_img4_reg[4]/CLK (0.2875 0.2875) RiseTrig slew=(1.0156 1.0156)

f1_img4_reg[5]/CLK (0.2645 0.2645) RiseTrig slew=(0.9804 0.9804)

f1_img4_reg[6]/CLK (0.2911 0.2911) RiseTrig slew=(1.021 1.021)

f1_img4_reg[7]/CLK (0.2685 0.2685) RiseTrig slew=(0.9868 0.9868)

f1_img5_reg[0]/CLK (0.2041 0.2041) RiseTrig slew=(0.904 0.904)

f1_img5_reg[1]/CLK (0.1775 0.1775) RiseTrig slew=(0.857 0.857)

f1_img5_reg[2]/CLK (0.184 0.184) RiseTrig slew=(0.869 0.869)

f1_img5_reg[3]/CLK (0.1909 0.1909) RiseTrig slew=(0.8814 0.8814)

f1_img5_reg[4]/CLK (0.2007 0.2007) RiseTrig slew=(0.8984 0.8984)

f1_img5_reg[5]/CLK (0.1875 0.1875) RiseTrig slew=(0.8754 0.8754)

f1_img5_reg[6]/CLK (0.1941 0.1941) RiseTrig slew=(0.887 0.887)

f1_img5_reg[7]/CLK (0.1976 0.1976) RiseTrig slew=(0.893 0.893)

f1_img6_reg[0]/CLK (0.6928 0.6928) RiseTrig slew=(1.2788 1.2788)

f1_img6_reg[1]/CLK (0.6927 0.6927) RiseTrig slew=(1.2788 1.2788)

f1_img6_reg[2]/CLK (0.6926 0.6926) RiseTrig slew=(1.2788 1.2788)

f1_img6_reg[3]/CLK (0.6925 0.6925) RiseTrig slew=(1.2788 1.2788)

f1_img6_reg[4]/CLK (0.6923 0.6923) RiseTrig slew=(1.2787 1.2787)

f1_img6_reg[5]/CLK (0.6924 0.6924) RiseTrig slew=(1.2788 1.2788)

f1_img6_reg[6]/CLK (0.1671 0.1671) RiseTrig slew=(0.8371 0.8371)

f1_img6_reg[7]/CLK (0.174 0.174) RiseTrig slew=(0.8505 0.8505)

f1_img7_reg[0]/CLK (0.1565 0.1565) RiseTrig slew=(0.8163 0.8163)

f1_img7_reg[1]/CLK (0.1461 0.1461) RiseTrig slew=(0.7951 0.7951)

f1_img7_reg[2]/CLK (0.1405 0.1405) RiseTrig slew=(0.78 0.78)

f1_img7_reg[3]/CLK (0.1634 0.1634) RiseTrig slew=(0.83 0.83)

f1_img7_reg[4]/CLK (0.1335 0.1335) RiseTrig slew=(0.7576 0.7576)

f1_img7_reg[5]/CLK (0.138 0.138) RiseTrig slew=(0.7721 0.7721)

f1_img7_reg[6]/CLK (0.1262 0.1262) RiseTrig slew=(0.7384 0.7384)

f1_img7_reg[7]/CLK (0.1236 0.1236) RiseTrig slew=(0.7315 0.7315)

f1_img8_reg[0]/CLK (0.1601 0.1601) RiseTrig slew=(0.8234 0.8234)

f1_img8_reg[1]/CLK (0.1498 0.1498) RiseTrig slew=(0.8026 0.8026)

f1_img8_reg[2]/CLK (0.1427 0.1427) RiseTrig slew=(0.7873 0.7873)

f1_img8_reg[3]/CLK (0.1188 0.1188) RiseTrig slew=(0.7183 0.7183)

f1_img8_reg[4]/CLK (0.1308 0.1308) RiseTrig slew=(0.7506 0.7506)

f1_img8_reg[5]/CLK (0.1113 0.1113) RiseTrig slew=(0.6975 0.6975)

f1_img8_reg[6]/CLK (0.1087 0.1087) RiseTrig slew=(0.6899 0.6899)

f1_img8_reg[7]/CLK (0.1161 0.1161) RiseTrig slew=(0.711 0.711)

f1_img9_reg[0]/CLK (0.0911 0.0911) RiseTrig slew=(0.6263 0.6263)

f1_img9_reg[1]/CLK (0.0835 0.0835) RiseTrig slew=(0.5947 0.5947)

f1_img9_reg[2]/CLK (0.0872 0.0872) RiseTrig slew=(0.6084 0.6084)

f1_img9_reg[3]/CLK (0.0853 0.0853) RiseTrig slew=(0.6013 0.6013)

f1_img9_reg[4]/CLK (0.078 0.078) RiseTrig slew=(0.574 0.574)

f1_img9_reg[5]/CLK (0.0798 0.0798) RiseTrig slew=(0.5809 0.5809)

f1_img9_reg[6]/CLK (0.076 0.076) RiseTrig slew=(0.5665 0.5665)

f1_img9_reg[7]/CLK (0.072 0.072) RiseTrig slew=(0.5512 0.5512)

f1_kernel1_reg[0]/CLK (0.8066 0.8066) RiseTrig slew=(1.2889 1.2889)

f1_kernel1_reg[1]/CLK (0.8066 0.8066) RiseTrig slew=(1.2889 1.2889)

f1_kernel1_reg[2]/CLK (0.8065 0.8065) RiseTrig slew=(1.2889 1.2889)

f1_kernel1_reg[3]/CLK (0.8065 0.8065) RiseTrig slew=(1.2889 1.2889)

f1_kernel1_reg[4]/CLK (0.8065 0.8065) RiseTrig slew=(1.2889 1.2889)

f1_kernel1_reg[5]/CLK (0.8072 0.8072) RiseTrig slew=(1.2888 1.2888)

f1_kernel1_reg[6]/CLK (0.8064 0.8064) RiseTrig slew=(1.2889 1.2889)

f1_kernel1_reg[7]/CLK (0.8063 0.8063) RiseTrig slew=(1.2889 1.2889)

f1_kernel2_reg[0]/CLK (0.8059 0.8059) RiseTrig slew=(1.2889 1.2889)

f1_kernel2_reg[1]/CLK (0.8057 0.8057) RiseTrig slew=(1.2889 1.2889)

f1_kernel2_reg[2]/CLK (0.8055 0.8055) RiseTrig slew=(1.2889 1.2889)

f1_kernel2_reg[3]/CLK (0.8068 0.8068) RiseTrig slew=(1.2889 1.2889)

f1_kernel2_reg[4]/CLK (0.8051 0.8051) RiseTrig slew=(1.2889 1.2889)

f1_kernel2_reg[5]/CLK (0.7865 0.7865) RiseTrig slew=(1.2896 1.2896)

f1_kernel2_reg[6]/CLK (0.7942 0.7942) RiseTrig slew=(1.2894 1.2894)

f1_kernel2_reg[7]/CLK (0.8044 0.8044) RiseTrig slew=(1.289 1.289)

f1_kernel3_reg[0]/CLK (0.7912 0.7912) RiseTrig slew=(1.2896 1.2896)

f1_kernel3_reg[1]/CLK (0.7969 0.7969) RiseTrig slew=(1.2893 1.2893)

f1_kernel3_reg[2]/CLK (0.6155 0.6155) RiseTrig slew=(1.258 1.258)

f1_kernel3_reg[3]/CLK (0.7984 0.7984) RiseTrig slew=(1.2893 1.2893)

f1_kernel3_reg[4]/CLK (0.7964 0.7964) RiseTrig slew=(1.2894 1.2894)

f1_kernel3_reg[5]/CLK (0.7929 0.7929) RiseTrig slew=(1.2895 1.2895)

f1_kernel3_reg[6]/CLK (0.7993 0.7993) RiseTrig slew=(1.2892 1.2892)

f1_kernel3_reg[7]/CLK (0.7998 0.7998) RiseTrig slew=(1.2892 1.2892)

f1_kernel4_reg[0]/CLK (0.8009 0.8009) RiseTrig slew=(1.2891 1.2891)

f1_kernel4_reg[1]/CLK (0.8028 0.8028) RiseTrig slew=(1.2891 1.2891)

f1_kernel4_reg[2]/CLK (0.8002 0.8002) RiseTrig slew=(1.2892 1.2892)

f1_kernel4_reg[3]/CLK (0.802 0.802) RiseTrig slew=(1.2891 1.2891)

f1_kernel4_reg[4]/CLK (0.8013 0.8013) RiseTrig slew=(1.2891 1.2891)

f1_kernel4_reg[5]/CLK (0.8024 0.8024) RiseTrig slew=(1.2891 1.2891)

f1_kernel4_reg[6]/CLK (0.8034 0.8034) RiseTrig slew=(1.289 1.289)

f1_kernel4_reg[7]/CLK (0.8029 0.8029) RiseTrig slew=(1.2891 1.2891)

f1_kernel5_reg[0]/CLK (0.764 0.764) RiseTrig slew=(1.2904 1.2904)

f1_kernel5_reg[1]/CLK (0.7745 0.7745) RiseTrig slew=(1.2902 1.2902)

f1_kernel5_reg[2]/CLK (0.7472 0.7472) RiseTrig slew=(1.2895 1.2895)

f1_kernel5_reg[3]/CLK (0.7818 0.7818) RiseTrig slew=(1.2899 1.2899)

f1_kernel5_reg[4]/CLK (0.7818 0.7818) RiseTrig slew=(1.2899 1.2899)

f1_kernel5_reg[5]/CLK (0.7849 0.7849) RiseTrig slew=(1.2898 1.2898)

f1_kernel5_reg[6]/CLK (0.6342 0.6342) RiseTrig slew=(1.2663 1.2663)

f1_kernel5_reg[7]/CLK (0.6342 0.6342) RiseTrig slew=(1.2663 1.2663)

f1_kernel6_reg[0]/CLK (0.7978 0.7978) RiseTrig slew=(1.2893 1.2893)

f1_kernel6_reg[1]/CLK (0.5746 0.5746) RiseTrig slew=(1.2362 1.2362)

f1_kernel6_reg[2]/CLK (0.5679 0.5679) RiseTrig slew=(1.2322 1.2322)

f1_kernel6_reg[3]/CLK (0.5891 0.5891) RiseTrig slew=(1.2444 1.2444)

f1_kernel6_reg[4]/CLK (0.4807 0.4807) RiseTrig slew=(1.1979 1.1979)

f1_kernel6_reg[5]/CLK (0.525 0.525) RiseTrig slew=(1.2153 1.2153)

f1_kernel6_reg[6]/CLK (0.5053 0.5053) RiseTrig slew=(1.208 1.208)

f1_kernel6_reg[7]/CLK (0.5092 0.5092) RiseTrig slew=(1.2095 1.2095)

f1_kernel7_reg[0]/CLK (0.5987 0.5987) RiseTrig slew=(1.2495 1.2495)

f1_kernel7_reg[1]/CLK (0.6084 0.6084) RiseTrig slew=(1.2545 1.2545)

f1_kernel7_reg[2]/CLK (0.5923 0.5923) RiseTrig slew=(1.2462 1.2462)

f1_kernel7_reg[3]/CLK (0.5545 0.5545) RiseTrig slew=(1.2249 1.2249)

f1_kernel7_reg[4]/CLK (0.54 0.54) RiseTrig slew=(1.2205 1.2205)

f1_kernel7_reg[5]/CLK (0.5053 0.5053) RiseTrig slew=(1.208 1.208)

f1_kernel7_reg[6]/CLK (0.5053 0.5053) RiseTrig slew=(1.208 1.208)

f1_kernel7_reg[7]/CLK (0.4978 0.4978) RiseTrig slew=(1.205 1.205)

f1_kernel8_reg[0]/CLK (0.4893 0.4893) RiseTrig slew=(1.2015 1.2015)

f1_kernel8_reg[1]/CLK (0.4933 0.4933) RiseTrig slew=(1.2032 1.2032)

f1_kernel8_reg[2]/CLK (0.4766 0.4766) RiseTrig slew=(1.1961 1.1961)

f1_kernel8_reg[3]/CLK (0.4644 0.4644) RiseTrig slew=(1.1889 1.1889)

f1_kernel8_reg[4]/CLK (0.4766 0.4766) RiseTrig slew=(1.1961 1.1961)

f1_kernel8_reg[5]/CLK (0.2449 0.2449) RiseTrig slew=(0.9544 0.9544)

f1_kernel8_reg[6]/CLK (0.4536 0.4536) RiseTrig slew=(1.1811 1.1811)

f1_kernel8_reg[7]/CLK (0.4502 0.4502) RiseTrig slew=(1.1786 1.1786)

f1_kernel9_reg[0]/CLK (0.4536 0.4536) RiseTrig slew=(1.1811 1.1811)

f1_kernel9_reg[1]/CLK (0.4463 0.4463) RiseTrig slew=(1.1757 1.1757)

f1_kernel9_reg[2]/CLK (0.4346 0.4346) RiseTrig slew=(1.1668 1.1668)

f1_kernel9_reg[3]/CLK (0.4299 0.4299) RiseTrig slew=(1.1632 1.1632)

f1_kernel9_reg[4]/CLK (0.4385 0.4385) RiseTrig slew=(1.1698 1.1698)

f1_kernel9_reg[5]/CLK (0.418 0.418) RiseTrig slew=(1.1538 1.1538)

f1_kernel9_reg[6]/CLK (0.4259 0.4259) RiseTrig slew=(1.1601 1.1601)

f1_kernel9_reg[7]/CLK (0.4024 0.4024) RiseTrig slew=(1.141 1.141)

f1_sh_reg_reg[0]/CLK (0.249 0.249) RiseTrig slew=(0.4692 0.4692)

f1_sh_reg_reg[1]/CLK (0.2517 0.2517) RiseTrig slew=(0.4689 0.4689)

f2_af01_reg[0]/CLK (0.7813 0.7813) RiseTrig slew=(1.2898 1.2898)

f2_af01_reg[10]/CLK (0.8071 0.8071) RiseTrig slew=(1.2888 1.2888)

f2_af01_reg[11]/CLK (0.807 0.807) RiseTrig slew=(1.2889 1.2889)

f2_af01_reg[12]/CLK (0.8067 0.8067) RiseTrig slew=(1.2889 1.2889)

f2_af01_reg[13]/CLK (0.8064 0.8064) RiseTrig slew=(1.2889 1.2889)

f2_af01_reg[14]/CLK (0.8065 0.8065) RiseTrig slew=(1.2889 1.2889)

f2_af01_reg[15]/CLK (0.807 0.807) RiseTrig slew=(1.2889 1.2889)

f2_af01_reg[1]/CLK (0.7872 0.7872) RiseTrig slew=(1.2895 1.2895)

f2_af01_reg[2]/CLK (0.7876 0.7876) RiseTrig slew=(1.2895 1.2895)

f2_af01_reg[3]/CLK (0.7848 0.7848) RiseTrig slew=(1.2896 1.2896)

f2_af01_reg[4]/CLK (0.7867 0.7867) RiseTrig slew=(1.2896 1.2896)

f2_af01_reg[5]/CLK (0.7861 0.7861) RiseTrig slew=(1.2896 1.2896)

f2_af01_reg[6]/CLK (0.7856 0.7856) RiseTrig slew=(1.2896 1.2896)

f2_af01_reg[7]/CLK (0.8073 0.8073) RiseTrig slew=(1.2888 1.2888)

f2_af01_reg[8]/CLK (0.8073 0.8073) RiseTrig slew=(1.2888 1.2888)

f2_af01_reg[9]/CLK (0.8072 0.8072) RiseTrig slew=(1.2888 1.2888)

f2_af02_reg[0]/CLK (0.7849 0.7849) RiseTrig slew=(1.2896 1.2896)

f2_af02_reg[10]/CLK (0.8039 0.8039) RiseTrig slew=(1.289 1.289)

f2_af02_reg[11]/CLK (0.804 0.804) RiseTrig slew=(1.289 1.289)

f2_af02_reg[12]/CLK (0.8039 0.8039) RiseTrig slew=(1.289 1.289)

f2_af02_reg[13]/CLK (0.8041 0.8041) RiseTrig slew=(1.289 1.289)

f2_af02_reg[14]/CLK (0.8039 0.8039) RiseTrig slew=(1.289 1.289)

f2_af02_reg[15]/CLK (0.8049 0.8049) RiseTrig slew=(1.289 1.289)

f2_af02_reg[1]/CLK (0.784 0.784) RiseTrig slew=(1.2897 1.2897)

f2_af02_reg[2]/CLK (0.7853 0.7853) RiseTrig slew=(1.2896 1.2896)

f2_af02_reg[3]/CLK (0.7853 0.7853) RiseTrig slew=(1.2896 1.2896)

f2_af02_reg[4]/CLK (0.7853 0.7853) RiseTrig slew=(1.2896 1.2896)

f2_af02_reg[5]/CLK (0.7852 0.7852) RiseTrig slew=(1.2896 1.2896)

f2_af02_reg[6]/CLK (0.7852 0.7852) RiseTrig slew=(1.2896 1.2896)

f2_af02_reg[7]/CLK (0.7853 0.7853) RiseTrig slew=(1.2896 1.2896)

f2_af02_reg[8]/CLK (0.804 0.804) RiseTrig slew=(1.289 1.289)

f2_af02_reg[9]/CLK (0.804 0.804) RiseTrig slew=(1.289 1.289)

f2_af03_reg[0]/CLK (0.7454 0.7454) RiseTrig slew=(1.2894 1.2894)

f2_af03_reg[10]/CLK (0.7953 0.7953) RiseTrig slew=(1.2894 1.2894)

f2_af03_reg[11]/CLK (0.7977 0.7977) RiseTrig slew=(1.2893 1.2893)

f2_af03_reg[12]/CLK (0.7977 0.7977) RiseTrig slew=(1.2893 1.2893)

f2_af03_reg[13]/CLK (0.7988 0.7988) RiseTrig slew=(1.2892 1.2892)

f2_af03_reg[14]/CLK (0.7976 0.7976) RiseTrig slew=(1.2893 1.2893)

f2_af03_reg[15]/CLK (0.7977 0.7977) RiseTrig slew=(1.2893 1.2893)

f2_af03_reg[1]/CLK (0.7823 0.7823) RiseTrig slew=(1.2899 1.2899)

f2_af03_reg[2]/CLK (0.7782 0.7782) RiseTrig slew=(1.29 1.29)

f2_af03_reg[3]/CLK (0.7801 0.7801) RiseTrig slew=(1.29 1.29)

f2_af03_reg[4]/CLK (0.7758 0.7758) RiseTrig slew=(1.2901 1.2901)

f2_af03_reg[5]/CLK (0.7726 0.7726) RiseTrig slew=(1.2902 1.2902)

f2_af03_reg[6]/CLK (0.7726 0.7726) RiseTrig slew=(1.2902 1.2902)

f2_af03_reg[7]/CLK (0.7712 0.7712) RiseTrig slew=(1.2902 1.2902)

f2_af03_reg[8]/CLK (0.8029 0.8029) RiseTrig slew=(1.2891 1.2891)

f2_af03_reg[9]/CLK (0.7924 0.7924) RiseTrig slew=(1.2895 1.2895)

f2_af04_reg[0]/CLK (0.7775 0.7775) RiseTrig slew=(1.29 1.29)

f2_af04_reg[10]/CLK (0.785 0.785) RiseTrig slew=(1.2896 1.2896)

f2_af04_reg[11]/CLK (0.7852 0.7852) RiseTrig slew=(1.2896 1.2896)

f2_af04_reg[12]/CLK (0.7854 0.7854) RiseTrig slew=(1.2896 1.2896)

f2_af04_reg[13]/CLK (0.7843 0.7843) RiseTrig slew=(1.2897 1.2897)

f2_af04_reg[14]/CLK (0.7861 0.7861) RiseTrig slew=(1.2896 1.2896)

f2_af04_reg[15]/CLK (0.7863 0.7863) RiseTrig slew=(1.2896 1.2896)

f2_af04_reg[1]/CLK (0.7775 0.7775) RiseTrig slew=(1.29 1.29)

f2_af04_reg[2]/CLK (0.7793 0.7793) RiseTrig slew=(1.2899 1.2899)

f2_af04_reg[3]/CLK (0.7789 0.7789) RiseTrig slew=(1.2899 1.2899)

f2_af04_reg[4]/CLK (0.78 0.78) RiseTrig slew=(1.2899 1.2899)

f2_af04_reg[5]/CLK (0.7806 0.7806) RiseTrig slew=(1.2898 1.2898)

f2_af04_reg[6]/CLK (0.782 0.782) RiseTrig slew=(1.2898 1.2898)

f2_af04_reg[7]/CLK (0.7848 0.7848) RiseTrig slew=(1.2896 1.2896)

f2_af04_reg[8]/CLK (0.7849 0.7849) RiseTrig slew=(1.2896 1.2896)

f2_af04_reg[9]/CLK (0.7849 0.7849) RiseTrig slew=(1.2896 1.2896)

f2_af05_reg[0]/CLK (0.7767 0.7767) RiseTrig slew=(1.29 1.29)

f2_af05_reg[10]/CLK (0.7878 0.7878) RiseTrig slew=(1.2895 1.2895)

f2_af05_reg[11]/CLK (0.7878 0.7878) RiseTrig slew=(1.2895 1.2895)

f2_af05_reg[12]/CLK (0.7878 0.7878) RiseTrig slew=(1.2895 1.2895)

f2_af05_reg[13]/CLK (0.7877 0.7877) RiseTrig slew=(1.2895 1.2895)

f2_af05_reg[14]/CLK (0.7879 0.7879) RiseTrig slew=(1.2895 1.2895)

f2_af05_reg[15]/CLK (0.788 0.788) RiseTrig slew=(1.2895 1.2895)

f2_af05_reg[1]/CLK (0.7871 0.7871) RiseTrig slew=(1.2895 1.2895)

f2_af05_reg[2]/CLK (0.7871 0.7871) RiseTrig slew=(1.2895 1.2895)

f2_af05_reg[3]/CLK (0.7872 0.7872) RiseTrig slew=(1.2895 1.2895)

f2_af05_reg[4]/CLK (0.7871 0.7871) RiseTrig slew=(1.2895 1.2895)

f2_af05_reg[5]/CLK (0.7826 0.7826) RiseTrig slew=(1.2897 1.2897)

f2_af05_reg[6]/CLK (0.7833 0.7833) RiseTrig slew=(1.2897 1.2897)

f2_af05_reg[7]/CLK (0.7867 0.7867) RiseTrig slew=(1.2896 1.2896)

f2_af05_reg[8]/CLK (0.7853 0.7853) RiseTrig slew=(1.2896 1.2896)

f2_af05_reg[9]/CLK (0.7875 0.7875) RiseTrig slew=(1.2895 1.2895)

f2_af06_reg[0]/CLK (0.7454 0.7454) RiseTrig slew=(1.2894 1.2894)

f2_af06_reg[10]/CLK (0.5508 0.5508) RiseTrig slew=(1.2238 1.2238)

f2_af06_reg[11]/CLK (0.5471 0.5471) RiseTrig slew=(1.2227 1.2227)

f2_af06_reg[12]/CLK (0.5134 0.5134) RiseTrig slew=(1.2111 1.2111)

f2_af06_reg[13]/CLK (0.4686 0.4686) RiseTrig slew=(1.1919 1.1919)

f2_af06_reg[14]/CLK (0.4854 0.4854) RiseTrig slew=(1.1999 1.1999)

f2_af06_reg[15]/CLK (0.5134 0.5134) RiseTrig slew=(1.2111 1.2111)

f2_af06_reg[1]/CLK (0.6122 0.6122) RiseTrig slew=(1.2564 1.2564)

f2_af06_reg[2]/CLK (0.612 0.612) RiseTrig slew=(1.2564 1.2564)

f2_af06_reg[3]/CLK (0.7794 0.7794) RiseTrig slew=(1.29 1.29)

f2_af06_reg[4]/CLK (0.6532 0.6532) RiseTrig slew=(1.2731 1.2731)

f2_af06_reg[5]/CLK (0.7776 0.7776) RiseTrig slew=(1.2901 1.2901)

f2_af06_reg[6]/CLK (0.7812 0.7812) RiseTrig slew=(1.2899 1.2899)

f2_af06_reg[7]/CLK (0.783 0.783) RiseTrig slew=(1.2899 1.2899)

f2_af06_reg[8]/CLK (0.7842 0.7842) RiseTrig slew=(1.2898 1.2898)

f2_af06_reg[9]/CLK (0.5646 0.5646) RiseTrig slew=(1.2302 1.2302)

f2_af07_reg[0]/CLK (0.7764 0.7764) RiseTrig slew=(1.29 1.29)

f2_af07_reg[10]/CLK (0.7817 0.7817) RiseTrig slew=(1.2898 1.2898)

f2_af07_reg[11]/CLK (0.782 0.782) RiseTrig slew=(1.2898 1.2898)

f2_af07_reg[12]/CLK (0.782 0.782) RiseTrig slew=(1.2898 1.2898)

f2_af07_reg[13]/CLK (0.7819 0.7819) RiseTrig slew=(1.2898 1.2898)

f2_af07_reg[14]/CLK (0.7822 0.7822) RiseTrig slew=(1.2897 1.2897)

f2_af07_reg[15]/CLK (0.7816 0.7816) RiseTrig slew=(1.2898 1.2898)

f2_af07_reg[1]/CLK (0.7819 0.7819) RiseTrig slew=(1.2898 1.2898)

f2_af07_reg[2]/CLK (0.782 0.782) RiseTrig slew=(1.2898 1.2898)

f2_af07_reg[3]/CLK (0.7796 0.7796) RiseTrig slew=(1.2899 1.2899)

f2_af07_reg[4]/CLK (0.7764 0.7764) RiseTrig slew=(1.29 1.29)

f2_af07_reg[5]/CLK (0.776 0.776) RiseTrig slew=(1.29 1.29)

f2_af07_reg[6]/CLK (0.776 0.776) RiseTrig slew=(1.29 1.29)

f2_af07_reg[7]/CLK (0.7771 0.7771) RiseTrig slew=(1.29 1.29)

f2_af07_reg[8]/CLK (0.7782 0.7782) RiseTrig slew=(1.2899 1.2899)

f2_af07_reg[9]/CLK (0.7813 0.7813) RiseTrig slew=(1.2898 1.2898)

f2_af08_reg[0]/CLK (0.7128 0.7128) RiseTrig slew=(1.2853 1.2853)

f2_af08_reg[10]/CLK (0.6939 0.6939) RiseTrig slew=(1.2789 1.2789)

f2_af08_reg[11]/CLK (0.6946 0.6946) RiseTrig slew=(1.2789 1.2789)

f2_af08_reg[12]/CLK (0.6947 0.6947) RiseTrig slew=(1.2789 1.2789)

f2_af08_reg[13]/CLK (0.6948 0.6948) RiseTrig slew=(1.2789 1.2789)

f2_af08_reg[14]/CLK (0.6947 0.6947) RiseTrig slew=(1.2789 1.2789)

f2_af08_reg[15]/CLK (0.6947 0.6947) RiseTrig slew=(1.2789 1.2789)

f2_af08_reg[1]/CLK (0.7087 0.7087) RiseTrig slew=(1.2847 1.2847)

f2_af08_reg[2]/CLK (0.7128 0.7128) RiseTrig slew=(1.2853 1.2853)

f2_af08_reg[3]/CLK (0.7377 0.7377) RiseTrig slew=(1.2887 1.2887)

f2_af08_reg[4]/CLK (0.6855 0.6855) RiseTrig slew=(1.2802 1.2802)

f2_af08_reg[5]/CLK (0.7739 0.7739) RiseTrig slew=(1.2901 1.2901)

f2_af08_reg[6]/CLK (0.7726 0.7726) RiseTrig slew=(1.2902 1.2902)

f2_af08_reg[7]/CLK (0.7829 0.7829) RiseTrig slew=(1.2897 1.2897)

f2_af08_reg[8]/CLK (0.7418 0.7418) RiseTrig slew=(1.2891 1.2891)

f2_af08_reg[9]/CLK (0.6735 0.6735) RiseTrig slew=(1.2773 1.2773)

f2_af09_reg[0]/CLK (0.7243 0.7243) RiseTrig slew=(1.287 1.287)

f2_af09_reg[10]/CLK (0.6914 0.6914) RiseTrig slew=(1.2787 1.2787)

f2_af09_reg[11]/CLK (0.6914 0.6914) RiseTrig slew=(1.2787 1.2787)

f2_af09_reg[12]/CLK (0.691 0.691) RiseTrig slew=(1.2786 1.2786)

f2_af09_reg[13]/CLK (0.6913 0.6913) RiseTrig slew=(1.2787 1.2787)

f2_af09_reg[14]/CLK (0.691 0.691) RiseTrig slew=(1.2786 1.2786)

f2_af09_reg[15]/CLK (0.6918 0.6918) RiseTrig slew=(1.2787 1.2787)

f2_af09_reg[1]/CLK (0.6804 0.6804) RiseTrig slew=(1.2778 1.2778)

f2_af09_reg[2]/CLK (0.7127 0.7127) RiseTrig slew=(1.2853 1.2853)

f2_af09_reg[3]/CLK (0.7107 0.7107) RiseTrig slew=(1.285 1.285)

f2_af09_reg[4]/CLK (0.6768 0.6768) RiseTrig slew=(1.2783 1.2783)

f2_af09_reg[5]/CLK (0.7557 0.7557) RiseTrig slew=(1.2901 1.2901)

f2_af09_reg[6]/CLK (0.7726 0.7726) RiseTrig slew=(1.2902 1.2902)

f2_af09_reg[7]/CLK (0.6925 0.6925) RiseTrig slew=(1.2788 1.2788)

f2_af09_reg[8]/CLK (0.7354 0.7354) RiseTrig slew=(1.2884 1.2884)

f2_af09_reg[9]/CLK (0.6869 0.6869) RiseTrig slew=(1.2783 1.2783)

f2_af11_reg[0]/CLK (0.7557 0.7557) RiseTrig slew=(1.2901 1.2901)

f2_af11_reg[10]/CLK (0.7851 0.7851) RiseTrig slew=(1.2896 1.2896)

f2_af11_reg[11]/CLK (0.7712 0.7712) RiseTrig slew=(1.2902 1.2902)

f2_af11_reg[12]/CLK (0.785 0.785) RiseTrig slew=(1.2896 1.2896)

f2_af11_reg[13]/CLK (0.6341 0.6341) RiseTrig slew=(1.2663 1.2663)

f2_af11_reg[14]/CLK (0.7849 0.7849) RiseTrig slew=(1.2898 1.2898)

f2_af11_reg[15]/CLK (0.7852 0.7852) RiseTrig slew=(1.2896 1.2896)

f2_af11_reg[1]/CLK (0.6924 0.6924) RiseTrig slew=(1.2816 1.2816)

f2_af11_reg[2]/CLK (0.7575 0.7575) RiseTrig slew=(1.2902 1.2902)

f2_af11_reg[3]/CLK (0.7261 0.7261) RiseTrig slew=(1.2873 1.2873)

f2_af11_reg[4]/CLK (0.6563 0.6563) RiseTrig slew=(1.2738 1.2738)

f2_af11_reg[5]/CLK (0.7624 0.7624) RiseTrig slew=(1.2905 1.2905)

f2_af11_reg[6]/CLK (0.7672 0.7672) RiseTrig slew=(1.2904 1.2904)

f2_af11_reg[7]/CLK (0.7718 0.7718) RiseTrig slew=(1.2902 1.2902)

f2_af11_reg[8]/CLK (0.7764 0.7764) RiseTrig slew=(1.2901 1.2901)

f2_af11_reg[9]/CLK (0.634 0.634) RiseTrig slew=(1.2663 1.2663)

f2_af12_reg[0]/CLK (0.6339 0.6339) RiseTrig slew=(1.2662 1.2662)

f2_af12_reg[10]/CLK (0.5292 0.5292) RiseTrig slew=(1.2168 1.2168)

f2_af12_reg[11]/CLK (0.5331 0.5331) RiseTrig slew=(1.2181 1.2181)

f2_af12_reg[12]/CLK (0.5176 0.5176) RiseTrig slew=(1.2126 1.2126)

f2_af12_reg[13]/CLK (0.558 0.558) RiseTrig slew=(1.2259 1.2259)

f2_af12_reg[14]/CLK (0.525 0.525) RiseTrig slew=(1.2153 1.2153)

f2_af12_reg[15]/CLK (0.5215 0.5215) RiseTrig slew=(1.2141 1.2141)

f2_af12_reg[1]/CLK (0.6437 0.6437) RiseTrig slew=(1.27 1.27)

f2_af12_reg[2]/CLK (0.6337 0.6337) RiseTrig slew=(1.2662 1.2662)

f2_af12_reg[3]/CLK (0.6762 0.6762) RiseTrig slew=(1.2775 1.2775)

f2_af12_reg[4]/CLK (0.647 0.647) RiseTrig slew=(1.2711 1.2711)

f2_af12_reg[5]/CLK (0.6155 0.6155) RiseTrig slew=(1.258 1.258)

f2_af12_reg[6]/CLK (0.6049 0.6049) RiseTrig slew=(1.2528 1.2528)

f2_af12_reg[7]/CLK (0.5853 0.5853) RiseTrig slew=(1.2423 1.2423)

f2_af12_reg[8]/CLK (0.5818 0.5818) RiseTrig slew=(1.2403 1.2403)

f2_af12_reg[9]/CLK (0.5645 0.5645) RiseTrig slew=(1.2302 1.2302)

f2_af13_reg[0]/CLK (0.2449 0.2449) RiseTrig slew=(0.9544 0.9544)

f2_af13_reg[10]/CLK (0.2443 0.2443) RiseTrig slew=(0.9544 0.9544)

f2_af13_reg[11]/CLK (0.2566 0.2566) RiseTrig slew=(0.9692 0.9692)

f2_af13_reg[12]/CLK (0.2358 0.2358) RiseTrig slew=(0.9453 0.9453)

f2_af13_reg[13]/CLK (0.2476 0.2476) RiseTrig slew=(0.9589 0.9589)

f2_af13_reg[14]/CLK (0.244 0.244) RiseTrig slew=(0.9544 0.9544)

f2_af13_reg[15]/CLK (0.2445 0.2445) RiseTrig slew=(0.9544 0.9544)

f2_af13_reg[1]/CLK (0.6123 0.6123) RiseTrig slew=(1.2564 1.2564)

f2_af13_reg[2]/CLK (0.2449 0.2449) RiseTrig slew=(0.9544 0.9544)

f2_af13_reg[3]/CLK (0.2449 0.2449) RiseTrig slew=(0.9544 0.9544)

f2_af13_reg[4]/CLK (0.2449 0.2449) RiseTrig slew=(0.9544 0.9544)

f2_af13_reg[5]/CLK (0.6123 0.6123) RiseTrig slew=(1.2564 1.2564)

f2_af13_reg[6]/CLK (0.2449 0.2449) RiseTrig slew=(0.9544 0.9544)

f2_af13_reg[7]/CLK (0.2447 0.2447) RiseTrig slew=(0.9544 0.9544)

f2_af13_reg[8]/CLK (0.2448 0.2448) RiseTrig slew=(0.9544 0.9544)

f2_af13_reg[9]/CLK (0.2444 0.2444) RiseTrig slew=(0.9544 0.9544)

f2_af14_reg[0]/CLK (0.7127 0.7127) RiseTrig slew=(1.2853 1.2853)

f2_af14_reg[10]/CLK (0.7784 0.7784) RiseTrig slew=(1.2899 1.2899)

f2_af14_reg[11]/CLK (0.7796 0.7796) RiseTrig slew=(1.2899 1.2899)

f2_af14_reg[12]/CLK (0.7792 0.7792) RiseTrig slew=(1.2899 1.2899)

f2_af14_reg[13]/CLK (0.781 0.781) RiseTrig slew=(1.2898 1.2898)

f2_af14_reg[14]/CLK (0.7803 0.7803) RiseTrig slew=(1.2898 1.2898)

f2_af14_reg[15]/CLK (0.778 0.778) RiseTrig slew=(1.2899 1.2899)

f2_af14_reg[1]/CLK (0.7773 0.7773) RiseTrig slew=(1.29 1.29)

f2_af14_reg[2]/CLK (0.7335 0.7335) RiseTrig slew=(1.2882 1.2882)

f2_af14_reg[3]/CLK (0.7335 0.7335) RiseTrig slew=(1.2882 1.2882)

f2_af14_reg[4]/CLK (0.7299 0.7299) RiseTrig slew=(1.2878 1.2878)

f2_af14_reg[5]/CLK (0.7401 0.7401) RiseTrig slew=(1.2889 1.2889)

f2_af14_reg[6]/CLK (0.7489 0.7489) RiseTrig slew=(1.2897 1.2897)

f2_af14_reg[7]/CLK (0.6924 0.6924) RiseTrig slew=(1.2816 1.2816)

f2_af14_reg[8]/CLK (0.7523 0.7523) RiseTrig slew=(1.2899 1.2899)

f2_af14_reg[9]/CLK (0.7608 0.7608) RiseTrig slew=(1.2904 1.2904)

f2_af15_reg[0]/CLK (0.7146 0.7146) RiseTrig slew=(1.2856 1.2856)

f2_af15_reg[10]/CLK (0.6183 0.6183) RiseTrig slew=(1.2595 1.2595)

f2_af15_reg[11]/CLK (0.6154 0.6154) RiseTrig slew=(1.258 1.258)

f2_af15_reg[12]/CLK (0.6154 0.6154) RiseTrig slew=(1.258 1.258)

f2_af15_reg[13]/CLK (0.6341 0.6341) RiseTrig slew=(1.2663 1.2663)

f2_af15_reg[14]/CLK (0.6154 0.6154) RiseTrig slew=(1.258 1.258)

f2_af15_reg[15]/CLK (0.6341 0.6341) RiseTrig slew=(1.2663 1.2663)

f2_af15_reg[1]/CLK (0.6923 0.6923) RiseTrig slew=(1.2816 1.2816)

f2_af15_reg[2]/CLK (0.6924 0.6924) RiseTrig slew=(1.2816 1.2816)

f2_af15_reg[3]/CLK (0.6686 0.6686) RiseTrig slew=(1.2765 1.2765)

f2_af15_reg[4]/CLK (0.6628 0.6628) RiseTrig slew=(1.2752 1.2752)

f2_af15_reg[5]/CLK (0.6595 0.6595) RiseTrig slew=(1.2745 1.2745)

f2_af15_reg[6]/CLK (0.6595 0.6595) RiseTrig slew=(1.2745 1.2745)

f2_af15_reg[7]/CLK (0.6372 0.6372) RiseTrig slew=(1.2676 1.2676)

f2_af15_reg[8]/CLK (0.6298 0.6298) RiseTrig slew=(1.2647 1.2647)

f2_af15_reg[9]/CLK (0.6241 0.6241) RiseTrig slew=(1.2622 1.2622)

f2_af16_reg[0]/CLK (0.6918 0.6918) RiseTrig slew=(1.2787 1.2787)

f2_af16_reg[10]/CLK (0.2442 0.2442) RiseTrig slew=(0.9544 0.9544)

f2_af16_reg[11]/CLK (0.2524 0.2524) RiseTrig slew=(0.9644 0.9644)

f2_af16_reg[12]/CLK (0.2299 0.2299) RiseTrig slew=(0.9386 0.9386)

f2_af16_reg[13]/CLK (0.2117 0.2117) RiseTrig slew=(0.9167 0.9167)

f2_af16_reg[14]/CLK (0.2211 0.2211) RiseTrig slew=(0.9282 0.9282)

f2_af16_reg[15]/CLK (0.2439 0.2439) RiseTrig slew=(0.9544 0.9544)

f2_af16_reg[1]/CLK (0.6921 0.6921) RiseTrig slew=(1.2787 1.2787)

f2_af16_reg[2]/CLK (0.6923 0.6923) RiseTrig slew=(1.2787 1.2787)

f2_af16_reg[3]/CLK (0.6928 0.6928) RiseTrig slew=(1.2788 1.2788)

f2_af16_reg[4]/CLK (0.6926 0.6926) RiseTrig slew=(1.2788 1.2788)

f2_af16_reg[5]/CLK (0.6928 0.6928) RiseTrig slew=(1.2788 1.2788)

f2_af16_reg[6]/CLK (0.6928 0.6928) RiseTrig slew=(1.2788 1.2788)

f2_af16_reg[7]/CLK (0.2446 0.2446) RiseTrig slew=(0.9544 0.9544)

f2_af16_reg[8]/CLK (0.2446 0.2446) RiseTrig slew=(0.9544 0.9544)

f2_af16_reg[9]/CLK (0.2446 0.2446) RiseTrig slew=(0.9544 0.9544)

f2_af17_reg[0]/CLK (0.6804 0.6804) RiseTrig slew=(1.2778 1.2778)

f2_af17_reg[10]/CLK (0.6879 0.6879) RiseTrig slew=(1.2784 1.2784)

f2_af17_reg[11]/CLK (0.6892 0.6892) RiseTrig slew=(1.2785 1.2785)

f2_af17_reg[12]/CLK (0.6898 0.6898) RiseTrig slew=(1.2785 1.2785)

f2_af17_reg[13]/CLK (0.6902 0.6902) RiseTrig slew=(1.2786 1.2786)

f2_af17_reg[14]/CLK (0.6888 0.6888) RiseTrig slew=(1.2785 1.2785)

f2_af17_reg[15]/CLK (0.6874 0.6874) RiseTrig slew=(1.2784 1.2784)

f2_af17_reg[1]/CLK (0.6804 0.6804) RiseTrig slew=(1.2778 1.2778)

f2_af17_reg[2]/CLK (0.6804 0.6804) RiseTrig slew=(1.2778 1.2778)

f2_af17_reg[3]/CLK (0.6825 0.6825) RiseTrig slew=(1.278 1.278)

f2_af17_reg[4]/CLK (0.682 0.682) RiseTrig slew=(1.2779 1.2779)

f2_af17_reg[5]/CLK (0.681 0.681) RiseTrig slew=(1.2779 1.2779)

f2_af17_reg[6]/CLK (0.6831 0.6831) RiseTrig slew=(1.278 1.278)

f2_af17_reg[7]/CLK (0.6842 0.6842) RiseTrig slew=(1.2781 1.2781)

f2_af17_reg[8]/CLK (0.6869 0.6869) RiseTrig slew=(1.2783 1.2783)

f2_af17_reg[9]/CLK (0.6864 0.6864) RiseTrig slew=(1.2783 1.2783)

f2_af18_reg[0]/CLK (0.6852 0.6852) RiseTrig slew=(1.2782 1.2782)

f2_af18_reg[10]/CLK (0.6919 0.6919) RiseTrig slew=(1.2787 1.2787)

f2_af18_reg[11]/CLK (0.6959 0.6959) RiseTrig slew=(1.279 1.279)

f2_af18_reg[12]/CLK (0.696 0.696) RiseTrig slew=(1.279 1.279)

f2_af18_reg[13]/CLK (0.6959 0.6959) RiseTrig slew=(1.279 1.279)

f2_af18_reg[14]/CLK (0.696 0.696) RiseTrig slew=(1.279 1.279)

f2_af18_reg[15]/CLK (0.6958 0.6958) RiseTrig slew=(1.279 1.279)

f2_af18_reg[1]/CLK (0.6937 0.6937) RiseTrig slew=(1.2789 1.2789)

f2_af18_reg[2]/CLK (0.6944 0.6944) RiseTrig slew=(1.2789 1.2789)

f2_af18_reg[3]/CLK (0.6951 0.6951) RiseTrig slew=(1.279 1.279)

f2_af18_reg[4]/CLK (0.6932 0.6932) RiseTrig slew=(1.2788 1.2788)

f2_af18_reg[5]/CLK (0.6922 0.6922) RiseTrig slew=(1.2787 1.2787)

f2_af18_reg[6]/CLK (0.6123 0.6123) RiseTrig slew=(1.2564 1.2564)

f2_af18_reg[7]/CLK (0.6917 0.6917) RiseTrig slew=(1.2787 1.2787)

f2_af18_reg[8]/CLK (0.6915 0.6915) RiseTrig slew=(1.2787 1.2787)

f2_af18_reg[9]/CLK (0.0935 0.0935) RiseTrig slew=(0.6351 0.6351)

f2_af19_reg[0]/CLK (0.6919 0.6919) RiseTrig slew=(1.2787 1.2787)

f2_af19_reg[10]/CLK (0.0964 0.0964) RiseTrig slew=(0.6524 0.6524)

f2_af19_reg[11]/CLK (0.0985 0.0985) RiseTrig slew=(0.6601 0.6601)

f2_af19_reg[12]/CLK (0.0932 0.0932) RiseTrig slew=(0.6351 0.6351)

f2_af19_reg[13]/CLK (0.1036 0.1036) RiseTrig slew=(0.6752 0.6752)

f2_af19_reg[14]/CLK (0.1061 0.1061) RiseTrig slew=(0.6824 0.6824)

f2_af19_reg[15]/CLK (0.0931 0.0931) RiseTrig slew=(0.6351 0.6351)

f2_af19_reg[1]/CLK (0.6916 0.6916) RiseTrig slew=(1.2787 1.2787)

f2_af19_reg[2]/CLK (0.0935 0.0935) RiseTrig slew=(0.6351 0.6351)

f2_af19_reg[3]/CLK (0.0934 0.0934) RiseTrig slew=(0.6351 0.6351)

f2_af19_reg[4]/CLK (0.0935 0.0935) RiseTrig slew=(0.6351 0.6351)

f2_af19_reg[5]/CLK (0.6919 0.6919) RiseTrig slew=(1.2787 1.2787)

f2_af19_reg[6]/CLK (0.6926 0.6926) RiseTrig slew=(1.2788 1.2788)

f2_af19_reg[7]/CLK (0.6925 0.6925) RiseTrig slew=(1.2788 1.2788)

f2_af19_reg[8]/CLK (0.0934 0.0934) RiseTrig slew=(0.6351 0.6351)

f2_af19_reg[9]/CLK (0.0935 0.0935) RiseTrig slew=(0.6351 0.6351)

f2_af21_reg[0]/CLK (0.2471 0.2471) RiseTrig slew=(0.4695 0.4695)

f2_af21_reg[10]/CLK (0.2537 0.2537) RiseTrig slew=(0.4687 0.4687)

f2_af21_reg[11]/CLK (0.254 0.254) RiseTrig slew=(0.4687 0.4687)

f2_af21_reg[12]/CLK (0.2541 0.2541) RiseTrig slew=(0.4687 0.4687)

f2_af21_reg[13]/CLK (0.2541 0.2541) RiseTrig slew=(0.4687 0.4687)

f2_af21_reg[14]/CLK (0.2541 0.2541) RiseTrig slew=(0.4687 0.4687)

f2_af21_reg[15]/CLK (0.2542 0.2542) RiseTrig slew=(0.4687 0.4687)

f2_af21_reg[1]/CLK (0.2491 0.2491) RiseTrig slew=(0.4693 0.4693)

f2_af21_reg[2]/CLK (0.249 0.249) RiseTrig slew=(0.4693 0.4693)

f2_af21_reg[3]/CLK (0.2475 0.2475) RiseTrig slew=(0.4694 0.4694)

f2_af21_reg[4]/CLK (0.2503 0.2503) RiseTrig slew=(0.4691 0.4691)

f2_af21_reg[5]/CLK (0.2507 0.2507) RiseTrig slew=(0.4691 0.4691)

f2_af21_reg[6]/CLK (0.251 0.251) RiseTrig slew=(0.469 0.469)

f2_af21_reg[7]/CLK (0.2527 0.2527) RiseTrig slew=(0.4688 0.4688)

f2_af21_reg[8]/CLK (0.2525 0.2525) RiseTrig slew=(0.4689 0.4689)

f2_af21_reg[9]/CLK (0.2542 0.2542) RiseTrig slew=(0.4687 0.4687)

f2_af22_reg[0]/CLK (0.2449 0.2449) RiseTrig slew=(0.4697 0.4697)

f2_af22_reg[10]/CLK (0.2542 0.2542) RiseTrig slew=(0.4687 0.4687)

f2_af22_reg[11]/CLK (0.2541 0.2541) RiseTrig slew=(0.4687 0.4687)

f2_af22_reg[12]/CLK (0.2538 0.2538) RiseTrig slew=(0.4687 0.4687)

f2_af22_reg[13]/CLK (0.254 0.254) RiseTrig slew=(0.4687 0.4687)

f2_af22_reg[14]/CLK (0.254 0.254) RiseTrig slew=(0.4687 0.4687)

f2_af22_reg[15]/CLK (0.2542 0.2542) RiseTrig slew=(0.4687 0.4687)

f2_af22_reg[1]/CLK (0.2491 0.2491) RiseTrig slew=(0.4693 0.4693)

f2_af22_reg[2]/CLK (0.2491 0.2491) RiseTrig slew=(0.4693 0.4693)

f2_af22_reg[3]/CLK (0.2458 0.2458) RiseTrig slew=(0.4696 0.4696)

f2_af22_reg[4]/CLK (0.2488 0.2488) RiseTrig slew=(0.4693 0.4693)

f2_af22_reg[5]/CLK (0.2497 0.2497) RiseTrig slew=(0.4692 0.4692)

f2_af22_reg[6]/CLK (0.249 0.249) RiseTrig slew=(0.4693 0.4693)

f2_af22_reg[7]/CLK (0.2499 0.2499) RiseTrig slew=(0.4692 0.4692)

f2_af22_reg[8]/CLK (0.2514 0.2514) RiseTrig slew=(0.469 0.469)

f2_af22_reg[9]/CLK (0.2542 0.2542) RiseTrig slew=(0.4687 0.4687)

f2_af23_reg[0]/CLK (0.217 0.217) RiseTrig slew=(0.4691 0.4691)

f2_af23_reg[10]/CLK (0.781 0.781) RiseTrig slew=(1.2898 1.2898)

f2_af23_reg[11]/CLK (0.7815 0.7815) RiseTrig slew=(1.2898 1.2898)

f2_af23_reg[12]/CLK (0.7813 0.7813) RiseTrig slew=(1.2898 1.2898)

f2_af23_reg[13]/CLK (0.7809 0.7809) RiseTrig slew=(1.2898 1.2898)

f2_af23_reg[14]/CLK (0.7815 0.7815) RiseTrig slew=(1.2898 1.2898)

f2_af23_reg[15]/CLK (0.7811 0.7811) RiseTrig slew=(1.2898 1.2898)

f2_af23_reg[1]/CLK (0.237 0.237) RiseTrig slew=(0.47 0.47)

f2_af23_reg[2]/CLK (0.2261 0.2261) RiseTrig slew=(0.4697 0.4697)

f2_af23_reg[3]/CLK (0.2288 0.2288) RiseTrig slew=(0.4699 0.4699)

f2_af23_reg[4]/CLK (0.2352 0.2352) RiseTrig slew=(0.47 0.47)

f2_af23_reg[5]/CLK (0.2352 0.2352) RiseTrig slew=(0.47 0.47)

f2_af23_reg[6]/CLK (0.2391 0.2391) RiseTrig slew=(0.47 0.47)

f2_af23_reg[7]/CLK (0.2128 0.2128) RiseTrig slew=(0.4686 0.4686)

f2_af23_reg[8]/CLK (0.2129 0.2129) RiseTrig slew=(0.4686 0.4686)

f2_af23_reg[9]/CLK (0.7818 0.7818) RiseTrig slew=(1.2898 1.2898)

f2_af24_reg[0]/CLK (0.2342 0.2342) RiseTrig slew=(0.47 0.47)

f2_af24_reg[10]/CLK (0.2462 0.2462) RiseTrig slew=(0.4696 0.4696)

f2_af24_reg[11]/CLK (0.2493 0.2493) RiseTrig slew=(0.4692 0.4692)

f2_af24_reg[12]/CLK (0.2483 0.2483) RiseTrig slew=(0.4693 0.4693)

f2_af24_reg[13]/CLK (0.2496 0.2496) RiseTrig slew=(0.4692 0.4692)

f2_af24_reg[14]/CLK (0.2497 0.2497) RiseTrig slew=(0.4692 0.4692)

f2_af24_reg[15]/CLK (0.2454 0.2454) RiseTrig slew=(0.4697 0.4697)

f2_af24_reg[1]/CLK (0.2408 0.2408) RiseTrig slew=(0.47 0.47)

f2_af24_reg[2]/CLK (0.2342 0.2342) RiseTrig slew=(0.47 0.47)

f2_af24_reg[3]/CLK (0.2397 0.2397) RiseTrig slew=(0.47 0.47)

f2_af24_reg[4]/CLK (0.2413 0.2413) RiseTrig slew=(0.47 0.47)

f2_af24_reg[5]/CLK (0.2423 0.2423) RiseTrig slew=(0.4699 0.4699)

f2_af24_reg[6]/CLK (0.2433 0.2433) RiseTrig slew=(0.4699 0.4699)

f2_af24_reg[7]/CLK (0.2443 0.2443) RiseTrig slew=(0.4698 0.4698)

f2_af24_reg[8]/CLK (0.2443 0.2443) RiseTrig slew=(0.4698 0.4698)

f2_af24_reg[9]/CLK (0.2443 0.2443) RiseTrig slew=(0.4698 0.4698)

f2_af25_reg[0]/CLK (0.2454 0.2454) RiseTrig slew=(0.4697 0.4697)

f2_af25_reg[10]/CLK (0.2516 0.2516) RiseTrig slew=(0.469 0.469)

f2_af25_reg[11]/CLK (0.2528 0.2528) RiseTrig slew=(0.4688 0.4688)

f2_af25_reg[12]/CLK (0.2532 0.2532) RiseTrig slew=(0.4688 0.4688)

f2_af25_reg[13]/CLK (0.2533 0.2533) RiseTrig slew=(0.4688 0.4688)

f2_af25_reg[14]/CLK (0.2535 0.2535) RiseTrig slew=(0.4688 0.4688)

f2_af25_reg[15]/CLK (0.2523 0.2523) RiseTrig slew=(0.4689 0.4689)

f2_af25_reg[1]/CLK (0.2491 0.2491) RiseTrig slew=(0.4693 0.4693)

f2_af25_reg[2]/CLK (0.249 0.249) RiseTrig slew=(0.4693 0.4693)

f2_af25_reg[3]/CLK (0.2471 0.2471) RiseTrig slew=(0.4695 0.4695)

f2_af25_reg[4]/CLK (0.2489 0.2489) RiseTrig slew=(0.4693 0.4693)

f2_af25_reg[5]/CLK (0.2497 0.2497) RiseTrig slew=(0.4692 0.4692)

f2_af25_reg[6]/CLK (0.2503 0.2503) RiseTrig slew=(0.4691 0.4691)

f2_af25_reg[7]/CLK (0.2503 0.2503) RiseTrig slew=(0.4691 0.4691)

f2_af25_reg[8]/CLK (0.2502 0.2502) RiseTrig slew=(0.4691 0.4691)

f2_af25_reg[9]/CLK (0.2518 0.2518) RiseTrig slew=(0.4689 0.4689)

f2_af26_reg[0]/CLK (0.2342 0.2342) RiseTrig slew=(0.47 0.47)

f2_af26_reg[10]/CLK (0.132 0.132) RiseTrig slew=(0.4281 0.4281)

f2_af26_reg[11]/CLK (0.1277 0.1277) RiseTrig slew=(0.4256 0.4256)

f2_af26_reg[12]/CLK (0.0957 0.0957) RiseTrig slew=(0.407 0.407)

f2_af26_reg[13]/CLK (0.1011 0.1011) RiseTrig slew=(0.4108 0.4108)

f2_af26_reg[14]/CLK (0.0913 0.0913) RiseTrig slew=(0.4027 0.4027)

f2_af26_reg[15]/CLK (0.1098 0.1098) RiseTrig slew=(0.416 0.416)

f2_af26_reg[1]/CLK (0.1296 0.1296) RiseTrig slew=(0.4251 0.4251)

f2_af26_reg[2]/CLK (0.118 0.118) RiseTrig slew=(0.4209 0.4209)

f2_af26_reg[3]/CLK (0.2364 0.2364) RiseTrig slew=(0.47 0.47)

f2_af26_reg[4]/CLK (0.2478 0.2478) RiseTrig slew=(0.4693 0.4693)

f2_af26_reg[5]/CLK (0.2465 0.2465) RiseTrig slew=(0.4695 0.4695)

f2_af26_reg[6]/CLK (0.1311 0.1311) RiseTrig slew=(0.4248 0.4248)

f2_af26_reg[7]/CLK (0.2463 0.2463) RiseTrig slew=(0.4695 0.4695)

f2_af26_reg[8]/CLK (0.2472 0.2472) RiseTrig slew=(0.4694 0.4694)

f2_af26_reg[9]/CLK (0.131 0.131) RiseTrig slew=(0.4248 0.4248)

f2_af27_reg[0]/CLK (0.2421 0.2421) RiseTrig slew=(0.4699 0.4699)

f2_af27_reg[10]/CLK (0.2493 0.2493) RiseTrig slew=(0.4691 0.4691)

f2_af27_reg[11]/CLK (0.2502 0.2502) RiseTrig slew=(0.469 0.469)

f2_af27_reg[12]/CLK (0.2505 0.2505) RiseTrig slew=(0.469 0.469)

f2_af27_reg[13]/CLK (0.2506 0.2506) RiseTrig slew=(0.469 0.469)

f2_af27_reg[14]/CLK (0.2501 0.2501) RiseTrig slew=(0.469 0.469)

f2_af27_reg[15]/CLK (0.2498 0.2498) RiseTrig slew=(0.4691 0.4691)

f2_af27_reg[1]/CLK (0.2444 0.2444) RiseTrig slew=(0.4697 0.4697)

f2_af27_reg[2]/CLK (0.2449 0.2449) RiseTrig slew=(0.4696 0.4696)

f2_af27_reg[3]/CLK (0.2464 0.2464) RiseTrig slew=(0.4695 0.4695)

f2_af27_reg[4]/CLK (0.2461 0.2461) RiseTrig slew=(0.4695 0.4695)

f2_af27_reg[5]/CLK (0.247 0.247) RiseTrig slew=(0.4694 0.4694)

f2_af27_reg[6]/CLK (0.2476 0.2476) RiseTrig slew=(0.4693 0.4693)

f2_af27_reg[7]/CLK (0.2482 0.2482) RiseTrig slew=(0.4693 0.4693)

f2_af27_reg[8]/CLK (0.2488 0.2488) RiseTrig slew=(0.4692 0.4692)

f2_af27_reg[9]/CLK (0.2496 0.2496) RiseTrig slew=(0.4691 0.4691)

f2_af28_reg[0]/CLK (0.2433 0.2433) RiseTrig slew=(0.4698 0.4698)

f2_af28_reg[10]/CLK (0.2486 0.2486) RiseTrig slew=(0.4692 0.4692)

f2_af28_reg[11]/CLK (0.2487 0.2487) RiseTrig slew=(0.4692 0.4692)

f2_af28_reg[12]/CLK (0.2489 0.2489) RiseTrig slew=(0.4692 0.4692)

f2_af28_reg[13]/CLK (0.249 0.249) RiseTrig slew=(0.4692 0.4692)

f2_af28_reg[14]/CLK (0.2488 0.2488) RiseTrig slew=(0.4692 0.4692)

f2_af28_reg[15]/CLK (0.2488 0.2488) RiseTrig slew=(0.4692 0.4692)

f2_af28_reg[1]/CLK (0.1311 0.1311) RiseTrig slew=(0.4248 0.4248)

f2_af28_reg[2]/CLK (0.1311 0.1311) RiseTrig slew=(0.4248 0.4248)

f2_af28_reg[3]/CLK (0.2456 0.2456) RiseTrig slew=(0.4696 0.4696)

f2_af28_reg[4]/CLK (0.2483 0.2483) RiseTrig slew=(0.4693 0.4693)

f2_af28_reg[5]/CLK (0.2468 0.2468) RiseTrig slew=(0.4694 0.4694)

f2_af28_reg[6]/CLK (0.2475 0.2475) RiseTrig slew=(0.4693 0.4693)

f2_af28_reg[7]/CLK (0.2461 0.2461) RiseTrig slew=(0.4695 0.4695)

f2_af28_reg[8]/CLK (0.2474 0.2474) RiseTrig slew=(0.4694 0.4694)

f2_af28_reg[9]/CLK (0.2484 0.2484) RiseTrig slew=(0.4692 0.4692)

f2_af29_reg[0]/CLK (0.2458 0.2458) RiseTrig slew=(0.4695 0.4695)

f2_af29_reg[10]/CLK (0.1322 0.1322) RiseTrig slew=(0.4246 0.4246)

f2_af29_reg[11]/CLK (0.2489 0.2489) RiseTrig slew=(0.4692 0.4692)

f2_af29_reg[12]/CLK (0.1323 0.1323) RiseTrig slew=(0.4246 0.4246)

f2_af29_reg[13]/CLK (0.1322 0.1322) RiseTrig slew=(0.4246 0.4246)

f2_af29_reg[14]/CLK (0.1323 0.1323) RiseTrig slew=(0.4246 0.4246)

f2_af29_reg[15]/CLK (0.1324 0.1324) RiseTrig slew=(0.4246 0.4246)

f2_af29_reg[1]/CLK (0.1308 0.1308) RiseTrig slew=(0.4248 0.4248)

f2_af29_reg[2]/CLK (0.1314 0.1314) RiseTrig slew=(0.4247 0.4247)

f2_af29_reg[3]/CLK (0.2481 0.2481) RiseTrig slew=(0.4693 0.4693)

f2_af29_reg[4]/CLK (0.248 0.248) RiseTrig slew=(0.4693 0.4693)

f2_af29_reg[5]/CLK (0.2474 0.2474) RiseTrig slew=(0.4694 0.4694)

f2_af29_reg[6]/CLK (0.2477 0.2477) RiseTrig slew=(0.4693 0.4693)

f2_af29_reg[7]/CLK (0.2473 0.2473) RiseTrig slew=(0.4694 0.4694)

f2_af29_reg[8]/CLK (0.247 0.247) RiseTrig slew=(0.4694 0.4694)

f2_af29_reg[9]/CLK (0.2485 0.2485) RiseTrig slew=(0.4692 0.4692)

f2_af31_reg[0]/CLK (0.2127 0.2127) RiseTrig slew=(0.4686 0.4686)

f2_af31_reg[10]/CLK (0.7825 0.7825) RiseTrig slew=(1.2897 1.2897)

f2_af31_reg[11]/CLK (0.7826 0.7826) RiseTrig slew=(1.2897 1.2897)

f2_af31_reg[12]/CLK (0.7828 0.7828) RiseTrig slew=(1.2897 1.2897)

f2_af31_reg[13]/CLK (0.7827 0.7827) RiseTrig slew=(1.2897 1.2897)

f2_af31_reg[14]/CLK (0.7828 0.7828) RiseTrig slew=(1.2897 1.2897)

f2_af31_reg[15]/CLK (0.7828 0.7828) RiseTrig slew=(1.2897 1.2897)

f2_af31_reg[1]/CLK (0.2128 0.2128) RiseTrig slew=(0.4686 0.4686)

f2_af31_reg[2]/CLK (0.2128 0.2128) RiseTrig slew=(0.4686 0.4686)

f2_af31_reg[3]/CLK (0.1784 0.1784) RiseTrig slew=(0.4555 0.4555)

f2_af31_reg[4]/CLK (0.1745 0.1745) RiseTrig slew=(0.453 0.453)

f2_af31_reg[5]/CLK (0.1285 0.1285) RiseTrig slew=(0.4254 0.4254)

f2_af31_reg[6]/CLK (0.2083 0.2083) RiseTrig slew=(0.4681 0.4681)

f2_af31_reg[7]/CLK (0.2127 0.2127) RiseTrig slew=(0.4686 0.4686)

f2_af31_reg[8]/CLK (0.2129 0.2129) RiseTrig slew=(0.4686 0.4686)

f2_af31_reg[9]/CLK (0.2128 0.2128) RiseTrig slew=(0.4686 0.4686)

f2_af32_reg[0]/CLK (0.7828 0.7828) RiseTrig slew=(1.2897 1.2897)

f2_af32_reg[10]/CLK (0.7827 0.7827) RiseTrig slew=(1.2897 1.2897)

f2_af32_reg[11]/CLK (0.7827 0.7827) RiseTrig slew=(1.2897 1.2897)

f2_af32_reg[12]/CLK (0.7822 0.7822) RiseTrig slew=(1.2897 1.2897)

f2_af32_reg[13]/CLK (0.7825 0.7825) RiseTrig slew=(1.2897 1.2897)

f2_af32_reg[14]/CLK (0.7825 0.7825) RiseTrig slew=(1.2897 1.2897)

f2_af32_reg[15]/CLK (0.7823 0.7823) RiseTrig slew=(1.2897 1.2897)

f2_af32_reg[1]/CLK (0.7828 0.7828) RiseTrig slew=(1.2897 1.2897)

f2_af32_reg[2]/CLK (0.7828 0.7828) RiseTrig slew=(1.2897 1.2897)

f2_af32_reg[3]/CLK (0.1784 0.1784) RiseTrig slew=(0.4555 0.4555)

f2_af32_reg[4]/CLK (0.1784 0.1784) RiseTrig slew=(0.4555 0.4555)

f2_af32_reg[5]/CLK (0.1783 0.1783) RiseTrig slew=(0.4555 0.4555)

f2_af32_reg[6]/CLK (0.1784 0.1784) RiseTrig slew=(0.4555 0.4555)

f2_af32_reg[7]/CLK (0.7827 0.7827) RiseTrig slew=(1.2897 1.2897)

f2_af32_reg[8]/CLK (0.7827 0.7827) RiseTrig slew=(1.2897 1.2897)

f2_af32_reg[9]/CLK (0.7828 0.7828) RiseTrig slew=(1.2897 1.2897)

f2_af33_reg[0]/CLK (0.1569 0.1569) RiseTrig slew=(0.4403 0.4403)

f2_af33_reg[10]/CLK (0.0933 0.0933) RiseTrig slew=(0.6351 0.6351)

f2_af33_reg[11]/CLK (0.0934 0.0934) RiseTrig slew=(0.6351 0.6351)

f2_af33_reg[12]/CLK (0.0932 0.0932) RiseTrig slew=(0.6351 0.6351)

f2_af33_reg[13]/CLK (0.0931 0.0931) RiseTrig slew=(0.6351 0.6351)

f2_af33_reg[14]/CLK (0.0933 0.0933) RiseTrig slew=(0.6351 0.6351)

f2_af33_reg[15]/CLK (0.0932 0.0932) RiseTrig slew=(0.6351 0.6351)

f2_af33_reg[1]/CLK (0.693 0.693) RiseTrig slew=(1.2788 1.2788)

f2_af33_reg[2]/CLK (0.6935 0.6935) RiseTrig slew=(1.2788 1.2788)

f2_af33_reg[3]/CLK (0.159 0.159) RiseTrig slew=(0.4419 0.4419)

f2_af33_reg[4]/CLK (0.1569 0.1569) RiseTrig slew=(0.4403 0.4403)

f2_af33_reg[5]/CLK (0.1498 0.1498) RiseTrig slew=(0.4363 0.4363)

f2_af33_reg[6]/CLK (0.1546 0.1546) RiseTrig slew=(0.4386 0.4386)

f2_af33_reg[7]/CLK (0.6935 0.6935) RiseTrig slew=(1.2788 1.2788)

f2_af33_reg[8]/CLK (0.6954 0.6954) RiseTrig slew=(1.279 1.279)

f2_af33_reg[9]/CLK (0.6956 0.6956) RiseTrig slew=(1.279 1.279)

f2_af34_reg[0]/CLK (0.2122 0.2122) RiseTrig slew=(0.4686 0.4686)

f2_af34_reg[10]/CLK (0.2215 0.2215) RiseTrig slew=(0.4695 0.4695)

f2_af34_reg[11]/CLK (0.223 0.223) RiseTrig slew=(0.4696 0.4696)

f2_af34_reg[12]/CLK (0.2246 0.2246) RiseTrig slew=(0.4697 0.4697)

f2_af34_reg[13]/CLK (0.2375 0.2375) RiseTrig slew=(0.47 0.47)

f2_af34_reg[14]/CLK (0.2346 0.2346) RiseTrig slew=(0.47 0.47)

f2_af34_reg[15]/CLK (0.2321 0.2321) RiseTrig slew=(0.47 0.47)

f2_af34_reg[1]/CLK (0.2123 0.2123) RiseTrig slew=(0.4686 0.4686)

f2_af34_reg[2]/CLK (0.2125 0.2125) RiseTrig slew=(0.4686 0.4686)

f2_af34_reg[3]/CLK (0.1784 0.1784) RiseTrig slew=(0.4555 0.4555)

f2_af34_reg[4]/CLK (0.1665 0.1665) RiseTrig slew=(0.4474 0.4474)

f2_af34_reg[5]/CLK (0.1619 0.1619) RiseTrig slew=(0.444 0.444)

f2_af34_reg[6]/CLK (0.1285 0.1285) RiseTrig slew=(0.4254 0.4254)

f2_af34_reg[7]/CLK (0.2109 0.2109) RiseTrig slew=(0.4685 0.4685)

f2_af34_reg[8]/CLK (0.2153 0.2153) RiseTrig slew=(0.469 0.469)

f2_af34_reg[9]/CLK (0.2184 0.2184) RiseTrig slew=(0.4692 0.4692)

f2_af35_reg[0]/CLK (0.1889 0.1889) RiseTrig slew=(0.4608 0.4608)

f2_af35_reg[10]/CLK (0.1999 0.1999) RiseTrig slew=(0.4655 0.4655)

f2_af35_reg[11]/CLK (0.2014 0.2014) RiseTrig slew=(0.4661 0.4661)

f2_af35_reg[12]/CLK (0.2042 0.2042) RiseTrig slew=(0.467 0.467)

f2_af35_reg[13]/CLK (0.2056 0.2056) RiseTrig slew=(0.4675 0.4675)

f2_af35_reg[14]/CLK (0.2125 0.2125) RiseTrig slew=(0.4686 0.4686)

f2_af35_reg[15]/CLK (0.2029 0.2029) RiseTrig slew=(0.4666 0.4666)

f2_af35_reg[1]/CLK (0.1837 0.1837) RiseTrig slew=(0.4583 0.4583)

f2_af35_reg[2]/CLK (0.1854 0.1854) RiseTrig slew=(0.4592 0.4592)

f2_af35_reg[3]/CLK (0.1784 0.1784) RiseTrig slew=(0.4555 0.4555)

f2_af35_reg[4]/CLK (0.1725 0.1725) RiseTrig slew=(0.4516 0.4516)

f2_af35_reg[5]/CLK (0.1687 0.1687) RiseTrig slew=(0.4489 0.4489)

f2_af35_reg[6]/CLK (0.1801 0.1801) RiseTrig slew=(0.4565 0.4565)

f2_af35_reg[7]/CLK (0.1907 0.1907) RiseTrig slew=(0.4617 0.4617)

f2_af35_reg[8]/CLK (0.1941 0.1941) RiseTrig slew=(0.4632 0.4632)

f2_af35_reg[9]/CLK (0.197 0.197) RiseTrig slew=(0.4644 0.4644)

f2_af36_reg[0]/CLK (0.0639 0.0639) RiseTrig slew=(0.3713 0.3713)

f2_af36_reg[10]/CLK (0.0424 0.0424) RiseTrig slew=(0.3275 0.3275)

f2_af36_reg[11]/CLK (0.0329 0.0329) RiseTrig slew=(0.3031 0.3031)

f2_af36_reg[12]/CLK (0.0295 0.0295) RiseTrig slew=(0.2937 0.2937)

f2_af36_reg[13]/CLK (0.0301 0.0301) RiseTrig slew=(0.3182 0.3182)

f2_af36_reg[14]/CLK (0.028 0.028) RiseTrig slew=(0.2894 0.2894)

f2_af36_reg[15]/CLK (0.0368 0.0368) RiseTrig slew=(0.3107 0.3107)

f2_af36_reg[1]/CLK (0.064 0.064) RiseTrig slew=(0.3713 0.3713)

f2_af36_reg[2]/CLK (0.064 0.064) RiseTrig slew=(0.3713 0.3713)

f2_af36_reg[3]/CLK (0.064 0.064) RiseTrig slew=(0.3713 0.3713)

f2_af36_reg[4]/CLK (0.14 0.14) RiseTrig slew=(0.4325 0.4325)

f2_af36_reg[5]/CLK (0.0714 0.0714) RiseTrig slew=(0.3816 0.3816)

f2_af36_reg[6]/CLK (0.0659 0.0659) RiseTrig slew=(0.3749 0.3749)

f2_af36_reg[7]/CLK (0.0575 0.0575) RiseTrig slew=(0.3599 0.3599)

f2_af36_reg[8]/CLK (0.0531 0.0531) RiseTrig slew=(0.3518 0.3518)

f2_af36_reg[9]/CLK (0.0443 0.0443) RiseTrig slew=(0.3329 0.3329)

f2_af37_reg[0]/CLK (0.1304 0.1304) RiseTrig slew=(0.4249 0.4249)

f2_af37_reg[10]/CLK (0.1321 0.1321) RiseTrig slew=(0.4246 0.4246)

f2_af37_reg[11]/CLK (0.1322 0.1322) RiseTrig slew=(0.4246 0.4246)

f2_af37_reg[12]/CLK (0.1321 0.1321) RiseTrig slew=(0.4246 0.4246)

f2_af37_reg[13]/CLK (0.1322 0.1322) RiseTrig slew=(0.4246 0.4246)

f2_af37_reg[14]/CLK (0.1322 0.1322) RiseTrig slew=(0.4246 0.4246)

f2_af37_reg[15]/CLK (0.1321 0.1321) RiseTrig slew=(0.4246 0.4246)

f2_af37_reg[1]/CLK (0.13 0.13) RiseTrig slew=(0.425 0.425)

f2_af37_reg[2]/CLK (0.1294 0.1294) RiseTrig slew=(0.4252 0.4252)

f2_af37_reg[3]/CLK (0.1292 0.1292) RiseTrig slew=(0.4252 0.4252)

f2_af37_reg[4]/CLK (0.1284 0.1284) RiseTrig slew=(0.4254 0.4254)

f2_af37_reg[5]/CLK (0.1287 0.1287) RiseTrig slew=(0.4254 0.4254)

f2_af37_reg[6]/CLK (0.1229 0.1229) RiseTrig slew=(0.4233 0.4233)

f2_af37_reg[7]/CLK (0.1312 0.1312) RiseTrig slew=(0.4248 0.4248)

f2_af37_reg[8]/CLK (0.1317 0.1317) RiseTrig slew=(0.4247 0.4247)

f2_af37_reg[9]/CLK (0.1318 0.1318) RiseTrig slew=(0.4247 0.4247)

f2_af38_reg[0]/CLK (0.1299 0.1299) RiseTrig slew=(0.4269 0.4269)

f2_af38_reg[10]/CLK (0.1126 0.1126) RiseTrig slew=(0.4177 0.4177)

f2_af38_reg[11]/CLK (0.1044 0.1044) RiseTrig slew=(0.4128 0.4128)

f2_af38_reg[12]/CLK (0.1044 0.1044) RiseTrig slew=(0.4128 0.4128)

f2_af38_reg[13]/CLK (0.1045 0.1045) RiseTrig slew=(0.4127 0.4127)

f2_af38_reg[14]/CLK (0.1045 0.1045) RiseTrig slew=(0.4127 0.4127)

f2_af38_reg[15]/CLK (0.1045 0.1045) RiseTrig slew=(0.4127 0.4127)

f2_af38_reg[1]/CLK (0.0714 0.0714) RiseTrig slew=(0.3816 0.3816)

f2_af38_reg[2]/CLK (0.0713 0.0713) RiseTrig slew=(0.3816 0.3816)

f2_af38_reg[3]/CLK (0.1475 0.1475) RiseTrig slew=(0.4357 0.4357)

f2_af38_reg[4]/CLK (0.1344 0.1344) RiseTrig slew=(0.4294 0.4294)

f2_af38_reg[5]/CLK (0.0686 0.0686) RiseTrig slew=(0.3785 0.3785)

f2_af38_reg[6]/CLK (0.1254 0.1254) RiseTrig slew=(0.4245 0.4245)

f2_af38_reg[7]/CLK (0.0777 0.0777) RiseTrig slew=(0.3887 0.3887)

f2_af38_reg[8]/CLK (0.0807 0.0807) RiseTrig slew=(0.3919 0.3919)

f2_af38_reg[9]/CLK (0.0859 0.0859) RiseTrig slew=(0.3974 0.3974)

f2_af39_reg[0]/CLK (0.0485 0.0485) RiseTrig slew=(0.343 0.343)

f2_af39_reg[10]/CLK (0.0314 0.0314) RiseTrig slew=(0.2991 0.2991)

f2_af39_reg[11]/CLK (0.0388 0.0388) RiseTrig slew=(0.3165 0.3165)

f2_af39_reg[12]/CLK (0.0264 0.0264) RiseTrig slew=(0.2845 0.2845)

f2_af39_reg[13]/CLK (0.0231 0.0231) RiseTrig slew=(0.2746 0.2746)

f2_af39_reg[14]/CLK (0.0315 0.0315) RiseTrig slew=(0.2991 0.2991)

f2_af39_reg[15]/CLK (0.0315 0.0315) RiseTrig slew=(0.2991 0.2991)

f2_af39_reg[1]/CLK (0.0508 0.0508) RiseTrig slew=(0.3473 0.3473)

f2_af39_reg[2]/CLK (0.0618 0.0618) RiseTrig slew=(0.3677 0.3677)

f2_af39_reg[3]/CLK (0.1427 0.1427) RiseTrig slew=(0.4339 0.4339)

f2_af39_reg[4]/CLK (0.1363 0.1363) RiseTrig slew=(0.4305 0.4305)

f2_af39_reg[5]/CLK (0.0639 0.0639) RiseTrig slew=(0.3713 0.3713)

f2_af39_reg[6]/CLK (0.1281 0.1281) RiseTrig slew=(0.4255 0.4255)

f2_af39_reg[7]/CLK (0.0596 0.0596) RiseTrig slew=(0.3638 0.3638)

f2_af39_reg[8]/CLK (0.0748 0.0748) RiseTrig slew=(0.3854 0.3854)

f2_af39_reg[9]/CLK (0.0388 0.0388) RiseTrig slew=(0.3165 0.3165)

f2_sh_reg_reg[0]/CLK (0.249 0.249) RiseTrig slew=(0.4692 0.4692)

f2_sh_reg_reg[1]/CLK (0.2517 0.2517) RiseTrig slew=(0.4689 0.4689)

f3_sum0_ff_reg[0]/CLK (0.7715 0.7715) RiseTrig slew=(1.2902 1.2902)

f3_sum0_ff_reg[10]/CLK (0.7739 0.7739) RiseTrig slew=(1.2902 1.2902)

f3_sum0_ff_reg[11]/CLK (0.7869 0.7869) RiseTrig slew=(1.2897 1.2897)

f3_sum0_ff_reg[12]/CLK (0.7739 0.7739) RiseTrig slew=(1.2902 1.2902)

f3_sum0_ff_reg[13]/CLK (0.7899 0.7899) RiseTrig slew=(1.2896 1.2896)

f3_sum0_ff_reg[14]/CLK (0.7905 0.7905) RiseTrig slew=(1.2896 1.2896)

f3_sum0_ff_reg[15]/CLK (0.7881 0.7881) RiseTrig slew=(1.2897 1.2897)

f3_sum0_ff_reg[16]/CLK (0.7893 0.7893) RiseTrig slew=(1.2896 1.2896)

f3_sum0_ff_reg[17]/CLK (0.7855 0.7855) RiseTrig slew=(1.2898 1.2898)

f3_sum0_ff_reg[18]/CLK (0.7863 0.7863) RiseTrig slew=(1.2897 1.2897)

f3_sum0_ff_reg[1]/CLK (0.7698 0.7698) RiseTrig slew=(1.2903 1.2903)

f3_sum0_ff_reg[2]/CLK (0.7657 0.7657) RiseTrig slew=(1.2904 1.2904)

f3_sum0_ff_reg[3]/CLK (0.7715 0.7715) RiseTrig slew=(1.2902 1.2902)

f3_sum0_ff_reg[4]/CLK (0.7704 0.7704) RiseTrig slew=(1.2903 1.2903)

f3_sum0_ff_reg[5]/CLK (0.7712 0.7712) RiseTrig slew=(1.2903 1.2903)

f3_sum0_ff_reg[6]/CLK (0.7712 0.7712) RiseTrig slew=(1.2902 1.2902)

f3_sum0_ff_reg[7]/CLK (0.7732 0.7732) RiseTrig slew=(1.2902 1.2902)

f3_sum0_ff_reg[8]/CLK (0.7739 0.7739) RiseTrig slew=(1.2902 1.2902)

f3_sum0_ff_reg[9]/CLK (0.7739 0.7739) RiseTrig slew=(1.2902 1.2902)

f3_sum1_ff_reg[0]/CLK (0.7205 0.7205) RiseTrig slew=(1.2865 1.2865)

f3_sum1_ff_reg[10]/CLK (0.681 0.681) RiseTrig slew=(1.2792 1.2792)

f3_sum1_ff_reg[11]/CLK (0.6741 0.6741) RiseTrig slew=(1.2773 1.2773)

f3_sum1_ff_reg[12]/CLK (0.6775 0.6775) RiseTrig slew=(1.2776 1.2776)

f3_sum1_ff_reg[13]/CLK (0.6755 0.6755) RiseTrig slew=(1.2774 1.2774)

f3_sum1_ff_reg[14]/CLK (0.6781 0.6781) RiseTrig slew=(1.2776 1.2776)

f3_sum1_ff_reg[15]/CLK (0.6762 0.6762) RiseTrig slew=(1.2775 1.2775)

f3_sum1_ff_reg[16]/CLK (0.6794 0.6794) RiseTrig slew=(1.2777 1.2777)

f3_sum1_ff_reg[17]/CLK (0.6966 0.6966) RiseTrig slew=(1.2825 1.2825)

f3_sum1_ff_reg[18]/CLK (0.6945 0.6945) RiseTrig slew=(1.282 1.282)

f3_sum1_ff_reg[1]/CLK (0.7185 0.7185) RiseTrig slew=(1.2862 1.2862)

f3_sum1_ff_reg[2]/CLK (0.7006 0.7006) RiseTrig slew=(1.2832 1.2832)

f3_sum1_ff_reg[3]/CLK (0.7046 0.7046) RiseTrig slew=(1.2839 1.2839)

f3_sum1_ff_reg[4]/CLK (0.6923 0.6923) RiseTrig slew=(1.2816 1.2816)

f3_sum1_ff_reg[5]/CLK (0.6922 0.6922) RiseTrig slew=(1.2816 1.2816)

f3_sum1_ff_reg[6]/CLK (0.6923 0.6923) RiseTrig slew=(1.2816 1.2816)

f3_sum1_ff_reg[7]/CLK (0.6924 0.6924) RiseTrig slew=(1.2816 1.2816)

f3_sum1_ff_reg[8]/CLK (0.6899 0.6899) RiseTrig slew=(1.2811 1.2811)

f3_sum1_ff_reg[9]/CLK (0.6728 0.6728) RiseTrig slew=(1.2772 1.2772)

f3_sum2_ff_reg[0]/CLK (0.2491 0.2491) RiseTrig slew=(0.4692 0.4692)

f3_sum2_ff_reg[10]/CLK (0.2513 0.2513) RiseTrig slew=(0.4689 0.4689)

f3_sum2_ff_reg[11]/CLK (0.2515 0.2515) RiseTrig slew=(0.4689 0.4689)

f3_sum2_ff_reg[12]/CLK (0.2515 0.2515) RiseTrig slew=(0.4689 0.4689)

f3_sum2_ff_reg[13]/CLK (0.2516 0.2516) RiseTrig slew=(0.4689 0.4689)

f3_sum2_ff_reg[14]/CLK (0.2515 0.2515) RiseTrig slew=(0.4689 0.4689)

f3_sum2_ff_reg[15]/CLK (0.2509 0.2509) RiseTrig slew=(0.4689 0.4689)

f3_sum2_ff_reg[16]/CLK (0.2512 0.2512) RiseTrig slew=(0.4689 0.4689)

f3_sum2_ff_reg[17]/CLK (0.2508 0.2508) RiseTrig slew=(0.469 0.469)

f3_sum2_ff_reg[18]/CLK (0.2511 0.2511) RiseTrig slew=(0.4689 0.4689)

f3_sum2_ff_reg[1]/CLK (0.2492 0.2492) RiseTrig slew=(0.4691 0.4691)

f3_sum2_ff_reg[2]/CLK (0.2494 0.2494) RiseTrig slew=(0.4691 0.4691)

f3_sum2_ff_reg[3]/CLK (0.2494 0.2494) RiseTrig slew=(0.4691 0.4691)

f3_sum2_ff_reg[4]/CLK (0.2493 0.2493) RiseTrig slew=(0.4691 0.4691)

f3_sum2_ff_reg[5]/CLK (0.2494 0.2494) RiseTrig slew=(0.4691 0.4691)

f3_sum2_ff_reg[6]/CLK (0.2494 0.2494) RiseTrig slew=(0.4691 0.4691)

f3_sum2_ff_reg[7]/CLK (0.2494 0.2494) RiseTrig slew=(0.4691 0.4691)

f3_sum2_ff_reg[8]/CLK (0.2514 0.2514) RiseTrig slew=(0.4689 0.4689)

f3_sum2_ff_reg[9]/CLK (0.2515 0.2515) RiseTrig slew=(0.4689 0.4689)

f3_sum3_ff_reg[0]/CLK (0.2328 0.2328) RiseTrig slew=(0.47 0.47)

f3_sum3_ff_reg[10]/CLK (0.2355 0.2355) RiseTrig slew=(0.47 0.47)

f3_sum3_ff_reg[11]/CLK (0.2362 0.2362) RiseTrig slew=(0.47 0.47)

f3_sum3_ff_reg[12]/CLK (0.2386 0.2386) RiseTrig slew=(0.47 0.47)

f3_sum3_ff_reg[13]/CLK (0.2398 0.2398) RiseTrig slew=(0.4699 0.4699)

f3_sum3_ff_reg[14]/CLK (0.2349 0.2349) RiseTrig slew=(0.47 0.47)

f3_sum3_ff_reg[15]/CLK (0.2374 0.2374) RiseTrig slew=(0.47 0.47)

f3_sum3_ff_reg[16]/CLK (0.2404 0.2404) RiseTrig slew=(0.4699 0.4699)

f3_sum3_ff_reg[17]/CLK (0.2416 0.2416) RiseTrig slew=(0.4699 0.4699)

f3_sum3_ff_reg[18]/CLK (0.2427 0.2427) RiseTrig slew=(0.4699 0.4699)

f3_sum3_ff_reg[1]/CLK (0.2308 0.2308) RiseTrig slew=(0.4699 0.4699)

f3_sum3_ff_reg[2]/CLK (0.2308 0.2308) RiseTrig slew=(0.4699 0.4699)

f3_sum3_ff_reg[3]/CLK (0.2341 0.2341) RiseTrig slew=(0.47 0.47)

f3_sum3_ff_reg[4]/CLK (0.2322 0.2322) RiseTrig slew=(0.4699 0.4699)

f3_sum3_ff_reg[5]/CLK (0.2328 0.2328) RiseTrig slew=(0.47 0.47)

f3_sum3_ff_reg[6]/CLK (0.2341 0.2341) RiseTrig slew=(0.47 0.47)

f3_sum3_ff_reg[7]/CLK (0.217 0.217) RiseTrig slew=(0.4691 0.4691)

f3_sum3_ff_reg[8]/CLK (0.2342 0.2342) RiseTrig slew=(0.47 0.47)

f3_sum3_ff_reg[9]/CLK (0.2348 0.2348) RiseTrig slew=(0.47 0.47)

f4_y_reg[0]/CLK (0.7827 0.7827) RiseTrig slew=(1.2897 1.2897)

f4_y_reg[1]/CLK (0.7827 0.7827) RiseTrig slew=(1.2897 1.2897)

f4_y_reg[2]/CLK (0.7828 0.7828) RiseTrig slew=(1.2897 1.2897)

f4_y_reg[3]/CLK (0.7828 0.7828) RiseTrig slew=(1.2897 1.2897)

f4_y_reg[4]/CLK (0.7824 0.7824) RiseTrig slew=(1.2897 1.2897)

f4_y_reg[5]/CLK (0.7823 0.7823) RiseTrig slew=(1.2897 1.2897)

f4_y_reg[6]/CLK (0.7823 0.7823) RiseTrig slew=(1.2897 1.2897)

f4_y_reg[7]/CLK (0.788 0.788) RiseTrig slew=(1.2895 1.2895)

