==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xczu28dr-ffvg1517-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu28dr-ffvg1517-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 256MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.906ns.
INFO: [HLS 200-1510] Running: config_export -description Create a counter synchronized to a 1PPS signal -display_name PPS Synchronizer -format ip_catalog -library mkidgen3 -rtl verilog -vendor MazinLab -version 0.3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] Analyzing design file 'src/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.81 seconds. CPU system time: 0.5 seconds. Elapsed time: 2.88 seconds; current allocated memory: 111.523 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating scalar variable 'captured_in' with compact=bit mode in 1-bits (src/toplevel.cpp:47:0)
INFO: [HLS 214-241] Aggregating scalar variable 'running_in' with compact=bit mode in 1-bits (src/toplevel.cpp:47:0)
INFO: [HLS 214-241] Aggregating scalar variable 'pps_sel_ctl' with compact=bit mode in 3-bits (src/toplevel.cpp:47:0)
INFO: [HLS 214-241] Aggregating scalar variable 'sanity_mode_ctl' with compact=bit mode in 3-bits (src/toplevel.cpp:47:0)
INFO: [HLS 214-241] Aggregating scalar variable 'capture_mode_ctl' with compact=bit mode in 2-bits (src/toplevel.cpp:47:0)
INFO: [HLS 214-241] Aggregating scalar variable 'mode_ctl' with compact=bit mode in 4-bits (src/toplevel.cpp:47:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ns_per_clk_ctl' with compact=bit mode in 6-bits (src/toplevel.cpp:47:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.73 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.1 seconds; current allocated memory: 112.164 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 112.164 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 117.973 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 127.004 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 156.320 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 158.727 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pps_synchronizer_control' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pps_synchronizer_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 158.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 158.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pps_synchronizer_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pps_synchronizer_control/mode_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pps_synchronizer_control/counter_config_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pps_synchronizer_control/counter_status_reg' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pps_synchronizer_control/delay_ns_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pps_synchronizer_control/load_secs_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pps_synchronizer_control/load_ns_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pps_synchronizer_control/load_subns_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pps_synchronizer_control/capture_secs_reg' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pps_synchronizer_control/capture_ns_reg' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pps_synchronizer_control/capture_subns_reg' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pps_synchronizer_control/current_secs_reg' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pps_synchronizer_control/current_ns_reg' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pps_synchronizer_control/current_subns_reg' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pps_synchronizer_control/lockout_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pps_synchronizer_control/rollover_thresh_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pps_synchronizer_control/load_secs_ctl' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'load_secs_ctl' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pps_synchronizer_control/load_ns_ctl' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'load_ns_ctl' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pps_synchronizer_control/load_subns_ctl' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'load_subns_ctl' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pps_synchronizer_control/ns_per_clk_ctl' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'ns_per_clk_ctl' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pps_synchronizer_control/subns_per_clk_ctl' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'subns_per_clk_ctl' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500]