{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573491915038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573491915040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:05:14 2019 " "Processing started: Mon Nov 11 20:05:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573491915040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491915040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 04_hex_display -c 04_hex_display " "Command: quartus_map --read_settings_files=on --write_settings_files=off 04_hex_display -c 04_hex_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491915040 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "2 " "User specified to use only one processors but 2 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1573491915519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_display.v 2 2 " "Found 2 design units, including 2 entities, in source file hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "hex_display.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/hex_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491938554 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex_to_seg " "Found entity 2: hex_to_seg" {  } { { "hex_display.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/hex_display.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491938554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491938554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491938556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491938556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491938557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491938557 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2 top.v(22) " "Verilog HDL Implicit Net warning at top.v(22): created implicit net for \"clk2\"" {  } { { "top.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/top.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573491938557 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573491938643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:div " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:div\"" {  } { { "top.v" "div" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573491938657 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 clk_div.v(12) " "Verilog HDL assignment warning at clk_div.v(12): truncated value with size 32 to match size of target (16)" {  } { { "clk_div.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/clk_div.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573491938658 "|top|clk_div:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display hex_display:display " "Elaborating entity \"hex_display\" for hierarchy \"hex_display:display\"" {  } { { "top.v" "display" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573491938664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_seg hex_display:display\|hex_to_seg:hex_to_seg " "Elaborating entity \"hex_to_seg\" for hierarchy \"hex_display:display\|hex_to_seg:hex_to_seg\"" {  } { { "hex_display.v" "hex_to_seg" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/hex_display.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573491938665 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "hex_display.v(34) " "Verilog HDL Case Statement warning at hex_display.v(34): incomplete case statement has no default case item" {  } { { "hex_display.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/hex_display.v" 34 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1573491938666 "|top|hex_display:display|hex_to_seg:hex_to_seg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segments hex_display.v(34) " "Verilog HDL Always Construct warning at hex_display.v(34): inferring latch(es) for variable \"segments\", which holds its previous value in one or more paths through the always construct" {  } { { "hex_display.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/hex_display.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573491938667 "|top|hex_display:display|hex_to_seg:hex_to_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[0\] hex_display.v(34) " "Inferred latch for \"segments\[0\]\" at hex_display.v(34)" {  } { { "hex_display.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/hex_display.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491938667 "|top|hex_display:display|hex_to_seg:hex_to_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[1\] hex_display.v(34) " "Inferred latch for \"segments\[1\]\" at hex_display.v(34)" {  } { { "hex_display.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/hex_display.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491938667 "|top|hex_display:display|hex_to_seg:hex_to_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[2\] hex_display.v(34) " "Inferred latch for \"segments\[2\]\" at hex_display.v(34)" {  } { { "hex_display.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/hex_display.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491938667 "|top|hex_display:display|hex_to_seg:hex_to_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[3\] hex_display.v(34) " "Inferred latch for \"segments\[3\]\" at hex_display.v(34)" {  } { { "hex_display.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/hex_display.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491938667 "|top|hex_display:display|hex_to_seg:hex_to_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[4\] hex_display.v(34) " "Inferred latch for \"segments\[4\]\" at hex_display.v(34)" {  } { { "hex_display.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/hex_display.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491938667 "|top|hex_display:display|hex_to_seg:hex_to_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[5\] hex_display.v(34) " "Inferred latch for \"segments\[5\]\" at hex_display.v(34)" {  } { { "hex_display.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/hex_display.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491938667 "|top|hex_display:display|hex_to_seg:hex_to_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[6\] hex_display.v(34) " "Inferred latch for \"segments\[6\]\" at hex_display.v(34)" {  } { { "hex_display.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/hex_display.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491938667 "|top|hex_display:display|hex_to_seg:hex_to_seg"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex_display:display\|hex_to_seg:hex_to_seg\|segments\[5\] " "LATCH primitive \"hex_display:display\|hex_to_seg:hex_to_seg\|segments\[5\]\" is permanently enabled" {  } { { "hex_display.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/hex_display.v" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1573491939036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex_display:display\|hex_to_seg:hex_to_seg\|segments\[4\] " "LATCH primitive \"hex_display:display\|hex_to_seg:hex_to_seg\|segments\[4\]\" is permanently enabled" {  } { { "hex_display.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/hex_display.v" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1573491939036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex_display:display\|hex_to_seg:hex_to_seg\|segments\[3\] " "LATCH primitive \"hex_display:display\|hex_to_seg:hex_to_seg\|segments\[3\]\" is permanently enabled" {  } { { "hex_display.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/hex_display.v" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1573491939036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex_display:display\|hex_to_seg:hex_to_seg\|segments\[0\] " "LATCH primitive \"hex_display:display\|hex_to_seg:hex_to_seg\|segments\[0\]\" is permanently enabled" {  } { { "hex_display.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/hex_display.v" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1573491939036 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex_display:display\|hex_to_seg:hex_to_seg\|segments\[4\] hex_display:display\|hex_to_seg:hex_to_seg\|segments\[5\] " "Duplicate LATCH primitive \"hex_display:display\|hex_to_seg:hex_to_seg\|segments\[4\]\" merged with LATCH primitive \"hex_display:display\|hex_to_seg:hex_to_seg\|segments\[5\]\"" {  } { { "hex_display.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/hex_display.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1573491939370 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1573491939370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex_display:display\|hex_to_seg:hex_to_seg\|segments\[5\] " "Latch hex_display:display\|hex_to_seg:hex_to_seg\|segments\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hex_display:display\|i\[0\] " "Ports D and ENA on the latch are fed by the same signal hex_display:display\|i\[0\]" {  } { { "hex_display.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/hex_display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573491939371 ""}  } { { "hex_display.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/hex_display.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573491939371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex_display:display\|hex_to_seg:hex_to_seg\|segments\[3\] " "Latch hex_display:display\|hex_to_seg:hex_to_seg\|segments\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hex_display:display\|i\[1\] " "Ports D and ENA on the latch are fed by the same signal hex_display:display\|i\[1\]" {  } { { "hex_display.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/hex_display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573491939371 ""}  } { { "hex_display.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/hex_display.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573491939371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex_display:display\|hex_to_seg:hex_to_seg\|segments\[0\] " "Latch hex_display:display\|hex_to_seg:hex_to_seg\|segments\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hex_display:display\|i\[0\] " "Ports D and ENA on the latch are fed by the same signal hex_display:display\|i\[0\]" {  } { { "hex_display.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/hex_display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573491939371 ""}  } { { "hex_display.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/hex_display.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573491939371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex_display:display\|hex_to_seg:hex_to_seg\|segments\[5\] " "LATCH primitive \"hex_display:display\|hex_to_seg:hex_to_seg\|segments\[5\]\" is permanently enabled" {  } { { "hex_display.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/hex_display.v" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1573491939373 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex_display:display\|hex_to_seg:hex_to_seg\|segments\[3\] " "LATCH primitive \"hex_display:display\|hex_to_seg:hex_to_seg\|segments\[3\]\" is permanently enabled" {  } { { "hex_display.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/hex_display.v" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1573491939373 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex_display:display\|hex_to_seg:hex_to_seg\|segments\[0\] " "LATCH primitive \"hex_display:display\|hex_to_seg:hex_to_seg\|segments\[0\]\" is permanently enabled" {  } { { "hex_display.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/hex_display.v" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1573491939373 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DS_A VCC " "Pin \"DS_A\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573491939389 "|top|DS_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "DS_E VCC " "Pin \"DS_E\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573491939389 "|top|DS_E"} { "Warning" "WMLS_MLS_STUCK_PIN" "DS_F VCC " "Pin \"DS_F\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/mish/dev/FPGA/fpga_edu/problems/04_hex_display/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573491939389 "|top|DS_F"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573491939389 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573491939542 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573491940314 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573491940314 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573491940381 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573491940381 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573491940381 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573491940381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "941 " "Peak virtual memory: 941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573491940391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:05:40 2019 " "Processing ended: Mon Nov 11 20:05:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573491940391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573491940391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573491940391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491940391 ""}
