Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec 12 19:09:13 2018
| Host         : Eric-HP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_test_timing_summary_routed.rpt -pb top_level_test_timing_summary_routed.pb -rpx top_level_test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.361        0.000                      0                 3394        0.080        0.000                      0                 3394        8.750        0.000                       0                   574  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.361        0.000                      0                 3394        0.080        0.000                      0                 3394        8.750        0.000                       0                   574  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.361ns  (required time - arrival time)
  Source:                 index_1_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.133ns  (logic 5.748ns (37.982%)  route 9.385ns (62.018%))
  Logic Levels:           18  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.708     5.310    i_clk_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  index_1_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  index_1_0_reg[0]/Q
                         net (fo=32, routed)          1.676     7.442    w_r_mem/r_mem_reg_r4_128_191_0_2/ADDRA0
    SLICE_X14Y107        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.566 r  w_r_mem/r_mem_reg_r4_128_191_0_2/RAMA/O
                         net (fo=1, routed)           0.623     8.189    w_r_mem/r_mem_reg_r4_128_191_0_2_n_0
    SLICE_X15Y107        LUT6 (Prop_lut6_I3_O)        0.124     8.313 r  w_r_mem/p_1_in__59_carry_i_10/O
                         net (fo=7, routed)           1.020     9.333    w_r_mem/p_5_out[0]
    SLICE_X13Y104        LUT4 (Prop_lut4_I0_O)        0.152     9.485 r  w_r_mem/p_1_in__59_carry_i_2/O
                         net (fo=2, routed)           0.826    10.311    w_r_mem/p_1_in__59_carry_i_2_n_0
    SLICE_X13Y104        LUT6 (Prop_lut6_I3_O)        0.332    10.643 r  w_r_mem/p_1_in__59_carry_i_5/O
                         net (fo=1, routed)           0.000    10.643    w_r_mem/p_1_in__59_carry_i_5_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.041 r  w_r_mem/p_1_in__59_carry/CO[3]
                         net (fo=1, routed)           0.000    11.041    w_r_mem/p_1_in__59_carry_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.375 r  w_r_mem/p_1_in__59_carry__0/O[1]
                         net (fo=1, routed)           0.782    12.157    w_r_mem/p_1_in__59_carry__0_n_6
    SLICE_X4Y105         LUT2 (Prop_lut2_I1_O)        0.303    12.460 r  w_r_mem/p_1_in__87_carry__0_i_14/O
                         net (fo=1, routed)           0.000    12.460    w_r_mem/p_1_in__87_carry__0_i_14_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.858 r  w_r_mem/p_1_in__87_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.858    w_r_mem/p_1_in__87_carry__0_i_10_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.080 r  w_r_mem/p_1_in__87_carry__1_i_6/O[0]
                         net (fo=2, routed)           0.597    13.677    w_r_mem/p_1_in__87_carry__1_i_6_n_7
    SLICE_X5Y106         LUT5 (Prop_lut5_I3_O)        0.299    13.976 r  w_r_mem/p_1_in__87_carry__1_i_1/O
                         net (fo=2, routed)           0.414    14.389    w_r_mem/p_1_in__87_carry__1_i_1_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I3_O)        0.124    14.513 r  w_r_mem/p_1_in__87_carry__1_i_4/O
                         net (fo=1, routed)           0.000    14.513    w_r_mem/p_1_in__87_carry__1_i_4_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.093 r  w_r_mem/p_1_in__87_carry__1/O[2]
                         net (fo=11, routed)          1.010    16.103    w_r_mem/p_1_in__87_carry__1_n_5
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.302    16.405 r  w_r_mem/__11_carry_i_9/O
                         net (fo=2, routed)           0.457    16.862    w_r_mem/__11_carry_i_9_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I0_O)        0.124    16.986 r  w_r_mem/__11_carry_i_12/O
                         net (fo=1, routed)           0.000    16.986    w_r_mem/__11_carry_i_12_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.518 f  w_r_mem/__11_carry_i_5/CO[3]
                         net (fo=2, routed)           0.882    18.399    w_r_mem/__11_carry_i_5_n_0
    SLICE_X3Y110         LUT2 (Prop_lut2_I1_O)        0.124    18.523 r  w_r_mem/__11_carry_i_3/O
                         net (fo=1, routed)           0.000    18.523    w_r_mem/__11_carry_i_3_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.014 r  w_r_mem/__11_carry/CO[1]
                         net (fo=1, routed)           0.429    19.443    w_r_mem/__11_carry_n_2
    SLICE_X1Y110         LUT3 (Prop_lut3_I0_O)        0.329    19.772 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.671    20.444    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X3Y107         FDSE                                         r  w_r_mem/o_data_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.588    25.010    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X3Y107         FDSE                                         r  w_r_mem/o_data_reg[0]/C
                         clock pessimism              0.259    25.269    
                         clock uncertainty           -0.035    25.234    
    SLICE_X3Y107         FDSE (Setup_fdse_C_S)       -0.429    24.805    w_r_mem/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                         24.805    
                         arrival time                         -20.444    
  -------------------------------------------------------------------
                         slack                                  4.361    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 index_1_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[0]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.120ns  (logic 5.748ns (38.015%)  route 9.372ns (61.985%))
  Logic Levels:           18  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 25.009 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.708     5.310    i_clk_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  index_1_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  index_1_0_reg[0]/Q
                         net (fo=32, routed)          1.676     7.442    w_r_mem/r_mem_reg_r4_128_191_0_2/ADDRA0
    SLICE_X14Y107        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.566 r  w_r_mem/r_mem_reg_r4_128_191_0_2/RAMA/O
                         net (fo=1, routed)           0.623     8.189    w_r_mem/r_mem_reg_r4_128_191_0_2_n_0
    SLICE_X15Y107        LUT6 (Prop_lut6_I3_O)        0.124     8.313 r  w_r_mem/p_1_in__59_carry_i_10/O
                         net (fo=7, routed)           1.020     9.333    w_r_mem/p_5_out[0]
    SLICE_X13Y104        LUT4 (Prop_lut4_I0_O)        0.152     9.485 r  w_r_mem/p_1_in__59_carry_i_2/O
                         net (fo=2, routed)           0.826    10.311    w_r_mem/p_1_in__59_carry_i_2_n_0
    SLICE_X13Y104        LUT6 (Prop_lut6_I3_O)        0.332    10.643 r  w_r_mem/p_1_in__59_carry_i_5/O
                         net (fo=1, routed)           0.000    10.643    w_r_mem/p_1_in__59_carry_i_5_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.041 r  w_r_mem/p_1_in__59_carry/CO[3]
                         net (fo=1, routed)           0.000    11.041    w_r_mem/p_1_in__59_carry_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.375 r  w_r_mem/p_1_in__59_carry__0/O[1]
                         net (fo=1, routed)           0.782    12.157    w_r_mem/p_1_in__59_carry__0_n_6
    SLICE_X4Y105         LUT2 (Prop_lut2_I1_O)        0.303    12.460 r  w_r_mem/p_1_in__87_carry__0_i_14/O
                         net (fo=1, routed)           0.000    12.460    w_r_mem/p_1_in__87_carry__0_i_14_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.858 r  w_r_mem/p_1_in__87_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.858    w_r_mem/p_1_in__87_carry__0_i_10_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.080 r  w_r_mem/p_1_in__87_carry__1_i_6/O[0]
                         net (fo=2, routed)           0.597    13.677    w_r_mem/p_1_in__87_carry__1_i_6_n_7
    SLICE_X5Y106         LUT5 (Prop_lut5_I3_O)        0.299    13.976 r  w_r_mem/p_1_in__87_carry__1_i_1/O
                         net (fo=2, routed)           0.414    14.389    w_r_mem/p_1_in__87_carry__1_i_1_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I3_O)        0.124    14.513 r  w_r_mem/p_1_in__87_carry__1_i_4/O
                         net (fo=1, routed)           0.000    14.513    w_r_mem/p_1_in__87_carry__1_i_4_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.093 r  w_r_mem/p_1_in__87_carry__1/O[2]
                         net (fo=11, routed)          1.010    16.103    w_r_mem/p_1_in__87_carry__1_n_5
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.302    16.405 r  w_r_mem/__11_carry_i_9/O
                         net (fo=2, routed)           0.457    16.862    w_r_mem/__11_carry_i_9_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I0_O)        0.124    16.986 r  w_r_mem/__11_carry_i_12/O
                         net (fo=1, routed)           0.000    16.986    w_r_mem/__11_carry_i_12_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.518 f  w_r_mem/__11_carry_i_5/CO[3]
                         net (fo=2, routed)           0.882    18.399    w_r_mem/__11_carry_i_5_n_0
    SLICE_X3Y110         LUT2 (Prop_lut2_I1_O)        0.124    18.523 r  w_r_mem/__11_carry_i_3/O
                         net (fo=1, routed)           0.000    18.523    w_r_mem/__11_carry_i_3_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.014 r  w_r_mem/__11_carry/CO[1]
                         net (fo=1, routed)           0.429    19.443    w_r_mem/__11_carry_n_2
    SLICE_X1Y110         LUT3 (Prop_lut3_I0_O)        0.329    19.772 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.658    20.431    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X0Y110         FDSE                                         r  w_r_mem/o_data_reg[0]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.587    25.009    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X0Y110         FDSE                                         r  w_r_mem/o_data_reg[0]_lopt_replica/C
                         clock pessimism              0.259    25.268    
                         clock uncertainty           -0.035    25.233    
    SLICE_X0Y110         FDSE (Setup_fdse_C_S)       -0.429    24.804    w_r_mem/o_data_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         24.804    
                         arrival time                         -20.431    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 index_1_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[2]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.120ns  (logic 5.748ns (38.015%)  route 9.372ns (61.985%))
  Logic Levels:           18  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 25.009 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.708     5.310    i_clk_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  index_1_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  index_1_0_reg[0]/Q
                         net (fo=32, routed)          1.676     7.442    w_r_mem/r_mem_reg_r4_128_191_0_2/ADDRA0
    SLICE_X14Y107        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.566 r  w_r_mem/r_mem_reg_r4_128_191_0_2/RAMA/O
                         net (fo=1, routed)           0.623     8.189    w_r_mem/r_mem_reg_r4_128_191_0_2_n_0
    SLICE_X15Y107        LUT6 (Prop_lut6_I3_O)        0.124     8.313 r  w_r_mem/p_1_in__59_carry_i_10/O
                         net (fo=7, routed)           1.020     9.333    w_r_mem/p_5_out[0]
    SLICE_X13Y104        LUT4 (Prop_lut4_I0_O)        0.152     9.485 r  w_r_mem/p_1_in__59_carry_i_2/O
                         net (fo=2, routed)           0.826    10.311    w_r_mem/p_1_in__59_carry_i_2_n_0
    SLICE_X13Y104        LUT6 (Prop_lut6_I3_O)        0.332    10.643 r  w_r_mem/p_1_in__59_carry_i_5/O
                         net (fo=1, routed)           0.000    10.643    w_r_mem/p_1_in__59_carry_i_5_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.041 r  w_r_mem/p_1_in__59_carry/CO[3]
                         net (fo=1, routed)           0.000    11.041    w_r_mem/p_1_in__59_carry_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.375 r  w_r_mem/p_1_in__59_carry__0/O[1]
                         net (fo=1, routed)           0.782    12.157    w_r_mem/p_1_in__59_carry__0_n_6
    SLICE_X4Y105         LUT2 (Prop_lut2_I1_O)        0.303    12.460 r  w_r_mem/p_1_in__87_carry__0_i_14/O
                         net (fo=1, routed)           0.000    12.460    w_r_mem/p_1_in__87_carry__0_i_14_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.858 r  w_r_mem/p_1_in__87_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.858    w_r_mem/p_1_in__87_carry__0_i_10_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.080 r  w_r_mem/p_1_in__87_carry__1_i_6/O[0]
                         net (fo=2, routed)           0.597    13.677    w_r_mem/p_1_in__87_carry__1_i_6_n_7
    SLICE_X5Y106         LUT5 (Prop_lut5_I3_O)        0.299    13.976 r  w_r_mem/p_1_in__87_carry__1_i_1/O
                         net (fo=2, routed)           0.414    14.389    w_r_mem/p_1_in__87_carry__1_i_1_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I3_O)        0.124    14.513 r  w_r_mem/p_1_in__87_carry__1_i_4/O
                         net (fo=1, routed)           0.000    14.513    w_r_mem/p_1_in__87_carry__1_i_4_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.093 r  w_r_mem/p_1_in__87_carry__1/O[2]
                         net (fo=11, routed)          1.010    16.103    w_r_mem/p_1_in__87_carry__1_n_5
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.302    16.405 r  w_r_mem/__11_carry_i_9/O
                         net (fo=2, routed)           0.457    16.862    w_r_mem/__11_carry_i_9_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I0_O)        0.124    16.986 r  w_r_mem/__11_carry_i_12/O
                         net (fo=1, routed)           0.000    16.986    w_r_mem/__11_carry_i_12_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.518 f  w_r_mem/__11_carry_i_5/CO[3]
                         net (fo=2, routed)           0.882    18.399    w_r_mem/__11_carry_i_5_n_0
    SLICE_X3Y110         LUT2 (Prop_lut2_I1_O)        0.124    18.523 r  w_r_mem/__11_carry_i_3/O
                         net (fo=1, routed)           0.000    18.523    w_r_mem/__11_carry_i_3_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.014 r  w_r_mem/__11_carry/CO[1]
                         net (fo=1, routed)           0.429    19.443    w_r_mem/__11_carry_n_2
    SLICE_X1Y110         LUT3 (Prop_lut3_I0_O)        0.329    19.772 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.658    20.431    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X0Y110         FDSE                                         r  w_r_mem/o_data_reg[2]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.587    25.009    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X0Y110         FDSE                                         r  w_r_mem/o_data_reg[2]_lopt_replica/C
                         clock pessimism              0.259    25.268    
                         clock uncertainty           -0.035    25.233    
    SLICE_X0Y110         FDSE (Setup_fdse_C_S)       -0.429    24.804    w_r_mem/o_data_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         24.804    
                         arrival time                         -20.431    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 index_1_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.134ns  (logic 5.748ns (37.980%)  route 9.386ns (62.020%))
  Logic Levels:           18  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 RAMD64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 25.008 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.708     5.310    i_clk_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  index_1_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  index_1_0_reg[0]/Q
                         net (fo=32, routed)          1.676     7.442    w_r_mem/r_mem_reg_r4_128_191_0_2/ADDRA0
    SLICE_X14Y107        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.566 r  w_r_mem/r_mem_reg_r4_128_191_0_2/RAMA/O
                         net (fo=1, routed)           0.623     8.189    w_r_mem/r_mem_reg_r4_128_191_0_2_n_0
    SLICE_X15Y107        LUT6 (Prop_lut6_I3_O)        0.124     8.313 r  w_r_mem/p_1_in__59_carry_i_10/O
                         net (fo=7, routed)           1.020     9.333    w_r_mem/p_5_out[0]
    SLICE_X13Y104        LUT4 (Prop_lut4_I0_O)        0.152     9.485 r  w_r_mem/p_1_in__59_carry_i_2/O
                         net (fo=2, routed)           0.826    10.311    w_r_mem/p_1_in__59_carry_i_2_n_0
    SLICE_X13Y104        LUT6 (Prop_lut6_I3_O)        0.332    10.643 r  w_r_mem/p_1_in__59_carry_i_5/O
                         net (fo=1, routed)           0.000    10.643    w_r_mem/p_1_in__59_carry_i_5_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.041 r  w_r_mem/p_1_in__59_carry/CO[3]
                         net (fo=1, routed)           0.000    11.041    w_r_mem/p_1_in__59_carry_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.375 r  w_r_mem/p_1_in__59_carry__0/O[1]
                         net (fo=1, routed)           0.782    12.157    w_r_mem/p_1_in__59_carry__0_n_6
    SLICE_X4Y105         LUT2 (Prop_lut2_I1_O)        0.303    12.460 r  w_r_mem/p_1_in__87_carry__0_i_14/O
                         net (fo=1, routed)           0.000    12.460    w_r_mem/p_1_in__87_carry__0_i_14_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.858 r  w_r_mem/p_1_in__87_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.858    w_r_mem/p_1_in__87_carry__0_i_10_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.080 r  w_r_mem/p_1_in__87_carry__1_i_6/O[0]
                         net (fo=2, routed)           0.597    13.677    w_r_mem/p_1_in__87_carry__1_i_6_n_7
    SLICE_X5Y106         LUT5 (Prop_lut5_I3_O)        0.299    13.976 r  w_r_mem/p_1_in__87_carry__1_i_1/O
                         net (fo=2, routed)           0.414    14.389    w_r_mem/p_1_in__87_carry__1_i_1_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I3_O)        0.124    14.513 r  w_r_mem/p_1_in__87_carry__1_i_4/O
                         net (fo=1, routed)           0.000    14.513    w_r_mem/p_1_in__87_carry__1_i_4_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.093 r  w_r_mem/p_1_in__87_carry__1/O[2]
                         net (fo=11, routed)          1.010    16.103    w_r_mem/p_1_in__87_carry__1_n_5
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.302    16.405 r  w_r_mem/__11_carry_i_9/O
                         net (fo=2, routed)           0.457    16.862    w_r_mem/__11_carry_i_9_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I0_O)        0.124    16.986 r  w_r_mem/__11_carry_i_12/O
                         net (fo=1, routed)           0.000    16.986    w_r_mem/__11_carry_i_12_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.518 f  w_r_mem/__11_carry_i_5/CO[3]
                         net (fo=2, routed)           0.882    18.399    w_r_mem/__11_carry_i_5_n_0
    SLICE_X3Y110         LUT2 (Prop_lut2_I1_O)        0.124    18.523 r  w_r_mem/__11_carry_i_3/O
                         net (fo=1, routed)           0.000    18.523    w_r_mem/__11_carry_i_3_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.014 r  w_r_mem/__11_carry/CO[1]
                         net (fo=1, routed)           0.429    19.443    w_r_mem/__11_carry_n_2
    SLICE_X1Y110         LUT3 (Prop_lut3_I0_O)        0.329    19.772 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.672    20.445    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X4Y108         FDSE                                         r  w_r_mem/o_data_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.586    25.008    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X4Y108         FDSE                                         r  w_r_mem/o_data_reg[1]/C
                         clock pessimism              0.276    25.284    
                         clock uncertainty           -0.035    25.249    
    SLICE_X4Y108         FDSE (Setup_fdse_C_S)       -0.429    24.820    w_r_mem/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                         24.820    
                         arrival time                         -20.445    
  -------------------------------------------------------------------
                         slack                                  4.375    

Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 index_1_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.134ns  (logic 5.748ns (37.980%)  route 9.386ns (62.020%))
  Logic Levels:           18  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 RAMD64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 25.008 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.708     5.310    i_clk_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  index_1_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  index_1_0_reg[0]/Q
                         net (fo=32, routed)          1.676     7.442    w_r_mem/r_mem_reg_r4_128_191_0_2/ADDRA0
    SLICE_X14Y107        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.566 r  w_r_mem/r_mem_reg_r4_128_191_0_2/RAMA/O
                         net (fo=1, routed)           0.623     8.189    w_r_mem/r_mem_reg_r4_128_191_0_2_n_0
    SLICE_X15Y107        LUT6 (Prop_lut6_I3_O)        0.124     8.313 r  w_r_mem/p_1_in__59_carry_i_10/O
                         net (fo=7, routed)           1.020     9.333    w_r_mem/p_5_out[0]
    SLICE_X13Y104        LUT4 (Prop_lut4_I0_O)        0.152     9.485 r  w_r_mem/p_1_in__59_carry_i_2/O
                         net (fo=2, routed)           0.826    10.311    w_r_mem/p_1_in__59_carry_i_2_n_0
    SLICE_X13Y104        LUT6 (Prop_lut6_I3_O)        0.332    10.643 r  w_r_mem/p_1_in__59_carry_i_5/O
                         net (fo=1, routed)           0.000    10.643    w_r_mem/p_1_in__59_carry_i_5_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.041 r  w_r_mem/p_1_in__59_carry/CO[3]
                         net (fo=1, routed)           0.000    11.041    w_r_mem/p_1_in__59_carry_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.375 r  w_r_mem/p_1_in__59_carry__0/O[1]
                         net (fo=1, routed)           0.782    12.157    w_r_mem/p_1_in__59_carry__0_n_6
    SLICE_X4Y105         LUT2 (Prop_lut2_I1_O)        0.303    12.460 r  w_r_mem/p_1_in__87_carry__0_i_14/O
                         net (fo=1, routed)           0.000    12.460    w_r_mem/p_1_in__87_carry__0_i_14_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.858 r  w_r_mem/p_1_in__87_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.858    w_r_mem/p_1_in__87_carry__0_i_10_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.080 r  w_r_mem/p_1_in__87_carry__1_i_6/O[0]
                         net (fo=2, routed)           0.597    13.677    w_r_mem/p_1_in__87_carry__1_i_6_n_7
    SLICE_X5Y106         LUT5 (Prop_lut5_I3_O)        0.299    13.976 r  w_r_mem/p_1_in__87_carry__1_i_1/O
                         net (fo=2, routed)           0.414    14.389    w_r_mem/p_1_in__87_carry__1_i_1_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I3_O)        0.124    14.513 r  w_r_mem/p_1_in__87_carry__1_i_4/O
                         net (fo=1, routed)           0.000    14.513    w_r_mem/p_1_in__87_carry__1_i_4_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.093 r  w_r_mem/p_1_in__87_carry__1/O[2]
                         net (fo=11, routed)          1.010    16.103    w_r_mem/p_1_in__87_carry__1_n_5
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.302    16.405 r  w_r_mem/__11_carry_i_9/O
                         net (fo=2, routed)           0.457    16.862    w_r_mem/__11_carry_i_9_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I0_O)        0.124    16.986 r  w_r_mem/__11_carry_i_12/O
                         net (fo=1, routed)           0.000    16.986    w_r_mem/__11_carry_i_12_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.518 f  w_r_mem/__11_carry_i_5/CO[3]
                         net (fo=2, routed)           0.882    18.399    w_r_mem/__11_carry_i_5_n_0
    SLICE_X3Y110         LUT2 (Prop_lut2_I1_O)        0.124    18.523 r  w_r_mem/__11_carry_i_3/O
                         net (fo=1, routed)           0.000    18.523    w_r_mem/__11_carry_i_3_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.014 r  w_r_mem/__11_carry/CO[1]
                         net (fo=1, routed)           0.429    19.443    w_r_mem/__11_carry_n_2
    SLICE_X1Y110         LUT3 (Prop_lut3_I0_O)        0.329    19.772 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.672    20.445    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X4Y108         FDSE                                         r  w_r_mem/o_data_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.586    25.008    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X4Y108         FDSE                                         r  w_r_mem/o_data_reg[2]/C
                         clock pessimism              0.276    25.284    
                         clock uncertainty           -0.035    25.249    
    SLICE_X4Y108         FDSE (Setup_fdse_C_S)       -0.429    24.820    w_r_mem/o_data_reg[2]
  -------------------------------------------------------------------
                         required time                         24.820    
                         arrival time                         -20.445    
  -------------------------------------------------------------------
                         slack                                  4.375    

Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 index_1_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.134ns  (logic 5.748ns (37.980%)  route 9.386ns (62.020%))
  Logic Levels:           18  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 RAMD64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 25.008 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.708     5.310    i_clk_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  index_1_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  index_1_0_reg[0]/Q
                         net (fo=32, routed)          1.676     7.442    w_r_mem/r_mem_reg_r4_128_191_0_2/ADDRA0
    SLICE_X14Y107        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.566 r  w_r_mem/r_mem_reg_r4_128_191_0_2/RAMA/O
                         net (fo=1, routed)           0.623     8.189    w_r_mem/r_mem_reg_r4_128_191_0_2_n_0
    SLICE_X15Y107        LUT6 (Prop_lut6_I3_O)        0.124     8.313 r  w_r_mem/p_1_in__59_carry_i_10/O
                         net (fo=7, routed)           1.020     9.333    w_r_mem/p_5_out[0]
    SLICE_X13Y104        LUT4 (Prop_lut4_I0_O)        0.152     9.485 r  w_r_mem/p_1_in__59_carry_i_2/O
                         net (fo=2, routed)           0.826    10.311    w_r_mem/p_1_in__59_carry_i_2_n_0
    SLICE_X13Y104        LUT6 (Prop_lut6_I3_O)        0.332    10.643 r  w_r_mem/p_1_in__59_carry_i_5/O
                         net (fo=1, routed)           0.000    10.643    w_r_mem/p_1_in__59_carry_i_5_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.041 r  w_r_mem/p_1_in__59_carry/CO[3]
                         net (fo=1, routed)           0.000    11.041    w_r_mem/p_1_in__59_carry_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.375 r  w_r_mem/p_1_in__59_carry__0/O[1]
                         net (fo=1, routed)           0.782    12.157    w_r_mem/p_1_in__59_carry__0_n_6
    SLICE_X4Y105         LUT2 (Prop_lut2_I1_O)        0.303    12.460 r  w_r_mem/p_1_in__87_carry__0_i_14/O
                         net (fo=1, routed)           0.000    12.460    w_r_mem/p_1_in__87_carry__0_i_14_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.858 r  w_r_mem/p_1_in__87_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.858    w_r_mem/p_1_in__87_carry__0_i_10_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.080 r  w_r_mem/p_1_in__87_carry__1_i_6/O[0]
                         net (fo=2, routed)           0.597    13.677    w_r_mem/p_1_in__87_carry__1_i_6_n_7
    SLICE_X5Y106         LUT5 (Prop_lut5_I3_O)        0.299    13.976 r  w_r_mem/p_1_in__87_carry__1_i_1/O
                         net (fo=2, routed)           0.414    14.389    w_r_mem/p_1_in__87_carry__1_i_1_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I3_O)        0.124    14.513 r  w_r_mem/p_1_in__87_carry__1_i_4/O
                         net (fo=1, routed)           0.000    14.513    w_r_mem/p_1_in__87_carry__1_i_4_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.093 r  w_r_mem/p_1_in__87_carry__1/O[2]
                         net (fo=11, routed)          1.010    16.103    w_r_mem/p_1_in__87_carry__1_n_5
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.302    16.405 r  w_r_mem/__11_carry_i_9/O
                         net (fo=2, routed)           0.457    16.862    w_r_mem/__11_carry_i_9_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I0_O)        0.124    16.986 r  w_r_mem/__11_carry_i_12/O
                         net (fo=1, routed)           0.000    16.986    w_r_mem/__11_carry_i_12_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.518 f  w_r_mem/__11_carry_i_5/CO[3]
                         net (fo=2, routed)           0.882    18.399    w_r_mem/__11_carry_i_5_n_0
    SLICE_X3Y110         LUT2 (Prop_lut2_I1_O)        0.124    18.523 r  w_r_mem/__11_carry_i_3/O
                         net (fo=1, routed)           0.000    18.523    w_r_mem/__11_carry_i_3_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.014 r  w_r_mem/__11_carry/CO[1]
                         net (fo=1, routed)           0.429    19.443    w_r_mem/__11_carry_n_2
    SLICE_X1Y110         LUT3 (Prop_lut3_I0_O)        0.329    19.772 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.672    20.445    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X4Y108         FDSE                                         r  w_r_mem/o_data_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.586    25.008    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X4Y108         FDSE                                         r  w_r_mem/o_data_reg[3]/C
                         clock pessimism              0.276    25.284    
                         clock uncertainty           -0.035    25.249    
    SLICE_X4Y108         FDSE (Setup_fdse_C_S)       -0.429    24.820    w_r_mem/o_data_reg[3]
  -------------------------------------------------------------------
                         required time                         24.820    
                         arrival time                         -20.445    
  -------------------------------------------------------------------
                         slack                                  4.375    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 index_1_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[1]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.116ns  (logic 5.748ns (38.027%)  route 9.368ns (61.973%))
  Logic Levels:           18  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 25.009 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.708     5.310    i_clk_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  index_1_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  index_1_0_reg[0]/Q
                         net (fo=32, routed)          1.676     7.442    w_r_mem/r_mem_reg_r4_128_191_0_2/ADDRA0
    SLICE_X14Y107        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.566 r  w_r_mem/r_mem_reg_r4_128_191_0_2/RAMA/O
                         net (fo=1, routed)           0.623     8.189    w_r_mem/r_mem_reg_r4_128_191_0_2_n_0
    SLICE_X15Y107        LUT6 (Prop_lut6_I3_O)        0.124     8.313 r  w_r_mem/p_1_in__59_carry_i_10/O
                         net (fo=7, routed)           1.020     9.333    w_r_mem/p_5_out[0]
    SLICE_X13Y104        LUT4 (Prop_lut4_I0_O)        0.152     9.485 r  w_r_mem/p_1_in__59_carry_i_2/O
                         net (fo=2, routed)           0.826    10.311    w_r_mem/p_1_in__59_carry_i_2_n_0
    SLICE_X13Y104        LUT6 (Prop_lut6_I3_O)        0.332    10.643 r  w_r_mem/p_1_in__59_carry_i_5/O
                         net (fo=1, routed)           0.000    10.643    w_r_mem/p_1_in__59_carry_i_5_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.041 r  w_r_mem/p_1_in__59_carry/CO[3]
                         net (fo=1, routed)           0.000    11.041    w_r_mem/p_1_in__59_carry_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.375 r  w_r_mem/p_1_in__59_carry__0/O[1]
                         net (fo=1, routed)           0.782    12.157    w_r_mem/p_1_in__59_carry__0_n_6
    SLICE_X4Y105         LUT2 (Prop_lut2_I1_O)        0.303    12.460 r  w_r_mem/p_1_in__87_carry__0_i_14/O
                         net (fo=1, routed)           0.000    12.460    w_r_mem/p_1_in__87_carry__0_i_14_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.858 r  w_r_mem/p_1_in__87_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.858    w_r_mem/p_1_in__87_carry__0_i_10_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.080 r  w_r_mem/p_1_in__87_carry__1_i_6/O[0]
                         net (fo=2, routed)           0.597    13.677    w_r_mem/p_1_in__87_carry__1_i_6_n_7
    SLICE_X5Y106         LUT5 (Prop_lut5_I3_O)        0.299    13.976 r  w_r_mem/p_1_in__87_carry__1_i_1/O
                         net (fo=2, routed)           0.414    14.389    w_r_mem/p_1_in__87_carry__1_i_1_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I3_O)        0.124    14.513 r  w_r_mem/p_1_in__87_carry__1_i_4/O
                         net (fo=1, routed)           0.000    14.513    w_r_mem/p_1_in__87_carry__1_i_4_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.093 r  w_r_mem/p_1_in__87_carry__1/O[2]
                         net (fo=11, routed)          1.010    16.103    w_r_mem/p_1_in__87_carry__1_n_5
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.302    16.405 r  w_r_mem/__11_carry_i_9/O
                         net (fo=2, routed)           0.457    16.862    w_r_mem/__11_carry_i_9_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I0_O)        0.124    16.986 r  w_r_mem/__11_carry_i_12/O
                         net (fo=1, routed)           0.000    16.986    w_r_mem/__11_carry_i_12_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.518 f  w_r_mem/__11_carry_i_5/CO[3]
                         net (fo=2, routed)           0.882    18.399    w_r_mem/__11_carry_i_5_n_0
    SLICE_X3Y110         LUT2 (Prop_lut2_I1_O)        0.124    18.523 r  w_r_mem/__11_carry_i_3/O
                         net (fo=1, routed)           0.000    18.523    w_r_mem/__11_carry_i_3_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.014 r  w_r_mem/__11_carry/CO[1]
                         net (fo=1, routed)           0.429    19.443    w_r_mem/__11_carry_n_2
    SLICE_X1Y110         LUT3 (Prop_lut3_I0_O)        0.329    19.772 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.654    20.426    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X3Y109         FDSE                                         r  w_r_mem/o_data_reg[1]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.587    25.009    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X3Y109         FDSE                                         r  w_r_mem/o_data_reg[1]_lopt_replica/C
                         clock pessimism              0.259    25.268    
                         clock uncertainty           -0.035    25.233    
    SLICE_X3Y109         FDSE (Setup_fdse_C_S)       -0.429    24.804    w_r_mem/o_data_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         24.804    
                         arrival time                         -20.426    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 index_1_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[3]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.116ns  (logic 5.748ns (38.027%)  route 9.368ns (61.973%))
  Logic Levels:           18  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 25.009 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.708     5.310    i_clk_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  index_1_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  index_1_0_reg[0]/Q
                         net (fo=32, routed)          1.676     7.442    w_r_mem/r_mem_reg_r4_128_191_0_2/ADDRA0
    SLICE_X14Y107        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.566 r  w_r_mem/r_mem_reg_r4_128_191_0_2/RAMA/O
                         net (fo=1, routed)           0.623     8.189    w_r_mem/r_mem_reg_r4_128_191_0_2_n_0
    SLICE_X15Y107        LUT6 (Prop_lut6_I3_O)        0.124     8.313 r  w_r_mem/p_1_in__59_carry_i_10/O
                         net (fo=7, routed)           1.020     9.333    w_r_mem/p_5_out[0]
    SLICE_X13Y104        LUT4 (Prop_lut4_I0_O)        0.152     9.485 r  w_r_mem/p_1_in__59_carry_i_2/O
                         net (fo=2, routed)           0.826    10.311    w_r_mem/p_1_in__59_carry_i_2_n_0
    SLICE_X13Y104        LUT6 (Prop_lut6_I3_O)        0.332    10.643 r  w_r_mem/p_1_in__59_carry_i_5/O
                         net (fo=1, routed)           0.000    10.643    w_r_mem/p_1_in__59_carry_i_5_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.041 r  w_r_mem/p_1_in__59_carry/CO[3]
                         net (fo=1, routed)           0.000    11.041    w_r_mem/p_1_in__59_carry_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.375 r  w_r_mem/p_1_in__59_carry__0/O[1]
                         net (fo=1, routed)           0.782    12.157    w_r_mem/p_1_in__59_carry__0_n_6
    SLICE_X4Y105         LUT2 (Prop_lut2_I1_O)        0.303    12.460 r  w_r_mem/p_1_in__87_carry__0_i_14/O
                         net (fo=1, routed)           0.000    12.460    w_r_mem/p_1_in__87_carry__0_i_14_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.858 r  w_r_mem/p_1_in__87_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.858    w_r_mem/p_1_in__87_carry__0_i_10_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.080 r  w_r_mem/p_1_in__87_carry__1_i_6/O[0]
                         net (fo=2, routed)           0.597    13.677    w_r_mem/p_1_in__87_carry__1_i_6_n_7
    SLICE_X5Y106         LUT5 (Prop_lut5_I3_O)        0.299    13.976 r  w_r_mem/p_1_in__87_carry__1_i_1/O
                         net (fo=2, routed)           0.414    14.389    w_r_mem/p_1_in__87_carry__1_i_1_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I3_O)        0.124    14.513 r  w_r_mem/p_1_in__87_carry__1_i_4/O
                         net (fo=1, routed)           0.000    14.513    w_r_mem/p_1_in__87_carry__1_i_4_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.093 r  w_r_mem/p_1_in__87_carry__1/O[2]
                         net (fo=11, routed)          1.010    16.103    w_r_mem/p_1_in__87_carry__1_n_5
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.302    16.405 r  w_r_mem/__11_carry_i_9/O
                         net (fo=2, routed)           0.457    16.862    w_r_mem/__11_carry_i_9_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I0_O)        0.124    16.986 r  w_r_mem/__11_carry_i_12/O
                         net (fo=1, routed)           0.000    16.986    w_r_mem/__11_carry_i_12_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.518 f  w_r_mem/__11_carry_i_5/CO[3]
                         net (fo=2, routed)           0.882    18.399    w_r_mem/__11_carry_i_5_n_0
    SLICE_X3Y110         LUT2 (Prop_lut2_I1_O)        0.124    18.523 r  w_r_mem/__11_carry_i_3/O
                         net (fo=1, routed)           0.000    18.523    w_r_mem/__11_carry_i_3_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.014 r  w_r_mem/__11_carry/CO[1]
                         net (fo=1, routed)           0.429    19.443    w_r_mem/__11_carry_n_2
    SLICE_X1Y110         LUT3 (Prop_lut3_I0_O)        0.329    19.772 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.654    20.426    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X3Y109         FDSE                                         r  w_r_mem/o_data_reg[3]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.587    25.009    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X3Y109         FDSE                                         r  w_r_mem/o_data_reg[3]_lopt_replica/C
                         clock pessimism              0.259    25.268    
                         clock uncertainty           -0.035    25.233    
    SLICE_X3Y109         FDSE (Setup_fdse_C_S)       -0.429    24.804    w_r_mem/o_data_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         24.804    
                         arrival time                         -20.426    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 index_1_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.121ns  (logic 5.748ns (38.013%)  route 9.373ns (61.987%))
  Logic Levels:           18  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 RAMD64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 25.007 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.708     5.310    i_clk_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  index_1_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  index_1_0_reg[0]/Q
                         net (fo=32, routed)          1.676     7.442    w_r_mem/r_mem_reg_r4_128_191_0_2/ADDRA0
    SLICE_X14Y107        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.566 r  w_r_mem/r_mem_reg_r4_128_191_0_2/RAMA/O
                         net (fo=1, routed)           0.623     8.189    w_r_mem/r_mem_reg_r4_128_191_0_2_n_0
    SLICE_X15Y107        LUT6 (Prop_lut6_I3_O)        0.124     8.313 r  w_r_mem/p_1_in__59_carry_i_10/O
                         net (fo=7, routed)           1.020     9.333    w_r_mem/p_5_out[0]
    SLICE_X13Y104        LUT4 (Prop_lut4_I0_O)        0.152     9.485 r  w_r_mem/p_1_in__59_carry_i_2/O
                         net (fo=2, routed)           0.826    10.311    w_r_mem/p_1_in__59_carry_i_2_n_0
    SLICE_X13Y104        LUT6 (Prop_lut6_I3_O)        0.332    10.643 r  w_r_mem/p_1_in__59_carry_i_5/O
                         net (fo=1, routed)           0.000    10.643    w_r_mem/p_1_in__59_carry_i_5_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.041 r  w_r_mem/p_1_in__59_carry/CO[3]
                         net (fo=1, routed)           0.000    11.041    w_r_mem/p_1_in__59_carry_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.375 r  w_r_mem/p_1_in__59_carry__0/O[1]
                         net (fo=1, routed)           0.782    12.157    w_r_mem/p_1_in__59_carry__0_n_6
    SLICE_X4Y105         LUT2 (Prop_lut2_I1_O)        0.303    12.460 r  w_r_mem/p_1_in__87_carry__0_i_14/O
                         net (fo=1, routed)           0.000    12.460    w_r_mem/p_1_in__87_carry__0_i_14_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.858 r  w_r_mem/p_1_in__87_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.858    w_r_mem/p_1_in__87_carry__0_i_10_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.080 r  w_r_mem/p_1_in__87_carry__1_i_6/O[0]
                         net (fo=2, routed)           0.597    13.677    w_r_mem/p_1_in__87_carry__1_i_6_n_7
    SLICE_X5Y106         LUT5 (Prop_lut5_I3_O)        0.299    13.976 r  w_r_mem/p_1_in__87_carry__1_i_1/O
                         net (fo=2, routed)           0.414    14.389    w_r_mem/p_1_in__87_carry__1_i_1_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I3_O)        0.124    14.513 r  w_r_mem/p_1_in__87_carry__1_i_4/O
                         net (fo=1, routed)           0.000    14.513    w_r_mem/p_1_in__87_carry__1_i_4_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.093 r  w_r_mem/p_1_in__87_carry__1/O[2]
                         net (fo=11, routed)          1.010    16.103    w_r_mem/p_1_in__87_carry__1_n_5
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.302    16.405 r  w_r_mem/__11_carry_i_9/O
                         net (fo=2, routed)           0.457    16.862    w_r_mem/__11_carry_i_9_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I0_O)        0.124    16.986 r  w_r_mem/__11_carry_i_12/O
                         net (fo=1, routed)           0.000    16.986    w_r_mem/__11_carry_i_12_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.518 f  w_r_mem/__11_carry_i_5/CO[3]
                         net (fo=2, routed)           0.882    18.399    w_r_mem/__11_carry_i_5_n_0
    SLICE_X3Y110         LUT2 (Prop_lut2_I1_O)        0.124    18.523 r  w_r_mem/__11_carry_i_3/O
                         net (fo=1, routed)           0.000    18.523    w_r_mem/__11_carry_i_3_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.014 r  w_r_mem/__11_carry/CO[1]
                         net (fo=1, routed)           0.429    19.443    w_r_mem/__11_carry_n_2
    SLICE_X1Y110         LUT3 (Prop_lut3_I0_O)        0.329    19.772 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.659    20.431    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X4Y109         FDSE                                         r  w_r_mem/o_data_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.585    25.007    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X4Y109         FDSE                                         r  w_r_mem/o_data_reg[4]/C
                         clock pessimism              0.276    25.283    
                         clock uncertainty           -0.035    25.248    
    SLICE_X4Y109         FDSE (Setup_fdse_C_S)       -0.429    24.819    w_r_mem/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                         24.819    
                         arrival time                         -20.431    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 index_1_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/o_data_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.121ns  (logic 5.748ns (38.013%)  route 9.373ns (61.987%))
  Logic Levels:           18  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 RAMD64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 25.007 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.708     5.310    i_clk_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  index_1_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  index_1_0_reg[0]/Q
                         net (fo=32, routed)          1.676     7.442    w_r_mem/r_mem_reg_r4_128_191_0_2/ADDRA0
    SLICE_X14Y107        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.566 r  w_r_mem/r_mem_reg_r4_128_191_0_2/RAMA/O
                         net (fo=1, routed)           0.623     8.189    w_r_mem/r_mem_reg_r4_128_191_0_2_n_0
    SLICE_X15Y107        LUT6 (Prop_lut6_I3_O)        0.124     8.313 r  w_r_mem/p_1_in__59_carry_i_10/O
                         net (fo=7, routed)           1.020     9.333    w_r_mem/p_5_out[0]
    SLICE_X13Y104        LUT4 (Prop_lut4_I0_O)        0.152     9.485 r  w_r_mem/p_1_in__59_carry_i_2/O
                         net (fo=2, routed)           0.826    10.311    w_r_mem/p_1_in__59_carry_i_2_n_0
    SLICE_X13Y104        LUT6 (Prop_lut6_I3_O)        0.332    10.643 r  w_r_mem/p_1_in__59_carry_i_5/O
                         net (fo=1, routed)           0.000    10.643    w_r_mem/p_1_in__59_carry_i_5_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.041 r  w_r_mem/p_1_in__59_carry/CO[3]
                         net (fo=1, routed)           0.000    11.041    w_r_mem/p_1_in__59_carry_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.375 r  w_r_mem/p_1_in__59_carry__0/O[1]
                         net (fo=1, routed)           0.782    12.157    w_r_mem/p_1_in__59_carry__0_n_6
    SLICE_X4Y105         LUT2 (Prop_lut2_I1_O)        0.303    12.460 r  w_r_mem/p_1_in__87_carry__0_i_14/O
                         net (fo=1, routed)           0.000    12.460    w_r_mem/p_1_in__87_carry__0_i_14_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.858 r  w_r_mem/p_1_in__87_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.858    w_r_mem/p_1_in__87_carry__0_i_10_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.080 r  w_r_mem/p_1_in__87_carry__1_i_6/O[0]
                         net (fo=2, routed)           0.597    13.677    w_r_mem/p_1_in__87_carry__1_i_6_n_7
    SLICE_X5Y106         LUT5 (Prop_lut5_I3_O)        0.299    13.976 r  w_r_mem/p_1_in__87_carry__1_i_1/O
                         net (fo=2, routed)           0.414    14.389    w_r_mem/p_1_in__87_carry__1_i_1_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I3_O)        0.124    14.513 r  w_r_mem/p_1_in__87_carry__1_i_4/O
                         net (fo=1, routed)           0.000    14.513    w_r_mem/p_1_in__87_carry__1_i_4_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.093 r  w_r_mem/p_1_in__87_carry__1/O[2]
                         net (fo=11, routed)          1.010    16.103    w_r_mem/p_1_in__87_carry__1_n_5
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.302    16.405 r  w_r_mem/__11_carry_i_9/O
                         net (fo=2, routed)           0.457    16.862    w_r_mem/__11_carry_i_9_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I0_O)        0.124    16.986 r  w_r_mem/__11_carry_i_12/O
                         net (fo=1, routed)           0.000    16.986    w_r_mem/__11_carry_i_12_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.518 f  w_r_mem/__11_carry_i_5/CO[3]
                         net (fo=2, routed)           0.882    18.399    w_r_mem/__11_carry_i_5_n_0
    SLICE_X3Y110         LUT2 (Prop_lut2_I1_O)        0.124    18.523 r  w_r_mem/__11_carry_i_3/O
                         net (fo=1, routed)           0.000    18.523    w_r_mem/__11_carry_i_3_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.014 r  w_r_mem/__11_carry/CO[1]
                         net (fo=1, routed)           0.429    19.443    w_r_mem/__11_carry_n_2
    SLICE_X1Y110         LUT3 (Prop_lut3_I0_O)        0.329    19.772 r  w_r_mem/o_data[7]_i_1/O
                         net (fo=16, routed)          0.659    20.431    w_r_mem/o_data[7]_i_1_n_0
    SLICE_X4Y109         FDSE                                         r  w_r_mem/o_data_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.585    25.007    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X4Y109         FDSE                                         r  w_r_mem/o_data_reg[5]/C
                         clock pessimism              0.276    25.283    
                         clock uncertainty           -0.035    25.248    
    SLICE_X4Y109         FDSE (Setup_fdse_C_S)       -0.429    24.819    w_r_mem/o_data_reg[5]
  -------------------------------------------------------------------
                         required time                         24.819    
                         arrival time                         -20.431    
  -------------------------------------------------------------------
                         slack                                  4.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r6_0_63_6_6/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.661%)  route 0.149ns (51.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.595     1.514    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  w_r_mem/r_w_adr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  w_r_mem/r_w_adr_reg[5]/Q
                         net (fo=514, routed)         0.149     1.804    w_r_mem/r_mem_reg_r6_0_63_6_6/A5
    SLICE_X2Y111         RAMD64E                                      r  w_r_mem/r_mem_reg_r6_0_63_6_6/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.869     2.034    w_r_mem/r_mem_reg_r6_0_63_6_6/WCLK
    SLICE_X2Y111         RAMD64E                                      r  w_r_mem/r_mem_reg_r6_0_63_6_6/DP/CLK
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y111         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.724    w_r_mem/r_mem_reg_r6_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r6_0_63_6_6/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.661%)  route 0.149ns (51.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.595     1.514    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  w_r_mem/r_w_adr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  w_r_mem/r_w_adr_reg[5]/Q
                         net (fo=514, routed)         0.149     1.804    w_r_mem/r_mem_reg_r6_0_63_6_6/A5
    SLICE_X2Y111         RAMD64E                                      r  w_r_mem/r_mem_reg_r6_0_63_6_6/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.869     2.034    w_r_mem/r_mem_reg_r6_0_63_6_6/WCLK
    SLICE_X2Y111         RAMD64E                                      r  w_r_mem/r_mem_reg_r6_0_63_6_6/SP/CLK
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y111         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.724    w_r_mem/r_mem_reg_r6_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r6_0_63_7_7/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.661%)  route 0.149ns (51.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.595     1.514    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  w_r_mem/r_w_adr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  w_r_mem/r_w_adr_reg[5]/Q
                         net (fo=514, routed)         0.149     1.804    w_r_mem/r_mem_reg_r6_0_63_7_7/A5
    SLICE_X2Y111         RAMD64E                                      r  w_r_mem/r_mem_reg_r6_0_63_7_7/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.869     2.034    w_r_mem/r_mem_reg_r6_0_63_7_7/WCLK
    SLICE_X2Y111         RAMD64E                                      r  w_r_mem/r_mem_reg_r6_0_63_7_7/DP/CLK
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y111         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.724    w_r_mem/r_mem_reg_r6_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r6_0_63_7_7/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.661%)  route 0.149ns (51.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.595     1.514    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  w_r_mem/r_w_adr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  w_r_mem/r_w_adr_reg[5]/Q
                         net (fo=514, routed)         0.149     1.804    w_r_mem/r_mem_reg_r6_0_63_7_7/A5
    SLICE_X2Y111         RAMD64E                                      r  w_r_mem/r_mem_reg_r6_0_63_7_7/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.869     2.034    w_r_mem/r_mem_reg_r6_0_63_7_7/WCLK
    SLICE_X2Y111         RAMD64E                                      r  w_r_mem/r_mem_reg_r6_0_63_7_7/SP/CLK
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y111         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.724    w_r_mem/r_mem_reg_r6_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r6_128_191_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.141%)  route 0.229ns (61.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.595     1.514    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  w_r_mem/r_w_adr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  w_r_mem/r_w_adr_reg[3]/Q
                         net (fo=514, routed)         0.229     1.884    w_r_mem/r_mem_reg_r6_128_191_6_6/A3
    SLICE_X2Y110         RAMD64E                                      r  w_r_mem/r_mem_reg_r6_128_191_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.869     2.034    w_r_mem/r_mem_reg_r6_128_191_6_6/WCLK
    SLICE_X2Y110         RAMD64E                                      r  w_r_mem/r_mem_reg_r6_128_191_6_6/DP/CLK
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y110         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.794    w_r_mem/r_mem_reg_r6_128_191_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r6_128_191_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.141%)  route 0.229ns (61.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.595     1.514    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  w_r_mem/r_w_adr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  w_r_mem/r_w_adr_reg[3]/Q
                         net (fo=514, routed)         0.229     1.884    w_r_mem/r_mem_reg_r6_128_191_6_6/A3
    SLICE_X2Y110         RAMD64E                                      r  w_r_mem/r_mem_reg_r6_128_191_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.869     2.034    w_r_mem/r_mem_reg_r6_128_191_6_6/WCLK
    SLICE_X2Y110         RAMD64E                                      r  w_r_mem/r_mem_reg_r6_128_191_6_6/SP/CLK
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y110         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.794    w_r_mem/r_mem_reg_r6_128_191_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r6_128_191_7_7/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.141%)  route 0.229ns (61.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.595     1.514    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  w_r_mem/r_w_adr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  w_r_mem/r_w_adr_reg[3]/Q
                         net (fo=514, routed)         0.229     1.884    w_r_mem/r_mem_reg_r6_128_191_7_7/A3
    SLICE_X2Y110         RAMD64E                                      r  w_r_mem/r_mem_reg_r6_128_191_7_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.869     2.034    w_r_mem/r_mem_reg_r6_128_191_7_7/WCLK
    SLICE_X2Y110         RAMD64E                                      r  w_r_mem/r_mem_reg_r6_128_191_7_7/DP/CLK
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y110         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.794    w_r_mem/r_mem_reg_r6_128_191_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r6_128_191_7_7/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.141%)  route 0.229ns (61.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.595     1.514    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  w_r_mem/r_w_adr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  w_r_mem/r_w_adr_reg[3]/Q
                         net (fo=514, routed)         0.229     1.884    w_r_mem/r_mem_reg_r6_128_191_7_7/A3
    SLICE_X2Y110         RAMD64E                                      r  w_r_mem/r_mem_reg_r6_128_191_7_7/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.869     2.034    w_r_mem/r_mem_reg_r6_128_191_7_7/WCLK
    SLICE_X2Y110         RAMD64E                                      r  w_r_mem/r_mem_reg_r6_128_191_7_7/SP/CLK
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y110         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.794    w_r_mem/r_mem_reg_r6_128_191_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r6_128_191_6_6/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.705%)  route 0.189ns (57.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.595     1.514    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  w_r_mem/r_w_adr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  w_r_mem/r_w_adr_reg[4]/Q
                         net (fo=514, routed)         0.189     1.845    w_r_mem/r_mem_reg_r6_128_191_6_6/A4
    SLICE_X2Y110         RAMD64E                                      r  w_r_mem/r_mem_reg_r6_128_191_6_6/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.869     2.034    w_r_mem/r_mem_reg_r6_128_191_6_6/WCLK
    SLICE_X2Y110         RAMD64E                                      r  w_r_mem/r_mem_reg_r6_128_191_6_6/DP/CLK
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y110         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.754    w_r_mem/r_mem_reg_r6_128_191_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 w_r_mem/r_w_adr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            w_r_mem/r_mem_reg_r6_128_191_6_6/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.705%)  route 0.189ns (57.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.595     1.514    w_r_mem/i_clk_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  w_r_mem/r_w_adr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  w_r_mem/r_w_adr_reg[4]/Q
                         net (fo=514, routed)         0.189     1.845    w_r_mem/r_mem_reg_r6_128_191_6_6/A4
    SLICE_X2Y110         RAMD64E                                      r  w_r_mem/r_mem_reg_r6_128_191_6_6/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.869     2.034    w_r_mem/r_mem_reg_r6_128_191_6_6/WCLK
    SLICE_X2Y110         RAMD64E                                      r  w_r_mem/r_mem_reg_r6_128_191_6_6/SP/CLK
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y110         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.754    w_r_mem/r_mem_reg_r6_128_191_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y112   UART_READ/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X13Y112   UART_READ/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X13Y112   UART_READ/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X8Y114    data_count_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X8Y114    data_count_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X8Y114    data_count_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X8Y115    data_count_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X8Y115    data_count_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X8Y115    data_count_reg[18]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X2Y95     w_r_mem/r_mem_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X2Y95     w_r_mem/r_mem_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X2Y95     w_r_mem/r_mem_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X2Y95     w_r_mem/r_mem_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y92     w_r_mem/r_mem_reg_r1_64_127_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y92     w_r_mem/r_mem_reg_r1_64_127_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y92     w_r_mem/r_mem_reg_r1_64_127_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y92     w_r_mem/r_mem_reg_r1_64_127_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y92     w_r_mem/r_mem_reg_r1_64_127_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y92     w_r_mem/r_mem_reg_r1_64_127_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X12Y102   w_r_mem/r_mem_reg_r3_192_255_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X12Y102   w_r_mem/r_mem_reg_r3_192_255_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X12Y102   w_r_mem/r_mem_reg_r3_192_255_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X12Y102   w_r_mem/r_mem_reg_r3_192_255_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y107   w_r_mem/r_mem_reg_r4_128_191_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X12Y105   w_r_mem/r_mem_reg_r4_128_191_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X12Y105   w_r_mem/r_mem_reg_r4_128_191_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X12Y105   w_r_mem/r_mem_reg_r4_128_191_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X12Y105   w_r_mem/r_mem_reg_r4_128_191_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X12Y107   w_r_mem/r_mem_reg_r4_192_255_0_2/RAMA/CLK



