<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MKL27ZUniversalnode: CMSIS/core_armv8mbl.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MKL27ZUniversalnode
   &#160;<span id="projectnumber">1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('core__armv8mbl_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">core_armv8mbl.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="core__armv8mbl_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Copyright (c) 2009-2017 ARM Limited. All rights reserved.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the License); you may</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * not use this file except in compliance with the License.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * distributed under the License is distributed on an AS IS BASIS, WITHOUT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * limitations under the License.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#if   defined ( __ICCARM__ )</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor"> #pragma system_include         </span><span class="comment">/* treat file as system include file for MISRA check */</span><span class="preprocessor"></span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#elif defined (__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">  #pragma clang system_header   </span><span class="comment">/* treat file as system include file */</span><span class="preprocessor"></span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef __CORE_ARMV8MBL_H_GENERIC</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define __CORE_ARMV8MBL_H_GENERIC</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> *                 CMSIS definitions</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cmsis__version_8h.html">cmsis_version.h</a>&quot;</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/*  CMSIS definitions */</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="core__armv8mbl_8h.html#ad360c1ab5b1061b28437fa428c2442ad">   66</a></span>&#160;<span class="preprocessor">#define __ARMv8MBL_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="core__armv8mbl_8h.html#aaf33addabe421d1792882dc889f449c2">   67</a></span>&#160;<span class="preprocessor">#define __ARMv8MBL_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="core__armv8mbl_8h.html#a27f9fea702a532f8aaead620abf2b354">   68</a></span>&#160;<span class="preprocessor">#define __ARMv8MBL_CMSIS_VERSION       ((__ARMv8MBL_CMSIS_VERSION_MAIN &lt;&lt; 16U) | \</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">                                         __ARMv8MBL_CMSIS_VERSION_SUB           )  </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="core__armv8mbl_8h.html#a63ea62503c88acab19fcf3d5743009e3">   71</a></span>&#160;<span class="preprocessor">#define __CORTEX_M                     ( 2U)                                            </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="core__armv8mbl_8h.html#aa167d0f532a7c2b2e3a6395db2fa0776">   76</a></span>&#160;<span class="preprocessor">#define __FPU_USED       0U</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#if defined ( __CC_ARM )</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">  #if defined __TARGET_FPU_VFP</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#elif defined (__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">  #if defined __ARM_PCS_VFP</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#elif defined ( __GNUC__ )</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#elif defined ( __ICCARM__ )</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">  #if defined __ARMVFP__</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#elif defined ( __TI_ARM__ )</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">  #if defined __TI_VFP_SUPPORT__</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#elif defined ( __TASKING__ )</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">  #if defined __FPU_VFP__</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#elif defined ( __CSMC__ )</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">  #if ( __CSMC__ &amp; 0x400U)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cmsis__compiler_8h.html">cmsis_compiler.h</a>&quot;</span>               <span class="comment">/* CMSIS compiler specific defines */</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;}</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_ARMV8MBL_H_GENERIC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#ifndef __CMSIS_GENERIC</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#ifndef __CORE_ARMV8MBL_H_DEPENDANT</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define __CORE_ARMV8MBL_H_DEPENDANT</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/* check device defines and use defaults */</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">  #ifndef __ARMv8MBL_REV</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">    #define __ARMv8MBL_REV               0x0000U</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">    #warning &quot;__ARMv8MBL_REV not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">  #ifndef __FPU_PRESENT</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">    #define __FPU_PRESENT             0U</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">    #warning &quot;__FPU_PRESENT not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">  #ifndef __MPU_PRESENT</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">    #define __MPU_PRESENT             0U</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">  #ifndef __SAUREGION_PRESENT</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">    #define __SAUREGION_PRESENT       0U</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">    #warning &quot;__SAUREGION_PRESENT not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">  #ifndef __VTOR_PRESENT</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">    #define __VTOR_PRESENT            0U</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">    #warning &quot;__VTOR_PRESENT not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">    #define __NVIC_PRIO_BITS          2U</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">    #define __Vendor_SysTickConfig    0U</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">  #ifndef __ETM_PRESENT</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">    #define __ETM_PRESENT             0U</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">    #warning &quot;__ETM_PRESENT not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">  #ifndef __MTB_PRESENT</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">    #define __MTB_PRESENT             0U</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">    #warning &quot;__MTB_PRESENT not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">  #define   __I     volatile             </span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">  193</a></span>&#160;<span class="preprocessor">  #define   __I     volatile const       </span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">  195</a></span>&#160;<span class="preprocessor">#define     __O     volatile             </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">  196</a></span>&#160;<span class="preprocessor">#define     __IO    volatile             </span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="comment">/* following defines should be used for structure members */</span><span class="preprocessor"></span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define     __IM     volatile const      </span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define     __OM     volatile            </span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define     __IOM    volatile            </span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"> *                 Register Abstraction</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">  Core Register contain:</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">  - Core Register</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">  - Core NVIC Register</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">  - Core SCB Register</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">  - Core SysTick Register</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">  - Core Debug Register</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">  - Core MPU Register</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">  - Core SAU Register</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="unionAPSR__Type.html">  233</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;{</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  {</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="unionAPSR__Type.html#afbce95646fd514c10aa85ec0a33db728">  237</a></span>&#160;    uint32_t <a class="code" href="unionAPSR__Type.html#afbce95646fd514c10aa85ec0a33db728">_reserved0</a>:28;              </div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="unionAPSR__Type.html#a8004d224aacb78ca37774c35f9156e7e">  238</a></span>&#160;    uint32_t <a class="code" href="unionAPSR__Type.html#a8004d224aacb78ca37774c35f9156e7e">V</a>:1;                        </div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="unionAPSR__Type.html#a86e2c5b891ecef1ab55b1edac0da79a6">  239</a></span>&#160;    uint32_t <a class="code" href="unionAPSR__Type.html#a86e2c5b891ecef1ab55b1edac0da79a6">C</a>:1;                        </div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="unionAPSR__Type.html#a3b04d58738b66a28ff13f23d8b0ba7e5">  240</a></span>&#160;    uint32_t <a class="code" href="unionAPSR__Type.html#a3b04d58738b66a28ff13f23d8b0ba7e5">Z</a>:1;                        </div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="unionAPSR__Type.html#a7e7bbba9b00b0bb3283dc07f1abe37e0">  241</a></span>&#160;    uint32_t <a class="code" href="unionAPSR__Type.html#a7e7bbba9b00b0bb3283dc07f1abe37e0">N</a>:1;                        </div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  } b;                                   </div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="unionAPSR__Type.html#ae4c2ef8c9430d7b7bef5cbfbbaed3a94">  243</a></span>&#160;  uint32_t <a class="code" href="unionAPSR__Type.html#ae4c2ef8c9430d7b7bef5cbfbbaed3a94">w</a>;                            </div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;} <a class="code" href="unionAPSR__Type.html">APSR_Type</a>;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">/* APSR Register Definitions */</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac469528d210043c7bd3f12f0e6824766">  247</a></span>&#160;<span class="preprocessor">#define APSR_N_Pos                         31U                                            </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadbc2cf55a026f661b53fadfcf822cef1">  248</a></span>&#160;<span class="preprocessor">#define APSR_N_Msk                         (1UL &lt;&lt; APSR_N_Pos)                            </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3661286d108b1aca308d7445685eae3a">  250</a></span>&#160;<span class="preprocessor">#define APSR_Z_Pos                         30U                                            </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1deb4d1aa72bb83d1f79329406f15711">  251</a></span>&#160;<span class="preprocessor">#define APSR_Z_Msk                         (1UL &lt;&lt; APSR_Z_Pos)                            </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6cf72aa6f09a168f9e5beda1a4a887b9">  253</a></span>&#160;<span class="preprocessor">#define APSR_C_Pos                         29U                                            </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6d47803fbad455bc10bd1ce59f2f335d">  254</a></span>&#160;<span class="preprocessor">#define APSR_C_Msk                         (1UL &lt;&lt; APSR_C_Pos)                            </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac62830f67679ccd11658c4172c3e6ea7">  256</a></span>&#160;<span class="preprocessor">#define APSR_V_Pos                         28U                                            </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga33305d6701356bff6890b315fe8b5489">  257</a></span>&#160;<span class="preprocessor">#define APSR_V_Msk                         (1UL &lt;&lt; APSR_V_Pos)                            </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="unionIPSR__Type.html">  263</a></span>&#160;<span class="preprocessor">typedef union</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;{</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  {</div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="unionIPSR__Type.html#ab46e5f1b2f4d17cfb9aca4fffcbb2fa5">  267</a></span>&#160;    uint32_t <a class="code" href="unionIPSR__Type.html#ab46e5f1b2f4d17cfb9aca4fffcbb2fa5">ISR</a>:9;                      </div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="unionIPSR__Type.html#ad2eb0a06de4f03f58874a727716aa9aa">  268</a></span>&#160;    uint32_t <a class="code" href="unionIPSR__Type.html#ad2eb0a06de4f03f58874a727716aa9aa">_reserved0</a>:23;              </div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  } b;                                   </div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="unionIPSR__Type.html#a4adca999d3a0bc1ae682d73ea7cfa879">  270</a></span>&#160;  uint32_t <a class="code" href="unionIPSR__Type.html#a4adca999d3a0bc1ae682d73ea7cfa879">w</a>;                            </div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;} <a class="code" href="unionIPSR__Type.html">IPSR_Type</a>;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/* IPSR Register Definitions */</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0e34027584d02c43811ae908a5ca9adf">  274</a></span>&#160;<span class="preprocessor">#define IPSR_ISR_Pos                        0U                                            </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf013a4579a64d1f21f56ea9f1b33ab56">  275</a></span>&#160;<span class="preprocessor">#define IPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; IPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="unionxPSR__Type.html">  281</a></span>&#160;<span class="preprocessor">typedef union</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;{</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  {</div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="unionxPSR__Type.html#a3e9120dcf1a829fc8d2302b4d0673970">  285</a></span>&#160;    uint32_t <a class="code" href="unionxPSR__Type.html#a3e9120dcf1a829fc8d2302b4d0673970">ISR</a>:9;                      </div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="unionxPSR__Type.html#af438e0f407357e914a70b5bd4d6a97c5">  286</a></span>&#160;    uint32_t <a class="code" href="unionxPSR__Type.html#af438e0f407357e914a70b5bd4d6a97c5">_reserved0</a>:15;              </div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="unionxPSR__Type.html#a7eed9fe24ae8d354cd76ae1c1110a658">  287</a></span>&#160;    uint32_t <a class="code" href="unionxPSR__Type.html#a7eed9fe24ae8d354cd76ae1c1110a658">T</a>:1;                        </div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="unionxPSR__Type.html#a790056bb6f20ea16cecc784b0dd19ad6">  288</a></span>&#160;    uint32_t <a class="code" href="unionxPSR__Type.html#a790056bb6f20ea16cecc784b0dd19ad6">_reserved1</a>:3;               </div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="unionxPSR__Type.html#af14df16ea0690070c45b95f2116b7a0a">  289</a></span>&#160;    uint32_t <a class="code" href="unionxPSR__Type.html#af14df16ea0690070c45b95f2116b7a0a">V</a>:1;                        </div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="unionxPSR__Type.html#a40213a6b5620410cac83b0d89564609d">  290</a></span>&#160;    uint32_t <a class="code" href="unionxPSR__Type.html#a40213a6b5620410cac83b0d89564609d">C</a>:1;                        </div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="unionxPSR__Type.html#a1e5d9801013d5146f2e02d9b7b3da562">  291</a></span>&#160;    uint32_t <a class="code" href="unionxPSR__Type.html#a1e5d9801013d5146f2e02d9b7b3da562">Z</a>:1;                        </div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="unionxPSR__Type.html#a2db9a52f6d42809627d1a7a607c5dbc5">  292</a></span>&#160;    uint32_t <a class="code" href="unionxPSR__Type.html#a2db9a52f6d42809627d1a7a607c5dbc5">N</a>:1;                        </div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  } b;                                   </div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="unionxPSR__Type.html#a1a47176768f45f79076c4f5b1b534bc2">  294</a></span>&#160;  uint32_t <a class="code" href="unionxPSR__Type.html#a1a47176768f45f79076c4f5b1b534bc2">w</a>;                            </div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;} <a class="code" href="unionxPSR__Type.html">xPSR_Type</a>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">/* xPSR Register Definitions */</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">  298</a></span>&#160;<span class="preprocessor">#define xPSR_N_Pos                         31U                                            </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">  299</a></span>&#160;<span class="preprocessor">#define xPSR_N_Msk                         (1UL &lt;&lt; xPSR_N_Pos)                            </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga5869dd608eea73c80f0567d781d2230b">  301</a></span>&#160;<span class="preprocessor">#define xPSR_Z_Pos                         30U                                            </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga907599209fba99f579778e662021c4f2">  302</a></span>&#160;<span class="preprocessor">#define xPSR_Z_Msk                         (1UL &lt;&lt; xPSR_Z_Pos)                            </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga14adb79b91f6634b351a1b57394e2db6">  304</a></span>&#160;<span class="preprocessor">#define xPSR_C_Pos                         29U                                            </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga21e2497255d380f956ca0f48d11d0775">  305</a></span>&#160;<span class="preprocessor">#define xPSR_C_Msk                         (1UL &lt;&lt; xPSR_C_Pos)                            </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae0cfbb394490db402623d97e6a979e00">  307</a></span>&#160;<span class="preprocessor">#define xPSR_V_Pos                         28U                                            </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab07f94ed3b6ee695f5af719dc27995c2">  308</a></span>&#160;<span class="preprocessor">#define xPSR_V_Msk                         (1UL &lt;&lt; xPSR_V_Pos)                            </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga98d801da9a49cda944f52aeae104dd38">  310</a></span>&#160;<span class="preprocessor">#define xPSR_T_Pos                         24U                                            </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga30ae2111816e82d47636a8d4577eb6ee">  311</a></span>&#160;<span class="preprocessor">#define xPSR_T_Msk                         (1UL &lt;&lt; xPSR_T_Pos)                            </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga21bff245fb1aef9683f693d9d7bb2233">  313</a></span>&#160;<span class="preprocessor">#define xPSR_ISR_Pos                        0U                                            </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">  314</a></span>&#160;<span class="preprocessor">#define xPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; xPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="unionCONTROL__Type.html">  320</a></span>&#160;<span class="preprocessor">typedef union</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;{</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  {</div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="unionCONTROL__Type.html#a35c1732cf153b7b5c4bd321cf1de9605">  324</a></span>&#160;    uint32_t <a class="code" href="unionCONTROL__Type.html#a35c1732cf153b7b5c4bd321cf1de9605">nPRIV</a>:1;                    </div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="unionCONTROL__Type.html#a8cc085fea1c50a8bd9adea63931ee8e2">  325</a></span>&#160;    uint32_t <a class="code" href="unionCONTROL__Type.html#a8cc085fea1c50a8bd9adea63931ee8e2">SPSEL</a>:1;                    </div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="unionCONTROL__Type.html#aa7a5662079a447f801034d108f80ce49">  326</a></span>&#160;    uint32_t <a class="code" href="unionCONTROL__Type.html#aa7a5662079a447f801034d108f80ce49">_reserved1</a>:30;              </div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  } b;                                   </div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="unionCONTROL__Type.html#a6b642cca3d96da660b1198c133ca2a1f">  328</a></span>&#160;  uint32_t <a class="code" href="unionCONTROL__Type.html#a6b642cca3d96da660b1198c133ca2a1f">w</a>;                            </div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;} <a class="code" href="unionCONTROL__Type.html">CONTROL_Type</a>;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/* CONTROL Register Definitions */</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga07eafc53e609895342c6a530e9d01310">  332</a></span>&#160;<span class="preprocessor">#define CONTROL_SPSEL_Pos                   1U                                            </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga70b29840969b06909da21369b0b05b53">  333</a></span>&#160;<span class="preprocessor">#define CONTROL_SPSEL_Msk                  (1UL &lt;&lt; CONTROL_SPSEL_Pos)                     </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga51b95bc03ec0d815b459bde0b14a5908">  335</a></span>&#160;<span class="preprocessor">#define CONTROL_nPRIV_Pos                   0U                                            </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaef3b20d77acb213338f89ce5e7bc36b0">  336</a></span>&#160;<span class="preprocessor">#define CONTROL_nPRIV_Msk                  (1UL </span><span class="comment">/*&lt;&lt; CONTROL_nPRIV_Pos*/</span><span class="preprocessor">)                 </span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="structNVIC__Type.html">  351</a></span>&#160;<span class="preprocessor">typedef struct</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;{</div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="structNVIC__Type.html#a06726c729c5557701defc4d6b5d8f9f6">  353</a></span>&#160;  __IOM uint32_t ISER[16U];              </div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        uint32_t RESERVED0[16U];</div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="structNVIC__Type.html#aed882e10ea8ee6a915007af71643d7da">  355</a></span>&#160;  __IOM uint32_t ICER[16U];              </div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        uint32_t RSERVED1[16U];</div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="structNVIC__Type.html#a288bc5e8b844a531a6ecdcc8dbcb8050">  357</a></span>&#160;  __IOM uint32_t ISPR[16U];              </div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        uint32_t RESERVED2[16U];</div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="structNVIC__Type.html#aa056e3f59e88845ee47db4a43635b3a2">  359</a></span>&#160;  __IOM uint32_t ICPR[16U];              </div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        uint32_t RESERVED3[16U];</div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="structNVIC__Type.html#a6e42ca3d9a1e12e75463cef68785d533">  361</a></span>&#160;  __IOM uint32_t IABR[16U];              </div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        uint32_t RESERVED4[16U];</div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="structNVIC__Type.html#a4940c96f11d1c95d95a28e388f04d6d6">  363</a></span>&#160;  __IOM uint32_t ITNS[16U];              </div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        uint32_t RESERVED5[16U];</div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="structNVIC__Type.html#af3f9fb94da83f22f758ad13c0b416944">  365</a></span>&#160;  __IOM uint32_t IPR[124U];              </div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;}  <a class="code" href="structNVIC__Type.html">NVIC_Type</a>;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="structSCB__Type.html">  381</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;{</div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a21e08d546d8b641bee298a459ea73e46">  383</a></span>&#160;  __IM  uint32_t CPUID;                  </div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a0ca18ef984d132c6bf4d9b61cd00f05a">  384</a></span>&#160;  __IOM uint32_t ICSR;                   </div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#if defined (__VTOR_PRESENT) &amp;&amp; (__VTOR_PRESENT == 1U)</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  __IOM uint32_t VTOR;                   </div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        uint32_t RESERVED0;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="structSCB__Type.html#ad3e5b8934c647eb1b7383c1894f01380">  390</a></span>&#160;  __IOM uint32_t AIRCR;                  </div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a3a4840c6fa4d1ee75544f4032c88ec34">  391</a></span>&#160;  __IOM uint32_t SCR;                    </div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a2d6653b0b70faac936046a02809b577f">  392</a></span>&#160;  __IOM uint32_t CCR;                    </div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        uint32_t RESERVED1;</div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="structSCB__Type.html#afb22e89dbfb984022a6f8ecbaf0c3b2c">  394</a></span>&#160;  __IOM uint32_t SHPR[2U];               </div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a7b5ae9741a99808043394c4743b635c4">  395</a></span>&#160;  __IOM uint32_t SHCSR;                  </div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;} <a class="code" href="structSCB__Type.html">SCB_Type</a>;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/* SCB CPUID Register Definitions */</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga58686b88f94f789d4e6f429fe1ff58cf">  399</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga0932b31faafd47656a03ced75a31d99b">  400</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga104462bd0815391b4044a70bd15d3a71">  402</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20U                                            </span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad358dfbd04300afc1824329d128b99e8">  403</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf8b3236b08fb8e840efb682645fb0e98">  405</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            </span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gafae4a1f27a927338ae9dc51a0e146213">  406</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga705f68eaa9afb042ca2407dc4e4629ac">  408</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4U                                            </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga98e581423ca016680c238c469aba546d">  409</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3c3d9071e574de11fb27ba57034838b1">  411</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0U                                            </span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2ec0448b6483f77e7f5d08b4b81d85df">  412</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CPUID_REVISION_Pos*/</span><span class="preprocessor">)          </span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac180386fac3a5701e6060084dacd003a">  415</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDNMISET_Pos            31U                                            </span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gadb4dbf66078026dedc24e8cb9a21b2b1">  416</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDNMISET_Msk            (1UL &lt;&lt; SCB_ICSR_PENDNMISET_Pos)               </span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad4c1ddde49ff0d3ed1b843d14d38ebf1">  418</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDNMICLR_Pos            30U                                            </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gace870429ae27601613da7c6f6e53a18f">  419</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDNMICLR_Msk            (1UL &lt;&lt; SCB_ICSR_PENDNMICLR_Pos)               </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">  421</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28U                                            </span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga1e40d93efb402763c8c00ddcc56724ff">  422</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae218d9022288f89faf57187c4d542ecd">  424</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27U                                            </span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga4a901ace381d3c1c74ac82b22fae2e1e">  425</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9dbb3358c6167c9c3f85661b90fb2794">  427</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26U                                            </span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga7325b61ea0ec323ef2d5c893b112e546">  428</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gadbe25e4b333ece1341beb1a740168fdc">  430</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25U                                            </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab241827d2a793269d8cd99b9b28c2157">  431</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga021591700b2d6a6e332d932efaece42b">  433</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_STTNS_Pos                 24U                                            </span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga70404175bcf7f329758829a9888e48c4">  434</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_STTNS_Msk                 (1UL &lt;&lt; SCB_ICSR_STTNS_Pos)                    </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga11cb5b1f9ce167b81f31787a77e575df">  436</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            </span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa966600396290808d596fe96e92ca2b5">  437</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga10749d92b9b744094b845c2eb46d4319">  439</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22U                                            </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga056d74fd538e5d36d3be1f28d399c877">  440</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gada60c92bf88d6fd21a8f49efa4a127b8">  442</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12U                                            </span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gacb6992e7c7ddc27a370f62878a21ef72">  443</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga403d154200242629e6d2764bfc12a7ec">  445</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11U                                            </span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaca6fc3f79bb550f64fd7df782ed4a5f6">  446</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae4f602c7c5c895d5fb687b71b0979fc3">  448</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0U                                            </span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga5533791a4ecf1b9301c883047b3e8396">  449</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_ICSR_VECTACTIVE_Pos*/</span><span class="preprocessor">)       </span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#if defined (__VTOR_PRESENT) &amp;&amp; (__VTOR_PRESENT == 1U)</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">/* SCB Vector Table Offset Register Definitions */</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7U                                            </span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)           </span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">  458</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16U                                            </span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">  459</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaec404750ff5ca07f499a3c06b62051ef">  461</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            </span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gabacedaefeefc73d666bbe59ece904493">  462</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad31dec98fbc0d33ace63cb1f1a927923">  464</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15U                                            </span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2f571f93d3d4a6eac9a3040756d3d951">  465</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2590e227eedb35a41044d8fb7feb9037">  467</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIS_Pos                 14U                                            </span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga0032bb51f38e103fc34c2a57e59ada6f">  468</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIS_Msk                 (1UL &lt;&lt; SCB_AIRCR_PRIS_Pos)                    </span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga94e2fc10be4f6065dcb5a7276b40d933">  470</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            </span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gabc24019f3b54b8d2acd23016b2e0c7b9">  471</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_BFHFNMINS_Msk            (1UL &lt;&lt; SCB_AIRCR_BFHFNMINS_Pos)               </span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga7e6b3da07caee0726c5aab97ecebc2a5">  473</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            </span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf4b7fe06aaa2e87cdaf25a720dd282a1">  474</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQS_Pos)            </span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaffb2737eca1eac0fc1c282a76a40953c">  476</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            </span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaae1181119559a5bd36e62afa373fa720">  477</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa30a12e892bb696e61626d71359a9029">  479</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            </span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga212c5ab1c1c82c807d30d2307aa8d218">  480</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB System Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3bddcec40aeaf3d3a998446100fa0e44">  483</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4U                                            </span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gafb98656644a14342e467505f69a997c9">  484</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga28a2c6524329e68f073b64d4fbfaba39">  486</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            </span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga7bcfa50d03c2b059ea8661f31d46fa06">  487</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEPS_Msk             (1UL &lt;&lt; SCB_SCR_SLEEPDEEPS_Pos)                </span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab304f6258ec03bd9a6e7a360515c3cfe">  489</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2U                                            </span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga77c06a69c63f4b3f6ec1032e911e18e7">  490</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3680a15114d7fdc1e25043b881308fe9">  492</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            </span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga50a243e317b9a70781b02758d45b05ee">  493</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Configuration Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2a729c850e865d602bbf25852c7d44fe">  496</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BP_Pos                     18U                                            </span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga7fac248cabee94546aa9530d27217772">  497</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BP_Msk                     (1UL &lt;&lt; SCB_CCR_BP_Pos)                        </span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga33f0f2a0818b2570f3e00b7e79501448">  499</a></span>&#160;<span class="preprocessor">#define SCB_CCR_IC_Pos                     17U                                            </span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf2ff8f5957edac919e28b536aa6c0a59">  500</a></span>&#160;<span class="preprocessor">#define SCB_CCR_IC_Msk                     (1UL &lt;&lt; SCB_CCR_IC_Pos)                        </span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa1896a99252649cfb96139b56ba87d9b">  502</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DC_Pos                     16U                                            </span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga57b3909dff40a9c28ec50991e4202678">  503</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DC_Msk                     (1UL &lt;&lt; SCB_CCR_DC_Pos)                        </span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga98372e0d55ce8573350ce36c500e0555">  505</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            </span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf7004d71376738038e912def01c31fe8">  506</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL &lt;&lt; SCB_CCR_STKOFHFNMIGN_Pos)              </span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga4010a4f9e2a745af1b58abe1f791ebbf">  508</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8U                                            </span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga89a28cc31cfc7d52d9d7a8fcc69c7eac">  509</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac8d512998bb8cd9333fb7627ddf59bba">  511</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4U                                            </span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gabb9aeac71b3abd8586d0297070f61dcb">  512</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac4e4928b864ea10fc24dbbc57d976229">  514</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            </span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga68c96ad594af70c007923979085c99e0">  515</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga789e41f45f59a8cd455fd59fa7652e5e">  517</a></span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1U                                            </span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga4cf59b6343ca962c80e1885710da90aa">  518</a></span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2e86fa5b7279235de3a62839e3f147cb">  521</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            </span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad72747c81f58f73f0610760529697297">  522</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL &lt;&lt; SCB_SHCSR_HARDFAULTPENDED_Pos)         </span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">  524</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            </span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga6095a7acfbad66f52822b1392be88652">  525</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaec9ca3b1213c49e2442373445e1697de">  527</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            </span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gafef530088dc6d6bfc9f1893d52853684">  528</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">  530</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10U                                            </span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae0e837241a515d4cbadaaae1faa8e039">  531</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga977f5176be2bc8b123873861b38bc02f">  533</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7U                                            </span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga634c0f69a233475289023ae5cb158fdf">  534</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gabab1177d5e9a6ef204b9fd88551b7e53">  536</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_NMIACT_Pos                5U                                            </span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae5bb28ebc1feed160c9fff1e163d0ee0">  537</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_NMIACT_Msk               (1UL &lt;&lt; SCB_SHCSR_NMIACT_Pos)                  </span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga499ec47414b2f668c32ebb28b5889e2c">  539</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            </span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga5ae1ba2f88b11967bc8ca980fe411b44">  540</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL &lt;&lt; SCB_SHCSR_HARDFAULTACT_Pos)            </span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="structSysTick__Type.html">  555</a></span>&#160;<span class="preprocessor">typedef struct</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;{</div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="structSysTick__Type.html#a875e7afa5c4fd43997fb544a4ac6e37e">  557</a></span>&#160;  __IOM uint32_t CTRL;                   </div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="structSysTick__Type.html#a4780a489256bb9f54d0ba8ed4de191cd">  558</a></span>&#160;  __IOM uint32_t LOAD;                   </div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="structSysTick__Type.html#a9b5420d17e8e43104ddd4ae5a610af93">  559</a></span>&#160;  __IOM uint32_t VAL;                    </div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="structSysTick__Type.html#afcadb0c6d35b21cdc0018658a13942de">  560</a></span>&#160;  __IM  uint32_t CALIB;                  </div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;} <a class="code" href="structSysTick__Type.html">SysTick_Type</a>;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">/* SysTick Control / Status Register Definitions */</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gadbb65d4a815759649db41df216ed4d60">  564</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            </span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga1bf3033ecccf200f59baefe15dbb367c">  565</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga24fbc69a5f0b78d67fda2300257baff1">  567</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            </span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gaa41d06039797423a46596bd313d57373">  568</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga88f45bbb89ce8df3cd2b2613c7b48214">  570</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1U                                            </span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga95bb984266ca764024836a870238a027">  571</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga0b48cc1e36d92a92e4bf632890314810">  573</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0U                                            </span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f">  574</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL </span><span class="comment">/*&lt;&lt; SysTick_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)           </span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Reload Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gaf44d10df359dc5bf5752b0894ae3bad2">  577</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0U                                            </span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">  578</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_LOAD_RELOAD_Pos*/</span><span class="preprocessor">)    </span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Current Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga3208104c3b019b5de35ae8c21d5c34dd">  581</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0U                                            </span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gafc77b56d568930b49a2474debc75ab45">  582</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_VAL_CURRENT_Pos*/</span><span class="preprocessor">)    </span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Calibration Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga534dbe414e7a46a6ce4c1eca1fbff409">  585</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31U                                            </span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga3af0d891fdd99bcc8d8912d37830edb6">  586</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gadd0c9cd6641b9f6a0c618e7982954860">  588</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30U                                            </span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga8a6a85a87334776f33d77fd147587431">  589</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gacae558f6e75a0bed5d826f606d8e695e">  591</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0U                                            </span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gaf1e68865c5aece2ad58971225bd3e95e">  592</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_CALIB_TENMS_Pos*/</span><span class="preprocessor">)    </span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="structDWT__Type.html">  607</a></span>&#160;<span class="preprocessor">typedef struct</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;{</div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="structDWT__Type.html#add790c53410023b3b581919bb681fe2a">  609</a></span>&#160;  __IOM uint32_t CTRL;                   </div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;        uint32_t RESERVED0[6U];</div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a6353ca1d1ad9bc1be05d3b5632960113">  611</a></span>&#160;  __IM  uint32_t PCSR;                   </div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a61c2965af5bc0643f9af65620b0e67c9">  612</a></span>&#160;  __IOM uint32_t COMP0;                  </div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;        uint32_t RESERVED1[1U];</div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a579ae082f58a0317b7ef029b20f52889">  614</a></span>&#160;  __IOM uint32_t FUNCTION0;              </div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;        uint32_t RESERVED2[1U];</div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a38714af6b7fa7c64d68f5e1efbe7a931">  616</a></span>&#160;  __IOM uint32_t COMP1;                  </div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;        uint32_t RESERVED3[1U];</div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a8dfcf25675f9606aa305c46e85182e4e">  618</a></span>&#160;  __IOM uint32_t FUNCTION1;              </div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;        uint32_t RESERVED4[1U];</div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a5ae6dde39989f27bae90afc2347deb46">  620</a></span>&#160;  __IOM uint32_t COMP2;                  </div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;        uint32_t RESERVED5[1U];</div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="structDWT__Type.html#ab1b60d6600c38abae515bab8e86a188f">  622</a></span>&#160;  __IOM uint32_t FUNCTION2;              </div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;        uint32_t RESERVED6[1U];</div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a85eb73d1848ac3f82d39d6c3e8910847">  624</a></span>&#160;  __IOM uint32_t COMP3;                  </div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;        uint32_t RESERVED7[1U];</div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a52d4ff278fae6f9216c63b74ce328841">  626</a></span>&#160;  __IOM uint32_t FUNCTION3;              </div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;        uint32_t RESERVED8[1U];</div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a86bc7f4ad425a05b29978a6f97563783">  628</a></span>&#160;  __IOM uint32_t COMP4;                  </div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        uint32_t RESERVED9[1U];</div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a2fa7fd33c3fae711e0d0e683f29b5b6d">  630</a></span>&#160;  __IOM uint32_t FUNCTION4;              </div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;        uint32_t RESERVED10[1U];</div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a07667ec9dd833ecab52bf2cf802d9acb">  632</a></span>&#160;  __IOM uint32_t COMP5;                  </div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;        uint32_t RESERVED11[1U];</div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a2f33ef0ce606e4850ecde8d044f7bb5b">  634</a></span>&#160;  __IOM uint32_t FUNCTION5;              </div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;        uint32_t RESERVED12[1U];</div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a1256ac92acb94add255ff31aca31070d">  636</a></span>&#160;  __IOM uint32_t COMP6;                  </div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;        uint32_t RESERVED13[1U];</div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="structDWT__Type.html#aa8f49a707a5d85cf554b9bef54c19380">  638</a></span>&#160;  __IOM uint32_t FUNCTION6;              </div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;        uint32_t RESERVED14[1U];</div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a46db6f5289d840f0b9886ae598352452">  640</a></span>&#160;  __IOM uint32_t COMP7;                  </div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;        uint32_t RESERVED15[1U];</div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="structDWT__Type.html#ababf5d870650c4a480302b65bdb66741">  642</a></span>&#160;  __IOM uint32_t FUNCTION7;              </div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;        uint32_t RESERVED16[1U];</div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="structDWT__Type.html#aee138bc70746585e4ccf62557954c07f">  644</a></span>&#160;  __IOM uint32_t COMP8;                  </div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;        uint32_t RESERVED17[1U];</div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="structDWT__Type.html#acdd6b87ea4bc95345687074c53098e75">  646</a></span>&#160;  __IOM uint32_t FUNCTION8;              </div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;        uint32_t RESERVED18[1U];</div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="structDWT__Type.html#abf79b853fc2d25de9c03bdb183e4aee0">  648</a></span>&#160;  __IOM uint32_t COMP9;                  </div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;        uint32_t RESERVED19[1U];</div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a379b5b8f7d40003b7bdabd535e0378a1">  650</a></span>&#160;  __IOM uint32_t FUNCTION9;              </div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;        uint32_t RESERVED20[1U];</div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="structDWT__Type.html#acf26842434e5cd1487a49812ec842d03">  652</a></span>&#160;  __IOM uint32_t COMP10;                 </div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;        uint32_t RESERVED21[1U];</div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a63c72c28fd46b22230894366a8d9cdda">  654</a></span>&#160;  __IOM uint32_t FUNCTION10;             </div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;        uint32_t RESERVED22[1U];</div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="structDWT__Type.html#aa199b91c854edd21ded38b8922d1e2a7">  656</a></span>&#160;  __IOM uint32_t COMP11;                 </div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;        uint32_t RESERVED23[1U];</div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a214f7478184150e43175c05aecad6c96">  658</a></span>&#160;  __IOM uint32_t FUNCTION11;             </div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;        uint32_t RESERVED24[1U];</div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a9115fd187d8cbcb9d6ec5eba938b81ea">  660</a></span>&#160;  __IOM uint32_t COMP12;                 </div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;        uint32_t RESERVED25[1U];</div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a521771b3dfe2ea48463e1e91d01448b6">  662</a></span>&#160;  __IOM uint32_t FUNCTION12;             </div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;        uint32_t RESERVED26[1U];</div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="structDWT__Type.html#abc29ac14df61ec3f8f3d28ca92892d8a">  664</a></span>&#160;  __IOM uint32_t COMP13;                 </div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;        uint32_t RESERVED27[1U];</div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="structDWT__Type.html#af9ea0b56769614c5c5699003b3df39f0">  666</a></span>&#160;  __IOM uint32_t FUNCTION13;             </div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;        uint32_t RESERVED28[1U];</div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a85368a4ec78f4074e5f9cbba92ae1eb9">  668</a></span>&#160;  __IOM uint32_t COMP14;                 </div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;        uint32_t RESERVED29[1U];</div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a85138a411459f923ea8e05312d70af71">  670</a></span>&#160;  __IOM uint32_t FUNCTION14;             </div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;        uint32_t RESERVED30[1U];</div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="structDWT__Type.html#aa46b44e5aacd3ca3937741f423ab480f">  672</a></span>&#160;  __IOM uint32_t COMP15;                 </div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;        uint32_t RESERVED31[1U];</div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a6e5fda09de44dfcd3e177c16028ceb74">  674</a></span>&#160;  __IOM uint32_t FUNCTION15;             </div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;} <a class="code" href="structDWT__Type.html">DWT_Type</a>;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">/* DWT Control Register Definitions */</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaac44b9b7d5391a7ffef129b7f6c84cd7">  678</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NUMCOMP_Pos               28U                                         </span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaa3d37d68c2ba73f2026265584c2815e7">  679</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NUMCOMP_Msk               (0xFUL &lt;&lt; DWT_CTRL_NUMCOMP_Pos)             </span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaa82840323a2628e7f4a2b09b74fa73fd">  681</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Pos              27U                                         </span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga04d8bb0a065ca38e2e5f13a97e1f7073">  682</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOTRCPKT_Pos)            </span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gad997b9026715d5609b5a3b144eca42d0">  684</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         </span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gacc7d15edf7a27147c422099ab475953e">  685</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL &lt;&lt; DWT_CTRL_NOEXTTRIG_Pos)           </span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga337f6167d960f57f12aa382ffecce522">  687</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Pos              25U                                         </span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaf40c8d7a4fd978034c137e90f714c143">  688</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOCYCCNT_Pos)            </span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gad52a0e5be84363ab166cc17beca0d048">  690</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Pos              24U                                         </span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gafd8448d7db4bc51f27f202e6e1f27823">  691</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOPRFCNT_Pos)            </span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT Comparator Function Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gae5dfe4049c2291e413f8713d7bd2bb1b">  694</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_ID_Pos                27U                                         </span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga6bc2e15fcc300f511f64dad561c97582">  695</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_ID_Msk                (0x1FUL &lt;&lt; DWT_FUNCTION_ID_Pos)             </span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga22c5787493f74a6bacf6ffb103a190ba">  697</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCHED_Pos           24U                                         </span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gac8b1a655947490280709037808eec8ac">  698</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCHED_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_MATCHED_Pos)         </span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga0517a186d4d448aa6416440f40fe7a4d">  700</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         </span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaab42cbc1e6084c44d5de70971613ea76">  701</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL &lt;&lt; DWT_FUNCTION_DATAVSIZE_Pos)       </span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga00893dd43b824ca5be80e0235a237485">  703</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_ACTION_Pos             4U                                         </span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga4d104412bbadbbfbde1c6da0f9b0fc3e">  704</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_ACTION_Msk            (0x3UL &lt;&lt; DWT_FUNCTION_ACTION_Pos)          </span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga4108994a9eb6b2cd8d8289b1b7824fe5">  706</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCH_Pos              0U                                         </span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gac2fb3e387e405a4b33fc5ba0bea5b21c">  707</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCH_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; DWT_FUNCTION_MATCH_Pos*/</span><span class="preprocessor">)       </span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_DWT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="structTPI__Type.html">  722</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;{</div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="structTPI__Type.html#a7b72598e20066133e505bb781690dc22">  724</a></span>&#160;  __IOM uint32_t SSPSR;                  </div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="structTPI__Type.html#a8826aa84e5806053395a742d38d59d0f">  725</a></span>&#160;  __IOM uint32_t CSPSR;                  </div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;        uint32_t RESERVED0[2U];</div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="structTPI__Type.html#a9e5e4421ef9c3d5b7ff8b24abd4e99b3">  727</a></span>&#160;  __IOM uint32_t ACPR;                   </div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;        uint32_t RESERVED1[55U];</div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="structTPI__Type.html#a12f79d4e3ddc69893ba8bff890d04cc5">  729</a></span>&#160;  __IOM uint32_t SPPR;                   </div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;        uint32_t RESERVED2[131U];</div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="structTPI__Type.html#a6c47a0b4c7ffc66093ef993d36bb441c">  731</a></span>&#160;  __IM  uint32_t FFSR;                   </div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="structTPI__Type.html#a3f68b6e73561b4849ebf953a894df8d2">  732</a></span>&#160;  __IOM uint32_t FFCR;                   </div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="structTPI__Type.html#ad6901bfd8a0089ca7e8a20475cf494a8">  733</a></span>&#160;  __IM  uint32_t FSCR;                   </div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;        uint32_t RESERVED3[759U];</div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="structTPI__Type.html#a4d4cd2357f72333a82a1313228287bbd">  735</a></span>&#160;  __IM  uint32_t TRIGGER;                </div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="structTPI__Type.html#aa4d7b5cf39dff9f53bf7f69bc287a814">  736</a></span>&#160;  __IM  uint32_t FIFO0;                  </div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="structTPI__Type.html#ab358319b969d3fed0f89bbe33e9f1652">  737</a></span>&#160;  __IM  uint32_t ITATBCTR2;              </div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;        uint32_t RESERVED4[1U];</div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="structTPI__Type.html#aaa573b2e073e76e93c51ecec79c616d0">  739</a></span>&#160;  __IM  uint32_t ITATBCTR0;              </div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="structTPI__Type.html#a061372fcd72f1eea871e2d9c1be849bc">  740</a></span>&#160;  __IM  uint32_t FIFO1;                  </div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="structTPI__Type.html#aaa4c823c10f115f7517c82ef86a5a68d">  741</a></span>&#160;  __IOM uint32_t ITCTRL;                 </div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;        uint32_t RESERVED5[39U];</div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="structTPI__Type.html#af8b7d15fa5252b733dd4b11fa1b5730a">  743</a></span>&#160;  __IOM uint32_t CLAIMSET;               </div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="structTPI__Type.html#a0e10e292cb019a832b03ddd055b2f6ac">  744</a></span>&#160;  __IOM uint32_t CLAIMCLR;               </div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;        uint32_t RESERVED7[8U];</div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="structTPI__Type.html#abc0ecda8a5446bc754080276bad77514">  746</a></span>&#160;  __IM  uint32_t DEVID;                  </div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="structTPI__Type.html#ad98855854a719bbea33061e71529a472">  747</a></span>&#160;  __IM  uint32_t DEVTYPE;                </div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;} <a class="code" href="structTPI__Type.html">TPI_Type</a>;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">/* TPI Asynchronous Clock Prescaler Register Definitions */</span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga5a82d274eb2df8b0c92dd4ed63535928">  751</a></span>&#160;<span class="preprocessor">#define TPI_ACPR_PRESCALER_Pos              0U                                         </span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga4fcacd27208419929921aec8457a8c13">  752</a></span>&#160;<span class="preprocessor">#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL </span><span class="comment">/*&lt;&lt; TPI_ACPR_PRESCALER_Pos*/</span><span class="preprocessor">)    </span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Selected Pin Protocol Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga0f302797b94bb2da24052082ab630858">  755</a></span>&#160;<span class="preprocessor">#define TPI_SPPR_TXMODE_Pos                 0U                                         </span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaca085c8a954393d70dbd7240bb02cc1f">  756</a></span>&#160;<span class="preprocessor">#define TPI_SPPR_TXMODE_Msk                (0x3UL </span><span class="comment">/*&lt;&lt; TPI_SPPR_TXMODE_Pos*/</span><span class="preprocessor">)          </span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Formatter and Flush Status Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga9537b8a660cc8803f57cbbee320b2fc8">  759</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtNonStop_Pos              3U                                         </span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaaa313f980974a8cfc7dac68c4d805ab1">  760</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtNonStop_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtNonStop_Pos)           </span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gad30fde0c058da2ffb2b0a213be7a1b5c">  762</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_TCPresent_Pos              2U                                         </span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga0d6bfd263ff2fdec72d6ec9415fb1135">  763</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_TCPresent_Msk             (0x1UL &lt;&lt; TPI_FFSR_TCPresent_Pos)           </span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaedf31fd453a878021b542b644e2869d2">  765</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtStopped_Pos              1U                                         </span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga1ab6c3abe1cf6311ee07e7c479ce5f78">  766</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtStopped_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtStopped_Pos)           </span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga542ca74a081588273e6d5275ba5da6bf">  768</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FlInProg_Pos               0U                                         </span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga63dfb09259893958962914fc3a9e3824">  769</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FlInProg_Msk              (0x1UL </span><span class="comment">/*&lt;&lt; TPI_FFSR_FlInProg_Pos*/</span><span class="preprocessor">)        </span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Formatter and Flush Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaa7ea11ba6ea75b541cd82e185c725b5b">  772</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_TrigIn_Pos                 8U                                         </span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga360b413bc5da61f751546a7133c3e4dd">  773</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_TrigIn_Msk                (0x1UL &lt;&lt; TPI_FFCR_TrigIn_Pos)              </span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga99e58a0960b275a773b245e2b69b9a64">  775</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_EnFCont_Pos                1U                                         </span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga27d1ecf2e0ff496df03457a2a97cb2c9">  776</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_EnFCont_Msk               (0x1UL &lt;&lt; TPI_FFCR_EnFCont_Pos)             </span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI TRIGGER Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga5517fa2ced64efbbd413720329c50b99">  779</a></span>&#160;<span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Pos             0U                                         </span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga814227af2b2665a0687bb49345e21110">  780</a></span>&#160;<span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL </span><span class="comment">/*&lt;&lt; TPI_TRIGGER_TRIGGER_Pos*/</span><span class="preprocessor">)      </span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Integration ETM Data Register Definitions (FIFO0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaa7e050e9eb6528241ebc6835783b6bae">  783</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         </span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga94cb2493ed35d2dab7bd4092b88a05bc">  784</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ITM_ATVALID_Pos)        </span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gac2b6f7f13a2fa0be4aa7645a47dcac52">  786</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         </span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga07bafa971b8daf0d63b3f92b9ae7fa16">  787</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ITM_bytecount_Pos)      </span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d">  789</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         </span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga4f0005dc420b28f2369179a935b9a9d3">  790</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ETM_ATVALID_Pos)        </span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga2f738e45386ebf58c4d406f578e7ddaf">  792</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         </span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gad2536b3a935361c68453cd068640af92">  793</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ETM_bytecount_Pos)      </span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga5f0037cc80c65e86d9e94e5005077a48">  795</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM2_Pos                 16U                                         </span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaa82a7b9b99c990fb12eafb3c84b68254">  796</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM2_Pos)              </span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gac5a2ef4b7f811d1f3d81ec919d794413">  798</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM1_Pos                  8U                                         </span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaad9c1a6ed34a70905005a0cc14d5f01b">  799</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM1_Pos)              </span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga48783ce3c695d8c06b1352a526110a87">  801</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM0_Pos                  0U                                         </span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaf924f7d1662f3f6c1da12052390cb118">  802</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM0_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_FIFO0_ETM0_Pos*/</span><span class="preprocessor">)          </span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI ITATBCTR2 Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga6959f73d7db4a87ae9ad9cfc99844526">  805</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR2_ATREADY_Pos           0U                                         </span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga1859502749709a2e5ead9a2599d998db">  806</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR2_ATREADY_Pos*/</span><span class="preprocessor">)    </span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Integration ITM Data Register Definitions (FIFO1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga08edfc862b2c8c415854cc4ae2067dfb">  809</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         </span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gabc1f6a3b6cac0099d7c01ca949b4dd08">  810</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ITM_ATVALID_Pos)        </span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaa22ebf7c86e4f4b2c98cfd0b5981375a">  812</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         </span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gacba2edfc0499828019550141356b0dcb">  813</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ITM_bytecount_Pos)      </span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga3177b8d815cf4a707a2d3d3d5499315d">  815</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         </span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga0e8f29a1e9378d1ceb0708035edbb86d">  816</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ETM_ATVALID_Pos)        </span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaab31238152b5691af633a7475eaf1f06">  818</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         </span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gab554305459953b80554fdb1908b73291">  819</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ETM_bytecount_Pos)      </span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga1828c228f3940005f48fb8dd88ada35b">  821</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM2_Pos                 16U                                         </span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gae54512f926ebc00f2e056232aa21d335">  822</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM2_Pos)              </span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaece86ab513bc3d0e0a9dbd82258af49f">  824</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM1_Pos                  8U                                         </span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga3347f42828920dfe56e3130ad319a9e6">  825</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM1_Pos)              </span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga2188671488417a52abb075bcd4d73440">  827</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM0_Pos                  0U                                         </span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga8ae09f544fc1a428797e2a150f14a4c9">  828</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM0_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_FIFO1_ITM0_Pos*/</span><span class="preprocessor">)          </span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI ITATBCTR0 Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gab1eb6866c65f02fa9c83696b49b0f346">  831</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR0_ATREADY_Pos           0U                                         </span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaee320b3c60f9575aa96a8742c4ff9356">  832</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR0_ATREADY_Pos*/</span><span class="preprocessor">)    </span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Integration Mode Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaa847adb71a1bc811d2e3190528f495f0">  835</a></span>&#160;<span class="preprocessor">#define TPI_ITCTRL_Mode_Pos                 0U                                         </span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gad6f87550b468ad0920d5f405bfd3f017">  836</a></span>&#160;<span class="preprocessor">#define TPI_ITCTRL_Mode_Msk                (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITCTRL_Mode_Pos*/</span><span class="preprocessor">)          </span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI DEVID Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga9f46cf1a1708575f56d6b827766277f4">  839</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_NRZVALID_Pos             11U                                         </span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gacecc8710a8f6a23a7d1d4f5674daf02a">  840</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_NRZVALID_Msk             (0x1UL &lt;&lt; TPI_DEVID_NRZVALID_Pos)           </span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga675534579d9e25477bb38970e3ef973c">  842</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_MANCVALID_Pos            10U                                         </span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga4c3ee4b1a34ad1960a6b2d6e7e0ff942">  843</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_MANCVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_MANCVALID_Pos)          </span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga974cccf4c958b4a45cb71c7b5de39b7b">  845</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_PTINVALID_Pos             9U                                         </span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga1ca84d62243e475836bba02516ba6b97">  846</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_PTINVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_PTINVALID_Pos)          </span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga3f7da5de2a34be41a092e5eddd22ac4d">  848</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_MinBufSz_Pos              6U                                         </span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga939e068ff3f1a65b35187ab34a342cd8">  849</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_MinBufSz_Msk             (0x7UL &lt;&lt; TPI_DEVID_MinBufSz_Pos)           </span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gab382b1296b5efd057be606eb8f768df8">  851</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_AsynClkIn_Pos             5U                                         </span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gab67830557d2d10be882284275025a2d3">  852</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_AsynClkIn_Msk            (0x1UL &lt;&lt; TPI_DEVID_AsynClkIn_Pos)          </span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga80ecae7fec479e80e583f545996868ed">  854</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_NrTraceInput_Pos          0U                                         </span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gabed454418d2140043cd65ec899abd97f">  855</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; TPI_DEVID_NrTraceInput_Pos*/</span><span class="preprocessor">)  </span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI DEVTYPE Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga69c4892d332755a9f64c1680497cebdd">  858</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_MajorType_Pos           4U                                         </span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaecbceed6d08ec586403b37ad47b38c88">  859</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_MajorType_Msk          (0xFUL &lt;&lt; TPI_DEVTYPE_MajorType_Pos)        </span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga0c799ff892af5eb3162d152abc00af7a">  861</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_SubType_Pos             0U                                         </span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga5b2fd7dddaf5f64855d9c0696acd65c1">  862</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_SubType_Msk            (0xFUL </span><span class="comment">/*&lt;&lt; TPI_DEVTYPE_SubType_Pos*/</span><span class="preprocessor">)      </span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_TPI */</span><span class="preprocessor"></span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;{</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  __IM  uint32_t TYPE;                   </div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;  __IOM uint32_t CTRL;                   </div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  __IOM uint32_t RNR;                    </div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  __IOM uint32_t RBAR;                   </div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;  __IOM uint32_t RLAR;                   </div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;        uint32_t RESERVED0[7U];</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  __IOM uint32_t MAIR0;                  </div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  __IOM uint32_t MAIR1;                  </div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;} MPU_Type;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">/* MPU Type Register Definitions */</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16U                                            </span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8U                                            </span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0U                                            </span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL </span><span class="comment">/*&lt;&lt; MPU_TYPE_SEPARATE_Pos*/</span><span class="preprocessor">)             </span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            </span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1U                                            </span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0U                                            </span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Number Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Pos                  0U                                            </span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Base Address Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define MPU_RBAR_BASE_Pos                   5U                                            </span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_BASE_Pos)             </span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define MPU_RBAR_SH_Pos                     3U                                            </span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define MPU_RBAR_SH_Msk                    (0x3UL &lt;&lt; MPU_RBAR_SH_Pos)                     </span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define MPU_RBAR_AP_Pos                     1U                                            </span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define MPU_RBAR_AP_Msk                    (0x3UL &lt;&lt; MPU_RBAR_AP_Pos)                     </span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define MPU_RBAR_XN_Pos                     0U                                            </span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define MPU_RBAR_XN_Msk                    (01UL </span><span class="comment">/*&lt;&lt; MPU_RBAR_XN_Pos*/</span><span class="preprocessor">)                  </span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Limit Address Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define MPU_RLAR_LIMIT_Pos                  5U                                            </span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL &lt;&lt; MPU_RLAR_LIMIT_Pos)            </span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define MPU_RLAR_AttrIndx_Pos               1U                                            </span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define MPU_RLAR_AttrIndx_Msk              (0x7UL &lt;&lt; MPU_RLAR_AttrIndx_Pos)               </span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define MPU_RLAR_EN_Pos                     0U                                            </span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define MPU_RLAR_EN_Msk                    (1UL </span><span class="comment">/*&lt;&lt; MPU_RLAR_EN_Pos*/</span><span class="preprocessor">)                   </span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Memory Attribute Indirection Register 0 Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr3_Pos                24U                                            </span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr3_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr3_Pos)                </span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr2_Pos                16U                                            </span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr2_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr2_Pos)                </span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr1_Pos                 8U                                            </span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr1_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr1_Pos)                </span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr0_Pos                 0U                                            </span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr0_Msk                (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_MAIR0_Attr0_Pos*/</span><span class="preprocessor">)            </span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Memory Attribute Indirection Register 1 Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr7_Pos                24U                                            </span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr7_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr7_Pos)                </span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr6_Pos                16U                                            </span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr6_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr6_Pos)                </span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr5_Pos                 8U                                            </span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr5_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr5_Pos)                </span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr4_Pos                 0U                                            </span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr4_Msk                (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_MAIR1_Attr4_Pos*/</span><span class="preprocessor">)            </span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;{</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  __IOM uint32_t CTRL;                   </div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  __IM  uint32_t TYPE;                   </div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#if defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U)</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  __IOM uint32_t RNR;                    </div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  __IOM uint32_t RBAR;                   </div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  __IOM uint32_t RLAR;                   </div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;} SAU_Type;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">/* SAU Control Register Definitions */</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define SAU_CTRL_ALLNS_Pos                  1U                                            </span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define SAU_CTRL_ALLNS_Msk                 (1UL &lt;&lt; SAU_CTRL_ALLNS_Pos)                    </span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define SAU_CTRL_ENABLE_Pos                 0U                                            </span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define SAU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; SAU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor"></span><span class="comment">/* SAU Type Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define SAU_TYPE_SREGION_Pos                0U                                            </span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define SAU_TYPE_SREGION_Msk               (0xFFUL </span><span class="comment">/*&lt;&lt; SAU_TYPE_SREGION_Pos*/</span><span class="preprocessor">)           </span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#if defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U)</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">/* SAU Region Number Register Definitions */</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define SAU_RNR_REGION_Pos                  0U                                            </span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define SAU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; SAU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor"></span><span class="comment">/* SAU Region Base Address Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define SAU_RBAR_BADDR_Pos                  5U                                            </span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL &lt;&lt; SAU_RBAR_BADDR_Pos)            </span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor"></span><span class="comment">/* SAU Region Limit Address Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define SAU_RLAR_LADDR_Pos                  5U                                            </span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL &lt;&lt; SAU_RLAR_LADDR_Pos)            </span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define SAU_RLAR_NSC_Pos                    1U                                            </span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define SAU_RLAR_NSC_Msk                   (1UL &lt;&lt; SAU_RLAR_NSC_Pos)                      </span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define SAU_RLAR_ENABLE_Pos                 0U                                            </span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define SAU_RLAR_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; SAU_RLAR_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="structCoreDebug__Type.html"> 1035</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;{</div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="structCoreDebug__Type.html#ad63554e4650da91a8e79929cbb63db66"> 1037</a></span>&#160;  __IOM uint32_t DHCSR;                  </div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="structCoreDebug__Type.html#af907cf64577eaf927dac6787df6dd98b"> 1038</a></span>&#160;  __OM  uint32_t DCRSR;                  </div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="structCoreDebug__Type.html#aab3cc92ef07bc1f04b3a3aa6db2c2d55"> 1039</a></span>&#160;  __IOM uint32_t DCRDR;                  </div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="structCoreDebug__Type.html#aeb3126abc4c258a858f21f356c0df6ee"> 1040</a></span>&#160;  __IOM uint32_t DEMCR;                  </div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;        uint32_t RESERVED4[1U];</div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="structCoreDebug__Type.html#a1b319a8279b9ff2572ab5391dba5bb88"> 1042</a></span>&#160;  __IOM uint32_t DAUTHCTRL;              </div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="structCoreDebug__Type.html#ad9fa5e915e038e20b9be88d54d432fb8"> 1043</a></span>&#160;  __IOM uint32_t DSCSR;                  </div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;} <a class="code" href="structCoreDebug__Type.html">CoreDebug_Type</a>;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment">/* Debug Halting Control and Status Register Definitions */</span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gac91280edd0ce932665cf75a23d11d842"> 1047</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            </span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga1ce997cee15edaafe4aed77751816ffc"> 1048</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaf6498d32dbe23b8d95a12d2fbc0a65f8"> 1050</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            </span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gabe3254d40aaa482987ff31584d2a3240"> 1051</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL &lt;&lt; CoreDebug_DHCSR_S_RESTART_ST_Pos)      </span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga6f934c5427ea057394268e541fa97753"> 1053</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            </span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gac474394bcceb31a8e09566c90b3f8922"> 1054</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga2328118f8b3574c871a53605eb17e730"> 1056</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            </span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga89dceb5325f6bcb36a0473d65fbfcfa6"> 1057</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga2900dd56a988a4ed27ad664d5642807e"> 1059</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            </span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga7b67e4506d7f464ef5dafd6219739756"> 1060</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga349ccea33accc705595624c2d334fbcb"> 1062</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            </span></div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga98d51538e645c2c1a422279cd85a0a25"> 1063</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga760a9a0d7f39951dc3f07d01f1f64772"> 1065</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            </span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga9f881ade3151a73bc5b02b73fe6473ca"> 1066</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga20a71871ca8768019c51168c70c3f41d"> 1068</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            </span></div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gac4cd6f3178de48f473d8903e8c847c07"> 1069</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga0d2907400eb948a4ea3886ca083ec8e3"> 1071</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            </span></div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga77fe1ef3c4a729c1c82fb62a94a51c31"> 1072</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span></div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gae1fc39e80de54c0339cbb1b298a9f0f9"> 1074</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            </span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gae6bda72fbd32cc5734ff3542170dc00d"> 1075</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaddf1d43f8857e4efc3dc4e6b15509692"> 1077</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            </span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga1d905a3aa594eb2e8bb78bcc4da05b3f"> 1078</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span></div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gab557abb5b172b74d2cf44efb9d824e4e"> 1080</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            </span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gab815c741a4fc2a61988cd2fb7594210b"> 1081</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos*/</span><span class="preprocessor">)     </span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor"></span><span class="comment">/* Debug Core Register Selector Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga51e75942fc0614bc9bb2c0e96fcdda9a"> 1084</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            </span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga1eef4992d8f84bc6c0dffed1c87f90a5"> 1085</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga52182c8a9f63a52470244c0bc2064f7b"> 1087</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            </span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga17cafbd72b55030219ce5609baa7c01d"> 1088</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; CoreDebug_DCRSR_REGSEL_Pos*/</span><span class="preprocessor">)     </span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor"></span><span class="comment">/* Debug Exception and Monitor Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga0cde79c4e741e1eed0513c1f985baeb9"> 1091</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_DWTENA_Pos         24U                                            </span></div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga2fcc0b8f174e85379d38e1cb74b8c627"> 1092</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_DWTENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_DWTENA_Pos)            </span></div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaed9f42053031a9a30cd8054623304c0a"> 1094</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            </span></div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga803fc98c5bb85f10f0347b23794847d1"> 1095</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga9fcf09666f7063a7303117aa32a85d5a"> 1097</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            </span></div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga906476e53c1e1487c30f3a1181df9e30"> 1098</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos*/</span><span class="preprocessor">)  </span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor"></span><span class="comment">/* Debug Authentication Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaf733a36e6b4717a604f7d77c05dfceb4"> 1101</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            </span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gadad0bf68d32cba49c1ea7534122c2752"> 1102</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL &lt;&lt; CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    </span></div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga866734a8e4bec2d6cf091e265c6c0f3d"> 1104</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            </span></div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaabb5d6c750c9ec50254134ece2111dcd"> 1105</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL &lt;&lt; CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    </span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga3caef9790e4e2ccbfea77d55315ad59f"> 1107</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            </span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga1570f149a0f89f70fc2644a5842cbcb4"> 1108</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL &lt;&lt; CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     </span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga587610b7ac18292de47bf9d675b0b88c"> 1110</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            </span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaa043fd13768d57be320c682ca1c9b234"> 1111</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/</span><span class="preprocessor">) </span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor"></span><span class="comment">/* Debug Security Control and Status Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga4be5d0f8af5d7d8ec04bde78ce18e10e"> 1114</a></span>&#160;<span class="preprocessor">#define CoreDebug_DSCSR_CDS_Pos            16U                                            </span></div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga083417245e1aa40e84a2b12433a15a6b"> 1115</a></span>&#160;<span class="preprocessor">#define CoreDebug_DSCSR_CDS_Msk            (1UL &lt;&lt; CoreDebug_DSCSR_CDS_Pos)               </span></div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga7450603163415ab4d4e4a7a767879eae"> 1117</a></span>&#160;<span class="preprocessor">#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            </span></div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaaffe28a24f05446e55ba3d75bb6f4cd0"> 1118</a></span>&#160;<span class="preprocessor">#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL &lt;&lt; CoreDebug_DSCSR_SBRSEL_Pos)            </span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga3eb88e444b678057db1b59272eebb1ad"> 1120</a></span>&#160;<span class="preprocessor">#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            </span></div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga5e5ed94cac1139165af161c008881805"> 1121</a></span>&#160;<span class="preprocessor">#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DSCSR_SBRSELEN_Pos*/</span><span class="preprocessor">)      </span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group__CMSIS__core__bitfield.html#ga286e3b913dbd236c7f48ea70c8821f4e"> 1139</a></span>&#160;<span class="preprocessor">#define _VAL2FLD(field, value)    (((uint32_t)(value) &lt;&lt; field ## _Pos) &amp; field ## _Msk)</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group__CMSIS__core__bitfield.html#ga139b6e261c981f014f386927ca4a8444"> 1147</a></span>&#160;<span class="preprocessor">#define _FLD2VAL(field, value)    (((uint32_t)(value) &amp; field ## _Msk) &gt;&gt; field ## _Pos)</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment">/* Memory mapping of Core Hardware */</span></div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga3c14ed93192c8d9143322bbf77ebf770"> 1160</a></span>&#160;<span class="preprocessor">  #define SCS_BASE            (0xE000E000UL)                             </span></div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gafdab534f961bf8935eb456cb7700dcd2"> 1161</a></span>&#160;<span class="preprocessor">  #define DWT_BASE            (0xE0001000UL)                             </span></div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga2b1eeff850a7e418844ca847145a1a68"> 1162</a></span>&#160;<span class="preprocessor">  #define TPI_BASE            (0xE0040000UL)                             </span></div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga680604dbcda9e9b31a1639fcffe5230b"> 1163</a></span>&#160;<span class="preprocessor">  #define CoreDebug_BASE      (0xE000EDF0UL)                             </span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga58effaac0b93006b756d33209e814646"> 1164</a></span>&#160;<span class="preprocessor">  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     </span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gaa0288691785a5f868238e0468b39523d"> 1165</a></span>&#160;<span class="preprocessor">  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     </span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd"> 1166</a></span>&#160;<span class="preprocessor">  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     </span></div><div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01"> 1169</a></span>&#160;<span class="preprocessor">  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) </span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de"> 1170</a></span>&#160;<span class="preprocessor">  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) </span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17"> 1171</a></span>&#160;<span class="preprocessor">  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) </span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gabbe5a060185e1d5afa3f85b14e10a6ce"> 1172</a></span>&#160;<span class="preprocessor">  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) </span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga8b4dd00016aed25a0ea54e9a9acd1239"> 1173</a></span>&#160;<span class="preprocessor">  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) </span></div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gab6e30a2b802d9021619dbb0be7f5d63d"> 1174</a></span>&#160;<span class="preprocessor">  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) </span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">  #if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     </span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">    #define MPU               ((MPU_Type       *)     MPU_BASE         ) </span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">  #if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     </span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">    #define SAU               ((SAU_Type       *)     SAU_BASE         ) </span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">  #define SCS_BASE_NS         (0xE002E000UL)                             </span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             </span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  </span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  </span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  </span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) </span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) </span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) </span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) </span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">  #if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  </span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) </span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment"> *                Hardware Abstraction Layer</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment">  Core Function Interface contains:</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="comment">  - Core NVIC Functions</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment">  - Core SysTick Functions</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="comment">  - Core Register Access Functions</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment">/* ##########################   NVIC functions  #################################### */</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#ifdef CMSIS_NVIC_VIRTUAL</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE &quot;cmsis_nvic_virtual.h&quot;</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment">/*#define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping   not available for ARMv8-M Baseline */</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">/*#define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping   not available for ARMv8-M Baseline */</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">  #define NVIC_EnableIRQ              __NVIC_EnableIRQ</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">  #define NVIC_DisableIRQ             __NVIC_DisableIRQ</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">  #define NVIC_GetActive              __NVIC_GetActive</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">  #define NVIC_SetPriority            __NVIC_SetPriority</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">  #define NVIC_GetPriority            __NVIC_GetPriority</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">  #define NVIC_SystemReset            __NVIC_SystemReset</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CMSIS_NVIC_VIRTUAL */</span><span class="preprocessor"></span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#ifdef CMSIS_VECTAB_VIRTUAL</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE &quot;cmsis_vectab_virtual.h&quot;</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">  #define NVIC_SetVector              __NVIC_SetVector</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">  #define NVIC_GetVector              __NVIC_GetVector</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* (CMSIS_VECTAB_VIRTUAL) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">#define NVIC_USER_IRQ_OFFSET          16</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="comment">/* Interrupt Priorities are WORD accessible only under ARMv6M                   */</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="comment">/* The following MACROS handle generation of the register offset and byte masks */</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &amp;  0x03UL) * 8UL)</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) &amp; 0x0FUL)-8UL) &gt;&gt;    2UL)      )</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                &gt;&gt;    2UL)      )</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;</div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga71227e1376cde11eda03fcb62f1b33ea"> 1275</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a>(IRQn_Type <a class="code" href="group__Interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;{</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  {</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)(int32_t)<a class="code" href="group__Interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;  }</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;}</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;</div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gaaeb5e7cc0eaad4e2817272e7bf742083"> 1292</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a>(IRQn_Type <a class="code" href="group__Interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;{</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;  {</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)(int32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;  }</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  {</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;    <span class="keywordflow">return</span>(0U);</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;  }</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;}</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;</div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gae016e4c1986312044ee768806537d52f"> 1311</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a>(IRQn_Type <a class="code" href="group__Interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;{</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;  {</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[(((uint32_t)(int32_t)<a class="code" href="group__Interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;  }</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;}</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;</div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga5a92ca5fa801ad7adb92be7257ab9694"> 1330</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a>(IRQn_Type <a class="code" href="group__Interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;{</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;  {</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)(int32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;  }</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;  {</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;    <span class="keywordflow">return</span>(0U);</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;  }</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;}</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;</div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gaabefdd4b790b9a7308929938c0c1e1ad"> 1349</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a>(IRQn_Type <a class="code" href="group__Interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;{</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;  {</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)(int32_t)<a class="code" href="group__Interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;  }</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;}</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;</div><div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga562a86dbdf14827d0fee8fdafb04d191"> 1364</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a>(IRQn_Type <a class="code" href="group__Interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;{</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;  {</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[(((uint32_t)(int32_t)<a class="code" href="group__Interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;  }</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;}</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;</div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gaa2837003c28c45abf193fe5e8d27f593"> 1381</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a>(IRQn_Type <a class="code" href="group__Interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;{</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;  {</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(((uint32_t)(int32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;  }</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;  {</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;    <span class="keywordflow">return</span>(0U);</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;  }</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;}</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type <a class="code" href="group__Interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;{</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;  {</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)(int32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;  }</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;  {</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;    <span class="keywordflow">return</span>(0U);</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;  }</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;}</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;{</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;  {</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)(int32_t)<a class="code" href="group__Interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] |=  ((uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL)));</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)(int32_t)<a class="code" href="group__Interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)<a class="code" href="group__Interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;  }</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;  {</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;    <span class="keywordflow">return</span>(0U);</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;  }</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;}</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;{</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;  {</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)(int32_t)<a class="code" href="group__Interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] &amp;= ~((uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL)));</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)(int32_t)<a class="code" href="group__Interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)<a class="code" href="group__Interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;  }</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;  {</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;    <span class="keywordflow">return</span>(0U);</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;  }</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;}</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;</div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga505338e23563a9c074910fb14e7d45fd"> 1470</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a>(IRQn_Type IRQn, uint32_t priority)</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;{</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;  {</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IPR[_IP_IDX(IRQn)]  = ((uint32_t)(<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IPR[_IP_IDX(IRQn)]  &amp; ~(0xFFUL &lt;&lt; _BIT_SHIFT(IRQn))) |</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;       (((priority &lt;&lt; (8U - <a class="code" href="group__Cortex__Core__Configuration.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL) &lt;&lt; _BIT_SHIFT(IRQn)));</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;  }</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;  {</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[_SHP_IDX(IRQn)] &amp; ~(0xFFUL &lt;&lt; _BIT_SHIFT(IRQn))) |</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;       (((priority &lt;&lt; (8U - <a class="code" href="group__Cortex__Core__Configuration.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL) &lt;&lt; _BIT_SHIFT(IRQn)));</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;  }</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;}</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;</div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gaeb9dc99c8e7700668813144261b0bc73"> 1494</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a>(IRQn_Type IRQn)</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;{</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;  {</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IPR[ _IP_IDX(IRQn)] &gt;&gt; _BIT_SHIFT(IRQn) ) &amp; (uint32_t)0xFFUL) &gt;&gt; (8U - <a class="code" href="group__Cortex__Core__Configuration.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;  }</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;  {</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[_SHP_IDX(IRQn)] &gt;&gt; _BIT_SHIFT(IRQn) ) &amp; (uint32_t)0xFFUL) &gt;&gt; (8U - <a class="code" href="group__Cortex__Core__Configuration.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;  }</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;}</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;</div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga0df355460bc1783d58f9d72ee4884208"> 1518</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a>(IRQn_Type IRQn, uint32_t vector)</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;{</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">#if defined (__VTOR_PRESENT) &amp;&amp; (__VTOR_PRESENT == 1U)</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;  uint32_t *vectors = (uint32_t *)<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;#<span class="keywordflow">else</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;  uint32_t *vectors = (uint32_t *)0x0U;</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;}</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;</div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga44b665d2afb708121d9b10c76ff00ee5"> 1537</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a>(IRQn_Type IRQn)</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;{</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">#if defined (__VTOR_PRESENT) &amp;&amp; (__VTOR_PRESENT == 1U)</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;  uint32_t *vectors = (uint32_t *)<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR;</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;#<span class="keywordflow">else</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;  uint32_t *vectors = (uint32_t *)0x0U;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;  <span class="keywordflow">return</span> vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;}</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;</div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga49f66a3782cbff3b821bd9802cd046f5"> 1552</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga49f66a3782cbff3b821bd9802cd046f5">__NVIC_SystemReset</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;{</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;  <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();                                                          <span class="comment">/* Ensure all outstanding memory accesses included</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="comment">                                                                       buffered write are completed before reset */</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = ((0x5FAUL &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;                 <a class="code" href="group__CMSIS__SCB.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>);</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;  <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();                                                          <span class="comment">/* Ensure completion of memory access */</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;  <span class="keywordflow">for</span>(;;)                                                           <span class="comment">/* wait until reset */</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;  {</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a>();</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;  }</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;}</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;{</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;  {</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;    NVIC_NS-&gt;ISER[(((uint32_t)(int32_t)<a class="code" href="group__Interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;  }</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;}</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;{</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;  {</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;ISER[(((uint32_t)(int32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;  }</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;  {</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;    <span class="keywordflow">return</span>(0U);</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;  }</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;}</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;{</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;  {</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;    NVIC_NS-&gt;ICER[(((uint32_t)(int32_t)<a class="code" href="group__Interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;  }</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;}</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;{</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;  {</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;ISPR[(((uint32_t)(int32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;  }</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;}</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;{</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;  {</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;    NVIC_NS-&gt;ISPR[(((uint32_t)(int32_t)<a class="code" href="group__Interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;  }</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;}</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;{</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;  {</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;    NVIC_NS-&gt;ICPR[(((uint32_t)(int32_t)<a class="code" href="group__Interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;  }</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;}</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;{</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;  {</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;IABR[(((uint32_t)(int32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;  }</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;  {</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;    <span class="keywordflow">return</span>(0U);</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;  }</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;}</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;{</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;  {</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;    NVIC_NS-&gt;IPR[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC_NS-&gt;IPR[_IP_IDX(IRQn)]  &amp; ~(0xFFUL &lt;&lt; _BIT_SHIFT(IRQn))) |</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;       (((priority &lt;&lt; (8U - <a class="code" href="group__Cortex__Core__Configuration.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL) &lt;&lt; _BIT_SHIFT(IRQn)));</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;  }</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;  {</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;    SCB_NS-&gt;SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB_NS-&gt;SHPR[_SHP_IDX(IRQn)] &amp; ~(0xFFUL &lt;&lt; _BIT_SHIFT(IRQn))) |</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;       (((priority &lt;&lt; (8U - <a class="code" href="group__Cortex__Core__Configuration.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL) &lt;&lt; _BIT_SHIFT(IRQn)));</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;  }</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;}</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;{</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;  {</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;IPR[ _IP_IDX(IRQn)] &gt;&gt; _BIT_SHIFT(IRQn) ) &amp; (uint32_t)0xFFUL) &gt;&gt; (8U - <a class="code" href="group__Cortex__Core__Configuration.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  }</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;  {</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((SCB_NS-&gt;SHPR[_SHP_IDX(IRQn)] &gt;&gt; _BIT_SHIFT(IRQn) ) &amp; (uint32_t)0xFFUL) &gt;&gt; (8U - <a class="code" href="group__Cortex__Core__Configuration.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;  }</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;}</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*  defined (__ARM_FEATURE_CMSE) &amp;&amp;(__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="comment">/* ##########################  FPU functions  #################################### */</span></div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__FpuFunctions.html#ga6bcad99ce80a0e7e4ddc6f2379081756"> 1751</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__FpuFunctions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;{</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;    <span class="keywordflow">return</span> 0U;           <span class="comment">/* No FPU */</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;}</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment">/* ##########################   SAU functions  #################################### */</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> TZ_SAU_Enable(<span class="keywordtype">void</span>)</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;{</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;    SAU-&gt;CTRL |=  (SAU_CTRL_ENABLE_Msk);</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;}</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> TZ_SAU_Disable(<span class="keywordtype">void</span>)</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;{</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;    SAU-&gt;CTRL &amp;= ~(SAU_CTRL_ENABLE_Msk);</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;}</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="comment">/* ##################################    SysTick function  ############################################ */</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor">#if defined (__Vendor_SysTickConfig) &amp;&amp; (__Vendor_SysTickConfig == 0U)</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;{</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code" href="group__CMSIS__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;  {</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;    <span class="keywordflow">return</span> (1UL);                                                   <span class="comment">/* Reload value impossible */</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;  }</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (uint32_t)(ticks - 1UL);                         <span class="comment">/* set reload register */</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;  NVIC_SetPriority (<a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code" href="group__Cortex__Core__Configuration.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0UL;                                             <span class="comment">/* Load the SysTick Counter Value */</span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code" href="group__CMSIS__SysTick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;                   <a class="code" href="group__CMSIS__SysTick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;                   <a class="code" href="group__CMSIS__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                         <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;  <span class="keywordflow">return</span> (0UL);                                                     <span class="comment">/* Function successful */</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;}</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;{</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code" href="group__CMSIS__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;  {</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;    <span class="keywordflow">return</span> (1UL);                                                         <span class="comment">/* Reload value impossible */</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;  }</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;  SysTick_NS-&gt;LOAD  = (uint32_t)(ticks - 1UL);                            <span class="comment">/* set reload register */</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;  TZ_NVIC_SetPriority_NS (<a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code" href="group__Cortex__Core__Configuration.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;  SysTick_NS-&gt;VAL   = 0UL;                                                <span class="comment">/* Load the SysTick Counter Value */</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;  SysTick_NS-&gt;CTRL  = <a class="code" href="group__CMSIS__SysTick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;                      <a class="code" href="group__CMSIS__SysTick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;                      <a class="code" href="group__CMSIS__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                            <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;  <span class="keywordflow">return</span> (0UL);                                                           <span class="comment">/* Function successful */</span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;}</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;}</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_ARMV8MBL_H_DEPENDANT */</span><span class="preprocessor"></span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span><span class="preprocessor"></span></div><div class="ttc" id="group__CMSIS__Core__NVICFunctions_html_gaaeb5e7cc0eaad4e2817272e7bf742083"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Enable status. </div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:1292</div></div>
<div class="ttc" id="unionIPSR__Type_html_a4adca999d3a0bc1ae682d73ea7cfa879"><div class="ttname"><a href="unionIPSR__Type.html#a4adca999d3a0bc1ae682d73ea7cfa879">IPSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:270</div></div>
<div class="ttc" id="unionCONTROL__Type_html_aa7a5662079a447f801034d108f80ce49"><div class="ttname"><a href="unionCONTROL__Type.html#aa7a5662079a447f801034d108f80ce49">CONTROL_Type::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:326</div></div>
<div class="ttc" id="unionxPSR__Type_html_a40213a6b5620410cac83b0d89564609d"><div class="ttname"><a href="unionxPSR__Type.html#a40213a6b5620410cac83b0d89564609d">xPSR_Type::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:290</div></div>
<div class="ttc" id="group__CMSIS__Core__FpuFunctions_html_ga6bcad99ce80a0e7e4ddc6f2379081756"><div class="ttname"><a href="group__CMSIS__Core__FpuFunctions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a></div><div class="ttdeci">__STATIC_INLINE uint32_t SCB_GetFPUType(void)</div><div class="ttdoc">get FPU type </div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:1751</div></div>
<div class="ttc" id="group__CMSIS__SCB_html_gaaa27c0ba600bf82c3da08c748845b640"><div class="ttname"><a href="group__CMSIS__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Pos</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:458</div></div>
<div class="ttc" id="structNVIC__Type_html"><div class="ttname"><a href="structNVIC__Type.html">NVIC_Type</a></div><div class="ttdoc">Structure type to access the Nested Vectored Interrupt Controller (NVIC). </div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:351</div></div>
<div class="ttc" id="group__CMSIS__SysTick_html_gaa41d06039797423a46596bd313d57373"><div class="ttname"><a href="group__CMSIS__SysTick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_CLKSOURCE_Msk</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:568</div></div>
<div class="ttc" id="structSCB__Type_html"><div class="ttname"><a href="structSCB__Type.html">SCB_Type</a></div><div class="ttdoc">Structure type to access the System Control Block (SCB). </div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:381</div></div>
<div class="ttc" id="structDWT__Type_html"><div class="ttname"><a href="structDWT__Type.html">DWT_Type</a></div><div class="ttdoc">Structure type to access the Data Watchpoint and Trace Register (DWT). </div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:607</div></div>
<div class="ttc" id="unionCONTROL__Type_html_a6b642cca3d96da660b1198c133ca2a1f"><div class="ttname"><a href="unionCONTROL__Type.html#a6b642cca3d96da660b1198c133ca2a1f">CONTROL_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:328</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="ttdeci">IRQn</div><div class="ttdef"><b>Definition:</b> MKL27Z4.h:130</div></div>
<div class="ttc" id="unionIPSR__Type_html_ad2eb0a06de4f03f58874a727716aa9aa"><div class="ttname"><a href="unionIPSR__Type.html#ad2eb0a06de4f03f58874a727716aa9aa">IPSR_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:268</div></div>
<div class="ttc" id="unionxPSR__Type_html_af438e0f407357e914a70b5bd4d6a97c5"><div class="ttname"><a href="unionxPSR__Type.html#af438e0f407357e914a70b5bd4d6a97c5">xPSR_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:286</div></div>
<div class="ttc" id="group__CMSIS__Core__NVICFunctions_html_gaa2837003c28c45abf193fe5e8d27f593"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)</div><div class="ttdoc">Get Active Interrupt. </div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:1381</div></div>
<div class="ttc" id="group__CMSIS__Core__InstructionInterface_html_gabd585ddc865fb9b7f2493af1eee1a572"><div class="ttname"><a href="group__CMSIS__Core__InstructionInterface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a></div><div class="ttdeci">#define __NOP</div><div class="ttdoc">No Operation. </div><div class="ttdef"><b>Definition:</b> cmsis_armcc.h:389</div></div>
<div class="ttc" id="group__CMSIS__Core__NVICFunctions_html_gaabefdd4b790b9a7308929938c0c1e1ad"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Set Pending Interrupt. </div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:1349</div></div>
<div class="ttc" id="group__CMSIS__Core__InstructionInterface_html_gaad233022e850a009fc6f7602be1182f6"><div class="ttname"><a href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a></div><div class="ttdeci">#define __ISB()</div><div class="ttdoc">Instruction Synchronization Barrier. </div><div class="ttdef"><b>Definition:</b> cmsis_armcc.h:420</div></div>
<div class="ttc" id="unionAPSR__Type_html_afbce95646fd514c10aa85ec0a33db728"><div class="ttname"><a href="unionAPSR__Type.html#afbce95646fd514c10aa85ec0a33db728">APSR_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:237</div></div>
<div class="ttc" id="group__CMSIS__Core__NVICFunctions_html_ga562a86dbdf14827d0fee8fdafb04d191"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Clear Pending Interrupt. </div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:1364</div></div>
<div class="ttc" id="group__CMSIS__SysTick_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group__CMSIS__SysTick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:571</div></div>
<div class="ttc" id="group__CMSIS__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:1169</div></div>
<div class="ttc" id="unionxPSR__Type_html_a3e9120dcf1a829fc8d2302b4d0673970"><div class="ttname"><a href="unionxPSR__Type.html#a3e9120dcf1a829fc8d2302b4d0673970">xPSR_Type::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:285</div></div>
<div class="ttc" id="unionxPSR__Type_html_a1e5d9801013d5146f2e02d9b7b3da562"><div class="ttname"><a href="unionxPSR__Type.html#a1e5d9801013d5146f2e02d9b7b3da562">xPSR_Type::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:291</div></div>
<div class="ttc" id="structSysTick__Type_html"><div class="ttname"><a href="structSysTick__Type.html">SysTick_Type</a></div><div class="ttdoc">Structure type to access the System Timer (SysTick). </div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:555</div></div>
<div class="ttc" id="structCoreDebug__Type_html"><div class="ttname"><a href="structCoreDebug__Type.html">CoreDebug_Type</a></div><div class="ttdoc">Structure type to access the Core Debug Register (CoreDebug). </div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:1035</div></div>
<div class="ttc" id="unionAPSR__Type_html"><div class="ttname"><a href="unionAPSR__Type.html">APSR_Type</a></div><div class="ttdoc">Union type to access the Application Program Status Register (APSR). </div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:233</div></div>
<div class="ttc" id="unionAPSR__Type_html_a8004d224aacb78ca37774c35f9156e7e"><div class="ttname"><a href="unionAPSR__Type.html#a8004d224aacb78ca37774c35f9156e7e">APSR_Type::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:238</div></div>
<div class="ttc" id="cmsis__version_8h_html"><div class="ttname"><a href="cmsis__version_8h.html">cmsis_version.h</a></div><div class="ttdoc">CMSIS Core(M) Version definitions. </div></div>
<div class="ttc" id="group__CMSIS__Core__NVICFunctions_html_ga71227e1376cde11eda03fcb62f1b33ea"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Enable Interrupt. </div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:1275</div></div>
<div class="ttc" id="unionxPSR__Type_html_a2db9a52f6d42809627d1a7a607c5dbc5"><div class="ttname"><a href="unionxPSR__Type.html#a2db9a52f6d42809627d1a7a607c5dbc5">xPSR_Type::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:292</div></div>
<div class="ttc" id="unionxPSR__Type_html_af14df16ea0690070c45b95f2116b7a0a"><div class="ttname"><a href="unionxPSR__Type.html#af14df16ea0690070c45b95f2116b7a0a">xPSR_Type::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:289</div></div>
<div class="ttc" id="unionAPSR__Type_html_a86e2c5b891ecef1ab55b1edac0da79a6"><div class="ttname"><a href="unionAPSR__Type.html#a86e2c5b891ecef1ab55b1edac0da79a6">APSR_Type::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:239</div></div>
<div class="ttc" id="group__CMSIS__core__base_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:1170</div></div>
<div class="ttc" id="unionAPSR__Type_html_a3b04d58738b66a28ff13f23d8b0ba7e5"><div class="ttname"><a href="unionAPSR__Type.html#a3b04d58738b66a28ff13f23d8b0ba7e5">APSR_Type::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:240</div></div>
<div class="ttc" id="unionCONTROL__Type_html_a8cc085fea1c50a8bd9adea63931ee8e2"><div class="ttname"><a href="unionCONTROL__Type.html#a8cc085fea1c50a8bd9adea63931ee8e2">CONTROL_Type::SPSEL</a></div><div class="ttdeci">uint32_t SPSEL</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:325</div></div>
<div class="ttc" id="group__CMSIS__Core__NVICFunctions_html_ga0df355460bc1783d58f9d72ee4884208"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)</div><div class="ttdoc">Set Interrupt Vector. </div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:1518</div></div>
<div class="ttc" id="unionCONTROL__Type_html"><div class="ttname"><a href="unionCONTROL__Type.html">CONTROL_Type</a></div><div class="ttdoc">Union type to access the Control Registers (CONTROL). </div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:320</div></div>
<div class="ttc" id="structTPI__Type_html"><div class="ttname"><a href="structTPI__Type.html">TPI_Type</a></div><div class="ttdoc">Structure type to access the Trace Port Interface Register (TPI). </div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:722</div></div>
<div class="ttc" id="group__CMSIS__core__base_html_gac8e97e8ce56ae9f57da1363a937f8a17"><div class="ttname"><a href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a></div><div class="ttdeci">#define NVIC</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:1171</div></div>
<div class="ttc" id="group__CMSIS__SysTick_html_ga265912a7962f0e1abd170336e579b1b1"><div class="ttname"><a href="group__CMSIS__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a></div><div class="ttdeci">#define SysTick_LOAD_RELOAD_Msk</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:578</div></div>
<div class="ttc" id="group__CMSIS__Core__NVICFunctions_html_ga49f66a3782cbff3b821bd9802cd046f5"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga49f66a3782cbff3b821bd9802cd046f5">__NVIC_SystemReset</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SystemReset(void)</div><div class="ttdoc">System Reset. </div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:1552</div></div>
<div class="ttc" id="unionxPSR__Type_html_a790056bb6f20ea16cecc784b0dd19ad6"><div class="ttname"><a href="unionxPSR__Type.html#a790056bb6f20ea16cecc784b0dd19ad6">xPSR_Type::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:288</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL27Z4.h:139</div></div>
<div class="ttc" id="unionIPSR__Type_html"><div class="ttname"><a href="unionIPSR__Type.html">IPSR_Type</a></div><div class="ttdoc">Union type to access the Interrupt Program Status Register (IPSR). </div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:263</div></div>
<div class="ttc" id="unionxPSR__Type_html"><div class="ttname"><a href="unionxPSR__Type.html">xPSR_Type</a></div><div class="ttdoc">Union type to access the Special-Purpose Program Status Registers (xPSR). </div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:281</div></div>
<div class="ttc" id="unionxPSR__Type_html_a7eed9fe24ae8d354cd76ae1c1110a658"><div class="ttname"><a href="unionxPSR__Type.html#a7eed9fe24ae8d354cd76ae1c1110a658">xPSR_Type::T</a></div><div class="ttdeci">uint32_t T</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:287</div></div>
<div class="ttc" id="group__CMSIS__Core__NVICFunctions_html_gae016e4c1986312044ee768806537d52f"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Disable Interrupt. </div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:1311</div></div>
<div class="ttc" id="group__CMSIS__SysTick_html_ga16c9fee0ed0235524bdeb38af328fd1f"><div class="ttname"><a href="group__CMSIS__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_ENABLE_Msk</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:574</div></div>
<div class="ttc" id="group__CMSIS__Core__NVICFunctions_html_ga44b665d2afb708121d9b10c76ff00ee5"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Vector. </div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:1537</div></div>
<div class="ttc" id="group__CMSIS__Core__InstructionInterface_html_ga067d257a2b34565410acefb5afef2203"><div class="ttname"><a href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a></div><div class="ttdeci">#define __DSB()</div><div class="ttdoc">Data Synchronization Barrier. </div><div class="ttdef"><b>Definition:</b> cmsis_armcc.h:431</div></div>
<div class="ttc" id="cmsis__compiler_8h_html"><div class="ttname"><a href="cmsis__compiler_8h.html">cmsis_compiler.h</a></div><div class="ttdoc">CMSIS compiler generic header file. </div></div>
<div class="ttc" id="unionCONTROL__Type_html_a35c1732cf153b7b5c4bd321cf1de9605"><div class="ttname"><a href="unionCONTROL__Type.html#a35c1732cf153b7b5c4bd321cf1de9605">CONTROL_Type::nPRIV</a></div><div class="ttdeci">uint32_t nPRIV</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:324</div></div>
<div class="ttc" id="group__Cortex__Core__Configuration_html_gae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="group__Cortex__Core__Configuration.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdef"><b>Definition:</b> MKL27Z4.h:193</div></div>
<div class="ttc" id="unionxPSR__Type_html_a1a47176768f45f79076c4f5b1b534bc2"><div class="ttname"><a href="unionxPSR__Type.html#a1a47176768f45f79076c4f5b1b534bc2">xPSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:294</div></div>
<div class="ttc" id="unionAPSR__Type_html_a7e7bbba9b00b0bb3283dc07f1abe37e0"><div class="ttname"><a href="unionAPSR__Type.html#a7e7bbba9b00b0bb3283dc07f1abe37e0">APSR_Type::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:241</div></div>
<div class="ttc" id="group__CMSIS__SCB_html_gaae1181119559a5bd36e62afa373fa720"><div class="ttname"><a href="group__CMSIS__SCB.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQ_Msk</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:477</div></div>
<div class="ttc" id="unionAPSR__Type_html_ae4c2ef8c9430d7b7bef5cbfbbaed3a94"><div class="ttname"><a href="unionAPSR__Type.html#ae4c2ef8c9430d7b7bef5cbfbbaed3a94">APSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:243</div></div>
<div class="ttc" id="group__CMSIS__Core__NVICFunctions_html_ga505338e23563a9c074910fb14e7d45fd"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</div><div class="ttdoc">Set Interrupt Priority. </div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:1470</div></div>
<div class="ttc" id="group__CMSIS__Core__NVICFunctions_html_ga5a92ca5fa801ad7adb92be7257ab9694"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Pending Interrupt. </div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:1330</div></div>
<div class="ttc" id="unionIPSR__Type_html_ab46e5f1b2f4d17cfb9aca4fffcbb2fa5"><div class="ttname"><a href="unionIPSR__Type.html#ab46e5f1b2f4d17cfb9aca4fffcbb2fa5">IPSR_Type::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:267</div></div>
<div class="ttc" id="group__CMSIS__Core__NVICFunctions_html_gaeb9dc99c8e7700668813144261b0bc73"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Priority. </div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:1494</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="core__armv8mbl_8h.html">core_armv8mbl.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
