#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5dfe3cdc5b10 .scope module, "Control_Unit" "Control_Unit" 2 3;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 4 "ID_ALU_op";
    .port_info 2 /OUTPUT 1 "ID_Load";
    .port_info 3 /OUTPUT 1 "ID_MEM_WRITE";
    .port_info 4 /OUTPUT 1 "ID_AM";
    .port_info 5 /OUTPUT 1 "STORE_CC";
    .port_info 6 /OUTPUT 1 "ID_BL";
    .port_info 7 /OUTPUT 2 "ID_MEM_SIZE";
    .port_info 8 /OUTPUT 1 "ID_B";
    .port_info 9 /OUTPUT 1 "ID_MEM_ENABLE";
    .port_info 10 /OUTPUT 1 "RF_ENABLE";
v0x5dfe3cdc1540_0 .var "ID_ALU_op", 3 0;
v0x5dfe3cdc0d40_0 .var "ID_AM", 0 0;
v0x5dfe3cdc0de0_0 .var "ID_B", 0 0;
v0x5dfe3cdbf460_0 .var "ID_BL", 0 0;
v0x5dfe3cdbf500_0 .var "ID_Load", 0 0;
v0x5dfe3cdc0060_0 .var "ID_MEM_ENABLE", 0 0;
v0x5dfe3cdc0100_0 .var "ID_MEM_SIZE", 1 0;
v0x5dfe3cde2bd0_0 .var "ID_MEM_WRITE", 0 0;
v0x5dfe3cde2c90_0 .var "RF_ENABLE", 0 0;
v0x5dfe3cde2d50_0 .var "STORE_CC", 0 0;
o0x71fd040891f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5dfe3cde2e10_0 .net "instruction", 31 0, o0x71fd040891f8;  0 drivers
E_0x5dfe3cda21f0 .event anyedge, v0x5dfe3cde2e10_0;
S_0x5dfe3cdaf580 .scope module, "pipeline_cpu_tb" "pipeline_cpu_tb" 3 4;
 .timescale -9 -9;
v0x5dfe3cde6ce0_0 .net "EX_MEM_instr", 31 0, v0x5dfe3cde3750_0;  1 drivers
v0x5dfe3cde6dc0_0 .net "ID_EX_instr", 31 0, v0x5dfe3cde3d50_0;  1 drivers
v0x5dfe3cde6e80_0 .net "IF_ID_instr", 31 0, v0x5dfe3cde4650_0;  1 drivers
v0x5dfe3cde6f20_0 .net "MEM_WB_instr", 31 0, v0x5dfe3cde5fc0_0;  1 drivers
v0x5dfe3cde6fe0_0 .net "PC", 31 0, L_0x5dfe3cdbf340;  1 drivers
v0x5dfe3cde70a0_0 .var "clk", 0 0;
v0x5dfe3cde7140_0 .var "opcode_name", 56 1;
v0x5dfe3cde7200_0 .var "reset", 0 0;
E_0x5dfe3cda11f0 .event anyedge, v0x5dfe3cde3c90_0;
S_0x5dfe3cde30f0 .scope module, "dut" "PipelineCPU" 3 17, 4 4 0, S_0x5dfe3cdaf580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "IF_ID_instr";
    .port_info 4 /OUTPUT 32 "ID_EX_instr";
    .port_info 5 /OUTPUT 32 "EX_MEM_instr";
    .port_info 6 /OUTPUT 32 "MEM_WB_instr";
L_0x5dfe3cdbf340 .functor BUFZ 32, v0x5dfe3cde69f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5dfe3cde61e0_0 .net "EX_MEM_instr", 31 0, v0x5dfe3cde3750_0;  alias, 1 drivers
v0x5dfe3cde6310_0 .net "ID_EX_instr", 31 0, v0x5dfe3cde3d50_0;  alias, 1 drivers
v0x5dfe3cde6420_0 .net "ID_EX_pc", 31 0, v0x5dfe3cde3eb0_0;  1 drivers
v0x5dfe3cde64c0_0 .net "IF_ID_instr", 31 0, v0x5dfe3cde4650_0;  alias, 1 drivers
v0x5dfe3cde65b0_0 .net "IF_ID_pc", 31 0, v0x5dfe3cde4850_0;  1 drivers
v0x5dfe3cde6710_0 .net "MEM_WB_instr", 31 0, v0x5dfe3cde5fc0_0;  alias, 1 drivers
v0x5dfe3cde67d0_0 .net "PC", 31 0, L_0x5dfe3cdbf340;  alias, 1 drivers
v0x5dfe3cde6890_0 .net "clk", 0 0, v0x5dfe3cde70a0_0;  1 drivers
v0x5dfe3cde6930_0 .net "instr", 31 0, v0x5dfe3cde5150_0;  1 drivers
v0x5dfe3cde69f0_0 .var "pc_reg", 31 0;
v0x5dfe3cde6ab0_0 .net "reset", 0 0, v0x5dfe3cde7200_0;  1 drivers
L_0x5dfe3cde7380 .part v0x5dfe3cde69f0_0, 0, 8;
S_0x5dfe3cde3350 .scope module, "ex_mem" "EX_MEM" 4 61, 5 4 0, S_0x5dfe3cde30f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /OUTPUT 32 "instr_out";
v0x5dfe3cde3590_0 .net "clk", 0 0, v0x5dfe3cde70a0_0;  alias, 1 drivers
v0x5dfe3cde3670_0 .net "instr_in", 31 0, v0x5dfe3cde3d50_0;  alias, 1 drivers
v0x5dfe3cde3750_0 .var "instr_out", 31 0;
v0x5dfe3cde3810_0 .net "reset", 0 0, v0x5dfe3cde7200_0;  alias, 1 drivers
E_0x5dfe3cd86290 .event posedge, v0x5dfe3cde3810_0, v0x5dfe3cde3590_0;
S_0x5dfe3cde3950 .scope module, "id_ex" "ID_EX" 4 51, 6 4 0, S_0x5dfe3cde30f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "instr_out";
    .port_info 5 /OUTPUT 32 "pc_out";
v0x5dfe3cde3bf0_0 .net "clk", 0 0, v0x5dfe3cde70a0_0;  alias, 1 drivers
v0x5dfe3cde3c90_0 .net "instr_in", 31 0, v0x5dfe3cde4650_0;  alias, 1 drivers
v0x5dfe3cde3d50_0 .var "instr_out", 31 0;
v0x5dfe3cde3df0_0 .net "pc_in", 31 0, v0x5dfe3cde4850_0;  alias, 1 drivers
v0x5dfe3cde3eb0_0 .var "pc_out", 31 0;
v0x5dfe3cde3fe0_0 .net "reset", 0 0, v0x5dfe3cde7200_0;  alias, 1 drivers
S_0x5dfe3cde4120 .scope module, "if_id" "IF_ID" 4 40, 7 4 0, S_0x5dfe3cde30f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "instr_in";
    .port_info 4 /INPUT 32 "pc_in";
    .port_info 5 /OUTPUT 32 "instr_out";
    .port_info 6 /OUTPUT 32 "pc_out";
v0x5dfe3cde43e0_0 .net "clk", 0 0, v0x5dfe3cde70a0_0;  alias, 1 drivers
L_0x71fd04040018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5dfe3cde44d0_0 .net "enable", 0 0, L_0x71fd04040018;  1 drivers
v0x5dfe3cde4590_0 .net "instr_in", 31 0, v0x5dfe3cde5150_0;  alias, 1 drivers
v0x5dfe3cde4650_0 .var "instr_out", 31 0;
v0x5dfe3cde4740_0 .net "pc_in", 31 0, v0x5dfe3cde69f0_0;  1 drivers
v0x5dfe3cde4850_0 .var "pc_out", 31 0;
v0x5dfe3cde4910_0 .net "reset", 0 0, v0x5dfe3cde7200_0;  alias, 1 drivers
S_0x5dfe3cde4b00 .scope module, "instr_mem" "Instruction_Memory" 4 30, 8 4 0, S_0x5dfe3cde30f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 32 "instruction";
v0x5dfe3cde4f70_0 .net "address", 7 0, L_0x5dfe3cde7380;  1 drivers
v0x5dfe3cde5070_0 .var/i "i", 31 0;
v0x5dfe3cde5150_0 .var "instruction", 31 0;
v0x5dfe3cde5220 .array "memory", 63 0, 7 0;
v0x5dfe3cde5ac0 .array "temp_instruction", 16 0, 31 0;
v0x5dfe3cde5220_0 .array/port v0x5dfe3cde5220, 0;
v0x5dfe3cde5220_1 .array/port v0x5dfe3cde5220, 1;
v0x5dfe3cde5220_2 .array/port v0x5dfe3cde5220, 2;
E_0x5dfe3cde4d00/0 .event anyedge, v0x5dfe3cde4f70_0, v0x5dfe3cde5220_0, v0x5dfe3cde5220_1, v0x5dfe3cde5220_2;
v0x5dfe3cde5220_3 .array/port v0x5dfe3cde5220, 3;
v0x5dfe3cde5220_4 .array/port v0x5dfe3cde5220, 4;
v0x5dfe3cde5220_5 .array/port v0x5dfe3cde5220, 5;
v0x5dfe3cde5220_6 .array/port v0x5dfe3cde5220, 6;
E_0x5dfe3cde4d00/1 .event anyedge, v0x5dfe3cde5220_3, v0x5dfe3cde5220_4, v0x5dfe3cde5220_5, v0x5dfe3cde5220_6;
v0x5dfe3cde5220_7 .array/port v0x5dfe3cde5220, 7;
v0x5dfe3cde5220_8 .array/port v0x5dfe3cde5220, 8;
v0x5dfe3cde5220_9 .array/port v0x5dfe3cde5220, 9;
v0x5dfe3cde5220_10 .array/port v0x5dfe3cde5220, 10;
E_0x5dfe3cde4d00/2 .event anyedge, v0x5dfe3cde5220_7, v0x5dfe3cde5220_8, v0x5dfe3cde5220_9, v0x5dfe3cde5220_10;
v0x5dfe3cde5220_11 .array/port v0x5dfe3cde5220, 11;
v0x5dfe3cde5220_12 .array/port v0x5dfe3cde5220, 12;
v0x5dfe3cde5220_13 .array/port v0x5dfe3cde5220, 13;
v0x5dfe3cde5220_14 .array/port v0x5dfe3cde5220, 14;
E_0x5dfe3cde4d00/3 .event anyedge, v0x5dfe3cde5220_11, v0x5dfe3cde5220_12, v0x5dfe3cde5220_13, v0x5dfe3cde5220_14;
v0x5dfe3cde5220_15 .array/port v0x5dfe3cde5220, 15;
v0x5dfe3cde5220_16 .array/port v0x5dfe3cde5220, 16;
v0x5dfe3cde5220_17 .array/port v0x5dfe3cde5220, 17;
v0x5dfe3cde5220_18 .array/port v0x5dfe3cde5220, 18;
E_0x5dfe3cde4d00/4 .event anyedge, v0x5dfe3cde5220_15, v0x5dfe3cde5220_16, v0x5dfe3cde5220_17, v0x5dfe3cde5220_18;
v0x5dfe3cde5220_19 .array/port v0x5dfe3cde5220, 19;
v0x5dfe3cde5220_20 .array/port v0x5dfe3cde5220, 20;
v0x5dfe3cde5220_21 .array/port v0x5dfe3cde5220, 21;
v0x5dfe3cde5220_22 .array/port v0x5dfe3cde5220, 22;
E_0x5dfe3cde4d00/5 .event anyedge, v0x5dfe3cde5220_19, v0x5dfe3cde5220_20, v0x5dfe3cde5220_21, v0x5dfe3cde5220_22;
v0x5dfe3cde5220_23 .array/port v0x5dfe3cde5220, 23;
v0x5dfe3cde5220_24 .array/port v0x5dfe3cde5220, 24;
v0x5dfe3cde5220_25 .array/port v0x5dfe3cde5220, 25;
v0x5dfe3cde5220_26 .array/port v0x5dfe3cde5220, 26;
E_0x5dfe3cde4d00/6 .event anyedge, v0x5dfe3cde5220_23, v0x5dfe3cde5220_24, v0x5dfe3cde5220_25, v0x5dfe3cde5220_26;
v0x5dfe3cde5220_27 .array/port v0x5dfe3cde5220, 27;
v0x5dfe3cde5220_28 .array/port v0x5dfe3cde5220, 28;
v0x5dfe3cde5220_29 .array/port v0x5dfe3cde5220, 29;
v0x5dfe3cde5220_30 .array/port v0x5dfe3cde5220, 30;
E_0x5dfe3cde4d00/7 .event anyedge, v0x5dfe3cde5220_27, v0x5dfe3cde5220_28, v0x5dfe3cde5220_29, v0x5dfe3cde5220_30;
v0x5dfe3cde5220_31 .array/port v0x5dfe3cde5220, 31;
v0x5dfe3cde5220_32 .array/port v0x5dfe3cde5220, 32;
v0x5dfe3cde5220_33 .array/port v0x5dfe3cde5220, 33;
v0x5dfe3cde5220_34 .array/port v0x5dfe3cde5220, 34;
E_0x5dfe3cde4d00/8 .event anyedge, v0x5dfe3cde5220_31, v0x5dfe3cde5220_32, v0x5dfe3cde5220_33, v0x5dfe3cde5220_34;
v0x5dfe3cde5220_35 .array/port v0x5dfe3cde5220, 35;
v0x5dfe3cde5220_36 .array/port v0x5dfe3cde5220, 36;
v0x5dfe3cde5220_37 .array/port v0x5dfe3cde5220, 37;
v0x5dfe3cde5220_38 .array/port v0x5dfe3cde5220, 38;
E_0x5dfe3cde4d00/9 .event anyedge, v0x5dfe3cde5220_35, v0x5dfe3cde5220_36, v0x5dfe3cde5220_37, v0x5dfe3cde5220_38;
v0x5dfe3cde5220_39 .array/port v0x5dfe3cde5220, 39;
v0x5dfe3cde5220_40 .array/port v0x5dfe3cde5220, 40;
v0x5dfe3cde5220_41 .array/port v0x5dfe3cde5220, 41;
v0x5dfe3cde5220_42 .array/port v0x5dfe3cde5220, 42;
E_0x5dfe3cde4d00/10 .event anyedge, v0x5dfe3cde5220_39, v0x5dfe3cde5220_40, v0x5dfe3cde5220_41, v0x5dfe3cde5220_42;
v0x5dfe3cde5220_43 .array/port v0x5dfe3cde5220, 43;
v0x5dfe3cde5220_44 .array/port v0x5dfe3cde5220, 44;
v0x5dfe3cde5220_45 .array/port v0x5dfe3cde5220, 45;
v0x5dfe3cde5220_46 .array/port v0x5dfe3cde5220, 46;
E_0x5dfe3cde4d00/11 .event anyedge, v0x5dfe3cde5220_43, v0x5dfe3cde5220_44, v0x5dfe3cde5220_45, v0x5dfe3cde5220_46;
v0x5dfe3cde5220_47 .array/port v0x5dfe3cde5220, 47;
v0x5dfe3cde5220_48 .array/port v0x5dfe3cde5220, 48;
v0x5dfe3cde5220_49 .array/port v0x5dfe3cde5220, 49;
v0x5dfe3cde5220_50 .array/port v0x5dfe3cde5220, 50;
E_0x5dfe3cde4d00/12 .event anyedge, v0x5dfe3cde5220_47, v0x5dfe3cde5220_48, v0x5dfe3cde5220_49, v0x5dfe3cde5220_50;
v0x5dfe3cde5220_51 .array/port v0x5dfe3cde5220, 51;
v0x5dfe3cde5220_52 .array/port v0x5dfe3cde5220, 52;
v0x5dfe3cde5220_53 .array/port v0x5dfe3cde5220, 53;
v0x5dfe3cde5220_54 .array/port v0x5dfe3cde5220, 54;
E_0x5dfe3cde4d00/13 .event anyedge, v0x5dfe3cde5220_51, v0x5dfe3cde5220_52, v0x5dfe3cde5220_53, v0x5dfe3cde5220_54;
v0x5dfe3cde5220_55 .array/port v0x5dfe3cde5220, 55;
v0x5dfe3cde5220_56 .array/port v0x5dfe3cde5220, 56;
v0x5dfe3cde5220_57 .array/port v0x5dfe3cde5220, 57;
v0x5dfe3cde5220_58 .array/port v0x5dfe3cde5220, 58;
E_0x5dfe3cde4d00/14 .event anyedge, v0x5dfe3cde5220_55, v0x5dfe3cde5220_56, v0x5dfe3cde5220_57, v0x5dfe3cde5220_58;
v0x5dfe3cde5220_59 .array/port v0x5dfe3cde5220, 59;
v0x5dfe3cde5220_60 .array/port v0x5dfe3cde5220, 60;
v0x5dfe3cde5220_61 .array/port v0x5dfe3cde5220, 61;
v0x5dfe3cde5220_62 .array/port v0x5dfe3cde5220, 62;
E_0x5dfe3cde4d00/15 .event anyedge, v0x5dfe3cde5220_59, v0x5dfe3cde5220_60, v0x5dfe3cde5220_61, v0x5dfe3cde5220_62;
v0x5dfe3cde5220_63 .array/port v0x5dfe3cde5220, 63;
E_0x5dfe3cde4d00/16 .event anyedge, v0x5dfe3cde5220_63;
E_0x5dfe3cde4d00 .event/or E_0x5dfe3cde4d00/0, E_0x5dfe3cde4d00/1, E_0x5dfe3cde4d00/2, E_0x5dfe3cde4d00/3, E_0x5dfe3cde4d00/4, E_0x5dfe3cde4d00/5, E_0x5dfe3cde4d00/6, E_0x5dfe3cde4d00/7, E_0x5dfe3cde4d00/8, E_0x5dfe3cde4d00/9, E_0x5dfe3cde4d00/10, E_0x5dfe3cde4d00/11, E_0x5dfe3cde4d00/12, E_0x5dfe3cde4d00/13, E_0x5dfe3cde4d00/14, E_0x5dfe3cde4d00/15, E_0x5dfe3cde4d00/16;
S_0x5dfe3cde5c30 .scope module, "mem_wb" "MEM_WB" 4 69, 9 4 0, S_0x5dfe3cde30f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /OUTPUT 32 "instr_out";
v0x5dfe3cde5e60_0 .net "clk", 0 0, v0x5dfe3cde70a0_0;  alias, 1 drivers
v0x5dfe3cde5f00_0 .net "instr_in", 31 0, v0x5dfe3cde3750_0;  alias, 1 drivers
v0x5dfe3cde5fc0_0 .var "instr_out", 31 0;
v0x5dfe3cde6090_0 .net "reset", 0 0, v0x5dfe3cde7200_0;  alias, 1 drivers
    .scope S_0x5dfe3cdc5b10;
T_0 ;
    %wait E_0x5dfe3cda21f0;
    %load/vec4 v0x5dfe3cde2e10_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5dfe3cdc1540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cdbf500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cde2bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cdc0d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cde2d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cdbf460_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dfe3cdc0100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cdc0de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cdc0060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cde2c90_0, 0;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5dfe3cdc1540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cdbf500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cde2bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cdc0d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cde2d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cdbf460_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dfe3cdc0100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cdc0de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cdc0060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dfe3cde2c90_0, 0;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5dfe3cdc1540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dfe3cdbf500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cde2bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cdc0d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cde2d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cdbf460_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5dfe3cdc0100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cdc0de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dfe3cdc0060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dfe3cde2c90_0, 0;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5dfe3cdc1540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cdbf500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dfe3cde2bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cdc0d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cde2d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cdbf460_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5dfe3cdc0100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cdc0de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dfe3cdc0060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cde2c90_0, 0;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5dfe3cdc1540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cdbf500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cde2bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cdc0d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cde2d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cdbf460_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dfe3cdc0100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dfe3cdc0de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cdc0060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfe3cde2c90_0, 0;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5dfe3cde4b00;
T_1 ;
    %vpi_call 8 15 "$readmemh", "instructions.hex", v0x5dfe3cde5ac0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dfe3cde5070_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x5dfe3cde5070_0;
    %cmpi/s 18, 0, 32;
    %jmp/0xz T_1.1, 5;
    %ix/getv/s 4, v0x5dfe3cde5070_0;
    %load/vec4a v0x5dfe3cde5ac0, 4;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5dfe3cde5070_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x5dfe3cde5220, 4, 0;
    %ix/getv/s 4, v0x5dfe3cde5070_0;
    %load/vec4a v0x5dfe3cde5ac0, 4;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5dfe3cde5070_0;
    %muli 4, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x5dfe3cde5220, 4, 0;
    %ix/getv/s 4, v0x5dfe3cde5070_0;
    %load/vec4a v0x5dfe3cde5ac0, 4;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5dfe3cde5070_0;
    %muli 4, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x5dfe3cde5220, 4, 0;
    %ix/getv/s 4, v0x5dfe3cde5070_0;
    %load/vec4a v0x5dfe3cde5ac0, 4;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5dfe3cde5070_0;
    %muli 4, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x5dfe3cde5220, 4, 0;
    %load/vec4 v0x5dfe3cde5070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dfe3cde5070_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x5dfe3cde4b00;
T_2 ;
    %wait E_0x5dfe3cde4d00;
    %ix/getv 4, v0x5dfe3cde4f70_0;
    %load/vec4a v0x5dfe3cde5220, 4;
    %load/vec4 v0x5dfe3cde4f70_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5dfe3cde5220, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dfe3cde4f70_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5dfe3cde5220, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dfe3cde4f70_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5dfe3cde5220, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dfe3cde5150_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5dfe3cde4120;
T_3 ;
    %wait E_0x5dfe3cd86290;
    %load/vec4 v0x5dfe3cde4910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dfe3cde4650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dfe3cde4850_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5dfe3cde44d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5dfe3cde4590_0;
    %assign/vec4 v0x5dfe3cde4650_0, 0;
    %load/vec4 v0x5dfe3cde4740_0;
    %assign/vec4 v0x5dfe3cde4850_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5dfe3cde3950;
T_4 ;
    %wait E_0x5dfe3cd86290;
    %load/vec4 v0x5dfe3cde3fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dfe3cde3d50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dfe3cde3eb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5dfe3cde3c90_0;
    %assign/vec4 v0x5dfe3cde3d50_0, 0;
    %load/vec4 v0x5dfe3cde3df0_0;
    %assign/vec4 v0x5dfe3cde3eb0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5dfe3cde3350;
T_5 ;
    %wait E_0x5dfe3cd86290;
    %load/vec4 v0x5dfe3cde3810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dfe3cde3750_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5dfe3cde3670_0;
    %assign/vec4 v0x5dfe3cde3750_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5dfe3cde5c30;
T_6 ;
    %wait E_0x5dfe3cd86290;
    %load/vec4 v0x5dfe3cde6090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dfe3cde5fc0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5dfe3cde5f00_0;
    %assign/vec4 v0x5dfe3cde5fc0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5dfe3cde30f0;
T_7 ;
    %wait E_0x5dfe3cd86290;
    %load/vec4 v0x5dfe3cde6ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dfe3cde69f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5dfe3cde69f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5dfe3cde69f0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5dfe3cdaf580;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dfe3cde70a0_0, 0, 1;
T_8.0 ;
    %delay 2, 0;
    %load/vec4 v0x5dfe3cde70a0_0;
    %inv;
    %store/vec4 v0x5dfe3cde70a0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x5dfe3cdaf580;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dfe3cde7200_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dfe3cde7200_0, 0, 1;
    %delay 37, 0;
    %vpi_call 3 47 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5dfe3cdaf580;
T_10 ;
    %wait E_0x5dfe3cda11f0;
    %load/vec4 v0x5dfe3cde6e80_0;
    %parti/s 4, 21, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 5132112, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5dfe3cde7140_0, 0, 56;
    %jmp T_10.17;
T_10.0 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 4279876, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5dfe3cde7140_0, 0, 56;
    %jmp T_10.17;
T_10.1 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 4542290, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5dfe3cde7140_0, 0, 56;
    %jmp T_10.17;
T_10.2 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 5461314, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5dfe3cde7140_0, 0, 56;
    %jmp T_10.17;
T_10.3 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 5395266, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5dfe3cde7140_0, 0, 56;
    %jmp T_10.17;
T_10.4 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 4277316, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5dfe3cde7140_0, 0, 56;
    %jmp T_10.17;
T_10.5 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 4277315, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5dfe3cde7140_0, 0, 56;
    %jmp T_10.17;
T_10.6 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 5456451, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5dfe3cde7140_0, 0, 56;
    %jmp T_10.17;
T_10.7 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 5395267, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5dfe3cde7140_0, 0, 56;
    %jmp T_10.17;
T_10.8 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 5526356, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5dfe3cde7140_0, 0, 56;
    %jmp T_10.17;
T_10.9 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 5522769, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5dfe3cde7140_0, 0, 56;
    %jmp T_10.17;
T_10.10 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 4410704, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5dfe3cde7140_0, 0, 56;
    %jmp T_10.17;
T_10.11 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 4410702, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5dfe3cde7140_0, 0, 56;
    %jmp T_10.17;
T_10.12 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 5198418, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5dfe3cde7140_0, 0, 56;
    %jmp T_10.17;
T_10.13 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 5066582, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5dfe3cde7140_0, 0, 56;
    %jmp T_10.17;
T_10.14 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 4344131, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5dfe3cde7140_0, 0, 56;
    %jmp T_10.17;
T_10.15 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 5068366, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5dfe3cde7140_0, 0, 56;
    %jmp T_10.17;
T_10.17 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5dfe3cdaf580;
T_11 ;
    %vpi_call 3 75 "$display", "Clk | Reset | Time   | Operation | Opcode | PC      | IF/ID Instr      | ID/EX Instr      | EX/MEM Instr     | MEM/WB Instr" {0 0 0};
    %vpi_call 3 78 "$monitor", "%b    |%b     |%0dns| %s|      %b|%d|%b|%b|%b|%b", v0x5dfe3cde70a0_0, v0x5dfe3cde7200_0, $time, v0x5dfe3cde7140_0, &PV<v0x5dfe3cde6e80_0, 21, 4>, v0x5dfe3cde6fe0_0, v0x5dfe3cde6e80_0, v0x5dfe3cde6dc0_0, v0x5dfe3cde6ce0_0, v0x5dfe3cde6f20_0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "Control_Unit.v";
    "pipeline_cpu_tb.v";
    "PipelineCPU.v";
    "EX_MEM.v";
    "ID_EX.v";
    "IF_ID.v";
    "Instruction_Memory.v";
    "MEM_WB.v";
