// Seed: 1242085994
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  tri id_14, id_15, id_16, id_17 = -1'b0, id_18;
  assign id_15 = id_10;
  wire id_19;
  wire id_20;
  assign id_8 = 1;
  wire id_21 = id_12;
  wire id_22;
  wire id_23;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri id_5,
    input supply1 id_6,
    input tri id_7,
    input wand id_8,
    input wor id_9,
    id_17,
    input tri0 id_10,
    output tri id_11,
    output supply1 id_12,
    input tri0 id_13,
    input wor id_14,
    input tri1 id_15
);
  wire id_18;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_18,
      id_18,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_17,
      id_17
  );
  assign modCall_1.id_15 = 0;
endmodule
