[ğŸ‘ˆ Previous](./2-2_Design.md) | [ğŸ‘‰ Next](./2-4_Testbench) | [ğŸš© Home](../README.md)

# å•å‘¨æœŸ CPU çš„å…·ä½“ä»£ç å®ç°

- [å•å‘¨æœŸ CPU çš„å…·ä½“ä»£ç å®ç°](#%e5%8d%95%e5%91%a8%e6%9c%9f-cpu-%e7%9a%84%e5%85%b7%e4%bd%93%e4%bb%a3%e7%a0%81%e5%ae%9e%e7%8e%b0)
  - [é¡¹ç›®ç»“æ„](#%e9%a1%b9%e7%9b%ae%e7%bb%93%e6%9e%84)
  - [æ¨¡å—è°ƒç”¨](#%e6%a8%a1%e5%9d%97%e8%b0%83%e7%94%a8)
  - [éœ€è¦æ³¨æ„çš„è¦ç‚¹](#%e9%9c%80%e8%a6%81%e6%b3%a8%e6%84%8f%e7%9a%84%e8%a6%81%e7%82%b9)
    - [æŒ‡ä»¤å­˜å‚¨å™¨çš„ I/O å£°æ˜](#%e6%8c%87%e4%bb%a4%e5%ad%98%e5%82%a8%e5%99%a8%e7%9a%84-io-%e5%a3%b0%e6%98%8e)
    - [æ•°æ®å­˜å‚¨å™¨çš„ I/O å£°æ˜](#%e6%95%b0%e6%8d%ae%e5%ad%98%e5%82%a8%e5%99%a8%e7%9a%84-io-%e5%a3%b0%e6%98%8e)

![](https://i.loli.net/2019/09/02/8jenxBwHP2vOk3C.png)

ä»£ç å°†åœ¨è¯¾ç¨‹ç»“æŸä¹‹åå¼€æºï¼Œä»“åº“åœ°å€ï¼ˆç›®å‰ä¸èƒ½è®¿é—®ï¼‰ï¼š[spencerwooo/single-cycle-processor](https://github.com/spencerwooo/single-cycle-processor)

## é¡¹ç›®ç»“æ„

é¡¹ç›®å…·ä½“ç»“æ„å¦‚ä¸‹æ‰€ç¤ºï¼š

```
.
â”œâ”€â”€ LICENSE
â”œâ”€â”€ README.md
â”œâ”€â”€ single-cycle-cpu.cache
â”œâ”€â”€ single-cycle-cpu.hw
â”œâ”€â”€ single-cycle-cpu.ip_user_files
â”œâ”€â”€ single-cycle-cpu.runs
â”œâ”€â”€ single-cycle-cpu.sim
â”œâ”€â”€ single-cycle-cpu.srcs
â”‚Â Â  â”œâ”€â”€ constrs_1
â”‚Â Â  â”‚Â Â  â””â”€â”€ new
â”‚Â Â  â”œâ”€â”€ sim_1
â”‚Â Â  â”‚Â Â  â””â”€â”€ new
â”‚Â Â  â”‚Â Â      â””â”€â”€ testbench.v
â”‚Â Â  â””â”€â”€ sources_1
â”‚Â Â      â””â”€â”€ new
â”‚Â Â          â”œâ”€â”€ alu.v
â”‚Â Â          â”œâ”€â”€ control_unit.v
â”‚Â Â          â”œâ”€â”€ data_memory.v
â”‚Â Â          â”œâ”€â”€ extend.v
â”‚Â Â          â”œâ”€â”€ instruction_head.v
â”‚Â Â          â”œâ”€â”€ instruction_memory.v
â”‚Â Â          â”œâ”€â”€ mux.v
â”‚Â Â          â”œâ”€â”€ npc.v
â”‚Â Â          â”œâ”€â”€ pc.v
â”‚Â Â          â”œâ”€â”€ register_file.v
â”‚Â Â          â””â”€â”€ top.v
â”œâ”€â”€ single-cycle-cpu.tbcode
â”‚Â Â  â”œâ”€â”€ data_memory.txt
â”‚Â Â  â”œâ”€â”€ instructions.txt
â”‚Â Â  â””â”€â”€ register.txt
â””â”€â”€ single-cycle-cpu.xpr

29 directories, 80 files
```

å¯ä»¥çœ‹åˆ°ï¼Œåœ¨ `single-cycle-cpu.srcs` æ–‡ä»¶å¤¹ä¸‹å°±æ˜¯å…¨éƒ¨çš„æºä»£ç ï¼Œå…¶ä¸­ `sources_1` ä¸­æ˜¯ CPU çš„å®ç°ä»£ç ã€`sim_1` ä¸­æ˜¯ Testbench ä»¿çœŸæ¿€åŠ±æ–‡ä»¶ã€‚

åœ¨ `single-cycle-cpu.tbcode` ä¸­ï¼Œæ˜¯æˆ‘ä»¬çš„æŒ‡ä»¤ã€GPR é€šç”¨å¯„å­˜å™¨ä»¥åŠ Data Memory æ•°æ®å­˜å‚¨å™¨åˆå§‹åŒ–æ–‡ä»¶ã€‚å…·ä½“åŠŸèƒ½è§ï¼š[å•å‘¨æœŸ CPU çš„è¡Œä¸ºä»¿çœŸ - æ·»åŠ ä»¿çœŸæ¿€åŠ±æ–‡ä»¶](./2-4_Testbench.md#æ·»åŠ ä»¿çœŸæ¿€åŠ±æ–‡ä»¶).

å…¶ä½™æ–‡ä»¶å°±æ˜¯é¡¹ç›®çš„ç¼–è¯‘ä¸­é—´æ–‡ä»¶ï¼Œæˆ–è¯´æ˜æ–‡æ¡£ç­‰ã€‚

## æ¨¡å—è°ƒç”¨

åœ¨æ’°å†™å®Œæˆæˆ‘ä»¬çš„å…¨ä½“æ¨¡å—ä¹‹åï¼Œéœ€è¦é€šè¿‡ä¸€ä¸ªé¡¶å±‚æ¨¡å—æ¥å°†æˆ‘ä»¬çš„å…¨éƒ¨æ¨¡å—è¿›è¡Œè¿æ¥èµ·æ¥ï¼Œå³æ¨¡å—çš„æ•´ä½“è°ƒç”¨ã€‚æˆ‘ä»¬åœ¨é¡¹ç›®ä¸­å®šä¹‰ä¸€ä¸ªé¡¶å±‚æ¨¡å— `top.v`ï¼Œå¹¶è®¾ç½®è¾“å…¥ä¿¡å·ï¼š

```verilog
module top(
           input wire clk,
           input wire rst
       );
// ...
endmodule
```

åŒæ—¶ï¼Œæˆ‘ä»¬å†å£°æ˜é¡¶ç«¯æ¨¡å—çš„ **ä¸¤ä¸ªå†…éƒ¨ç«¯å£**ï¼š

```verilog
// Instruction fetch module i/o
wire[31:0] pc;
wire[31:0] npc;
```

ä¹‹åï¼Œæ¯”å¦‚æˆ‘ä»¬éœ€è¦è°ƒç”¨ PC æ¨¡å—ï¼Œé‚£ä¹ˆå°±å¯ç›´æ¥ï¼š

```verilog
// Instruction fetch modules: PC, NPC and Instruction_Memory
pc ZAN_PC(.clk(clk),
          .rst(rst),
          .npc(npc),
          .pc(pc));
```

å…¶ä¸­å‰é¢çš„ `pc` è·Ÿå®šä¹‰ PC æ¨¡å—çš„ `pc.v` ä¿æŒä¸€è‡´ï¼Œåé¢çš„ `ZAN_PC` ä¸ºæˆ‘ä»¬å½“å‰æ–‡ä»¶è°ƒç”¨æ¨¡å—åã€‚åœ¨å†…éƒ¨å£°æ˜æ¨¡å— I/O ç«¯å£æ—¶ï¼Œæˆ‘ä»¬é€šè¿‡ `.è°ƒç”¨æ¨¡å—ç«¯å£(é¡¶ç«¯æ¨¡å—ç«¯å£)` çš„è¯­æ³•æ ¼å¼è¿›è¡Œè°ƒç”¨ã€‚

é¡¶ç«¯æ¨¡å—çš„åŠŸèƒ½å°±æ˜¯å°†å…¶ä½™æ¨¡å—åˆ©ç”¨ `wire` å¯¼çº¿è¿›è¡Œè¿æ¥ï¼Œå› æ­¤åœ¨é¡¶ç«¯æ¨¡å—å†…éƒ¨ï¼Œæˆ‘ä»¬ä¼šå®šä¹‰ç”¨äºè¿æ¥å„ä¸ªæ¨¡å—è¾“å…¥è¾“å‡ºçš„å†…éƒ¨ç«¯å£ã€‚è¿™æ ·æˆ‘ä»¬å°±èƒ½è®©å…¨éƒ¨æ¨¡å—è¿æ¥èµ·æ¥ï¼Œæˆä¸ºå®Œæ•´çš„ CPU ç”µè·¯ã€‚

## éœ€è¦æ³¨æ„çš„è¦ç‚¹

### æŒ‡ä»¤å­˜å‚¨å™¨çš„ I/O å£°æ˜

å–æŒ‡ä»¤æ—¶æˆ‘ä»¬éœ€è¦åœ¨æŒ‡ä»¤å­˜å‚¨å™¨ä¸­å°†è¾“å…¥ PC å˜é‡åˆå§‹åŒ–ä¸º `wire[11:2]`ï¼š

```verilog
/* Module: Instruction Memory
 */

module instruction_memory(
           // PC address (address for instruction)
           input wire[11:2]  pc_addr,

           output wire[31:0] instruction
       );

//...
endmodule
```

åŒæ—¶ï¼Œåœ¨é¡¶ç«¯æ¨¡å—ä¸­è°ƒç”¨æŒ‡ä»¤å­˜å‚¨å™¨æ—¶ä¹Ÿéœ€è¦è¿™æ ·å£°æ˜ï¼š

```verilog
instruction_memory ZAN_INSTR_MEM(.pc_addr(pc[11:2]),
                                 .instruction(instruction));
```

### æ•°æ®å­˜å‚¨å™¨çš„ I/O å£°æ˜

ä¸æŒ‡ä»¤å­˜å‚¨å™¨åŒç†ï¼Œå¯¹äºæ•°æ®å­˜å‚¨å™¨ï¼Œåœ¨å£°æ˜æ¨¡å—æ—¶ï¼š

```verilog
/* Module: Data Memory
 */

module data_memory(
           input wire        clk,
           input wire[11:2]  mem_addr,       // Data memory target address

           // ...
       );
// ...
endmodule
```
åŒæ—¶ï¼Œé¡¶ç«¯æ¨¡å—ä¸­è°ƒç”¨æ•°æ®å­˜å‚¨å™¨æ—¶ï¼š

```verilog
// Module: Data Memory
data_memory ZAN_DATA_MEM(.clk(clk),
                         .mem_write(mem_write),
                         .mem_addr(alu_result[11:2]),
                         .write_mem_data(reg2_data),
                         .read_mem_data(read_mem_data));
```

[ğŸ‘ˆ Previous](./2-2_Design.md) | [ğŸ‘‰ Next](./2-4_Testbench) | [ğŸš© Home](../README.md)