// Seed: 1460534558
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    output logic   id_2
);
  assign id_1 = 1;
  always @(posedge 1 or 1 == 1'd0) if (1) id_2 <= id_4;
  always @(1 or posedge 1'b0) if (1'b0) $display(1);
endmodule
module module_1 #(
    parameter id_7 = 32'd87,
    parameter id_8 = 32'd22
) (
    input  wor   id_0,
    output wand  id_1,
    input  uwire id_2,
    input  uwire id_3,
    output logic id_4
);
  initial begin
    id_4 <= id_0 ? ~id_0 : 1 >= id_0;
  end
  wire id_6;
  module_0(
      id_1, id_1, id_4
  ); defparam id_7.id_8 = id_6 == ~(id_0);
endmodule
