Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Aug 14 22:41:45 2024
| Host         : DESKTOP-9JRQ63P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_div_inst/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.091        0.000                      0                   55        0.261        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.091        0.000                      0                   55        0.261        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 1.515ns (47.413%)  route 1.680ns (52.587%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.560     5.081    clk_div_inst/CLK100MHZ
    SLICE_X37Y14         FDRE                                         r  clk_div_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  clk_div_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.952     6.489    clk_div_inst/counter_reg[3]
    SLICE_X36Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.613 r  clk_div_inst/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.613    clk_div_inst/counter0_carry_i_3_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.163 r  clk_div_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.163    clk_div_inst/counter0_carry_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  clk_div_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.277    clk_div_inst/counter0_carry__0_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.548 r  clk_div_inst/counter0_carry__1/CO[0]
                         net (fo=28, routed)          0.728     8.277    clk_div_inst/counter0_carry__1_n_3
    SLICE_X37Y14         FDRE                                         r  clk_div_inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.440    14.781    clk_div_inst/CLK100MHZ
    SLICE_X37Y14         FDRE                                         r  clk_div_inst/counter_reg[0]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X37Y14         FDRE (Setup_fdre_C_R)       -0.678    14.368    clk_div_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 1.515ns (47.413%)  route 1.680ns (52.587%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.560     5.081    clk_div_inst/CLK100MHZ
    SLICE_X37Y14         FDRE                                         r  clk_div_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  clk_div_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.952     6.489    clk_div_inst/counter_reg[3]
    SLICE_X36Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.613 r  clk_div_inst/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.613    clk_div_inst/counter0_carry_i_3_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.163 r  clk_div_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.163    clk_div_inst/counter0_carry_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  clk_div_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.277    clk_div_inst/counter0_carry__0_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.548 r  clk_div_inst/counter0_carry__1/CO[0]
                         net (fo=28, routed)          0.728     8.277    clk_div_inst/counter0_carry__1_n_3
    SLICE_X37Y14         FDRE                                         r  clk_div_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.440    14.781    clk_div_inst/CLK100MHZ
    SLICE_X37Y14         FDRE                                         r  clk_div_inst/counter_reg[1]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X37Y14         FDRE (Setup_fdre_C_R)       -0.678    14.368    clk_div_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 1.515ns (47.413%)  route 1.680ns (52.587%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.560     5.081    clk_div_inst/CLK100MHZ
    SLICE_X37Y14         FDRE                                         r  clk_div_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  clk_div_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.952     6.489    clk_div_inst/counter_reg[3]
    SLICE_X36Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.613 r  clk_div_inst/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.613    clk_div_inst/counter0_carry_i_3_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.163 r  clk_div_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.163    clk_div_inst/counter0_carry_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  clk_div_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.277    clk_div_inst/counter0_carry__0_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.548 r  clk_div_inst/counter0_carry__1/CO[0]
                         net (fo=28, routed)          0.728     8.277    clk_div_inst/counter0_carry__1_n_3
    SLICE_X37Y14         FDRE                                         r  clk_div_inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.440    14.781    clk_div_inst/CLK100MHZ
    SLICE_X37Y14         FDRE                                         r  clk_div_inst/counter_reg[2]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X37Y14         FDRE (Setup_fdre_C_R)       -0.678    14.368    clk_div_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 1.515ns (47.413%)  route 1.680ns (52.587%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.560     5.081    clk_div_inst/CLK100MHZ
    SLICE_X37Y14         FDRE                                         r  clk_div_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  clk_div_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.952     6.489    clk_div_inst/counter_reg[3]
    SLICE_X36Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.613 r  clk_div_inst/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.613    clk_div_inst/counter0_carry_i_3_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.163 r  clk_div_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.163    clk_div_inst/counter0_carry_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  clk_div_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.277    clk_div_inst/counter0_carry__0_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.548 r  clk_div_inst/counter0_carry__1/CO[0]
                         net (fo=28, routed)          0.728     8.277    clk_div_inst/counter0_carry__1_n_3
    SLICE_X37Y14         FDRE                                         r  clk_div_inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.440    14.781    clk_div_inst/CLK100MHZ
    SLICE_X37Y14         FDRE                                         r  clk_div_inst/counter_reg[3]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X37Y14         FDRE (Setup_fdre_C_R)       -0.678    14.368    clk_div_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 1.515ns (48.180%)  route 1.629ns (51.820%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.560     5.081    clk_div_inst/CLK100MHZ
    SLICE_X37Y14         FDRE                                         r  clk_div_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  clk_div_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.952     6.489    clk_div_inst/counter_reg[3]
    SLICE_X36Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.613 r  clk_div_inst/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.613    clk_div_inst/counter0_carry_i_3_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.163 r  clk_div_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.163    clk_div_inst/counter0_carry_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  clk_div_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.277    clk_div_inst/counter0_carry__0_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.548 r  clk_div_inst/counter0_carry__1/CO[0]
                         net (fo=28, routed)          0.678     8.226    clk_div_inst/counter0_carry__1_n_3
    SLICE_X37Y18         FDRE                                         r  clk_div_inst/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    14.776    clk_div_inst/CLK100MHZ
    SLICE_X37Y18         FDRE                                         r  clk_div_inst/counter_reg[16]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X37Y18         FDRE (Setup_fdre_C_R)       -0.678    14.338    clk_div_inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.338    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 1.515ns (48.180%)  route 1.629ns (51.820%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.560     5.081    clk_div_inst/CLK100MHZ
    SLICE_X37Y14         FDRE                                         r  clk_div_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  clk_div_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.952     6.489    clk_div_inst/counter_reg[3]
    SLICE_X36Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.613 r  clk_div_inst/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.613    clk_div_inst/counter0_carry_i_3_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.163 r  clk_div_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.163    clk_div_inst/counter0_carry_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  clk_div_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.277    clk_div_inst/counter0_carry__0_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.548 r  clk_div_inst/counter0_carry__1/CO[0]
                         net (fo=28, routed)          0.678     8.226    clk_div_inst/counter0_carry__1_n_3
    SLICE_X37Y18         FDRE                                         r  clk_div_inst/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    14.776    clk_div_inst/CLK100MHZ
    SLICE_X37Y18         FDRE                                         r  clk_div_inst/counter_reg[17]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X37Y18         FDRE (Setup_fdre_C_R)       -0.678    14.338    clk_div_inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.338    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 1.515ns (48.180%)  route 1.629ns (51.820%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.560     5.081    clk_div_inst/CLK100MHZ
    SLICE_X37Y14         FDRE                                         r  clk_div_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  clk_div_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.952     6.489    clk_div_inst/counter_reg[3]
    SLICE_X36Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.613 r  clk_div_inst/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.613    clk_div_inst/counter0_carry_i_3_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.163 r  clk_div_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.163    clk_div_inst/counter0_carry_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  clk_div_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.277    clk_div_inst/counter0_carry__0_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.548 r  clk_div_inst/counter0_carry__1/CO[0]
                         net (fo=28, routed)          0.678     8.226    clk_div_inst/counter0_carry__1_n_3
    SLICE_X37Y18         FDRE                                         r  clk_div_inst/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    14.776    clk_div_inst/CLK100MHZ
    SLICE_X37Y18         FDRE                                         r  clk_div_inst/counter_reg[18]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X37Y18         FDRE (Setup_fdre_C_R)       -0.678    14.338    clk_div_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.338    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 1.515ns (48.180%)  route 1.629ns (51.820%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.560     5.081    clk_div_inst/CLK100MHZ
    SLICE_X37Y14         FDRE                                         r  clk_div_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  clk_div_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.952     6.489    clk_div_inst/counter_reg[3]
    SLICE_X36Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.613 r  clk_div_inst/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.613    clk_div_inst/counter0_carry_i_3_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.163 r  clk_div_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.163    clk_div_inst/counter0_carry_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  clk_div_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.277    clk_div_inst/counter0_carry__0_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.548 r  clk_div_inst/counter0_carry__1/CO[0]
                         net (fo=28, routed)          0.678     8.226    clk_div_inst/counter0_carry__1_n_3
    SLICE_X37Y18         FDRE                                         r  clk_div_inst/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    14.776    clk_div_inst/CLK100MHZ
    SLICE_X37Y18         FDRE                                         r  clk_div_inst/counter_reg[19]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X37Y18         FDRE (Setup_fdre_C_R)       -0.678    14.338    clk_div_inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.338    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 1.515ns (48.152%)  route 1.631ns (51.848%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.560     5.081    clk_div_inst/CLK100MHZ
    SLICE_X37Y14         FDRE                                         r  clk_div_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  clk_div_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.952     6.489    clk_div_inst/counter_reg[3]
    SLICE_X36Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.613 r  clk_div_inst/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.613    clk_div_inst/counter0_carry_i_3_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.163 r  clk_div_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.163    clk_div_inst/counter0_carry_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  clk_div_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.277    clk_div_inst/counter0_carry__0_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.548 r  clk_div_inst/counter0_carry__1/CO[0]
                         net (fo=28, routed)          0.679     8.228    clk_div_inst/counter0_carry__1_n_3
    SLICE_X37Y15         FDRE                                         r  clk_div_inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.439    14.780    clk_div_inst/CLK100MHZ
    SLICE_X37Y15         FDRE                                         r  clk_div_inst/counter_reg[4]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X37Y15         FDRE (Setup_fdre_C_R)       -0.678    14.342    clk_div_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.342    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                  6.114    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 1.515ns (48.152%)  route 1.631ns (51.848%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.560     5.081    clk_div_inst/CLK100MHZ
    SLICE_X37Y14         FDRE                                         r  clk_div_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  clk_div_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.952     6.489    clk_div_inst/counter_reg[3]
    SLICE_X36Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.613 r  clk_div_inst/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.613    clk_div_inst/counter0_carry_i_3_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.163 r  clk_div_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.163    clk_div_inst/counter0_carry_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  clk_div_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.277    clk_div_inst/counter0_carry__0_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.548 r  clk_div_inst/counter0_carry__1/CO[0]
                         net (fo=28, routed)          0.679     8.228    clk_div_inst/counter0_carry__1_n_3
    SLICE_X37Y15         FDRE                                         r  clk_div_inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.439    14.780    clk_div_inst/CLK100MHZ
    SLICE_X37Y15         FDRE                                         r  clk_div_inst/counter_reg[5]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X37Y15         FDRE (Setup_fdre_C_R)       -0.678    14.342    clk_div_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.342    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                  6.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.557     1.440    clk_div_inst/CLK100MHZ
    SLICE_X37Y17         FDRE                                         r  clk_div_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clk_div_inst/counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.698    clk_div_inst/counter_reg[15]
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  clk_div_inst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    clk_div_inst/counter_reg[12]_i_1_n_4
    SLICE_X37Y17         FDRE                                         r  clk_div_inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.824     1.951    clk_div_inst/CLK100MHZ
    SLICE_X37Y17         FDRE                                         r  clk_div_inst/counter_reg[15]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.105     1.545    clk_div_inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.558     1.441    clk_div_inst/CLK100MHZ
    SLICE_X37Y16         FDRE                                         r  clk_div_inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  clk_div_inst/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.701    clk_div_inst/counter_reg[11]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  clk_div_inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    clk_div_inst/counter_reg[8]_i_1_n_4
    SLICE_X37Y16         FDRE                                         r  clk_div_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.825     1.952    clk_div_inst/CLK100MHZ
    SLICE_X37Y16         FDRE                                         r  clk_div_inst/counter_reg[11]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    clk_div_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.559     1.442    clk_div_inst/CLK100MHZ
    SLICE_X37Y14         FDRE                                         r  clk_div_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_div_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.703    clk_div_inst/counter_reg[3]
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  clk_div_inst/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    clk_div_inst/counter_reg[0]_i_1_n_4
    SLICE_X37Y14         FDRE                                         r  clk_div_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.827     1.954    clk_div_inst/CLK100MHZ
    SLICE_X37Y14         FDRE                                         r  clk_div_inst/counter_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y14         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_div_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.559     1.442    clk_div_inst/CLK100MHZ
    SLICE_X37Y15         FDRE                                         r  clk_div_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_div_inst/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.703    clk_div_inst/counter_reg[7]
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  clk_div_inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    clk_div_inst/counter_reg[4]_i_1_n_4
    SLICE_X37Y15         FDRE                                         r  clk_div_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.826     1.953    clk_div_inst/CLK100MHZ
    SLICE_X37Y15         FDRE                                         r  clk_div_inst/counter_reg[7]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_div_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.556     1.439    clk_div_inst/CLK100MHZ
    SLICE_X37Y18         FDRE                                         r  clk_div_inst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_div_inst/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.700    clk_div_inst/counter_reg[19]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  clk_div_inst/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    clk_div_inst/counter_reg[16]_i_1_n_4
    SLICE_X37Y18         FDRE                                         r  clk_div_inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.823     1.950    clk_div_inst/CLK100MHZ
    SLICE_X37Y18         FDRE                                         r  clk_div_inst/counter_reg[19]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.105     1.544    clk_div_inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.555     1.438    clk_div_inst/CLK100MHZ
    SLICE_X37Y19         FDRE                                         r  clk_div_inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  clk_div_inst/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.699    clk_div_inst/counter_reg[23]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  clk_div_inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    clk_div_inst/counter_reg[20]_i_1_n_4
    SLICE_X37Y19         FDRE                                         r  clk_div_inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.822     1.949    clk_div_inst/CLK100MHZ
    SLICE_X37Y19         FDRE                                         r  clk_div_inst/counter_reg[23]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X37Y19         FDRE (Hold_fdre_C_D)         0.105     1.543    clk_div_inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.557     1.440    clk_div_inst/CLK100MHZ
    SLICE_X37Y17         FDRE                                         r  clk_div_inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clk_div_inst/counter_reg[12]/Q
                         net (fo=2, routed)           0.116     1.697    clk_div_inst/counter_reg[12]
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.812 r  clk_div_inst/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.812    clk_div_inst/counter_reg[12]_i_1_n_7
    SLICE_X37Y17         FDRE                                         r  clk_div_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.824     1.951    clk_div_inst/CLK100MHZ
    SLICE_X37Y17         FDRE                                         r  clk_div_inst/counter_reg[12]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.105     1.545    clk_div_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.558     1.441    clk_div_inst/CLK100MHZ
    SLICE_X37Y16         FDRE                                         r  clk_div_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  clk_div_inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.116     1.698    clk_div_inst/counter_reg[8]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.813 r  clk_div_inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.813    clk_div_inst/counter_reg[8]_i_1_n_7
    SLICE_X37Y16         FDRE                                         r  clk_div_inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.825     1.952    clk_div_inst/CLK100MHZ
    SLICE_X37Y16         FDRE                                         r  clk_div_inst/counter_reg[8]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    clk_div_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.557     1.440    clk_div_inst/CLK100MHZ
    SLICE_X37Y17         FDRE                                         r  clk_div_inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clk_div_inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.702    clk_div_inst/counter_reg[14]
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.813 r  clk_div_inst/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.813    clk_div_inst/counter_reg[12]_i_1_n_5
    SLICE_X37Y17         FDRE                                         r  clk_div_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.824     1.951    clk_div_inst/CLK100MHZ
    SLICE_X37Y17         FDRE                                         r  clk_div_inst/counter_reg[14]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.105     1.545    clk_div_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.558     1.441    clk_div_inst/CLK100MHZ
    SLICE_X37Y16         FDRE                                         r  clk_div_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  clk_div_inst/counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.703    clk_div_inst/counter_reg[10]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.814 r  clk_div_inst/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.814    clk_div_inst/counter_reg[8]_i_1_n_5
    SLICE_X37Y16         FDRE                                         r  clk_div_inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.825     1.952    clk_div_inst/CLK100MHZ
    SLICE_X37Y16         FDRE                                         r  clk_div_inst/counter_reg[10]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    clk_div_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y15   clk_div_inst/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y14   clk_div_inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y16   clk_div_inst/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y16   clk_div_inst/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y17   clk_div_inst/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y17   clk_div_inst/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y17   clk_div_inst/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y17   clk_div_inst/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y18   clk_div_inst/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y15   clk_div_inst/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y15   clk_div_inst/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y14   clk_div_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y14   clk_div_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y16   clk_div_inst/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y16   clk_div_inst/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y16   clk_div_inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y16   clk_div_inst/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y17   clk_div_inst/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y17   clk_div_inst/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y15   clk_div_inst/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y15   clk_div_inst/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y14   clk_div_inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y14   clk_div_inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y16   clk_div_inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y16   clk_div_inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y16   clk_div_inst/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y16   clk_div_inst/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y17   clk_div_inst/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y17   clk_div_inst/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_inst/dout_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.972ns  (logic 4.314ns (54.122%)  route 3.657ns (45.878%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDCE                         0.000     0.000 r  counter_inst/dout_reg[1]/C
    SLICE_X36Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_inst/dout_reg[1]/Q
                         net (fo=6, routed)           1.984     2.440    seg_dec_inst/Q[0]
    SLICE_X64Y16         LUT2 (Prop_lut2_I1_O)        0.150     2.590 r  seg_dec_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.674     4.263    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708     7.972 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.972    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/dout_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.930ns  (logic 4.091ns (51.587%)  route 3.839ns (48.413%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDCE                         0.000     0.000 r  counter_inst/dout_reg[1]/C
    SLICE_X36Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  counter_inst/dout_reg[1]/Q
                         net (fo=6, routed)           0.982     1.438    counter_inst/Q[0]
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.124     1.562 r  counter_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.857     4.419    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.930 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.930    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/dout_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.808ns  (logic 4.111ns (52.660%)  route 3.696ns (47.340%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDCE                         0.000     0.000 r  counter_inst/dout_reg[1]/C
    SLICE_X36Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  counter_inst/dout_reg[1]/Q
                         net (fo=6, routed)           1.984     2.440    seg_dec_inst/Q[0]
    SLICE_X64Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.564 r  seg_dec_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.713     4.276    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.808 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.808    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/dout_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.730ns  (logic 3.986ns (51.561%)  route 3.744ns (48.439%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDCE                         0.000     0.000 r  counter_inst/dout_reg[1]/C
    SLICE_X36Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_inst/dout_reg[1]/Q
                         net (fo=6, routed)           3.744     4.200    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.730 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.730    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/dout_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.680ns  (logic 4.115ns (53.583%)  route 3.565ns (46.417%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDCE                         0.000     0.000 r  counter_inst/dout_reg[1]/C
    SLICE_X36Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_inst/dout_reg[1]/Q
                         net (fo=6, routed)           0.824     1.280    counter_inst/Q[0]
    SLICE_X36Y15         LUT2 (Prop_lut2_I0_O)        0.124     1.404 r  counter_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.741     4.145    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.680 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.680    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/dout_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.671ns  (logic 4.116ns (53.648%)  route 3.556ns (46.352%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDCE                         0.000     0.000 r  counter_inst/dout_reg[1]/C
    SLICE_X36Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  counter_inst/dout_reg[1]/Q
                         net (fo=6, routed)           0.982     1.438    counter_inst/Q[0]
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.124     1.562 r  counter_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.574     4.136    seg_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.671 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.671    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/dout_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.102ns  (logic 3.961ns (55.771%)  route 3.141ns (44.229%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDCE                         0.000     0.000 r  counter_inst/dout_reg[0]/C
    SLICE_X36Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_inst/dout_reg[0]/Q
                         net (fo=7, routed)           3.141     3.597    seg_OBUF[4]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.102 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.102    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/dout_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.819ns  (logic 3.976ns (58.306%)  route 2.843ns (41.694%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDCE                         0.000     0.000 r  counter_inst/dout_reg[0]/C
    SLICE_X36Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_inst/dout_reg[0]/Q
                         net (fo=7, routed)           2.843     3.299    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.819 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.819    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            counter_inst/dout_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.621ns  (logic 1.611ns (34.871%)  route 3.009ns (65.129%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           2.193     3.654    counter_inst/sw_IBUF[1]
    SLICE_X36Y15         LUT3 (Prop_lut3_I1_O)        0.150     3.804 r  counter_inst/dout[1]_i_1/O
                         net (fo=1, routed)           0.816     4.621    counter_inst/dout[1]_i_1_n_0
    SLICE_X36Y16         FDCE                                         r  counter_inst/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            counter_inst/dout_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.699ns  (logic 1.453ns (39.281%)  route 2.246ns (60.719%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           2.246     3.699    counter_inst/sw_IBUF[0]
    SLICE_X36Y16         FDCE                                         f  counter_inst/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_inst/dout_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/dout_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.190ns (29.136%)  route 0.462ns (70.864%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDCE                         0.000     0.000 r  counter_inst/dout_reg[0]/C
    SLICE_X36Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_inst/dout_reg[0]/Q
                         net (fo=7, routed)           0.178     0.319    counter_inst/seg_OBUF[2]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.049     0.368 r  counter_inst/dout[1]_i_1/O
                         net (fo=1, routed)           0.284     0.652    counter_inst/dout[1]_i_1_n_0
    SLICE_X36Y16         FDCE                                         r  counter_inst/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/dout_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/dout_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.863ns  (logic 0.184ns (21.319%)  route 0.679ns (78.681%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDCE                         0.000     0.000 r  counter_inst/dout_reg[0]/C
    SLICE_X36Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter_inst/dout_reg[0]/Q
                         net (fo=7, routed)           0.296     0.437    counter_inst/seg_OBUF[2]
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.043     0.480 r  counter_inst/dout[0]_i_1/O
                         net (fo=1, routed)           0.383     0.863    counter_inst/dout[0]_i_1_n_0
    SLICE_X36Y16         FDCE                                         r  counter_inst/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            counter_inst/dout_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.214ns  (logic 0.221ns (18.205%)  route 0.993ns (81.795%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           0.993     1.214    counter_inst/sw_IBUF[0]
    SLICE_X36Y16         FDCE                                         f  counter_inst/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            counter_inst/dout_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.214ns  (logic 0.221ns (18.205%)  route 0.993ns (81.795%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           0.993     1.214    counter_inst/sw_IBUF[0]
    SLICE_X36Y16         FDCE                                         f  counter_inst/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/dout_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.288ns  (logic 1.362ns (59.521%)  route 0.926ns (40.479%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDCE                         0.000     0.000 r  counter_inst/dout_reg[0]/C
    SLICE_X36Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_inst/dout_reg[0]/Q
                         net (fo=7, routed)           0.926     1.067    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.288 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.288    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/dout_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.347ns (55.362%)  route 1.086ns (44.638%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDCE                         0.000     0.000 r  counter_inst/dout_reg[0]/C
    SLICE_X36Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_inst/dout_reg[0]/Q
                         net (fo=7, routed)           1.086     1.227    seg_OBUF[4]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.433 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.433    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/dout_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.422ns (58.049%)  route 1.028ns (41.951%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDCE                         0.000     0.000 r  counter_inst/dout_reg[0]/C
    SLICE_X36Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter_inst/dout_reg[0]/Q
                         net (fo=7, routed)           0.178     0.319    counter_inst/seg_OBUF[2]
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.364 r  counter_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.850     1.214    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.450 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.450    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/dout_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.459ns (58.049%)  route 1.054ns (41.951%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDCE                         0.000     0.000 r  counter_inst/dout_reg[0]/C
    SLICE_X36Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_inst/dout_reg[0]/Q
                         net (fo=7, routed)           0.726     0.867    seg_dec_inst/seg[5][0]
    SLICE_X64Y16         LUT2 (Prop_lut2_I0_O)        0.046     0.913 r  seg_dec_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.328     1.241    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.272     2.513 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.513    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/dout_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.521ns  (logic 1.422ns (56.421%)  route 1.099ns (43.579%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDCE                         0.000     0.000 r  counter_inst/dout_reg[0]/C
    SLICE_X36Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_inst/dout_reg[0]/Q
                         net (fo=7, routed)           0.296     0.437    counter_inst/seg_OBUF[2]
    SLICE_X42Y17         LUT2 (Prop_lut2_I0_O)        0.045     0.482 r  counter_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.803     1.285    seg_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.521 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.521    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/dout_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.612ns  (logic 1.398ns (53.523%)  route 1.214ns (46.477%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDCE                         0.000     0.000 r  counter_inst/dout_reg[0]/C
    SLICE_X36Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_inst/dout_reg[0]/Q
                         net (fo=7, routed)           0.296     0.437    counter_inst/seg_OBUF[2]
    SLICE_X42Y17         LUT2 (Prop_lut2_I0_O)        0.045     0.482 r  counter_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.918     1.400    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.612 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.612    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





