langName "Verilog"
extDirs ".v"
viewName "module"
libName ""
libFiles ""
libDirs ""
