Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Majumdar, A., Piga, L., Paul, I., Greathouse, J.L., Huang, W., Albonesi, D.H.","Dynamic GPGPU Power Management Using Adaptive Model Predictive Control",2017,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 7920860,"613","624",,1,10.1109/HPCA.2017.34,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019546271&doi=10.1109%2fHPCA.2017.34&partnerID=40&md5=659541de735e720859287636632dfb69",Conference Paper,Scopus,2-s2.0-85019546271
"Majumdar, A., Zhang, Z., Albonesi, D.H.","Characterizing the Benefits and Limitations of Smart Building Meeting Room Scheduling",2016,"2016 ACM/IEEE 7th International Conference on Cyber-Physical Systems, ICCPS 2016 - Proceedings",,, 7479070,"","",,4,10.1109/ICCPS.2016.7479070,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84978946808&doi=10.1109%2fICCPS.2016.7479070&partnerID=40&md5=0f9b8b82b9e5f439f77b5fc380e0ba66",Conference Paper,Scopus,2-s2.0-84978946808
"Albonesi, D.H.","Message from the program chair",2015,"Proceedings - International Symposium on Computer Architecture","13-17-June-2015",,,"v","vi",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84960172370&partnerID=40&md5=efbbf9adaeea574b73e01b8dcd99e3ad",Editorial,Scopus,2-s2.0-84960172370
"Majumdar, A., Setter, J.L., Dobbs, J.R., Hencey, B.M., Albonesi, D.H.","Energy-comfort optimization using discomfort history and probabilistic occupancy prediction",2015,"2014 International Green Computing Conference, IGCC 2014",,, 7039173,"","",,6,10.1109/IGCC.2014.7039173,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84924365629&doi=10.1109%2fIGCC.2014.7039173&partnerID=40&md5=3f80cd7444db0cbfae81dd21b2f441df",Conference Paper,Scopus,2-s2.0-84924365629
"Petrica, P., Izraelevitz, A.M., Albonesi, D.H., Shoemaker, C.A.","Flicker: A dynamically adaptive architecture for power limited multicore systems",2013,"Proceedings - International Symposium on Computer Architecture",,,,"13","23",,27,10.1145/2485922.2485924,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881155497&doi=10.1145%2f2485922.2485924&partnerID=40&md5=c0ef34245019004727fc413165c668c8",Conference Paper,Scopus,2-s2.0-84881155497
"Majumdar, A., Albonesi, D.H., Bose, P.","Energy-aware meeting scheduling algorithms for smart buildings",2012,"BuildSys 2012 - Proceedings of the 4th ACM Workshop on Embedded Systems for Energy Efficiency in Buildings",,,,"161","168",,20,10.1145/2422531.2422560,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872966289&doi=10.1145%2f2422531.2422560&partnerID=40&md5=10eaf1c87bc99fc6ec04699c0da893f2",Conference Paper,Scopus,2-s2.0-84872966289
"López, S., Garnica, O., Albonesi, D.H., Dropsho, S., Lanchares, J., Hidalgo, J.I.","A phase adaptive cache hierarchy for SMT processors",2011,"Microprocessors and Microsystems","35","8",,"683","694",,2,10.1016/j.micpro.2011.08.008,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-81855225338&doi=10.1016%2fj.micpro.2011.08.008&partnerID=40&md5=ee21f4cc873bd5d0c7060feb1e28f2f5",Conference Paper,Scopus,2-s2.0-81855225338
"Cianchetti, M.J., Albonesi, D.H.","A low-latency, high-throughput on-chip optical router architecture for future chip multiprocessors",2011,"ACM Journal on Emerging Technologies in Computing Systems","7","2", 9,"","",,6,10.1145/1970406.1970411,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960789237&doi=10.1145%2f1970406.1970411&partnerID=40&md5=cc288ec898cb388c23d719dec87591a9",Article,Scopus,2-s2.0-79960789237
"Watkins, M.A., Albonesi, D.H.","ReMAP: A reconfigurable architecture for chip multiprocessors",2011,"IEEE Micro","31","1", 5713323,"65","77",,5,10.1109/MM.2011.14,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951829503&doi=10.1109%2fMM.2011.14&partnerID=40&md5=313e577de5f1d2d9c6bc8e3d5567f110",Article,Scopus,2-s2.0-79951829503
"Lopez, S., Garnica, O., Albonesi, D.H., Dropsho, S., Lanchares, J., Hidalgo, J.I.","Adaptive cache memories for SMT processors",2010,"Proceedings - 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2010",,, 5615592,"331","338",,2,10.1109/DSD.2010.69,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78649887174&doi=10.1109%2fDSD.2010.69&partnerID=40&md5=e935c71e8adf94754f99a60f896088cc",Conference Paper,Scopus,2-s2.0-78649887174
"Watkins, M.A., Albonesi, D.H.","ReMAP: A reconfigurable heterogeneous multicore architecture",2010,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 5695561,"497","508",,32,10.1109/MICRO.2010.15,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951712762&doi=10.1109%2fMICRO.2010.15&partnerID=40&md5=b359fd213fdcd34711aefd68db678d08",Conference Paper,Scopus,2-s2.0-79951712762
"Watkins, M.A., Albonesi, D.H.","Dynamically managed multithreaded reconfigurable architectures for chip multiprocessors",2010,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"41","52",,6,10.1145/1854273.1854284,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78149265737&doi=10.1145%2f1854273.1854284&partnerID=40&md5=e16062c01091216dc683972f7b39ca11",Conference Paper,Scopus,2-s2.0-78149265737
"Winter, J.A., Albonesi, D.H., Shoemaker, C.A.","Scalable thread scheduling and global power management for heterogeneous many-core architectures",2010,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"29","39",,66,10.1145/1854273.1854283,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78149278347&doi=10.1145%2f1854273.1854283&partnerID=40&md5=b152ae21ea52f20abe3a97b7c8c0a4b8",Conference Paper,Scopus,2-s2.0-78149278347
"Albonesi, D.H.","IEEE Micro: Moving forward",2010,"IEEE Micro","30","6", 5675642,"4","5",,,10.1109/MM.2010.117,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650875597&doi=10.1109%2fMM.2010.117&partnerID=40&md5=34078564e37a486e8c8349efdb30a6b7",Editorial,Scopus,2-s2.0-78650875597
"Albonesi, D.H.","From the editor in Chief: Future directions in computer architecture research",2010,"IEEE Micro","30","3", 5506932,"5","",,,10.1109/MM.2010.52,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954597602&doi=10.1109%2fMM.2010.52&partnerID=40&md5=524b0c10ab407126b54f6e68b5e136f7",Editorial,Scopus,2-s2.0-77954597602
"Albonesi, D., Martonosi, M.","Message from the general chairs",2009,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76749108088&partnerID=40&md5=3e66330f0b71f3a57a839098b18f8426",Editorial,Scopus,2-s2.0-76749108088
"Cianchetti, M.J., Kerekes, J.C., Albonesi, D.H.","Phastlane: A rapid transit optical routing network",2009,"Proceedings - International Symposium on Computer Architecture",,,,"441","450",,121,10.1145/1555754.1555809,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70450230786&doi=10.1145%2f1555754.1555809&partnerID=40&md5=aae8e4a1621094a6e03bbb45033df81a",Conference Paper,Scopus,2-s2.0-70450230786
"Albonesi, D.H.","From the Editor in Chief: Welcome A-board",2009,"IEEE Micro","29","5", 5325150,"2","",,,10.1109/MM.2009.78,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70450237012&doi=10.1109%2fMM.2009.78&partnerID=40&md5=9e199358731e850f0a9ddb53ff244454",Editorial,Scopus,2-s2.0-70450237012
"Albonesi, D.H.","Changes ahead",2008,"IEEE Micro","28","5",,"4","",,,10.1109/MM.2008.73,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56349122464&doi=10.1109%2fMM.2008.73&partnerID=40&md5=a6922378310f892f91cd60901d597a03",Editorial,Scopus,2-s2.0-56349122464
"Watkins, M.A., Cianchetti, M.J., Albonesi, D.H.","Shared reconfigurable architectures for CMPS",2008,"Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL",,, 4629948,"299","304",,14,10.1109/FPL.2008.4629948,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-54949139266&doi=10.1109%2fFPL.2008.4629948&partnerID=40&md5=3442c00c150a3a34893a3962ce9b90b7",Conference Paper,Scopus,2-s2.0-54949139266
"Winter, J.A., Albonesi, D.H.","Scheduling algorithms for unpredictably heterogeneous CMP architectures",2008,"Proceedings of the International Conference on Dependable Systems and Networks",,, 4630069,"42","51",,29,10.1109/DSN.2008.4630069,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-53349121147&doi=10.1109%2fDSN.2008.4630069&partnerID=40&md5=f6939879cf00d1cabc5ea7677d680fc3",Conference Paper,Scopus,2-s2.0-53349121147
"Winter, J.A., Albonesi, D.H.","Addressing thermal nonuniformity in SMT workloads",2008,"Transactions on Architecture and Code Optimization","5","1",,"","",,3,10.1145/1369396.1369400,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48849109127&doi=10.1145%2f1369396.1369400&partnerID=40&md5=b2778fe61e1b6b47fdfdc2ef751ba954",Article,Scopus,2-s2.0-48849109127
"Albonesi, D.H.","Message from the General Chair",2007,"ISPASS 2007: IEEE International Symposium on Performance Analysis of Systems and Software",,, 4211010,"","",,,10.1109/ISPASS.2007.363724,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36949035565&doi=10.1109%2fISPASS.2007.363724&partnerID=40&md5=a04c4b46e482682d9adaa04fdf9673c9",Editorial,Scopus,2-s2.0-36949035565
"López, S., Dropsho, S., Albonesi, D.H., Garnica, O., Lanchares, J.","Dynamic capacity-speed tradeoffs in SMT processor caches",2007,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","4367 LNCS",,,"136","150",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38149043351&partnerID=40&md5=5e28e7fd64ebad89eea55ed3e0dc2726",Conference Paper,Scopus,2-s2.0-38149043351
"Lopez, S., Dropsho, S., Albonesi, D.H., Garnica, O., Lanchares, J.","Rate-driven control of resizable caches for highly threaded SMT processors",2007,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,, 4336244,"416","",,2,10.1109/PACT.2007.4336244,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47849097695&doi=10.1109%2fPACT.2007.4336244&partnerID=40&md5=b9a796f6e7935a364574a147d9070f8f",Conference Paper,Scopus,2-s2.0-47849097695
"Albonesi, D.H.","Productive and healthy debate",2007,"IEEE Micro","27","6",,"6","",,,10.1109/MM.2007.106,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39849084789&doi=10.1109%2fMM.2007.106&partnerID=40&md5=5c0954a5aff62e94b1375b5567485780",Editorial,Scopus,2-s2.0-39849084789
"Albonesi, D.H.","Mixing it up",2007,"IEEE Micro","27","4",,"3","4",,,10.1109/MM.2007.71,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35348944791&doi=10.1109%2fMM.2007.71&partnerID=40&md5=7623f34e9d7d0c8617a1c331bbadf65c",Editorial,Scopus,2-s2.0-35348944791
"Chen, G., Chen, H., Haurylau, M., Nelson, N.A., Albonesi, D.H., Fauchet, P.M., Friedman, E.G.","Predictions of CMOS compatible on-chip optical interconnect",2007,"Integration, the VLSI Journal","40","4",,"434","446",,99,10.1016/j.vlsi.2006.10.001,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34249051162&doi=10.1016%2fj.vlsi.2006.10.001&partnerID=40&md5=468a7ba8f0cb07778aee48f6075a7b2e",Article,Scopus,2-s2.0-34249051162
"Albonesi, D.H.","More hot stuff",2007,"IEEE Micro","27","3",,"4","5",,,10.1109/MM.2007.57,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548295856&doi=10.1109%2fMM.2007.57&partnerID=40&md5=460489cdc96b108d6e2a88632b15943d",Editorial,Scopus,2-s2.0-34548295856
"Albonesi, D.H.","Truly ""hot"" chips - Do we still care?",2007,"IEEE Micro","27","2",,"4","5",,,10.1109/MM.2007.31,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548220915&doi=10.1109%2fMM.2007.31&partnerID=40&md5=427460a91d33ac60b626c3a074bd840c",Editorial,Scopus,2-s2.0-34548220915
"Albonesi, D.H.","Standing on solid ground",2007,"IEEE Micro","27","1",,"5","6",,,10.1109/MM.2007.23,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34249808204&doi=10.1109%2fMM.2007.23&partnerID=40&md5=1a750a2a12d8c638f957161289e18ccc",Editorial,Scopus,2-s2.0-34249808204
"Kirman, N., Kirman, M., Dokania, R.K., Martínez, J.F., Apsel, A.B., Watkins, M.A., Albonesi, D.H.","On-chip optical technology in future bus-based multicore designs",2007,"IEEE Micro","27","1",,"56","66",,31,10.1109/MM.2007.18,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34249785668&doi=10.1109%2fMM.2007.18&partnerID=40&md5=034efeeace0b3aa5f8c40f536e74d089",Article,Scopus,2-s2.0-34249785668
"Zhu, Y., Albonesi, D.H.","Synergistic temperature and energy management in GALS processor architectures",2006,"Proceedings of the International Symposium on Low Power Electronics and Design","2006",,,"55","60",,2,10.1145/1165573.1165587,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247240490&doi=10.1145%2f1165573.1165587&partnerID=40&md5=3ed1cc2e9013e4d88dfffc0b65c31e69",Conference Paper,Scopus,2-s2.0-34247240490
"Zhu, Y., Albonesi, D.H.","Localized microarchitecture-level voltage management",2006,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 1692516,"37","40",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547282095&partnerID=40&md5=a9d2a376c5b853310737cb6921e72e80",Conference Paper,Scopus,2-s2.0-34547282095
"El-Moursy, A., Garg, R., Albonesi, D.H., Dwarkadas, S.","Compatible phase co-scheduling on a CMP of multi-threaded processors",2006,"20th International Parallel and Distributed Processing Symposium, IPDPS 2006","2006",, 1639376,"","",,36,10.1109/IPDPS.2006.1639376,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847095957&doi=10.1109%2fIPDPS.2006.1639376&partnerID=40&md5=69457fda195d731e0997698bc417a3ca",Conference Paper,Scopus,2-s2.0-33847095957
"Kirman, N., Kirman, M., Dokania, R.K., Martínez, J.F., Apsel, A.B., Watkins, M.A., Albonesi, D.H.","Leveraging optical technology in future bus-based chip multiprocessors",2006,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 4041871,"492","503",,193,10.1109/MICRO.2006.28,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34249821314&doi=10.1109%2fMICRO.2006.28&partnerID=40&md5=aa8982a2fce52ceeddff062696d65417",Conference Paper,Scopus,2-s2.0-34249821314
"Chen, G., Chen, H., Haurylau, M., Nelson, N.A., Albonesi, D.H., Fauchet, P.M., Friedman, E.G.","On-chip copper-based vs. optical interconnects: Delay uncertainty, latency, power, and bandwidth density comparative predictions",2006,"2006 International Interconnect Technology Conference, IITC",,, 1648640,"39","41",,32,10.1109/IITC.2006.1648640,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547309691&doi=10.1109%2fIITC.2006.1648640&partnerID=40&md5=1fb8e046f1cd1a78d524874221b44eb9",Conference Paper,Scopus,2-s2.0-34547309691
"Albonesi, D.H.","Message from the program chair",2006,"ISPASS 2006: IEEE International Symposium on Performance Analysis of Systems and Software, 2006","2006",, 1620812,"iv","v",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750808168&partnerID=40&md5=a12df996db6c368bafcd86bb6798dd57",Editorial,Scopus,2-s2.0-33750808168
"Haurylau, M., Chen, G., Chen, H., Zhang, J., Nelson, N.A., Albonesi, D.H., Friedman, E.G., Fauchet, P.M.","On-chip optical interconnect roadmap: Challenges and critical directions",2006,"IEEE Journal on Selected Topics in Quantum Electronics","12","6",,"1699","1704",,251,10.1109/JSTQE.2006.880615,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845665708&doi=10.1109%2fJSTQE.2006.880615&partnerID=40&md5=aef471f7f8e76f2acc41c955fab7ae16",Article,Scopus,2-s2.0-33845665708
"Zhang, J., Haurylau, M., Chen, H., Chen, G., Nelson, N.A., Albonesi, D.H., Friedman, E.G., Fauchet, P.M.","A semi-analytical simulation model for capacitor based E-O modulators",2006,"Optics InfoBase Conference Papers",,,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899140288&partnerID=40&md5=401f2f9b3572af7f8417c4b417c2c73f",Conference Paper,Scopus,2-s2.0-84899140288
"Rashid, M.W., Tan, E.J., Huang, M.C., Albonesi, D.H.","Exploiting coarse-grain verification parallelism for power-efficient fault tolerance",2005,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT","2005",, 1515603,"315","325",,14,10.1109/PACT.2005.20,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746693677&doi=10.1109%2fPACT.2005.20&partnerID=40&md5=1b8a3f82833e002ba2d5f20049be6fd9",Conference Paper,Scopus,2-s2.0-33746693677
"Briggs, G.J., Tan, E.J., Nelson, N.A., Albonesi, D.H.","QUILT: A GUI-based integrated circuit floorplanning environment for computer architecture research and education",2005,"Proceedings - International Symposium on Computer Architecture",,, 6,"","",,,10.1145/1275604.1275613,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953552226&doi=10.1145%2f1275604.1275613&partnerID=40&md5=345b0d21a99a4e0c06745c7ac936ea94",Conference Paper,Scopus,2-s2.0-77953552226
"Zhu, Y., Albonesi, D.H., Buyuktosunoglu, A.","A high performance, energy efficient GALS processor microarchitecture with reduced implementation complexity",2005,"ISPASS 2005 - IEEE International Symposium on Performance Analysis of Systems and Software","2005",, 1430558,"42","53",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33744484549&partnerID=40&md5=96c5833664384eb8f801e6f23d3357d8",Conference Paper,Scopus,2-s2.0-33744484549
"El-Moursy, A., Garg, R., Albonesi, D.H., Dwarkadas, S.","Partitioning multi-threaded processors with a large number of threads",2005,"ISPASS 2005 - IEEE International Symposium on Performance Analysis of Systems and Software","2005",, 1430566,"112","123",,17,10.1109/ISPASS.2005.1430566,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33744482582&doi=10.1109%2fISPASS.2005.1430566&partnerID=40&md5=205f7cc20da57aada020977c32b9e19c",Conference Paper,Scopus,2-s2.0-33744482582
"Chen, G., Chen, H., Haurylau, M., Nelson, N., Albonesi, D., Fauchet, P.M., Friedman, E.G.","Electrical and optical on-chip interconnects in scaled microprocessors",2005,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 1465137,"2514","2517",,17,10.1109/ISCAS.2005.1465137,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649118314&doi=10.1109%2fISCAS.2005.1465137&partnerID=40&md5=b705e9065c04cd83456e11a0582268cc",Conference Paper,Scopus,2-s2.0-67649118314
"Chen, G., Chen, H., Haurylau, M., Nelson, N., Fauchet, P.M., Friedman, E.G., Albonesi, D.","Predictions of CMOS compatible on-chip optical interconnect",2005,"International Workshop on System Level Interconnect Prediction, SLIP",,,,"13","20",,49,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-30944444424&partnerID=40&md5=b67b0b7c0ad41e00f592b9d88d05f0da",Conference Paper,Scopus,2-s2.0-30944444424
"Haurylau, M., Chen, H., Zhang, J., Chen, G., Nelson, N.A., Albonesi, D.H., Friedman, E.G., Fauchet, P.M.","On-chip optical interconnect roadmap: Challenges and critical directions",2005,"2005 IEEE International Conference on Group IV Photonics","2005",, 1516388,"17","19",,15,10.1109/GROUP4.2005.1516388,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746843613&doi=10.1109%2fGROUP4.2005.1516388&partnerID=40&md5=f19df5c02742bbd2047bb669881c5412",Conference Paper,Scopus,2-s2.0-33746843613
"Rashid, M.W., Tan, E.J., Huang, M.C., Albonesi, D.H.","Power-efficient error tolerance in chip multiprocessors",2005,"IEEE Micro","25","6",,"60","70",,8,10.1109/MM.2005.118,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34147151677&doi=10.1109%2fMM.2005.118&partnerID=40&md5=1d45cf604fc78e7f848565e0484ad7c1",Article,Scopus,2-s2.0-34147151677
"Zhu, Y., Magklis, G., Scott, M.L., Ding, C., Albonesi, D.H.","The energy impact of aggressive loop fusion",2004,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"153","164",,8,10.1109/PACT.2004.1342550,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-10444237918&doi=10.1109%2fPACT.2004.1342550&partnerID=40&md5=12b71ebef975feaa70e6aa4053692cf1",Conference Paper,Scopus,2-s2.0-10444237918
"El-Essawy, W., Albonesi, D.H.","Mitigating inductive noise in SMT processors",2004,"Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04",,, 12.2,"332","337",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244415539&partnerID=40&md5=1a332cb6e100e71daa1e1d932b635815",Conference Paper,Scopus,2-s2.0-16244415539
"Dropsho, S., Semeraro, G., Albonesi, D.H., Magklis, G., Scott, M.L.","Dynamically trading frequency for complexity in a GALS microprocessor",2004,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,,,"157","168",,15,10.1109/MICRO.2004.18,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21644462451&doi=10.1109%2fMICRO.2004.18&partnerID=40&md5=9709409940964179ed46bfb32f4ca93a",Conference Paper,Scopus,2-s2.0-21644462451
"Liu, W., Albonesi, D.H., Gostomski, J., Palum, L., Hinterberger, D., Wanzenried, R., Indovina, M.","An evaluation of a configurable VLIW microarchitecture for embedded DSP applications",2004,"Journal of Circuits, Systems and Computers","13","6",,"1321","1345",,,10.1142/S0218126604001994,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18844391736&doi=10.1142%2fS0218126604001994&partnerID=40&md5=bdb1ff97966c7183de3e15154b587ebe",Article,Scopus,2-s2.0-18844391736
"Albonesi, D.H.","Micro's top picks from microarchitecture conferences",2004,"IEEE Micro","24","6",,"8","9",,,10.1109/MM.2004.74,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-15044351629&doi=10.1109%2fMM.2004.74&partnerID=40&md5=4a4d4e56521e80db7b3e0e1e08f7bb69",Editorial,Scopus,2-s2.0-15044351629
"Semeraro, G., Albonesi, D.H., Magklis, G., Scott, M.L., Dropsho, S.G., Dwarkadas, S.","Hiding synchronization delays in a GALS processor microarchitecture",2004,"Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems","10",,,"159","169",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942635598&partnerID=40&md5=6d91d4e3eb78c99047915eafc7b67f9e",Conference Paper,Scopus,2-s2.0-2942635598
"El-Essawy, W., Albonesi, D.H.","Mitigating Inductive Noise in SMT Processors",2004,"Proceedings of the International Symposium on Low Power Electronics and Design","2004-January","January", 1349361,"332","337",,8,10.1109/LPE.2004.241160,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84932172811&doi=10.1109%2fLPE.2004.241160&partnerID=40&md5=df563429f62c87339bfae1936fc652ef",Conference Paper,Scopus,2-s2.0-84932172811
"Albonesi, D.H., Balasubramonian, R., Dropsho, S.G., Dwarkadas, S., Friedman, E.G., Huang, M.C., Kursun, V., Magklis, G., Scott, M.L., Semeraro, G., Bose, P., Buyuktosunoglu, A., Cook, P.W., Schuster, S.E.","Dynamically Tuning Processor Resources with Adaptive Processing",2003,"Computer","36","12",,"49","50+4",,78,10.1109/MC.2003.1250883,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0348011359&doi=10.1109%2fMC.2003.1250883&partnerID=40&md5=b5c032585c0e134b333877bd4afb89e4",Review,Scopus,2-s2.0-0348011359
"Magklis, G., Semeraro, G., Albonesi, D.H., Dropsho, S.G., Dwarkadas, S., Scott, M.L.","Dynamic frequency and voltage scaling for a multiple-clock-domain microprocessor",2003,"IEEE Micro","23","6",,"62","68",,67,10.1109/MM.2003.1261388,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1342346135&doi=10.1109%2fMM.2003.1261388&partnerID=40&md5=5a19b0b02b3a5b48d5795748622ea0ad",Review,Scopus,2-s2.0-1342346135
"Balasubramonian, R., Albonesi, D.H., Buyuktosunoglu, A., Dwarkadas, S.","A dynamically tunable memory hierarchy",2003,"IEEE Transactions on Computers","52","10",,"1243","1258",,25,10.1109/TC.2003.1234523,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0142134997&doi=10.1109%2fTC.2003.1234523&partnerID=40&md5=1a8aef4e2886bc5dc981566954a6a5b5",Article,Scopus,2-s2.0-0142134997
"Bose, P., Albonesi, D.H., Marculescu, D.","Guest Editors' Introduction: Power and Complexity Aware Design",2003,"IEEE Micro","23","5",,"8","11",,12,10.1109/MM.2003.1240208,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0242577992&doi=10.1109%2fMM.2003.1240208&partnerID=40&md5=9a7e21c0f8f005f1eba1e5d8e57ba224",Review,Scopus,2-s2.0-0242577992
"Buyuktosunoglu, A., Karkhanis, T., Albonesi, D.H., Bose, P.","Energy efficient co-adaptive instruction fetch and issue",2003,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"147","156",,45,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038346240&partnerID=40&md5=6c7491731a0cbfc94499b51f829f6f56",Conference Paper,Scopus,2-s2.0-0038346240
"Balasubramonian, R., Dwarkadas, S., Albonesi, D.H.","Dynamically managing the communication-parallelism trade-off in future clustered processors",2003,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"275","286",,56,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038346226&partnerID=40&md5=e191a502c98809d5a86e7f8baf0d0090",Conference Paper,Scopus,2-s2.0-0038346226
"Magklis, G., Scott, M.L., Semeraro, G., Albonesi, D.H., Dropsho, S.","Profile-based dynamic voltage and frequency scaling for a multiple clock domain microprocessor",2003,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"14","25",,104,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037670434&partnerID=40&md5=2db1908cd0cd5259eb03becf985845fc",Conference Paper,Scopus,2-s2.0-0037670434
"El-Moursy, A., Albonesi, D.H.","Front-end policies for improved issue efficiency in SMT processors",2003,"Proceedings - International Symposium on High-Performance Computer Architecture","12",, 1183522,"31","40",,85,10.1109/HPCA.2003.1183522,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547715869&doi=10.1109%2fHPCA.2003.1183522&partnerID=40&md5=7e4eec1594f3981573b4d696c2d071ee",Conference Paper,Scopus,2-s2.0-34547715869
"Chen, L., Dropsho, S., Albonesi, D.H.","Dynamic data dependence tracking and its application to branch prediction",2003,"Proceedings - International Symposium on High-Performance Computer Architecture","12",, 1183525,"65","76",,13,10.1109/HPCA.2003.1183525,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952568625&doi=10.1109%2fHPCA.2003.1183525&partnerID=40&md5=89377e0c88a31c630713fe21d2f1757e",Conference Paper,Scopus,2-s2.0-77952568625
"Bose, P., Brooks, D., Buyuktosunoglu, A., Cook, P., Das, K., Emma, P., Gschwind, M., Jacobson, H., Karkhanis, T., Kudva, P., Schuster, S., Smith, J., Srinivasan, V., Zyuban, V., Albonesi, D., Dwarkadas, S.","Early-stage definition of LPX: A low power issue-execute processor",2003,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2325",,,"1","17",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949766458&partnerID=40&md5=32326fdfe0adb3c4d2769f59b76a95c5",Conference Paper,Scopus,2-s2.0-84949766458
"El-Essawy, W., Albonesi, D.H., Sinharoy, B.","A microarchitectural-level step-power analysis tool",2002,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"263","266",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036949408&partnerID=40&md5=c6f2d88cd0e54f1bf5bd0cdf86d64f48",Conference Paper,Scopus,2-s2.0-0036949408
"Buyuktosunoglu, A., Albonesi, D.H., Bose, P., Cook, P.W., Schuster, S.E.","Tradeoffs in power-efficient issue queue design",2002,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"184","189",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036949555&partnerID=40&md5=e9447202af55f57fbafa0b5409866c52",Conference Paper,Scopus,2-s2.0-0036949555
"Buyuktosunoglu, A., El-Moursy, A., Albonesi, D.H.","An oldest-first selection logic implementation for non-compacting issue queues",2002,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit","2002-January",, 1158026,"31","35",,12,10.1109/ASIC.2002.1158026,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949443373&doi=10.1109%2fASIC.2002.1158026&partnerID=40&md5=b3caa6047cfd584bb3bae55180740767",Conference Paper,Scopus,2-s2.0-84949443373
"Dropsho, S., Kursun, V., Albonesi, D.H., Dwarkadas, S., Friedman, E.G.","Managing static leakage energy in microprocessor functional units",2002,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2002-January",, 1176260,"321","332",,37,10.1109/MICRO.2002.1176260,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955970060&doi=10.1109%2fMICRO.2002.1176260&partnerID=40&md5=724070770cba3e03d9319c17ce34184c",Conference Paper,Scopus,2-s2.0-79955970060
"Semeraro, G., Albonesi, D.H., Dropsho, S.G., Magklis, G., Dwarkadas, S., Scott, M.L.","Dynamic frequency and voltage control for a multiple clock domain microarchitecture",2002,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2002-January",, 1176263,"356","367",,60,10.1109/MICRO.2002.1176263,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746585048&doi=10.1109%2fMICRO.2002.1176263&partnerID=40&md5=3b810287ef4d195ed178324e2ad382f0",Conference Paper,Scopus,2-s2.0-33746585048
"Semeraro, G., Magklis, G., Balasubramonian, R., Albonesi, D.H., Dwarkadas, S., Scott, M.L.","Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling",2002,"Proceedings - International Symposium on High-Performance Computer Architecture","2002-January",, 995696,"29","40",,206,10.1109/HPCA.2002.995696,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0345272496&doi=10.1109%2fHPCA.2002.995696&partnerID=40&md5=022d8fa50bcc344f04273b626687e6c3",Conference Paper,Scopus,2-s2.0-0345272496
"Dropsho, S., Buyuktosunoglu, A., Balasubramonian, R., Albonesi, D.H., Dwarkadas, S., Semeraro, G., Magklis, G., Scottt, M.L.","Integrating adaptive on-chip storage structures for reduced dynamic power",2002,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT","2002-January",, 1106013,"141","152",,74,10.1109/PACT.2002.1106013,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84948754628&doi=10.1109%2fPACT.2002.1106013&partnerID=40&md5=1cd8d4be5a91258964d78f37b6774e5d",Conference Paper,Scopus,2-s2.0-84948754628
"Balasubraamonian, R., Dwarkadas, S., Albonesi, D.H.","Reducing the complexity of the register file in dynamic superscalar processors",2001,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"237","248",,127,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035696763&partnerID=40&md5=4b71395fade747f847bfb4a11feaa700",Conference Paper,Scopus,2-s2.0-0035696763
"Secareanu, R.M., Albonesi, D., Friedman, E.G.","A dynamic reconfigurable clock generator",2001,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit",,,,"330","333",,3,10.1109/ASIC.2001.954722,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034777229&doi=10.1109%2fASIC.2001.954722&partnerID=40&md5=51d526036955d17e1468c5ce127c28fb",Article,Scopus,2-s2.0-0034777229
"Balasubramonian, R., Dwarkadas, S., Albonesi, D.H.","Dynamically allocating processor resources between nearby and distant ILP",2001,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"26","37",,35,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034856729&partnerID=40&md5=9781b6ec2ff4db38a9988802a8fea128",Conference Paper,Scopus,2-s2.0-0034856729
"Buyuktosunoglu, A., Albonesi, D., Schuster, S., Brooks, D., Bose, P., Cook, P.","A circuit level implementation of an adaptive issue queue for power-aware microprocessors",2001,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"73","78",,55,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034998355&partnerID=40&md5=c465b0a9bfefdabbecee1f67d033876e",Conference Paper,Scopus,2-s2.0-0034998355
"Buyuktosunoglu, A., Schuster, S., Brooks, Bose, P., Cook, P., Albonesi, D.","An adaptive issue queue for reduced power at high performance",2001,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2008",,,"25","39",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-25844494189&partnerID=40&md5=bf1605dd9c70921934566b65023e6ee3",Conference Paper,Scopus,2-s2.0-25844494189
"Balasubramonian, Rajeev, Albonesi, David, Buyuktosunoglu, Alper, Dwarkadas, Sandhya","Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures",2000,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"245","257",,225,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034461413&partnerID=40&md5=0d6af9c12dc7ca286fcd0859180d9fa9",Conference Paper,Scopus,2-s2.0-0034461413
"Albonesi, D.H.","Selective cache ways: On-demand cache resource allocation",2000,"Journal of Instruction-Level Parallelism","2",,,"","",22,55,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0000172524&partnerID=40&md5=655c4a1e5fb8ae19ec1d6d30215c6428",Article,Scopus,2-s2.0-0000172524
"Xu, B., Albonesi, D.H.","Runtime reconfiguration techniques for efficient general-purpose computation",2000,"IEEE Design and Test of Computers","17","1",,"42","52",,11,10.1109/54.825676,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033901305&doi=10.1109%2f54.825676&partnerID=40&md5=a5b3a8988a6cc2bb493b888bb556b9e7",Article,Scopus,2-s2.0-0033901305
"Albonesi, David H.","Selective cache ways: On-demand cache resource allocation",1999,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"248","259",,359,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033337012&partnerID=40&md5=1015a6de1402a3b3fd10835037303ced",Conference Paper,Scopus,2-s2.0-0033337012
"Xu, Bingxiong, Albonesi, David H.","Methodology for the analysis of dynamic application parallelism and its application to reconfigurable computing",1999,"Proceedings of SPIE - The International Society for Optical Engineering","3844",,,"78","86",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033335783&partnerID=40&md5=50eedb26db5dbc64b900502cd3f99353",Conference Paper,Scopus,2-s2.0-0033335783
"Albonesi, D.H., Koren, I.","STATS: A framework for microprocessor and system-level design space exploration",1999,"Journal of Systems Architecture","45","12",,"1097","1110",,2,10.1016/S1383-7621(98)00052-6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032591226&doi=10.1016%2fS1383-7621%2898%2900052-6&partnerID=40&md5=81726886f8c74091e81fe8ff7e038545",Article,Scopus,2-s2.0-0032591226
"Albonesi, David H.","Dynamic IPC/clock rate optimization",1998,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"282","292",,57,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031594003&partnerID=40&md5=9a3d10c4578a4778bde0a32179f5821c",Conference Paper,Scopus,2-s2.0-0031594003
"Albonesi, David H., Koren, Israel","Improving the memory bandwidth of highly-integrated, wide-issue, microprocessor-based systems",1997,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"126","135",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031334863&partnerID=40&md5=6582e2171206a2e937b937780e62e07a",Conference Paper,Scopus,2-s2.0-0031334863
"Albonesi, D.H., Koren, I.","A Mean Value Analysis multiprocessor model incorporating superscalar processors and latency tolerating techniques",1996,"International Journal of Parallel Programming","24","3",,"235","263",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030164201&partnerID=40&md5=6c032ac79e2e474418b1fd0055b771e1",Article,Scopus,2-s2.0-0030164201
"Albonesi, David H., Koren, Israel","Architecture and technology tradeoffs in the design of next-generation multiprocessor servers",1995,"IEEE Symposium on Parallel and Distributed Processing - Proceedings",,,,"174","181",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029530866&partnerID=40&md5=377a2d9aff2e248692493e46783ecf00",Conference Paper,Scopus,2-s2.0-0029530866
"Albonesi, David H., Koren, Israel","Analytical model of high performance superscalar-based multiprocessors",1995,"Parallel Architectures and Compilation Techniques - Conference Proceedings",,,,"194","203",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029193417&partnerID=40&md5=da832202aa2a3718e2ce55b2e8658023",Conference Paper,Scopus,2-s2.0-0029193417
"Albonesi, David H., Koren, Israel","Tradeoffs in the design of single chip multiprocessors",1994,"IFIP Transactions A: Computer Science and Technology",,"A-50",,"25","34",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028563064&partnerID=40&md5=245e1660434e716feefdffc94fbb9bf7",Book,Scopus,2-s2.0-0028563064
