v 20110115 2
C 41500 45500 1 0 0 lpc-power.sym
{
T 42500 46900 5 10 1 1 0 0 1
value=LPC Power
T 43700 46900 5 10 1 1 0 0 1
refdes=U1
}
N 42700 48300 42700 48500 4
N 41200 48500 47900 48500 4
N 47800 48500 47800 48300 4
N 40900 45400 48300 45400 4
N 42600 45400 42600 45600 4
N 48300 45400 48300 45600 4
N 43000 48300 43000 48500 4
N 43300 48300 43300 48500 4
N 43600 48300 43600 48500 4
N 43900 48300 43900 48500 4
N 44200 48300 44200 48500 4
N 44500 48300 44500 48500 4
N 44800 48300 44800 48500 4
N 45100 48300 45100 48500 4
N 45400 48300 45400 48500 4
N 45700 48300 45700 48500 4
N 46300 48300 46300 48500 4
N 46000 48300 46000 48500 4
N 46900 48300 46900 48500 4
N 47200 48300 47200 48500 4
N 47500 48300 47500 48500 4
N 43200 45400 43200 45600 4
N 43500 45400 43500 45600 4
N 43800 45400 43800 45600 4
N 44100 45400 44100 45600 4
N 44400 45400 44400 45600 4
N 44700 45400 44700 45600 4
N 45000 45400 45000 45600 4
N 45300 45400 45300 45600 4
N 45600 45400 45600 45600 4
N 45900 45400 45900 45600 4
N 46500 45400 46500 45600 4
N 46200 45400 46200 45600 4
N 47100 45400 47100 45600 4
N 47400 45400 47400 45600 4
N 47700 45400 47700 45600 4
N 42900 45600 42900 45400 4
N 48000 45600 48000 45400 4
N 41200 46200 41200 48500 4
N 41200 46900 41500 46900 4
N 41500 47600 41200 47600 4
C 39600 47100 1 90 0 capacitor.sym
{
T 38900 47300 5 10 0 0 90 0 1
device=CAPACITOR
T 39350 47600 5 10 1 1 180 0 1
refdes=C7
T 38700 47300 5 10 0 0 90 0 1
symversion=0.1
}
C 40100 47100 1 90 0 capacitor.sym
{
T 39400 47300 5 10 0 0 90 0 1
device=CAPACITOR
T 39850 47600 5 10 1 1 180 0 1
refdes=C10
T 39200 47300 5 10 0 0 90 0 1
symversion=0.1
}
C 40600 47100 1 90 0 capacitor.sym
{
T 39900 47300 5 10 0 0 90 0 1
device=CAPACITOR
T 40350 47600 5 10 1 1 180 0 1
refdes=C13
T 39700 47300 5 10 0 0 90 0 1
symversion=0.1
}
C 41100 47100 1 90 0 capacitor.sym
{
T 40400 47300 5 10 0 0 90 0 1
device=CAPACITOR
T 40850 47600 5 10 1 1 180 0 1
refdes=C16
T 40200 47300 5 10 0 0 90 0 1
symversion=0.1
}
C 38600 47100 1 90 0 capacitor.sym
{
T 37900 47300 5 10 0 0 90 0 1
device=CAPACITOR
T 38350 47600 5 10 1 1 180 0 1
refdes=C4
T 37700 47300 5 10 0 0 90 0 1
symversion=0.1
}
C 39100 47100 1 90 0 capacitor.sym
{
T 38400 47300 5 10 0 0 90 0 1
device=CAPACITOR
T 38850 47600 5 10 1 1 180 0 1
refdes=C5
T 38200 47300 5 10 0 0 90 0 1
symversion=0.1
}
C 39600 46400 1 90 0 capacitor.sym
{
T 38900 46600 5 10 0 0 90 0 1
device=CAPACITOR
T 39350 46900 5 10 1 1 180 0 1
refdes=C11
T 38700 46600 5 10 0 0 90 0 1
symversion=0.1
}
C 40100 46400 1 90 0 capacitor.sym
{
T 39400 46600 5 10 0 0 90 0 1
device=CAPACITOR
T 39850 46900 5 10 1 1 180 0 1
refdes=C14
T 39200 46600 5 10 0 0 90 0 1
symversion=0.1
}
C 40600 46400 1 90 0 capacitor.sym
{
T 39900 46600 5 10 0 0 90 0 1
device=CAPACITOR
T 40350 46900 5 10 1 1 180 0 1
refdes=C17
T 39700 46600 5 10 0 0 90 0 1
symversion=0.1
}
C 41100 46400 1 90 0 capacitor.sym
{
T 40400 46600 5 10 0 0 90 0 1
device=CAPACITOR
T 40850 46900 5 10 1 1 180 0 1
refdes=C19
T 40200 46600 5 10 0 0 90 0 1
symversion=0.1
}
C 38600 46400 1 90 0 capacitor.sym
{
T 37900 46600 5 10 0 0 90 0 1
device=CAPACITOR
T 38350 46900 5 10 1 1 180 0 1
refdes=C6
T 37700 46600 5 10 0 0 90 0 1
symversion=0.1
}
C 39100 46400 1 90 0 capacitor.sym
{
T 38400 46600 5 10 0 0 90 0 1
device=CAPACITOR
T 38850 46900 5 10 1 1 180 0 1
refdes=C8
T 38200 46600 5 10 0 0 90 0 1
symversion=0.1
}
C 39600 45700 1 90 0 capacitor.sym
{
T 38900 45900 5 10 0 0 90 0 1
device=CAPACITOR
T 39350 46200 5 10 1 1 180 0 1
refdes=C15
T 38700 45900 5 10 0 0 90 0 1
symversion=0.1
}
C 40100 45700 1 90 0 capacitor.sym
{
T 39400 45900 5 10 0 0 90 0 1
device=CAPACITOR
T 39850 46200 5 10 1 1 180 0 1
refdes=C18
T 39200 45900 5 10 0 0 90 0 1
symversion=0.1
}
C 40600 45700 1 90 0 capacitor.sym
{
T 39900 45900 5 10 0 0 90 0 1
device=CAPACITOR
T 40350 46200 5 10 1 1 180 0 1
refdes=C20
T 39700 45900 5 10 0 0 90 0 1
symversion=0.1
}
C 41100 45700 1 90 0 capacitor.sym
{
T 40400 45900 5 10 0 0 90 0 1
device=CAPACITOR
T 40850 46200 5 10 1 1 180 0 1
refdes=C21
T 40200 45900 5 10 0 0 90 0 1
symversion=0.1
}
C 38600 45700 1 90 0 capacitor.sym
{
T 37900 45900 5 10 0 0 90 0 1
device=CAPACITOR
T 38350 46200 5 10 1 1 180 0 1
refdes=C9
T 37700 45900 5 10 0 0 90 0 1
symversion=0.1
}
C 39100 45700 1 90 0 capacitor.sym
{
T 38400 45900 5 10 0 0 90 0 1
device=CAPACITOR
T 38850 46200 5 10 1 1 180 0 1
refdes=C12
T 38200 45900 5 10 0 0 90 0 1
symversion=0.1
}
N 38400 46200 41200 46200 4
N 38400 46900 41200 46900 4
N 38400 47600 41200 47600 4
N 40900 47100 38000 47100 4
N 38000 47100 38000 45700 4
N 38000 45700 40900 45700 4
N 40900 46400 38000 46400 4
N 40900 45700 40900 45400 4
C 40300 45400 1 0 0 gnd-1.sym
C 40200 47600 1 0 0 3.3V-plus-1.sym
T 38400 48100 9 20 1 0 0 0 1
2. CPU Power
C 47900 48400 1 0 0 fuse-2.sym
{
T 48100 48950 5 10 0 0 0 0 1
device=FUSE
T 48000 48200 5 10 1 1 0 0 1
refdes=FB7
T 48100 49150 5 10 0 0 0 0 1
symversion=0.1
}
C 49000 47000 1 90 0 capacitor.sym
{
T 48300 47200 5 10 0 0 90 0 1
device=CAPACITOR
T 48550 47350 5 10 1 1 0 0 1
refdes=C79
T 48100 47200 5 10 0 0 90 0 1
symversion=0.1
T 48700 47200 5 10 0 1 0 0 1
footprint=0402
}
N 48800 48500 48800 47500 4
C 48700 46700 1 0 0 gnd-1.sym
