#!/bin/bash -f
#*********************************************************************************************************
# Vivado (TM) v2019.1 (64-bit)
#
# Filename    : SP_OV.sh
# Simulator   : Synopsys Verilog Compiler Simulator
# Description : Simulation script for compiling, elaborating and verifying the project source files.
#               The script will automatically create the design libraries sub-directories in the run
#               directory, add the library logical mappings in the simulator setup file, create default
#               'do/prj' file, execute compilation, elaboration and simulation steps.
#
# Generated by Vivado on Tue Feb 04 11:10:11 +1300 2020
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
#
# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. 
#
# usage: SP_OV.sh [-help]
# usage: SP_OV.sh [-lib_map_path]
# usage: SP_OV.sh [-noclean_files]
# usage: SP_OV.sh [-reset_run]
#
# Prerequisite:- To compile and run simulation, you must compile the Xilinx simulation libraries using the
# 'compile_simlib' TCL command. For more information about this command, run 'compile_simlib -help' in the
# Vivado Tcl Shell. Once the libraries have been compiled successfully, specify the -lib_map_path switch
# that points to these libraries and rerun export_simulation. For more information about this switch please
# type 'export_simulation -help' in the Tcl shell.
#
# You can also point to the simulation libraries by either replacing the <SPECIFY_COMPILED_LIB_PATH> in this
# script with the compiled library directory path or specify this path with the '-lib_map_path' switch when
# executing this script. Please type 'SP_OV.sh -help' for more information.
#
# Additional references - 'Xilinx Vivado Design Suite User Guide:Logic simulation (UG900)'
#
#*********************************************************************************************************

# Directory path for design sources and include directories (if any) wrt this path
ref_dir="."

# Override directory with 'export_sim_ref_dir' env path value if set in the shell
if [[ (! -z "$export_sim_ref_dir") && ($export_sim_ref_dir != "") ]]; then
  ref_dir="$export_sim_ref_dir"
fi

# Command line options
vlogan_opts="-full64"
vhdlan_opts="-full64"
vcs_elab_opts="-full64 -debug_pp -t ps -licqueue -l elaborate.log"
vcs_sim_opts="-ucli -licqueue -l simulate.log"

# Design libraries
design_libs=(xilinx_vip xil_defaultlib xpm axi_infrastructure_v1_1_0 axi_vip_v1_1_5 processing_system7_vip_v1_0_7 lib_cdc_v1_0_2 proc_sys_reset_v5_0_13 xbip_utils_v3_0_10 c_reg_fd_v12_0_6 xbip_dsp48_wrapper_v3_0_4 xbip_pipe_v3_0_6 xbip_dsp48_addsub_v3_0_6 xbip_addsub_v3_0_6 c_addsub_v12_0_13 c_gate_bit_v12_0_6 xbip_counter_v3_0_6 c_counter_binary_v12_0_13 axi_lite_ipif_v3_0_4 interrupt_control_v3_1_4 axi_gpio_v2_0_21 util_vector_logic_v2_0_1 axi_utils_v2_0_6 xbip_bram18k_v3_0_6 mult_gen_v12_0_15 xbip_dsp48_multadd_v3_0_6 dds_compiler_v6_0_18 xlconcat_v2_1_3 xlslice_v1_0_2 fifo_generator_v13_2_4 xlconstant_v1_1_6 generic_baseblocks_v2_1_0 axi_register_slice_v2_1_19 axi_data_fifo_v2_1_18 axi_crossbar_v2_1_20 axi_protocol_converter_v2_1_19)

# Simulation root library directory
sim_lib_dir="vcs_lib"

# Script info
echo -e "SP_OV.sh - Script generated by export_simulation (Vivado v2019.1 (64-bit)-id)\n"

# Main steps
run()
{
  check_args $# $1
  setup $1 $2
  compile
  elaborate
  simulate
}

# RUN_STEP: <compile>
compile()
{
  # Compile design files
  vlogan -work xilinx_vip $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "C:/Xilinx/Vivado/2019.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
    "C:/Xilinx/Vivado/2019.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
    "C:/Xilinx/Vivado/2019.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
    "C:/Xilinx/Vivado/2019.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
    "C:/Xilinx/Vivado/2019.1/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
    "C:/Xilinx/Vivado/2019.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
    "C:/Xilinx/Vivado/2019.1/data/xilinx_vip/hdl/axi_vip_if.sv" \
    "C:/Xilinx/Vivado/2019.1/data/xilinx_vip/hdl/clk_vip_if.sv" \
    "C:/Xilinx/Vivado/2019.1/data/xilinx_vip/hdl/rst_vip_if.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
    "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xpm $vhdlan_opts \
    "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work axi_infrastructure_v1_1_0 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_vip_v1_1_5 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/d4a8/hdl/axi_vip_v1_1_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work processing_system7_vip_v1_0_7 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_processing_system7_0_0/sim/SP_OV_processing_system7_0_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work lib_cdc_v1_0_2 $vhdlan_opts \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work proc_sys_reset_v5_0_13 $vhdlan_opts \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_rst_ps7_0_100M_0/sim/SP_OV_rst_ps7_0_100M_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xbip_utils_v3_0_10 $vhdlan_opts \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/PC_T_CTR/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work c_reg_fd_v12_0_6 $vhdlan_opts \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/PC_T_CTR/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xbip_dsp48_wrapper_v3_0_4 $vhdlan_opts \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/PC_T_CTR/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xbip_pipe_v3_0_6 $vhdlan_opts \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/PC_T_CTR/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xbip_dsp48_addsub_v3_0_6 $vhdlan_opts \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/PC_T_CTR/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xbip_addsub_v3_0_6 $vhdlan_opts \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/PC_T_CTR/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work c_addsub_v12_0_13 $vhdlan_opts \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/PC_T_CTR/hdl/c_addsub_v12_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work c_gate_bit_v12_0_6 $vhdlan_opts \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/PC_T_CTR/hdl/c_gate_bit_v12_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xbip_counter_v3_0_6 $vhdlan_opts \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/PC_T_CTR/hdl/xbip_counter_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work c_counter_binary_v12_0_13 $vhdlan_opts \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/PC_T_CTR/hdl/c_counter_binary_v12_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/PC_T_CTR/sim/PC_T_CTR.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work axi_lite_ipif_v3_0_4 $vhdlan_opts \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work interrupt_control_v3_1_4 $vhdlan_opts \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work axi_gpio_v2_0_21 $vhdlan_opts \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_data_0/sim/P_COUNTER_axi_gpio_data_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_data1_0/sim/P_COUNTER_axi_gpio_data1_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_data2_0/sim/P_COUNTER_axi_gpio_data2_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_data3_0/sim/P_COUNTER_axi_gpio_data3_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_util_0/sim/P_COUNTER_axi_gpio_util_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_util1_0/sim/P_COUNTER_axi_gpio_util1_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_util2_0/sim/P_COUNTER_axi_gpio_util2_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_axi_gpio_util3_0/sim/P_COUNTER_axi_gpio_util3_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_c_counter_binary_0_0/sim/P_COUNTER_c_counter_binary_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_c_counter_binary_1_0/sim/P_COUNTER_c_counter_binary_1_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_c_counter_binary_2_0/sim/P_COUNTER_c_counter_binary_2_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_c_counter_binary_3_0/sim/P_COUNTER_c_counter_binary_3_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work util_vector_logic_v2_0_1 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_util_vector_logic_0_0/sim/P_COUNTER_util_vector_logic_0_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_util_vector_logic_1_0/sim/P_COUNTER_util_vector_logic_1_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_util_vector_logic_2_0/sim/P_COUNTER_util_vector_logic_2_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_util_vector_logic_3_0/sim/P_COUNTER_util_vector_logic_3_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_util_vector_logic_4_0/sim/P_COUNTER_util_vector_logic_4_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_util_vector_logic_4_1/sim/P_COUNTER_util_vector_logic_4_1.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_ex_trig_or_1_0/sim/P_COUNTER_ex_trig_or_1_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_ex_trig_or_2_0/sim/P_COUNTER_ex_trig_or_2_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_util_vector_logic_4_2/sim/P_COUNTER_util_vector_logic_4_2.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_ex_stop_or_0_0/sim/P_COUNTER_ex_stop_or_0_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_ex_stop_or_1_0/sim/P_COUNTER_ex_stop_or_1_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_ex_stop_or_2_0/sim/P_COUNTER_ex_stop_or_2_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/SP_OV/ipshared/6386/sim/P_COUNTER_CTR_CTL_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/6386/sim/P_COUNTER_CTR_CTL_1_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/6386/sim/P_COUNTER_CTR_CTL_2_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/6386/sim/P_COUNTER_CTR_CTL_3_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/6386/sim/P_COUNTER_DIG_TIMER_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/6386/sim/P_COUNTER_DIG_TIMER_0_1.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/6386/sim/P_COUNTER_DIG_TIMER_1_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/6386/sim/P_COUNTER_DIG_TIMER_2_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/6386/sim/P_COUNTER_EX_TRIG_CTL_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/6386/sim/P_COUNTER_FAR_BETTER_AND_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/6386/src/CTR_CTL.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/6386/src/DIG_TIMER.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/6386/src/EX_TRIG_CTL.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/6386/src/FAR_BETTER_AND.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/6386/sim/P_COUNTER.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/6386/src/P_COUNTER_wrapper.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/sim/SP_OV_P_COUNTER_wrapper_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_DDS_COM_wrapper_0_0/src/DDS_DEL_CTR/sim/DDS_DEL_CTR.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work axi_utils_v2_0_6 $vhdlan_opts \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_DDS_COM_wrapper_0_0/ipshared/1971/hdl/axi_utils_v2_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xbip_bram18k_v3_0_6 $vhdlan_opts \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_DDS_COM_wrapper_0_0/ipshared/d367/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work mult_gen_v12_0_15 $vhdlan_opts \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_DDS_COM_wrapper_0_0/ipshared/d4d2/hdl/mult_gen_v12_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xbip_dsp48_multadd_v3_0_6 $vhdlan_opts \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_DDS_COM_wrapper_0_0/ipshared/b0ac/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work dds_compiler_v6_0_18 $vhdlan_opts \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_DDS_COM_wrapper_0_0/ipshared/ce25/hdl/dds_compiler_v6_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_DDS_COM_wrapper_0_0/src/DDS_COM_dds_compiler_0_0/sim/DDS_COM_dds_compiler_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_DDS_COM_wrapper_0_0/src/DDS_COM_dds_compiler_0_1/sim/DDS_COM_dds_compiler_0_1.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_DDS_COM_wrapper_0_0/src/DDS_COM_dds_compiler_1_0/sim/DDS_COM_dds_compiler_1_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_DDS_COM_wrapper_0_0/src/DDS_COM_dds_compiler_2_0/sim/DDS_COM_dds_compiler_2_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xlconcat_v2_1_3 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_DDS_COM_wrapper_0_0/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_DDS_COM_wrapper_0_0/src/DDS_COM_xlconcat_0_0/sim/DDS_COM_xlconcat_0_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_DDS_COM_wrapper_0_0/src/DDS_COM_xlconcat_0_1/sim/DDS_COM_xlconcat_0_1.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/ipshared/35cd/sim/DDS_COM_filter_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/ipshared/35cd/sim/DDS_COM_filter_0_1.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/ipshared/35cd/sim/DDS_COM_filter_1_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/ipshared/35cd/sim/DDS_COM_filter_2_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/ipshared/35cd/sim/DDS_COM_DELAY_SYNC_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/ipshared/35cd/sim/DDS_COM_DC_EN_MOD_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/ipshared/35cd/sim/DDS_COM_DC_EN_MOD_0_1.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/ipshared/35cd/sim/DDS_COM_DC_EN_MOD_1_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/ipshared/35cd/sim/DDS_COM_DC_EN_MOD_2_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/ipshared/35cd/src/filter.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/ipshared/35cd/src/DELAY_SYNC.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/ipshared/35cd/src/DC_EN_MOD.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/ipshared/35cd/sim/DDS_COM.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/ipshared/35cd/src/DDS_COM_wrapper.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_DDS_COM_wrapper_0_0/sim/DDS_AXI_PERIPH_DDS_COM_wrapper_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_axi_gpio_0_0/sim/DDS_AXI_PERIPH_axi_gpio_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_phase_0_0/sim/DDS_AXI_PERIPH_phase_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_phase_1_0/sim/DDS_AXI_PERIPH_phase_1_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_phase_2_0/sim/DDS_AXI_PERIPH_phase_2_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_xlconcat_0_0/sim/DDS_AXI_PERIPH_xlconcat_0_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_xlconcat_0_1/sim/DDS_AXI_PERIPH_xlconcat_0_1.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_xlconcat_1_0/sim/DDS_AXI_PERIPH_xlconcat_1_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_xlconcat_2_0/sim/DDS_AXI_PERIPH_xlconcat_2_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_axi_gpio_0_1/sim/DDS_AXI_PERIPH_axi_gpio_0_1.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_aux_0_1/sim/DDS_AXI_PERIPH_aux_0_1.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_aux_1_1/sim/DDS_AXI_PERIPH_aux_1_1.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_aux_2_1/sim/DDS_AXI_PERIPH_aux_2_1.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_axi_gpio_0_2/sim/DDS_AXI_PERIPH_axi_gpio_0_2.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xlslice_v1_0_2 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_xlslice_0_0/sim/DDS_AXI_PERIPH_xlslice_0_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_xlslice_0_1/sim/DDS_AXI_PERIPH_xlslice_0_1.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_xlslice_1_0/sim/DDS_AXI_PERIPH_xlslice_1_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_xlslice_2_0/sim/DDS_AXI_PERIPH_xlslice_2_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/src/DDS_AXI_PERIPH_xlconcat_4_0/sim/DDS_AXI_PERIPH_xlconcat_4_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/SP_OV/ipshared/71ac/sim/DDS_AXI_PERIPH.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/71ac/src/DDS_AXI_PERIPH_wrapper.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DDS_AXI_PERIPH_wrapp_0_0/sim/SP_OV_DDS_AXI_PERIPH_wrapp_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_ENABLER_0_0/sim/SP_OV_ENABLER_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_axi_gpio_0_0/sim/SP_OV_axi_gpio_0_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_xlslice_0_0/sim/SP_OV_xlslice_0_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_xlslice_0_1/sim/SP_OV_xlslice_0_1.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_axi_gpio_0_1/sim/SP_OV_axi_gpio_0_1.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_clk_wiz_0_1/SP_OV_clk_wiz_0_1_clk_wiz.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_clk_wiz_0_1/SP_OV_clk_wiz_0_1.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_clk_wiz_1_1/SP_OV_clk_wiz_1_1_clk_wiz.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_clk_wiz_1_1/SP_OV_clk_wiz_1_1.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_SDDR_ST_0_0/src/ST_TIMER/sim/ST_TIMER.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/ipshared/5919/src/SDDR_ST.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_SDDR_ST_0_0/sim/SDDR_AXI_ST_SDDR_ST_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_axi_gpio_0_0/sim/SDDR_AXI_ST_axi_gpio_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_axi_gpio_0_1/sim/SDDR_AXI_ST_axi_gpio_0_1.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_util_vector_logic_0_0/sim/SDDR_AXI_ST_util_vector_logic_0_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_util_vector_logic_1_0/sim/SDDR_AXI_ST_util_vector_logic_1_0.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work fifo_generator_v13_2_4 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/ipshared/1f5a/simulation/fifo_generator_vlog_beh.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work fifo_generator_v13_2_4 $vhdlan_opts \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work fifo_generator_v13_2_4 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_fifo_generator_0_0/sim/SDDR_AXI_ST_fifo_generator_0_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_util_vector_logic_2_0/sim/SDDR_AXI_ST_util_vector_logic_2_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_xlslice_0_0/sim/SDDR_AXI_ST_xlslice_0_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_xlslice_0_1/sim/SDDR_AXI_ST_xlslice_0_1.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_xlslice_1_0/sim/SDDR_AXI_ST_xlslice_1_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_xlconcat_0_1/sim/SDDR_AXI_ST_xlconcat_0_1.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_xlconcat_1_0/sim/SDDR_AXI_ST_xlconcat_1_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_util_vector_logic_3_0/sim/SDDR_AXI_ST_util_vector_logic_3_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/SP_OV/ipshared/a7da/sim/SDDR_AXI_ST_DATA_SPLITTER_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/a7da/sim/SDDR_AXI_ST_capacity_controller_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/a7da/sim/SDDR_AXI_ST_FIFO_R_CT_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/a7da/src/DATA_SPLITTER.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/a7da/src/capacity_controller.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/a7da/src/FIFO_R_CT.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/a7da/sim/SDDR_AXI_ST.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/a7da/src/SDDR_AXI_ST_wrapper.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_AXI_ST_wrapper_0_0/sim/SP_OV_SDDR_AXI_ST_wrapper_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_CT_AXI_wrapper_0_0/src/SDDR_CT_AXI_SDDR_CT_0_0/src/CT_TIMER/sim/CT_TIMER.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_CT_AXI_wrapper_0_0/ipshared/c9c6/src/SDDR_CT.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_CT_AXI_wrapper_0_0/ipshared/c9c6/src/ISERDES_WRAPPER.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_CT_AXI_wrapper_0_0/src/SDDR_CT_AXI_SDDR_CT_0_0/sim/SDDR_CT_AXI_SDDR_CT_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_CT_AXI_wrapper_0_0/src/SDDR_CT_AXI_axi_gpio_0_0/sim/SDDR_CT_AXI_axi_gpio_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_CT_AXI_wrapper_0_0/src/SDDR_CT_AXI_axi_gpio_0_1/sim/SDDR_CT_AXI_axi_gpio_0_1.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_CT_AXI_wrapper_0_0/src/SDDR_CT_AXI_fifo_generator_0_0/sim/SDDR_CT_AXI_fifo_generator_0_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_CT_AXI_wrapper_0_0/src/SDDR_CT_AXI_xlconcat_0_1/sim/SDDR_CT_AXI_xlconcat_0_1.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_CT_AXI_wrapper_0_0/src/SDDR_CT_AXI_util_vector_logic_0_0/sim/SDDR_CT_AXI_util_vector_logic_0_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_CT_AXI_wrapper_0_0/src/SDDR_CT_AXI_util_vector_logic_0_1/sim/SDDR_CT_AXI_util_vector_logic_0_1.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_CT_AXI_wrapper_0_0/src/SDDR_CT_AXI_util_vector_logic_2_0/sim/SDDR_CT_AXI_util_vector_logic_2_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_CT_AXI_wrapper_0_0/src/SDDR_CT_AXI_util_vector_logic_3_0/sim/SDDR_CT_AXI_util_vector_logic_3_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_CT_AXI_wrapper_0_0/src/SDDR_CT_AXI_xlconcat_1_1/sim/SDDR_CT_AXI_xlconcat_1_1.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_CT_AXI_wrapper_0_0/src/SDDR_CT_AXI_xlslice_0_0/sim/SDDR_CT_AXI_xlslice_0_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_CT_AXI_wrapper_0_0/src/SDDR_CT_AXI_xlslice_0_1/sim/SDDR_CT_AXI_xlslice_0_1.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/SP_OV/ipshared/902a/sim/SDDR_CT_AXI_CTA_SPLIT_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/902a/sim/SDDR_CT_AXI_CT_FIFO_R_CT_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/902a/sim/SDDR_CT_AXI_ct_capacity_controll_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/902a/src/CTA_SPLIT.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/902a/src/ct_fifo_r_ct.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/902a/src/CT_CAPACITY_CONTROLLER.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/902a/sim/SDDR_CT_AXI.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/902a/src/SDDR_CT_AXI_wrapper.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/902a/src/CT_META.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_CT_AXI_wrapper_0_0/sim/SP_OV_SDDR_CT_AXI_wrapper_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_SDDR_TT_0_0/src/sddrtt_timer/sim/sddrtt_timer.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/ipshared/6429/src/SDDR_TT.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_SDDR_TT_0_0/sim/SDDR_TT_AXI_SDDR_TT_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_0/sim/SDDR_TT_AXI_axi_gpio_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_DATA0_0/sim/SDDR_TT_AXI_DATA0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_1/sim/SDDR_TT_AXI_axi_gpio_0_1.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_2/sim/SDDR_TT_AXI_axi_gpio_0_2.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_axi_gpio_0_3/sim/SDDR_TT_AXI_axi_gpio_0_3.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_fifo_generator_0_0/sim/SDDR_TT_AXI_fifo_generator_0_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_xlconcat_1_0/sim/SDDR_TT_AXI_xlconcat_1_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_util_vector_logic_0_0/sim/SDDR_TT_AXI_util_vector_logic_0_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_xlslice_0_0/sim/SDDR_TT_AXI_xlslice_0_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_xlslice_0_1/sim/SDDR_TT_AXI_xlslice_0_1.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_xlslice_1_0/sim/SDDR_TT_AXI_xlslice_1_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_xlconcat_0_1/sim/SDDR_TT_AXI_xlconcat_0_1.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/SP_OV/ipshared/1936/sim/SDDR_TT_AXI_TT_FIFO_SPLIT_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/1936/sim/SDDR_TT_AXI_tt_capacity_controll_0_1.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/1936/sim/SDDR_TT_AXI_write_clocker_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/1936/sim/SDDR_TT_AXI_TT_FIFO_R_CT_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/1936/src/TT_FIFO_SPLIT.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/1936/src/TT_capacity_controller.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/1936/src/write_clocker.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/1936/src/tt_fifo_r_ct.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/1936/sim/SDDR_TT_AXI.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/1936/src/SDDR_TT_AXI_wrapper.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_SDDR_TT_AXI_wrapper_0_0/sim/SP_OV_SDDR_TT_AXI_wrapper_0_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_clk_wiz_0_2/SP_OV_clk_wiz_0_2_clk_wiz.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_clk_wiz_0_2/SP_OV_clk_wiz_0_2.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DESERIALIZER_B_wrapp_0_0/src/DESERIALIZER_B_util_vector_logic_0_0/sim/DESERIALIZER_B_util_vector_logic_0_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DESERIALIZER_B_wrapp_0_0/src/DESERIALIZER_B_axi_gpio_0_0/sim/DESERIALIZER_B_axi_gpio_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DESERIALIZER_B_wrapp_0_0/src/DESERIALIZER_B_axi_gpio_0_1/sim/DESERIALIZER_B_axi_gpio_0_1.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/7bda/sim/DESERIALIZER_B_IDELAY_WRAPPER_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/7bda/sim/DESERIALIZER_B_IDELAY_WRAPPER_0_1.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/7bda/sim/DESERIALIZER_B_IDELAY_WRAPPER_1_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/7bda/sim/DESERIALIZER_B_IDELAY_WRAPPER_2_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/7bda/sim/DESERIALIZER_B_IDELAY_WRAPPER_3_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/7bda/sim/DESERIALIZER_B_IDELAY_WRAPPER_4_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/7bda/sim/DESERIALIZER_B_DD_SPLITTER_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/7bda/sim/DESERIALIZER_B_DD_AXI_SLICE_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/7bda/sim/DESERIALIZER_B_DD_AXI_SLICE_0_1.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/7bda/sim/DESERIALIZER_B_ISERDES_B_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/7bda/sim/DESERIALIZER_B_ISERDES_B_0_1.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/7bda/sim/DESERIALIZER_B_ISERDES_B_0_2.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/7bda/sim/DESERIALIZER_B_ISERDES_B_1_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/7bda/sim/DESERIALIZER_B_ISERDES_B_3_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/7bda/sim/DESERIALIZER_B_DELAY_CTL_0_0.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/7bda/src/IDELAY_WRAPPER.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/7bda/src/DD_SPLITTER.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/7bda/src/DD_AXI_SLICE.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/SP_OV/ipshared/7bda/src/ISERDES_B_selectio_wiz.v" \
    "$ref_dir/../../../bd/SP_OV/ipshared/7bda/src/ISERDES_B.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/SP_OV/ipshared/7bda/src/DELAY_CTL.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/7bda/sim/DESERIALIZER_B.vhd" \
    "$ref_dir/../../../bd/SP_OV/ipshared/7bda/src/DESERIALIZER_B_wrapper.vhd" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_DESERIALIZER_B_wrapp_0_0/sim/SP_OV_DESERIALIZER_B_wrapp_0_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xlconstant_v1_1_6 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_xlconstant_0_0/sim/SP_OV_xlconstant_0_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_xlconcat_0_0/sim/SP_OV_xlconcat_0_0.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work generic_baseblocks_v2_1_0 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_register_slice_v2_1_19 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_data_fifo_v2_1_18 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_crossbar_v2_1_20 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_xbar_1/sim/SP_OV_xbar_1.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_xlconstant_1_0/sim/SP_OV_xlconstant_1_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_tier2_xbar_0_0/sim/SP_OV_tier2_xbar_0_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_tier2_xbar_1_0/sim/SP_OV_tier2_xbar_1_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_tier2_xbar_2_0/sim/SP_OV_tier2_xbar_2_0.v" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_tier2_xbar_3_0/sim/SP_OV_tier2_xbar_3_0.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_protocol_converter_v2_1_19 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" +incdir+"$ref_dir/../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" +incdir+"C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/SP_OV/ip/SP_OV_auto_pc_0/sim/SP_OV_auto_pc_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/SP_OV/sim/SP_OV.vhd" \
  2>&1 | tee -a vhdlan.log


  vlogan -work xil_defaultlib $vlogan_opts +v2k \
    glbl.v \
  2>&1 | tee -a vlogan.log

}

# RUN_STEP: <elaborate>
elaborate()
{
  vcs $vcs_elab_opts xil_defaultlib.SP_OV xil_defaultlib.glbl -o SP_OV_simv
}

# RUN_STEP: <simulate>
simulate()
{
  ./SP_OV_simv $vcs_sim_opts -do simulate.do
}

# STEP: setup
setup()
{
  case $1 in
    "-lib_map_path" )
      if [[ ($2 == "") ]]; then
        echo -e "ERROR: Simulation library directory path not specified (type \"./SP_OV.sh -help\" for more information)\n"
        exit 1
      fi
      create_lib_mappings $2
    ;;
    "-reset_run" )
      reset_run
      echo -e "INFO: Simulation run files deleted.\n"
      exit 0
    ;;
    "-noclean_files" )
      # do not remove previous data
    ;;
    * )
      create_lib_mappings $2
  esac

  create_lib_dir

  # Add any setup/initialization commands here:-

  # <user specific commands>

}

# Define design library mappings
create_lib_mappings()
{
  file="synopsys_sim.setup"
  if [[ -e $file ]]; then
    if [[ ($1 == "") ]]; then
      return
    else
      rm -rf $file
    fi
  fi

  touch $file

  lib_map_path=""
  if [[ ($1 != "") ]]; then
    lib_map_path="$1"
  fi

  for (( i=0; i<${#design_libs[*]}; i++ )); do
    lib="${design_libs[i]}"
    mapping="$lib:$sim_lib_dir/$lib"
    echo $mapping >> $file
  done

  if [[ ($lib_map_path != "") ]]; then
    incl_ref="OTHERS=$lib_map_path/synopsys_sim.setup"
    echo $incl_ref >> $file
  fi
}

# Create design library directory paths
create_lib_dir()
{
  if [[ -e $sim_lib_dir ]]; then
    rm -rf $sim_lib_dir
  fi

  for (( i=0; i<${#design_libs[*]}; i++ )); do
    lib="${design_libs[i]}"
    lib_dir="$sim_lib_dir/$lib"
    if [[ ! -e $lib_dir ]]; then
      mkdir -p $lib_dir
    fi
  done
}

# Delete generated data from the previous run
reset_run()
{
  files_to_remove=(ucli.key SP_OV_simv vlogan.log vhdlan.log compile.log elaborate.log simulate.log .vlogansetup.env .vlogansetup.args .vcs_lib_lock scirocco_command.log 64 AN.DB csrc SP_OV_simv.daidir)
  for (( i=0; i<${#files_to_remove[*]}; i++ )); do
    file="${files_to_remove[i]}"
    if [[ -e $file ]]; then
      rm -rf $file
    fi
  done

  create_lib_dir
}

# Check command line arguments
check_args()
{
  if [[ ($1 == 1 ) && ($2 != "-lib_map_path" && $2 != "-noclean_files" && $2 != "-reset_run" && $2 != "-help" && $2 != "-h") ]]; then
    echo -e "ERROR: Unknown option specified '$2' (type \"./SP_OV.sh -help\" for more information)\n"
    exit 1
  fi

  if [[ ($2 == "-help" || $2 == "-h") ]]; then
    usage
  fi
}

# Script usage
usage()
{
  msg="Usage: SP_OV.sh [-help]\n\
Usage: SP_OV.sh [-lib_map_path]\n\
Usage: SP_OV.sh [-reset_run]\n\
Usage: SP_OV.sh [-noclean_files]\n\n\
[-help] -- Print help information for this script\n\n\
[-lib_map_path <path>] -- Compiled simulation library directory path. The simulation library is compiled\n\
using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\
[-reset_run] -- Recreate simulator setup files and library mappings for a clean run. The generated files\n\
from the previous run will be removed. If you don't want to remove the simulator generated files, use the\n\
-noclean_files switch.\n\n\
[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run.\n\n"
  echo -e $msg
  exit 1
}

# Launch script
run $1 $2
