// Seed: 2961783792
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
  wire id_9;
  supply0 id_10 = id_2 && {id_1, id_2};
endmodule
module module_1 (
    input  tri1 id_0,
    output tri  id_1
    , id_4,
    input  wor  id_2
);
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
endmodule
