# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Bloc de Registre 32x32.srcs/sources_1/new/REG_FILE.vhd" \
"../../../../Bloc de Registre 32x32.srcs/sim_1/new/test_bench_reg_file.vhd" \

# Do not sort compile order
nosort
