Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Cheng, H.-Y., Zhao, J., Sampson, J., Irwin, M.J., Jaleel, A., Lu, Y., Xie, Y.","LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches",2016,"Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016",,, 7551386,"103","114",,2,10.1109/ISCA.2016.19,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84988420030&doi=10.1109%2fISCA.2016.19&partnerID=40&md5=c110f7fe464c05dcf378da6e945870b6",Conference Paper,Scopus,2-s2.0-84988420030
"Chang, M.-F., Chuang, C.-H., Chiang, Y.-N., Sheu, S.-S., Kuo, C.-C., Cheng, H.-Y., Sampson, J., Irwin, M.J.","Designs of emerging memory based non-volatile TCAM for Internet-of-Things (IoT) and big-data processing: A 5T2R universal cell",2016,"Proceedings - IEEE International Symposium on Circuits and Systems","2016-July",, 7527447,"1142","1145",,2,10.1109/ISCAS.2016.7527447,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983460499&doi=10.1109%2fISCAS.2016.7527447&partnerID=40&md5=7dae36fa7578b96982bec66640ab0940",Conference Paper,Scopus,2-s2.0-84983460499
"Cheng, H.-Y., Irwin, M.J., Xie, Y.","Adaptive burst-writes (ABW): Memory requests scheduling to reduce write-induced interference",2015,"ACM Transactions on Design Automation of Electronic Systems","21","1", 7,"","",,,10.1145/2753757,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84952019127&doi=10.1145%2f2753757&partnerID=40&md5=d7225f60032912df3bdd968ca25de5d4",Article,Scopus,2-s2.0-84952019127
"Cheng, H.-Y., Poremba, M., Shahidi, N., Stalev, I., Irwin, M.J., Kandemir, M., Sampson, J., Xie, Y.","EECache: Exploiting design choices in energy-efficient last-level caches for chip multiprocessors",2015,"Proceedings of the International Symposium on Low Power Electronics and Design","2015-October",, 7298271,"303","306",,,10.1145/2627369.2627661,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84953371912&doi=10.1145%2f2627369.2627661&partnerID=40&md5=51ac5675cae5d4d20227c7716cf76ca4",Conference Paper,Scopus,2-s2.0-84953371912
"Cheng, H.-Y., Poremba, M., Shahidi, N., Stalev, I., Irwin, M.J., Kandemir, M., Sampson, J., Xie, Y.","EECache: A comprehensive study on the architectural design for energy-efficient last-level caches in chip multiprocessors",2015,"ACM Transactions on Architecture and Code Optimization","12","2", 17,"","",,3,10.1145/2756552,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937045161&doi=10.1145%2f2756552&partnerID=40&md5=52edea0b85902f7ee40822a9dda26279",Conference Paper,Scopus,2-s2.0-84937045161
"Cheng, H.-Y., Zhan, J., Zhao, J., Xie, Y., Sampson, J., Irwin, M.J.","Core vs. uncore: The heart of darkness",2015,"Proceedings - Design Automation Conference","2015-June",, a121,"","",,2,10.1145/2744769.2747916,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84951858687&doi=10.1145%2f2744769.2747916&partnerID=40&md5=c1abaca49762e71b990cfcf875825af1",Conference Paper,Scopus,2-s2.0-84951858687
"Zhao, H., Kandemir, M.T., Irwin, M.J.","TaPEr: Tackling power emergencies in the dark silicon era by exploiting resource scalability",2015,"Proceedings of the 12th ACM International Conference on Computing Frontiers, CF 2015",,, a16,"","",,,10.1145/2742854.2742868,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84969764593&doi=10.1145%2f2742854.2742868&partnerID=40&md5=2e134c921737384a5641132fada0c05c",Conference Paper,Scopus,2-s2.0-84969764593
"Irwin, M.J., Owens, R.M.","Fully digit on-line networks",2015,"Computer Arithmetic: Volume II",,,,"91","94",,,10.1142/9789814641470,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84988600802&doi=10.1142%2f9789814641470&partnerID=40&md5=8bb6e1a35ad9b5e82393d2e0049c2c7d",Book Chapter,Scopus,2-s2.0-84988600802
"Ngai, T.-F., Irwin, M.J., Rawat, S.","Regular, area-time efficient carry-lookahead adders",2015,"Computer Arithmetic: Volume II",,,,"157","170",,,10.1142/9789814641470,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84988654391&doi=10.1142%2f9789814641470&partnerID=40&md5=0be97221b71c0d5b18a3d8f0e27cd992",Book Chapter,Scopus,2-s2.0-84988654391
"Park, M.S., Tickoo, O., Narayanan, V., Irwin, M.J., Iyer, R.","Platform-aware dynamic configuration support for efficient text processing on heterogeneous system",2015,"Proceedings -Design, Automation and Test in Europe, DATE","2015-April",, 7092627,"1503","1508",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945911470&partnerID=40&md5=3cf88b3d172e21dcf9339530e1b0c0f7",Conference Paper,Scopus,2-s2.0-84945911470
"Cheng, H.-Y., Zhan, J., Zhao, J., Xie, Y., Sampson, J., Irwin, M.J.","Core vs. uncore: The heart of darkness",2015,"Proceedings - Design Automation Conference","2015-July",, 7167305,"","",,5,10.1145/2744769.2647916,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944088466&doi=10.1145%2f2744769.2647916&partnerID=40&md5=27f7f7036bbb9a36f84951e6841ee163",Conference Paper,Scopus,2-s2.0-84944088466
"Cheng, H.-Y., Poremba, M., Shahidi, M., Stalev, I., Irwin, M.J., Kandemir, M., Sampson, J., Xie, Y.","EECache: Exploiting design choices in energy-efficient last-level caches for chip multiprocessors",2014,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"303","306",,4,10.1145/2627369.2627661,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906812220&doi=10.1145%2f2627369.2627661&partnerID=40&md5=37da262d9750ba9668410429aa9e371a",Conference Paper,Scopus,2-s2.0-84906812220
"Ding, W., Liu, J., Kandemir, M., Irwin, M.J.","Reshaping cache misses to improve row-buffer locality in multicore systems",2013,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,, 6618820,"235","244",,2,10.1109/PACT.2013.6618820,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84887455704&doi=10.1109%2fPACT.2013.6618820&partnerID=40&md5=e666df7d185b815c48df9c50dbe63f1f",Conference Paper,Scopus,2-s2.0-84887455704
"Mukundrajan, R., Cotter, M., Bae, S., Saripalli, V., Irwin, M.J., Datta, S., Narayanan, V.","Design of energy-efficient circuits and systems using tunnel field effect transistors",2013,"IET Circuits, Devices and Systems","7","5",,"294","303",,3,10.1049/iet-cds.2012.0387,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84884303823&doi=10.1049%2fiet-cds.2012.0387&partnerID=40&md5=7f7c5b35de21debe5bac4ca21368f4b5",Article,Scopus,2-s2.0-84884303823
"Park, M.S., Zhang, C., Debole, M., Kestur, S., Narayanan, V., Irwin, M.J.","Accelerators for biologically-inspired attention and recognition",2013,"Proceedings - Design Automation Conference",,, 135,"","",,2,10.1145/2463209.2488900,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879846492&doi=10.1145%2f2463209.2488900&partnerID=40&md5=0753f6248cf32414dc2d9b62120066f7",Conference Paper,Scopus,2-s2.0-84879846492
"Mukundrajan, R., Cotter, M., Saripalli, V., Irwin, M.J., Datta, S., Narayanan, V.","Ultra low power circuit design using tunnel FETs",2012,"Proceedings - 2012 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2012",,, 6296465,"153","158",,11,10.1109/ISVLSI.2012.70,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867765342&doi=10.1109%2fISVLSI.2012.70&partnerID=40&md5=8f93d7ad6990c5ec5ea618aab2b7ae93",Conference Paper,Scopus,2-s2.0-84867765342
"Wang, W., Dey, T., Moore, R.W., Aktasoglu, M., Childers, B.R., Davidson, J.W., Irwin, M.J., Kandemir, M., Soffa, M.L.","REEact: A customizable virtual execution manager for multicore platforms",2012,"ACM SIGPLAN Notices","47","7",,"27","37",,3,10.1145/2365864.2151031,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878517301&doi=10.1145%2f2365864.2151031&partnerID=40&md5=7760f98d2c9d92036a59d4d912164763",Conference Paper,Scopus,2-s2.0-84878517301
"Sharifi, A., Srikantaiah, S., Kandemir, M., Irwin, M.J.","Courteous cache sharing: Being nice to others in capacity management",2012,"Proceedings - Design Automation Conference",,,,"678","687",,8,10.1145/2228360.2228482,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863537141&doi=10.1145%2f2228360.2228482&partnerID=40&md5=b3d4ff5855fed5b3f9cd67d55251203e",Conference Paper,Scopus,2-s2.0-84863537141
"Zhao, H., Jang, O., Ding, W., Zhang, Y., Kandemir, M., Irwin, M.J.","A hybrid NoC design for cache coherence optimization for chip multiprocessors",2012,"Proceedings - Design Automation Conference",,,,"834","842",,6,10.1145/2228360.2228511,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863546135&doi=10.1145%2f2228360.2228511&partnerID=40&md5=796332f9c16241c0c2fa5eb831be8caf",Conference Paper,Scopus,2-s2.0-84863546135
"Wang, W., Dey, T., Moore, R.W., Aktasoglu, M., Childers, B.R., Davidson, J.W., Irwin, M.J., Kandemir, M., Soffa, M.L.","REEact: A customizable virtual execution manager for multicore platforms",2012,"VEE'12 - Proceedings of the ACM SIGPLAN/SIGOPS International Conference on Virtual Execution Environments",,,,"27","37",,4,10.1145/2151024.2151031,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863389003&doi=10.1145%2f2151024.2151031&partnerID=40&md5=e1d0c38cdee8b3bc1ff18e195c07b01a",Conference Paper,Scopus,2-s2.0-84863389003
"Eachempati, S., Gayasen, A., Vijaykrishnan, N., Irwin, M.J.","Leveraging emerging technology through architectural exploration for the routing fabric of future FPGAs",2011,"Nanoelectronic Circuit Design",,,,"189","213",,4,10.1007/978-1-4419-7609-3_6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890134571&doi=10.1007%2f978-1-4419-7609-3_6&partnerID=40&md5=5f6c23661c01fdd196fc4917b11d3313",Book Chapter,Scopus,2-s2.0-84890134571
"Zhao, H., Kandemir, M., Ding, W., Irwin, M.J.","Exploring heterogeneous NoC design space",2011,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6105419,"787","793",,6,10.1109/ICCAD.2011.6105419,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862961846&doi=10.1109%2fICCAD.2011.6105419&partnerID=40&md5=0fd98d80ff80e27eb4dd4ea76ee936ca",Conference Paper,Scopus,2-s2.0-84862961846
"Çelik, C., Ünlü, K., Narayanan, V., Irwin, M.J.","Soft error modeling and analysis of the Neutron Intercepting Silicon Chip (NISC)",2011,"Nuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment","652","1",,"370","373",,1,10.1016/j.nima.2010.08.117,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052916821&doi=10.1016%2fj.nima.2010.08.117&partnerID=40&md5=7f54b2ea2159988dff4972954eeb05e2",Conference Paper,Scopus,2-s2.0-80052916821
"Çelik, C., Ünlü, K., Narayanan, V., Irwin, M.J.","Cosmic ray background effects on the neutron intercepting silicon chip (NISC)",2011,"Nuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment","652","1",,"338","341",,1,10.1016/j.nima.2010.12.158,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052951040&doi=10.1016%2fj.nima.2010.12.158&partnerID=40&md5=199c3b775849d7f6ea55ffe8c2af03ea",Conference Paper,Scopus,2-s2.0-80052951040
"Zhao, H., Kandemir, M., Irwin, M.J.","Exploring performance-power tradeoffs in providing reliability for NoC-based MPSoCs",2011,"Proceedings of the 12th International Symposium on Quality Electronic Design, ISQED 2011",,, 5770773,"495","501",,2,10.1109/ISQED.2011.5770773,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959284687&doi=10.1109%2fISQED.2011.5770773&partnerID=40&md5=c84cd31cf80c70e5dd43aa2f2dfc8f25",Conference Paper,Scopus,2-s2.0-79959284687
"Srikantaiah, S., Kultursay, E., Zhang, T., Kandemir, M., Irwin, M.J., Xie, Y.","MorphCache: A reconfigurable adaptive multi-level cache hierarchy",2011,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 5749732,"231","242",,20,10.1109/HPCA.2011.5749732,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955910113&doi=10.1109%2fHPCA.2011.5749732&partnerID=40&md5=1aa05580c32fb62969432107a89061b1",Conference Paper,Scopus,2-s2.0-79955910113
"Wang, G., Irwin, M.J., Fu, H., Berman, P., Zhang, W., Porta, T.L.","Optimizing sensor movement planning for energy efficiency",2011,"ACM Transactions on Sensor Networks","7","4", 33,"","",,9,10.1145/1921621.1921627,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952523496&doi=10.1145%2f1921621.1921627&partnerID=40&md5=5667e56f52c8cb7af49a5264f0a4735e",Article,Scopus,2-s2.0-79952523496
"Yanamandra, A., Eachempati, S., Narayanan, V., Irwin, M.J.","Reliability aware performance and power optimization in DVFS-based on-chip networks",2010,"Dynamic Reconfigurable Network-on-Chip Design: Innovations for Computational Processing and Communication",,,,"277","299",,,10.4018/978-1-61520-807-4.ch011,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899324367&doi=10.4018%2f978-1-61520-807-4.ch011&partnerID=40&md5=a8e18b727640bbc461b22cb30475bc50",Book Chapter,Scopus,2-s2.0-84899324367
"Ozturk, O., Kandemir, M., Irwin, M.J.","On-chip memory space partitioning for chip multiprocessors using polyhedral algebra",2010,"IET Computers and Digital Techniques","4","6",,"484","498",,,10.1049/iet-cdt.2009.0089,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78149397609&doi=10.1049%2fiet-cdt.2009.0089&partnerID=40&md5=f2080a2d3591dfbc0c11f56f007e9518",Article,Scopus,2-s2.0-78149397609
"Kandemir, M., Yemliha, T., Muralidhara, S., Srikantaiah, S., Irwin, M.J., Zhang, Y.","Cache topology aware computation mapping for multicores",2010,"Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)",,,,"74","85",,12,10.1145/1806596.1806605,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954696758&doi=10.1145%2f1806596.1806605&partnerID=40&md5=31c61cfec564dde3046120e8b64ef872",Conference Paper,Scopus,2-s2.0-77954696758
"Ozturk, O., Kandemir, M., Irwin, M.J., Narayanan, S.H.K.","Compiler directed network-on-chip reliability enhancement for chip multiprocessors",2010,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)",,,,"85","94",,2,10.1145/1755888.1755902,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954480743&doi=10.1145%2f1755888.1755902&partnerID=40&md5=136cba7cac7e5c5dcd81ce5b4b26a659",Conference Paper,Scopus,2-s2.0-77954480743
"Malkowski, K., Raghavan, P., Kandemir, M., Irwin, M.J.","T-NUCA - A novel approach to non-uniform access latency cache architectures for 3D CMPs",2010,"Proceedings of the 2010 IEEE International Symposium on Parallel and Distributed Processing, Workshops and Phd Forum, IPDPSW 2010",,, 5470910,"","",,2,10.1109/IPDPSW.2010.5470910,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954062767&doi=10.1109%2fIPDPSW.2010.5470910&partnerID=40&md5=e115b9b80429efc25b5cda3c85ba9882",Conference Paper,Scopus,2-s2.0-77954062767
"Ding, Y., Kandemir, M., Irwin, M.J., Raghavan, P.","Dynamic core partitioning for energy efficiency",2010,"Proceedings of the 2010 IEEE International Symposium on Parallel and Distributed Processing, Workshops and Phd Forum, IPDPSW 2010",,, 5470909,"","",,,10.1109/IPDPSW.2010.5470909,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954055081&doi=10.1109%2fIPDPSW.2010.5470909&partnerID=40&md5=20f2ee705dcfc557a0fab3bb509762df",Conference Paper,Scopus,2-s2.0-77954055081
"Irwin, M.J.","Technology scaling redirects main memories",2010,"Communications of the ACM","53","7",,"98","",,,10.1145/1785414.1785440,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953922906&doi=10.1145%2f1785414.1785440&partnerID=40&md5=9e55544a9469f57bc955d3d66e1d8e97",Note,Scopus,2-s2.0-77953922906
"Kandemir, M., Yemliha, T., Muralidhara, S., Srikantaiah, S., Irwin, M.J., Zhang, Y.","Cache topology aware computation mapping for multicores",2010,"ACM SIGPLAN Notices","45","6",,"74","85",,4,10.1145/1809028.1806605,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957584378&doi=10.1145%2f1809028.1806605&partnerID=40&md5=ee3f644dda47339968e4495ba717484a",Conference Paper,Scopus,2-s2.0-77957584378
"Yanamandra, A., Eachempati, S., Soundararajan, N., Narayanan, V., Irwin, M.J., Krishnan, R.","Optimizing power and performance for reliable on-chip networks",2010,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5419844,"431","436",,12,10.1109/ASPDAC.2010.5419844,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951211354&doi=10.1109%2fASPDAC.2010.5419844&partnerID=40&md5=20199a6ec512b53a9fa96aa0e3861475",Conference Paper,Scopus,2-s2.0-77951211354
"Ozturk, O., Kandemir, M., Irwin, M.J., Narayanan, S.H.K.","Compiler directed network-on-chip reliability enhancement for chip multiprocessors",2010,"ACM SIGPLAN Notices","45","4",,"85","94",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951215305&partnerID=40&md5=c837027470f69c4b68b3d938dd5e8466",Article,Scopus,2-s2.0-77951215305
"Nicopoulos, C., Srinivasan, S., Yanamandra, A., Park, D., Narayanan, V., Das, C.R., Irwin, M.J.","On the effects of process variation in network-on-chip architectures",2010,"IEEE Transactions on Dependable and Secure Computing","7","3", 4663075,"240","254",,33,10.1109/TDSC.2008.59,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956226900&doi=10.1109%2fTDSC.2008.59&partnerID=40&md5=4eaa2fa2947349d79da183c34abc519e",Article,Scopus,2-s2.0-77956226900
"Hung, W.-L., Xie, Y., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","Total power optimization for combinational logic using genetic algorithms",2010,"Journal of Signal Processing Systems","58","2",,"145","160",,4,10.1007/s11265-009-0338-3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951207986&doi=10.1007%2fs11265-009-0338-3&partnerID=40&md5=4046b1a78b6fb28b72e22481af5319d0",Article,Scopus,2-s2.0-77951207986
"Ouyang, J., Sun, G., Chen, Y., Duan, L., Zhang, T., Xie, Y., Irwin, M.J.","Arithmetic unit design using 180nm TSV-based 3D stacking technology",2009,"2009 IEEE International Conference on 3D System Integration, 3DIC 2009",,, 5306565,"","",,18,10.1109/3DIC.2009.5306565,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70549092211&doi=10.1109%2f3DIC.2009.5306565&partnerID=40&md5=9edfb7222c390e05e23ab71a71d11c00",Conference Paper,Scopus,2-s2.0-70549092211
"Xie, Y., Eachempati, S., Yanamandra, A., Narayanan, V., Irwin, M.J.","Power and area reduction using carbon nanotube bundle interconnect in global clock tree distribution network (Invited Paper)",2009,"2009 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2009",,, 5226352,"51","56",,,10.1109/NANOARCH.2009.5226352,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350755734&doi=10.1109%2fNANOARCH.2009.5226352&partnerID=40&md5=43459e17ac084c7b2fbb6c5ded05f7cd",Conference Paper,Scopus,2-s2.0-70350755734
"Ding, Y., Kandemir, M., Raghavan, P., Irwin, M.J.","Adapting application execution in CMPs using helper threads",2009,"Journal of Parallel and Distributed Computing","69","9",,"790","806",,5,10.1016/j.jpdc.2009.04.004,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67651006179&doi=10.1016%2fj.jpdc.2009.04.004&partnerID=40&md5=52188d5adcb99c2fa304ca093f8446c7",Article,Scopus,2-s2.0-67651006179
"Mutyam, M., Wang, F., Krishnan, R., Narayanan, V., Kandemir, M., Xie, Y., Irwin, M.J.","Process variation-aware adaptive cache architecture and management",2009,"IEEE Transactions on Computers","58","7",,"865","877",,15,10.1109/TC.2009.30,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649855147&doi=10.1109%2fTC.2009.30&partnerID=40&md5=d31903c013ae35e171a635449ae74a43",Article,Scopus,2-s2.0-67649855147
"Hu, J., Li, F., Degalahal, V., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.","Compiler-assisted soft error detection under performance and energy constraints in embedded systems",2009,"Transactions on Embedded Computing Systems","8","4", 27,"","",,22,10.1145/1550987.1550990,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-69149111260&doi=10.1145%2f1550987.1550990&partnerID=40&md5=02ade1df0416d1bf6044fc7f00d653bf",Article,Scopus,2-s2.0-69149111260
"Ramanarayanan, R., Degalahal, V.S., Krishnan, R., Kim, J., Narayanan, V., Xie, Y., Irwin, M.J., Unlu, K.","Modeling soft errors at the device and logic levels for combinational circuits",2009,"IEEE Transactions on Dependable and Secure Computing","6","3", 4358716,"202","216",,24,10.1109/TDSC.2007.70231,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-69249202545&doi=10.1109%2fTDSC.2007.70231&partnerID=40&md5=1497284754d269884913d3c160f04da8",Article,Scopus,2-s2.0-69249202545
"Ozturk, O., Kandemir, M., Irwin, M.J.","Using data compression for increasing memory system utilization",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","6", 4957602,"901","914",,2,10.1109/TCAD.2009.2017430,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-66549090407&doi=10.1109%2fTCAD.2009.2017430&partnerID=40&md5=8053cf5dee965768c268fda12be0083d",Article,Scopus,2-s2.0-66549090407
"Soffa, M.L., Irwin, M.J.","ASPLOS XIV Welcome",2009,"ACM SIGPLAN Notices","44","3",,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650796137&partnerID=40&md5=160058345328dc911a9655ae20d28ebd",Editorial,Scopus,2-s2.0-67650796137
"Ding, Y., Kandemir, M., Irwin, M.J., Raghavan, P.","Adapting application mapping to systematic within-die process variations on chip multiprocessors",2009,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","5409 LNCS",,,"231","247",,6,10.1007/978-3-540-92990-1_18,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-59049095924&doi=10.1007%2f978-3-540-92990-1_18&partnerID=40&md5=6aeea944b74b82e7356fddd6193f00ef",Conference Paper,Scopus,2-s2.0-59049095924
"Yanamandra, A., Irwin, M.J., Narayanan, V., Kandemir, M., Narayanan, S.H.K.","In-network caching for chip multiprocessors",2009,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","5409 LNCS",,,"373","388",,1,10.1007/978-3-540-92990-1_27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-59049107362&doi=10.1007%2f978-3-540-92990-1_27&partnerID=40&md5=6407c728aaa562fa57ba347a89961c3d",Conference Paper,Scopus,2-s2.0-59049107362
"Ozturk, O., Kandemir, M., Irwin, M.J.","Using data compression for increasing memory system utilization",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","1",,"901","914",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955189386&partnerID=40&md5=6f0ef22fc0d2359c3ac1254e7d135a20",Article,Scopus,2-s2.0-77955189386
"Yemliha, T., Srikantaiah, S., Kandemir, M., Karakoy, M., Irwin, M.J.","Integrated code and data placement in two-dimensional mesh based chip multiprocessors",2008,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4681635,"583","588",,1,10.1109/ICCAD.2008.4681635,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849092639&doi=10.1109%2fICCAD.2008.4681635&partnerID=40&md5=224d8d6f304b3b1f80b0695375c20efe",Conference Paper,Scopus,2-s2.0-57849092639
"Li, F., Kandemir, M., Irwin, M.J.","Implementation and evaluation of a migration-based NUCA design for Chip Multiprocessors",2008,"SIGMETRICS'08: Proceedings of the 2008 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems","36","1 SPECIAL ISSUE",,"449","450",,4,10.1145/1375457.1375515,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57349200429&doi=10.1145%2f1375457.1375515&partnerID=40&md5=c7e60888c413b56467daecfdf18aaf3f",Conference Paper,Scopus,2-s2.0-57349200429
"Soffa, M.L., Irwin, M.J.","ASPLOS XIV Welcome",2008,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650093735&partnerID=40&md5=eea3ef79c3af6e83dfc1102bbe5b0395",Editorial,Scopus,2-s2.0-67650093735
"Kandemir, M., Li, F., Irwin, M.J., Son, S.W.","A novel migration-based NUCA design for chip multiprocessors",2008,"2008 SC - International Conference for High Performance Computing, Networking, Storage and Analysis, SC 2008",,, 5216918,"","",,27,10.1109/SC.2008.5216918,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350746352&doi=10.1109%2fSC.2008.5216918&partnerID=40&md5=42fe2bca3a4069989836f999abcdbe7d",Conference Paper,Scopus,2-s2.0-70350746352
"Akioka, S., Li, F., Malkowski, K., Raghavan, P., Kandemir, M., Irwin, M.J.","Ring data location prediction scheme for Non-Uniform cache architectures",2008,"26th IEEE International Conference on Computer Design 2008, ICCD",,, 4751936,"693","698",,4,10.1109/ICCD.2008.4751936,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62349087394&doi=10.1109%2fICCD.2008.4751936&partnerID=40&md5=43f21205990d5ea9d0d56b6773a06290",Conference Paper,Scopus,2-s2.0-62349087394
"Mangalagiri, P., Yanamandra, A., Yuan, X., Vijaykrishnan, N., Irwin, M.J., Sarpatwari, K., Karim, O.O.A.","A low-power phase change memory based hybrid cache architecture",2008,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"395","398",,42,10.1145/1366110.1366204,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56749145921&doi=10.1145%2f1366110.1366204&partnerID=40&md5=4831c7ee01f7b541032ae5a5e5b00f1b",Conference Paper,Scopus,2-s2.0-56749145921
"Cetiner, S.M., Celik, C., Ünl̈u, K., Narayanan, V., Irwin, M.J., Xie, Y.","A novel approach to modeling single event upsets in digital microelectronic devices",2008,"International Conference on Advances in Nuclear Power Plants, ICAPP 2008","2",,,"853","860",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349970424&partnerID=40&md5=aeb0e2c9b913b1f5c90886305bc464fa",Conference Paper,Scopus,2-s2.0-70349970424
"Çelik, C., Ünlü, K., Ramakrishnan, K., Rajaraman, R., Narayanan, V., Irwin, M.J., Xie, Y.","Thermal neutron induced soft error rate measurement in semiconductor memories and circuits",2008,"Journal of Radioanalytical and Nuclear Chemistry","278","2",,"509","512",,,10.1007/s10967-008-0914-1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-59449104766&doi=10.1007%2fs10967-008-0914-1&partnerID=40&md5=8bc1619a8c157034ef0711d7f6ede83f",Conference Paper,Scopus,2-s2.0-59449104766
"Soundararajan, N., Yanamandra, A., Nicopoulos, C., Vijaykrishnan, N., Sivasubramaniam, A., Irwin, M.J.","Analysis and solutions to issue queue process variation",2008,"Proceedings of the International Conference on Dependable Systems and Networks",,, 4630066,"11","21",,3,10.1109/DSN.2008.4630066,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-53349100054&doi=10.1109%2fDSN.2008.4630066&partnerID=40&md5=09daee5f9bbd223d6544c9cfa20b60cf",Conference Paper,Scopus,2-s2.0-53349100054
"Ding, Y., Kandemir, M., Raghavan, P., Irwin, M.J.","A helper thread based EDP reduction scheme for adapting application execution in CMPs",2008,"IPDPS Miami 2008 - Proceedings of the 22nd IEEE International Parallel and Distributed Processing Symposium, Program and CD-ROM",,, 4536297,"","",,12,10.1109/IPDPS.2008.4536297,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51049099991&doi=10.1109%2fIPDPS.2008.4536297&partnerID=40&md5=b25fd3cf4632ef310e3f30679832c8c3",Conference Paper,Scopus,2-s2.0-51049099991
"Raghavan, P., Kandemir, M., Irwin, M.J., Malkowski, K.","Managing power, performance and reliability trade-offs",2008,"IPDPS Miami 2008 - Proceedings of the 22nd IEEE International Parallel and Distributed Processing Symposium, Program and CD-ROM",,, 4536422,"","",,,10.1109/IPDPS.2008.4536422,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51049110525&doi=10.1109%2fIPDPS.2008.4536422&partnerID=40&md5=85a15b3dfa14a34ef7c6decc4b6431b6",Conference Paper,Scopus,2-s2.0-51049110525
"Yanamandra, A., Cover, B., Raghavan, P., Irwin, M.J., Kandemir, M.","Evaluating the role of scratchpad memories in chip multiprocessors for sparse matrix computations",2008,"IPDPS Miami 2008 - Proceedings of the 22nd IEEE International Parallel and Distributed Processing Symposium, Program and CD-ROM",,, 4536314,"","",,4,10.1109/IPDPS.2008.4536314,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51049121832&doi=10.1109%2fIPDPS.2008.4536314&partnerID=40&md5=3ea844f4976465f63cf856d4985c9ff6",Conference Paper,Scopus,2-s2.0-51049121832
"Ramakrishnan, K., Rajaraman, R., Vijaykrishnan, N., Xie, Y., Irwin, M.J., Unlu, K.","Hierarchical Soft Error Estimation Tool (HSEET)",2008,"Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008",,, 4479819,"680","683",,14,10.1109/ISQED.2008.4479819,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49949090259&doi=10.1109%2fISQED.2008.4479819&partnerID=40&md5=fbf3d913fb782e3472664e54ccc0a040",Conference Paper,Scopus,2-s2.0-49949090259
"Srikantaiah, S., Kandemir, M., Irwin, M.J.","Adaptive set pinning: Managing shared caches in chip multiprocessors",2008,"Operating Systems Review (ACM)","42","2",,"135","144",,25,10.1145/1346281.1346299,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957802911&doi=10.1145%2f1346281.1346299&partnerID=40&md5=21bdaafc233810f4aa46004c21bce223",Conference Paper,Scopus,2-s2.0-77957802911
"Tsai, Y.-F., Wang, F., Xie, Y., Vijaykrishnan, N., Irwin, M.J.","Design space exploration for 3-D Cache",2008,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","16","4", 4456350,"444","455",,51,10.1109/TVLSI.2007.915429,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-41549104701&doi=10.1109%2fTVLSI.2007.915429&partnerID=40&md5=c359b049be8e975ec530d0dcc772d56f",Article,Scopus,2-s2.0-41549104701
"Srinivasan, S., Krishnan, R., Mangalagiri, P., Xie, Y., Narayanan, V., Irwin, M.J., Sarpatwari, K.","Toward increasing FPGA lifetime",2008,"IEEE Transactions on Dependable and Secure Computing","5","2", 4384501,"115","126",,41,10.1109/TDSC.2007.70235,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43649083559&doi=10.1109%2fTDSC.2007.70235&partnerID=40&md5=b3b266c1a43c59e7fc68eec2387bc274",Article,Scopus,2-s2.0-43649083559
"Srikantaiah, S., Kandemir, M., Irwin, M.J.","Adaptive set pinning: Managing shared caches in Chip Multiprocessors",2008,"ACM SIGPLAN Notices","43","3",,"135","144",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650085342&partnerID=40&md5=f757a4e8750d501cce33c063d69b5d10",Article,Scopus,2-s2.0-67650085342
"Malkowski, K., Raghavan, P., Kandemir, M., Irwin, M.J.","Phase-aware adaptive hardware selection for power-efficient scientific computations",2007,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"403","406",,5,10.1145/1283780.1283869,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36949014036&doi=10.1145%2f1283780.1283869&partnerID=40&md5=df951b9c8b3fe34691cd86deb2e1c20d",Conference Paper,Scopus,2-s2.0-36949014036
"Ramakrishnan, K., Suresh, S., Vijaykrishnan, N., Irwin, M.J., Degalahal, V.","Impact of NBTI on FPGAs",2007,"Proceedings of the IEEE International Conference on VLSI Design",,, 4092126,"717","722",,13,10.1109/VLSID.2007.91,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48349124345&doi=10.1109%2fVLSID.2007.91&partnerID=40&md5=013614b375fe0e0b64bfc2c068365f1b",Conference Paper,Scopus,2-s2.0-48349124345
"Nicopoulos, C., Yanamandra, A., Srinivasan, S., Vijaykrishnan, N., Irwin, M.J.","Variation-aware low-power buffer design",2007,"Conference Record - Asilomar Conference on Signals, Systems and Computers",,, 4487459,"1402","1406",,4,10.1109/ACSSC.2007.4487459,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50249179684&doi=10.1109%2fACSSC.2007.4487459&partnerID=40&md5=5951553992391dfd699143364363120b",Conference Paper,Scopus,2-s2.0-50249179684
"Akioka, S., Li, F., Kandemir, M., Raghavan, P., Irwin, M.J.","Ring prediction for non-uniform cache architectures",2007,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,, 4336229,"401","",,2,10.1109/PACT.2007.4336229,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47849111521&doi=10.1109%2fPACT.2007.4336229&partnerID=40&md5=6272f38ff5fe7a75f9d64cde6f1d520b",Conference Paper,Scopus,2-s2.0-47849111521
"Celik, C., Ünlü, K., Cetiner, S.M., Vijaykrishnan, N., Irwin, M.J., Xie, Y., Degalahal, V.","Soft error rate measurements in semiconductor memories at Pennsylvania State University",2007,"Transactions of the American Nuclear Society","97",,,"292","293",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-55349107554&partnerID=40&md5=7a3bb1d9d80d79e3a9fe51c0c6d7b669",Conference Paper,Scopus,2-s2.0-55349107554
"Vaidyanathan, B., Hung, W.-L., Wang, F., Xie, Y., Narayanan, V., Irwin, M.J.","Architecting microprocessor components in 3D design space",2007,"Proceedings of the IEEE International Conference on VLSI Design",,, 4092030,"103","108",,33,10.1109/VLSID.2007.41,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-41549108607&doi=10.1109%2fVLSID.2007.41&partnerID=40&md5=70a6f81f1810b401c241451bb48c61b7",Conference Paper,Scopus,2-s2.0-41549108607
"Ricketts, A.J., Mutyam, M., Vijaykrishnan, N., Irwin, M.J.","Investigating simple low latency reliable multiported register files",2007,"Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures",,, 4208943,"375","380",,2,10.1109/ISVLSI.2007.62,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36348931468&doi=10.1109%2fISVLSI.2007.62&partnerID=40&md5=45c4fa742ca5e76b7def0d4ba4a678f2",Conference Paper,Scopus,2-s2.0-36348931468
"Hu, J., Vijaykrishnan, N., Irwin, M.J., Kandemir, M.","Optimising power efficiency in trace cache fetch unit",2007,"IET Computers and Digital Techniques","1","4",,"334","348",,3,10.1049/iet-cdt:20060170,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35048853597&doi=10.1049%2fiet-cdt%3a20060170&partnerID=40&md5=10bbc00a14c93e187feaba8f1d1c4690",Article,Scopus,2-s2.0-35048853597
"Xie, Y., Li, L., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.","Reliability-aware co-synthesis for embedded systems",2007,"Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology","49","1",,"87","99",,12,10.1007/s11265-007-0057-6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35148840021&doi=10.1007%2fs11265-007-0057-6&partnerID=40&md5=27619b1af157eba6782e76e3bfbfcdc9",Article,Scopus,2-s2.0-35148840021
"Wang, F., De Bole, M., Wu, X., Xie, Y., Vijaykrishnan, N., Irwin, M.J.","On-chip bus thermal analysis and optimisation",2007,"IET Computers and Digital Techniques","1","5",,"590","599",,1,10.1049/iet-cdt:20060116,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548727942&doi=10.1049%2fiet-cdt%3a20060116&partnerID=40&md5=56de39fd9ea8a86d865d1a4520d9112f",Article,Scopus,2-s2.0-34548727942
"Malkowski, K., Link, G., Raghavan, P., Irwin, M.J.","Load miss prediction - Exploiting power performance trade-offs",2007,"Proceedings - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007; Abstracts and CD-ROM",,, 4228264,"","",,3,10.1109/IPDPS.2007.370536,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548810162&doi=10.1109%2fIPDPS.2007.370536&partnerID=40&md5=f31f35f4072a2355ccc638718c0fe7c1",Conference Paper,Scopus,2-s2.0-34548810162
"Conner, S., Akioka, S., Irwin, M.J., Raghavan, P.","Link shutdown opportunities during collective communications in 3-D torus nets",2007,"Proceedings - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007; Abstracts and CD-ROM",,, 4228262,"","",,4,10.1109/IPDPS.2007.370534,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548738126&doi=10.1109%2fIPDPS.2007.370534&partnerID=40&md5=5aa4c11825222241ec382538dd6ad6f0",Conference Paper,Scopus,2-s2.0-34548738126
"Malkowski, K., Raghavan, P., Irwin, M.J.","Memory optimizations for fast power-aware sparse computations",2007,"Proceedings - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007; Abstracts and CD-ROM",,, 4228229,"","",,1,10.1109/IPDPS.2007.370501,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548795820&doi=10.1109%2fIPDPS.2007.370501&partnerID=40&md5=da97f194f6fa16e8844228280bcec866",Conference Paper,Scopus,2-s2.0-34548795820
"Boisvert, R.F., Irwin, M.J., Rushmeier, H.","Online first: Evolving the ACM journal distribution program",2007,"Communications of the ACM","50","9",,"19","20",,,10.1145/1284621.1284637,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548393554&doi=10.1145%2f1284621.1284637&partnerID=40&md5=7cf72ad6485dd4933fd0e16be9717508",Review,Scopus,2-s2.0-34548393554
"Mupid, A., Mutyam, M., Vijaykrishnan, N., Xie, Y., Irwin, M.J.","Variation analysis of CAM cells",2007,"Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007",,, 4149057,"333","338",,6,10.1109/ISQED.2007.166,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548118600&doi=10.1109%2fISQED.2007.166&partnerID=40&md5=625ba86189bc889b06628bde6daa9036",Conference Paper,Scopus,2-s2.0-34548118600
"Ramakrishnan, K., Rajaraman, R., Suresh, S., Vijaykrishnan, N., Xie, Y., Irwin, M.J.","Variation impact on ser of combinational circuits",2007,"Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007",,, 4149149,"911","916",,35,10.1109/ISQED.2007.168,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548120787&doi=10.1109%2fISQED.2007.168&partnerID=40&md5=63b0126b6c337e6883033f892f0fed23",Conference Paper,Scopus,2-s2.0-34548120787
"Ünlü, K., Narayanan, V., Çetiner, S.M., Degalahal, V., Irwin, M.J.","Neutron-induced soft error rate measurements in semiconductor memories",2007,"Nuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment","579","1",,"252","255",,8,10.1016/j.nima.2007.04.049,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547680443&doi=10.1016%2fj.nima.2007.04.049&partnerID=40&md5=358343db51156010aac02e2ed5acbea2",Article,Scopus,2-s2.0-34547680443
"Kim, S., Vijaykrishnan, N., Irwin, M.J.","Reducing non-deterministic loads in low-power caches via early cache set resolution",2007,"Microprocessors and Microsystems","31","5",,"293","301",,1,10.1016/j.micpro.2006.10.002,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34248217987&doi=10.1016%2fj.micpro.2006.10.002&partnerID=40&md5=746901343d7b5a7c49047be1450cdeb1",Article,Scopus,2-s2.0-34248217987
"Liu, C., Sivasubramaniam, A., Kandemir, M., Irwin, M.J.","Enhancing L2 organization for CMPs with a center cell",2006,"20th International Parallel and Distributed Processing Symposium, IPDPS 2006","2006",, 1639270,"","",,5,10.1109/IPDPS.2006.1639270,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847165808&doi=10.1109%2fIPDPS.2006.1639270&partnerID=40&md5=4ee7eac7796394fe59d0728a460cf01d",Conference Paper,Scopus,2-s2.0-33847165808
"Malkowski, K., Lee, I., Raghavan, P., Irwin, M.J.","On improving performance and energy profiles of sparse scientific applications",2006,"20th International Parallel and Distributed Processing Symposium, IPDPS 2006","2006",, 1639589,"","",,2,10.1109/IPDPS.2006.1639589,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847143763&doi=10.1109%2fIPDPS.2006.1639589&partnerID=40&md5=fc211079a3c76603fd41508937141095",Conference Paper,Scopus,2-s2.0-33847143763
"Irick, K., Theocharides, T., Narayanan, V., Irwin, M.J.","A real time embedded face detector on FPGA",2006,"Conference Record - Asilomar Conference on Signals, Systems and Computers",,, 4176694,"917","920",,2,10.1109/ACSSC.2006.354884,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47049088424&doi=10.1109%2fACSSC.2006.354884&partnerID=40&md5=5f85c9c3d3b7e78f57951169dd95cde0",Conference Paper,Scopus,2-s2.0-47049088424
"Ricketts, A.J., Irick, K., Vijaykrishnan, N., Irwin, M.J.","Priority scheduling in digital microfluidics-based biochips",2006,"Proceedings -Design, Automation and Test in Europe, DATE","1",, 1656900,"","",,35,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047168043&partnerID=40&md5=6dc4263ba5e640040444a6b04975e16a",Conference Paper,Scopus,2-s2.0-34047168043
"Malkowski, K., Raghavan, P., Irwin, M.J.","Toward a power efficient computer architecture for Barnes-Hut N-body simulations",2006,"Proceedings of the 2006 ACM/IEEE Conference on Supercomputing, SC'06",,, 1188607,"","",,1,10.1145/1188455.1188607,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548223724&doi=10.1145%2f1188455.1188607&partnerID=40&md5=989bbf5ad9692139075f92db4dac50ba",Conference Paper,Scopus,2-s2.0-34548223724
"Malkowski, K., Lee, I., Raghavan, P., Irwin, M.J.","Conjugate gradient sparse solvers: Performance-power characteristics",2006,"20th International Parallel and Distributed Processing Symposium, IPDPS 2006","2006",, 1639595,"","",,6,10.1109/IPDPS.2006.1639595,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847142869&doi=10.1109%2fIPDPS.2006.1639595&partnerID=40&md5=35f5b5b0c464dd947b6fc6af9c61d381",Conference Paper,Scopus,2-s2.0-33847142869
"Wang, F., Xie, Y., Vijaykrishnan, N., Irwin, M.J.","On-chip bus thermal analysis and optimization",2006,"Proceedings -Design, Automation and Test in Europe, DATE","1",, 1657008,"","",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047138475&partnerID=40&md5=00ff7ec824786a461f6dc600b2d7a28f",Conference Paper,Scopus,2-s2.0-34047138475
"Ozturk, O., Kandemir, M., Irwin, M.J., Tosun, S.","Multi-level on-chip memory hierarchy design for embedded chip multiprocessors",2006,"Proceedings of the International Conference on Parallel and Distributed Systems - ICPADS","1",, 1655684,"383","390",,10,10.1109/ICPADS.2006.66,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047243226&doi=10.1109%2fICPADS.2006.66&partnerID=40&md5=0169f5e17c6745f418c0e9a702c1bbb5",Conference Paper,Scopus,2-s2.0-34047243226
"Hung, W.-L., Link, G.M., Xie, Y., Vijaykrishnan, N., Irwin, M.J.","Interconnect and thermal-aware floorplanning for 3D microprocessors",2006,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1613120,"98","104",,130,10.1109/ISQED.2006.77,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886735141&doi=10.1109%2fISQED.2006.77&partnerID=40&md5=22890cded069aaaea729d23911a0f4e9",Conference Paper,Scopus,2-s2.0-84886735141
"Kandemir, M., Chen, G., Li, F., Irwin, M.J., Kolcu, I.","Activity clustering for leakage management in SPMs",2006,"Proceedings -Design, Automation and Test in Europe, DATE","1",, 1656976,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047157186&partnerID=40&md5=3a751eaf2eebd108ebf78bdcfd49efa4",Conference Paper,Scopus,2-s2.0-34047157186
"Conner, S., Link, G.M., Tobita, S., Irwin, M.J., Raghavan, P.","Energy/performance modeling for collective communication in 3-D torus cluster networks",2006,"Proceedings of the 2006 ACM/IEEE Conference on Supercomputing, SC'06",,, 1188599,"","",,3,10.1145/1188455.1188599,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548214717&doi=10.1145%2f1188455.1188599&partnerID=40&md5=6ee43988424936f8faedd02c32062cc2",Conference Paper,Scopus,2-s2.0-34548214717
"Theocharides, T., Vijaykrishnan, N., Irwin, M.J.","A parallel architecture for hardware face detection",2006,"Proceedings - IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures 2006","2006",, 1602492,"452","453",,45,10.1109/ISVLSI.2006.10,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33749345464&doi=10.1109%2fISVLSI.2006.10&partnerID=40&md5=1007c63757edcb00e504ab3235cbd8e7",Conference Paper,Scopus,2-s2.0-33749345464
"Degalahal, V., Ramanarayanan, R., Vijaykrishnan, N., Xie, Y., Irwin, M.J.","Effect of power optimizations on soft error rate",2006,"IFIP International Federation for Information Processing","200",,,"1","20",,7,10.1007/0-387-33403-3_1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33749134233&doi=10.1007%2f0-387-33403-3_1&partnerID=40&md5=ef79d0c29cd5a377d34f05b1e3b0597a",Article,Scopus,2-s2.0-33749134233
"Chen, G., Cheen, G., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.","Object duplication for improving reliability",2006,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2006",, 1594672,"140","145",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748583755&partnerID=40&md5=0f61465795080bc52795eaff903bfe5a",Conference Paper,Scopus,2-s2.0-33748583755
"Rajaraman, R., Kim, J.S., Vijaykrishnan, N., Xie, Y., Irwin, M.J.","SEAT-LA: A soft error analysis tool for combinational logic",2006,"Proceedings of the IEEE International Conference on VLSI Design","2006",, 1581502,"499","502",,74,10.1109/VLSID.2006.143,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748538027&doi=10.1109%2fVLSID.2006.143&partnerID=40&md5=751d3e60f4331f725f09d4fa65347206",Conference Paper,Scopus,2-s2.0-33748538027
"Irwin, M.J., De Bosschere, K.","Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES): Foreword",2006,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)","2006",,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746053457&partnerID=40&md5=8ddb1c4897f14063d4f9678e151ec23f",Editorial,Scopus,2-s2.0-33746053457
"Chen, G., Li, F., Kandemir, M., Irwin, M.J.","Reducing NoC energy consumption through compiler-directed channel voltage scaling",2006,"Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)","2006",,,"193","203",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746085616&partnerID=40&md5=8b201c26e2f7a1ec80e8be9261267804",Conference Paper,Scopus,2-s2.0-33746085616
"Mutyam, M., Li, F., Narayanan, V., Kandemir, M., Irwin, M.J.","Compiler-directed thermal management for VLIW functional units",2006,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)","2006",,,"163","172",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746091328&partnerID=40&md5=1a0e2763cd176e10f73e533c5d0230e7",Conference Paper,Scopus,2-s2.0-33746091328
"Boisvert, R.F., Irwin, M.J.","Plagiarism on the rise",2006,"Communications of the ACM","49","6",,"23","24",,21,10.1145/1132469.1132487,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745878834&doi=10.1145%2f1132469.1132487&partnerID=40&md5=1a52e3c1aa6ddeed2b2681c950b92d0e",Review,Scopus,2-s2.0-33745878834
"Lee, J., Vijaykrishnan, N., Irwin, M.J., Chandramouli, R.","Block-based frequency scalable technique for efficient hierarchical coding",2006,"IEEE Transactions on Signal Processing","54","7",,"2559","2566",,3,10.1109/TSP.2006.874806,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745699074&doi=10.1109%2fTSP.2006.874806&partnerID=40&md5=6f4063461835803fb22bbb6aab200d08",Article,Scopus,2-s2.0-33745699074
"Mutyam, M., Li, F., Narayanan, V., Kandemir, M., Irwin, M.J.","Compiler-directed thermal management for VLIW functional units",2006,"ACM SIGPLAN Notices","41","7",,"163","172",,5,10.1145/1159974.1134674,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33749026682&doi=10.1145%2f1159974.1134674&partnerID=40&md5=260e93b299de48a3966b8ac63a5eb502",Article,Scopus,2-s2.0-33749026682
"Chen, G., Li, F., Kandemir, M., Irwin, M.J.","Reducing NoC energy consumption through compiler-directed channel voltage scaling",2006,"ACM SIGPLAN Notices","41","6",,"193","203",,7,10.1145/1133255.1134004,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745187826&doi=10.1145%2f1133255.1134004&partnerID=40&md5=5215af765bc73ea6f277342ddd4b7320",Article,Scopus,2-s2.0-33745187826
"Pollack, M.E., Hambrusch, S.E., Ellis, C.S., Grosz, B.J., Hodgins, J., Bajcsy, R., Brodley, C.E., Aiello, L.C., Bonacina, M.P., Clarke, L.A., Hirschberg, J., Veloso, M.M., Amato, N., Sonenberg, L., Weyuker, E., Pollock, L., Irwin, M.J., Padgham, L., Ryder, B.G., Catarci, T., McCoy, K.F., Klawe, M., Carberry, S., Dillon, L., McKeown, K., Soff, M.L.","Computing: Report leaps geographical barriers but stumbles over gender [1]",2006,"Nature","441","1",,"25","",,,10.1038/441025a,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33744802003&doi=10.1038%2f441025a&partnerID=40&md5=8898018e473326f0d114e7fb2612ae72",Letter,Scopus,2-s2.0-33744802003
"Pollack, M.E., Hambrusch, S.E., Ellis, C.S., Grosz, B.J., Hodgins, J., Bajcsy, R., Brodley, C.E., Aiello, L.C., Bonacina, M.P., Clarke, L.A., Hirschberg, J., Veloso, M.M., Amato, N., Sonenberg, L., Weyuker, E., Pollock, L., Irwin, M.J., Padgham, L., Ryder, B.G., Catarci, T., McCoy, K.F., Klawe, M., Carberry, S., Dillon, L., McKeown, K., Soffa, M.L.","Computing: Report leaps geographical barriers but stumbles over gender [1]",2006,"Nature","441","7089",,"25","",,,10.1038/441025a,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746536676&doi=10.1038%2f441025a&partnerID=40&md5=b85d452168e11b17a01846204d17e95f",Letter,Scopus,2-s2.0-33746536676
"Lee, J., Vijaykrishnan, N., Irwin, M.J.","Inverse discrete cosine transform architecture exploiting sparseness and symmetry properties",2006,"IEEE Transactions on Circuits and Systems for Video Technology","16","5",,"655","662",,11,10.1109/TCSVT.2006.873155,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646410659&doi=10.1109%2fTCSVT.2006.873155&partnerID=40&md5=a8905ff604f86513cf983366122d3e57",Article,Scopus,2-s2.0-33646410659
"Chen, G., Kandemir, M., Irwin, M.J., Ramanujam, J.","Reducing Code Size Through Address Register Assignment",2006,"ACM Transactions on Embedded Computing Systems","5","1",,"225","258",,5,10.1145/1132357.1132365,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856460584&doi=10.1145%2f1132357.1132365&partnerID=40&md5=67e4265bea561924fceac7a6019d36a7",Article,Scopus,2-s2.0-84856460584
"Zhang, W., Tsai, Y.-F., Duarte, D., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","Reducing Dynamic and Leakage Energy in VLIW Architectures",2006,"ACM Transactions on Embedded Computing Systems","5","1",,"1","28",,3,10.1145/1132357.1132358,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952957956&doi=10.1145%2f1132357.1132358&partnerID=40&md5=ac73e8cc0bf9841bc65e924d0ff79982",Article,Scopus,2-s2.0-77952957956
"Akioka, S., Malkowski, K., Raghavan, P., Irwin, M.J., McInnes, L.C., Norris, B.","Characterizing the performance and energy attributes of scientific simulations",2006,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3991 LNCS - I",,,"242","249",,,10.1007/11758501_36,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746602614&doi=10.1007%2f11758501_36&partnerID=40&md5=b242d0658dab43ea3569b17e9de95b41",Conference Paper,Scopus,2-s2.0-33746602614
"Ozturk, O., Kandemir, M., Irwin, M.J.","Using data compression in an MPSoC architecture for improving performance",2005,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,, P2.8,"353","356",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29244436903&partnerID=40&md5=8cbed510c010f479aacbaa893d74c2bb",Conference Paper,Scopus,2-s2.0-29244436903
"Li, F., Chen, G., Kandemir, M., Irwin, M.J.","Compiler-Directed Proactive Power Management for Networks",2005,"CASES 2005: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems",,,,"137","146",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29144529796&partnerID=40&md5=216adf15b762af6a3c26daf994754edb",Conference Paper,Scopus,2-s2.0-29144529796
"Wang, G., Irwin, M.J., Berman, P., Fu, H., La Porta, T.","Optimizing sensor movement planning for energy efficiency",2005,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"215","220",,45,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444494471&partnerID=40&md5=d284ca18bc05531e1f2343c3f0faab05",Conference Paper,Scopus,2-s2.0-28444494471
"Theocharides, T., Link, G., Vijaykrishnan, N., Irwin, M.J.","Implementing LDPC decoding on network-on-chip",2005,"Proceedings of the IEEE International Conference on VLSI Design",,,,"134","137",,15,10.1109/ICVD.2005.109,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944498512&doi=10.1109%2fICVD.2005.109&partnerID=40&md5=b4fc614894fca5e62d30ff93f9554c7c",Conference Paper,Scopus,2-s2.0-27944498512
"Chen, G., Kandemir, M., Irwin, M.J.","Exploiting frequent field values in java objects for reducing heap memory requirements",2005,"Proceedings of the First ACM/USENIX International Conference on Virual Execution Environments, VEE 05",,,,"68","78",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-32044459895&partnerID=40&md5=008343403da125ee7d0934e099e3a5b6",Conference Paper,Scopus,2-s2.0-32044459895
"Tsai, Y.-F., Xie, Y., Vijaykrishnan, N., Irwin, M.J.","Three-dimensional cache design exploration using 3DCacti",2005,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors","2005",, 1524202,"519","524",,60,10.1109/ICCD.2005.108,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746603614&doi=10.1109%2fICCD.2005.108&partnerID=40&md5=23fe3646700e294fdcff078605b5a963",Conference Paper,Scopus,2-s2.0-33746603614
"Raghavan, P., Irwin, M.J., Mclnnes, L.C., Norris, B.","Adaptive software for scientific computing: Co-managing quality-performance-power tradeoffs",2005,"Proceedings - 19th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2005","2005",, 1420130,"","",,,10.1109/IPDPS.2005.83,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746313657&doi=10.1109%2fIPDPS.2005.83&partnerID=40&md5=60de3dc7aada1ea92a8de6d878ea5aa8",Conference Paper,Scopus,2-s2.0-33746313657
"Chen, G., Kandemir, M., Irwin, M.J., Memik, G.","Compiler-directed selective data protection against soft errors",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2",, 1466436,"713","716",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77958024492&partnerID=40&md5=66d43ffe84e6ef3c6c2c3e06a1de3067",Conference Paper,Scopus,2-s2.0-77958024492
"Ozturk, O., Kandemir, M., Irwin, M.J.","BB-GC: Basic-block level garbage collection",2005,"Proceedings -Design, Automation and Test in Europe, DATE '05","II",, 1395726,"1032","1037",,2,10.1109/DATE.2005.80,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646924289&doi=10.1109%2fDATE.2005.80&partnerID=40&md5=9dc50e3952023ccd728c83f57276f0ad",Conference Paper,Scopus,2-s2.0-33646924289
"Gayasen, A., Vijaykrishnan, N., Irwin, M.J.","Exploring technology alternatives for nano-scale FPGA interconnects",2005,"Proceedings - Design Automation Conference",,, 54.3,"921","926",,28,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944496952&partnerID=40&md5=3810c6d19fab821f66fdbed7972f98bd",Conference Paper,Scopus,2-s2.0-27944496952
"Ozturk, O., Kandemir, M., Irwin, M.J., Tosun, S.","On-chip memory management for embedded MpSoC architectures based on data compression",2005,"Proceedings - IEEE International SOC Conference",,, TB2.3,"175","178",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-30844471559&partnerID=40&md5=c45ce65027e35cb0f2864ae840e92452",Conference Paper,Scopus,2-s2.0-30844471559
"Irwin, M.J., Benini, L., Vijaykrishnan, N., Kandemir, M.","Techniques for Designing Energy-Aware MPSoCs",2005,"Multiprocessor Systems-on-Chips",,,,"21","47",,1,10.1016/B978-012385251-9/50016-5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84882162615&doi=10.1016%2fB978-012385251-9%2f50016-5&partnerID=40&md5=eb9229b05743d04ac4d46f69a9b1b17b",Book Chapter,Scopus,2-s2.0-84882162615
"Tsai, Y.-F., Narayaynan, V., Xie, Y., Irwin, M.J.","Leakage-aware interconnect for on-chip network",2005,"Proceedings -Design, Automation and Test in Europe, DATE '05","I",, 1395561,"230","231",,2,10.1109/DATE.2005.195,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646945055&doi=10.1109%2fDATE.2005.195&partnerID=40&md5=d8dd6cdbe38d5021c38bf47a561e6da4",Conference Paper,Scopus,2-s2.0-33646945055
"Theocharides, T., Link, G.M., Vijaykrishnan, N., Irwin, M.J.","Networks on Chip (NoC): Interconnects of Next Generation Systems on Chip",2005,"Advances in Computers","63",,,"35","89",,5,10.1016/S0065-2458(04)63002-6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33645867683&doi=10.1016%2fS0065-2458%2804%2963002-6&partnerID=40&md5=a89651e7e92cb8cae7cfbc38614c0dc1",Review,Scopus,2-s2.0-33645867683
"Tsai, Y.-F., Vijaykrishnan, N., Xie, Y., Irwin, M.J.","Influence of leakage reduction techniques on delay/leakage uncertainty",2005,"Proceedings of the IEEE International Conference on VLSI Design",,,,"374","379",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944460390&partnerID=40&md5=e179ea93888d7edcb8d27d0fd589279e",Conference Paper,Scopus,2-s2.0-27944460390
"Irick, K.M., Xu, W., Vijaykrishnan, N., Irwin, M.J.","A nanosensor array-based VLSI gas discriminator",2005,"Proceedings of the IEEE International Conference on VLSI Design",,,,"241","246",,2,10.1109/ICVD.2005.22,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944482949&doi=10.1109%2fICVD.2005.22&partnerID=40&md5=353f17855b5676136c2f73f9c22e2658",Conference Paper,Scopus,2-s2.0-27944482949
"Liu, C., Sivasubramaniam, A., Kandemir, M., Irwin, M.J.","Exploiting barriers to optimize power consumption of CMPs",2005,"Proceedings - 19th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2005","2005",, 1419819,"","",,42,10.1109/IPDPS.2005.211,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746317769&doi=10.1109%2fIPDPS.2005.211&partnerID=40&md5=bbf1f5e7eb6fa7f9b7e972c7a36fdad4",Conference Paper,Scopus,2-s2.0-33746317769
"Hung, W.-L., Xie, Y., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","Thermal-aware task allocation and scheduling for embedded systems",2005,"Proceedings -Design, Automation and Test in Europe, DATE '05","II",, 1395698,"898","899",,64,10.1109/DATE.2005.310,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646909655&doi=10.1109%2fDATE.2005.310&partnerID=40&md5=1e9baa7a16e2d9557a9907acd8b57052",Conference Paper,Scopus,2-s2.0-33646909655
"Ozturk, O., Kandemir, M., Chen, G., Irwin, M.J., Karakoy, M.","Customized on-chip memories for embedded chip multiprocessors",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2",, 1466448,"743","748",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861440128&partnerID=40&md5=e03724c8ff860c6ac3931a5582027583",Conference Paper,Scopus,2-s2.0-84861440128
"Hung, W.-L., Xie, Y., Vijaykrishnan, N., Addo-Quaye, C., Theocharides, T., Irwin, M.J.","Thermal-aware floorplanning using genetic algorithms",2005,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1410656,"634","639",,66,10.1109/ISQED.2005.122,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886688297&doi=10.1109%2fISQED.2005.122&partnerID=40&md5=8ee2ebc0b9e01fccd57d6dc418750260",Conference Paper,Scopus,2-s2.0-84886688297
"Hu, J.S., Li, F., Degalahal, V., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.","Compiler-directed instruction duplication for soft error detection",2005,"Proceedings -Design, Automation and Test in Europe, DATE '05","II",, 1395730,"1056","1057",,34,10.1109/DATE.2005.98,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646944390&doi=10.1109%2fDATE.2005.98&partnerID=40&md5=ddc0158883b1031875aedc00caba5135",Conference Paper,Scopus,2-s2.0-33646944390
"Ozturk, O., Kandemir, M., Irwin, M.J.","Increasing on-chip memory space utilization for embedded chip multiprocessors through data compression",2005,"CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis",,,,"87","92",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27644522341&partnerID=40&md5=08a4f26c0ae747b16a27ec7179881b1d",Conference Paper,Scopus,2-s2.0-27644522341
"Hu, J., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.","Analyzing Data Reuse for Cache Reconfiguration",2005,"ACM Transactions on Embedded Computing Systems","4","4",,"851","876",,10,10.1145/1113830.1113836,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85013366564&doi=10.1145%2f1113830.1113836&partnerID=40&md5=49295f42eefea5b01c8e1b9787141b6a",Article,Scopus,2-s2.0-85013366564
"Kadayif, I., Kandemir, M., Chen, G., Vijaykrishnan, N., Irwin, M.J., Sivasubramaniam, A.","Compiler-Directed High-Level Energy Estimation and Optimization",2005,"ACM Transactions on Embedded Computing Systems","4","4",,"819","850",,11,10.1145/1113830.1113835,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84994181779&doi=10.1145%2f1113830.1113835&partnerID=40&md5=0f3fbc73485f84d579605d560a5406d0",Article,Scopus,2-s2.0-84994181779
"Lee, J., Vijaykrishnan, N., Irwin, M.J.","High performance array processor for video decoding",2005,"Proceedings - IEEE Computer Society Annual Symposium on VLSI - New Frontiers in VLSI",,,,"28","33",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-26844520793&partnerID=40&md5=429b47769e975bfd7618cb7f8bdae963",Conference Paper,Scopus,2-s2.0-26844520793
"Kandemir, M., Irwin, M.J., Chen, G., Kolcu, I.","Compiler-guided leakage optimization for banked scratch-pad memories",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","10",,"1136","1146",,27,10.1109/TVLSI.2005.859478,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-31144441199&doi=10.1109%2fTVLSI.2005.859478&partnerID=40&md5=515477c2395d6890375475a5f857b3c5",Article,Scopus,2-s2.0-31144441199
"Degalahal, V., Li, L., Narayanan, V., Kandemir, M., Irwin, M.J.","Soft errors issues in low-power caches",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","10",,"1157","1166",,42,10.1109/TVLSI.2005.859474,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-31144431627&doi=10.1109%2fTVLSI.2005.859474&partnerID=40&md5=d7646a9573d21ad444e574dc174ddef7",Article,Scopus,2-s2.0-31144431627
"Murali, S., Theocharides, T., Vijaykrishnan, N., Irwin, M.J., Benini, L., De Micheli, G.","Analysis of error recovery schemes for networks on chips",2005,"IEEE Design and Test of Computers","22","5",,"434","442",,220,10.1109/MDT.2005.104,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27344448860&doi=10.1109%2fMDT.2005.104&partnerID=40&md5=2bccd711312fe894bd55581bc58d25e4",Article,Scopus,2-s2.0-27344448860
"Kim, S., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","Exploiting temporal loads for low latency and high bandwidth memory",2005,"IEE Proceedings: Computers and Digital Techniques","152","4",,"457","466",,1,10.1049/ip-cdt:20045124,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-23744502675&doi=10.1049%2fip-cdt%3a20045124&partnerID=40&md5=0ce7b9f9fdd9e418c8916c36953172c1",Conference Paper,Scopus,2-s2.0-23744502675
"Kim, E.J., Link, G.M., Yum, K.H., Vijaykrishnan, N., Kandemir, M., Irwin, M.J., Das, C.R.","A holistic approach to designing energy-efficient cluster interconnects",2005,"IEEE Transactions on Computers","54","6",,"660","671",,21,10.1109/TC.2005.86,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21044433763&doi=10.1109%2fTC.2005.86&partnerID=40&md5=2a155ea5497817b18abf02f1bd27a488",Article,Scopus,2-s2.0-21044433763
"Irwin, M.J., Narayanan, V.","Editorial",2005,"ACM Journal on Emerging Technologies in Computing Systems","1","1",,"1","6",,,10.1145/1063803.1063804,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85024283457&doi=10.1145%2f1063803.1063804&partnerID=40&md5=a2005778ed739d16ff3cbaf1de5eb366",Editorial,Scopus,2-s2.0-85024283457
"Kadayif, I., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.","An integer linear programming-based tool for wireless sensor networks",2005,"Journal of Parallel and Distributed Computing","65","3",,"247","260",,5,10.1016/j.jpdc.2004.04.004,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-14544290476&doi=10.1016%2fj.jpdc.2004.04.004&partnerID=40&md5=218416978570df6ec62c954c0d435a28",Article,Scopus,2-s2.0-14544290476
"Kim, S., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","Optimizing leakage energy consumption in cache bitlines",2005,"Design Automation for Embedded Systems","9","1",,"5","18",,3,10.1007/s10617-005-5345-4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17444420155&doi=10.1007%2fs10617-005-5345-4&partnerID=40&md5=6da25593d5d951333d3439b3fe45fa48",Article,Scopus,2-s2.0-17444420155
"Zhang, W., Tsai, Y.-F., Kandemir, M., Vijaykrishnan, N., Irwin, M.J., De, V.","Leakage-aware compilation for VLIW architectures",2005,"IEE Proceedings: Computers and Digital Techniques","152","2",,"251","260",,1,10.1049/ip-cdt:20045059,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-19344374692&doi=10.1049%2fip-cdt%3a20045059&partnerID=40&md5=ebc94e367e8fb3edd28547586f9c5617",Conference Paper,Scopus,2-s2.0-19344374692
"Swankoski, E.J., Vijaykrishnan, N., Brooks, R., Kandemir, M., Irwin, M.J.","Symmetric encryption in reconfigurable and custom hardware",2005,"International Journal of Embedded Systems","1","3-4",,"205","217",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84900428680&partnerID=40&md5=0de3367e2b15217e09ce7d26735c1a58",Article,Scopus,2-s2.0-84900428680
"Irwin, M.J., Zhao, W.","Message from general Co-Chairs",2004,"CASES 2004: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems",,,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29144487404&partnerID=40&md5=03252d874c9e3346a2594c41708bba51",Editorial,Scopus,2-s2.0-29144487404
"De La Luz, V., Kandemir, M., Sivasubramaniam, A., Irwin, M.J.","Exploring the possibility of operating in the compressed domain",2004,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3149",,,"507","515",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35048824547&partnerID=40&md5=2d60ff066d194d4cc5cf0a65be64cd3c",Article,Scopus,2-s2.0-35048824547
"Chen, G., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.","Field level analysis for heap space optimization in embedded java environments",2004,"International Symposium on Memory Management, ISMM",,,,"131","142",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21644467403&partnerID=40&md5=37a03e6c8936afaa6d1b22a7767d937f",Conference Paper,Scopus,2-s2.0-21644467403
"Kang, B., Vijaykrishnan, N., Irwin, M.J., Theocharides, T.","Power-efficient implementation of turbo decoder in SDR system",2004,"Proceedings - IEEE International SOC Conference",,, MC3.1,"119","122",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-14844309340&partnerID=40&md5=e21a71011ffc6edaa8df3ad80b8c2365",Conference Paper,Scopus,2-s2.0-14844309340
"Kang, B., Vijaykrishnan, N., Irwin, M.J.","Analyzing software influences on substrate noise: An ADC perspective",2004,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 11D.1,"916","922",,,10.1109/ICCAD.2004.1382707,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244384490&doi=10.1109%2fICCAD.2004.1382707&partnerID=40&md5=b840d60df58e21b7424f1f9e7e3aa1de",Conference Paper,Scopus,2-s2.0-16244384490
"Kandemir, M., Irwin, M.J., Chen, G., Kolcu, I.","Banked scratch-pad memory management for reducing leakage energy consumption",2004,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,,,"120","124",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244366467&partnerID=40&md5=ecff8182c243fd682d7622c2ec8c3d15",Conference Paper,Scopus,2-s2.0-16244366467
"Lee, J., Vijaykrishnan, N., Irwin, M.J., Radhakrishnan, R.","Inverse discrete cosine transform architecture exploiting sparseness and symmetry properties",2004,"IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation",,,,"361","366",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17044364373&partnerID=40&md5=5d0ed99eb8179f703e007602b034c432",Conference Paper,Scopus,2-s2.0-17044364373
"Kandemir, M., Ozturk, O., Irwin, M.J., Kolcu, I.","Using data compression to increase energy savings in multi-bank memories",2004,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3149",,,"310","317",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35048834901&partnerID=40&md5=059d23e23087b5657d460802113e75c3",Article,Scopus,2-s2.0-35048834901
"Li, L., Degalahal, V., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","Soft error and energy consumption interactions: A data cache perspective",2004,"Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04",,,,"132","137",,54,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244375550&partnerID=40&md5=c94e6726dd260394a45929a74cc3cd3a",Conference Paper,Scopus,2-s2.0-16244375550
"Chen, G., Kandemir, M., Vijaykrishnan, N., Sivasubramaniam, A., Irwin, M.J.","Analyzing heap error behavior in embedded JVM environments",2004,"Second IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis, CODES+ISSS 2004",,,,"230","235",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244369474&partnerID=40&md5=4cb5b6fe7a38b7d9102cc2033213663d",Conference Paper,Scopus,2-s2.0-16244369474
"Xie, Y., Li, L., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.","Reliability-aware co-synthesis for embedded systems",2004,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",,,,"41","50",,40,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-11244324452&partnerID=40&md5=297635cb2e5f649dc6a2ed2b226889fd",Conference Paper,Scopus,2-s2.0-11244324452
"Swankoski, E.J., Brooks, R.R., Narayanan, V., Kandemir, M., Irwin, M.J.","A parallel architecture for secure FPGA symmetric encryption",2004,"Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)","18",,,"1803","1810",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-12444292161&partnerID=40&md5=7a6513392d0f16f3f6744dbe500aacb7",Conference Paper,Scopus,2-s2.0-12444292161
"Theocharides, T., Link, G., Vijaykrishnan, N., Irwin, M.J., Srikantam, V.","A generic reconfigurable neural network architecture implemented as a network on chip",2004,"Proceedings - IEEE International SOC Conference",,, TA1.3,"191","194",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-14844337467&partnerID=40&md5=679bfa961f5db05d026b0b4f89006c93",Conference Paper,Scopus,2-s2.0-14844337467
"Ünlü, K., Çetiner, S.M., Degalahal, V., Vijaykrishnan, N., Irwin, M.J.","Testing neutron-induced soft errors in semiconductor memory, invited",2004,"Transactions of the American Nuclear Society","91",,,"825","826",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33244470405&partnerID=40&md5=a15cf7723b1e9da74148d6c9c588a916",Conference Paper,Scopus,2-s2.0-33244470405
"Tsai, Y.-F., Ankadi, A.H., Vijaykrishnan, N., Irwin, M.J., Theocharides, T.","ChipPower: An architecture-level leakage simulator",2004,"Proceedings - IEEE International SOC Conference",,, WB3.2,"395","398",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-14844296421&partnerID=40&md5=d93f673564fc5bc1537d277eb3c0cdf6",Conference Paper,Scopus,2-s2.0-14844296421
"Gayasen, A., Lee, K., Vijaykrishnan, N., Kandemir, M., Irwin, M.J., Tuan, T.","A dual-V<inf>DD</inf> low power FPGA architecture",2004,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3203",,,"145","157",,24,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21144438699&partnerID=40&md5=1197a59c7239c688e3c3fc986af887a0",Article,Scopus,2-s2.0-21144438699
"Hung, W., Addo-Ouaye, C., Theocharides, T., Xie, Y., Vijaykrishnan, N., Irwin, M.J.","Thermal-aware IP visualization and placement for networks-on-chip architecture",2004,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"430","437",,52,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17644418462&partnerID=40&md5=d95191fde42f80f6a85a8332a90b02db",Conference Paper,Scopus,2-s2.0-17644418462
"Hung, W., Xie, Y., Vijaykrishnan, N., Kandemir, M., Irwin, M.J., Tsai, Y.","Total power optimization through simultaneously multiple-V<inf>DD</inf> multiple-V<inf>TH</inf> assignment and device sizing with stack forcing",2004,"Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04",,,,"144","149",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244371744&partnerID=40&md5=558b31b2c7d478809ceeb29fef8a953f",Conference Paper,Scopus,2-s2.0-16244371744
"Srinivasan, S., Gayasen, A., Vijaykrishnan, N., Kandemir, M., Xie, Y., Irwin, M.J.","Improving soft-error tolerance of FPGA configuration bits",2004,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 2A.2,"107","110",,43,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244396731&partnerID=40&md5=77596196e262025facd8f3c9db2b9293",Conference Paper,Scopus,2-s2.0-16244396731
"Tsai, Y.-F., Duarte, D.E., Vijaykrishnan, N., Irwin, M.J.","Characterization and modeling of run-time techniques for leakage power reduction",2004,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","12","11",,"1221","1232",,31,10.1109/TVLSI.2004.836315,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-9244264947&doi=10.1109%2fTVLSI.2004.836315&partnerID=40&md5=8da3ae4d39e1f560bb76ccb91a13ca91",Article,Scopus,2-s2.0-9244264947
"Saputra, H., Chen, G., Brooks, R., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","Code protection for resource-constrained embedded devices",2004,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)",,,,"240","248",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544268387&partnerID=40&md5=e9cce96fad420519db058d0fd8f4c48e",Conference Paper,Scopus,2-s2.0-4544268387
"Lee, J., Vijaykrishnan, N., Irwin, M.J.","Efficient VLSI implementation of inverse discrete cosine transform",2004,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","5",,,"V","177-V-180",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544353642&partnerID=40&md5=f2831611735901c89ccf2f9be4034a31",Conference Paper,Scopus,2-s2.0-4544353642
"Theocharides, T., Link, G., Swankoski, E., Vijaykrishnan, N., Irwin, M.J., Schmit, H.","Evaluating alternative implementations for LDPC decoder check node function",2004,"Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design",,,,"77","82",,6,10.1109/ISVLSI.2004.1339511,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544266980&doi=10.1109%2fISVLSI.2004.1339511&partnerID=40&md5=e180eb14b6a80e43de74a6cb35c5fd2f",Conference Paper,Scopus,2-s2.0-4544266980
"Pirretti, M., Link, G.M., Brooks, R.R., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","Fault tolerant algorithms for network-on-chip interconnect",2004,"Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design",,,,"46","51",,149,10.1109/ISVLSI.2004.1339507,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544376708&doi=10.1109%2fISVLSI.2004.1339507&partnerID=40&md5=9e708a947865f7451c117f50cab1c518",Conference Paper,Scopus,2-s2.0-4544376708
"Ozturk, O., Kandemir, M., Demirkiran, I., Chen, G., Irwin, M.J.","Data compression for improving SPM behavior",2004,"Proceedings - Design Automation Conference",,,,"401","406",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4444283877&partnerID=40&md5=c260ba9037ba2f6f3d921ac41e574a8a",Conference Paper,Scopus,2-s2.0-4444283877
"Chen, G., Kang, B.-T., Kandemir, M., Vijaykrishnan, N., Irwin, M.J., Chandramouli, R.","Studying energy trade offs in offloading computation/compilation in Java-enabled mobile devices",2004,"IEEE Transactions on Parallel and Distributed Systems","15","9",,"795","809",,82,10.1109/TPDS.2004.47,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544270661&doi=10.1109%2fTPDS.2004.47&partnerID=40&md5=e42d1f58e2609cd9324f76e24d82bae6",Article,Scopus,2-s2.0-4544270661
"Tsai, Y.-F., Duarte, D., Vijaykrishnan, N., Irwin, M.J.","Impact of process scaling on the efficacy of leakage reduction schemes",2004,"2004 International Conference on Integrated Circuit Design and Technology, ICICDT",,,,"3","11",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4143094905&partnerID=40&md5=49c3a0dec9536fc03d123b9c595bbae4",Conference Paper,Scopus,2-s2.0-4143094905
"Li, L., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","A crosstalk aware interconnect with variable cycle transmission",2004,"Proceedings - Design, Automation and Test in Europe Conference and Exhibition","1",,,"102","107",,49,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042561817&partnerID=40&md5=73569d1721af6256599594bccd513423",Conference Paper,Scopus,2-s2.0-3042561817
"Hu, J.S., Vijaykrishnan, N., Kim, S., Kandemir, M., Irwin, M.J.","Scheduling reusable instructions for power reduction",2004,"Proceedings - Design, Automation and Test in Europe Conference and Exhibition","1",,,"148","153",,5,10.1109/DATE.2004.1268841,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042604822&doi=10.1109%2fDATE.2004.1268841&partnerID=40&md5=62362fdd55796c23bff82c18ae8360b1",Conference Paper,Scopus,2-s2.0-3042604822
"Saputra, H., Chen, G., Brooks, R., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","Code protection for resource-constrained embedded devices",2004,"ACM SIGPLAN Notices","39","7",,"240","248",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544306067&partnerID=40&md5=3c3fff9839078a1caddfcbe3209043e0",Conference Paper,Scopus,2-s2.0-4544306067
"Xu, W., Vijaykrishnan, N., Xie, Y., Irwin, M.J.","Design of a nanosensor array architecture",2004,"Proceedings of the ACM Great Lakes Symposium on VLSI",,,,"298","303",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942696867&partnerID=40&md5=1413dff4b45e9756acf13c60f2e404b9",Conference Paper,Scopus,2-s2.0-2942696867
"Ozturk, O., Kandemir, M., Irwin, M.J., Kolcu, I.","Tuning data replication for improving behavior of MPSoC applications",2004,"Proceedings of the ACM Great Lakes Symposium on VLSI",,,,"170","173",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942685029&partnerID=40&md5=c7425b9d15d30d3e9d54499e27d0d189",Conference Paper,Scopus,2-s2.0-2942685029
"Gayasen, A., Tsai, Y., Vijaykrishnan, N., Kandemir, M., Irwirn, M.J., Tuan, T.","Reducing leakage energy in FPGAs using region-constrained placement",2004,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA","12",,,"51","58",,90,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2442474225&partnerID=40&md5=69084d645f00ce70033d47a69502b077",Conference Paper,Scopus,2-s2.0-2442474225
"Lee, J., Vijaykrishnan, N., Irwin, M.J., Wolf, W.","An architecture for motion estimation in the transform domain",2004,"Proceedings of the IEEE International Conference on VLSI Design","17",,,"1077","1082",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342559117&partnerID=40&md5=2742f720143d6b790fa6bfb62b3f6a4d",Conference Paper,Scopus,2-s2.0-2342559117
"DeRenzo, M., Irwin, M.J., Vijaykrishnan, N.","Designing leakage aware multipliers",2004,"Proceedings of the IEEE International Conference on VLSI Design","17",,,"654","657",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342533025&partnerID=40&md5=4f2ca674f637fe65e9e03043ab6f8a07",Conference Paper,Scopus,2-s2.0-2342533025
"Hu, J.S., Vijaykrishnan, N., Irwin, M.J.","Exploring wakeup-free instruction scheduling",2004,"IEEE High-Performance Computer Architecture Symposium Proceedings","10",,,"232","241",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342625202&partnerID=40&md5=d80410e40baaed202fcfbdd972454b0e",Conference Paper,Scopus,2-s2.0-2342625202
"Theocharides, T., Link, G., Vijaykrishnan, N., Irwin, M.J., Wolf, W.","Embedded hardware face detection",2004,"Proceedings of the IEEE International Conference on VLSI Design","17",,,"133","138",,52,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342517386&partnerID=40&md5=2a1d6bf197d2ce85bada451050695baa",Conference Paper,Scopus,2-s2.0-2342517386
"Parikh, A., Kim, S., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.","Instruction Scheduling for Low Power",2004,"Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology","37","1",,"129","149",,25,10.1023/B:VLSI.0000017007.28247.f6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1842739856&doi=10.1023%2fB%3aVLSI.0000017007.28247.f6&partnerID=40&md5=a6976086420bb0b45416bcc8c87c82b8",Review,Scopus,2-s2.0-1842739856
"Kandemir, M., Ramanujam, J., Irwin, M.J., Vijaykrishnan, N., Kadayif, I., Parikh, A.","A compiler-based approach for dynamically managing scratch-pad memories in embedded systems",2004,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","23","2",,"243","260",,50,10.1109/TCAD.2003.822123,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1242286076&doi=10.1109%2fTCAD.2003.822123&partnerID=40&md5=4b43132343f586e4c7dc8b7dc4e89672",Article,Scopus,2-s2.0-1242286076
"Li, L., Degalahal, V., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","Soft Error and Energy Consumption Interactions: A Data Cache Perspective",2004,"Proceedings of the International Symposium on Low Power Electronics and Design","2004-January","January", 1349323,"132","137",,32,10.1109/LPE.2004.240852,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84932138415&doi=10.1109%2fLPE.2004.240852&partnerID=40&md5=c1e8517e582fe6a0215a9adf48117516",Conference Paper,Scopus,2-s2.0-84932138415
"Kim, S., Tomar, S., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","Energy-efficient Java execution using local memory and object co-location",2004,"IEE Proceedings: Computers and Digital Techniques","151","1",,"33","42",,6,10.1049/ip-cdt:20040186,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542476897&doi=10.1049%2fip-cdt%3a20040186&partnerID=40&md5=faf2020753b678bda1b76a5ad63f1da8",Conference Paper,Scopus,2-s2.0-1542476897
"Degalahal, V., Ramanarayanan, R., Vijaykrishnan, N., Xie, Y., Irwin, M.J.","The effect of threshold voltages on the soft error rate",2004,"Proceedings - 5th International Symposium on Quality Electronic Design, ISQUED 2004",,,,"503","508",,33,10.1109/ISQED.2004.1283723,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942633451&doi=10.1109%2fISQED.2004.1283723&partnerID=40&md5=d00190e374a755291f3e7da1b56f9191",Conference Paper,Scopus,2-s2.0-2942633451
"Hung, W., Xie, Y., Vijaykrishnan, N., Kandemir, M., Irwin, M.J., Tsai, Y.","Total Power Optimization through Simultaneously Multiple-V&lt;inf&gt;DD&lt;/inf&gt; Multiple-V&lt;inf&gt;TH&lt;/inf&gt; Assignment and Device Sizing with Stack Forcing",2004,"Proceedings of the International Symposium on Low Power Electronics and Design","2004-January","January", 1349325,"144","149",,7,10.1109/LPE.2004.240886,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49049120587&doi=10.1109%2fLPE.2004.240886&partnerID=40&md5=ea64233f3935dcf24e6882e535a38098",Conference Paper,Scopus,2-s2.0-49049120587
"Zhang, W., Hu, J.S., Degalahal, V., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.","Reducing Instruction Cache Energy Consumption Using a Compiler-Based Strategy",2004,"ACM Transactions on Architecture and Code Optimization","1","1",,"3","33",,12,10.1145/980152.980154,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84987658048&doi=10.1145%2f980152.980154&partnerID=40&md5=95d64d70a4bf08d9cc00630c3d79897d",Article,Scopus,2-s2.0-84987658048
"Li, L., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","Adaptive error protection for energy efficiency",2003,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"2","7",,40,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0347409250&partnerID=40&md5=ed31f5b379b192a9d8aab5f5dd28e9a2",Conference Paper,Scopus,2-s2.0-0347409250
"Delaluz, V., Kandemir, M., Sivasubramaniam, A., Irwin, M.J., Vijaykrishnan, N.","Reducing dTLB energy through dynamic resizing",2003,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"358","363",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0344982086&partnerID=40&md5=eed47c2cfbea371b02f217bf827bd18a",Conference Paper,Scopus,2-s2.0-0344982086
"Kim, S., Vijaykrishnan, N., Irwin, M.J., John, L.K.","On Load Latency in Low-Power Caches",2003,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"258","261",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542299280&partnerID=40&md5=17c837ca5ee5b9523b4f38540fbd5b90",Conference Paper,Scopus,2-s2.0-1542299280
"Zhang, W., Kandemir, M., Sivasubramaniam, A., Irwin, M.J.","Performance, energy, and reliability tradeoffs in replicating hot cache lines",2003,"CASES 2003: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems",,,,"309","317",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18844451753&partnerID=40&md5=fe7b1e956ed719bc3888dc12c14263cf",Conference Paper,Scopus,2-s2.0-18844451753
"Hegde, A., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","VL-CDRAM: Variable Line Sized Cached DRAMs",2003,"Hardware/Software Codesign - Proceedings of the International Workshop",,,,"132","137",,4,10.1109/CODESS.2003.1275272,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1142299885&doi=10.1109%2fCODESS.2003.1275272&partnerID=40&md5=95d67cc976e3452e30f53ef861a063f2",Conference Paper,Scopus,2-s2.0-1142299885
"Kandemir, M., Irwin, M.J., Chen, G., Ramanujam, J.","Address register assignment for reducing code size",2003,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2622",,,"273","289",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35248821788&partnerID=40&md5=a43162595a337416d97309669ff1b090",Article,Scopus,2-s2.0-35248821788
"Chen, G., Vijaykrishnan, N., Kandemir, M., Irwin, M.J., Wolczko, M.","Tracking Object Life Cycle for Leakage Energy Optimization",2003,"Hardware/Software Codesign - Proceedings of the International Workshop",,,,"213","218",,4,10.1145/944700.944701,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1142263471&doi=10.1145%2f944700.944701&partnerID=40&md5=73cc34b30fd25ffb8bb4767e68039840",Conference Paper,Scopus,2-s2.0-1142263471
"Zhang, W., Kandemir, M., Vijaykrishnan, N., Irwin, M.J., De, V.","Compiler support for reducing leakage energy consumption",2003,"Proceedings -Design, Automation and Test in Europe, DATE",,, 1253774,"1146","1147",,26,10.1109/DATE.2003.1253774,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350201078&doi=10.1109%2fDATE.2003.1253774&partnerID=40&md5=056f2a21509d9e893d05945ad88daefe",Conference Paper,Scopus,2-s2.0-70350201078
"Sezer, U., Chen, G., Kandemir, M., Saputra, H., Irwin, M.J.","Exploiting bank locality in multi-bank memories",2003,"CASES 2003: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems",,,,"287","297",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18844436996&partnerID=40&md5=c7bad9d4aa1a6c631c2bbfd1d29631ab",Conference Paper,Scopus,2-s2.0-18844436996
"Hu, J.S., Nadgir, A., Vijaykrishnan, N., Irwin, M.J., Kandemir, M.","Exploiting Program Hotspots and Code Sequentiality for Instruction Cache Leakage Management",2003,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"402","407",,30,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542269318&partnerID=40&md5=1b86d5cb80710e7b7a683104bcba2407",Conference Paper,Scopus,2-s2.0-1542269318
"Kim, H.S., Vijaykrishnan, N., Kandemir, M., Brockmeyer, E., Catthoor, F., Irwin, M.J.","Estimating Influence of Data Layout Optimizations on Sdram Energy Consumption",2003,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"40","43",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542359434&partnerID=40&md5=b7398fa8fcb93047707a9d44d87161fb",Conference Paper,Scopus,2-s2.0-1542359434
"Saputra, H., Vijaykrishnan, N., Kandemir, M., Irwin, M.J., Brooks, R., Kim, S., Zhang, W.","Masking the energy behavior of des encryption",2003,"Proceedings -Design, Automation and Test in Europe, DATE",,, 1253591,"84","89",,45,10.1109/DATE.2003.1253591,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893793732&doi=10.1109%2fDATE.2003.1253591&partnerID=40&md5=1e654f96838fae2b1a96a171c10517dd",Conference Paper,Scopus,2-s2.0-84893793732
"Kim, N.S., Austin, T., Blaauw, D., Mudge, T., Flautner, K., Hu, J.S., Jane Irwin, M., Kandemir, M., Narayanan, V.","Leakage Current: Moore's Law Meets Static Power",2003,"Computer","36","12",,"68","75+4",,624,10.1109/MC.2003.1250885,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0346750535&doi=10.1109%2fMC.2003.1250885&partnerID=40&md5=93af629d1578f2bfe0ae06cd2b20268e",Review,Scopus,2-s2.0-0346750535
"Kim, E.J., Yum, K.H., Link, G.M., Vijaykrishnan, N., Kandemir, M., Irwin, M.J., Yousif, M., Das, C.R.","Energy Optimization Techniques in Cluster Interconnects",2003,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"459","464",,78,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542299255&partnerID=40&md5=9bf2ffd413d5a5c1ad54d6f7ab0c43f6",Conference Paper,Scopus,2-s2.0-1542299255
"Kim, H.S., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","Adapting instruction level parallelism for optimizing leakage in VLIW architectures",2003,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)",,,,"275","283",,21,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0242612081&partnerID=40&md5=f1c56026cdf5fe6dafe6148b00a42d9b",Conference Paper,Scopus,2-s2.0-0242612081
"Chen, G., Kandemir, M., Vijaykrishnan, N., Irwin, M.J., Mathiske, B., Wolczko, M.","Heap compression for memory-constrained Java environments",2003,"ACM SIGPLAN Notices","38","11",,"282","301",,37,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1442313151&partnerID=40&md5=e2612cfb958a0b6eacb14c63357bd188",Conference Paper,Scopus,2-s2.0-1442313151
"Duarte, D.E., Vijaykrishnan, N., Irwin, M.J.","A clock power model to evaluate impact of architectural and technology optimizations - A summary",2003,"IEEE Circuits and Systems Magazine","3","3",,"36","39",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3943093969&partnerID=40&md5=9a9d82e274c0592c3706971749c2706e",Article,Scopus,2-s2.0-3943093969
"Saputra, H., Vijaykrishnan, N., Kandemir, M., Irwin, M.J., Brooks, R.","Masking the energy behaviour of encryption algorithms",2003,"IEE Proceedings: Computers and Digital Techniques","150","5 SPEC. ISS.",,"274","284",,4,10.1049/ip-cdt:20030832,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0345358578&doi=10.1049%2fip-cdt%3a20030832&partnerID=40&md5=4b742873643c977505c985afb03b24da",Conference Paper,Scopus,2-s2.0-0345358578
"Tsai, Y.-F., Duarte, D., Vijaykrishnan, N., Irwin, M.J.","Implications of technology scaling on leakage reduction techniques",2003,"Proceedings - Design Automation Conference",,,,"187","190",,26,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0043136768&partnerID=40&md5=6b054c2bfb0126ce4e1e8e694e490ac1",Conference Paper,Scopus,2-s2.0-0043136768
"Kim, H.S., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","Adapting instruction level parallelism for optimizing leakage in VLIW architectures",2003,"ACM SIGPLAN Notices","38","7",,"275","283",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1442288679&partnerID=40&md5=386a9eb8cadf7507754282b6a6de0a01",Conference Paper,Scopus,2-s2.0-1442288679
"Kim, S., Vijaykrishnan, S., Kandemir, M., Sivasubramaniam, A., Irwin, M.J.","Partitioned Instruction Cache Architecture for Energy Efficiency",2003,"ACM Transactions on Embedded Computing Systems","2","2",,"163","185",,21,10.1145/643470.643473,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542750720&doi=10.1145%2f643470.643473&partnerID=40&md5=6669518a7bce052a4002015eedc322e0",Article,Scopus,2-s2.0-1542750720
"Li, L., Kadayif, I., Tsai, Y.-F., Vijaykrishnan, N., Kandemir, M., Irwin, M.J., Sivasubramaniam, A.","Managing leakage energy in cache hierarchies",2003,"Journal of Instruction-Level Parallelism","5",,,"","",24,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942739373&partnerID=40&md5=a84a78c2b92fdd8b1d3ce98b965b0bee",Conference Paper,Scopus,2-s2.0-2942739373
"Irwin, M.J.","Power-aware designers at odds with power grid designers?",2003,"IEEE Design and Test of Computers","20","3",,"120","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038382882&partnerID=40&md5=546288de85461a7a67f1605d29ed5b51",Review,Scopus,2-s2.0-0038382882
"Kang, B.-T., Vijaykrishnan, N., Irwin, M.J., Duarte, I.D.","The substrate noise detector for noise tolerant mixed-signal IC",2003,"Proceedings - IEEE International SOC Conference, SOCC 2003",,, 1241520,"279","280",,2,10.1109/SOC.2003.1241520,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942668030&doi=10.1109%2fSOC.2003.1241520&partnerID=40&md5=2d349daebf8e1117a9886677f30450ea",Conference Paper,Scopus,2-s2.0-2942668030
"Hu, J.S., Vijaykrishnan, N., Irwin, M.J., Kandemir, M.","Using dynamic branch behavior for power-efficient instruction fetch",2003,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI","2003-January",, 1183363,"127","132",,16,10.1109/ISVLSI.2003.1183363,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84940664601&doi=10.1109%2fISVLSI.2003.1183363&partnerID=40&md5=76b76c54069f5e4936d50938c96c61a5",Conference Paper,Scopus,2-s2.0-84940664601
"Duarte, D., Vijaykrishnan, N., Irwin, M.J.","Energy and timing characterization of VLSI charge-pump phase-locked loops",2003,"Proceedings - IEEE International SOC Conference, SOCC 2003",,, 1241539,"341","344",,,10.1109/SOC.2003.1241539,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945373605&doi=10.1109%2fSOC.2003.1241539&partnerID=40&md5=089c453f5d63b0ece52ca5c8b6d62bef",Conference Paper,Scopus,2-s2.0-84945373605
"Bhatkar, A., Chandramouli, R., Vijaykrishnan, N., Irwin, M.J.","Computation and transmission energy modeling through profiling for MPEG4 video transmission",2003,"Proceedings - IEEE International Conference on Multimedia and Expo","1",, 1220909,"I281","I284",,,10.1109/ICME.2003.1220909,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908481777&doi=10.1109%2fICME.2003.1220909&partnerID=40&md5=d714e6085d683b4de6ea3e04bc5eab1d",Conference Paper,Scopus,2-s2.0-84908481777
"Degalahal, V., Vijaykrishnan, N., Irwin, M.J.","Analyzing soft errors in leakage optimized SRAM design",2003,"Proceedings of the IEEE International Conference on VLSI Design","2003-January",, 1183141,"227","233",,43,10.1109/ICVD.2003.1183141,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84941341670&doi=10.1109%2fICVD.2003.1183141&partnerID=40&md5=9966c1211f7c480c90dee36656be01c0",Conference Paper,Scopus,2-s2.0-84941341670
"Lee, J., Vijaykrishnan, N., Irwin, M.J., Chandramouli, R.","An efficient implementation of hierarchical image coding",2003,"IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation","2003-January",, 1235697,"363","368",,,10.1109/SIPS.2003.1235697,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84943271243&doi=10.1109%2fSIPS.2003.1235697&partnerID=40&md5=73150567d54d4988b4bc7807c0713034",Conference Paper,Scopus,2-s2.0-84943271243
"Ramanarayanan, R., Degalahal, V., Vijaykrishnan, N., Irwin, M.J., Duarte, D.","Analysis of soft error rate in flip-flops and scannable latches",2003,"Proceedings - IEEE International SOC Conference, SOCC 2003",,, 1241499,"231","234",,34,10.1109/SOC.2003.1241499,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449462530&doi=10.1109%2fSOC.2003.1241499&partnerID=40&md5=be737aae190b3ff4db5e8af8867b1025",Conference Paper,Scopus,2-s2.0-70449462530
"Chen, G., Chen, G., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.","Energy-aware code cache management for memory-constrained Java devices",2003,"Proceedings - IEEE International SOC Conference, SOCC 2003",,, 1241488,"179","182",,7,10.1109/SOC.2003.1241488,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883393830&doi=10.1109%2fSOC.2003.1241488&partnerID=40&md5=1e5554cba1ee181f542ddf8f545dfea1",Conference Paper,Scopus,2-s2.0-84883393830
"Saputra, H., Vijaykrishnan, N., Kandemir, M., Brooks, R., Irwin, M.J.","Exploiting value locality for secure-energy aware communication",2003,"IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation","2003-January",, 1235654,"116","121",,2,10.1109/SIPS.2003.1235654,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84943274232&doi=10.1109%2fSIPS.2003.1235654&partnerID=40&md5=ffdbe2ff80a05a9928b49bcafae38805",Conference Paper,Scopus,2-s2.0-84943274232
"Li, L., Vijaykrishnan, N., Kandemir, M., Irwin, M.J., Kadayif, I.","CCC: Crossbar connected caches for reducing energy consumption of on-chip multiprocessors",2003,"Proceedings - Euromicro Symposium on Digital System Design, DSD 2003",,,,"41","48",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35348895370&partnerID=40&md5=c9e0e1993041b47fb9251ac29770b1b9",Conference Paper,Scopus,2-s2.0-35348895370
"Vijaykrishnan, N., Kandemir, M., Irwin, M.J., Kim, H.S., Ye, W., Duarte, D.","Evaluating integrated hardware-software optimizations using a unified energy estimation framework",2003,"IEEE Transactions on Computers","52","1",,"59","76",,25,10.1109/TC.2003.1159754,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037249179&doi=10.1109%2fTC.2003.1159754&partnerID=40&md5=4f11d3057e11bef0ddc33269d5a18dd0",Article,Scopus,2-s2.0-0037249179
"Gurumurthi, S., Zhang, J., Sivasubramaniam, A., Kandemir, M., Franke, H., Vijaykrishnan, N., Irwin, M.J.","Interplay of energy and performance for disk arrays running transaction processing workloads",2003,"2003 IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS 2003",,, 1190239,"123","132",,41,10.1109/ISPASS.2003.1190239,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84943414501&doi=10.1109%2fISPASS.2003.1190239&partnerID=40&md5=8bb43866141527f98665b4271fff9234",Conference Paper,Scopus,2-s2.0-84943414501
"Chen, G., Kang, B., Kandemir, M., Vijaykrishnan, N., Irwin, M.J., Chandramouli, R.","Energy-aware compilation and execution in Java-enabled mobile devices",2003,"Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2003",,, 1213116,"","",,7,10.1109/IPDPS.2003.1213116,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-63349098416&doi=10.1109%2fIPDPS.2003.1213116&partnerID=40&md5=2e95245d2f7d1ea35a9d404dec874ac4",Conference Paper,Scopus,2-s2.0-63349098416
"Gurumurthi, S., An, N., Sivasubramaniam, A., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","Energy and performance considerations in work partitioning for mobile spatial queries",2003,"Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2003",,, 1213115,"","",,2,10.1109/IPDPS.2003.1213115,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33645230709&doi=10.1109%2fIPDPS.2003.1213115&partnerID=40&md5=d41168154fff751def488b45fd6fcc32",Conference Paper,Scopus,2-s2.0-33645230709
"Duarte, D., Vijaykrishnan, N., Irwin, M.J.","A complete phase-locked loop power consumption model",2002,"Proceedings -Design, Automation and Test in Europe, DATE",,, 998464,"1108","",,5,10.1109/DATE.2002.998464,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847747730&doi=10.1109%2fDATE.2002.998464&partnerID=40&md5=4c5c62c3cfd356e0c2d379aa9565ddb3",Conference Paper,Scopus,2-s2.0-33847747730
"Hu, J.S., Vijaykrishnan, N., Kandemir, A., Irwin, A.J.","Power-efficient trace caches",2002,"Proceedings -Design, Automation and Test in Europe, DATE",,, 999209,"1091","",,6,10.1109/DATE.2002.999209,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35048856128&doi=10.1109%2fDATE.2002.999209&partnerID=40&md5=e09c279b41cc122be4f8dd70a3a15186",Conference Paper,Scopus,2-s2.0-35048856128
"Duarte, D.E., Vijaykrishnan, N., Irwin, M.J.","A clock power model to evaluate impact of architectural and technology optimizations",2002,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","10","6",,"844","855",,54,10.1109/TVLSI.2002.808433,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036999694&doi=10.1109%2fTVLSI.2002.808433&partnerID=40&md5=6e11c5289a388212058ed1827d9aa424",Article,Scopus,2-s2.0-0036999694
"De, V., Irwin, M.J., Piguet, C., Verbauwhede, I.","Foreword ISLPED proceedings: Future perspectives",2002,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"iii","iv",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036954444&partnerID=40&md5=bd1ebdb11171bc6212997b19779f742d",Editorial,Scopus,2-s2.0-0036954444
"Kadayif, I., Kandemir, M., Vijaykrishnan, N., Irwin, M.J., Sivasubramaniam, A.","EAC: A compiler framework for high-level energy estimation and optimization",2002,"Proceedings -Design, Automation and Test in Europe, DATE",,, 998310,"436","442",,20,10.1109/DATE.2002.998310,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891377982&doi=10.1109%2fDATE.2002.998310&partnerID=40&md5=3c8626d101c7c78f94c066a6aebd94bb",Conference Paper,Scopus,2-s2.0-84891377982
"Saputra, H., Kandemir, M., Vijaykrishnan, N., Irwin, M.J., Hu, J.S., Hsu, C.-H., Kremer, U.","Energy-conscious compilation based on voltage scaling",2002,"Joint COnference on Languages, Compilers and Tools for Embedded Systems and Software and Compilers for Embedded Systems",,,,"2","11",,72,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036974702&partnerID=40&md5=6adee73b69cc352ff1d44911f3aa6146",Conference Paper,Scopus,2-s2.0-0036974702
"Hu, J.S., Kandemir, M., Vijaykrishnan, N., Irwin, M.J., Saputra, H., Zhang, W.","Compiler-directed cache polymorphism",2002,"Joint COnference on Languages, Compilers and Tools for Embedded Systems and Software and Compilers for Embedded Systems",,,,"165","174",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036979988&partnerID=40&md5=0b2ce36454bc8d2fb3896f593753d2ca",Conference Paper,Scopus,2-s2.0-0036979988
"An, N., Gurumurthi, S., Sivasubramaniam, A., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","Energy-performance trade-offs for spatial access methods on memory-resident data",2002,"VLDB Journal","11","3",,"179","197",,4,10.1007/s00778-002-0073-x,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036876664&doi=10.1007%2fs00778-002-0073-x&partnerID=40&md5=0356b4a6770c0df3e3cc8ef3ad763e18",Conference Paper,Scopus,2-s2.0-0036876664
"Chen, G., Kandemir, M., Vijaykrishnan, N., Irwin, M.J., Wolf, W.","Using memory compression for energy reduction in an embedded java system",2002,"Journal of Circuits, Systems and Computers","11","5",,"537","555",,,10.1142/S0218126602000604,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0347304569&doi=10.1142%2fS0218126602000604&partnerID=40&md5=4b1900be8d34944f51e7ef640d767956",Article,Scopus,2-s2.0-0347304569
"Chen, G., Kandemir, M., Vijaykrishnan, N., Irwin, M.J., Wolf, W.","Energy savings through compression in embedded Java environments",2002,"Hardware/Software Codesign - Proceedings of the International Workshop",,,,"163","168",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036047123&partnerID=40&md5=6f4fc2262b82f360dc77ef8ed7dab3f0",Conference Paper,Scopus,2-s2.0-0036047123
"Delaluz, V., Sivasubramaniam, A., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.","Scheduler-based DRAM energy management",2002,"Proceedings - Design Automation Conference",,,,"697","702",,98,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036049630&partnerID=40&md5=28c60b8e5cbdf5acfd65845885c7e183",Conference Paper,Scopus,2-s2.0-0036049630
"Duarte, D., Tsai, Y.-F., Vijaykrishnan, N., Irwin, M.J.","Evaluating run-time techniques for leakage power reduction",2002,"Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002",,, 994881,"31","38",,82,10.1109/ASPDAC.2002.994881,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962299846&doi=10.1109%2fASPDAC.2002.994881&partnerID=40&md5=40a34ed03275e5b8478f22d8145389a0",Conference Paper,Scopus,2-s2.0-84962299846
"Kim, S., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","Predictive precharging for bitline leakage energy reduction",2002,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit","2002-January",, 1158027,"36","40",,5,10.1109/ASIC.2002.1158027,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949442140&doi=10.1109%2fASIC.2002.1158027&partnerID=40&md5=5c60c7641491a7bccabc649e410fca65",Conference Paper,Scopus,2-s2.0-84949442140
"Duarte, D., Narayanan, V., Irwin, M.J.","Impact of technology scaling in the clock system power",2002,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI","2002-January",, 1016875,"59","64",,24,10.1109/ISVLSI.2002.1016875,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84948706668&doi=10.1109%2fISVLSI.2002.1016875&partnerID=40&md5=f79015ee2893166ef624f1060b4ee847",Conference Paper,Scopus,2-s2.0-84948706668
"Chen, G., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.","PennBench: A benchmark suite for embedded Java",2002,"2002 IEEE International Workshop on Workload Characterization, WWC 2002",,, 1226495,"71","80",,15,10.1109/WWC.2002.1226495,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962867186&doi=10.1109%2fWWC.2002.1226495&partnerID=40&md5=98927971da3fa91b898dfad0d8e2e62f",Conference Paper,Scopus,2-s2.0-84962867186
"Xu, W., Parikh, A., Kandemir, M., Irwin, M.J.","Fine-grain instruction scheduling for low energy",2002,"IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation","2002-January",, 1049719,"258","263",,,10.1109/SIPS.2002.1049719,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84948954760&doi=10.1109%2fSIPS.2002.1049719&partnerID=40&md5=16ad57b04604d09c76187b535a23b5a7",Conference Paper,Scopus,2-s2.0-84948954760
"Ramanarayanan, R., Vijaykrishnan, N., Irwin, M.J.","Characterizing dynamic and leakage power behavior in flip-flops",2002,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit","2002-January",, 1158098,"433","437",,15,10.1109/ASIC.2002.1158098,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847211913&doi=10.1109%2fASIC.2002.1158098&partnerID=40&md5=4af48bd6b569c4bae794bc50203563fc",Conference Paper,Scopus,2-s2.0-33847211913
"Kang, B.-T., Narayanan, V., Irwin, M.J., Chandramouli, R.","Power efficient adaptive M-QAM design using adaptive pipelined analog-to-digital converter",2002,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","3",,,"2705","2708",,,10.1109/ICASSP.2002.5745206,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036293810&doi=10.1109%2fICASSP.2002.5745206&partnerID=40&md5=507cfa0470125adebe0916c158d2cfb9",Article,Scopus,2-s2.0-0036293810
"Geethanjali, E., Narayanan, V., Irwin, M.J.","An analytical power estimation model for crossbar interconnects",2002,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit","2002-January",, 1158042,"119","123",,6,10.1109/ASIC.2002.1158042,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18744391289&doi=10.1109%2fASIC.2002.1158042&partnerID=40&md5=2bb0c9c574384ab88979520fb42c8d64",Conference Paper,Scopus,2-s2.0-18744391289
"Duarte, D., Vijaykrishnan, N., Irwin, M.J., Tsai, Y.-F.","Impact of technology scaling and packaging on dynamic voltage scaling techniques",2002,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit","2002-January",, 1158064,"244","248",,7,10.1109/ASIC.2002.1158064,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1942515905&doi=10.1109%2fASIC.2002.1158064&partnerID=40&md5=a91e4e4cd05d6ff218cafd9de5d48b69",Conference Paper,Scopus,2-s2.0-1942515905
"Kadayif, I., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.","Hardware-software co-adaptation for data-intensive embedded applications",2002,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI","2002-January",, 1016868,"20","25",,,10.1109/ISVLSI.2002.1016868,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84948659471&doi=10.1109%2fISVLSI.2002.1016868&partnerID=40&md5=76f0d6293a19fcc140e3874892417b59",Conference Paper,Scopus,2-s2.0-84948659471
"Sivasubramaniam, A., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.","Designing energy-efficient software",2002,"Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2002",,, 1016580,"176","183",,5,10.1109/IPDPS.2002.1016580,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542593993&doi=10.1109%2fIPDPS.2002.1016580&partnerID=40&md5=8cee4b69de94c3730b81a2ffcb595e38",Conference Paper,Scopus,2-s2.0-1542593993
"Duarte, D., Vijaykrishnan, N., Irwin, M.J., Kim, H.-S., McFarland, G.","Impact of scaling on the effectiveness of dynamic power reduction schemes",2002,"Proceedings-IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 62,"382","387",,35,10.1109/ICCD.2002.1106798,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036396948&doi=10.1109%2fICCD.2002.1106798&partnerID=40&md5=00b8ffd3091419c1003849c93c2d1fe3",Article,Scopus,2-s2.0-0036396948
"Chen, G., Shetty, R., Kandemir, M., Vijaykrishnan, N., Irwin, M.J., Wolczko, M.","Tuning Garbage Collection for Reducing Memory System Energy in an Embedded Java Environment",2002,"ACM Transactions on Embedded Computing Systems","1","1",,"27","55",,26,10.1145/581888.581892,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-14244256378&doi=10.1145%2f581888.581892&partnerID=40&md5=1fff2d30173865fca3292685ac5958e1",Article,Scopus,2-s2.0-14244256378
"Li, L., Kadayif, I., Tsai, Y.-F., Vijaykrishnan, N., Kandemir, M., Irwin, M.J., Sivasubramaniam, A.","Leakage energy management in cache hierarchies",2002,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT","2002-January",, 1106012,"131","140",,63,10.1109/PACT.2002.1106012,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84948762407&doi=10.1109%2fPACT.2002.1106012&partnerID=40&md5=992991dcf6429dd40c3a2c46543cfae0",Conference Paper,Scopus,2-s2.0-84948762407
"Chen, G., Shetty, R., Kandemir, M., Vijaykrishnan, N., Irwin, M.J., Wolczko, M.","Tuning garbage collection in an embedded Java environment",2002,"Proceedings - International Symposium on High-Performance Computer Architecture","2002-January",, 995701,"92","103",,37,10.1109/HPCA.2002.995701,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750705950&doi=10.1109%2fHPCA.2002.995701&partnerID=40&md5=2f5e38541176cd1e87609e5c69e62cc2",Conference Paper,Scopus,2-s2.0-33750705950
"Gurumurthi, S., Sivasubramaniam, A., Irwin, M.J., Vijaykrishnan, N., Kandemir, M., Li, T., John, L.K.","Using complete machine simulation for software power estimation: The SoftWatt approach",2002,"Proceedings - International Symposium on High-Performance Computer Architecture","2002-January",, 995705,"141","150",,111,10.1109/HPCA.2002.995705,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954694130&doi=10.1109%2fHPCA.2002.995705&partnerID=40&md5=2fe7fdea22c2bbcfca705bd6dbc6b68b",Conference Paper,Scopus,2-s2.0-77954694130
"Delaluz, V., Kandemir, M., Vijaykrishnan, N., Irwin, M.J., Sivasubramaniam, A., Kolcu, I.","Compiler-directed array interleaving for reducing energy in multi-bank memories",2002,"Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002",,, 994936,"288","293",,27,10.1109/ASPDAC.2002.994936,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962240534&doi=10.1109%2fASPDAC.2002.994936&partnerID=40&md5=f9f1ce0c8efd02a39055961460e056b6",Conference Paper,Scopus,2-s2.0-84962240534
"Zhang, W., Hu, J.S., Degalahal, V., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.","Compiler-directed instruction cache leakage optimization",2002,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2002-January",, 1176251,"208","218",,49,10.1109/MICRO.2002.1176251,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84948993747&doi=10.1109%2fMICRO.2002.1176251&partnerID=40&md5=0508d61a44d8e0c70f24416945dab50b",Conference Paper,Scopus,2-s2.0-84948993747
"Zhao, J., Chandramouli, R., Vijaykrishnan, N., Irwirn, M.J., Kang, B., Somasundaram, S.","Influence of MPEG-4 parameters on system energy",2002,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit","2002-January",, 1158045,"137","142",,2,10.1109/ASIC.2002.1158045,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949439905&doi=10.1109%2fASIC.2002.1158045&partnerID=40&md5=5e2a5db2632b5d3bfa397d8d75fd76bd",Conference Paper,Scopus,2-s2.0-84949439905
"Chen, R.Y., Irwin, M.J., Bajwa, R.S.","Architecture-level power estimation and design experiments",2001,"ACM Transactions on Design Automation of Electronic Systems","6","1",,"50","66",,28,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0013026605&partnerID=40&md5=275b609e53539572c0940c3f524a341c",Article,Scopus,2-s2.0-0013026605
"Kandemir, M., Vijaykrishnan, N., Irwin, M.J., Ye, W.","Influence of compiler optimizations on system power",2001,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","9","6",,"801","804",,27,10.1109/92.974893,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035704561&doi=10.1109%2f92.974893&partnerID=40&md5=b6ff14fa09f9034c90900d3704199042",Article,Scopus,2-s2.0-0035704561
"Zhang, W., Vijaykrishnan, N., Kandemir, M., Irwin, M.J., Duarte, D., Tsai, Y.-E.","Exploiting VLIW schedule slacks for dynamic and leakage energy reduction",2001,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"102","113",,44,10.1109/MICRO.2001.991109,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035694661&doi=10.1109%2fMICRO.2001.991109&partnerID=40&md5=ecdfc765a00619263f25fe8b3d46286a",Conference Paper,Scopus,2-s2.0-0035694661
"Delaluz, V., Kandemir, M., Vijaykrishnan, N., Sivasubramaniam, A., Irwin, M.J.","Hardware and software techniques for controlling DRAM power modes",2001,"IEEE Transactions on Computers","50","11",,"1154","1173",,81,10.1109/12.966492,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035511102&doi=10.1109%2f12.966492&partnerID=40&md5=098d88ce462795f52f743871c11cfa30",Article,Scopus,2-s2.0-0035511102
"Esakkimuthu, G., Kim, H.S., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.","Investigating memory system energy behavior using software and hardware optimizations",2001,"VLSI Design","12","2",,"151","165",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034919443&partnerID=40&md5=5e3dc3f4b8d1c1883c16ca6a63ccacca",Article,Scopus,2-s2.0-0034919443
"Kadayif, I., Kandemir, M., Vijaykrishnan, N., Irwin, M.J., Ramanujam, J.","Morphable cache architectures: Potential benefits",2001,"SIGPLAN Notices (ACM Special Interest Group on Programming Languages)","36","8",,"128","137",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17244367653&partnerID=40&md5=bd147b9a2c68a2eb514596bae9713a6e",Article,Scopus,2-s2.0-17244367653
"Bishop, B., Lyuboslavsky, V., Vijaykrishnan, N., Irwin, M.J.","Design considerations for databus charge recovery",2001,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","9","1",,"104","106",,3,10.1109/92.920824,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035242958&doi=10.1109%2f92.920824&partnerID=40&md5=81a6d649474ae04853194fe527e3f8e1",Article,Scopus,2-s2.0-0035242958
"Thirugnanam, G., Vijaykrishnan, N., Irwin, M.J.","A novel low power CAM design",2001,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit",,,,"198","202",,22,10.1109/ASIC.2001.954697,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034782018&doi=10.1109%2fASIC.2001.954697&partnerID=40&md5=82dffb447c2e75607feea9ce7d48da40",Article,Scopus,2-s2.0-0034782018
"Kandemir, M., Vijaykrishnan, N., Irwin, M.J., Kim, H.S.","Experimental evaluation of energy behavior of iteration space tiling",2001,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2017",,,"142","157",,2,10.1007/3-540-45574-4_10,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84958772665&doi=10.1007%2f3-540-45574-4_10&partnerID=40&md5=001ae86a3e986ae6a28a6fe0dd470c34",Conference Paper,Scopus,2-s2.0-84958772665
"Duarte, D., Narayanan, V., Irwin, M.J., Kandemir, M.","Formulation and validation of an energy dissipation model for the clock generation circuitry and distribution networks",2001,"Proceedings of the IEEE International Conference on VLSI Design",,,,"248","253",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035007816&partnerID=40&md5=cd5be3e97b5f932355e1864d66eb933b",Conference Paper,Scopus,2-s2.0-0035007816
"Duarte, D., Narayanan, V., Irwin, M.J., Kandemir, M.","Evaluating the impact of architectural-level optimizations on clock power",2001,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit",,,,"447","451",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034770993&partnerID=40&md5=ef8140ed119eae19cf63d0ea79eda67f",Conference Paper,Scopus,2-s2.0-0034770993
"Kim, H.S., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","A framework for energy estimation of VLIW architecture",2001,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"40","45",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035191315&partnerID=40&md5=d36a24d6092765eb0c2232578fe6fc85",Conference Paper,Scopus,2-s2.0-0035191315
"Kandemir, M., Vijaykrishnan, N., Irwin, M.J., Kim, H.S.","Towards energy-aware iteration space tiling",2001,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1985",,,"211","215",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945557001&partnerID=40&md5=e6d3ecb2c7630bfb45b918e649dfa467",Conference Paper,Scopus,2-s2.0-84945557001
"Parikh, A., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.","VLIW scheduling for energy and performance",2001,"Proceedings - IEEE Computer Society Workshop on VLSI, WVLSI 2001",,, 923148,"111","117",,5,10.1109/IWV.2001.923148,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042692387&doi=10.1109%2fIWV.2001.923148&partnerID=40&md5=4b2b51edeb606878265e6bfe08313ebb",Conference Paper,Scopus,2-s2.0-3042692387
"Macii, E., De, V., Irwin, M.J.","Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers: Foreword",2001,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034867608&partnerID=40&md5=ca3ed07b2701e04039bd048e7180272e",Conference Paper,Scopus,2-s2.0-0034867608
"Athavale, R., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","Influence of array allocation mechanisms on memory system energy",2001,"Proceedings - 15th International Parallel and Distributed Processing Symposium, IPDPS 2001",,, 924930,"","",8,3,10.1109/IPDPS.2001.924930,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84981290239&doi=10.1109%2fIPDPS.2001.924930&partnerID=40&md5=924fc6da80e21917905bba8e91b72d9d",Conference Paper,Scopus,2-s2.0-84981290239
"Tomar, S., Kim, S., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","Use of local memory for efficient Java execution",2001,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 68,"468","473",,12,10.1109/ICCD.2001.955067,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035188771&doi=10.1109%2fICCD.2001.955067&partnerID=40&md5=20a32c4a0d242c493e75e8ddff00bc02",Article,Scopus,2-s2.0-0035188771
"Kirubanandan, N., Sivasubramaniam, A., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","Memory energy characterization and optimization for the SPEC2000 benchmarks",2001,"2001 IEEE International Workshop on Workload Characterization, WWC 2001",,, 990760,"193","201",,2,10.1109/WWC.2001.990760,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962720622&doi=10.1109%2fWWC.2001.990760&partnerID=40&md5=a82d5d0b49c1622ed67c24b92ccb1eae",Conference Paper,Scopus,2-s2.0-84962720622
"Hezavei, J., Vijaykrishnan, N., Irwin, M.J., Kandemir, M., Duarte, D.","Input sensitive high-level power analysis",2001,"IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation",,,,"149","156",,1,10.1109/SIPS.2001.957341,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035156676&doi=10.1109%2fSIPS.2001.957341&partnerID=40&md5=eb7df117559fe98f631d6b2231dcff82",Article,Scopus,2-s2.0-0035156676
"Delaluz, V., Kandemir, M., Vijaykrishnan, N., Sivasubramaniam, A., Irwin, M.J.","DRAM energy management using software and hardware directed power mode control",2001,"IEEE High-Performance Computer Architecture Symposium Proceedings",,,,"159","169",,114,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034825181&partnerID=40&md5=6dbfe543379c2f618df80e9895fa71e4",Conference Paper,Scopus,2-s2.0-0034825181
"Kandemir, M., Ramanujam, J., Irwin, M.J., Vijaykrishnan, N., Kadayif, I., Parikh, A.","Dynamic management of scratch-pad memory space",2001,"Proceedings - Design Automation Conference",,,,"690","695",,190,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034848113&partnerID=40&md5=e04da9bca980536df4ec9d6abf01ebe5",Conference Paper,Scopus,2-s2.0-0034848113
"Kim, S., Vijaykrishnan, N., Kandemir, M., Sivasubramaniam, A., Irwin, M.J., Geethanjali, E.","Power-aware partitioned cache architectures",2001,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"64","67",,25,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034875609&partnerID=40&md5=f74f7517f429c6fa78ee0f233af89ab4",Conference Paper,Scopus,2-s2.0-0034875609
"Khosla, P., Schmit, H., Irwin, M.J., Vijaykrishnan, N., Cain, T., Levitan, S., Landis, D.","SoC design skills: Collaboration builds a stronger SoC design team",2001,"Proceedings - 2001 International Conference on Microelectronic Systems Education, MSE 2001: Designing Microsystems in the New Millennium",,, 932408,"42","43",,2,10.1109/MSE.2001.932408,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963779373&doi=10.1109%2fMSE.2001.932408&partnerID=40&md5=d62826ea1e8fe2c3ed03e39aab7fa62b",Conference Paper,Scopus,2-s2.0-84963779373
"Kadayif, I., Chinoda, T., Kandemir, M., Vijaykrishnan, N., Irwin, M.J., Sivasubramaniam, A.","vEC: Virtual energy counters",2001,"ACM SIGPLAN/SIGSOFT Workshop on Program Analysis for Software Tools and Engineering",,,,"28","31",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034826703&partnerID=40&md5=efb541687a0d4d55cdb15d1bc9794ef0",Conference Paper,Scopus,2-s2.0-0034826703
"An, N., Sivasubramaniam, A., Vijaykrishnan, N., Kandemir, M., Irwin, M.J., Gurumurthi, S.","Analyzing energy behavior of spatial access methods for memory-resident data",2001,"VLDB 2001 - Proceedings of 27th International Conference on Very Large Data Bases",,,,"411","420",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547971517&partnerID=40&md5=b6d294bdcc718ec93e279b0d555476ac",Conference Paper,Scopus,2-s2.0-34547971517
"Esakkimuthu, G., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","Memory system energy: Influence of hardware-software optimizations",2000,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"244","246",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033666524&partnerID=40&md5=6983dc5d76c3843f25b0943c9346a1c0",Conference Paper,Scopus,2-s2.0-0033666524
"Bishop, B., Kelliher, T.P., Irwin, M.J.","Hardware/software co-design for real-time physical modeling",2000,"IEEE International Conference on Multi-Media and Expo",,"III/WEDNESDAY",,"1363","1366",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034508009&partnerID=40&md5=6d2266437724281334373b78c8d2702a",Conference Paper,Scopus,2-s2.0-0034508009
"Gayles, E.S., Kelliher, T.P., Owens, R.M., Irwin, M.J.","The design of the MGAP-2: A micro-grained massively parallel array",2000,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","8","6",,"709","716",,8,10.1109/92.902265,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034460474&doi=10.1109%2f92.902265&partnerID=40&md5=c328078218ccb619b42503b842a92239",Article,Scopus,2-s2.0-0034460474
"Kim, H.S., Irwin, M.J., Vijaykrishnan, N., Kandemir, M.","Effect of compiler optimizations on memory energy",2000,"IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation",,,,"663","672",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034513794&partnerID=40&md5=4e6acd17ec395241c9e5739fcac0e6eb",Conference Paper,Scopus,2-s2.0-0034513794
"Delaluz, V., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.","Energy-oriented compiler optimizations for partitioned memory architectures",2000,"Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems",,,,"138","147",,42,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034592555&partnerID=40&md5=ea4fe3f4a653c795acc4877a154bdecf",Conference Paper,Scopus,2-s2.0-0034592555
"Lyuboslavsky, V., Bishop, B., Narayanan, V., Irwin, M.J.","Design of databus charge recovery mechanism",2000,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit",,,,"283","287",,5,10.1109/ASIC.2000.880750,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033680915&doi=10.1109%2fASIC.2000.880750&partnerID=40&md5=dcdf68dddc4e869e71732ec3592320c2",Article,Scopus,2-s2.0-0033680915
"Kim, H.S., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","Multiple access caches: Energy implications",2000,"Proceedings - IEEE Computer Society Workshop on VLSI 2000: System Design for a System-on-Chip Era, IWV 2000",,, 844530,"53","58",,7,10.1109/IWV.2000.844530,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84961879649&doi=10.1109%2fIWV.2000.844530&partnerID=40&md5=fe38c4ca8408e6873639361282186a98",Conference Paper,Scopus,2-s2.0-84961879649
"Ye, W., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","Design and use of SimplePower: a cycle-accurate energy estimation tool",2000,"Proceedings - Design Automation Conference",,,,"340","345",,301,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033712191&partnerID=40&md5=842a3e9ce135b3fdd728bbb31547c867",Conference Paper,Scopus,2-s2.0-0033712191
"Bishop, Benjamin, Kelliher, Thomas P., Irwin, Mary Jane","SPARTA: Simulation of physics on a real-time architecture",2000,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"177","182",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033682826&partnerID=40&md5=53b78010d7d7612a85878854610c5813",Conference Paper,Scopus,2-s2.0-0033682826
"Parikh, A., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.","Instruction scheduling based on energy and performance constraints",2000,"Proceedings - IEEE Computer Society Workshop on VLSI 2000: System Design for a System-on-Chip Era, IWV 2000",,, 844527,"37","42",,7,10.1109/IWV.2000.844527,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84961958099&doi=10.1109%2fIWV.2000.844527&partnerID=40&md5=e3f82cf778b7358a988225edc5bb4ba3",Conference Paper,Scopus,2-s2.0-84961958099
"Kandemir, M., Vijaykrishnan, N., Irwin, M.J., Ye, W.","Influence of compiler optimizations on system power",2000,"Proceedings - Design Automation Conference",,,,"304","307",,90,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033718333&partnerID=40&md5=694bfdf26cef24679e8e0cc0550e5d3b",Conference Paper,Scopus,2-s2.0-0033718333
"Irwin, M.J., Kandemir, M., Vijaykrishnan, N., Sivasubramaniam, A.","A holistic approach to system level energy optimization",2000,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1918",,,"88","107",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944232403&partnerID=40&md5=9bb6026427cc9bdec37d5273c9eba4b8",Conference Paper,Scopus,2-s2.0-84944232403
"Hezavei, Jeyran, Vijaykrishnan, N., Irwin, M.J.","Comparative study of power efficient SRAM designs",2000,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"117","122",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033715405&partnerID=40&md5=4c95c351d31e3e9fa8a300264055cd17",Conference Paper,Scopus,2-s2.0-0033715405
"Esakkimuthu, G., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.","Memory system energy: Influence of hardware-software optimizations",2000,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"244","246",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033650830&partnerID=40&md5=9d890d939b97ccf2e9a0e534c0864b5d",Article,Scopus,2-s2.0-0033650830
"Duarte, David, Irwin, Mary Jane, Narayanan, Vijaykrishnan","Modeling energy of the clock generation and distribution circuitry",2000,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit",,,,"261","265",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033681845&partnerID=40&md5=fd429ace677e50b44877869d7c9c867a",Conference Paper,Scopus,2-s2.0-0033681845
"Parikh, A., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.","Energy-aware instruction scheduling",2000,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1970",,,"335","344",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84947607558&partnerID=40&md5=19697478b13b5ff3068cf17ed7a86692",Conference Paper,Scopus,2-s2.0-84947607558
"Vijaykrishnan, N., Kandemir, M., Irwin, M.J., Kim, H.S., Ye, W.","Energy-driven integrated hardware-software optimizations using SimplePower",2000,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"95","106",,192,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033700756&partnerID=40&md5=fa2dbb05a74485d62d6c152af3ddb9a7",Conference Paper,Scopus,2-s2.0-0033700756
"Zhang, Yan, Irwin, Mary Jane","Power and performance comparison of crossbars and buses as on-chip interconnect structures",1999,"Conference Record of the Asilomar Conference on Signals, Systems and Computers","1",,,"378","383",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033345970&partnerID=40&md5=65f21db95eb9545afd83ca6dbeb45b5d",Article,Scopus,2-s2.0-0033345970
"Bishop, Benjamin, Irwin, Mary Jane","Databus charge recovery: Practical considerations",1999,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"85","87",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033362677&partnerID=40&md5=26e3ce948a3dafe0cf022acf8ea4a5e0",Article,Scopus,2-s2.0-0033362677
"Irwin, Mary Jane, Narayanan, Vijaykrishnan","Energy issues in multimedia systems",1999,"IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation",,,,"24","33",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033345477&partnerID=40&md5=d7a125ee180b0f9284b30b751122eb57",Article,Scopus,2-s2.0-0033345477
"Bishop, Benjamin, Kelliher, Thomas P., Irwin, Mary Jane","Design of a register renaming unit",1999,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"34","37",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033361228&partnerID=40&md5=4759adfb421b21b775e43f996a5301d7",Conference Paper,Scopus,2-s2.0-0033361228
"Ye, Wu, Li, Kanning, Cheng, Ming, Irwin, Mary Jane","Power characterization of functional units",1999,"Conference Record of the Asilomar Conference on Signals, Systems and Computers","1",,,"775","779",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033325351&partnerID=40&md5=5412a71757b9c6f4fbed8b6070ac4565",Article,Scopus,2-s2.0-0033325351
"Bishop, Benjamin, Kelliher, Thomas P., Irwin, Mary Jane","Detailed analysis of MediaBench",1999,"IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation",,,,"448","455",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033311515&partnerID=40&md5=b3a2eec863eb90f2eb6260b18970463c",Article,Scopus,2-s2.0-0033311515
"Borah, M., Owens, R.M., Irwin, M.J.","A fast and simple Steiner routing heuristic",1999,"Discrete Applied Mathematics","90","1-3",,"51","67",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0001885235&partnerID=40&md5=bee0059076113bfa50dc58aed08918ff",Article,Scopus,2-s2.0-0001885235
"Bishop, B., Kelliher, T.P., Owens, R.M., Irwin, M.J.","Aggressive dynamic execution of decoded traces",1999,"Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology","22","1",,"65","75",,,10.1023/A:1008125919892,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032677609&doi=10.1023%2fA%3a1008125919892&partnerID=40&md5=d4d9dd56b60a6da7e9df67b890fe5662",Article,Scopus,2-s2.0-0032677609
"Sacha, John R., Irwin, Mary Jane","Number representations for reducing data bus power dissipation",1998,"Conference Record of the Asilomar Conference on Signals, Systems and Computers","1",,,"213","217",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032260843&partnerID=40&md5=e3f4671ed0130ea55178aedfb5075068",Conference Paper,Scopus,2-s2.0-0032260843
"Sacha, J.R., Irwin, M.J.","Number representations for reducing switched capacitance in subband coding",1998,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","5",, 678188,"3125","3128",,4,10.1109/ICASSP.1998.678188,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031636941&doi=10.1109%2fICASSP.1998.678188&partnerID=40&md5=32074167fd2980e489bce6cc3497ba6c",Conference Paper,Scopus,2-s2.0-0031636941
"Acken, K.P., Irwin, M.J., Owens, R.M.","A Parallel ASIC Architecture for Efficient Fractal Image Coding",1998,"Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology","19","2",,"97","113",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032116548&partnerID=40&md5=02ef1169e8e444a6ccc1d91133a56d9a",Article,Scopus,2-s2.0-0032116548
"Zhang, Yan, Ye, Wu, Irwin, Mary Jane","Alternative architecture for on-chip global interconnect: Segmented bus power modeling",1998,"Conference Record of the Asilomar Conference on Signals, Systems and Computers","2",,,"1062","1065",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032259264&partnerID=40&md5=bfd5254052a39d6da216871d91a982e7",Conference Paper,Scopus,2-s2.0-0032259264
"Sacha, J., Irwin, M.J.","Input recoding for reducing power in distributed arithmetic",1998,"IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation",,,,"599","608",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031643613&partnerID=40&md5=45ccc18392a7026e2dddfec4e7882191",Conference Paper,Scopus,2-s2.0-0031643613
"Sacha, John R., Irwin, Mary Jane","Logarithmic number system for strength reduction in adaptive filtering",1998,"Proceedings of the International Symposium on Low Power Design",,,,"256","261",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031641398&partnerID=40&md5=5f57c777de3c441ca8ec8664582b2c1b",Conference Paper,Scopus,2-s2.0-0031641398
"Sacha, John R., Irwin, Mary Jane","Logarithmic number system for strength reduction in adaptive filtering",1998,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"[d]256","261",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031633604&partnerID=40&md5=59808b97b7486d556d37f83b22003357",Conference Paper,Scopus,2-s2.0-0031633604
"Irwin, Mary Jane, Chen, Rita Yu","Dynamic circuit synthesis using the Owens tool set",1998,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit",,,,"205","210",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031625018&partnerID=40&md5=08e756fe4371e4f4b22d792247394cce",Conference Paper,Scopus,2-s2.0-0031625018
"Bishop, Benjamin, Owens, Robert, Irwin, Mary Jane","Aggressive dynamic execution of multimedia kernel traces",1998,"Proceedings of the International Parallel Processing Symposium, IPPS",,,,"640","646",,,10.1109/IPPS.1998.669994,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031649853&doi=10.1109%2fIPPS.1998.669994&partnerID=40&md5=b59bee45783c7179deee82af5566a7a3",Conference Paper,Scopus,2-s2.0-0031649853
"Chen, Rita Yu, Irwin, Mary Jane, Bajwa, Raminder S.","Architectural level hierarchical power estimation of control units",1998,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit",,,,"211","215",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031631020&partnerID=40&md5=47ae4990dbf1ff8f7aa15e353c193b12",Conference Paper,Scopus,2-s2.0-0031631020
"Bishop, Benjamin, Kelliher, Thomas P., Owens, Robert M., Irwin, Mary Jane","Re-evaluating MPEG motion compensation search criteria",1998,"IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation",,,,"123","131",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031636138&partnerID=40&md5=a3cb442aff15b86e7fcb7bcc9d799b55",Conference Paper,Scopus,2-s2.0-0031636138
"Chen, Rita Yu, Owens, Robert M., Bajwa, Raminder S., Irwin, Mary Jane","Validation of an architectural level power analysis technique",1998,"Proceedings - Design Automation Conference",,,,"242","245",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031624028&partnerID=40&md5=7883cd8e893d474b74e7b199436a928d",Conference Paper,Scopus,2-s2.0-0031624028
"Zhang, Yan, Chen, Rita Yu, Ye, Wu, Irwin, Mary Jane","System level interconnect power modeling",1998,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit",,,,"289","293",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031624898&partnerID=40&md5=a90ba7faf9526d0ddc4ce57af71b081c",Conference Paper,Scopus,2-s2.0-0031624898
"Bishop, Benjamin, Owens, Robert, Irwin, Mary Jane","Aggressive dynamic execution of decoded traces",1997,"IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation",,,,"253","262",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031347581&partnerID=40&md5=d6c6b4c126f6dca7a4e40a1494ba56b8",Conference Paper,Scopus,2-s2.0-0031347581
"Bajwa, Raminder S., Owens, Robert M., Irwin, Mary Jane","Mixed-autonomy local interconnect for reconfigurable SIMD arrays",1997,"Proceedings of the International Conference on High Performance Computing, HiPC",,,,"428","431",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031355161&partnerID=40&md5=4edc63aa4974cd16c2f2cf34e08ebc91",Conference Paper,Scopus,2-s2.0-0031355161
"Borah, M., Owens, R.M., Irwin, M.J.","A fast algorithm for minimizing the elmore delay to identified critical sinks",1997,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","16","7",,"753","759",,10,10.1109/43.644036,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031177080&doi=10.1109%2f43.644036&partnerID=40&md5=6e289f4bc9c7570e2e3fbcb3f7a04a93",Article,Scopus,2-s2.0-0031177080
"Kim, H.-N., Irwin, M.J., Owens, R.M.","Motion analysis on the micro grained array processor",1997,"Real-Time Imaging","3","2",,"101","110",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031122135&partnerID=40&md5=4316ed451cad49e06401a98f9a0e3ab5",Article,Scopus,2-s2.0-0031122135
"Bishop, Benjamin, Zhang, Yan, Acken, Kevin, Irwin, Mary Jane, Owens, Robert M.","Three dimensional graphics algorithms on the micro-grain array processor-II",1997,"Computer Architectures for Machine Perception, Proceedings (CAMP)",,,,"204","208",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031342575&partnerID=40&md5=526236108b74737e15a727612cc0fd2a",Conference Paper,Scopus,2-s2.0-0031342575
"Chang, M.-F., Irwin, M.J., Owens, R.M.","Power-area trade-offs in divided word line memory arrays",1997,"Journal of Circuits, Systems and Computers","7","1",,"49","67",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0012794394&partnerID=40&md5=1c755ae65da4cddc39bb8720fd12f872",Article,Scopus,2-s2.0-0012794394
"Kalambur, Atul, Irwin, Mary Jane","Extended addressing mode for low power",1997,"International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"208","213",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030690675&partnerID=40&md5=0fb94214cbbffce3467547be8d465c44",Conference Paper,Scopus,2-s2.0-0030690675
"Mehta, H., Owens, R.M., Irwin, M.J.","Simulation methodology for software energy evaluation",1997,"Proceedings of the IEEE International Conference on VLSI Design",,,,"509","510",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030785881&partnerID=40&md5=0fca8fd770a9f6901749cb3672b31262",Conference Paper,Scopus,2-s2.0-0030785881
"Gayles, Eric, Acken, Kevin, Owens, Robert M., Irwin, Mary Jane","Robust CMOS logic technique for building high frequency circuits with efficient pipelining",1997,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit",,,,"168","172",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030701143&partnerID=40&md5=96df57393b1b5f0915167a5d3d1b6b3f",Conference Paper,Scopus,2-s2.0-0030701143
"Gayles, Eric, Acken, Kevin, Owens, Robert M., Irwin, Mary Jane","Clocked, static circuit technique for building efficient high frequency pipelines",1997,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"182","187",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030651259&partnerID=40&md5=c3f0d9109eff3e65ceaeca35efdf093b",Conference Paper,Scopus,2-s2.0-0030651259
"Zhang, Yan, Ye, Wu, Owens, Robert M., Irwin, Mary Jane","Power analysis of interconnect structures",1997,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit",,,,"25","29",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030701044&partnerID=40&md5=ef672086d57d51ac1dda62c1096381cc",Conference Paper,Scopus,2-s2.0-0030701044
"Mehta, Huzefa, Owens, Robert Michael, Irwin, Mary Jane, Chen, Rita, Ghosh, Debashree","Techniques for low energy software",1997,"International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"72","75",,66,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030655898&partnerID=40&md5=0b58f17cd205e5e3a8cc29a6e6e9f5a4",Conference Paper,Scopus,2-s2.0-0030655898
"Acken, Kevin, Gayles, Eric, Kelliher, Tom, Owens, Robert M., Irwin, Mary Jane","MGAP family of processor arrays",1997,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"105","110",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030713527&partnerID=40&md5=ab90d896afda4e9412b219533e73f2f2",Conference Paper,Scopus,2-s2.0-0030713527
"Borah, M., Owens, R.M., Irwin, M.J.","Transistor sizing for low power CMOS circuits",1996,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","15","6",,"665","671",,35,10.1109/43.503935,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030165115&doi=10.1109%2f43.503935&partnerID=40&md5=7ca2a1b39ec96dfe1ace7e733cf2b4ce",Article,Scopus,2-s2.0-0030165115
"Gayles, Eric S., Owens, Robert M., Irwin, Mary Jane","Low power circuit techniques for fast carry-skip adders",1996,"Midwest Symposium on Circuits and Systems","1",,,"87","90",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030364170&partnerID=40&md5=f707a1ddf544c8f23e9ead1052b3cb29",Conference Paper,Scopus,2-s2.0-0030364170
"Acken, Kevin P., Irwin, Mary Jane, Owens, Robert M.","Power comparisons for barrel shifters",1996,"IEEE Symposium on Low Power Electronics",,,,"209","212",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030402192&partnerID=40&md5=30eead7453a94c1bfec53504b34d08c9",Conference Paper,Scopus,2-s2.0-0030402192
"Nagendra, C., Irwin, M.J., Owens, R.M.","Area-time-power tradeoffs in parallel adders",1996,"IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing","43","10",,"689","702",,104,10.1109/82.539001,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030264539&doi=10.1109%2f82.539001&partnerID=40&md5=03b9b33854c6850f834047e472217691",Article,Scopus,2-s2.0-0030264539
"Borah, M., Nagendra, C., Vishwanath, M., Owens, R.M., Irwin, M.J.","An optimal time multiplication free algorithm for edge detection on a mesh",1996,"Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology","13","1",,"67","75",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030213169&partnerID=40&md5=275ec53f3ef29a80d06ca8c642c91ca6",Article,Scopus,2-s2.0-0030213169
"Nagendra, Chetana, Irwin, Mary Jane","Design tradeoffs in CMOS FIR filters",1996,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","6",,,"3260","3263",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029746772&partnerID=40&md5=e7d194b46e35d21cf11ce81f40c7424d",Conference Paper,Scopus,2-s2.0-0029746772
"Acken, K.P., Irwin, M.J., Owens, R.M., Garga, A.K.","Architectural optimizations for a floating point multiply-accumulate unit in a graphics pipeline",1996,"International Conference on Application-Specific Systems, Architectures and Processors, Proceedings",,,,"65","71",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029727289&partnerID=40&md5=4becc929f7f36e2838870a6b0a261ef1",Conference Paper,Scopus,2-s2.0-0029727289
"Borah, M., Owens, R.M., Irwin, M.J.","Recent developments in performance driven Steiner routing: an overview",1996,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"137","142",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029708202&partnerID=40&md5=6a189d18cec5a02a3cfa6724369478d9",Conference Paper,Scopus,2-s2.0-0029708202
"Mehta, Huzefa, Owens, Robert Michael, Irwin, Mary Jane","Instruction level power profiling",1996,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","6",,,"3326","3329",,28,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029725504&partnerID=40&md5=dca33fff23fa1f35ebc7a55e8793bf5b",Conference Paper,Scopus,2-s2.0-0029725504
"Acken, Kevin P., Irwin, Mary Jane, Owens, Robert M.","Power comparisons for barrel shifters",1996,"International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"209","212",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029715067&partnerID=40&md5=54d8c7decf12281bfe93142aeda942c7",Conference Paper,Scopus,2-s2.0-0029715067
"Gayles, Eric S., Owens, Robert M., Irwin, Mary Jane","Fast compact addition architecture for low power microprocessors and DSP chips",1996,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit",,,,"41","44",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029764244&partnerID=40&md5=e21bd7b61e92a7c21308ac611f9f20e9",Conference Paper,Scopus,2-s2.0-0029764244
"Mehta, Huzefa, Owens, Robert Michael, Irwin, Mary Jane","Energy characterization based on clustering",1996,"Proceedings - Design Automation Conference",,,,"702","707",,49,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029695157&partnerID=40&md5=b9437996720a43fccb461f188c4723b4",Conference Paper,Scopus,2-s2.0-0029695157
"Nagendra, Chetana, Owens, Robert Michael, Irwin, Mary Jane","Design tradeoffs in high speed multipliers and FIR filters",1996,"Proceedings of the IEEE International Conference on VLSI Design",,,,"29","32",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029712831&partnerID=40&md5=861965a6e5556a8193d608aa4b2f702c",Conference Paper,Scopus,2-s2.0-0029712831
"Mehta, H., Owens, R.M., Irwin, M.J.","Some issues in gray code addressing",1996,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"178","181",,54,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029697420&partnerID=40&md5=5d41cee6892007d582ed0469434b43b4",Conference Paper,Scopus,2-s2.0-0029697420
"Acken, K.P., Kim, H.N., Irwin, M.J., Owens, R.M.","Architectural design for parallel fractal compression",1996,"International Conference on Application-Specific Systems, Architectures and Processors, Proceedings",,,,"3","11",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029770291&partnerID=40&md5=87bb80f51c08213827d59515250664b2",Conference Paper,Scopus,2-s2.0-0029770291
"Gayles, Eric S., Owens, Robert M., Irwin, Mary Jane","MGAP-2: a micro-grained massively parallel array processor",1995,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit",,,,"333","337",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029542113&partnerID=40&md5=42b63c93b1b78e9741445f29fb5a2706",Conference Paper,Scopus,2-s2.0-0029542113
"Mehta, Huzefa, Owens, Robert Michael, Irwin, Mary Jane","Small signal model for low power DSP",1995,"IEEE Symposium on Low Power Electronics",,,,"28","29",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029512264&partnerID=40&md5=d162afc4b52ceb7032f8ab5a18510701",Conference Paper,Scopus,2-s2.0-0029512264
"Keltcher, Paul, Owens, Robert Michael, Irwin, Mary Jane","Simulation methodology for evaluating parallel computers",1995,"IEEE Symposium on Parallel and Distributed Processing - Proceedings",,,,"478","481",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029479812&partnerID=40&md5=a060a5c2c329488090ee82b54eef7916",Conference Paper,Scopus,2-s2.0-0029479812
"Kim, Heung-Nam, Irwin, Mary Jane, Owens, Robert Michael","MGAP applications in machine perception",1995,"Computer Architectures for Machine Perception, Proceedings (CAMP)",,,,"67","73",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029546726&partnerID=40&md5=7985d2a0e1100d26921f7528594654e3",Conference Paper,Scopus,2-s2.0-0029546726
"Nagendra, Chetana, Owens, Robert Michael, Irwin, Mary Jane","Low power considerations in the design of pipelined FIR filters",1995,"IEEE Symposium on Low Power Electronics",,,,"32","33",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029517194&partnerID=40&md5=86df67f237360c4a62950c422be201f5",Conference Paper,Scopus,2-s2.0-0029517194
"Yang, W.-L., Owens, R.M., Irwin, M.J.","Lower bound study on interconnect complexity of the decomposed finite state machines",1995,"IEE Proceedings: Computers and Digital Techniques","142","5",,"332","336",,,10.1049/ip-cdt:19952127,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029370735&doi=10.1049%2fip-cdt%3a19952127&partnerID=40&md5=c6d72bfbf3b991c70de30fba100af057",Article,Scopus,2-s2.0-0029370735
"Nagendra, C., Owens, R.M., Irwin, M.J.","Digit pipelined arithmetic on fine-grain array processors",1995,"Journal of VLSI Signal Processing","9","3",,"193","209",,2,10.1007/BF02407085,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029287971&doi=10.1007%2fBF02407085&partnerID=40&md5=b8457e9de6af86def493cfbbee9851cf",Article,Scopus,2-s2.0-0029287971
"Kelliher, Thomas P., Gayles, Eric S., Owens, Robert M., Irwin, Mary Jane","MGAP-2: an advanced, massively parallel VLSI signal processor",1995,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","5",,,"3219","3222",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028996580&partnerID=40&md5=b27d521dd9ae3c8c00a094f04c6416d2",Conference Paper,Scopus,2-s2.0-0028996580
"Borah, Manjit, Owens, Robert Michael, Irwin, Mary Jane","Fast algorithm for performance-oriented Steiner routing",1995,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"198","203",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029238204&partnerID=40&md5=ad89ba3c0cbdf0a6f2cd1929c3e21a3c",Conference Paper,Scopus,2-s2.0-0029238204
"Borah, Manjit, Owens, Robert Michael, Irwin, Mary Jane","Transistor sizing for minimizing power consumption of CMOS circuits under delay constraint",1995,"Proceedings of the International Symposium on Low Power Design",,,,"167","172",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029178885&partnerID=40&md5=3a44069a4ee1e852cbe16b72d787f09c",Conference Paper,Scopus,2-s2.0-0029178885
"Bajwa, R.S., Owens, R.M., Irwin, M.J.","MGAP's programming environment and the *C++ language",1995,"Proceedings of the International Conference on Application Specific Array Processors",,,,"121","124",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029218098&partnerID=40&md5=8c26160e68abd03aae3469ae424dd154",Conference Paper,Scopus,2-s2.0-0029218098
"Nagendra, Chetana, Owens, Robert Michael, Irwin, Mary Jane","Unifying carry-sum and signed-digit number representations for low power",1995,"Proceedings of the International Symposium on Low Power Design",,,,"15","20",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029182898&partnerID=40&md5=13ce364ed7855533cbaaacbf00a34b47",Conference Paper,Scopus,2-s2.0-0029182898
"Owens, Robert M., Bajwa, Raminder S., Irwin, Mary Jane","Reducing the number of counters needed for integer multiplication",1995,"Proceedings - Symposium on Computer Arithmetic",,,,"38","41",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029214184&partnerID=40&md5=33f010c1f17482887cc9e107fd72be92",Conference Paper,Scopus,2-s2.0-0029214184
"Mehta, Huzefa, Borah, Manjit, Owens, Robert Michael, Irwin, Mary Jane","Accurate estimation of combinational circuit activity",1995,"Proceedings - Design Automation Conference",,,,"618","622",,24,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029224013&partnerID=40&md5=4761ff47f4db21bcb385f27898bdf52d",Conference Paper,Scopus,2-s2.0-0029224013
"Zhou, Fan, Kelliher, Thomas P., Owens, Robert M., Irwin, Mary Jane","Introducing MGAP-2",1995,"Frontiers of Massively Parallel Computation - Conference Proceedings",,,,"281","288",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029197078&partnerID=40&md5=658342974f8050c0e10626affa001e0a",Conference Paper,Scopus,2-s2.0-0029197078
"Borah, Manjit, Owens, Robert Michael, Irwin, Mary Jane","High-throughput and low-power DSP using clocked-CMOS circuitry",1995,"Proceedings of the International Symposium on Low Power Design",,,,"139","144",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029193699&partnerID=40&md5=abed0b48ae45ce5e9054b1086085228e",Conference Paper,Scopus,2-s2.0-0029193699
"Vishwanath, M., Owens, R.M., Irwin, M.J.","VLSI Architectures for the Discrete Wavelet Transform",1995,"IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing","42","5",,"305","316",,203,10.1109/82.386170,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944375958&doi=10.1109%2f82.386170&partnerID=40&md5=e392fa07ae59a09107852c6033e13dd5",Article,Scopus,2-s2.0-84944375958
"Kim, Heung-Nam, Irwin, Mary Jane, Owens, Robert Michael","Motion estimation algorithms on fine grain array processors",1995,"Proceedings of the International Conference on Application Specific Array Processors",,,,"204","213",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029218338&partnerID=40&md5=2fabb1f247fd21c1b8c20e5922b55772",Conference Paper,Scopus,2-s2.0-0029218338
"Nagendra, Chetana, Owens, Robert Michael, Irwin, Mary Jane","Low power tradeoffs in signal processing hardware primitives",1994,"IEEE Workshop on VLSI Signal Processing, Proceedings",,,,"276","285",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028746383&partnerID=40&md5=64400480ce3fdbb5b0e98514dd8e8185",Conference Paper,Scopus,2-s2.0-0028746383
"Yang, W.L., Owens, R.M., Irwin, M.J.","FPGA-based synthesis of FSMs through decomposition",1994,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"97","100",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028747241&partnerID=40&md5=7fd60624abeac0b25ab982cfdf7df63e",Conference Paper,Scopus,2-s2.0-0028747241
"Kim, Heung-Nam, Borah, Manjit, Owens, Robert Michael, Irwin, Mary Jane","2-D discrete cosine transforms on a fine grain array processor",1994,"IEEE Workshop on VLSI Signal Processing, Proceedings",,,,"356","367",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028746727&partnerID=40&md5=bc94a43351cea697b8538f0e47b48d59",Conference Paper,Scopus,2-s2.0-0028746727
"Bajwa, Raminder S., Nagendra, Chetana, Keltcher, Paul, Irwin, Mary Jane","Rapid prototyping with programmable control paths",1994,"Proceedings of the International Conference on Application Specific Array Processors",,,,"69","74",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028573152&partnerID=40&md5=f2e078e991aa784133c587ad41feaf8f",Conference Paper,Scopus,2-s2.0-0028573152
"Borah, Manjit, Bajwa, Raminder S., Hannenhalli, Sridhar, Irwin, Mary Jane","SIMD solution to the sequence comparison problem on the MGAP",1994,"Proceedings of the International Conference on Application Specific Array Processors",,,,"336","345",,26,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028581714&partnerID=40&md5=e1d5aeaa40bbbf60032b410476e4b01f",Conference Paper,Scopus,2-s2.0-0028581714
"Hwang, T.-T., Owens, R.M., Irwin, M.J., Wang, K.H.","Logic Synthesis for Field-Programmable Gate Arrays",1994,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","13","10",,"1280","1287",,16,10.1109/43.317471,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028518320&doi=10.1109%2f43.317471&partnerID=40&md5=8efb1b70d87dbbaf5cb3baa6ee0ed083",Article,Scopus,2-s2.0-0028518320
"Borah, Manjit, Nagendra, Chetana, Owens, Robert, Irwin, Mary Jane","MGAP: a high performance, user programmable, multifunctional architecture for DSP",1994,"Proceedings of the Hawaii International Conference on System Sciences","1",,,"96","104",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028044370&partnerID=40&md5=f23b73474d8c2136a46385f67ea27a67",Conference Paper,Scopus,2-s2.0-0028044370
"Borah, M., Owens, R.M., Irwin, M.J.","An Edge-Based Heuristic for Steiner Routing",1994,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","13","12",,"1563","1568",,65,10.1109/43.331412,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028733612&doi=10.1109%2f43.331412&partnerID=40&md5=2199a4ccbb1307179bdf5058d51ff9ce",Article,Scopus,2-s2.0-0028733612
"Bajwa, R.S., Owens, R.M., Irwin, M.J.","Area Time Trade-Offs in Micro-Grain VLSI Array Architectures",1994,"IEEE Transactions on Computers","43","10",,"1121","1128",,5,10.1109/12.324538,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028517460&doi=10.1109%2f12.324538&partnerID=40&md5=9f56869b36a0ef1fa56d60a4c08c012e",Article,Scopus,2-s2.0-0028517460
"Kim, Heung-Nam, Irwin, Mary Jane, Owens, Robert M., Wu, Chen-Mi","Dynamic space warping algorithms on fine-grain array processors",1994,"Proceedings of the International Conference on Parallel Processing",,,,"921","925",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027969537&partnerID=40&md5=8a835b528b3babcfa27f88c167b20fff",Conference Paper,Scopus,2-s2.0-0027969537
"Nagendra, C., Owens, R.M., Irwin, M.J.","Power-Delay Characteristics of CMOS Adders",1994,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","2","3",,"377","381",,20,10.1109/92.311649,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028501885&doi=10.1109%2f92.311649&partnerID=40&md5=ce50c501208a6697c2765b72447c1f73",Article,Scopus,2-s2.0-0028501885
"Lee, G., Irwin, M.J., Owens, R.M.","Polynomial Time Testability of Circuits Generated by Input Decomposition",1994,"IEEE Transactions on Computers","43","2",,"201","210",,1,10.1109/12.262124,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028380920&doi=10.1109%2f12.262124&partnerID=40&md5=6cc5d6fa2ebe3287695c9f4693ea8935",Article,Scopus,2-s2.0-0028380920
"Balsara, P.T., Irwin, M.J.","Intermediate-level vision tasks on a memory array architecture",1993,"Machine Vision and Applications","6","1",,"50","65",,3,10.1007/BF01212431,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0346625304&doi=10.1007%2fBF01212431&partnerID=40&md5=5a7b1cb7de86d0181ab9535aea949445",Article,Scopus,2-s2.0-0346625304
"Kelliher, T.P., Irwin, M.J.","Systolic VLSI architecture for multi-dimensional transforms",1993,"Proceedings - ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing","1",,,"I","365-I-368",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027229761&partnerID=40&md5=8a2b8559fed52bf0ac85b192164e61cb",Conference Paper,Scopus,2-s2.0-0027229761
"Wu, Chen-Mie, Vishwanath, Mohan, Owens, Robert M., Irwin, Mary Jane","New blocked IIR algorithm",1993,"Proceedings - ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing","3",,,"111.113","116",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027210172&partnerID=40&md5=91b55f0f3103bdaaea605a831cd5992a",Conference Paper,Scopus,2-s2.0-0027210172
"Nagendra, Chetana, Borah, Manjit, Vishwanath, Mohan, Owens, Robert M., Irwin, Mary Jane","Edge detection using fine-grained parallelism in VLSI",1993,"Proceedings - ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing","1",,,"I","401-I-404",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027294423&partnerID=40&md5=38b589bc54e9c084f749cb6e5fe1bcd2",Conference Paper,Scopus,2-s2.0-0027294423
"Owens, R.M., Kelliher, T.P., Irwin, M.J., Vishwanath, M., Bajwa, R.S., Yang, W.-L.","The Design and Implementation of the Arithmetic Cube II, a VLSI Signal Processing System",1993,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","1","4",,"491","502",,,10.1109/92.250197,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027840056&doi=10.1109%2f92.250197&partnerID=40&md5=3ce6181d688b054edcc8d2008ccf2d59",Article,Scopus,2-s2.0-0027840056
"Vishwanath, Mohan, Owens, Robert M., Irwin, Mary Jane","Discrete wavelet transforms in VLSI",1992,"Proceedings of the International Conference on Application",,,,"218","229",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027003679&partnerID=40&md5=180f9891be86c8e83f341582c4beecf3",Conference Paper,Scopus,2-s2.0-0027003679
"Kim, Soohong, Owens, Robert M., Irwin, Mary J.","PERFLEX: A performance driven module generator",1992,"European Design Automation Conference",,,,"154","159",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026961009&partnerID=40&md5=217316f6012670db3e468fe2d9f62039",Conference Paper,Scopus,2-s2.0-0026961009
"Kim, Soohong, Owens, Robert M., Irwin, Mary J.","Experiments with a performance driven module generator",1992,"Proceedings - Design Automation Conference",,,,"687","690",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026961961&partnerID=40&md5=5c2037b46f083d5d993548cd4b6a0662",Conference Paper,Scopus,2-s2.0-0026961961
"Owens, Robert Michael, Irwin, Mary Jane, Kelliher, Thomas P., Vishwanath, Mohan, Bajwa, Raminder S.","Implementing a family of high performance, micrograined architectures",1992,"Proceedings of the International Conference on Application",,,,"191","205",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026960647&partnerID=40&md5=874bc1b3bb36741b77009144be7f630e",Conference Paper,Scopus,2-s2.0-0026960647
"Irwin, M.J., Owens, R.M.","A micro-grained VLSI signal processor",1992,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","5",, 226514,"641","644",,5,10.1109/ICASSP.1992.226514,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2542435140&doi=10.1109%2fICASSP.1992.226514&partnerID=40&md5=a3842e82cb021643cc6d780dc80f60a7",Conference Paper,Scopus,2-s2.0-2542435140
"Kelliher, T.P., Owens, R.M., Irwin, M.J., Hwang, T.-T.","ELM—A Fast Addition Algorithm Discovered by a Program",1992,"IEEE Transactions on Computers","41","9",,"1181","1184",,22,10.1109/12.165399,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026923645&doi=10.1109%2f12.165399&partnerID=40&md5=51e60e6aafbc65230e8225129ff99e1f",Article,Scopus,2-s2.0-0026923645
"Hwang, T., Owens, R.M., Irwin, M.J.","Efficiently Computing Communication Complexity for Multilevel Logic Synthesis",1992,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","11","5",,"545","554",,9,10.1109/43.127616,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026867934&doi=10.1109%2f43.127616&partnerID=40&md5=ad1f999bba34e771a6c3b861e269082a",Article,Scopus,2-s2.0-0026867934
"Owens, Robert M., Irwin, Mary J.","Parallel uses for serial arithmetic in signal processors",1991,"Proceedings of SPIE - The International Society for Optical Engineering","1566",,,"252","262",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026375295&partnerID=40&md5=8517db9b67ce9fd43d401c72db84440b",Conference Paper,Scopus,2-s2.0-0026375295
"Irwin, Mary Jane, Owens, Robert M., Kelliher, Thomas P., Leung, Kin-Ki, Vishwanath, Mohan","The arithmetic cube II: A second generation VLSI DSP processor",1991,"Proceedings - ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing","2",,,"1125","1128",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026390894&partnerID=40&md5=f284eb0d13b7f7ef913102762f4f1d6f",Conference Paper,Scopus,2-s2.0-0026390894
"Balsara, P.T., Irwin, M.J.","Image processing on a memory array architecture",1991,"Journal of VLSI Signal Processing","2","4",,"313","324",,2,10.1007/BF00925473,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026151823&doi=10.1007%2fBF00925473&partnerID=40&md5=230d9bb43dfdde0bf3106dc35e22e817",Article,Scopus,2-s2.0-0026151823
"Irwin, M.J., Owens, R.M.","A Two-Dimensional, Distributed Logic Architecture",1991,"IEEE Transactions on Computers","40","10",,"1094","1101",,7,10.1109/12.93742,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026243685&doi=10.1109%2f12.93742&partnerID=40&md5=4317b3f2cfb1ade67431e6b8028c302a",Article,Scopus,2-s2.0-0026243685
"Balsara, P.T., Owens, R.M., Irwin, M.J.","Digit serial multipliers",1991,"Journal of Parallel and Distributed Computing","11","2",,"156","162",,1,10.1016/0743-7315(91)90121-O,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026106703&doi=10.1016%2f0743-7315%2891%2990121-O&partnerID=40&md5=122ea953e54d14a2fe3092bf0bd51168",Article,Scopus,2-s2.0-0026106703
"Wu, Chen-Mie, Owens, Robert M., Irwin, Mary J.","Mapping high-dimension wavefront computations to silicon",1991,,,,,"78","89",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025798380&partnerID=40&md5=374de31cb3f95db4837383330e55ce59",Conference Paper,Scopus,2-s2.0-0025798380
"Irwin, Mary Jane, Owens, Robert M.","A two-dimensional, distributed logic processor for machine vision",1990,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","2",,,"945","948",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025661559&partnerID=40&md5=d105bbbf51a691ab76035028e38a8122",Conference Paper,Scopus,2-s2.0-0025661559
"Wu, C.M., Owens, R.M., Irwin, M.J.","Distortion processing in image matching problems",1990,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","4",,,"2181","2184",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025692725&partnerID=40&md5=ef90deea5cc639a55157bdf8353f877f",Conference Paper,Scopus,2-s2.0-0025692725
"Lee, Gueesang, Irwin, Mary Jane, Owens, Robert Michael","Test generation in circuits constructed by input decomposition",1990,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"107","111",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025486956&partnerID=40&md5=f19ac9a9ce5c84e11043dbcdebf11c21",Conference Paper,Scopus,2-s2.0-0025486956
"Hwang, Ting-Ting, Owens, Robert Michael, Irwin, Mary Jane","Logic synthesis for programmable logic devices",1990,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"364","367",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025487008&partnerID=40&md5=ea3415056e7a3da3740edb9828a9aa17",Conference Paper,Scopus,2-s2.0-0025487008
"Irwin, M.J., Owens, R.M.","A case for digit serial VLSI signal processors",1990,"Journal of VLSI Signal Processing","1","4",,"321","334",,6,10.1007/BF00929925,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0345022208&doi=10.1007%2fBF00929925&partnerID=40&md5=62db095ff27bc63d142f2cadfa4e4614",Article,Scopus,2-s2.0-0345022208
"Owens, R.M., Irwin, M.J.","Being Stingy with Multipliers",1990,"IEEE Transactions on Computers","39","6",,"809","818",,3,10.1109/12.53602,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025445665&doi=10.1109%2f12.53602&partnerID=40&md5=1dac7a75c06a300cb4ce87d691ebfaf4",Article,Scopus,2-s2.0-0025445665
"Hwang, T.-T., Owens, R.M., Irwin, M.J.","Exploiting Communication Complexity for Multilevel Logic Synthesis",1990,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","9","10",,"1017","1027",,11,10.1109/43.62729,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025503056&doi=10.1109%2f43.62729&partnerID=40&md5=21914e5f647fe09ef25de6bc121d182f",Article,Scopus,2-s2.0-0025503056
"Owens, Robert Michael, Irwin, Mary Jane","Implementing algorithms for convolution on arrays of adders",1989,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","2",,,"1127","1130",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024945032&partnerID=40&md5=a9f91e5d74868d2f76df285c6aca4f2e",Conference Paper,Scopus,2-s2.0-0024945032
"Irwin, Mary Jane, Owens, Robert Michael","Comparison of four two-dimensional gate matrix layout tools",1989,"Proceedings - Design Automation Conference",,,,"698","701",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024913168&partnerID=40&md5=c386179edb538f5de35165e6726d817b",Conference Paper,Scopus,2-s2.0-0024913168
"Irwin, Mary Jane, Owens, Robert Michael","Design issues in digit serial signal processors",1989,"Proceedings - IEEE International Symposium on Circuits and Systems","1",,,"441","444",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024929640&partnerID=40&md5=904d0e4536373d9ded22ef80f39aa4bc",Conference Paper,Scopus,2-s2.0-0024929640
"Beekman, Janet Ann, Owens, Robert Michael, Irwin, Mary Jane","Rapid turn-around system for designing efficient fine grained signal processors.",1989,"Proceedings of the Hawaii International Conference on System Science","1",,,"102","110",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024882176&partnerID=40&md5=e673effdffda8a7bc01c3f44f6665272",Conference Paper,Scopus,2-s2.0-0024882176
"Hwang, Ting-Ting, Owens, Robert Michael, Irwin, Mary Jane","Multi-level logic synthesis using communication complexity",1989,"Proceedings - Design Automation Conference",,,,"215","220",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024940153&partnerID=40&md5=7b6f5fd4e5187f1e8db1d5566aefa8f6",Conference Paper,Scopus,2-s2.0-0024940153
"Sheu, Tsang-Ling, Lin, Woei, Das, Chita R., Irwin, Mary Jane","Distributed fault diagnosis in the Butterfly parallel processor",1989,"Proceedings of the International Conference on Parallel Processing","1",,,"172","175",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024937734&partnerID=40&md5=2c1ff2c3674d5794a6b58676aaffb900",Conference Paper,Scopus,2-s2.0-0024937734
"Irwin, Mary Jane, Owens, Robert Michael","Comparison of two digit serial VLSI adders",1988,,,,,"227","229",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024131348&partnerID=40&md5=f9c506cb7f563681ac3d91ae7c5f31e8",Conference Paper,Scopus,2-s2.0-0024131348
"Hou, Pao-Po, Owens, Robert Michael, Irwin, Mary Jane","DECOMPOSER: A synthesizer for systolic systems.",1988,"Proceedings - Design Automation Conference",,,,"650","653",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024138659&partnerID=40&md5=7fe80869cc8a0da0e189749a36128c6b",Conference Paper,Scopus,2-s2.0-0024138659
"Hou, Pao-Po, Owens, Robert Michael, Irwin, Mary Jane","High level synthesis tool for systolic designs.",1988,,,,,"665","673",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024126950&partnerID=40&md5=82c2c4b932f540d30739d8935705961b",Conference Paper,Scopus,2-s2.0-0024126950
"Irwin, M.J.","Guest editor's introduction",1988,"Journal of Parallel and Distributed Computing","5","3",,"205","208",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-45549112471&partnerID=40&md5=e65a7426268c0b1e298060a45bbb8bba",Editorial,Scopus,2-s2.0-45549112471
"Irwin, M.J.","A Digit Pipelined Dynamic Time Warp Processor",1988,"IEEE Transactions on Acoustics, Speech, and Signal Processing","36","9",,"1412","1422",,8,10.1109/29.90369,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024077499&doi=10.1109%2f29.90369&partnerID=40&md5=d0a829f45a3e3764e1d819c6040eb4b5",Article,Scopus,2-s2.0-0024077499
"Owens, Robert Michael, Irwin, Mary Jane","MULTIDIMENSIONAL ALGORITHMS FOR VLSI PROCESSORS.",1988,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings",,,,"749","752",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023671988&partnerID=40&md5=53638032a4a6a4a52151839ddc6c6db7",Conference Paper,Scopus,2-s2.0-0023671988
"Rawat, Shishpal, Irwin, Mary Jane","C-TESTABILITY OF UNILATERAL AND BILATERAL SEQUENTIAL ARRAYS.",1987,"Digest of Papers - International Test Conference",,,,"181","188",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023558515&partnerID=40&md5=302aa758398e9cb45796a3db3df7c98a",Conference Paper,Scopus,2-s2.0-0023558515
"Irwin, M.J., Owens, R.M.","Digit pipelined processors",1987,"The Journal of Supercomputing","1","1",,"61","86",,,10.1007/BF00138606,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023542671&doi=10.1007%2fBF00138606&partnerID=40&md5=f476cfd5c1ac57280186ff49720cdf0f",Article,Scopus,2-s2.0-0023542671
"Irwin, M.J., Owens, R.M.","Digit-Pipelined Arithmetic as Illustrated By the Paste-Up System: A Tutorial",1987,"Computer","20","4",,"61","73",,31,10.1109/MC.1987.1663537,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023330461&doi=10.1109%2fMC.1987.1663537&partnerID=40&md5=874c1efd93c62f591cf20cdc014a3e63",Article,Scopus,2-s2.0-0023330461
"Owens, Robert Michael, Irwin, Mary Jane","OVERVIEW OF THE PENN STATE DESIGN SYSTEM.",1987,"Proceedings - Design Automation Conference",,,,"516","522",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023230722&partnerID=40&md5=74b084fa5c398efbdff9664460557ca5",Conference Paper,Scopus,2-s2.0-0023230722
"Owens, R.M., Irwin, M.J.","The Arithmetic Cube",1987,"IEEE Transactions on Computers","C-36","11",,"1342","1348",,7,10.1109/TC.1987.5009473,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023452901&doi=10.1109%2fTC.1987.5009473&partnerID=40&md5=fe62e50830ee4e253ed97ffe3340ea07",Article,Scopus,2-s2.0-0023452901
"Reeves, D.S., Irwin, M.J.","Fast Methods for Switch-Level Verification of MOS Circuits",1987,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","6","5",,"766","779",,3,10.1109/TCAD.1987.1270320,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84935502995&doi=10.1109%2fTCAD.1987.1270320&partnerID=40&md5=912b901056c9edf18499f25611b2355a",Article,Scopus,2-s2.0-84935502995
"Beekman, Janet Ann, Owens, Robert Michael, Irwin, Mary Jane","MESH ARRAYS AND LOGICIAN: A TOOL FOR THEIR EFFICIENT GENERATION.",1987,"Proceedings - Design Automation Conference",,,,"357","362",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023210457&partnerID=40&md5=5cb8418766ec4c896edc63ff514b9260",Conference Paper,Scopus,2-s2.0-0023210457
"Reeves, Douglas S., Irwin, Mary Jane","FUNCTIONAL VERIFICATION OF DIGITAL MOS CIRCUITS.",1986,,,,,"496","499",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022953767&partnerID=40&md5=8fd801570fa697804ea80c02998ebf3f",Conference Paper,Scopus,2-s2.0-0022953767
"Rawat, Shisphal, Balsara, Poras T., Irwin, Mary Jane, Mackowiak, Tom","DESIGN AND IMPLEMENTATION OF REAL TIME VIDEO PROCESSOR.",1986,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings",,,,"2215","2218",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022891730&partnerID=40&md5=e6065de849e8babeb6a8581d2d1e4690",Conference Paper,Scopus,2-s2.0-0022891730
"Adams, Stuart J., Irwin, Mary Jane, Owens, Robert M.","PARALLEL, GENERAL PURPOSE CAM ARCHITECTURE.",1986,,,,,"51","71",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022877073&partnerID=40&md5=73e5a7356a8641dd8923ab74cc0c2d58",Conference Paper,Scopus,2-s2.0-0022877073
"Reeves, Douglas S., Irwin, Mary Jane","FAST METHODS FOR SWITCH-LEVEL VERIFICATION OF MOS CIRCUITS.",1986,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","CAD-6","5",,"","",1986,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022781338&partnerID=40&md5=b3ee775d2752935a40e0e28a742c6f03",Article,Scopus,2-s2.0-0022781338
"Owens, R.M., Irwin, M.J.","A System for Designing, Simulating, and Testing High Performance VLSI Signal Processors",1986,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","5","3",,"420","428",,2,10.1109/TCAD.1986.1270211,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022755255&doi=10.1109%2fTCAD.1986.1270211&partnerID=40&md5=0c6b7efba57103f103994e2dc2add8b0",Article,Scopus,2-s2.0-0022755255
"Ngai, T.-F., Irwin, M.J., Rawat, S.","Regular, area-time efficient carry-lookahead adders",1986,"Journal of Parallel and Distributed Computing","3","1",,"92","105",,11,10.1016/0743-7315(86)90029-8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022686686&doi=10.1016%2f0743-7315%2886%2990029-8&partnerID=40&md5=1957dd2d30b76eb10fba2367a05fe51a",Article,Scopus,2-s2.0-0022686686
"Owens, Robert M., Irwin, Mary Jane","TOWARDS DESIGNING, TESTING, AND VALIDATING HIGH PERFORMANCE VLSI SIGNAL PROCESSORS.",1985,,,,,"94","96",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022248402&partnerID=40&md5=c7a91c4790214addabde5c403ff93e56",Conference Paper,Scopus,2-s2.0-0022248402
"Owens, Robert Michael, Irwin, Mary Jane","NUMERICAL LIMITATIONS ON THE DESIGN OF DIGIT ONLINE NETWORKS.",1983,"Proceedings - Symposium on Computer Arithmetic",,,,"156","161",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0020880001&partnerID=40&md5=439179b1ecc70967b5f3f7a8181c2b70",Conference Paper,Scopus,2-s2.0-0020880001
"Irwin, M.J., Owens, R.M.","Fully Digit On-Line Networks",1983,"IEEE Transactions on Computers","C-32","4",,"402","406",,8,10.1109/TC.1983.1676243,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0020735932&doi=10.1109%2fTC.1983.1676243&partnerID=40&md5=af40a194d1ae3eefb7b6a05ebd60d6fe",Article,Scopus,2-s2.0-0020735932
"Irwin, Mary Jane, Smith, Dwight R.","RATIONAL ARITHMETIC PROCESSOR.",1981,"Conference Proceedings - Annual Symposium on Computer Architecture",,,,"241","244",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0019660880&partnerID=40&md5=4ffe22bfbc5b265a99d0854a339b76bd",Article,Scopus,2-s2.0-0019660880
"Edwards, Alistair D.N., Irwin, Mary Jane, Droms, Ralph E.","ON THE BUILDING OF A PACKET SWITCHED NETWORK OF MICROCOMPUTERS.",1980,"Proceedings - IEEE Computer Society International Conference",,,,"351","357",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0019061047&partnerID=40&md5=e90d664610383bce9cfe904d195c5284",Article,Scopus,2-s2.0-0019061047
"Owens, Robert Michael, Irwin, Mary Jane","ON-LINE ALGORITHMS FOR THE DESIGN OF PIPELINE ARCHITECTURES.",1979,,,,,"12","19",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0018320902&partnerID=40&md5=e8f23611851dd383a557f00311a59e74",Article,Scopus,2-s2.0-0018320902
"Irwin, Mary Jane","RECONFIGURABLE PIPELINE SYSTEMS.",1978,,"v","1",,"86","92",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0018155644&partnerID=40&md5=27bfe2c9561440ee7573f87e61863dfb",Article,Scopus,2-s2.0-0018155644
"Irwin, Mary Jane","PIPELINED PROCESSING UNIT FOR ON-LINE DIVISION.",1978,,,,,"24","30",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0017906193&partnerID=40&md5=0d3126068d3fb3dfa0d5f2caaf103e7c",Article,Scopus,2-s2.0-0017906193
