

================================================================
== Vitis HLS Report for 'hls_object_green_classification_Pipeline_VITIS_LOOP_525_1_VITIS_LOOP_526_2'
================================================================
* Date:           Mon Nov 17 11:04:02 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Obj_detect_ver5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   230402|   230402|  2.304 ms|  2.304 ms|  230402|  230402|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_525_1_VITIS_LOOP_526_2  |   230400|   230400|         4|          3|          3|  76800|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    167|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     83|    -|
|Register         |        -|    -|      76|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      76|    250|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln525_1_fu_125_p2     |         +|   0|  0|  24|          17|           1|
    |add_ln525_fu_137_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln526_fu_165_p2       |         +|   0|  0|  14|           9|           1|
    |add_ln528_1_fu_217_p2     |         +|   0|  0|  17|          17|          17|
    |add_ln528_fu_208_p2       |         +|   0|  0|  17|          17|          17|
    |icmp_ln525_fu_119_p2      |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln526_fu_143_p2      |      icmp|   0|  0|  14|           9|           9|
    |icmp_ln529_fu_228_p2      |      icmp|   0|  0|  23|          16|           1|
    |select_ln525_1_fu_157_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln525_fu_149_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 167|         113|          75|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |indvar_flatten_fu_66         |   9|          2|   17|         34|
    |x_1_fu_58                    |   9|          2|    9|         18|
    |y_1_fu_62                    |   9|          2|    8|         16|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  83|         18|   39|         80|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln525_reg_260           |   1|   0|    1|          0|
    |icmp_ln529_reg_281           |   1|   0|    1|          0|
    |indvar_flatten_fu_66         |  17|   0|   17|          0|
    |label_map_addr_reg_275       |  17|   0|   17|          0|
    |select_ln525_1_reg_269       |   8|   0|    8|          0|
    |select_ln525_reg_264         |   9|   0|    9|          0|
    |x_1_fu_58                    |   9|   0|    9|          0|
    |y_1_fu_62                    |   8|   0|    8|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  76|   0|   76|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_525_1_VITIS_LOOP_526_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_525_1_VITIS_LOOP_526_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_525_1_VITIS_LOOP_526_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_525_1_VITIS_LOOP_526_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_525_1_VITIS_LOOP_526_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_525_1_VITIS_LOOP_526_2|  return value|
|label_map_address0  |  out|   17|   ap_memory|                                                                   label_map|         array|
|label_map_ce0       |  out|    1|   ap_memory|                                                                   label_map|         array|
|label_map_q0        |   in|   16|   ap_memory|                                                                   label_map|         array|
|label_map_address1  |  out|   17|   ap_memory|                                                                   label_map|         array|
|label_map_ce1       |  out|    1|   ap_memory|                                                                   label_map|         array|
|label_map_we1       |  out|    1|   ap_memory|                                                                   label_map|         array|
|label_map_d1        |  out|   16|   ap_memory|                                                                   label_map|         array|
|parent_address0     |  out|    9|   ap_memory|                                                                      parent|         array|
|parent_ce0          |  out|    1|   ap_memory|                                                                      parent|         array|
|parent_q0           |   in|   16|   ap_memory|                                                                      parent|         array|
+--------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_1 = alloca i32 1"   --->   Operation 7 'alloca' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y_1 = alloca i32 1"   --->   Operation 8 'alloca' 'y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %parent, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %label_map, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %y_1"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %x_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body420"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.20>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [obj_detect.cpp:525]   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.10ns)   --->   "%icmp_ln525 = icmp_eq  i17 %indvar_flatten_load, i17 76800" [obj_detect.cpp:525]   --->   Operation 17 'icmp' 'icmp_ln525' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (2.10ns)   --->   "%add_ln525_1 = add i17 %indvar_flatten_load, i17 1" [obj_detect.cpp:525]   --->   Operation 18 'add' 'add_ln525_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln525 = br i1 %icmp_ln525, void %for.inc438, void %for.body450.preheader.exitStub" [obj_detect.cpp:525]   --->   Operation 19 'br' 'br_ln525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%x_1_load = load i9 %x_1" [obj_detect.cpp:526]   --->   Operation 20 'load' 'x_1_load' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%y_1_load = load i8 %y_1" [obj_detect.cpp:525]   --->   Operation 21 'load' 'y_1_load' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.91ns)   --->   "%add_ln525 = add i8 %y_1_load, i8 1" [obj_detect.cpp:525]   --->   Operation 22 'add' 'add_ln525' <Predicate = (!icmp_ln525)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.82ns)   --->   "%icmp_ln526 = icmp_eq  i9 %x_1_load, i9 320" [obj_detect.cpp:526]   --->   Operation 23 'icmp' 'icmp_ln526' <Predicate = (!icmp_ln525)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.96ns)   --->   "%select_ln525 = select i1 %icmp_ln526, i9 0, i9 %x_1_load" [obj_detect.cpp:525]   --->   Operation 24 'select' 'select_ln525' <Predicate = (!icmp_ln525)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.24ns)   --->   "%select_ln525_1 = select i1 %icmp_ln526, i8 %add_ln525, i8 %y_1_load" [obj_detect.cpp:525]   --->   Operation 25 'select' 'select_ln525_1' <Predicate = (!icmp_ln525)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.82ns)   --->   "%add_ln526 = add i9 %select_ln525, i9 1" [obj_detect.cpp:526]   --->   Operation 26 'add' 'add_ln526' <Predicate = (!icmp_ln525)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln526 = store i17 %add_ln525_1, i17 %indvar_flatten" [obj_detect.cpp:526]   --->   Operation 27 'store' 'store_ln526' <Predicate = (!icmp_ln525)> <Delay = 1.58>
ST_2 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln526 = store i8 %select_ln525_1, i8 %y_1" [obj_detect.cpp:526]   --->   Operation 28 'store' 'store_ln526' <Predicate = (!icmp_ln525)> <Delay = 1.58>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln526 = store i9 %add_ln526, i9 %x_1" [obj_detect.cpp:526]   --->   Operation 29 'store' 'store_ln526' <Predicate = (!icmp_ln525)> <Delay = 1.58>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln526 = br void %for.body420" [obj_detect.cpp:526]   --->   Operation 30 'br' 'br_ln526' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln525)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.18>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln525_1, i8 0" [obj_detect.cpp:528]   --->   Operation 31 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln528 = zext i16 %tmp_s" [obj_detect.cpp:528]   --->   Operation 32 'zext' 'zext_ln528' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %select_ln525_1, i6 0" [obj_detect.cpp:528]   --->   Operation 33 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln528_1 = zext i14 %tmp_8" [obj_detect.cpp:528]   --->   Operation 34 'zext' 'zext_ln528_1' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln528 = add i17 %zext_ln528, i17 %zext_ln528_1" [obj_detect.cpp:528]   --->   Operation 35 'add' 'add_ln528' <Predicate = (!icmp_ln525)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln528_2 = zext i9 %select_ln525" [obj_detect.cpp:528]   --->   Operation 36 'zext' 'zext_ln528_2' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln528_1 = add i17 %add_ln528, i17 %zext_ln528_2" [obj_detect.cpp:528]   --->   Operation 37 'add' 'add_ln528_1' <Predicate = (!icmp_ln525)> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln528_3 = zext i17 %add_ln528_1" [obj_detect.cpp:528]   --->   Operation 38 'zext' 'zext_ln528_3' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%label_map_addr = getelementptr i16 %label_map, i64 0, i64 %zext_ln528_3" [obj_detect.cpp:528]   --->   Operation 39 'getelementptr' 'label_map_addr' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (3.25ns)   --->   "%lbl = load i17 %label_map_addr" [obj_detect.cpp:528]   --->   Operation 40 'load' 'lbl' <Predicate = (!icmp_ln525)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_525_1_VITIS_LOOP_526_2_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln527 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_0" [obj_detect.cpp:527]   --->   Operation 43 'specpipeline' 'specpipeline_ln527' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln526 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [obj_detect.cpp:526]   --->   Operation 44 'specloopname' 'specloopname_ln526' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 45 [1/2] (3.25ns)   --->   "%lbl = load i17 %label_map_addr" [obj_detect.cpp:528]   --->   Operation 45 'load' 'lbl' <Predicate = (!icmp_ln525)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>
ST_4 : Operation 46 [1/1] (2.07ns)   --->   "%icmp_ln529 = icmp_eq  i16 %lbl, i16 0" [obj_detect.cpp:529]   --->   Operation 46 'icmp' 'icmp_ln529' <Predicate = (!icmp_ln525)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln529 = br i1 %icmp_ln529, void %if.then427, void %for.inc435" [obj_detect.cpp:529]   --->   Operation 47 'br' 'br_ln529' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln530 = zext i16 %lbl" [obj_detect.cpp:530]   --->   Operation 48 'zext' 'zext_ln530' <Predicate = (!icmp_ln525 & !icmp_ln529)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%parent_addr = getelementptr i16 %parent, i64 0, i64 %zext_ln530" [obj_detect.cpp:530]   --->   Operation 49 'getelementptr' 'parent_addr' <Predicate = (!icmp_ln525 & !icmp_ln529)> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (3.25ns)   --->   "%parent_load = load i9 %parent_addr" [obj_detect.cpp:531]   --->   Operation 50 'load' 'parent_load' <Predicate = (!icmp_ln525 & !icmp_ln529)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 51 [1/2] (3.25ns)   --->   "%parent_load = load i9 %parent_addr" [obj_detect.cpp:531]   --->   Operation 51 'load' 'parent_load' <Predicate = (!icmp_ln529)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 52 [1/1] (3.25ns)   --->   "%store_ln531 = store i16 %parent_load, i17 %label_map_addr" [obj_detect.cpp:531]   --->   Operation 52 'store' 'store_ln531' <Predicate = (!icmp_ln529)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln532 = br void %for.inc435" [obj_detect.cpp:532]   --->   Operation 53 'br' 'br_ln532' <Predicate = (!icmp_ln529)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ label_map]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ parent]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_1                   (alloca           ) [ 011000]
y_1                   (alloca           ) [ 011000]
indvar_flatten        (alloca           ) [ 011000]
specmemcore_ln0       (specmemcore      ) [ 000000]
specmemcore_ln0       (specmemcore      ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
indvar_flatten_load   (load             ) [ 000000]
icmp_ln525            (icmp             ) [ 011110]
add_ln525_1           (add              ) [ 000000]
br_ln525              (br               ) [ 000000]
x_1_load              (load             ) [ 000000]
y_1_load              (load             ) [ 000000]
add_ln525             (add              ) [ 000000]
icmp_ln526            (icmp             ) [ 000000]
select_ln525          (select           ) [ 000100]
select_ln525_1        (select           ) [ 000100]
add_ln526             (add              ) [ 000000]
store_ln526           (store            ) [ 000000]
store_ln526           (store            ) [ 000000]
store_ln526           (store            ) [ 000000]
br_ln526              (br               ) [ 000000]
tmp_s                 (bitconcatenate   ) [ 000000]
zext_ln528            (zext             ) [ 000000]
tmp_8                 (bitconcatenate   ) [ 000000]
zext_ln528_1          (zext             ) [ 000000]
add_ln528             (add              ) [ 000000]
zext_ln528_2          (zext             ) [ 000000]
add_ln528_1           (add              ) [ 000000]
zext_ln528_3          (zext             ) [ 000000]
label_map_addr        (getelementptr    ) [ 011011]
specloopname_ln0      (specloopname     ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
specpipeline_ln527    (specpipeline     ) [ 000000]
specloopname_ln526    (specloopname     ) [ 000000]
lbl                   (load             ) [ 000000]
icmp_ln529            (icmp             ) [ 011011]
br_ln529              (br               ) [ 000000]
zext_ln530            (zext             ) [ 000000]
parent_addr           (getelementptr    ) [ 001001]
parent_load           (load             ) [ 000000]
store_ln531           (store            ) [ 000000]
br_ln532              (br               ) [ 000000]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="label_map">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_map"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="parent">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parent"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_525_1_VITIS_LOOP_526_2_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="x_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="y_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="label_map_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="17" slack="0"/>
<pin id="74" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="label_map_addr/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="17" slack="0"/>
<pin id="79" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2"/>
<pin id="96" dir="0" index="4" bw="17" slack="0"/>
<pin id="97" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="98" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="16" slack="0"/>
<pin id="99" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="lbl/3 store_ln531/5 "/>
</bind>
</comp>

<comp id="83" class="1004" name="parent_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="16" slack="0"/>
<pin id="87" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="parent_addr/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="9" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="parent_load/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="17" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln0_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="9" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvar_flatten_load_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="17" slack="1"/>
<pin id="118" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln525_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="17" slack="0"/>
<pin id="121" dir="0" index="1" bw="17" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln525/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="add_ln525_1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="17" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln525_1/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="x_1_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="1"/>
<pin id="133" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1_load/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="y_1_load_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="1"/>
<pin id="136" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1_load/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln525_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln525/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln526_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="9" slack="0"/>
<pin id="145" dir="0" index="1" bw="9" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln526/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="select_ln525_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="9" slack="0"/>
<pin id="152" dir="0" index="2" bw="9" slack="0"/>
<pin id="153" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln525/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="select_ln525_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="0"/>
<pin id="160" dir="0" index="2" bw="8" slack="0"/>
<pin id="161" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln525_1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln526_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="9" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln526/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln526_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="17" slack="0"/>
<pin id="173" dir="0" index="1" bw="17" slack="1"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln526/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln526_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="1"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln526/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln526_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="9" slack="0"/>
<pin id="183" dir="0" index="1" bw="9" slack="1"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln526/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_s_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="1"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln528_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln528/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_8_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="14" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="1"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln528_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="14" slack="0"/>
<pin id="206" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln528_1/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln528_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="14" slack="0"/>
<pin id="211" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln528/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln528_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="1"/>
<pin id="216" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln528_2/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln528_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="17" slack="0"/>
<pin id="219" dir="0" index="1" bw="9" slack="0"/>
<pin id="220" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln528_1/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln528_3_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="17" slack="0"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln528_3/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln529_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln529/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln530_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln530/4 "/>
</bind>
</comp>

<comp id="239" class="1005" name="x_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="9" slack="0"/>
<pin id="241" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="246" class="1005" name="y_1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="253" class="1005" name="indvar_flatten_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="17" slack="0"/>
<pin id="255" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="260" class="1005" name="icmp_ln525_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln525 "/>
</bind>
</comp>

<comp id="264" class="1005" name="select_ln525_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="9" slack="1"/>
<pin id="266" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln525 "/>
</bind>
</comp>

<comp id="269" class="1005" name="select_ln525_1_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="1"/>
<pin id="271" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln525_1 "/>
</bind>
</comp>

<comp id="275" class="1005" name="label_map_addr_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="17" slack="1"/>
<pin id="277" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="label_map_addr "/>
</bind>
</comp>

<comp id="281" class="1005" name="icmp_ln529_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln529 "/>
</bind>
</comp>

<comp id="285" class="1005" name="parent_addr_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="9" slack="1"/>
<pin id="287" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="parent_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="36" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="36" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="3"/><net_sink comp="77" pin=4"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="116" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="116" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="141"><net_src comp="134" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="131" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="143" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="131" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="162"><net_src comp="143" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="137" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="134" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="169"><net_src comp="149" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="125" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="157" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="165" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="16" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="196"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="207"><net_src comp="197" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="193" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="204" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="221"><net_src comp="208" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="214" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="232"><net_src comp="77" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="56" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="77" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="242"><net_src comp="58" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="245"><net_src comp="239" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="249"><net_src comp="62" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="256"><net_src comp="66" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="263"><net_src comp="119" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="149" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="272"><net_src comp="157" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="278"><net_src comp="70" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="284"><net_src comp="228" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="83" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="90" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: label_map | {5 }
	Port: parent | {}
 - Input state : 
	Port: hls_object_green_classification_Pipeline_VITIS_LOOP_525_1_VITIS_LOOP_526_2 : label_map | {3 4 }
	Port: hls_object_green_classification_Pipeline_VITIS_LOOP_525_1_VITIS_LOOP_526_2 : parent | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln525 : 1
		add_ln525_1 : 1
		br_ln525 : 2
		add_ln525 : 1
		icmp_ln526 : 1
		select_ln525 : 2
		select_ln525_1 : 2
		add_ln526 : 3
		store_ln526 : 2
		store_ln526 : 3
		store_ln526 : 4
	State 3
		zext_ln528 : 1
		zext_ln528_1 : 1
		add_ln528 : 2
		add_ln528_1 : 3
		zext_ln528_3 : 4
		label_map_addr : 5
		lbl : 6
	State 4
		icmp_ln529 : 1
		br_ln529 : 2
		zext_ln530 : 1
		parent_addr : 2
		parent_load : 3
	State 5
		store_ln531 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   add_ln525_1_fu_125  |    0    |    24   |
|          |    add_ln525_fu_137   |    0    |    15   |
|    add   |    add_ln526_fu_165   |    0    |    14   |
|          |    add_ln528_fu_208   |    0    |    16   |
|          |   add_ln528_1_fu_217  |    0    |    17   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln525_fu_119   |    0    |    24   |
|   icmp   |   icmp_ln526_fu_143   |    0    |    14   |
|          |   icmp_ln529_fu_228   |    0    |    23   |
|----------|-----------------------|---------|---------|
|  select  |  select_ln525_fu_149  |    0    |    9    |
|          | select_ln525_1_fu_157 |    0    |    8    |
|----------|-----------------------|---------|---------|
|bitconcatenate|      tmp_s_fu_186     |    0    |    0    |
|          |      tmp_8_fu_197     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln528_fu_193   |    0    |    0    |
|          |  zext_ln528_1_fu_204  |    0    |    0    |
|   zext   |  zext_ln528_2_fu_214  |    0    |    0    |
|          |  zext_ln528_3_fu_223  |    0    |    0    |
|          |   zext_ln530_fu_234   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   164   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  icmp_ln525_reg_260  |    1   |
|  icmp_ln529_reg_281  |    1   |
|indvar_flatten_reg_253|   17   |
|label_map_addr_reg_275|   17   |
|  parent_addr_reg_285 |    9   |
|select_ln525_1_reg_269|    8   |
| select_ln525_reg_264 |    9   |
|      x_1_reg_239     |    9   |
|      y_1_reg_246     |    8   |
+----------------------+--------+
|         Total        |   79   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_90 |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   52   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   164  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   79   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   79   |   182  |
+-----------+--------+--------+--------+
