#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Nov  4 15:39:39 2025
# Process ID: 26284
# Current directory: D:/github/EE2026-Star-War/project new
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent39888 D:\github\EE2026-Star-War\project new\project_new.xpr
# Log file: D:/github/EE2026-Star-War/project new/vivado.log
# Journal file: D:/github/EE2026-Star-War/project new\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/github/EE2026-Star-War/project new/project_new.xpr}
INFO: [Project 1-313] Project file moved from 'D:/EE2026-Star-War-main/EE2026-Star-War-main/project_123.xpr/project_1/.Xil/Vivado-38412-LAPTOP-M0VLB5UJ/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/github/EE2026-Star-War/project new/project_new.ip_user_files', nor could it be found using path 'D:/EE2026-Star-War-main/EE2026-Star-War-main/project_123.xpr/project_1/.Xil/Vivado-38412-LAPTOP-M0VLB5UJ/PrjAr/_X_/project_new.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 847.398 ; gain = 116.859
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
[Tue Nov  4 15:49:34 2025] Launched synth_1...
Run output will be captured here: D:/github/EE2026-Star-War/project new/project_new.runs/synth_1/runme.log
[Tue Nov  4 15:49:34 2025] Launched impl_1...
Run output will be captured here: D:/github/EE2026-Star-War/project new/project_new.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B9A8D8A
set_property PROGRAM.FILE {D:/github/EE2026-Star-War/project new/project_new.runs/impl_1/Top_student.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/github/EE2026-Star-War/project new/project_new.runs/impl_1/Top_student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
[Tue Nov  4 16:02:26 2025] Launched synth_1...
Run output will be captured here: D:/github/EE2026-Star-War/project new/project_new.runs/synth_1/runme.log
[Tue Nov  4 16:02:26 2025] Launched impl_1...
Run output will be captured here: D:/github/EE2026-Star-War/project new/project_new.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/github/EE2026-Star-War/project new/project_new.runs/impl_1/Top_student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
file mkdir D:/github/EE2026-Star-War/project new/project_new.srcs/sim_1/new
can't create directory "D:/github/EE2026-Star-War/project": file already exists
file mkdir D:/github/EE2026-Star-War/project new/project_new.srcs/sim_1/new
can't create directory "D:/github/EE2026-Star-War/project": file already exists
file mkdir D:/github/EE2026-Star-War/project new/project_new.srcs/sim_1/new
can't create directory "D:/github/EE2026-Star-War/project": file already exists
file mkdir D:/github/EE2026-Star-War/project new/project_new.srcs/sim_1/new
can't create directory "D:/github/EE2026-Star-War/project": file already exists
file mkdir D:/github/EE2026-Star-War/project new/project_new.srcs/sim_1/new
can't create directory "D:/github/EE2026-Star-War/project": file already exists
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir D:/github/EE2026-Star-War/project new/project_new.srcs/sim_1/new
can't create directory "D:/github/EE2026-Star-War/project": file already exists
file mkdir {D:/github/EE2026-Star-War/project new/project_new.srcs/sim_1/new}
close [ open {D:/github/EE2026-Star-War/project new/project_new.srcs/sim_1/new/tb_score_display.v} w ]
add_files -fileset sim_1 {{D:/github/EE2026-Star-War/project new/project_new.srcs/sim_1/new/tb_score_display.v}}
update_compile_order -fileset sim_1
set_property top tb_score_display [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/github/EE2026-Star-War/project new/project_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_score_display' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/github/EE2026-Star-War/project new/project_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_score_display_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/EE2026-Star-War/project new/project_new.srcs/sources_1/imports/sources_1/new/score_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module score_display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/EE2026-Star-War/project new/project_new.srcs/sim_1/new/tb_score_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_score_display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/EE2026-Star-War/project new/project_new.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/github/EE2026-Star-War/project new/project_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 44440595fb914f10985e86b9a6bec193 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_score_display_behav xil_defaultlib.tb_score_display xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.score_display
Compiling module xil_defaultlib.tb_score_display
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_score_display_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/github/EE2026-Star-War/project -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/github/EE2026-Star-War/project" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Nov  4 16:14:51 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1572.035 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/github/EE2026-Star-War/project new/project_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_score_display_behav -key {Behavioral:sim_1:Functional:tb_score_display} -tclbatch {tb_score_display.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_score_display.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Testbench Started...
State set to 00 (Reset). Score should be 0.
Time: 15000, a= 0, b= 0, c= 0, d= 0, boss_appear=0
State set to 01 (Game Play).
Simulating 29 score increments...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_score_display_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1586.898 ; gain = 14.863
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/github/EE2026-Star-War/project new/project_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_score_display' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/github/EE2026-Star-War/project new/project_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_score_display_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/EE2026-Star-War/project new/project_new.srcs/sources_1/imports/sources_1/new/score_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module score_display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/EE2026-Star-War/project new/project_new.srcs/sim_1/new/tb_score_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_score_display
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/github/EE2026-Star-War/project new/project_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 44440595fb914f10985e86b9a6bec193 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_score_display_behav xil_defaultlib.tb_score_display xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.score_display
Compiling module xil_defaultlib.tb_score_display
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_score_display_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/github/EE2026-Star-War/project new/project_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_score_display_behav -key {Behavioral:sim_1:Functional:tb_score_display} -tclbatch {tb_score_display.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_score_display.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Testbench Started... (Testing 1-cycle pulse)
State set to 00 (Reset). Score should be 0.
Time: 15000, Score:  0 0 0 0, boss_appear=0
State set to 01 (Game Play).
Simulating 59 score increments...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_score_display_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/github/EE2026-Star-War/project new/project_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_score_display' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/github/EE2026-Star-War/project new/project_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_score_display_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/EE2026-Star-War/project new/project_new.srcs/sources_1/imports/sources_1/new/score_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module score_display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/EE2026-Star-War/project new/project_new.srcs/sim_1/new/tb_score_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_score_display
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/github/EE2026-Star-War/project new/project_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 44440595fb914f10985e86b9a6bec193 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_score_display_behav xil_defaultlib.tb_score_display xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.score_display
Compiling module xil_defaultlib.tb_score_display
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_score_display_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/github/EE2026-Star-War/project new/project_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_score_display_behav -key {Behavioral:sim_1:Functional:tb_score_display} -tclbatch {tb_score_display.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_score_display.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Testbench Started... (Testing 1-cycle pulse)
State set to 00 (Reset). Score should be 0.
Time: 15000, Score:  0 0 0 0, boss_appear=0
State set to 01 (Game Play).
Simulating 29 score increments...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_score_display_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
export_ip_user_files -of_objects  [get_files {{D:/github/EE2026-Star-War/project new/project_new.srcs/sim_1/new/tb_score_display.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{D:/github/EE2026-Star-War/project new/project_new.srcs/sim_1/new/tb_score_display.v}}
file delete -force {D:/github/EE2026-Star-War/project new/project_new.srcs/sim_1/new/tb_score_display.v}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/github/EE2026-Star-War/project new/project_new.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 11
[Tue Nov  4 16:30:00 2025] Launched synth_1...
Run output will be captured here: D:/github/EE2026-Star-War/project new/project_new.runs/synth_1/runme.log
[Tue Nov  4 16:30:00 2025] Launched impl_1...
Run output will be captured here: D:/github/EE2026-Star-War/project new/project_new.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/github/EE2026-Star-War/project new/project_new.runs/impl_1/Top_student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/github/EE2026-Star-War/project new/project_new.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 11
[Tue Nov  4 16:40:07 2025] Launched synth_1...
Run output will be captured here: D:/github/EE2026-Star-War/project new/project_new.runs/synth_1/runme.log
[Tue Nov  4 16:40:07 2025] Launched impl_1...
Run output will be captured here: D:/github/EE2026-Star-War/project new/project_new.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/github/EE2026-Star-War/project new/project_new.runs/impl_1/Top_student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/github/EE2026-Star-War/project new/project_new.runs/impl_1/Top_student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/github/EE2026-Star-War/project new/project_new.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 11
[Tue Nov  4 16:45:53 2025] Launched synth_1...
Run output will be captured here: D:/github/EE2026-Star-War/project new/project_new.runs/synth_1/runme.log
[Tue Nov  4 16:45:53 2025] Launched impl_1...
Run output will be captured here: D:/github/EE2026-Star-War/project new/project_new.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B9A8D8A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B9A8D8A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/github/EE2026-Star-War/project new/project_new.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 11
[Tue Nov  4 16:52:59 2025] Launched synth_1...
Run output will be captured here: D:/github/EE2026-Star-War/project new/project_new.runs/synth_1/runme.log
[Tue Nov  4 16:52:59 2025] Launched impl_1...
Run output will be captured here: D:/github/EE2026-Star-War/project new/project_new.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/github/EE2026-Star-War/project new/project_new.runs/impl_1/Top_student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 16:59:27 2025...
