// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition"

// DATE "12/25/2016 10:29:56"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ex20_top (
	CLOCK_50,
	DAC_SDI,
	DAC_SCK,
	DAC_CS,
	DAC_LD,
	ADC_SDI,
	ADC_SCK,
	ADC_CS,
	ADC_SDO,
	PWM_OUT);
input 	CLOCK_50;
output 	DAC_SDI;
output 	DAC_SCK;
output 	DAC_CS;
output 	DAC_LD;
output 	ADC_SDI;
output 	ADC_SCK;
output 	ADC_CS;
input 	ADC_SDO;
output 	PWM_OUT;

// Design Ports Information
// DAC_SDI	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DAC_SCK	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DAC_CS	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DAC_LD	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_SDI	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_SCK	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_CS	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PWM_OUT	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADC_SDO	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \vc_main_block|mult_ram2|Mult1~8_resulta ;
wire \vc_main_block|mult_ram2|Mult1~9 ;
wire \vc_main_block|mult_ram2|Mult1~10 ;
wire \vc_main_block|mult_ram2|Mult1~11 ;
wire \vc_main_block|mult_ram2|Mult1~12 ;
wire \vc_main_block|mult_ram2|Mult1~13 ;
wire \vc_main_block|mult_ram2|Mult1~14 ;
wire \vc_main_block|mult_ram2|Mult1~25 ;
wire \vc_main_block|mult_ram2|Mult1~26 ;
wire \vc_main_block|mult_ram2|Mult1~27 ;
wire \vc_main_block|mult_ram2|Mult1~28 ;
wire \vc_main_block|mult_ram2|Mult1~29 ;
wire \vc_main_block|mult_ram2|Mult1~30 ;
wire \vc_main_block|mult_ram2|Mult1~31 ;
wire \vc_main_block|mult_ram2|Mult1~32 ;
wire \vc_main_block|mult_ram2|Mult1~33 ;
wire \vc_main_block|mult_ram2|Mult1~34 ;
wire \vc_main_block|mult_ram2|Mult1~35 ;
wire \vc_main_block|mult_ram2|Mult1~36 ;
wire \vc_main_block|mult_ram2|Mult1~37 ;
wire \vc_main_block|mult_ram2|Mult1~38 ;
wire \vc_main_block|mult_ram2|Mult1~39 ;
wire \vc_main_block|mult_ram2|Mult1~40 ;
wire \vc_main_block|mult_ram2|Mult1~41 ;
wire \vc_main_block|mult_ram2|Mult1~42 ;
wire \vc_main_block|mult_ram2|Mult1~43 ;
wire \vc_main_block|mult_ram2|Mult1~44 ;
wire \vc_main_block|mult_ram2|Mult1~45 ;
wire \vc_main_block|mult_ram2|Mult1~46 ;
wire \vc_main_block|mult_ram2|Mult1~47 ;
wire \vc_main_block|mult_ram2|Mult1~48 ;
wire \vc_main_block|mult_ram2|Mult1~49 ;
wire \vc_main_block|mult_ram2|Mult1~50 ;
wire \vc_main_block|mult_ram2|Mult1~51 ;
wire \vc_main_block|mult_ram2|Mult1~52 ;
wire \vc_main_block|mult_ram2|Mult1~53 ;
wire \vc_main_block|mult_ram2|Mult1~54 ;
wire \vc_main_block|mult_ram2|Mult1~55 ;
wire \vc_main_block|mult_ram2|Mult1~56 ;
wire \vc_main_block|mult_ram2|Mult1~57 ;
wire \vc_main_block|mult_ram2|Mult1~58 ;
wire \vc_main_block|mult_ram2|Mult1~59 ;
wire \vc_main_block|mult_ram2|Mult1~60 ;
wire \vc_main_block|mult_ram2|Mult1~61 ;
wire \vc_main_block|mult_ram2|Mult1~62 ;
wire \vc_main_block|mult_ram2|Mult1~63 ;
wire \vc_main_block|mult_ram2|Mult1~64 ;
wire \vc_main_block|mult_ram2|Mult1~65 ;
wire \vc_main_block|mult_ram2|Mult1~66 ;
wire \vc_main_block|mult_ram2|Mult1~67 ;
wire \vc_main_block|mult_ram2|Mult1~68 ;
wire \vc_main_block|mult_ram2|Mult1~69 ;
wire \vc_main_block|mult_ram2|Mult1~70 ;
wire \vc_main_block|mult_ram2|Mult1~71 ;
wire \vc_main_block|mult_ram1|Mult1~8_resulta ;
wire \vc_main_block|mult_ram1|Mult1~9 ;
wire \vc_main_block|mult_ram1|Mult1~10 ;
wire \vc_main_block|mult_ram1|Mult1~11 ;
wire \vc_main_block|mult_ram1|Mult1~12 ;
wire \vc_main_block|mult_ram1|Mult1~13 ;
wire \vc_main_block|mult_ram1|Mult1~14 ;
wire \vc_main_block|mult_ram1|Mult1~25 ;
wire \vc_main_block|mult_ram1|Mult1~26 ;
wire \vc_main_block|mult_ram1|Mult1~27 ;
wire \vc_main_block|mult_ram1|Mult1~28 ;
wire \vc_main_block|mult_ram1|Mult1~29 ;
wire \vc_main_block|mult_ram1|Mult1~30 ;
wire \vc_main_block|mult_ram1|Mult1~31 ;
wire \vc_main_block|mult_ram1|Mult1~32 ;
wire \vc_main_block|mult_ram1|Mult1~33 ;
wire \vc_main_block|mult_ram1|Mult1~34 ;
wire \vc_main_block|mult_ram1|Mult1~35 ;
wire \vc_main_block|mult_ram1|Mult1~36 ;
wire \vc_main_block|mult_ram1|Mult1~37 ;
wire \vc_main_block|mult_ram1|Mult1~38 ;
wire \vc_main_block|mult_ram1|Mult1~39 ;
wire \vc_main_block|mult_ram1|Mult1~40 ;
wire \vc_main_block|mult_ram1|Mult1~41 ;
wire \vc_main_block|mult_ram1|Mult1~42 ;
wire \vc_main_block|mult_ram1|Mult1~43 ;
wire \vc_main_block|mult_ram1|Mult1~44 ;
wire \vc_main_block|mult_ram1|Mult1~45 ;
wire \vc_main_block|mult_ram1|Mult1~46 ;
wire \vc_main_block|mult_ram1|Mult1~47 ;
wire \vc_main_block|mult_ram1|Mult1~48 ;
wire \vc_main_block|mult_ram1|Mult1~49 ;
wire \vc_main_block|mult_ram1|Mult1~50 ;
wire \vc_main_block|mult_ram1|Mult1~51 ;
wire \vc_main_block|mult_ram1|Mult1~52 ;
wire \vc_main_block|mult_ram1|Mult1~53 ;
wire \vc_main_block|mult_ram1|Mult1~54 ;
wire \vc_main_block|mult_ram1|Mult1~55 ;
wire \vc_main_block|mult_ram1|Mult1~56 ;
wire \vc_main_block|mult_ram1|Mult1~57 ;
wire \vc_main_block|mult_ram1|Mult1~58 ;
wire \vc_main_block|mult_ram1|Mult1~59 ;
wire \vc_main_block|mult_ram1|Mult1~60 ;
wire \vc_main_block|mult_ram1|Mult1~61 ;
wire \vc_main_block|mult_ram1|Mult1~62 ;
wire \vc_main_block|mult_ram1|Mult1~63 ;
wire \vc_main_block|mult_ram1|Mult1~64 ;
wire \vc_main_block|mult_ram1|Mult1~65 ;
wire \vc_main_block|mult_ram1|Mult1~66 ;
wire \vc_main_block|mult_ram1|Mult1~67 ;
wire \vc_main_block|mult_ram1|Mult1~68 ;
wire \vc_main_block|mult_ram1|Mult1~69 ;
wire \vc_main_block|mult_ram1|Mult1~70 ;
wire \vc_main_block|mult_ram1|Mult1~71 ;
wire \vc_main_block|mult_ram2|Mult0~8_resulta ;
wire \vc_main_block|mult_ram2|Mult0~9 ;
wire \vc_main_block|mult_ram2|Mult0~10 ;
wire \vc_main_block|mult_ram2|Mult0~11 ;
wire \vc_main_block|mult_ram2|Mult0~12 ;
wire \vc_main_block|mult_ram2|Mult0~13 ;
wire \vc_main_block|mult_ram2|Mult0~14 ;
wire \vc_main_block|mult_ram2|Mult0~25 ;
wire \vc_main_block|mult_ram2|Mult0~26 ;
wire \vc_main_block|mult_ram2|Mult0~27 ;
wire \vc_main_block|mult_ram2|Mult0~28 ;
wire \vc_main_block|mult_ram2|Mult0~29 ;
wire \vc_main_block|mult_ram2|Mult0~30 ;
wire \vc_main_block|mult_ram2|Mult0~31 ;
wire \vc_main_block|mult_ram2|Mult0~32 ;
wire \vc_main_block|mult_ram2|Mult0~33 ;
wire \vc_main_block|mult_ram2|Mult0~34 ;
wire \vc_main_block|mult_ram2|Mult0~35 ;
wire \vc_main_block|mult_ram2|Mult0~36 ;
wire \vc_main_block|mult_ram2|Mult0~37 ;
wire \vc_main_block|mult_ram2|Mult0~38 ;
wire \vc_main_block|mult_ram2|Mult0~39 ;
wire \vc_main_block|mult_ram2|Mult0~40 ;
wire \vc_main_block|mult_ram2|Mult0~41 ;
wire \vc_main_block|mult_ram2|Mult0~42 ;
wire \vc_main_block|mult_ram2|Mult0~43 ;
wire \vc_main_block|mult_ram2|Mult0~44 ;
wire \vc_main_block|mult_ram2|Mult0~45 ;
wire \vc_main_block|mult_ram2|Mult0~46 ;
wire \vc_main_block|mult_ram2|Mult0~47 ;
wire \vc_main_block|mult_ram2|Mult0~48 ;
wire \vc_main_block|mult_ram2|Mult0~49 ;
wire \vc_main_block|mult_ram2|Mult0~50 ;
wire \vc_main_block|mult_ram2|Mult0~51 ;
wire \vc_main_block|mult_ram2|Mult0~52 ;
wire \vc_main_block|mult_ram2|Mult0~53 ;
wire \vc_main_block|mult_ram2|Mult0~54 ;
wire \vc_main_block|mult_ram2|Mult0~55 ;
wire \vc_main_block|mult_ram2|Mult0~56 ;
wire \vc_main_block|mult_ram2|Mult0~57 ;
wire \vc_main_block|mult_ram2|Mult0~58 ;
wire \vc_main_block|mult_ram2|Mult0~59 ;
wire \vc_main_block|mult_ram2|Mult0~60 ;
wire \vc_main_block|mult_ram2|Mult0~61 ;
wire \vc_main_block|mult_ram2|Mult0~62 ;
wire \vc_main_block|mult_ram2|Mult0~63 ;
wire \vc_main_block|mult_ram2|Mult0~64 ;
wire \vc_main_block|mult_ram2|Mult0~65 ;
wire \vc_main_block|mult_ram2|Mult0~66 ;
wire \vc_main_block|mult_ram2|Mult0~67 ;
wire \vc_main_block|mult_ram2|Mult0~68 ;
wire \vc_main_block|mult_ram2|Mult0~69 ;
wire \vc_main_block|mult_ram2|Mult0~70 ;
wire \vc_main_block|mult_ram2|Mult0~71 ;
wire \vc_main_block|mult_ram1|Mult0~8_resulta ;
wire \vc_main_block|mult_ram1|Mult0~9 ;
wire \vc_main_block|mult_ram1|Mult0~10 ;
wire \vc_main_block|mult_ram1|Mult0~11 ;
wire \vc_main_block|mult_ram1|Mult0~12 ;
wire \vc_main_block|mult_ram1|Mult0~13 ;
wire \vc_main_block|mult_ram1|Mult0~14 ;
wire \vc_main_block|mult_ram1|Mult0~25 ;
wire \vc_main_block|mult_ram1|Mult0~26 ;
wire \vc_main_block|mult_ram1|Mult0~27 ;
wire \vc_main_block|mult_ram1|Mult0~28 ;
wire \vc_main_block|mult_ram1|Mult0~29 ;
wire \vc_main_block|mult_ram1|Mult0~30 ;
wire \vc_main_block|mult_ram1|Mult0~31 ;
wire \vc_main_block|mult_ram1|Mult0~32 ;
wire \vc_main_block|mult_ram1|Mult0~33 ;
wire \vc_main_block|mult_ram1|Mult0~34 ;
wire \vc_main_block|mult_ram1|Mult0~35 ;
wire \vc_main_block|mult_ram1|Mult0~36 ;
wire \vc_main_block|mult_ram1|Mult0~37 ;
wire \vc_main_block|mult_ram1|Mult0~38 ;
wire \vc_main_block|mult_ram1|Mult0~39 ;
wire \vc_main_block|mult_ram1|Mult0~40 ;
wire \vc_main_block|mult_ram1|Mult0~41 ;
wire \vc_main_block|mult_ram1|Mult0~42 ;
wire \vc_main_block|mult_ram1|Mult0~43 ;
wire \vc_main_block|mult_ram1|Mult0~44 ;
wire \vc_main_block|mult_ram1|Mult0~45 ;
wire \vc_main_block|mult_ram1|Mult0~46 ;
wire \vc_main_block|mult_ram1|Mult0~47 ;
wire \vc_main_block|mult_ram1|Mult0~48 ;
wire \vc_main_block|mult_ram1|Mult0~49 ;
wire \vc_main_block|mult_ram1|Mult0~50 ;
wire \vc_main_block|mult_ram1|Mult0~51 ;
wire \vc_main_block|mult_ram1|Mult0~52 ;
wire \vc_main_block|mult_ram1|Mult0~53 ;
wire \vc_main_block|mult_ram1|Mult0~54 ;
wire \vc_main_block|mult_ram1|Mult0~55 ;
wire \vc_main_block|mult_ram1|Mult0~56 ;
wire \vc_main_block|mult_ram1|Mult0~57 ;
wire \vc_main_block|mult_ram1|Mult0~58 ;
wire \vc_main_block|mult_ram1|Mult0~59 ;
wire \vc_main_block|mult_ram1|Mult0~60 ;
wire \vc_main_block|mult_ram1|Mult0~61 ;
wire \vc_main_block|mult_ram1|Mult0~62 ;
wire \vc_main_block|mult_ram1|Mult0~63 ;
wire \vc_main_block|mult_ram1|Mult0~64 ;
wire \vc_main_block|mult_ram1|Mult0~65 ;
wire \vc_main_block|mult_ram1|Mult0~66 ;
wire \vc_main_block|mult_ram1|Mult0~67 ;
wire \vc_main_block|mult_ram1|Mult0~68 ;
wire \vc_main_block|mult_ram1|Mult0~69 ;
wire \vc_main_block|mult_ram1|Mult0~70 ;
wire \vc_main_block|mult_ram1|Mult0~71 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \SPI_DAC|clk_1MHz~0_combout ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \SPI_ADC|Add0~0_combout ;
wire \SPI_ADC|ctr~1_combout ;
wire \SPI_ADC|ctr[0]~DUPLICATE_q ;
wire \SPI_ADC|ctr~2_combout ;
wire \SPI_ADC|ctr~0_combout ;
wire \SPI_ADC|ctr[2]~DUPLICATE_q ;
wire \SPI_ADC|Add0~1_combout ;
wire \SPI_ADC|ctr[3]~DUPLICATE_q ;
wire \SPI_ADC|ctr[4]~DUPLICATE_q ;
wire \SPI_DAC|Equal0~0_combout ;
wire \SPI_DAC|clk_1MHz~q ;
wire \SPI_DAC|state[1]~DUPLICATE_q ;
wire \SPI_DAC|Selector7~0_combout ;
wire \SPI_DAC|Selector6~0_combout ;
wire \SPI_DAC|state[3]~DUPLICATE_q ;
wire \SPI_DAC|Selector5~0_combout ;
wire \SPI_DAC|state[2]~DUPLICATE_q ;
wire \SPI_DAC|Selector4~0_combout ;
wire \GEN_10K|Add0~9_sumout ;
wire \GEN_10K|Add0~10 ;
wire \GEN_10K|Add0~13_sumout ;
wire \GEN_10K|count[7]~DUPLICATE_q ;
wire \GEN_10K|Add0~14 ;
wire \GEN_10K|Add0~17_sumout ;
wire \GEN_10K|Add0~18 ;
wire \GEN_10K|Add0~57_sumout ;
wire \GEN_10K|Add0~58 ;
wire \GEN_10K|Add0~53_sumout ;
wire \GEN_10K|count[4]~DUPLICATE_q ;
wire \GEN_10K|Add0~54 ;
wire \GEN_10K|Add0~49_sumout ;
wire \GEN_10K|Add0~50 ;
wire \GEN_10K|Add0~41_sumout ;
wire \GEN_10K|Add0~42 ;
wire \GEN_10K|Add0~21_sumout ;
wire \GEN_10K|Add0~22 ;
wire \GEN_10K|Add0~25_sumout ;
wire \GEN_10K|Equal0~0_combout ;
wire \GEN_10K|Add0~26 ;
wire \GEN_10K|Add0~1_sumout ;
wire \GEN_10K|count[9]~DUPLICATE_q ;
wire \GEN_10K|Add0~2 ;
wire \GEN_10K|Add0~33_sumout ;
wire \GEN_10K|Add0~34 ;
wire \GEN_10K|Add0~61_sumout ;
wire \GEN_10K|count[11]~DUPLICATE_q ;
wire \GEN_10K|count[3]~DUPLICATE_q ;
wire \GEN_10K|Equal0~2_combout ;
wire \GEN_10K|Add0~62 ;
wire \GEN_10K|Add0~29_sumout ;
wire \GEN_10K|Add0~30 ;
wire \GEN_10K|Add0~37_sumout ;
wire \GEN_10K|Add0~38 ;
wire \GEN_10K|Add0~45_sumout ;
wire \GEN_10K|Equal0~1_combout ;
wire \GEN_10K|Add0~46 ;
wire \GEN_10K|Add0~5_sumout ;
wire \GEN_10K|Equal0~3_combout ;
wire \GEN_10K|tick~q ;
wire \SPI_DAC|Selector2~0_combout ;
wire \SPI_DAC|sr_state.WAIT_CSB_HIGH~q ;
wire \SPI_DAC|Selector0~0_combout ;
wire \SPI_DAC|sr_state.IDLE~q ;
wire \SPI_DAC|Selector1~0_combout ;
wire \SPI_DAC|sr_state.WAIT_CSB_FALL~q ;
wire \SPI_DAC|dac_start~0_combout ;
wire \SPI_DAC|dac_start~q ;
wire \SPI_DAC|Selector8~0_combout ;
wire \SPI_DAC|Selector9~0_combout ;
wire \SPI_DAC|dac_cs~q ;
wire \SPI_ADC|clk_1MHz~0_combout ;
wire \SPI_ADC|clk_1MHz~feeder_combout ;
wire \SPI_ADC|clk_1MHz~q ;
wire \SPI_ADC|state[1]~1_combout ;
wire \SPI_ADC|state[2]~2_combout ;
wire \SPI_ADC|state[2]~DUPLICATE_q ;
wire \SPI_ADC|state[3]~3_combout ;
wire \SPI_ADC|state~0_combout ;
wire \SPI_ADC|Selector2~0_combout ;
wire \SPI_ADC|sr_state.WAIT_CSB_HIGH~q ;
wire \SPI_ADC|Selector0~0_combout ;
wire \SPI_ADC|sr_state.IDLE~q ;
wire \SPI_ADC|Selector1~0_combout ;
wire \SPI_ADC|sr_state.WAIT_CSB_FALL~q ;
wire \SPI_ADC|adc_start~0_combout ;
wire \SPI_ADC|adc_start~q ;
wire \SPI_ADC|Selector5~0_combout ;
wire \SPI_ADC|state[0]~feeder_combout ;
wire \SPI_ADC|Selector4~0_combout ;
wire \SPI_ADC|adc_cs~q ;
wire \vc_main_block|vc_ccu_block|down_counter[0]~5_combout ;
wire \vc_main_block|addr_counter|count[0]~0_combout ;
wire \vc_main_block|vc_ccu_block|Add0~34_cout ;
wire \vc_main_block|vc_ccu_block|Add0~21_sumout ;
wire \vc_main_block|vc_ccu_block|down_counter[1]~6_combout ;
wire \vc_main_block|vc_ccu_block|Add0~22 ;
wire \vc_main_block|vc_ccu_block|Add0~25_sumout ;
wire \vc_main_block|vc_ccu_block|down_counter[2]~7_combout ;
wire \vc_main_block|vc_ccu_block|Add0~26 ;
wire \vc_main_block|vc_ccu_block|Add0~29_sumout ;
wire \vc_main_block|vc_ccu_block|down_counter[3]~8_combout ;
wire \vc_main_block|vc_ccu_block|Add0~30 ;
wire \vc_main_block|vc_ccu_block|Add0~9_sumout ;
wire \vc_main_block|vc_ccu_block|down_counter[4]~2_combout ;
wire \vc_main_block|vc_ccu_block|Add0~10 ;
wire \vc_main_block|vc_ccu_block|Add0~13_sumout ;
wire \vc_main_block|vc_ccu_block|down_counter[5]~3_combout ;
wire \vc_main_block|vc_ccu_block|Add0~14 ;
wire \vc_main_block|vc_ccu_block|Add0~17_sumout ;
wire \vc_main_block|vc_ccu_block|down_counter[6]~4_combout ;
wire \vc_main_block|vc_ccu_block|Add0~18 ;
wire \vc_main_block|vc_ccu_block|Add0~1_sumout ;
wire \vc_main_block|vc_ccu_block|down_counter[7]~0_combout ;
wire \vc_main_block|vc_ccu_block|Add0~2 ;
wire \vc_main_block|vc_ccu_block|Add0~5_sumout ;
wire \vc_main_block|vc_ccu_block|down_counter[8]~1_combout ;
wire \vc_main_block|vc_ccu_block|Add4~1_sumout ;
wire \vc_main_block|vc_ccu_block|Selector19~0_combout ;
wire \vc_main_block|vc_ccu_block|Selector18~0_combout ;
wire \vc_main_block|vc_ccu_block|Selector18~1_combout ;
wire \vc_main_block|vc_ccu_block|Add4~2 ;
wire \vc_main_block|vc_ccu_block|Add4~5_sumout ;
wire \vc_main_block|vc_ccu_block|Selector20~0_combout ;
wire \vc_main_block|vc_ccu_block|Add4~6 ;
wire \vc_main_block|vc_ccu_block|Add4~9_sumout ;
wire \vc_main_block|vc_ccu_block|Selector21~0_combout ;
wire \vc_main_block|vc_ccu_block|Add4~10 ;
wire \vc_main_block|vc_ccu_block|Add4~13_sumout ;
wire \vc_main_block|vc_ccu_block|Selector22~0_combout ;
wire \vc_main_block|vc_ccu_block|Add4~14 ;
wire \vc_main_block|vc_ccu_block|Add4~17_sumout ;
wire \vc_main_block|vc_ccu_block|Selector23~0_combout ;
wire \vc_main_block|vc_ccu_block|Add4~18 ;
wire \vc_main_block|vc_ccu_block|Add4~21_sumout ;
wire \vc_main_block|vc_ccu_block|Selector24~0_combout ;
wire \vc_main_block|vc_ccu_block|Add4~22 ;
wire \vc_main_block|vc_ccu_block|Add4~25_sumout ;
wire \vc_main_block|vc_ccu_block|Selector25~0_combout ;
wire \vc_main_block|pulse_gen_block|state.IDLE~0_combout ;
wire \vc_main_block|pulse_gen_block|state.IDLE~q ;
wire \vc_main_block|pulse_gen_block|pulse~1_combout ;
wire \vc_main_block|pulse_gen_block|pulse~q ;
wire \ADC_SDO~input_o ;
wire \SPI_ADC|shift_reg[0]~feeder_combout ;
wire \SPI_ADC|WideOr0~0_combout ;
wire \SPI_ADC|shift_ena~q ;
wire \SPI_ADC|always3~0_combout ;
wire \SPI_ADC|data_from_adc[0]~feeder_combout ;
wire \SPI_ADC|Decoder0~0_combout ;
wire \SPI_ADC|adc_done~q ;
wire \vc_main_block|Add0~5_sumout ;
wire \vc_main_block|vc_ccu_block|Selector0~0_combout ;
wire \vc_main_block|Add4~1_sumout ;
wire \vc_main_block|vc_ccu_block|Selector1~0_combout ;
wire \vc_main_block|addr_counter|count[1]~DUPLICATE_q ;
wire \vc_main_block|addr_counter|Add0~1_sumout ;
wire \vc_main_block|Add4~2 ;
wire \vc_main_block|Add4~5_sumout ;
wire \vc_main_block|addr_counter|Add0~2 ;
wire \vc_main_block|addr_counter|Add0~5_sumout ;
wire \vc_main_block|vc_ccu_block|Selector2~0_combout ;
wire \vc_main_block|Add4~6 ;
wire \vc_main_block|Add4~9_sumout ;
wire \vc_main_block|vc_ccu_block|Selector3~0_combout ;
wire \vc_main_block|addr_counter|Add0~6 ;
wire \vc_main_block|addr_counter|Add0~9_sumout ;
wire \vc_main_block|Add4~10 ;
wire \vc_main_block|Add4~13_sumout ;
wire \vc_main_block|vc_ccu_block|Selector4~0_combout ;
wire \vc_main_block|addr_counter|Add0~10 ;
wire \vc_main_block|addr_counter|Add0~13_sumout ;
wire \vc_main_block|Add4~14 ;
wire \vc_main_block|Add4~17_sumout ;
wire \vc_main_block|addr_counter|Add0~14 ;
wire \vc_main_block|addr_counter|Add0~17_sumout ;
wire \vc_main_block|vc_ccu_block|Selector5~0_combout ;
wire \vc_main_block|Add4~18 ;
wire \vc_main_block|Add4~21_sumout ;
wire \vc_main_block|addr_counter|Add0~18 ;
wire \vc_main_block|addr_counter|Add0~21_sumout ;
wire \vc_main_block|vc_ccu_block|Selector6~0_combout ;
wire \vc_main_block|Add4~22 ;
wire \vc_main_block|Add4~25_sumout ;
wire \vc_main_block|vc_ccu_block|LessThan1~0_combout ;
wire \vc_main_block|addr_counter|Add0~22 ;
wire \vc_main_block|addr_counter|Add0~25_sumout ;
wire \vc_main_block|Add4~26 ;
wire \vc_main_block|Add4~29_sumout ;
wire \vc_main_block|vc_ccu_block|Selector8~0_combout ;
wire \vc_main_block|addr_counter|Add0~26 ;
wire \vc_main_block|addr_counter|Add0~29_sumout ;
wire \vc_main_block|addr_counter|count[8]~DUPLICATE_q ;
wire \vc_main_block|Add4~30 ;
wire \vc_main_block|Add4~33_sumout ;
wire \vc_main_block|addr_counter|Add0~30 ;
wire \vc_main_block|addr_counter|Add0~33_sumout ;
wire \vc_main_block|Add4~34 ;
wire \vc_main_block|Add4~37_sumout ;
wire \vc_main_block|addr_counter|Add0~34 ;
wire \vc_main_block|addr_counter|Add0~37_sumout ;
wire \vc_main_block|addr_counter|count[10]~DUPLICATE_q ;
wire \vc_main_block|Add4~38 ;
wire \vc_main_block|Add4~41_sumout ;
wire \vc_main_block|addr_counter|Add0~38 ;
wire \vc_main_block|addr_counter|Add0~41_sumout ;
wire \vc_main_block|Add4~42 ;
wire \vc_main_block|Add4~45_sumout ;
wire \vc_main_block|addr_counter|Add0~42 ;
wire \vc_main_block|addr_counter|Add0~45_sumout ;
wire \vc_main_block|Add4~46 ;
wire \vc_main_block|Add4~49_sumout ;
wire \vc_main_block|Add0~6 ;
wire \vc_main_block|Add0~9_sumout ;
wire \vc_main_block|mult_ram2|Add0~1_sumout ;
wire \SPI_ADC|shift_reg[2]~feeder_combout ;
wire \SPI_ADC|data_from_adc[2]~feeder_combout ;
wire \vc_main_block|Add0~10 ;
wire \vc_main_block|Add0~13_sumout ;
wire \vc_main_block|mult_ram2|Add0~2 ;
wire \vc_main_block|mult_ram2|Add0~5_sumout ;
wire \SPI_ADC|shift_reg[3]~feeder_combout ;
wire \vc_main_block|Add0~14 ;
wire \vc_main_block|Add0~17_sumout ;
wire \vc_main_block|mult_ram2|Add0~6 ;
wire \vc_main_block|mult_ram2|Add0~9_sumout ;
wire \SPI_ADC|shift_reg[4]~feeder_combout ;
wire \SPI_ADC|data_from_adc[4]~feeder_combout ;
wire \vc_main_block|Add0~18 ;
wire \vc_main_block|Add0~21_sumout ;
wire \vc_main_block|mult_ram2|Add0~10 ;
wire \vc_main_block|mult_ram2|Add0~13_sumout ;
wire \SPI_ADC|shift_reg[5]~feeder_combout ;
wire \SPI_ADC|data_from_adc[5]~feeder_combout ;
wire \vc_main_block|Add0~22 ;
wire \vc_main_block|Add0~25_sumout ;
wire \vc_main_block|mult_ram2|Add0~14 ;
wire \vc_main_block|mult_ram2|Add0~17_sumout ;
wire \vc_main_block|Add0~26 ;
wire \vc_main_block|Add0~29_sumout ;
wire \vc_main_block|mult_ram2|Add0~18 ;
wire \vc_main_block|mult_ram2|Add0~21_sumout ;
wire \SPI_ADC|shift_reg[7]~feeder_combout ;
wire \SPI_ADC|data_from_adc[7]~feeder_combout ;
wire \vc_main_block|Add0~30 ;
wire \vc_main_block|Add0~33_sumout ;
wire \vc_main_block|mult_ram2|Add0~22 ;
wire \vc_main_block|mult_ram2|Add0~25_sumout ;
wire \SPI_ADC|shift_reg[8]~feeder_combout ;
wire \vc_main_block|Add0~34 ;
wire \vc_main_block|Add0~37_sumout ;
wire \vc_main_block|mult_ram2|Add0~26 ;
wire \vc_main_block|mult_ram2|Add0~29_sumout ;
wire \vc_main_block|Add0~38 ;
wire \vc_main_block|Add0~1_sumout ;
wire \vc_main_block|mult_ram2|Add0~30 ;
wire \vc_main_block|mult_ram2|Add0~33_sumout ;
wire \vc_main_block|mult_ram2|Mult0~24 ;
wire \vc_main_block|mult_ram2|Mult0~23 ;
wire \vc_main_block|mult_ram2|Mult0~22 ;
wire \vc_main_block|mult_ram2|Mult0~21 ;
wire \vc_main_block|mult_ram2|Mult0~20 ;
wire \vc_main_block|mult_ram2|Mult0~19 ;
wire \vc_main_block|mult_ram2|Mult0~18 ;
wire \vc_main_block|mult_ram2|Mult0~17 ;
wire \vc_main_block|mult_ram2|Mult0~16 ;
wire \vc_main_block|mult_ram2|Mult0~15 ;
wire \vc_main_block|mult_ram2|Add1~14 ;
wire \vc_main_block|mult_ram2|Add1~10 ;
wire \vc_main_block|mult_ram2|Add1~6 ;
wire \vc_main_block|mult_ram2|Add1~2 ;
wire \vc_main_block|mult_ram2|Add1~30 ;
wire \vc_main_block|mult_ram2|Add1~18 ;
wire \vc_main_block|mult_ram2|Add1~26 ;
wire \vc_main_block|mult_ram2|Add1~22 ;
wire \vc_main_block|mult_ram2|Add1~38 ;
wire \vc_main_block|mult_ram2|Add1~33_sumout ;
wire \vc_main_block|mult_ram2|Mult1~24 ;
wire \vc_main_block|vc_ccu_block|Add4~29_sumout ;
wire \vc_main_block|vc_ccu_block|Selector26~0_combout ;
wire \vc_main_block|vc_ccu_block|Add4~30 ;
wire \vc_main_block|vc_ccu_block|Add4~33_sumout ;
wire \vc_main_block|vc_ccu_block|Selector27~0_combout ;
wire \vc_main_block|vc_ccu_block|Add4~34 ;
wire \vc_main_block|vc_ccu_block|Add4~37_sumout ;
wire \vc_main_block|vc_ccu_block|Selector28~0_combout ;
wire \vc_main_block|vc_ccu_block|Add4~38 ;
wire \vc_main_block|vc_ccu_block|Add4~41_sumout ;
wire \vc_main_block|vc_ccu_block|Selector29~0_combout ;
wire \vc_main_block|vc_ccu_block|Add4~42 ;
wire \vc_main_block|vc_ccu_block|Add4~45_sumout ;
wire \vc_main_block|vc_ccu_block|Selector30~0_combout ;
wire \vc_main_block|vc_ccu_block|Add4~46 ;
wire \vc_main_block|vc_ccu_block|Add4~49_sumout ;
wire \vc_main_block|vc_ccu_block|Selector31~0_combout ;
wire \vc_main_block|vc_ccu_block|Add4~50 ;
wire \vc_main_block|vc_ccu_block|Add4~53_sumout ;
wire \vc_main_block|vc_ccu_block|Selector32~0_combout ;
wire \vc_main_block|vc_ccu_block|Selector9~0_combout ;
wire \vc_main_block|Add3~1_sumout ;
wire \vc_main_block|vc_ccu_block|Selector10~0_combout ;
wire \vc_main_block|Add3~2 ;
wire \vc_main_block|Add3~5_sumout ;
wire \vc_main_block|vc_ccu_block|Selector11~0_combout ;
wire \vc_main_block|Add3~6 ;
wire \vc_main_block|Add3~9_sumout ;
wire \vc_main_block|vc_ccu_block|Selector12~0_combout ;
wire \vc_main_block|Add3~10 ;
wire \vc_main_block|Add3~13_sumout ;
wire \vc_main_block|vc_ccu_block|Selector13~0_combout ;
wire \vc_main_block|Add3~14 ;
wire \vc_main_block|Add3~17_sumout ;
wire \vc_main_block|vc_ccu_block|Selector14~0_combout ;
wire \vc_main_block|Add3~18 ;
wire \vc_main_block|Add3~21_sumout ;
wire \vc_main_block|vc_ccu_block|Selector15~0_combout ;
wire \vc_main_block|Add3~22 ;
wire \vc_main_block|Add3~25_sumout ;
wire \vc_main_block|vc_ccu_block|Selector16~0_combout ;
wire \vc_main_block|Add3~26 ;
wire \vc_main_block|Add3~29_sumout ;
wire \vc_main_block|vc_ccu_block|Selector17~0_combout ;
wire \vc_main_block|Add3~30 ;
wire \vc_main_block|Add3~33_sumout ;
wire \vc_main_block|Add3~34 ;
wire \vc_main_block|Add3~37_sumout ;
wire \vc_main_block|Add3~38 ;
wire \vc_main_block|Add3~41_sumout ;
wire \vc_main_block|Add3~42 ;
wire \vc_main_block|Add3~45_sumout ;
wire \vc_main_block|Add3~46 ;
wire \vc_main_block|Add3~49_sumout ;
wire \vc_main_block|mult_ram1|Add0~1_sumout ;
wire \vc_main_block|mult_ram1|Add0~2 ;
wire \vc_main_block|mult_ram1|Add0~5_sumout ;
wire \vc_main_block|mult_ram1|Add0~6 ;
wire \vc_main_block|mult_ram1|Add0~9_sumout ;
wire \vc_main_block|mult_ram1|Add0~10 ;
wire \vc_main_block|mult_ram1|Add0~13_sumout ;
wire \vc_main_block|mult_ram1|Add0~14 ;
wire \vc_main_block|mult_ram1|Add0~17_sumout ;
wire \vc_main_block|mult_ram1|Add0~18 ;
wire \vc_main_block|mult_ram1|Add0~21_sumout ;
wire \vc_main_block|mult_ram1|Add0~22 ;
wire \vc_main_block|mult_ram1|Add0~25_sumout ;
wire \vc_main_block|mult_ram1|Add0~26 ;
wire \vc_main_block|mult_ram1|Add0~29_sumout ;
wire \vc_main_block|mult_ram1|Add0~30 ;
wire \vc_main_block|mult_ram1|Add0~33_sumout ;
wire \vc_main_block|mult_ram1|Mult0~24 ;
wire \vc_main_block|mult_ram1|Mult0~23 ;
wire \vc_main_block|mult_ram1|Mult0~22 ;
wire \vc_main_block|mult_ram1|Mult0~21 ;
wire \vc_main_block|mult_ram1|Mult0~20 ;
wire \vc_main_block|mult_ram1|Mult0~19 ;
wire \vc_main_block|mult_ram1|Mult0~18 ;
wire \vc_main_block|mult_ram1|Mult0~17 ;
wire \vc_main_block|mult_ram1|Mult0~16 ;
wire \vc_main_block|mult_ram1|Mult0~15 ;
wire \vc_main_block|mult_ram1|Add1~14 ;
wire \vc_main_block|mult_ram1|Add1~10 ;
wire \vc_main_block|mult_ram1|Add1~6 ;
wire \vc_main_block|mult_ram1|Add1~2 ;
wire \vc_main_block|mult_ram1|Add1~30 ;
wire \vc_main_block|mult_ram1|Add1~18 ;
wire \vc_main_block|mult_ram1|Add1~26 ;
wire \vc_main_block|mult_ram1|Add1~22 ;
wire \vc_main_block|mult_ram1|Add1~38 ;
wire \vc_main_block|mult_ram1|Add1~33_sumout ;
wire \vc_main_block|mult_ram1|Mult1~24 ;
wire \vc_main_block|mult_ram2|Add1~37_sumout ;
wire \vc_main_block|mult_ram2|Mult1~23 ;
wire \vc_main_block|mult_ram1|Add1~37_sumout ;
wire \vc_main_block|mult_ram1|Mult1~23 ;
wire \vc_main_block|mult_ram1|Add1~21_sumout ;
wire \vc_main_block|mult_ram1|Mult1~22 ;
wire \vc_main_block|mult_ram2|Add1~21_sumout ;
wire \vc_main_block|mult_ram2|Mult1~22 ;
wire \vc_main_block|mult_ram1|Add1~25_sumout ;
wire \vc_main_block|mult_ram1|Mult1~21 ;
wire \vc_main_block|mult_ram2|Add1~25_sumout ;
wire \vc_main_block|mult_ram2|Mult1~21 ;
wire \vc_main_block|mult_ram1|Add1~17_sumout ;
wire \vc_main_block|mult_ram1|Mult1~20 ;
wire \vc_main_block|mult_ram2|Add1~17_sumout ;
wire \vc_main_block|mult_ram2|Mult1~20 ;
wire \vc_main_block|mult_ram1|Add1~29_sumout ;
wire \vc_main_block|mult_ram1|Mult1~19 ;
wire \vc_main_block|mult_ram2|Add1~29_sumout ;
wire \vc_main_block|mult_ram2|Mult1~19 ;
wire \vc_main_block|mult_ram1|Add1~1_sumout ;
wire \vc_main_block|mult_ram1|Mult1~18 ;
wire \vc_main_block|mult_ram2|Add1~1_sumout ;
wire \vc_main_block|mult_ram2|Mult1~18 ;
wire \vc_main_block|mult_ram1|Add1~5_sumout ;
wire \vc_main_block|mult_ram1|Mult1~17 ;
wire \vc_main_block|mult_ram2|Add1~5_sumout ;
wire \vc_main_block|mult_ram2|Mult1~17 ;
wire \vc_main_block|mult_ram1|Add1~9_sumout ;
wire \vc_main_block|mult_ram1|Mult1~16 ;
wire \vc_main_block|mult_ram2|Add1~9_sumout ;
wire \vc_main_block|mult_ram2|Mult1~16 ;
wire \vc_main_block|mult_ram1|Add1~13_sumout ;
wire \vc_main_block|mult_ram1|Mult1~15 ;
wire \vc_main_block|mult_ram2|Add1~13_sumout ;
wire \vc_main_block|mult_ram2|Mult1~15 ;
wire \vc_main_block|Add1~14 ;
wire \vc_main_block|Add1~10 ;
wire \vc_main_block|Add1~6 ;
wire \vc_main_block|Add1~2 ;
wire \vc_main_block|Add1~30 ;
wire \vc_main_block|Add1~18 ;
wire \vc_main_block|Add1~26 ;
wire \vc_main_block|Add1~22 ;
wire \vc_main_block|Add1~38 ;
wire \vc_main_block|Add1~33_sumout ;
wire \vc_main_block|data_out[9]~0_combout ;
wire \SPI_DAC|shift_reg[11]~feeder_combout ;
wire \vc_main_block|Add1~37_sumout ;
wire \SPI_DAC|shift_reg[10]~feeder_combout ;
wire \vc_main_block|Add1~21_sumout ;
wire \vc_main_block|data_out[7]~feeder_combout ;
wire \SPI_DAC|shift_reg[9]~feeder_combout ;
wire \vc_main_block|Add1~25_sumout ;
wire \vc_main_block|data_out[6]~feeder_combout ;
wire \vc_main_block|data_out[6]~DUPLICATE_q ;
wire \SPI_DAC|shift_reg[8]~feeder_combout ;
wire \vc_main_block|Add1~17_sumout ;
wire \SPI_DAC|shift_reg[7]~feeder_combout ;
wire \vc_main_block|Add1~29_sumout ;
wire \SPI_DAC|shift_reg[6]~feeder_combout ;
wire \vc_main_block|Add1~1_sumout ;
wire \SPI_DAC|shift_reg[5]~feeder_combout ;
wire \vc_main_block|Add1~5_sumout ;
wire \SPI_DAC|shift_reg[4]~feeder_combout ;
wire \vc_main_block|Add1~9_sumout ;
wire \vc_main_block|data_out[1]~feeder_combout ;
wire \SPI_DAC|shift_reg[3]~feeder_combout ;
wire \vc_main_block|Add1~13_sumout ;
wire \vc_main_block|data_out[0]~feeder_combout ;
wire \vc_main_block|data_out[0]~DUPLICATE_q ;
wire \SPI_DAC|shift_reg~4_combout ;
wire \SPI_DAC|always3~0_combout ;
wire \SPI_DAC|shift_reg~3_combout ;
wire \SPI_DAC|shift_reg~2_combout ;
wire \SPI_DAC|shift_reg~1_combout ;
wire \SPI_DAC|shift_reg~0_combout ;
wire \SPI_DAC|dac_sck~combout ;
wire \SPI_DAC|Equal2~0_combout ;
wire \SPI_DAC|dac_ld~q ;
wire \SPI_ADC|Selector6~0_combout ;
wire \SPI_ADC|adc_din~q ;
wire \SPI_ADC|adc_sck~combout ;
wire \PWM_DC|count[0]~0_combout ;
wire \PWM_DC|Add0~9_sumout ;
wire \PWM_DC|Add0~10 ;
wire \PWM_DC|Add0~5_sumout ;
wire \PWM_DC|Add0~6 ;
wire \PWM_DC|Add0~1_sumout ;
wire \PWM_DC|Add0~2 ;
wire \PWM_DC|Add0~25_sumout ;
wire \PWM_DC|Add0~26 ;
wire \PWM_DC|Add0~13_sumout ;
wire \PWM_DC|Add0~14 ;
wire \PWM_DC|Add0~21_sumout ;
wire \PWM_DC|Add0~22 ;
wire \PWM_DC|Add0~17_sumout ;
wire \PWM_DC|Add0~18 ;
wire \PWM_DC|Add0~33_sumout ;
wire \PWM_DC|Add0~34 ;
wire \PWM_DC|Add0~29_sumout ;
wire \PWM_DC|LessThan0~7_combout ;
wire \PWM_DC|LessThan0~6_combout ;
wire \PWM_DC|LessThan0~2_combout ;
wire \PWM_DC|LessThan0~3_combout ;
wire \PWM_DC|LessThan0~4_combout ;
wire \PWM_DC|LessThan0~5_combout ;
wire \vc_main_block|data_out[1]~DUPLICATE_q ;
wire \PWM_DC|LessThan0~0_combout ;
wire \PWM_DC|LessThan0~1_combout ;
wire \PWM_DC|LessThan0~8_combout ;
wire \PWM_DC|pwm_out~q ;
wire [9:0] \vc_main_block|ram2|altsyncram_component|auto_generated|q_b ;
wire [9:0] \vc_main_block|mult_ram2|result ;
wire [15:0] \GEN_10K|count ;
wire [4:0] \SPI_ADC|ctr ;
wire [9:0] \PWM_DC|d ;
wire [9:0] \vc_main_block|mult_ram1|result ;
wire [15:0] \SPI_DAC|shift_reg ;
wire [9:0] \vc_main_block|ram1|altsyncram_component|auto_generated|q_b ;
wire [4:0] \SPI_DAC|state ;
wire [4:0] \SPI_ADC|state ;
wire [9:0] \PWM_DC|count ;
wire [8:0] \vc_main_block|vc_ccu_block|KB ;
wire [9:0] \vc_main_block|data_out ;
wire [8:0] \vc_main_block|vc_ccu_block|down_counter ;
wire [9:0] \vc_main_block|data_out_nooffset ;
wire [12:0] \vc_main_block|write_addr_ram2 ;
wire [12:0] \vc_main_block|addr_counter|count ;
wire [12:0] \vc_main_block|write_addr_ram1 ;
wire [9:0] \SPI_ADC|data_from_adc ;
wire [9:0] \SPI_ADC|shift_reg ;
wire [6:0] \vc_main_block|vc_ccu_block|GB ;
wire [6:0] \vc_main_block|vc_ccu_block|GA ;
wire [8:0] \vc_main_block|vc_ccu_block|KA ;

wire [63:0] \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus ;
wire [0:0] \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [63:0] \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus ;
wire [0:0] \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [63:0] \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus ;
wire [0:0] \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [63:0] \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus ;
wire [0:0] \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;

assign \vc_main_block|mult_ram2|Mult1~8_resulta  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [0];
assign \vc_main_block|mult_ram2|Mult1~9  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [1];
assign \vc_main_block|mult_ram2|Mult1~10  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [2];
assign \vc_main_block|mult_ram2|Mult1~11  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [3];
assign \vc_main_block|mult_ram2|Mult1~12  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [4];
assign \vc_main_block|mult_ram2|Mult1~13  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [5];
assign \vc_main_block|mult_ram2|Mult1~14  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [6];
assign \vc_main_block|mult_ram2|Mult1~15  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [7];
assign \vc_main_block|mult_ram2|Mult1~16  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [8];
assign \vc_main_block|mult_ram2|Mult1~17  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [9];
assign \vc_main_block|mult_ram2|Mult1~18  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [10];
assign \vc_main_block|mult_ram2|Mult1~19  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [11];
assign \vc_main_block|mult_ram2|Mult1~20  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [12];
assign \vc_main_block|mult_ram2|Mult1~21  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [13];
assign \vc_main_block|mult_ram2|Mult1~22  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [14];
assign \vc_main_block|mult_ram2|Mult1~23  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [15];
assign \vc_main_block|mult_ram2|Mult1~24  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [16];
assign \vc_main_block|mult_ram2|Mult1~25  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [17];
assign \vc_main_block|mult_ram2|Mult1~26  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [18];
assign \vc_main_block|mult_ram2|Mult1~27  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [19];
assign \vc_main_block|mult_ram2|Mult1~28  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [20];
assign \vc_main_block|mult_ram2|Mult1~29  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [21];
assign \vc_main_block|mult_ram2|Mult1~30  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [22];
assign \vc_main_block|mult_ram2|Mult1~31  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [23];
assign \vc_main_block|mult_ram2|Mult1~32  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [24];
assign \vc_main_block|mult_ram2|Mult1~33  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [25];
assign \vc_main_block|mult_ram2|Mult1~34  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [26];
assign \vc_main_block|mult_ram2|Mult1~35  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [27];
assign \vc_main_block|mult_ram2|Mult1~36  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [28];
assign \vc_main_block|mult_ram2|Mult1~37  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [29];
assign \vc_main_block|mult_ram2|Mult1~38  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [30];
assign \vc_main_block|mult_ram2|Mult1~39  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [31];
assign \vc_main_block|mult_ram2|Mult1~40  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [32];
assign \vc_main_block|mult_ram2|Mult1~41  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [33];
assign \vc_main_block|mult_ram2|Mult1~42  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [34];
assign \vc_main_block|mult_ram2|Mult1~43  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [35];
assign \vc_main_block|mult_ram2|Mult1~44  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [36];
assign \vc_main_block|mult_ram2|Mult1~45  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [37];
assign \vc_main_block|mult_ram2|Mult1~46  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [38];
assign \vc_main_block|mult_ram2|Mult1~47  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [39];
assign \vc_main_block|mult_ram2|Mult1~48  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [40];
assign \vc_main_block|mult_ram2|Mult1~49  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [41];
assign \vc_main_block|mult_ram2|Mult1~50  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [42];
assign \vc_main_block|mult_ram2|Mult1~51  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [43];
assign \vc_main_block|mult_ram2|Mult1~52  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [44];
assign \vc_main_block|mult_ram2|Mult1~53  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [45];
assign \vc_main_block|mult_ram2|Mult1~54  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [46];
assign \vc_main_block|mult_ram2|Mult1~55  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [47];
assign \vc_main_block|mult_ram2|Mult1~56  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [48];
assign \vc_main_block|mult_ram2|Mult1~57  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [49];
assign \vc_main_block|mult_ram2|Mult1~58  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [50];
assign \vc_main_block|mult_ram2|Mult1~59  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [51];
assign \vc_main_block|mult_ram2|Mult1~60  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [52];
assign \vc_main_block|mult_ram2|Mult1~61  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [53];
assign \vc_main_block|mult_ram2|Mult1~62  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [54];
assign \vc_main_block|mult_ram2|Mult1~63  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [55];
assign \vc_main_block|mult_ram2|Mult1~64  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [56];
assign \vc_main_block|mult_ram2|Mult1~65  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [57];
assign \vc_main_block|mult_ram2|Mult1~66  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [58];
assign \vc_main_block|mult_ram2|Mult1~67  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [59];
assign \vc_main_block|mult_ram2|Mult1~68  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [60];
assign \vc_main_block|mult_ram2|Mult1~69  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [61];
assign \vc_main_block|mult_ram2|Mult1~70  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [62];
assign \vc_main_block|mult_ram2|Mult1~71  = \vc_main_block|mult_ram2|Mult1~8_RESULTA_bus [63];

assign \vc_main_block|ram2|altsyncram_component|auto_generated|q_b [9] = \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \vc_main_block|mult_ram1|Mult1~8_resulta  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [0];
assign \vc_main_block|mult_ram1|Mult1~9  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [1];
assign \vc_main_block|mult_ram1|Mult1~10  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [2];
assign \vc_main_block|mult_ram1|Mult1~11  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [3];
assign \vc_main_block|mult_ram1|Mult1~12  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [4];
assign \vc_main_block|mult_ram1|Mult1~13  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [5];
assign \vc_main_block|mult_ram1|Mult1~14  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [6];
assign \vc_main_block|mult_ram1|Mult1~15  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [7];
assign \vc_main_block|mult_ram1|Mult1~16  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [8];
assign \vc_main_block|mult_ram1|Mult1~17  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [9];
assign \vc_main_block|mult_ram1|Mult1~18  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [10];
assign \vc_main_block|mult_ram1|Mult1~19  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [11];
assign \vc_main_block|mult_ram1|Mult1~20  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [12];
assign \vc_main_block|mult_ram1|Mult1~21  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [13];
assign \vc_main_block|mult_ram1|Mult1~22  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [14];
assign \vc_main_block|mult_ram1|Mult1~23  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [15];
assign \vc_main_block|mult_ram1|Mult1~24  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [16];
assign \vc_main_block|mult_ram1|Mult1~25  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [17];
assign \vc_main_block|mult_ram1|Mult1~26  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [18];
assign \vc_main_block|mult_ram1|Mult1~27  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [19];
assign \vc_main_block|mult_ram1|Mult1~28  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [20];
assign \vc_main_block|mult_ram1|Mult1~29  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [21];
assign \vc_main_block|mult_ram1|Mult1~30  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [22];
assign \vc_main_block|mult_ram1|Mult1~31  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [23];
assign \vc_main_block|mult_ram1|Mult1~32  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [24];
assign \vc_main_block|mult_ram1|Mult1~33  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [25];
assign \vc_main_block|mult_ram1|Mult1~34  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [26];
assign \vc_main_block|mult_ram1|Mult1~35  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [27];
assign \vc_main_block|mult_ram1|Mult1~36  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [28];
assign \vc_main_block|mult_ram1|Mult1~37  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [29];
assign \vc_main_block|mult_ram1|Mult1~38  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [30];
assign \vc_main_block|mult_ram1|Mult1~39  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [31];
assign \vc_main_block|mult_ram1|Mult1~40  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [32];
assign \vc_main_block|mult_ram1|Mult1~41  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [33];
assign \vc_main_block|mult_ram1|Mult1~42  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [34];
assign \vc_main_block|mult_ram1|Mult1~43  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [35];
assign \vc_main_block|mult_ram1|Mult1~44  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [36];
assign \vc_main_block|mult_ram1|Mult1~45  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [37];
assign \vc_main_block|mult_ram1|Mult1~46  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [38];
assign \vc_main_block|mult_ram1|Mult1~47  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [39];
assign \vc_main_block|mult_ram1|Mult1~48  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [40];
assign \vc_main_block|mult_ram1|Mult1~49  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [41];
assign \vc_main_block|mult_ram1|Mult1~50  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [42];
assign \vc_main_block|mult_ram1|Mult1~51  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [43];
assign \vc_main_block|mult_ram1|Mult1~52  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [44];
assign \vc_main_block|mult_ram1|Mult1~53  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [45];
assign \vc_main_block|mult_ram1|Mult1~54  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [46];
assign \vc_main_block|mult_ram1|Mult1~55  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [47];
assign \vc_main_block|mult_ram1|Mult1~56  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [48];
assign \vc_main_block|mult_ram1|Mult1~57  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [49];
assign \vc_main_block|mult_ram1|Mult1~58  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [50];
assign \vc_main_block|mult_ram1|Mult1~59  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [51];
assign \vc_main_block|mult_ram1|Mult1~60  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [52];
assign \vc_main_block|mult_ram1|Mult1~61  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [53];
assign \vc_main_block|mult_ram1|Mult1~62  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [54];
assign \vc_main_block|mult_ram1|Mult1~63  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [55];
assign \vc_main_block|mult_ram1|Mult1~64  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [56];
assign \vc_main_block|mult_ram1|Mult1~65  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [57];
assign \vc_main_block|mult_ram1|Mult1~66  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [58];
assign \vc_main_block|mult_ram1|Mult1~67  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [59];
assign \vc_main_block|mult_ram1|Mult1~68  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [60];
assign \vc_main_block|mult_ram1|Mult1~69  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [61];
assign \vc_main_block|mult_ram1|Mult1~70  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [62];
assign \vc_main_block|mult_ram1|Mult1~71  = \vc_main_block|mult_ram1|Mult1~8_RESULTA_bus [63];

assign \vc_main_block|ram1|altsyncram_component|auto_generated|q_b [9] = \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \vc_main_block|mult_ram2|Mult0~8_resulta  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [0];
assign \vc_main_block|mult_ram2|Mult0~9  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [1];
assign \vc_main_block|mult_ram2|Mult0~10  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [2];
assign \vc_main_block|mult_ram2|Mult0~11  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [3];
assign \vc_main_block|mult_ram2|Mult0~12  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [4];
assign \vc_main_block|mult_ram2|Mult0~13  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [5];
assign \vc_main_block|mult_ram2|Mult0~14  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [6];
assign \vc_main_block|mult_ram2|Mult0~15  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [7];
assign \vc_main_block|mult_ram2|Mult0~16  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [8];
assign \vc_main_block|mult_ram2|Mult0~17  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [9];
assign \vc_main_block|mult_ram2|Mult0~18  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [10];
assign \vc_main_block|mult_ram2|Mult0~19  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [11];
assign \vc_main_block|mult_ram2|Mult0~20  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [12];
assign \vc_main_block|mult_ram2|Mult0~21  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [13];
assign \vc_main_block|mult_ram2|Mult0~22  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [14];
assign \vc_main_block|mult_ram2|Mult0~23  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [15];
assign \vc_main_block|mult_ram2|Mult0~24  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [16];
assign \vc_main_block|mult_ram2|Mult0~25  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [17];
assign \vc_main_block|mult_ram2|Mult0~26  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [18];
assign \vc_main_block|mult_ram2|Mult0~27  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [19];
assign \vc_main_block|mult_ram2|Mult0~28  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [20];
assign \vc_main_block|mult_ram2|Mult0~29  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [21];
assign \vc_main_block|mult_ram2|Mult0~30  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [22];
assign \vc_main_block|mult_ram2|Mult0~31  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [23];
assign \vc_main_block|mult_ram2|Mult0~32  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [24];
assign \vc_main_block|mult_ram2|Mult0~33  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [25];
assign \vc_main_block|mult_ram2|Mult0~34  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [26];
assign \vc_main_block|mult_ram2|Mult0~35  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [27];
assign \vc_main_block|mult_ram2|Mult0~36  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [28];
assign \vc_main_block|mult_ram2|Mult0~37  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [29];
assign \vc_main_block|mult_ram2|Mult0~38  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [30];
assign \vc_main_block|mult_ram2|Mult0~39  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [31];
assign \vc_main_block|mult_ram2|Mult0~40  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [32];
assign \vc_main_block|mult_ram2|Mult0~41  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [33];
assign \vc_main_block|mult_ram2|Mult0~42  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [34];
assign \vc_main_block|mult_ram2|Mult0~43  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [35];
assign \vc_main_block|mult_ram2|Mult0~44  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [36];
assign \vc_main_block|mult_ram2|Mult0~45  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [37];
assign \vc_main_block|mult_ram2|Mult0~46  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [38];
assign \vc_main_block|mult_ram2|Mult0~47  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [39];
assign \vc_main_block|mult_ram2|Mult0~48  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [40];
assign \vc_main_block|mult_ram2|Mult0~49  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [41];
assign \vc_main_block|mult_ram2|Mult0~50  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [42];
assign \vc_main_block|mult_ram2|Mult0~51  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [43];
assign \vc_main_block|mult_ram2|Mult0~52  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [44];
assign \vc_main_block|mult_ram2|Mult0~53  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [45];
assign \vc_main_block|mult_ram2|Mult0~54  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [46];
assign \vc_main_block|mult_ram2|Mult0~55  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [47];
assign \vc_main_block|mult_ram2|Mult0~56  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [48];
assign \vc_main_block|mult_ram2|Mult0~57  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [49];
assign \vc_main_block|mult_ram2|Mult0~58  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [50];
assign \vc_main_block|mult_ram2|Mult0~59  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [51];
assign \vc_main_block|mult_ram2|Mult0~60  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [52];
assign \vc_main_block|mult_ram2|Mult0~61  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [53];
assign \vc_main_block|mult_ram2|Mult0~62  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [54];
assign \vc_main_block|mult_ram2|Mult0~63  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [55];
assign \vc_main_block|mult_ram2|Mult0~64  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [56];
assign \vc_main_block|mult_ram2|Mult0~65  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [57];
assign \vc_main_block|mult_ram2|Mult0~66  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [58];
assign \vc_main_block|mult_ram2|Mult0~67  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [59];
assign \vc_main_block|mult_ram2|Mult0~68  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [60];
assign \vc_main_block|mult_ram2|Mult0~69  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [61];
assign \vc_main_block|mult_ram2|Mult0~70  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [62];
assign \vc_main_block|mult_ram2|Mult0~71  = \vc_main_block|mult_ram2|Mult0~8_RESULTA_bus [63];

assign \vc_main_block|ram2|altsyncram_component|auto_generated|q_b [0] = \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \vc_main_block|ram2|altsyncram_component|auto_generated|q_b [1] = \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \vc_main_block|ram2|altsyncram_component|auto_generated|q_b [2] = \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \vc_main_block|ram2|altsyncram_component|auto_generated|q_b [3] = \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \vc_main_block|ram2|altsyncram_component|auto_generated|q_b [4] = \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \vc_main_block|ram2|altsyncram_component|auto_generated|q_b [5] = \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \vc_main_block|ram2|altsyncram_component|auto_generated|q_b [6] = \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \vc_main_block|ram2|altsyncram_component|auto_generated|q_b [7] = \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \vc_main_block|ram2|altsyncram_component|auto_generated|q_b [8] = \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \vc_main_block|mult_ram1|Mult0~8_resulta  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [0];
assign \vc_main_block|mult_ram1|Mult0~9  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [1];
assign \vc_main_block|mult_ram1|Mult0~10  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [2];
assign \vc_main_block|mult_ram1|Mult0~11  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [3];
assign \vc_main_block|mult_ram1|Mult0~12  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [4];
assign \vc_main_block|mult_ram1|Mult0~13  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [5];
assign \vc_main_block|mult_ram1|Mult0~14  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [6];
assign \vc_main_block|mult_ram1|Mult0~15  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [7];
assign \vc_main_block|mult_ram1|Mult0~16  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [8];
assign \vc_main_block|mult_ram1|Mult0~17  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [9];
assign \vc_main_block|mult_ram1|Mult0~18  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [10];
assign \vc_main_block|mult_ram1|Mult0~19  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [11];
assign \vc_main_block|mult_ram1|Mult0~20  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [12];
assign \vc_main_block|mult_ram1|Mult0~21  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [13];
assign \vc_main_block|mult_ram1|Mult0~22  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [14];
assign \vc_main_block|mult_ram1|Mult0~23  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [15];
assign \vc_main_block|mult_ram1|Mult0~24  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [16];
assign \vc_main_block|mult_ram1|Mult0~25  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [17];
assign \vc_main_block|mult_ram1|Mult0~26  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [18];
assign \vc_main_block|mult_ram1|Mult0~27  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [19];
assign \vc_main_block|mult_ram1|Mult0~28  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [20];
assign \vc_main_block|mult_ram1|Mult0~29  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [21];
assign \vc_main_block|mult_ram1|Mult0~30  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [22];
assign \vc_main_block|mult_ram1|Mult0~31  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [23];
assign \vc_main_block|mult_ram1|Mult0~32  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [24];
assign \vc_main_block|mult_ram1|Mult0~33  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [25];
assign \vc_main_block|mult_ram1|Mult0~34  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [26];
assign \vc_main_block|mult_ram1|Mult0~35  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [27];
assign \vc_main_block|mult_ram1|Mult0~36  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [28];
assign \vc_main_block|mult_ram1|Mult0~37  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [29];
assign \vc_main_block|mult_ram1|Mult0~38  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [30];
assign \vc_main_block|mult_ram1|Mult0~39  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [31];
assign \vc_main_block|mult_ram1|Mult0~40  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [32];
assign \vc_main_block|mult_ram1|Mult0~41  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [33];
assign \vc_main_block|mult_ram1|Mult0~42  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [34];
assign \vc_main_block|mult_ram1|Mult0~43  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [35];
assign \vc_main_block|mult_ram1|Mult0~44  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [36];
assign \vc_main_block|mult_ram1|Mult0~45  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [37];
assign \vc_main_block|mult_ram1|Mult0~46  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [38];
assign \vc_main_block|mult_ram1|Mult0~47  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [39];
assign \vc_main_block|mult_ram1|Mult0~48  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [40];
assign \vc_main_block|mult_ram1|Mult0~49  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [41];
assign \vc_main_block|mult_ram1|Mult0~50  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [42];
assign \vc_main_block|mult_ram1|Mult0~51  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [43];
assign \vc_main_block|mult_ram1|Mult0~52  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [44];
assign \vc_main_block|mult_ram1|Mult0~53  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [45];
assign \vc_main_block|mult_ram1|Mult0~54  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [46];
assign \vc_main_block|mult_ram1|Mult0~55  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [47];
assign \vc_main_block|mult_ram1|Mult0~56  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [48];
assign \vc_main_block|mult_ram1|Mult0~57  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [49];
assign \vc_main_block|mult_ram1|Mult0~58  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [50];
assign \vc_main_block|mult_ram1|Mult0~59  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [51];
assign \vc_main_block|mult_ram1|Mult0~60  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [52];
assign \vc_main_block|mult_ram1|Mult0~61  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [53];
assign \vc_main_block|mult_ram1|Mult0~62  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [54];
assign \vc_main_block|mult_ram1|Mult0~63  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [55];
assign \vc_main_block|mult_ram1|Mult0~64  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [56];
assign \vc_main_block|mult_ram1|Mult0~65  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [57];
assign \vc_main_block|mult_ram1|Mult0~66  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [58];
assign \vc_main_block|mult_ram1|Mult0~67  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [59];
assign \vc_main_block|mult_ram1|Mult0~68  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [60];
assign \vc_main_block|mult_ram1|Mult0~69  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [61];
assign \vc_main_block|mult_ram1|Mult0~70  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [62];
assign \vc_main_block|mult_ram1|Mult0~71  = \vc_main_block|mult_ram1|Mult0~8_RESULTA_bus [63];

assign \vc_main_block|ram1|altsyncram_component|auto_generated|q_b [0] = \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \vc_main_block|ram1|altsyncram_component|auto_generated|q_b [1] = \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \vc_main_block|ram1|altsyncram_component|auto_generated|q_b [2] = \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \vc_main_block|ram1|altsyncram_component|auto_generated|q_b [3] = \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \vc_main_block|ram1|altsyncram_component|auto_generated|q_b [4] = \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \vc_main_block|ram1|altsyncram_component|auto_generated|q_b [5] = \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \vc_main_block|ram1|altsyncram_component|auto_generated|q_b [6] = \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \vc_main_block|ram1|altsyncram_component|auto_generated|q_b [7] = \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \vc_main_block|ram1|altsyncram_component|auto_generated|q_b [8] = \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \DAC_SDI~output (
	.i(\SPI_DAC|shift_reg [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_SDI),
	.obar());
// synopsys translate_off
defparam \DAC_SDI~output .bus_hold = "false";
defparam \DAC_SDI~output .open_drain_output = "false";
defparam \DAC_SDI~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \DAC_SCK~output (
	.i(!\SPI_DAC|dac_sck~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_SCK),
	.obar());
// synopsys translate_off
defparam \DAC_SCK~output .bus_hold = "false";
defparam \DAC_SCK~output .open_drain_output = "false";
defparam \DAC_SCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \DAC_CS~output (
	.i(!\SPI_DAC|dac_cs~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_CS),
	.obar());
// synopsys translate_off
defparam \DAC_CS~output .bus_hold = "false";
defparam \DAC_CS~output .open_drain_output = "false";
defparam \DAC_CS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \DAC_LD~output (
	.i(\SPI_DAC|dac_ld~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_LD),
	.obar());
// synopsys translate_off
defparam \DAC_LD~output .bus_hold = "false";
defparam \DAC_LD~output .open_drain_output = "false";
defparam \DAC_LD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \ADC_SDI~output (
	.i(\SPI_ADC|adc_din~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SDI),
	.obar());
// synopsys translate_off
defparam \ADC_SDI~output .bus_hold = "false";
defparam \ADC_SDI~output .open_drain_output = "false";
defparam \ADC_SDI~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \ADC_SCK~output (
	.i(!\SPI_ADC|adc_sck~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SCK),
	.obar());
// synopsys translate_off
defparam \ADC_SCK~output .bus_hold = "false";
defparam \ADC_SCK~output .open_drain_output = "false";
defparam \ADC_SCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \ADC_CS~output (
	.i(!\SPI_ADC|adc_cs~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_CS),
	.obar());
// synopsys translate_off
defparam \ADC_CS~output .bus_hold = "false";
defparam \ADC_CS~output .open_drain_output = "false";
defparam \ADC_CS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \PWM_OUT~output (
	.i(\PWM_DC|pwm_out~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PWM_OUT),
	.obar());
// synopsys translate_off
defparam \PWM_OUT~output .bus_hold = "false";
defparam \PWM_OUT~output .open_drain_output = "false";
defparam \PWM_OUT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N21
cyclonev_lcell_comb \SPI_DAC|clk_1MHz~0 (
// Equation(s):
// \SPI_DAC|clk_1MHz~0_combout  = ( !\SPI_DAC|clk_1MHz~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_DAC|clk_1MHz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|clk_1MHz~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|clk_1MHz~0 .extended_lut = "off";
defparam \SPI_DAC|clk_1MHz~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \SPI_DAC|clk_1MHz~0 .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X45_Y4_N19
dffeas \SPI_ADC|ctr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[3] .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N55
dffeas \SPI_ADC|ctr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|ctr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[2] .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N15
cyclonev_lcell_comb \SPI_ADC|Add0~0 (
// Equation(s):
// \SPI_ADC|Add0~0_combout  = ( \SPI_ADC|ctr [4] & ( \SPI_ADC|ctr [2] ) ) # ( \SPI_ADC|ctr [4] & ( !\SPI_ADC|ctr [2] & ( ((\SPI_ADC|ctr [1]) # (\SPI_ADC|ctr[0]~DUPLICATE_q )) # (\SPI_ADC|ctr [3]) ) ) ) # ( !\SPI_ADC|ctr [4] & ( !\SPI_ADC|ctr [2] & ( 
// (!\SPI_ADC|ctr [3] & (!\SPI_ADC|ctr[0]~DUPLICATE_q  & !\SPI_ADC|ctr [1])) ) ) )

	.dataa(gnd),
	.datab(!\SPI_ADC|ctr [3]),
	.datac(!\SPI_ADC|ctr[0]~DUPLICATE_q ),
	.datad(!\SPI_ADC|ctr [1]),
	.datae(!\SPI_ADC|ctr [4]),
	.dataf(!\SPI_ADC|ctr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Add0~0 .extended_lut = "off";
defparam \SPI_ADC|Add0~0 .lut_mask = 64'hC0003FFF0000FFFF;
defparam \SPI_ADC|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N16
dffeas \SPI_ADC|ctr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[4] .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N46
dffeas \SPI_ADC|ctr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|ctr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[0] .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N45
cyclonev_lcell_comb \SPI_ADC|ctr~1 (
// Equation(s):
// \SPI_ADC|ctr~1_combout  = ( !\SPI_ADC|ctr [0] & ( \SPI_ADC|ctr [2] ) ) # ( !\SPI_ADC|ctr [0] & ( !\SPI_ADC|ctr [2] & ( ((\SPI_ADC|ctr [1]) # (\SPI_ADC|ctr [4])) # (\SPI_ADC|ctr [3]) ) ) )

	.dataa(gnd),
	.datab(!\SPI_ADC|ctr [3]),
	.datac(!\SPI_ADC|ctr [4]),
	.datad(!\SPI_ADC|ctr [1]),
	.datae(!\SPI_ADC|ctr [0]),
	.dataf(!\SPI_ADC|ctr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|ctr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|ctr~1 .extended_lut = "off";
defparam \SPI_ADC|ctr~1 .lut_mask = 64'h3FFF0000FFFF0000;
defparam \SPI_ADC|ctr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N47
dffeas \SPI_ADC|ctr[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|ctr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[0]~DUPLICATE .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N36
cyclonev_lcell_comb \SPI_ADC|ctr~2 (
// Equation(s):
// \SPI_ADC|ctr~2_combout  = ( \SPI_ADC|ctr [1] & ( \SPI_ADC|ctr[3]~DUPLICATE_q  & ( \SPI_ADC|ctr[0]~DUPLICATE_q  ) ) ) # ( !\SPI_ADC|ctr [1] & ( \SPI_ADC|ctr[3]~DUPLICATE_q  & ( !\SPI_ADC|ctr[0]~DUPLICATE_q  ) ) ) # ( \SPI_ADC|ctr [1] & ( 
// !\SPI_ADC|ctr[3]~DUPLICATE_q  & ( \SPI_ADC|ctr[0]~DUPLICATE_q  ) ) ) # ( !\SPI_ADC|ctr [1] & ( !\SPI_ADC|ctr[3]~DUPLICATE_q  & ( (!\SPI_ADC|ctr[0]~DUPLICATE_q  & ((\SPI_ADC|ctr [4]) # (\SPI_ADC|ctr[2]~DUPLICATE_q ))) ) ) )

	.dataa(gnd),
	.datab(!\SPI_ADC|ctr[0]~DUPLICATE_q ),
	.datac(!\SPI_ADC|ctr[2]~DUPLICATE_q ),
	.datad(!\SPI_ADC|ctr [4]),
	.datae(!\SPI_ADC|ctr [1]),
	.dataf(!\SPI_ADC|ctr[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|ctr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|ctr~2 .extended_lut = "off";
defparam \SPI_ADC|ctr~2 .lut_mask = 64'h0CCC3333CCCC3333;
defparam \SPI_ADC|ctr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N38
dffeas \SPI_ADC|ctr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|ctr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[1] .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N54
cyclonev_lcell_comb \SPI_ADC|ctr~0 (
// Equation(s):
// \SPI_ADC|ctr~0_combout  = ( \SPI_ADC|ctr [0] & ( \SPI_ADC|ctr [2] ) ) # ( !\SPI_ADC|ctr [0] & ( (!\SPI_ADC|ctr [1] & (!\SPI_ADC|ctr [2] & ((\SPI_ADC|ctr [3]) # (\SPI_ADC|ctr [4])))) # (\SPI_ADC|ctr [1] & (((\SPI_ADC|ctr [2])))) ) )

	.dataa(!\SPI_ADC|ctr [1]),
	.datab(!\SPI_ADC|ctr [4]),
	.datac(!\SPI_ADC|ctr [3]),
	.datad(!\SPI_ADC|ctr [2]),
	.datae(gnd),
	.dataf(!\SPI_ADC|ctr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|ctr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|ctr~0 .extended_lut = "off";
defparam \SPI_ADC|ctr~0 .lut_mask = 64'h2A552A5500FF00FF;
defparam \SPI_ADC|ctr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N56
dffeas \SPI_ADC|ctr[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|ctr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[2]~DUPLICATE .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N18
cyclonev_lcell_comb \SPI_ADC|Add0~1 (
// Equation(s):
// \SPI_ADC|Add0~1_combout  = !\SPI_ADC|ctr [3] $ ((((\SPI_ADC|ctr [1]) # (\SPI_ADC|ctr[0]~DUPLICATE_q )) # (\SPI_ADC|ctr[2]~DUPLICATE_q )))

	.dataa(!\SPI_ADC|ctr[2]~DUPLICATE_q ),
	.datab(!\SPI_ADC|ctr[0]~DUPLICATE_q ),
	.datac(!\SPI_ADC|ctr [1]),
	.datad(!\SPI_ADC|ctr [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Add0~1 .extended_lut = "off";
defparam \SPI_ADC|Add0~1 .lut_mask = 64'h807F807F807F807F;
defparam \SPI_ADC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N20
dffeas \SPI_ADC|ctr[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[3]~DUPLICATE .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N17
dffeas \SPI_ADC|ctr[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[4]~DUPLICATE .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N48
cyclonev_lcell_comb \SPI_DAC|Equal0~0 (
// Equation(s):
// \SPI_DAC|Equal0~0_combout  = ( !\SPI_ADC|ctr [2] & ( !\SPI_ADC|ctr[0]~DUPLICATE_q  & ( (!\SPI_ADC|ctr[3]~DUPLICATE_q  & (!\SPI_ADC|ctr[4]~DUPLICATE_q  & !\SPI_ADC|ctr [1])) ) ) )

	.dataa(!\SPI_ADC|ctr[3]~DUPLICATE_q ),
	.datab(!\SPI_ADC|ctr[4]~DUPLICATE_q ),
	.datac(!\SPI_ADC|ctr [1]),
	.datad(gnd),
	.datae(!\SPI_ADC|ctr [2]),
	.dataf(!\SPI_ADC|ctr[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|Equal0~0 .extended_lut = "off";
defparam \SPI_DAC|Equal0~0 .lut_mask = 64'h8080000000000000;
defparam \SPI_DAC|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N29
dffeas \SPI_DAC|clk_1MHz (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\SPI_DAC|clk_1MHz~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_DAC|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|clk_1MHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|clk_1MHz .is_wysiwyg = "true";
defparam \SPI_DAC|clk_1MHz .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N55
dffeas \SPI_DAC|state[1]~DUPLICATE (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_DAC|Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[1]~DUPLICATE .is_wysiwyg = "true";
defparam \SPI_DAC|state[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N27
cyclonev_lcell_comb \SPI_DAC|Selector7~0 (
// Equation(s):
// \SPI_DAC|Selector7~0_combout  = ( \SPI_DAC|state [0] & ( !\SPI_DAC|state[1]~DUPLICATE_q  ) ) # ( !\SPI_DAC|state [0] & ( \SPI_DAC|state[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SPI_DAC|state[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_DAC|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|Selector7~0 .extended_lut = "off";
defparam \SPI_DAC|Selector7~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \SPI_DAC|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N56
dffeas \SPI_DAC|state[1] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_DAC|Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[1] .is_wysiwyg = "true";
defparam \SPI_DAC|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N42
cyclonev_lcell_comb \SPI_DAC|Selector6~0 (
// Equation(s):
// \SPI_DAC|Selector6~0_combout  = ( \SPI_DAC|state [0] & ( !\SPI_DAC|state [2] $ (!\SPI_DAC|state [1]) ) ) # ( !\SPI_DAC|state [0] & ( \SPI_DAC|state [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SPI_DAC|state [2]),
	.datad(!\SPI_DAC|state [1]),
	.datae(gnd),
	.dataf(!\SPI_DAC|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|Selector6~0 .extended_lut = "off";
defparam \SPI_DAC|Selector6~0 .lut_mask = 64'h0F0F0F0F0FF00FF0;
defparam \SPI_DAC|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N23
dffeas \SPI_DAC|state[2] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_DAC|Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[2] .is_wysiwyg = "true";
defparam \SPI_DAC|state[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N34
dffeas \SPI_DAC|state[3]~DUPLICATE (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_DAC|Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[3]~DUPLICATE .is_wysiwyg = "true";
defparam \SPI_DAC|state[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N6
cyclonev_lcell_comb \SPI_DAC|Selector5~0 (
// Equation(s):
// \SPI_DAC|Selector5~0_combout  = ( \SPI_DAC|state [0] & ( !\SPI_DAC|state[3]~DUPLICATE_q  $ (((!\SPI_DAC|state [2]) # (!\SPI_DAC|state [1]))) ) ) # ( !\SPI_DAC|state [0] & ( \SPI_DAC|state[3]~DUPLICATE_q  ) )

	.dataa(!\SPI_DAC|state [2]),
	.datab(!\SPI_DAC|state[3]~DUPLICATE_q ),
	.datac(!\SPI_DAC|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_DAC|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|Selector5~0 .extended_lut = "off";
defparam \SPI_DAC|Selector5~0 .lut_mask = 64'h3333333336363636;
defparam \SPI_DAC|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N35
dffeas \SPI_DAC|state[3] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_DAC|Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[3] .is_wysiwyg = "true";
defparam \SPI_DAC|state[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N22
dffeas \SPI_DAC|state[2]~DUPLICATE (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_DAC|Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[2]~DUPLICATE .is_wysiwyg = "true";
defparam \SPI_DAC|state[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N51
cyclonev_lcell_comb \SPI_DAC|Selector4~0 (
// Equation(s):
// \SPI_DAC|Selector4~0_combout  = ( \SPI_DAC|state[1]~DUPLICATE_q  & ( !\SPI_DAC|state [4] $ (((!\SPI_DAC|state [3]) # ((!\SPI_DAC|state[2]~DUPLICATE_q ) # (!\SPI_DAC|state [0])))) ) ) # ( !\SPI_DAC|state[1]~DUPLICATE_q  & ( (\SPI_DAC|state [4] & 
// (((\SPI_DAC|state [0]) # (\SPI_DAC|state[2]~DUPLICATE_q )) # (\SPI_DAC|state [3]))) ) )

	.dataa(!\SPI_DAC|state [3]),
	.datab(!\SPI_DAC|state [4]),
	.datac(!\SPI_DAC|state[2]~DUPLICATE_q ),
	.datad(!\SPI_DAC|state [0]),
	.datae(gnd),
	.dataf(!\SPI_DAC|state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|Selector4~0 .extended_lut = "off";
defparam \SPI_DAC|Selector4~0 .lut_mask = 64'h1333133333363336;
defparam \SPI_DAC|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N8
dffeas \SPI_DAC|state[4] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_DAC|Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[4] .is_wysiwyg = "true";
defparam \SPI_DAC|state[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N0
cyclonev_lcell_comb \GEN_10K|Add0~9 (
// Equation(s):
// \GEN_10K|Add0~9_sumout  = SUM(( \GEN_10K|count [0] ) + ( VCC ) + ( !VCC ))
// \GEN_10K|Add0~10  = CARRY(( \GEN_10K|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\GEN_10K|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~9_sumout ),
	.cout(\GEN_10K|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~9 .extended_lut = "off";
defparam \GEN_10K|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \GEN_10K|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N2
dffeas \GEN_10K|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[0] .is_wysiwyg = "true";
defparam \GEN_10K|count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N3
cyclonev_lcell_comb \GEN_10K|Add0~13 (
// Equation(s):
// \GEN_10K|Add0~13_sumout  = SUM(( \GEN_10K|count [1] ) + ( VCC ) + ( \GEN_10K|Add0~10  ))
// \GEN_10K|Add0~14  = CARRY(( \GEN_10K|count [1] ) + ( VCC ) + ( \GEN_10K|Add0~10  ))

	.dataa(!\GEN_10K|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~13_sumout ),
	.cout(\GEN_10K|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~13 .extended_lut = "off";
defparam \GEN_10K|Add0~13 .lut_mask = 64'h0000000000005555;
defparam \GEN_10K|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N5
dffeas \GEN_10K|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[1] .is_wysiwyg = "true";
defparam \GEN_10K|count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N23
dffeas \GEN_10K|count[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \GEN_10K|count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N6
cyclonev_lcell_comb \GEN_10K|Add0~17 (
// Equation(s):
// \GEN_10K|Add0~17_sumout  = SUM(( \GEN_10K|count [2] ) + ( VCC ) + ( \GEN_10K|Add0~14  ))
// \GEN_10K|Add0~18  = CARRY(( \GEN_10K|count [2] ) + ( VCC ) + ( \GEN_10K|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\GEN_10K|count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~17_sumout ),
	.cout(\GEN_10K|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~17 .extended_lut = "off";
defparam \GEN_10K|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \GEN_10K|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N7
dffeas \GEN_10K|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[2] .is_wysiwyg = "true";
defparam \GEN_10K|count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N9
cyclonev_lcell_comb \GEN_10K|Add0~57 (
// Equation(s):
// \GEN_10K|Add0~57_sumout  = SUM(( \GEN_10K|count [3] ) + ( VCC ) + ( \GEN_10K|Add0~18  ))
// \GEN_10K|Add0~58  = CARRY(( \GEN_10K|count [3] ) + ( VCC ) + ( \GEN_10K|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\GEN_10K|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~57_sumout ),
	.cout(\GEN_10K|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~57 .extended_lut = "off";
defparam \GEN_10K|Add0~57 .lut_mask = 64'h0000000000000F0F;
defparam \GEN_10K|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N11
dffeas \GEN_10K|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[3] .is_wysiwyg = "true";
defparam \GEN_10K|count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N12
cyclonev_lcell_comb \GEN_10K|Add0~53 (
// Equation(s):
// \GEN_10K|Add0~53_sumout  = SUM(( \GEN_10K|count[4]~DUPLICATE_q  ) + ( VCC ) + ( \GEN_10K|Add0~58  ))
// \GEN_10K|Add0~54  = CARRY(( \GEN_10K|count[4]~DUPLICATE_q  ) + ( VCC ) + ( \GEN_10K|Add0~58  ))

	.dataa(gnd),
	.datab(!\GEN_10K|count[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~53_sumout ),
	.cout(\GEN_10K|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~53 .extended_lut = "off";
defparam \GEN_10K|Add0~53 .lut_mask = 64'h0000000000003333;
defparam \GEN_10K|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N14
dffeas \GEN_10K|count[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[4]~DUPLICATE .is_wysiwyg = "true";
defparam \GEN_10K|count[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N15
cyclonev_lcell_comb \GEN_10K|Add0~49 (
// Equation(s):
// \GEN_10K|Add0~49_sumout  = SUM(( \GEN_10K|count [5] ) + ( VCC ) + ( \GEN_10K|Add0~54  ))
// \GEN_10K|Add0~50  = CARRY(( \GEN_10K|count [5] ) + ( VCC ) + ( \GEN_10K|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\GEN_10K|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~49_sumout ),
	.cout(\GEN_10K|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~49 .extended_lut = "off";
defparam \GEN_10K|Add0~49 .lut_mask = 64'h0000000000000F0F;
defparam \GEN_10K|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N16
dffeas \GEN_10K|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[5] .is_wysiwyg = "true";
defparam \GEN_10K|count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N18
cyclonev_lcell_comb \GEN_10K|Add0~41 (
// Equation(s):
// \GEN_10K|Add0~41_sumout  = SUM(( \GEN_10K|count [6] ) + ( VCC ) + ( \GEN_10K|Add0~50  ))
// \GEN_10K|Add0~42  = CARRY(( \GEN_10K|count [6] ) + ( VCC ) + ( \GEN_10K|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\GEN_10K|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~41_sumout ),
	.cout(\GEN_10K|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~41 .extended_lut = "off";
defparam \GEN_10K|Add0~41 .lut_mask = 64'h0000000000000F0F;
defparam \GEN_10K|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N20
dffeas \GEN_10K|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[6] .is_wysiwyg = "true";
defparam \GEN_10K|count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N21
cyclonev_lcell_comb \GEN_10K|Add0~21 (
// Equation(s):
// \GEN_10K|Add0~21_sumout  = SUM(( \GEN_10K|count[7]~DUPLICATE_q  ) + ( VCC ) + ( \GEN_10K|Add0~42  ))
// \GEN_10K|Add0~22  = CARRY(( \GEN_10K|count[7]~DUPLICATE_q  ) + ( VCC ) + ( \GEN_10K|Add0~42  ))

	.dataa(!\GEN_10K|count[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~21_sumout ),
	.cout(\GEN_10K|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~21 .extended_lut = "off";
defparam \GEN_10K|Add0~21 .lut_mask = 64'h0000000000005555;
defparam \GEN_10K|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N22
dffeas \GEN_10K|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[7] .is_wysiwyg = "true";
defparam \GEN_10K|count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N24
cyclonev_lcell_comb \GEN_10K|Add0~25 (
// Equation(s):
// \GEN_10K|Add0~25_sumout  = SUM(( \GEN_10K|count [8] ) + ( VCC ) + ( \GEN_10K|Add0~22  ))
// \GEN_10K|Add0~26  = CARRY(( \GEN_10K|count [8] ) + ( VCC ) + ( \GEN_10K|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\GEN_10K|count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~25_sumout ),
	.cout(\GEN_10K|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~25 .extended_lut = "off";
defparam \GEN_10K|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \GEN_10K|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N26
dffeas \GEN_10K|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[8] .is_wysiwyg = "true";
defparam \GEN_10K|count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N51
cyclonev_lcell_comb \GEN_10K|Equal0~0 (
// Equation(s):
// \GEN_10K|Equal0~0_combout  = ( !\GEN_10K|count [0] & ( !\GEN_10K|count [8] & ( (!\GEN_10K|count [1] & (!\GEN_10K|count [7] & !\GEN_10K|count [2])) ) ) )

	.dataa(!\GEN_10K|count [1]),
	.datab(gnd),
	.datac(!\GEN_10K|count [7]),
	.datad(!\GEN_10K|count [2]),
	.datae(!\GEN_10K|count [0]),
	.dataf(!\GEN_10K|count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\GEN_10K|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Equal0~0 .extended_lut = "off";
defparam \GEN_10K|Equal0~0 .lut_mask = 64'hA000000000000000;
defparam \GEN_10K|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N35
dffeas \GEN_10K|count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[11] .is_wysiwyg = "true";
defparam \GEN_10K|count[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N27
cyclonev_lcell_comb \GEN_10K|Add0~1 (
// Equation(s):
// \GEN_10K|Add0~1_sumout  = SUM(( \GEN_10K|count[9]~DUPLICATE_q  ) + ( VCC ) + ( \GEN_10K|Add0~26  ))
// \GEN_10K|Add0~2  = CARRY(( \GEN_10K|count[9]~DUPLICATE_q  ) + ( VCC ) + ( \GEN_10K|Add0~26  ))

	.dataa(!\GEN_10K|count[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~1_sumout ),
	.cout(\GEN_10K|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~1 .extended_lut = "off";
defparam \GEN_10K|Add0~1 .lut_mask = 64'h0000000000005555;
defparam \GEN_10K|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N29
dffeas \GEN_10K|count[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[9]~DUPLICATE .is_wysiwyg = "true";
defparam \GEN_10K|count[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N30
cyclonev_lcell_comb \GEN_10K|Add0~33 (
// Equation(s):
// \GEN_10K|Add0~33_sumout  = SUM(( \GEN_10K|count [10] ) + ( VCC ) + ( \GEN_10K|Add0~2  ))
// \GEN_10K|Add0~34  = CARRY(( \GEN_10K|count [10] ) + ( VCC ) + ( \GEN_10K|Add0~2  ))

	.dataa(gnd),
	.datab(!\GEN_10K|count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~33_sumout ),
	.cout(\GEN_10K|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~33 .extended_lut = "off";
defparam \GEN_10K|Add0~33 .lut_mask = 64'h0000000000003333;
defparam \GEN_10K|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N32
dffeas \GEN_10K|count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[10] .is_wysiwyg = "true";
defparam \GEN_10K|count[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N33
cyclonev_lcell_comb \GEN_10K|Add0~61 (
// Equation(s):
// \GEN_10K|Add0~61_sumout  = SUM(( \GEN_10K|count [11] ) + ( VCC ) + ( \GEN_10K|Add0~34  ))
// \GEN_10K|Add0~62  = CARRY(( \GEN_10K|count [11] ) + ( VCC ) + ( \GEN_10K|Add0~34  ))

	.dataa(!\GEN_10K|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~61_sumout ),
	.cout(\GEN_10K|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~61 .extended_lut = "off";
defparam \GEN_10K|Add0~61 .lut_mask = 64'h0000000000005555;
defparam \GEN_10K|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N34
dffeas \GEN_10K|count[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[11]~DUPLICATE .is_wysiwyg = "true";
defparam \GEN_10K|count[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N13
dffeas \GEN_10K|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[4] .is_wysiwyg = "true";
defparam \GEN_10K|count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N10
dffeas \GEN_10K|count[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \GEN_10K|count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N6
cyclonev_lcell_comb \GEN_10K|Equal0~2 (
// Equation(s):
// \GEN_10K|Equal0~2_combout  = ( !\GEN_10K|count [4] & ( !\GEN_10K|count[3]~DUPLICATE_q  & ( (!\GEN_10K|count[11]~DUPLICATE_q  & !\GEN_10K|count [5]) ) ) )

	.dataa(gnd),
	.datab(!\GEN_10K|count[11]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\GEN_10K|count [5]),
	.datae(!\GEN_10K|count [4]),
	.dataf(!\GEN_10K|count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\GEN_10K|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Equal0~2 .extended_lut = "off";
defparam \GEN_10K|Equal0~2 .lut_mask = 64'hCC00000000000000;
defparam \GEN_10K|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N36
cyclonev_lcell_comb \GEN_10K|Add0~29 (
// Equation(s):
// \GEN_10K|Add0~29_sumout  = SUM(( \GEN_10K|count [12] ) + ( VCC ) + ( \GEN_10K|Add0~62  ))
// \GEN_10K|Add0~30  = CARRY(( \GEN_10K|count [12] ) + ( VCC ) + ( \GEN_10K|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\GEN_10K|count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~29_sumout ),
	.cout(\GEN_10K|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~29 .extended_lut = "off";
defparam \GEN_10K|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \GEN_10K|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N38
dffeas \GEN_10K|count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[12] .is_wysiwyg = "true";
defparam \GEN_10K|count[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N39
cyclonev_lcell_comb \GEN_10K|Add0~37 (
// Equation(s):
// \GEN_10K|Add0~37_sumout  = SUM(( \GEN_10K|count [13] ) + ( VCC ) + ( \GEN_10K|Add0~30  ))
// \GEN_10K|Add0~38  = CARRY(( \GEN_10K|count [13] ) + ( VCC ) + ( \GEN_10K|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\GEN_10K|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~37_sumout ),
	.cout(\GEN_10K|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~37 .extended_lut = "off";
defparam \GEN_10K|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \GEN_10K|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N41
dffeas \GEN_10K|count[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[13] .is_wysiwyg = "true";
defparam \GEN_10K|count[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N42
cyclonev_lcell_comb \GEN_10K|Add0~45 (
// Equation(s):
// \GEN_10K|Add0~45_sumout  = SUM(( \GEN_10K|count [14] ) + ( VCC ) + ( \GEN_10K|Add0~38  ))
// \GEN_10K|Add0~46  = CARRY(( \GEN_10K|count [14] ) + ( VCC ) + ( \GEN_10K|Add0~38  ))

	.dataa(gnd),
	.datab(!\GEN_10K|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~45_sumout ),
	.cout(\GEN_10K|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~45 .extended_lut = "off";
defparam \GEN_10K|Add0~45 .lut_mask = 64'h0000000000003333;
defparam \GEN_10K|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N44
dffeas \GEN_10K|count[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[14] .is_wysiwyg = "true";
defparam \GEN_10K|count[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N54
cyclonev_lcell_comb \GEN_10K|Equal0~1 (
// Equation(s):
// \GEN_10K|Equal0~1_combout  = ( !\GEN_10K|count [12] & ( !\GEN_10K|count [10] & ( (!\GEN_10K|count [13] & (!\GEN_10K|count [6] & !\GEN_10K|count [14])) ) ) )

	.dataa(gnd),
	.datab(!\GEN_10K|count [13]),
	.datac(!\GEN_10K|count [6]),
	.datad(!\GEN_10K|count [14]),
	.datae(!\GEN_10K|count [12]),
	.dataf(!\GEN_10K|count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\GEN_10K|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Equal0~1 .extended_lut = "off";
defparam \GEN_10K|Equal0~1 .lut_mask = 64'hC000000000000000;
defparam \GEN_10K|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N28
dffeas \GEN_10K|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[9] .is_wysiwyg = "true";
defparam \GEN_10K|count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N45
cyclonev_lcell_comb \GEN_10K|Add0~5 (
// Equation(s):
// \GEN_10K|Add0~5_sumout  = SUM(( \GEN_10K|count [15] ) + ( VCC ) + ( \GEN_10K|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\GEN_10K|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~5 .extended_lut = "off";
defparam \GEN_10K|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \GEN_10K|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N46
dffeas \GEN_10K|count[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[15] .is_wysiwyg = "true";
defparam \GEN_10K|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N36
cyclonev_lcell_comb \GEN_10K|Equal0~3 (
// Equation(s):
// \GEN_10K|Equal0~3_combout  = ( !\GEN_10K|count [9] & ( !\GEN_10K|count [15] & ( (\GEN_10K|Equal0~0_combout  & (\GEN_10K|Equal0~2_combout  & \GEN_10K|Equal0~1_combout )) ) ) )

	.dataa(!\GEN_10K|Equal0~0_combout ),
	.datab(!\GEN_10K|Equal0~2_combout ),
	.datac(!\GEN_10K|Equal0~1_combout ),
	.datad(gnd),
	.datae(!\GEN_10K|count [9]),
	.dataf(!\GEN_10K|count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\GEN_10K|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Equal0~3 .extended_lut = "off";
defparam \GEN_10K|Equal0~3 .lut_mask = 64'h0101000000000000;
defparam \GEN_10K|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N14
dffeas \GEN_10K|tick (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\GEN_10K|Equal0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|tick .is_wysiwyg = "true";
defparam \GEN_10K|tick .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N48
cyclonev_lcell_comb \SPI_DAC|Selector2~0 (
// Equation(s):
// \SPI_DAC|Selector2~0_combout  = ( \SPI_DAC|dac_cs~q  & ( \SPI_DAC|sr_state.IDLE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SPI_DAC|sr_state.IDLE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_DAC|dac_cs~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|Selector2~0 .extended_lut = "off";
defparam \SPI_DAC|Selector2~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \SPI_DAC|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N49
dffeas \SPI_DAC|sr_state.WAIT_CSB_HIGH (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|sr_state.WAIT_CSB_HIGH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|sr_state.WAIT_CSB_HIGH .is_wysiwyg = "true";
defparam \SPI_DAC|sr_state.WAIT_CSB_HIGH .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N51
cyclonev_lcell_comb \SPI_DAC|Selector0~0 (
// Equation(s):
// \SPI_DAC|Selector0~0_combout  = ( \SPI_DAC|dac_cs~q  & ( (\SPI_DAC|sr_state.IDLE~q ) # (\GEN_10K|tick~q ) ) ) # ( !\SPI_DAC|dac_cs~q  & ( (!\SPI_DAC|sr_state.WAIT_CSB_HIGH~q  & ((\SPI_DAC|sr_state.IDLE~q ) # (\GEN_10K|tick~q ))) ) )

	.dataa(gnd),
	.datab(!\SPI_DAC|sr_state.WAIT_CSB_HIGH~q ),
	.datac(!\GEN_10K|tick~q ),
	.datad(!\SPI_DAC|sr_state.IDLE~q ),
	.datae(gnd),
	.dataf(!\SPI_DAC|dac_cs~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|Selector0~0 .extended_lut = "off";
defparam \SPI_DAC|Selector0~0 .lut_mask = 64'h0CCC0CCC0FFF0FFF;
defparam \SPI_DAC|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N53
dffeas \SPI_DAC|sr_state.IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|sr_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|sr_state.IDLE .is_wysiwyg = "true";
defparam \SPI_DAC|sr_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N6
cyclonev_lcell_comb \SPI_DAC|Selector1~0 (
// Equation(s):
// \SPI_DAC|Selector1~0_combout  = ( \SPI_DAC|sr_state.WAIT_CSB_FALL~q  & ( \SPI_DAC|dac_cs~q  & ( (\GEN_10K|tick~q  & !\SPI_DAC|sr_state.IDLE~q ) ) ) ) # ( !\SPI_DAC|sr_state.WAIT_CSB_FALL~q  & ( \SPI_DAC|dac_cs~q  & ( (\GEN_10K|tick~q  & 
// !\SPI_DAC|sr_state.IDLE~q ) ) ) ) # ( \SPI_DAC|sr_state.WAIT_CSB_FALL~q  & ( !\SPI_DAC|dac_cs~q  ) ) # ( !\SPI_DAC|sr_state.WAIT_CSB_FALL~q  & ( !\SPI_DAC|dac_cs~q  & ( (\GEN_10K|tick~q  & !\SPI_DAC|sr_state.IDLE~q ) ) ) )

	.dataa(gnd),
	.datab(!\GEN_10K|tick~q ),
	.datac(!\SPI_DAC|sr_state.IDLE~q ),
	.datad(gnd),
	.datae(!\SPI_DAC|sr_state.WAIT_CSB_FALL~q ),
	.dataf(!\SPI_DAC|dac_cs~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|Selector1~0 .extended_lut = "off";
defparam \SPI_DAC|Selector1~0 .lut_mask = 64'h3030FFFF30303030;
defparam \SPI_DAC|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N7
dffeas \SPI_DAC|sr_state.WAIT_CSB_FALL (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|sr_state.WAIT_CSB_FALL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|sr_state.WAIT_CSB_FALL .is_wysiwyg = "true";
defparam \SPI_DAC|sr_state.WAIT_CSB_FALL .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N24
cyclonev_lcell_comb \SPI_DAC|dac_start~0 (
// Equation(s):
// \SPI_DAC|dac_start~0_combout  = ( \SPI_DAC|dac_cs~q  & ( ((!\SPI_DAC|sr_state.IDLE~q  & \GEN_10K|tick~q )) # (\SPI_DAC|dac_start~q ) ) ) # ( !\SPI_DAC|dac_cs~q  & ( (!\SPI_DAC|sr_state.IDLE~q  & (((\SPI_DAC|dac_start~q ) # (\GEN_10K|tick~q )))) # 
// (\SPI_DAC|sr_state.IDLE~q  & (\SPI_DAC|sr_state.WAIT_CSB_FALL~q  & ((\SPI_DAC|dac_start~q )))) ) )

	.dataa(!\SPI_DAC|sr_state.WAIT_CSB_FALL~q ),
	.datab(!\SPI_DAC|sr_state.IDLE~q ),
	.datac(!\GEN_10K|tick~q ),
	.datad(!\SPI_DAC|dac_start~q ),
	.datae(gnd),
	.dataf(!\SPI_DAC|dac_cs~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|dac_start~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|dac_start~0 .extended_lut = "off";
defparam \SPI_DAC|dac_start~0 .lut_mask = 64'h0CDD0CDD0CFF0CFF;
defparam \SPI_DAC|dac_start~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N26
dffeas \SPI_DAC|dac_start (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|dac_start~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|dac_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|dac_start .is_wysiwyg = "true";
defparam \SPI_DAC|dac_start .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N57
cyclonev_lcell_comb \SPI_DAC|Selector8~0 (
// Equation(s):
// \SPI_DAC|Selector8~0_combout  = ( \SPI_DAC|state [1] & ( \SPI_DAC|state[2]~DUPLICATE_q  & ( !\SPI_DAC|state [0] ) ) ) # ( !\SPI_DAC|state [1] & ( \SPI_DAC|state[2]~DUPLICATE_q  & ( !\SPI_DAC|state [0] ) ) ) # ( \SPI_DAC|state [1] & ( 
// !\SPI_DAC|state[2]~DUPLICATE_q  & ( !\SPI_DAC|state [0] ) ) ) # ( !\SPI_DAC|state [1] & ( !\SPI_DAC|state[2]~DUPLICATE_q  & ( (!\SPI_DAC|state [0] & (((!\SPI_DAC|state [4] & \SPI_DAC|dac_start~q )) # (\SPI_DAC|state [3]))) ) ) )

	.dataa(!\SPI_DAC|state [3]),
	.datab(!\SPI_DAC|state [0]),
	.datac(!\SPI_DAC|state [4]),
	.datad(!\SPI_DAC|dac_start~q ),
	.datae(!\SPI_DAC|state [1]),
	.dataf(!\SPI_DAC|state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|Selector8~0 .extended_lut = "off";
defparam \SPI_DAC|Selector8~0 .lut_mask = 64'h44C4CCCCCCCCCCCC;
defparam \SPI_DAC|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N53
dffeas \SPI_DAC|state[0] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_DAC|Selector8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[0] .is_wysiwyg = "true";
defparam \SPI_DAC|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N18
cyclonev_lcell_comb \SPI_DAC|Selector9~0 (
// Equation(s):
// \SPI_DAC|Selector9~0_combout  = ( \SPI_DAC|state[3]~DUPLICATE_q  & ( \SPI_DAC|state [4] ) ) # ( !\SPI_DAC|state[3]~DUPLICATE_q  & ( \SPI_DAC|state [4] & ( ((\SPI_DAC|state[2]~DUPLICATE_q ) # (\SPI_DAC|state[1]~DUPLICATE_q )) # (\SPI_DAC|state [0]) ) ) ) # 
// ( \SPI_DAC|state[3]~DUPLICATE_q  & ( !\SPI_DAC|state [4] ) ) # ( !\SPI_DAC|state[3]~DUPLICATE_q  & ( !\SPI_DAC|state [4] & ( (((\SPI_DAC|dac_start~q ) # (\SPI_DAC|state[2]~DUPLICATE_q )) # (\SPI_DAC|state[1]~DUPLICATE_q )) # (\SPI_DAC|state [0]) ) ) )

	.dataa(!\SPI_DAC|state [0]),
	.datab(!\SPI_DAC|state[1]~DUPLICATE_q ),
	.datac(!\SPI_DAC|state[2]~DUPLICATE_q ),
	.datad(!\SPI_DAC|dac_start~q ),
	.datae(!\SPI_DAC|state[3]~DUPLICATE_q ),
	.dataf(!\SPI_DAC|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|Selector9~0 .extended_lut = "off";
defparam \SPI_DAC|Selector9~0 .lut_mask = 64'h7FFFFFFF7F7FFFFF;
defparam \SPI_DAC|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N20
dffeas \SPI_DAC|dac_cs (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|dac_cs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|dac_cs .is_wysiwyg = "true";
defparam \SPI_DAC|dac_cs .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N57
cyclonev_lcell_comb \SPI_ADC|clk_1MHz~0 (
// Equation(s):
// \SPI_ADC|clk_1MHz~0_combout  = ( !\SPI_ADC|clk_1MHz~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|clk_1MHz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|clk_1MHz~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|clk_1MHz~0 .extended_lut = "off";
defparam \SPI_ADC|clk_1MHz~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \SPI_ADC|clk_1MHz~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N6
cyclonev_lcell_comb \SPI_ADC|clk_1MHz~feeder (
// Equation(s):
// \SPI_ADC|clk_1MHz~feeder_combout  = ( \SPI_ADC|clk_1MHz~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|clk_1MHz~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|clk_1MHz~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|clk_1MHz~feeder .extended_lut = "off";
defparam \SPI_ADC|clk_1MHz~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SPI_ADC|clk_1MHz~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N8
dffeas \SPI_ADC|clk_1MHz (
	.clk(\CLOCK_50~input_o ),
	.d(\SPI_ADC|clk_1MHz~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_DAC|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|clk_1MHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|clk_1MHz .is_wysiwyg = "true";
defparam \SPI_ADC|clk_1MHz .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N20
dffeas \SPI_ADC|state[2] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|state[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[2] .is_wysiwyg = "true";
defparam \SPI_ADC|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N30
cyclonev_lcell_comb \SPI_ADC|state[1]~1 (
// Equation(s):
// \SPI_ADC|state[1]~1_combout  = ( !\SPI_ADC|state [0] & ( \SPI_ADC|state [1] ) ) # ( \SPI_ADC|state [0] & ( !\SPI_ADC|state [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SPI_ADC|state [0]),
	.dataf(!\SPI_ADC|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|state[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|state[1]~1 .extended_lut = "off";
defparam \SPI_ADC|state[1]~1 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SPI_ADC|state[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N16
dffeas \SPI_ADC|state[1] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|state[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[1] .is_wysiwyg = "true";
defparam \SPI_ADC|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N57
cyclonev_lcell_comb \SPI_ADC|state[2]~2 (
// Equation(s):
// \SPI_ADC|state[2]~2_combout  = ( \SPI_ADC|state [0] & ( \SPI_ADC|state [1] & ( !\SPI_ADC|state [2] ) ) ) # ( !\SPI_ADC|state [0] & ( \SPI_ADC|state [1] & ( \SPI_ADC|state [2] ) ) ) # ( \SPI_ADC|state [0] & ( !\SPI_ADC|state [1] & ( \SPI_ADC|state [2] ) ) 
// ) # ( !\SPI_ADC|state [0] & ( !\SPI_ADC|state [1] & ( \SPI_ADC|state [2] ) ) )

	.dataa(!\SPI_ADC|state [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SPI_ADC|state [0]),
	.dataf(!\SPI_ADC|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|state[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|state[2]~2 .extended_lut = "off";
defparam \SPI_ADC|state[2]~2 .lut_mask = 64'h555555555555AAAA;
defparam \SPI_ADC|state[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N19
dffeas \SPI_ADC|state[2]~DUPLICATE (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|state[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[2]~DUPLICATE .is_wysiwyg = "true";
defparam \SPI_ADC|state[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N18
cyclonev_lcell_comb \SPI_ADC|state[3]~3 (
// Equation(s):
// \SPI_ADC|state[3]~3_combout  = ( \SPI_ADC|state [0] & ( \SPI_ADC|state [1] & ( !\SPI_ADC|state[2]~DUPLICATE_q  $ (!\SPI_ADC|state [3]) ) ) ) # ( !\SPI_ADC|state [0] & ( \SPI_ADC|state [1] & ( \SPI_ADC|state [3] ) ) ) # ( \SPI_ADC|state [0] & ( 
// !\SPI_ADC|state [1] & ( \SPI_ADC|state [3] ) ) ) # ( !\SPI_ADC|state [0] & ( !\SPI_ADC|state [1] & ( \SPI_ADC|state [3] ) ) )

	.dataa(gnd),
	.datab(!\SPI_ADC|state[2]~DUPLICATE_q ),
	.datac(!\SPI_ADC|state [3]),
	.datad(gnd),
	.datae(!\SPI_ADC|state [0]),
	.dataf(!\SPI_ADC|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|state[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|state[3]~3 .extended_lut = "off";
defparam \SPI_ADC|state[3]~3 .lut_mask = 64'h0F0F0F0F0F0F3C3C;
defparam \SPI_ADC|state[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N10
dffeas \SPI_ADC|state[3] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|state[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[3] .is_wysiwyg = "true";
defparam \SPI_ADC|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N36
cyclonev_lcell_comb \SPI_ADC|state~0 (
// Equation(s):
// \SPI_ADC|state~0_combout  = ( \SPI_ADC|state [4] & ( \SPI_ADC|state [1] & ( (!\SPI_ADC|state [0]) # ((!\SPI_ADC|state [3]) # (!\SPI_ADC|state[2]~DUPLICATE_q )) ) ) ) # ( !\SPI_ADC|state [4] & ( \SPI_ADC|state [1] & ( (\SPI_ADC|state [0] & (\SPI_ADC|state 
// [3] & \SPI_ADC|state[2]~DUPLICATE_q )) ) ) ) # ( \SPI_ADC|state [4] & ( !\SPI_ADC|state [1] & ( ((\SPI_ADC|state[2]~DUPLICATE_q ) # (\SPI_ADC|state [3])) # (\SPI_ADC|state [0]) ) ) )

	.dataa(gnd),
	.datab(!\SPI_ADC|state [0]),
	.datac(!\SPI_ADC|state [3]),
	.datad(!\SPI_ADC|state[2]~DUPLICATE_q ),
	.datae(!\SPI_ADC|state [4]),
	.dataf(!\SPI_ADC|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|state~0 .extended_lut = "off";
defparam \SPI_ADC|state~0 .lut_mask = 64'h00003FFF0003FFFC;
defparam \SPI_ADC|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N40
dffeas \SPI_ADC|state[4] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[4] .is_wysiwyg = "true";
defparam \SPI_ADC|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N15
cyclonev_lcell_comb \SPI_ADC|Selector2~0 (
// Equation(s):
// \SPI_ADC|Selector2~0_combout  = ( \SPI_ADC|adc_cs~q  & ( \SPI_ADC|sr_state.IDLE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SPI_ADC|sr_state.IDLE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|adc_cs~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Selector2~0 .extended_lut = "off";
defparam \SPI_ADC|Selector2~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \SPI_ADC|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N16
dffeas \SPI_ADC|sr_state.WAIT_CSB_HIGH (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|sr_state.WAIT_CSB_HIGH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|sr_state.WAIT_CSB_HIGH .is_wysiwyg = "true";
defparam \SPI_ADC|sr_state.WAIT_CSB_HIGH .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N12
cyclonev_lcell_comb \SPI_ADC|Selector0~0 (
// Equation(s):
// \SPI_ADC|Selector0~0_combout  = ( \SPI_ADC|adc_cs~q  & ( (\SPI_ADC|sr_state.IDLE~q ) # (\GEN_10K|tick~q ) ) ) # ( !\SPI_ADC|adc_cs~q  & ( (!\SPI_ADC|sr_state.WAIT_CSB_HIGH~q  & ((\SPI_ADC|sr_state.IDLE~q ) # (\GEN_10K|tick~q ))) ) )

	.dataa(gnd),
	.datab(!\SPI_ADC|sr_state.WAIT_CSB_HIGH~q ),
	.datac(!\GEN_10K|tick~q ),
	.datad(!\SPI_ADC|sr_state.IDLE~q ),
	.datae(gnd),
	.dataf(!\SPI_ADC|adc_cs~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Selector0~0 .extended_lut = "off";
defparam \SPI_ADC|Selector0~0 .lut_mask = 64'h0CCC0CCC0FFF0FFF;
defparam \SPI_ADC|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N14
dffeas \SPI_ADC|sr_state.IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|sr_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|sr_state.IDLE .is_wysiwyg = "true";
defparam \SPI_ADC|sr_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N51
cyclonev_lcell_comb \SPI_ADC|Selector1~0 (
// Equation(s):
// \SPI_ADC|Selector1~0_combout  = ( \SPI_ADC|adc_cs~q  & ( (\GEN_10K|tick~q  & !\SPI_ADC|sr_state.IDLE~q ) ) ) # ( !\SPI_ADC|adc_cs~q  & ( ((\GEN_10K|tick~q  & !\SPI_ADC|sr_state.IDLE~q )) # (\SPI_ADC|sr_state.WAIT_CSB_FALL~q ) ) )

	.dataa(gnd),
	.datab(!\GEN_10K|tick~q ),
	.datac(!\SPI_ADC|sr_state.IDLE~q ),
	.datad(!\SPI_ADC|sr_state.WAIT_CSB_FALL~q ),
	.datae(gnd),
	.dataf(!\SPI_ADC|adc_cs~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Selector1~0 .extended_lut = "off";
defparam \SPI_ADC|Selector1~0 .lut_mask = 64'h30FF30FF30303030;
defparam \SPI_ADC|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N53
dffeas \SPI_ADC|sr_state.WAIT_CSB_FALL (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|sr_state.WAIT_CSB_FALL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|sr_state.WAIT_CSB_FALL .is_wysiwyg = "true";
defparam \SPI_ADC|sr_state.WAIT_CSB_FALL .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N48
cyclonev_lcell_comb \SPI_ADC|adc_start~0 (
// Equation(s):
// \SPI_ADC|adc_start~0_combout  = ( \SPI_ADC|adc_cs~q  & ( ((\GEN_10K|tick~q  & !\SPI_ADC|sr_state.IDLE~q )) # (\SPI_ADC|adc_start~q ) ) ) # ( !\SPI_ADC|adc_cs~q  & ( (!\SPI_ADC|sr_state.IDLE~q  & (((\SPI_ADC|adc_start~q ) # (\GEN_10K|tick~q )))) # 
// (\SPI_ADC|sr_state.IDLE~q  & (\SPI_ADC|sr_state.WAIT_CSB_FALL~q  & ((\SPI_ADC|adc_start~q )))) ) )

	.dataa(!\SPI_ADC|sr_state.WAIT_CSB_FALL~q ),
	.datab(!\GEN_10K|tick~q ),
	.datac(!\SPI_ADC|sr_state.IDLE~q ),
	.datad(!\SPI_ADC|adc_start~q ),
	.datae(gnd),
	.dataf(!\SPI_ADC|adc_cs~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|adc_start~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|adc_start~0 .extended_lut = "off";
defparam \SPI_ADC|adc_start~0 .lut_mask = 64'h30F530F530FF30FF;
defparam \SPI_ADC|adc_start~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N50
dffeas \SPI_ADC|adc_start (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|adc_start~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|adc_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|adc_start .is_wysiwyg = "true";
defparam \SPI_ADC|adc_start .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N57
cyclonev_lcell_comb \SPI_ADC|Selector5~0 (
// Equation(s):
// \SPI_ADC|Selector5~0_combout  = ( \SPI_ADC|state [1] & ( \SPI_ADC|adc_start~q  & ( !\SPI_ADC|state [0] ) ) ) # ( !\SPI_ADC|state [1] & ( \SPI_ADC|adc_start~q  & ( (!\SPI_ADC|state [0] & (((!\SPI_ADC|state [4]) # (\SPI_ADC|state[2]~DUPLICATE_q )) # 
// (\SPI_ADC|state [3]))) ) ) ) # ( \SPI_ADC|state [1] & ( !\SPI_ADC|adc_start~q  & ( !\SPI_ADC|state [0] ) ) ) # ( !\SPI_ADC|state [1] & ( !\SPI_ADC|adc_start~q  & ( (!\SPI_ADC|state [0] & ((\SPI_ADC|state[2]~DUPLICATE_q ) # (\SPI_ADC|state [3]))) ) ) )

	.dataa(!\SPI_ADC|state [3]),
	.datab(!\SPI_ADC|state [4]),
	.datac(!\SPI_ADC|state [0]),
	.datad(!\SPI_ADC|state[2]~DUPLICATE_q ),
	.datae(!\SPI_ADC|state [1]),
	.dataf(!\SPI_ADC|adc_start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Selector5~0 .extended_lut = "off";
defparam \SPI_ADC|Selector5~0 .lut_mask = 64'h50F0F0F0D0F0F0F0;
defparam \SPI_ADC|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N12
cyclonev_lcell_comb \SPI_ADC|state[0]~feeder (
// Equation(s):
// \SPI_ADC|state[0]~feeder_combout  = ( \SPI_ADC|Selector5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|state[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|state[0]~feeder .extended_lut = "off";
defparam \SPI_ADC|state[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SPI_ADC|state[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N14
dffeas \SPI_ADC|state[0] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|state[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[0] .is_wysiwyg = "true";
defparam \SPI_ADC|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N42
cyclonev_lcell_comb \SPI_ADC|Selector4~0 (
// Equation(s):
// \SPI_ADC|Selector4~0_combout  = ( \SPI_ADC|state [4] & ( \SPI_ADC|adc_start~q  & ( (((\SPI_ADC|state [3]) # (\SPI_ADC|state[2]~DUPLICATE_q )) # (\SPI_ADC|state [1])) # (\SPI_ADC|state [0]) ) ) ) # ( !\SPI_ADC|state [4] & ( \SPI_ADC|adc_start~q  ) ) # ( 
// \SPI_ADC|state [4] & ( !\SPI_ADC|adc_start~q  & ( (((\SPI_ADC|state [3]) # (\SPI_ADC|state[2]~DUPLICATE_q )) # (\SPI_ADC|state [1])) # (\SPI_ADC|state [0]) ) ) ) # ( !\SPI_ADC|state [4] & ( !\SPI_ADC|adc_start~q  & ( (((\SPI_ADC|state [3]) # 
// (\SPI_ADC|state[2]~DUPLICATE_q )) # (\SPI_ADC|state [1])) # (\SPI_ADC|state [0]) ) ) )

	.dataa(!\SPI_ADC|state [0]),
	.datab(!\SPI_ADC|state [1]),
	.datac(!\SPI_ADC|state[2]~DUPLICATE_q ),
	.datad(!\SPI_ADC|state [3]),
	.datae(!\SPI_ADC|state [4]),
	.dataf(!\SPI_ADC|adc_start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Selector4~0 .extended_lut = "off";
defparam \SPI_ADC|Selector4~0 .lut_mask = 64'h7FFF7FFFFFFF7FFF;
defparam \SPI_ADC|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N44
dffeas \SPI_ADC|adc_cs (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|adc_cs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|adc_cs .is_wysiwyg = "true";
defparam \SPI_ADC|adc_cs .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N45
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|down_counter[0]~5 (
// Equation(s):
// \vc_main_block|vc_ccu_block|down_counter[0]~5_combout  = !\vc_main_block|vc_ccu_block|down_counter [0]

	.dataa(!\vc_main_block|vc_ccu_block|down_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|down_counter[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|down_counter[0]~5 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|down_counter[0]~5 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \vc_main_block|vc_ccu_block|down_counter[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N57
cyclonev_lcell_comb \vc_main_block|addr_counter|count[0]~0 (
// Equation(s):
// \vc_main_block|addr_counter|count[0]~0_combout  = ( !\vc_main_block|addr_counter|count [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|addr_counter|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|addr_counter|count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|addr_counter|count[0]~0 .extended_lut = "off";
defparam \vc_main_block|addr_counter|count[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vc_main_block|addr_counter|count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N53
dffeas \vc_main_block|addr_counter|count[0] (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(gnd),
	.asdata(\vc_main_block|addr_counter|count[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|addr_counter|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|addr_counter|count[0] .is_wysiwyg = "true";
defparam \vc_main_block|addr_counter|count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N41
dffeas \vc_main_block|vc_ccu_block|down_counter[0] (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(gnd),
	.asdata(\vc_main_block|vc_ccu_block|down_counter[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\vc_main_block|addr_counter|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|vc_ccu_block|down_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|down_counter[0] .is_wysiwyg = "true";
defparam \vc_main_block|vc_ccu_block|down_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N0
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Add0~34 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Add0~34_cout  = CARRY(( !\vc_main_block|vc_ccu_block|down_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vc_main_block|vc_ccu_block|Add0~34_cout ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Add0~34 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Add0~34 .lut_mask = 64'h000000000000FF00;
defparam \vc_main_block|vc_ccu_block|Add0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N3
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Add0~21 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Add0~21_sumout  = SUM(( !\vc_main_block|vc_ccu_block|down_counter [1] ) + ( VCC ) + ( \vc_main_block|vc_ccu_block|Add0~34_cout  ))
// \vc_main_block|vc_ccu_block|Add0~22  = CARRY(( !\vc_main_block|vc_ccu_block|down_counter [1] ) + ( VCC ) + ( \vc_main_block|vc_ccu_block|Add0~34_cout  ))

	.dataa(!\vc_main_block|vc_ccu_block|down_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|vc_ccu_block|Add0~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|vc_ccu_block|Add0~21_sumout ),
	.cout(\vc_main_block|vc_ccu_block|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Add0~21 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Add0~21 .lut_mask = 64'h000000000000AAAA;
defparam \vc_main_block|vc_ccu_block|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N48
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|down_counter[1]~6 (
// Equation(s):
// \vc_main_block|vc_ccu_block|down_counter[1]~6_combout  = ( !\vc_main_block|vc_ccu_block|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|down_counter[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|down_counter[1]~6 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|down_counter[1]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vc_main_block|vc_ccu_block|down_counter[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N50
dffeas \vc_main_block|vc_ccu_block|down_counter[1] (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(\vc_main_block|vc_ccu_block|down_counter[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\vc_main_block|addr_counter|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|vc_ccu_block|down_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|down_counter[1] .is_wysiwyg = "true";
defparam \vc_main_block|vc_ccu_block|down_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N6
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Add0~25 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Add0~25_sumout  = SUM(( !\vc_main_block|vc_ccu_block|down_counter [2] ) + ( VCC ) + ( \vc_main_block|vc_ccu_block|Add0~22  ))
// \vc_main_block|vc_ccu_block|Add0~26  = CARRY(( !\vc_main_block|vc_ccu_block|down_counter [2] ) + ( VCC ) + ( \vc_main_block|vc_ccu_block|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|vc_ccu_block|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|vc_ccu_block|Add0~25_sumout ),
	.cout(\vc_main_block|vc_ccu_block|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Add0~25 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Add0~25 .lut_mask = 64'h000000000000FF00;
defparam \vc_main_block|vc_ccu_block|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N27
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|down_counter[2]~7 (
// Equation(s):
// \vc_main_block|vc_ccu_block|down_counter[2]~7_combout  = ( !\vc_main_block|vc_ccu_block|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|down_counter[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|down_counter[2]~7 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|down_counter[2]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vc_main_block|vc_ccu_block|down_counter[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N29
dffeas \vc_main_block|vc_ccu_block|down_counter[2] (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(\vc_main_block|vc_ccu_block|down_counter[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\vc_main_block|addr_counter|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|vc_ccu_block|down_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|down_counter[2] .is_wysiwyg = "true";
defparam \vc_main_block|vc_ccu_block|down_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N9
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Add0~29 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Add0~29_sumout  = SUM(( !\vc_main_block|vc_ccu_block|down_counter [3] ) + ( VCC ) + ( \vc_main_block|vc_ccu_block|Add0~26  ))
// \vc_main_block|vc_ccu_block|Add0~30  = CARRY(( !\vc_main_block|vc_ccu_block|down_counter [3] ) + ( VCC ) + ( \vc_main_block|vc_ccu_block|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|vc_ccu_block|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|vc_ccu_block|Add0~29_sumout ),
	.cout(\vc_main_block|vc_ccu_block|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Add0~29 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Add0~29 .lut_mask = 64'h000000000000FF00;
defparam \vc_main_block|vc_ccu_block|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N57
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|down_counter[3]~8 (
// Equation(s):
// \vc_main_block|vc_ccu_block|down_counter[3]~8_combout  = ( !\vc_main_block|vc_ccu_block|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|down_counter[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|down_counter[3]~8 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|down_counter[3]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vc_main_block|vc_ccu_block|down_counter[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N59
dffeas \vc_main_block|vc_ccu_block|down_counter[3] (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(\vc_main_block|vc_ccu_block|down_counter[3]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\vc_main_block|addr_counter|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|vc_ccu_block|down_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|down_counter[3] .is_wysiwyg = "true";
defparam \vc_main_block|vc_ccu_block|down_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N12
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Add0~9 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Add0~9_sumout  = SUM(( !\vc_main_block|vc_ccu_block|down_counter [4] ) + ( VCC ) + ( \vc_main_block|vc_ccu_block|Add0~30  ))
// \vc_main_block|vc_ccu_block|Add0~10  = CARRY(( !\vc_main_block|vc_ccu_block|down_counter [4] ) + ( VCC ) + ( \vc_main_block|vc_ccu_block|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|vc_ccu_block|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|vc_ccu_block|Add0~9_sumout ),
	.cout(\vc_main_block|vc_ccu_block|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Add0~9 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Add0~9 .lut_mask = 64'h000000000000FF00;
defparam \vc_main_block|vc_ccu_block|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N54
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|down_counter[4]~2 (
// Equation(s):
// \vc_main_block|vc_ccu_block|down_counter[4]~2_combout  = ( !\vc_main_block|vc_ccu_block|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|down_counter[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|down_counter[4]~2 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|down_counter[4]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vc_main_block|vc_ccu_block|down_counter[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N56
dffeas \vc_main_block|vc_ccu_block|down_counter[4] (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(\vc_main_block|vc_ccu_block|down_counter[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\vc_main_block|addr_counter|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|vc_ccu_block|down_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|down_counter[4] .is_wysiwyg = "true";
defparam \vc_main_block|vc_ccu_block|down_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N15
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Add0~13 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Add0~13_sumout  = SUM(( !\vc_main_block|vc_ccu_block|down_counter [5] ) + ( VCC ) + ( \vc_main_block|vc_ccu_block|Add0~10  ))
// \vc_main_block|vc_ccu_block|Add0~14  = CARRY(( !\vc_main_block|vc_ccu_block|down_counter [5] ) + ( VCC ) + ( \vc_main_block|vc_ccu_block|Add0~10  ))

	.dataa(!\vc_main_block|vc_ccu_block|down_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|vc_ccu_block|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|vc_ccu_block|Add0~13_sumout ),
	.cout(\vc_main_block|vc_ccu_block|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Add0~13 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Add0~13 .lut_mask = 64'h000000000000AAAA;
defparam \vc_main_block|vc_ccu_block|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N51
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|down_counter[5]~3 (
// Equation(s):
// \vc_main_block|vc_ccu_block|down_counter[5]~3_combout  = ( !\vc_main_block|vc_ccu_block|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|down_counter[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|down_counter[5]~3 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|down_counter[5]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vc_main_block|vc_ccu_block|down_counter[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N53
dffeas \vc_main_block|vc_ccu_block|down_counter[5] (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(\vc_main_block|vc_ccu_block|down_counter[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\vc_main_block|addr_counter|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|vc_ccu_block|down_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|down_counter[5] .is_wysiwyg = "true";
defparam \vc_main_block|vc_ccu_block|down_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N18
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Add0~17 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Add0~17_sumout  = SUM(( !\vc_main_block|vc_ccu_block|down_counter [6] ) + ( VCC ) + ( \vc_main_block|vc_ccu_block|Add0~14  ))
// \vc_main_block|vc_ccu_block|Add0~18  = CARRY(( !\vc_main_block|vc_ccu_block|down_counter [6] ) + ( VCC ) + ( \vc_main_block|vc_ccu_block|Add0~14  ))

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|down_counter [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|vc_ccu_block|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|vc_ccu_block|Add0~17_sumout ),
	.cout(\vc_main_block|vc_ccu_block|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Add0~17 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Add0~17 .lut_mask = 64'h000000000000CCCC;
defparam \vc_main_block|vc_ccu_block|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N42
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|down_counter[6]~4 (
// Equation(s):
// \vc_main_block|vc_ccu_block|down_counter[6]~4_combout  = ( !\vc_main_block|vc_ccu_block|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|down_counter[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|down_counter[6]~4 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|down_counter[6]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vc_main_block|vc_ccu_block|down_counter[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N44
dffeas \vc_main_block|vc_ccu_block|down_counter[6] (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(\vc_main_block|vc_ccu_block|down_counter[6]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\vc_main_block|addr_counter|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|vc_ccu_block|down_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|down_counter[6] .is_wysiwyg = "true";
defparam \vc_main_block|vc_ccu_block|down_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N21
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Add0~1 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Add0~1_sumout  = SUM(( !\vc_main_block|vc_ccu_block|down_counter [7] ) + ( VCC ) + ( \vc_main_block|vc_ccu_block|Add0~18  ))
// \vc_main_block|vc_ccu_block|Add0~2  = CARRY(( !\vc_main_block|vc_ccu_block|down_counter [7] ) + ( VCC ) + ( \vc_main_block|vc_ccu_block|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|vc_ccu_block|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|vc_ccu_block|Add0~1_sumout ),
	.cout(\vc_main_block|vc_ccu_block|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Add0~1 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Add0~1 .lut_mask = 64'h000000000000FF00;
defparam \vc_main_block|vc_ccu_block|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N36
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|down_counter[7]~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|down_counter[7]~0_combout  = ( !\vc_main_block|vc_ccu_block|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|down_counter[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|down_counter[7]~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|down_counter[7]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vc_main_block|vc_ccu_block|down_counter[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N38
dffeas \vc_main_block|vc_ccu_block|down_counter[7] (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(\vc_main_block|vc_ccu_block|down_counter[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\vc_main_block|addr_counter|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|vc_ccu_block|down_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|down_counter[7] .is_wysiwyg = "true";
defparam \vc_main_block|vc_ccu_block|down_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N24
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Add0~5 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Add0~5_sumout  = SUM(( !\vc_main_block|vc_ccu_block|down_counter [8] ) + ( VCC ) + ( \vc_main_block|vc_ccu_block|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|vc_ccu_block|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|vc_ccu_block|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Add0~5 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Add0~5 .lut_mask = 64'h000000000000FF00;
defparam \vc_main_block|vc_ccu_block|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N18
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|down_counter[8]~1 (
// Equation(s):
// \vc_main_block|vc_ccu_block|down_counter[8]~1_combout  = !\vc_main_block|vc_ccu_block|Add0~5_sumout 

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|Add0~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|down_counter[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|down_counter[8]~1 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|down_counter[8]~1 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \vc_main_block|vc_ccu_block|down_counter[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N20
dffeas \vc_main_block|vc_ccu_block|down_counter[8] (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(\vc_main_block|vc_ccu_block|down_counter[8]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\vc_main_block|addr_counter|count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|vc_ccu_block|down_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|down_counter[8] .is_wysiwyg = "true";
defparam \vc_main_block|vc_ccu_block|down_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N0
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Add4~1 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Add4~1_sumout  = SUM(( !\vc_main_block|vc_ccu_block|down_counter [8] $ (\vc_main_block|vc_ccu_block|down_counter [0]) ) + ( \vc_main_block|vc_ccu_block|down_counter [8] ) + ( !VCC ))
// \vc_main_block|vc_ccu_block|Add4~2  = CARRY(( !\vc_main_block|vc_ccu_block|down_counter [8] $ (\vc_main_block|vc_ccu_block|down_counter [0]) ) + ( \vc_main_block|vc_ccu_block|down_counter [8] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datac(gnd),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|vc_ccu_block|Add4~1_sumout ),
	.cout(\vc_main_block|vc_ccu_block|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Add4~1 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Add4~1 .lut_mask = 64'h0000CCCC0000CC33;
defparam \vc_main_block|vc_ccu_block|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N6
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector19~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector19~0_combout  = ( \vc_main_block|vc_ccu_block|down_counter [7] & ( \vc_main_block|vc_ccu_block|down_counter [8] ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [7] & ( \vc_main_block|vc_ccu_block|down_counter [8] & ( 
// \vc_main_block|vc_ccu_block|Add4~1_sumout  ) ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [7] & ( !\vc_main_block|vc_ccu_block|down_counter [8] & ( \vc_main_block|vc_ccu_block|Add4~1_sumout  ) ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|Add4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.dataf(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector19~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector19~0 .lut_mask = 64'h333300003333FFFF;
defparam \vc_main_block|vc_ccu_block|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N39
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector18~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector18~0_combout  = ( \vc_main_block|vc_ccu_block|down_counter [1] & ( (\vc_main_block|vc_ccu_block|down_counter [2] & (\vc_main_block|vc_ccu_block|down_counter [3] & \vc_main_block|vc_ccu_block|down_counter [0])) ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|down_counter [2]),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [3]),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [0]),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|down_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector18~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector18~0 .lut_mask = 64'h0000000000030003;
defparam \vc_main_block|vc_ccu_block|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N45
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector18~1 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector18~1_combout  = ( \vc_main_block|vc_ccu_block|down_counter [5] & ( (\vc_main_block|vc_ccu_block|down_counter [4] & (\vc_main_block|vc_ccu_block|down_counter [6] & (\vc_main_block|vc_ccu_block|Selector18~0_combout  & 
// !\vc_main_block|vc_ccu_block|down_counter [7]))) ) )

	.dataa(!\vc_main_block|vc_ccu_block|down_counter [4]),
	.datab(!\vc_main_block|vc_ccu_block|down_counter [6]),
	.datac(!\vc_main_block|vc_ccu_block|Selector18~0_combout ),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|down_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector18~1 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector18~1 .lut_mask = 64'h0000000001000100;
defparam \vc_main_block|vc_ccu_block|Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N27
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|GB[0] (
// Equation(s):
// \vc_main_block|vc_ccu_block|GB [0] = ( \vc_main_block|vc_ccu_block|GB [0] & ( \vc_main_block|vc_ccu_block|Selector18~1_combout  ) ) # ( \vc_main_block|vc_ccu_block|GB [0] & ( !\vc_main_block|vc_ccu_block|Selector18~1_combout  & ( 
// \vc_main_block|vc_ccu_block|Selector19~0_combout  ) ) ) # ( !\vc_main_block|vc_ccu_block|GB [0] & ( !\vc_main_block|vc_ccu_block|Selector18~1_combout  & ( \vc_main_block|vc_ccu_block|Selector19~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|Selector19~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vc_main_block|vc_ccu_block|GB [0]),
	.dataf(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|GB [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|GB[0] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|GB[0] .lut_mask = 64'h333333330000FFFF;
defparam \vc_main_block|vc_ccu_block|GB[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N3
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Add4~5 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Add4~5_sumout  = SUM(( !\vc_main_block|vc_ccu_block|down_counter [8] $ (\vc_main_block|vc_ccu_block|down_counter [1]) ) + ( GND ) + ( \vc_main_block|vc_ccu_block|Add4~2  ))
// \vc_main_block|vc_ccu_block|Add4~6  = CARRY(( !\vc_main_block|vc_ccu_block|down_counter [8] $ (\vc_main_block|vc_ccu_block|down_counter [1]) ) + ( GND ) + ( \vc_main_block|vc_ccu_block|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|vc_ccu_block|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|vc_ccu_block|Add4~5_sumout ),
	.cout(\vc_main_block|vc_ccu_block|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Add4~5 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Add4~5 .lut_mask = 64'h0000FFFF0000F00F;
defparam \vc_main_block|vc_ccu_block|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N48
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector20~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector20~0_combout  = ( \vc_main_block|vc_ccu_block|down_counter [7] & ( \vc_main_block|vc_ccu_block|down_counter [8] ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [7] & ( \vc_main_block|vc_ccu_block|down_counter [8] & ( 
// \vc_main_block|vc_ccu_block|Add4~5_sumout  ) ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [7] & ( !\vc_main_block|vc_ccu_block|down_counter [8] & ( \vc_main_block|vc_ccu_block|Add4~5_sumout  ) ) )

	.dataa(!\vc_main_block|vc_ccu_block|Add4~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.dataf(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector20~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector20~0 .lut_mask = 64'h555500005555FFFF;
defparam \vc_main_block|vc_ccu_block|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N48
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|GB[1] (
// Equation(s):
// \vc_main_block|vc_ccu_block|GB [1] = ( \vc_main_block|vc_ccu_block|Selector18~1_combout  & ( \vc_main_block|vc_ccu_block|GB [1] ) ) # ( !\vc_main_block|vc_ccu_block|Selector18~1_combout  & ( \vc_main_block|vc_ccu_block|GB [1] & ( 
// \vc_main_block|vc_ccu_block|Selector20~0_combout  ) ) ) # ( !\vc_main_block|vc_ccu_block|Selector18~1_combout  & ( !\vc_main_block|vc_ccu_block|GB [1] & ( \vc_main_block|vc_ccu_block|Selector20~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|Selector20~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.dataf(!\vc_main_block|vc_ccu_block|GB [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|GB [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|GB[1] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|GB[1] .lut_mask = 64'h333300003333FFFF;
defparam \vc_main_block|vc_ccu_block|GB[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N6
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Add4~9 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Add4~9_sumout  = SUM(( !\vc_main_block|vc_ccu_block|down_counter [8] $ (\vc_main_block|vc_ccu_block|down_counter [2]) ) + ( GND ) + ( \vc_main_block|vc_ccu_block|Add4~6  ))
// \vc_main_block|vc_ccu_block|Add4~10  = CARRY(( !\vc_main_block|vc_ccu_block|down_counter [8] $ (\vc_main_block|vc_ccu_block|down_counter [2]) ) + ( GND ) + ( \vc_main_block|vc_ccu_block|Add4~6  ))

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datac(gnd),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|vc_ccu_block|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|vc_ccu_block|Add4~9_sumout ),
	.cout(\vc_main_block|vc_ccu_block|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Add4~9 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Add4~9 .lut_mask = 64'h0000FFFF0000CC33;
defparam \vc_main_block|vc_ccu_block|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N57
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector21~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector21~0_combout  = ( \vc_main_block|vc_ccu_block|down_counter [7] & ( \vc_main_block|vc_ccu_block|down_counter [8] ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [7] & ( \vc_main_block|vc_ccu_block|down_counter [8] & ( 
// \vc_main_block|vc_ccu_block|Add4~9_sumout  ) ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [7] & ( !\vc_main_block|vc_ccu_block|down_counter [8] & ( \vc_main_block|vc_ccu_block|Add4~9_sumout  ) ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|Add4~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.dataf(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector21~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector21~0 .lut_mask = 64'h333300003333FFFF;
defparam \vc_main_block|vc_ccu_block|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N54
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|GB[2] (
// Equation(s):
// \vc_main_block|vc_ccu_block|GB [2] = ( \vc_main_block|vc_ccu_block|GB [2] & ( (\vc_main_block|vc_ccu_block|Selector18~1_combout ) # (\vc_main_block|vc_ccu_block|Selector21~0_combout ) ) ) # ( !\vc_main_block|vc_ccu_block|GB [2] & ( 
// (\vc_main_block|vc_ccu_block|Selector21~0_combout  & !\vc_main_block|vc_ccu_block|Selector18~1_combout ) ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|Selector21~0_combout ),
	.datac(gnd),
	.datad(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datae(!\vc_main_block|vc_ccu_block|GB [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|GB [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|GB[2] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|GB[2] .lut_mask = 64'h330033FF330033FF;
defparam \vc_main_block|vc_ccu_block|GB[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N9
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Add4~13 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Add4~13_sumout  = SUM(( !\vc_main_block|vc_ccu_block|down_counter [8] $ (\vc_main_block|vc_ccu_block|down_counter [3]) ) + ( GND ) + ( \vc_main_block|vc_ccu_block|Add4~10  ))
// \vc_main_block|vc_ccu_block|Add4~14  = CARRY(( !\vc_main_block|vc_ccu_block|down_counter [8] $ (\vc_main_block|vc_ccu_block|down_counter [3]) ) + ( GND ) + ( \vc_main_block|vc_ccu_block|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|vc_ccu_block|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|vc_ccu_block|Add4~13_sumout ),
	.cout(\vc_main_block|vc_ccu_block|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Add4~13 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Add4~13 .lut_mask = 64'h0000FFFF0000F00F;
defparam \vc_main_block|vc_ccu_block|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N18
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector22~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector22~0_combout  = ( \vc_main_block|vc_ccu_block|down_counter [7] & ( \vc_main_block|vc_ccu_block|down_counter [8] ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [7] & ( \vc_main_block|vc_ccu_block|down_counter [8] & ( 
// \vc_main_block|vc_ccu_block|Add4~13_sumout  ) ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [7] & ( !\vc_main_block|vc_ccu_block|down_counter [8] & ( \vc_main_block|vc_ccu_block|Add4~13_sumout  ) ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|Add4~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.dataf(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector22~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector22~0 .lut_mask = 64'h333300003333FFFF;
defparam \vc_main_block|vc_ccu_block|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N30
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|GB[3] (
// Equation(s):
// \vc_main_block|vc_ccu_block|GB [3] = ( \vc_main_block|vc_ccu_block|GB [3] & ( (\vc_main_block|vc_ccu_block|Selector18~1_combout ) # (\vc_main_block|vc_ccu_block|Selector22~0_combout ) ) ) # ( !\vc_main_block|vc_ccu_block|GB [3] & ( 
// (\vc_main_block|vc_ccu_block|Selector22~0_combout  & !\vc_main_block|vc_ccu_block|Selector18~1_combout ) ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|Selector22~0_combout ),
	.datac(gnd),
	.datad(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|GB [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|GB [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|GB[3] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|GB[3] .lut_mask = 64'h3300330033FF33FF;
defparam \vc_main_block|vc_ccu_block|GB[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N12
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Add4~17 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Add4~17_sumout  = SUM(( !\vc_main_block|vc_ccu_block|down_counter [8] $ (\vc_main_block|vc_ccu_block|down_counter [4]) ) + ( GND ) + ( \vc_main_block|vc_ccu_block|Add4~14  ))
// \vc_main_block|vc_ccu_block|Add4~18  = CARRY(( !\vc_main_block|vc_ccu_block|down_counter [8] $ (\vc_main_block|vc_ccu_block|down_counter [4]) ) + ( GND ) + ( \vc_main_block|vc_ccu_block|Add4~14  ))

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datac(gnd),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|vc_ccu_block|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|vc_ccu_block|Add4~17_sumout ),
	.cout(\vc_main_block|vc_ccu_block|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Add4~17 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Add4~17 .lut_mask = 64'h0000FFFF0000CC33;
defparam \vc_main_block|vc_ccu_block|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N15
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector23~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector23~0_combout  = ( \vc_main_block|vc_ccu_block|down_counter [7] & ( \vc_main_block|vc_ccu_block|down_counter [8] ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [7] & ( \vc_main_block|vc_ccu_block|down_counter [8] & ( 
// \vc_main_block|vc_ccu_block|Add4~17_sumout  ) ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [7] & ( !\vc_main_block|vc_ccu_block|down_counter [8] & ( \vc_main_block|vc_ccu_block|Add4~17_sumout  ) ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|Add4~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.dataf(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector23~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector23~0 .lut_mask = 64'h333300003333FFFF;
defparam \vc_main_block|vc_ccu_block|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N39
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|GB[4] (
// Equation(s):
// \vc_main_block|vc_ccu_block|GB [4] = ( \vc_main_block|vc_ccu_block|GB [4] & ( (\vc_main_block|vc_ccu_block|Selector18~1_combout ) # (\vc_main_block|vc_ccu_block|Selector23~0_combout ) ) ) # ( !\vc_main_block|vc_ccu_block|GB [4] & ( 
// (\vc_main_block|vc_ccu_block|Selector23~0_combout  & !\vc_main_block|vc_ccu_block|Selector18~1_combout ) ) )

	.dataa(!\vc_main_block|vc_ccu_block|Selector23~0_combout ),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|GB [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|GB [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|GB[4] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|GB[4] .lut_mask = 64'h505050505F5F5F5F;
defparam \vc_main_block|vc_ccu_block|GB[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N15
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Add4~21 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Add4~21_sumout  = SUM(( !\vc_main_block|vc_ccu_block|down_counter [8] $ (\vc_main_block|vc_ccu_block|down_counter [5]) ) + ( GND ) + ( \vc_main_block|vc_ccu_block|Add4~18  ))
// \vc_main_block|vc_ccu_block|Add4~22  = CARRY(( !\vc_main_block|vc_ccu_block|down_counter [8] $ (\vc_main_block|vc_ccu_block|down_counter [5]) ) + ( GND ) + ( \vc_main_block|vc_ccu_block|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|vc_ccu_block|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|vc_ccu_block|Add4~21_sumout ),
	.cout(\vc_main_block|vc_ccu_block|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Add4~21 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Add4~21 .lut_mask = 64'h0000FFFF0000F00F;
defparam \vc_main_block|vc_ccu_block|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N42
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector24~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector24~0_combout  = ( \vc_main_block|vc_ccu_block|down_counter [7] & ( \vc_main_block|vc_ccu_block|down_counter [8] ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [7] & ( \vc_main_block|vc_ccu_block|down_counter [8] & ( 
// \vc_main_block|vc_ccu_block|Add4~21_sumout  ) ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [7] & ( !\vc_main_block|vc_ccu_block|down_counter [8] & ( \vc_main_block|vc_ccu_block|Add4~21_sumout  ) ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|Add4~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.dataf(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector24~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector24~0 .lut_mask = 64'h333300003333FFFF;
defparam \vc_main_block|vc_ccu_block|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N45
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|GB[5] (
// Equation(s):
// \vc_main_block|vc_ccu_block|GB [5] = ( \vc_main_block|vc_ccu_block|Selector24~0_combout  & ( (!\vc_main_block|vc_ccu_block|Selector18~1_combout ) # (\vc_main_block|vc_ccu_block|GB [5]) ) ) # ( !\vc_main_block|vc_ccu_block|Selector24~0_combout  & ( 
// (\vc_main_block|vc_ccu_block|Selector18~1_combout  & \vc_main_block|vc_ccu_block|GB [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datad(!\vc_main_block|vc_ccu_block|GB [5]),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|GB [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|GB[5] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|GB[5] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \vc_main_block|vc_ccu_block|GB[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N18
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Add4~25 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Add4~25_sumout  = SUM(( !\vc_main_block|vc_ccu_block|down_counter [8] $ (\vc_main_block|vc_ccu_block|down_counter [6]) ) + ( GND ) + ( \vc_main_block|vc_ccu_block|Add4~22  ))

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|vc_ccu_block|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|vc_ccu_block|Add4~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Add4~25 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Add4~25 .lut_mask = 64'h0000FFFF0000C3C3;
defparam \vc_main_block|vc_ccu_block|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N39
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector25~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector25~0_combout  = ( \vc_main_block|vc_ccu_block|down_counter [7] & ( \vc_main_block|vc_ccu_block|Add4~25_sumout  & ( \vc_main_block|vc_ccu_block|down_counter [8] ) ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [7] & ( 
// \vc_main_block|vc_ccu_block|Add4~25_sumout  ) ) # ( \vc_main_block|vc_ccu_block|down_counter [7] & ( !\vc_main_block|vc_ccu_block|Add4~25_sumout  & ( \vc_main_block|vc_ccu_block|down_counter [8] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datad(gnd),
	.datae(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.dataf(!\vc_main_block|vc_ccu_block|Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector25~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector25~0 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \vc_main_block|vc_ccu_block|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N42
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|GB[6] (
// Equation(s):
// \vc_main_block|vc_ccu_block|GB [6] = ( \vc_main_block|vc_ccu_block|GB [6] & ( (\vc_main_block|vc_ccu_block|Selector25~0_combout ) # (\vc_main_block|vc_ccu_block|Selector18~1_combout ) ) ) # ( !\vc_main_block|vc_ccu_block|GB [6] & ( 
// (!\vc_main_block|vc_ccu_block|Selector18~1_combout  & \vc_main_block|vc_ccu_block|Selector25~0_combout ) ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datac(!\vc_main_block|vc_ccu_block|Selector25~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|GB [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|GB [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|GB[6] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|GB[6] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \vc_main_block|vc_ccu_block|GB[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N57
cyclonev_lcell_comb \vc_main_block|pulse_gen_block|state.IDLE~0 (
// Equation(s):
// \vc_main_block|pulse_gen_block|state.IDLE~0_combout  = ( !\SPI_ADC|adc_cs~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|adc_cs~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|pulse_gen_block|state.IDLE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|pulse_gen_block|state.IDLE~0 .extended_lut = "off";
defparam \vc_main_block|pulse_gen_block|state.IDLE~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vc_main_block|pulse_gen_block|state.IDLE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N58
dffeas \vc_main_block|pulse_gen_block|state.IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|pulse_gen_block|state.IDLE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|pulse_gen_block|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|pulse_gen_block|state.IDLE .is_wysiwyg = "true";
defparam \vc_main_block|pulse_gen_block|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N54
cyclonev_lcell_comb \vc_main_block|pulse_gen_block|pulse~1 (
// Equation(s):
// \vc_main_block|pulse_gen_block|pulse~1_combout  = ( !\SPI_ADC|adc_cs~q  & ( !\vc_main_block|pulse_gen_block|state.IDLE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|pulse_gen_block|state.IDLE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|adc_cs~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|pulse_gen_block|pulse~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|pulse_gen_block|pulse~1 .extended_lut = "off";
defparam \vc_main_block|pulse_gen_block|pulse~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \vc_main_block|pulse_gen_block|pulse~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N56
dffeas \vc_main_block|pulse_gen_block|pulse (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|pulse_gen_block|pulse~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|pulse_gen_block|pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|pulse_gen_block|pulse .is_wysiwyg = "true";
defparam \vc_main_block|pulse_gen_block|pulse .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \ADC_SDO~input (
	.i(ADC_SDO),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_SDO~input_o ));
// synopsys translate_off
defparam \ADC_SDO~input .bus_hold = "false";
defparam \ADC_SDO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N15
cyclonev_lcell_comb \SPI_ADC|shift_reg[0]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[0]~feeder_combout  = ( \ADC_SDO~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_SDO~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|shift_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[0]~feeder .extended_lut = "off";
defparam \SPI_ADC|shift_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SPI_ADC|shift_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N48
cyclonev_lcell_comb \SPI_ADC|WideOr0~0 (
// Equation(s):
// \SPI_ADC|WideOr0~0_combout  = ( \SPI_ADC|state [4] & ( \SPI_ADC|state[2]~DUPLICATE_q  ) ) # ( !\SPI_ADC|state [4] & ( \SPI_ADC|state[2]~DUPLICATE_q  & ( (!\SPI_ADC|state [0]) # ((!\SPI_ADC|state [3]) # (!\SPI_ADC|state [1])) ) ) ) # ( \SPI_ADC|state [4] & 
// ( !\SPI_ADC|state[2]~DUPLICATE_q  & ( ((\SPI_ADC|state [1]) # (\SPI_ADC|state [3])) # (\SPI_ADC|state [0]) ) ) ) # ( !\SPI_ADC|state [4] & ( !\SPI_ADC|state[2]~DUPLICATE_q  & ( \SPI_ADC|state [3] ) ) )

	.dataa(!\SPI_ADC|state [0]),
	.datab(!\SPI_ADC|state [3]),
	.datac(!\SPI_ADC|state [1]),
	.datad(gnd),
	.datae(!\SPI_ADC|state [4]),
	.dataf(!\SPI_ADC|state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|WideOr0~0 .extended_lut = "off";
defparam \SPI_ADC|WideOr0~0 .lut_mask = 64'h33337F7FFEFEFFFF;
defparam \SPI_ADC|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N50
dffeas \SPI_ADC|shift_ena (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_ena .is_wysiwyg = "true";
defparam \SPI_ADC|shift_ena .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N21
cyclonev_lcell_comb \SPI_ADC|always3~0 (
// Equation(s):
// \SPI_ADC|always3~0_combout  = ( \SPI_ADC|shift_ena~q  & ( \SPI_ADC|adc_cs~q  ) )

	.dataa(!\SPI_ADC|adc_cs~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|shift_ena~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|always3~0 .extended_lut = "off";
defparam \SPI_ADC|always3~0 .lut_mask = 64'h0000000055555555;
defparam \SPI_ADC|always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N17
dffeas \SPI_ADC|shift_reg[0] (
	.clk(!\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[0] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N30
cyclonev_lcell_comb \SPI_ADC|data_from_adc[0]~feeder (
// Equation(s):
// \SPI_ADC|data_from_adc[0]~feeder_combout  = ( \SPI_ADC|shift_reg [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|data_from_adc[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[0]~feeder .extended_lut = "off";
defparam \SPI_ADC|data_from_adc[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SPI_ADC|data_from_adc[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N0
cyclonev_lcell_comb \SPI_ADC|Decoder0~0 (
// Equation(s):
// \SPI_ADC|Decoder0~0_combout  = ( \SPI_ADC|state [1] & ( \SPI_ADC|state [0] & ( (\SPI_ADC|state[2]~DUPLICATE_q  & (!\SPI_ADC|state [4] & \SPI_ADC|state [3])) ) ) )

	.dataa(!\SPI_ADC|state[2]~DUPLICATE_q ),
	.datab(!\SPI_ADC|state [4]),
	.datac(!\SPI_ADC|state [3]),
	.datad(gnd),
	.datae(!\SPI_ADC|state [1]),
	.dataf(!\SPI_ADC|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Decoder0~0 .extended_lut = "off";
defparam \SPI_ADC|Decoder0~0 .lut_mask = 64'h0000000000000404;
defparam \SPI_ADC|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N2
dffeas \SPI_ADC|adc_done (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|adc_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|adc_done .is_wysiwyg = "true";
defparam \SPI_ADC|adc_done .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N31
dffeas \SPI_ADC|data_from_adc[0] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|data_from_adc[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[0] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N0
cyclonev_lcell_comb \vc_main_block|Add0~5 (
// Equation(s):
// \vc_main_block|Add0~5_sumout  = SUM(( \SPI_ADC|data_from_adc [0] ) + ( VCC ) + ( !VCC ))
// \vc_main_block|Add0~6  = CARRY(( \SPI_ADC|data_from_adc [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SPI_ADC|data_from_adc [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add0~5_sumout ),
	.cout(\vc_main_block|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add0~5 .extended_lut = "off";
defparam \vc_main_block|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \vc_main_block|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N36
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector0~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector0~0_combout  = ( \vc_main_block|vc_ccu_block|down_counter [7] & ( (!\vc_main_block|vc_ccu_block|down_counter [0] & \vc_main_block|vc_ccu_block|down_counter [8]) ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [7] & ( 
// !\vc_main_block|vc_ccu_block|down_counter [0] ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|down_counter [0]),
	.datac(gnd),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector0~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector0~0 .lut_mask = 64'hCCCCCCCC00CC00CC;
defparam \vc_main_block|vc_ccu_block|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N33
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|KB[0] (
// Equation(s):
// \vc_main_block|vc_ccu_block|KB [0] = ( \vc_main_block|vc_ccu_block|KB [0] & ( (\vc_main_block|vc_ccu_block|Selector0~0_combout ) # (\vc_main_block|vc_ccu_block|Selector18~1_combout ) ) ) # ( !\vc_main_block|vc_ccu_block|KB [0] & ( 
// (!\vc_main_block|vc_ccu_block|Selector18~1_combout  & \vc_main_block|vc_ccu_block|Selector0~0_combout ) ) )

	.dataa(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|Selector0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|KB [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|KB [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|KB[0] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|KB[0] .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \vc_main_block|vc_ccu_block|KB[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N0
cyclonev_lcell_comb \vc_main_block|Add4~1 (
// Equation(s):
// \vc_main_block|Add4~1_sumout  = SUM(( \vc_main_block|vc_ccu_block|KB [0] ) + ( \vc_main_block|addr_counter|count [0] ) + ( !VCC ))
// \vc_main_block|Add4~2  = CARRY(( \vc_main_block|vc_ccu_block|KB [0] ) + ( \vc_main_block|addr_counter|count [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|KB [0]),
	.datac(!\vc_main_block|addr_counter|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add4~1_sumout ),
	.cout(\vc_main_block|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add4~1 .extended_lut = "off";
defparam \vc_main_block|Add4~1 .lut_mask = 64'h0000F0F000003333;
defparam \vc_main_block|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N2
dffeas \vc_main_block|write_addr_ram2[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|write_addr_ram2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|write_addr_ram2[0] .is_wysiwyg = "true";
defparam \vc_main_block|write_addr_ram2[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N42
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector1~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector1~0_combout  = ( !\vc_main_block|vc_ccu_block|down_counter [1] & ( (!\vc_main_block|vc_ccu_block|down_counter [7]) # (\vc_main_block|vc_ccu_block|down_counter [8]) ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.datac(gnd),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datae(!\vc_main_block|vc_ccu_block|down_counter [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector1~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector1~0 .lut_mask = 64'hCCFF0000CCFF0000;
defparam \vc_main_block|vc_ccu_block|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N39
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|KB[1] (
// Equation(s):
// \vc_main_block|vc_ccu_block|KB [1] = ( \vc_main_block|vc_ccu_block|Selector1~0_combout  & ( \vc_main_block|vc_ccu_block|KB [1] ) ) # ( !\vc_main_block|vc_ccu_block|Selector1~0_combout  & ( \vc_main_block|vc_ccu_block|KB [1] & ( 
// \vc_main_block|vc_ccu_block|Selector18~1_combout  ) ) ) # ( \vc_main_block|vc_ccu_block|Selector1~0_combout  & ( !\vc_main_block|vc_ccu_block|KB [1] & ( !\vc_main_block|vc_ccu_block|Selector18~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vc_main_block|vc_ccu_block|Selector1~0_combout ),
	.dataf(!\vc_main_block|vc_ccu_block|KB [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|KB [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|KB[1] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|KB[1] .lut_mask = 64'h0000CCCC3333FFFF;
defparam \vc_main_block|vc_ccu_block|KB[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N2
dffeas \vc_main_block|addr_counter|count[1]~DUPLICATE (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(\vc_main_block|addr_counter|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|addr_counter|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|addr_counter|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vc_main_block|addr_counter|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N0
cyclonev_lcell_comb \vc_main_block|addr_counter|Add0~1 (
// Equation(s):
// \vc_main_block|addr_counter|Add0~1_sumout  = SUM(( \vc_main_block|addr_counter|count[1]~DUPLICATE_q  ) + ( \vc_main_block|addr_counter|count [0] ) + ( !VCC ))
// \vc_main_block|addr_counter|Add0~2  = CARRY(( \vc_main_block|addr_counter|count[1]~DUPLICATE_q  ) + ( \vc_main_block|addr_counter|count [0] ) + ( !VCC ))

	.dataa(!\vc_main_block|addr_counter|count [0]),
	.datab(gnd),
	.datac(!\vc_main_block|addr_counter|count[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|addr_counter|Add0~1_sumout ),
	.cout(\vc_main_block|addr_counter|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|addr_counter|Add0~1 .extended_lut = "off";
defparam \vc_main_block|addr_counter|Add0~1 .lut_mask = 64'h0000AAAA00000F0F;
defparam \vc_main_block|addr_counter|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N1
dffeas \vc_main_block|addr_counter|count[1] (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(\vc_main_block|addr_counter|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|addr_counter|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|addr_counter|count[1] .is_wysiwyg = "true";
defparam \vc_main_block|addr_counter|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N3
cyclonev_lcell_comb \vc_main_block|Add4~5 (
// Equation(s):
// \vc_main_block|Add4~5_sumout  = SUM(( \vc_main_block|addr_counter|count [1] ) + ( \vc_main_block|vc_ccu_block|KB [1] ) + ( \vc_main_block|Add4~2  ))
// \vc_main_block|Add4~6  = CARRY(( \vc_main_block|addr_counter|count [1] ) + ( \vc_main_block|vc_ccu_block|KB [1] ) + ( \vc_main_block|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|KB [1]),
	.datad(!\vc_main_block|addr_counter|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add4~5_sumout ),
	.cout(\vc_main_block|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add4~5 .extended_lut = "off";
defparam \vc_main_block|Add4~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \vc_main_block|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N5
dffeas \vc_main_block|write_addr_ram2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|write_addr_ram2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|write_addr_ram2[1] .is_wysiwyg = "true";
defparam \vc_main_block|write_addr_ram2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N3
cyclonev_lcell_comb \vc_main_block|addr_counter|Add0~5 (
// Equation(s):
// \vc_main_block|addr_counter|Add0~5_sumout  = SUM(( \vc_main_block|addr_counter|count [2] ) + ( GND ) + ( \vc_main_block|addr_counter|Add0~2  ))
// \vc_main_block|addr_counter|Add0~6  = CARRY(( \vc_main_block|addr_counter|count [2] ) + ( GND ) + ( \vc_main_block|addr_counter|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|addr_counter|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|addr_counter|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|addr_counter|Add0~5_sumout ),
	.cout(\vc_main_block|addr_counter|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|addr_counter|Add0~5 .extended_lut = "off";
defparam \vc_main_block|addr_counter|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vc_main_block|addr_counter|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N4
dffeas \vc_main_block|addr_counter|count[2] (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(\vc_main_block|addr_counter|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|addr_counter|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|addr_counter|count[2] .is_wysiwyg = "true";
defparam \vc_main_block|addr_counter|count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N27
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector2~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector2~0_combout  = ( \vc_main_block|vc_ccu_block|down_counter [8] & ( !\vc_main_block|vc_ccu_block|down_counter [2] ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [8] & ( (!\vc_main_block|vc_ccu_block|down_counter [7] & 
// !\vc_main_block|vc_ccu_block|down_counter [2]) ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [2]),
	.datad(gnd),
	.datae(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector2~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector2~0 .lut_mask = 64'hC0C0F0F0C0C0F0F0;
defparam \vc_main_block|vc_ccu_block|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N54
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|KB[2] (
// Equation(s):
// \vc_main_block|vc_ccu_block|KB [2] = ( \vc_main_block|vc_ccu_block|KB [2] & ( \vc_main_block|vc_ccu_block|Selector2~0_combout  ) ) # ( !\vc_main_block|vc_ccu_block|KB [2] & ( \vc_main_block|vc_ccu_block|Selector2~0_combout  & ( 
// !\vc_main_block|vc_ccu_block|Selector18~1_combout  ) ) ) # ( \vc_main_block|vc_ccu_block|KB [2] & ( !\vc_main_block|vc_ccu_block|Selector2~0_combout  & ( \vc_main_block|vc_ccu_block|Selector18~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vc_main_block|vc_ccu_block|KB [2]),
	.dataf(!\vc_main_block|vc_ccu_block|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|KB [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|KB[2] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|KB[2] .lut_mask = 64'h00003333CCCCFFFF;
defparam \vc_main_block|vc_ccu_block|KB[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N6
cyclonev_lcell_comb \vc_main_block|Add4~9 (
// Equation(s):
// \vc_main_block|Add4~9_sumout  = SUM(( \vc_main_block|vc_ccu_block|KB [2] ) + ( \vc_main_block|addr_counter|count [2] ) + ( \vc_main_block|Add4~6  ))
// \vc_main_block|Add4~10  = CARRY(( \vc_main_block|vc_ccu_block|KB [2] ) + ( \vc_main_block|addr_counter|count [2] ) + ( \vc_main_block|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|addr_counter|count [2]),
	.datad(!\vc_main_block|vc_ccu_block|KB [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add4~9_sumout ),
	.cout(\vc_main_block|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add4~9 .extended_lut = "off";
defparam \vc_main_block|Add4~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \vc_main_block|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N8
dffeas \vc_main_block|write_addr_ram2[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|write_addr_ram2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|write_addr_ram2[2] .is_wysiwyg = "true";
defparam \vc_main_block|write_addr_ram2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N54
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector3~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector3~0_combout  = ( \vc_main_block|vc_ccu_block|down_counter [8] & ( !\vc_main_block|vc_ccu_block|down_counter [3] ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [8] & ( (!\vc_main_block|vc_ccu_block|down_counter [7] & 
// !\vc_main_block|vc_ccu_block|down_counter [3]) ) )

	.dataa(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [3]),
	.datae(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector3~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector3~0 .lut_mask = 64'hAA00FF00AA00FF00;
defparam \vc_main_block|vc_ccu_block|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N48
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|KB[3] (
// Equation(s):
// \vc_main_block|vc_ccu_block|KB [3] = ( \vc_main_block|vc_ccu_block|KB [3] & ( (\vc_main_block|vc_ccu_block|Selector3~0_combout ) # (\vc_main_block|vc_ccu_block|Selector18~1_combout ) ) ) # ( !\vc_main_block|vc_ccu_block|KB [3] & ( 
// (!\vc_main_block|vc_ccu_block|Selector18~1_combout  & \vc_main_block|vc_ccu_block|Selector3~0_combout ) ) )

	.dataa(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|Selector3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|KB [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|KB [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|KB[3] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|KB[3] .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \vc_main_block|vc_ccu_block|KB[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N6
cyclonev_lcell_comb \vc_main_block|addr_counter|Add0~9 (
// Equation(s):
// \vc_main_block|addr_counter|Add0~9_sumout  = SUM(( \vc_main_block|addr_counter|count [3] ) + ( GND ) + ( \vc_main_block|addr_counter|Add0~6  ))
// \vc_main_block|addr_counter|Add0~10  = CARRY(( \vc_main_block|addr_counter|count [3] ) + ( GND ) + ( \vc_main_block|addr_counter|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|addr_counter|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|addr_counter|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|addr_counter|Add0~9_sumout ),
	.cout(\vc_main_block|addr_counter|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|addr_counter|Add0~9 .extended_lut = "off";
defparam \vc_main_block|addr_counter|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc_main_block|addr_counter|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N7
dffeas \vc_main_block|addr_counter|count[3] (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(\vc_main_block|addr_counter|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|addr_counter|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|addr_counter|count[3] .is_wysiwyg = "true";
defparam \vc_main_block|addr_counter|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N9
cyclonev_lcell_comb \vc_main_block|Add4~13 (
// Equation(s):
// \vc_main_block|Add4~13_sumout  = SUM(( \vc_main_block|addr_counter|count [3] ) + ( \vc_main_block|vc_ccu_block|KB [3] ) + ( \vc_main_block|Add4~10  ))
// \vc_main_block|Add4~14  = CARRY(( \vc_main_block|addr_counter|count [3] ) + ( \vc_main_block|vc_ccu_block|KB [3] ) + ( \vc_main_block|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|KB [3]),
	.datad(!\vc_main_block|addr_counter|count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add4~13_sumout ),
	.cout(\vc_main_block|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add4~13 .extended_lut = "off";
defparam \vc_main_block|Add4~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \vc_main_block|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N11
dffeas \vc_main_block|write_addr_ram2[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|write_addr_ram2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|write_addr_ram2[3] .is_wysiwyg = "true";
defparam \vc_main_block|write_addr_ram2[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N21
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector4~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector4~0_combout  = (!\vc_main_block|vc_ccu_block|down_counter [4] & ((!\vc_main_block|vc_ccu_block|down_counter [7]) # (\vc_main_block|vc_ccu_block|down_counter [8])))

	.dataa(!\vc_main_block|vc_ccu_block|down_counter [4]),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector4~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector4~0 .lut_mask = 64'hA0AAA0AAA0AAA0AA;
defparam \vc_main_block|vc_ccu_block|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N18
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|KB[4] (
// Equation(s):
// \vc_main_block|vc_ccu_block|KB [4] = ( \vc_main_block|vc_ccu_block|Selector4~0_combout  & ( (!\vc_main_block|vc_ccu_block|Selector18~1_combout ) # (\vc_main_block|vc_ccu_block|KB [4]) ) ) # ( !\vc_main_block|vc_ccu_block|Selector4~0_combout  & ( 
// (\vc_main_block|vc_ccu_block|Selector18~1_combout  & \vc_main_block|vc_ccu_block|KB [4]) ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datac(!\vc_main_block|vc_ccu_block|KB [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|KB [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|KB[4] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|KB[4] .lut_mask = 64'h03030303CFCFCFCF;
defparam \vc_main_block|vc_ccu_block|KB[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N9
cyclonev_lcell_comb \vc_main_block|addr_counter|Add0~13 (
// Equation(s):
// \vc_main_block|addr_counter|Add0~13_sumout  = SUM(( \vc_main_block|addr_counter|count [4] ) + ( GND ) + ( \vc_main_block|addr_counter|Add0~10  ))
// \vc_main_block|addr_counter|Add0~14  = CARRY(( \vc_main_block|addr_counter|count [4] ) + ( GND ) + ( \vc_main_block|addr_counter|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|addr_counter|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|addr_counter|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|addr_counter|Add0~13_sumout ),
	.cout(\vc_main_block|addr_counter|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|addr_counter|Add0~13 .extended_lut = "off";
defparam \vc_main_block|addr_counter|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vc_main_block|addr_counter|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N10
dffeas \vc_main_block|addr_counter|count[4] (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(\vc_main_block|addr_counter|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|addr_counter|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|addr_counter|count[4] .is_wysiwyg = "true";
defparam \vc_main_block|addr_counter|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N12
cyclonev_lcell_comb \vc_main_block|Add4~17 (
// Equation(s):
// \vc_main_block|Add4~17_sumout  = SUM(( \vc_main_block|addr_counter|count [4] ) + ( \vc_main_block|vc_ccu_block|KB [4] ) + ( \vc_main_block|Add4~14  ))
// \vc_main_block|Add4~18  = CARRY(( \vc_main_block|addr_counter|count [4] ) + ( \vc_main_block|vc_ccu_block|KB [4] ) + ( \vc_main_block|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|KB [4]),
	.datad(!\vc_main_block|addr_counter|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add4~17_sumout ),
	.cout(\vc_main_block|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add4~17 .extended_lut = "off";
defparam \vc_main_block|Add4~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \vc_main_block|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N14
dffeas \vc_main_block|write_addr_ram2[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|write_addr_ram2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|write_addr_ram2[4] .is_wysiwyg = "true";
defparam \vc_main_block|write_addr_ram2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N12
cyclonev_lcell_comb \vc_main_block|addr_counter|Add0~17 (
// Equation(s):
// \vc_main_block|addr_counter|Add0~17_sumout  = SUM(( \vc_main_block|addr_counter|count [5] ) + ( GND ) + ( \vc_main_block|addr_counter|Add0~14  ))
// \vc_main_block|addr_counter|Add0~18  = CARRY(( \vc_main_block|addr_counter|count [5] ) + ( GND ) + ( \vc_main_block|addr_counter|Add0~14  ))

	.dataa(gnd),
	.datab(!\vc_main_block|addr_counter|count [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|addr_counter|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|addr_counter|Add0~17_sumout ),
	.cout(\vc_main_block|addr_counter|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|addr_counter|Add0~17 .extended_lut = "off";
defparam \vc_main_block|addr_counter|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \vc_main_block|addr_counter|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N13
dffeas \vc_main_block|addr_counter|count[5] (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(\vc_main_block|addr_counter|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|addr_counter|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|addr_counter|count[5] .is_wysiwyg = "true";
defparam \vc_main_block|addr_counter|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N0
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector5~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector5~0_combout  = (!\vc_main_block|vc_ccu_block|down_counter [5] & ((!\vc_main_block|vc_ccu_block|down_counter [7]) # (\vc_main_block|vc_ccu_block|down_counter [8])))

	.dataa(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datab(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector5~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector5~0 .lut_mask = 64'hD0D0D0D0D0D0D0D0;
defparam \vc_main_block|vc_ccu_block|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N30
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|KB[5] (
// Equation(s):
// \vc_main_block|vc_ccu_block|KB [5] = ( \vc_main_block|vc_ccu_block|KB [5] & ( (\vc_main_block|vc_ccu_block|Selector18~1_combout ) # (\vc_main_block|vc_ccu_block|Selector5~0_combout ) ) ) # ( !\vc_main_block|vc_ccu_block|KB [5] & ( 
// (\vc_main_block|vc_ccu_block|Selector5~0_combout  & !\vc_main_block|vc_ccu_block|Selector18~1_combout ) ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|Selector5~0_combout ),
	.datac(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|KB [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|KB [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|KB[5] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|KB[5] .lut_mask = 64'h303030303F3F3F3F;
defparam \vc_main_block|vc_ccu_block|KB[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N15
cyclonev_lcell_comb \vc_main_block|Add4~21 (
// Equation(s):
// \vc_main_block|Add4~21_sumout  = SUM(( \vc_main_block|vc_ccu_block|KB [5] ) + ( \vc_main_block|addr_counter|count [5] ) + ( \vc_main_block|Add4~18  ))
// \vc_main_block|Add4~22  = CARRY(( \vc_main_block|vc_ccu_block|KB [5] ) + ( \vc_main_block|addr_counter|count [5] ) + ( \vc_main_block|Add4~18  ))

	.dataa(!\vc_main_block|addr_counter|count [5]),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|KB [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add4~21_sumout ),
	.cout(\vc_main_block|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add4~21 .extended_lut = "off";
defparam \vc_main_block|Add4~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \vc_main_block|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N17
dffeas \vc_main_block|write_addr_ram2[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|write_addr_ram2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|write_addr_ram2[5] .is_wysiwyg = "true";
defparam \vc_main_block|write_addr_ram2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N15
cyclonev_lcell_comb \vc_main_block|addr_counter|Add0~21 (
// Equation(s):
// \vc_main_block|addr_counter|Add0~21_sumout  = SUM(( \vc_main_block|addr_counter|count [6] ) + ( GND ) + ( \vc_main_block|addr_counter|Add0~18  ))
// \vc_main_block|addr_counter|Add0~22  = CARRY(( \vc_main_block|addr_counter|count [6] ) + ( GND ) + ( \vc_main_block|addr_counter|Add0~18  ))

	.dataa(!\vc_main_block|addr_counter|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|addr_counter|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|addr_counter|Add0~21_sumout ),
	.cout(\vc_main_block|addr_counter|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|addr_counter|Add0~21 .extended_lut = "off";
defparam \vc_main_block|addr_counter|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \vc_main_block|addr_counter|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N17
dffeas \vc_main_block|addr_counter|count[6] (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(\vc_main_block|addr_counter|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|addr_counter|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|addr_counter|count[6] .is_wysiwyg = "true";
defparam \vc_main_block|addr_counter|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N21
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector6~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector6~0_combout  = (!\vc_main_block|vc_ccu_block|down_counter [6] & ((!\vc_main_block|vc_ccu_block|down_counter [7]) # (\vc_main_block|vc_ccu_block|down_counter [8])))

	.dataa(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector6~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector6~0 .lut_mask = 64'hF500F500F500F500;
defparam \vc_main_block|vc_ccu_block|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N33
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|KB[6] (
// Equation(s):
// \vc_main_block|vc_ccu_block|KB [6] = ( \vc_main_block|vc_ccu_block|KB [6] & ( (\vc_main_block|vc_ccu_block|Selector18~1_combout ) # (\vc_main_block|vc_ccu_block|Selector6~0_combout ) ) ) # ( !\vc_main_block|vc_ccu_block|KB [6] & ( 
// (\vc_main_block|vc_ccu_block|Selector6~0_combout  & !\vc_main_block|vc_ccu_block|Selector18~1_combout ) ) )

	.dataa(!\vc_main_block|vc_ccu_block|Selector6~0_combout ),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|KB [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|KB [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|KB[6] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|KB[6] .lut_mask = 64'h505050505F5F5F5F;
defparam \vc_main_block|vc_ccu_block|KB[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N18
cyclonev_lcell_comb \vc_main_block|Add4~25 (
// Equation(s):
// \vc_main_block|Add4~25_sumout  = SUM(( \vc_main_block|vc_ccu_block|KB [6] ) + ( \vc_main_block|addr_counter|count [6] ) + ( \vc_main_block|Add4~22  ))
// \vc_main_block|Add4~26  = CARRY(( \vc_main_block|vc_ccu_block|KB [6] ) + ( \vc_main_block|addr_counter|count [6] ) + ( \vc_main_block|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|addr_counter|count [6]),
	.datad(!\vc_main_block|vc_ccu_block|KB [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add4~25_sumout ),
	.cout(\vc_main_block|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add4~25 .extended_lut = "off";
defparam \vc_main_block|Add4~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \vc_main_block|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N20
dffeas \vc_main_block|write_addr_ram2[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|write_addr_ram2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|write_addr_ram2[6] .is_wysiwyg = "true";
defparam \vc_main_block|write_addr_ram2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N6
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|LessThan1~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|LessThan1~0_combout  = ( \vc_main_block|vc_ccu_block|down_counter [8] & ( !\vc_main_block|vc_ccu_block|down_counter [7] ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|LessThan1~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|LessThan1~0 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \vc_main_block|vc_ccu_block|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N15
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|KB[7] (
// Equation(s):
// \vc_main_block|vc_ccu_block|KB [7] = (!\vc_main_block|vc_ccu_block|Selector18~1_combout  & (!\vc_main_block|vc_ccu_block|LessThan1~0_combout )) # (\vc_main_block|vc_ccu_block|Selector18~1_combout  & ((\vc_main_block|vc_ccu_block|KB [7])))

	.dataa(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datab(!\vc_main_block|vc_ccu_block|LessThan1~0_combout ),
	.datac(!\vc_main_block|vc_ccu_block|KB [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|KB [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|KB[7] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|KB[7] .lut_mask = 64'h8D8D8D8D8D8D8D8D;
defparam \vc_main_block|vc_ccu_block|KB[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N18
cyclonev_lcell_comb \vc_main_block|addr_counter|Add0~25 (
// Equation(s):
// \vc_main_block|addr_counter|Add0~25_sumout  = SUM(( \vc_main_block|addr_counter|count [7] ) + ( GND ) + ( \vc_main_block|addr_counter|Add0~22  ))
// \vc_main_block|addr_counter|Add0~26  = CARRY(( \vc_main_block|addr_counter|count [7] ) + ( GND ) + ( \vc_main_block|addr_counter|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|addr_counter|count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|addr_counter|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|addr_counter|Add0~25_sumout ),
	.cout(\vc_main_block|addr_counter|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|addr_counter|Add0~25 .extended_lut = "off";
defparam \vc_main_block|addr_counter|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vc_main_block|addr_counter|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N19
dffeas \vc_main_block|addr_counter|count[7] (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(\vc_main_block|addr_counter|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|addr_counter|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|addr_counter|count[7] .is_wysiwyg = "true";
defparam \vc_main_block|addr_counter|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N21
cyclonev_lcell_comb \vc_main_block|Add4~29 (
// Equation(s):
// \vc_main_block|Add4~29_sumout  = SUM(( \vc_main_block|vc_ccu_block|KB [7] ) + ( \vc_main_block|addr_counter|count [7] ) + ( \vc_main_block|Add4~26  ))
// \vc_main_block|Add4~30  = CARRY(( \vc_main_block|vc_ccu_block|KB [7] ) + ( \vc_main_block|addr_counter|count [7] ) + ( \vc_main_block|Add4~26  ))

	.dataa(!\vc_main_block|vc_ccu_block|KB [7]),
	.datab(gnd),
	.datac(!\vc_main_block|addr_counter|count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add4~29_sumout ),
	.cout(\vc_main_block|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add4~29 .extended_lut = "off";
defparam \vc_main_block|Add4~29 .lut_mask = 64'h0000F0F000005555;
defparam \vc_main_block|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N23
dffeas \vc_main_block|write_addr_ram2[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|write_addr_ram2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|write_addr_ram2[7] .is_wysiwyg = "true";
defparam \vc_main_block|write_addr_ram2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N24
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector8~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector8~0_combout  = (!\vc_main_block|vc_ccu_block|down_counter [8]) # (\vc_main_block|vc_ccu_block|down_counter [7])

	.dataa(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datab(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector8~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector8~0 .lut_mask = 64'hBBBBBBBBBBBBBBBB;
defparam \vc_main_block|vc_ccu_block|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N3
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|KB[8] (
// Equation(s):
// \vc_main_block|vc_ccu_block|KB [8] = ( \vc_main_block|vc_ccu_block|Selector8~0_combout  & ( (\vc_main_block|vc_ccu_block|Selector18~1_combout  & \vc_main_block|vc_ccu_block|KB [8]) ) ) # ( !\vc_main_block|vc_ccu_block|Selector8~0_combout  & ( 
// (!\vc_main_block|vc_ccu_block|Selector18~1_combout ) # (\vc_main_block|vc_ccu_block|KB [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datad(!\vc_main_block|vc_ccu_block|KB [8]),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|KB [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|KB[8] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|KB[8] .lut_mask = 64'hF0FFF0FF000F000F;
defparam \vc_main_block|vc_ccu_block|KB[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N23
dffeas \vc_main_block|addr_counter|count[8] (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(\vc_main_block|addr_counter|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|addr_counter|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|addr_counter|count[8] .is_wysiwyg = "true";
defparam \vc_main_block|addr_counter|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N21
cyclonev_lcell_comb \vc_main_block|addr_counter|Add0~29 (
// Equation(s):
// \vc_main_block|addr_counter|Add0~29_sumout  = SUM(( \vc_main_block|addr_counter|count [8] ) + ( GND ) + ( \vc_main_block|addr_counter|Add0~26  ))
// \vc_main_block|addr_counter|Add0~30  = CARRY(( \vc_main_block|addr_counter|count [8] ) + ( GND ) + ( \vc_main_block|addr_counter|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|addr_counter|count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|addr_counter|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|addr_counter|Add0~29_sumout ),
	.cout(\vc_main_block|addr_counter|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|addr_counter|Add0~29 .extended_lut = "off";
defparam \vc_main_block|addr_counter|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vc_main_block|addr_counter|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N22
dffeas \vc_main_block|addr_counter|count[8]~DUPLICATE (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(\vc_main_block|addr_counter|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|addr_counter|count[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|addr_counter|count[8]~DUPLICATE .is_wysiwyg = "true";
defparam \vc_main_block|addr_counter|count[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N24
cyclonev_lcell_comb \vc_main_block|Add4~33 (
// Equation(s):
// \vc_main_block|Add4~33_sumout  = SUM(( \vc_main_block|addr_counter|count[8]~DUPLICATE_q  ) + ( \vc_main_block|vc_ccu_block|KB [8] ) + ( \vc_main_block|Add4~30  ))
// \vc_main_block|Add4~34  = CARRY(( \vc_main_block|addr_counter|count[8]~DUPLICATE_q  ) + ( \vc_main_block|vc_ccu_block|KB [8] ) + ( \vc_main_block|Add4~30  ))

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|KB [8]),
	.datac(gnd),
	.datad(!\vc_main_block|addr_counter|count[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add4~33_sumout ),
	.cout(\vc_main_block|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add4~33 .extended_lut = "off";
defparam \vc_main_block|Add4~33 .lut_mask = 64'h0000CCCC000000FF;
defparam \vc_main_block|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N26
dffeas \vc_main_block|write_addr_ram2[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add4~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|write_addr_ram2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|write_addr_ram2[8] .is_wysiwyg = "true";
defparam \vc_main_block|write_addr_ram2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N24
cyclonev_lcell_comb \vc_main_block|addr_counter|Add0~33 (
// Equation(s):
// \vc_main_block|addr_counter|Add0~33_sumout  = SUM(( \vc_main_block|addr_counter|count [9] ) + ( GND ) + ( \vc_main_block|addr_counter|Add0~30  ))
// \vc_main_block|addr_counter|Add0~34  = CARRY(( \vc_main_block|addr_counter|count [9] ) + ( GND ) + ( \vc_main_block|addr_counter|Add0~30  ))

	.dataa(gnd),
	.datab(!\vc_main_block|addr_counter|count [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|addr_counter|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|addr_counter|Add0~33_sumout ),
	.cout(\vc_main_block|addr_counter|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|addr_counter|Add0~33 .extended_lut = "off";
defparam \vc_main_block|addr_counter|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \vc_main_block|addr_counter|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N26
dffeas \vc_main_block|addr_counter|count[9] (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(\vc_main_block|addr_counter|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|addr_counter|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|addr_counter|count[9] .is_wysiwyg = "true";
defparam \vc_main_block|addr_counter|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N27
cyclonev_lcell_comb \vc_main_block|Add4~37 (
// Equation(s):
// \vc_main_block|Add4~37_sumout  = SUM(( \vc_main_block|addr_counter|count [9] ) + ( GND ) + ( \vc_main_block|Add4~34  ))
// \vc_main_block|Add4~38  = CARRY(( \vc_main_block|addr_counter|count [9] ) + ( GND ) + ( \vc_main_block|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|addr_counter|count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add4~37_sumout ),
	.cout(\vc_main_block|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add4~37 .extended_lut = "off";
defparam \vc_main_block|Add4~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vc_main_block|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N29
dffeas \vc_main_block|write_addr_ram2[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add4~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|write_addr_ram2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|write_addr_ram2[9] .is_wysiwyg = "true";
defparam \vc_main_block|write_addr_ram2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N28
dffeas \vc_main_block|addr_counter|count[10] (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(\vc_main_block|addr_counter|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|addr_counter|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|addr_counter|count[10] .is_wysiwyg = "true";
defparam \vc_main_block|addr_counter|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N27
cyclonev_lcell_comb \vc_main_block|addr_counter|Add0~37 (
// Equation(s):
// \vc_main_block|addr_counter|Add0~37_sumout  = SUM(( \vc_main_block|addr_counter|count [10] ) + ( GND ) + ( \vc_main_block|addr_counter|Add0~34  ))
// \vc_main_block|addr_counter|Add0~38  = CARRY(( \vc_main_block|addr_counter|count [10] ) + ( GND ) + ( \vc_main_block|addr_counter|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|addr_counter|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|addr_counter|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|addr_counter|Add0~37_sumout ),
	.cout(\vc_main_block|addr_counter|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|addr_counter|Add0~37 .extended_lut = "off";
defparam \vc_main_block|addr_counter|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc_main_block|addr_counter|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N29
dffeas \vc_main_block|addr_counter|count[10]~DUPLICATE (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(\vc_main_block|addr_counter|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|addr_counter|count[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|addr_counter|count[10]~DUPLICATE .is_wysiwyg = "true";
defparam \vc_main_block|addr_counter|count[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N30
cyclonev_lcell_comb \vc_main_block|Add4~41 (
// Equation(s):
// \vc_main_block|Add4~41_sumout  = SUM(( \vc_main_block|addr_counter|count[10]~DUPLICATE_q  ) + ( GND ) + ( \vc_main_block|Add4~38  ))
// \vc_main_block|Add4~42  = CARRY(( \vc_main_block|addr_counter|count[10]~DUPLICATE_q  ) + ( GND ) + ( \vc_main_block|Add4~38  ))

	.dataa(gnd),
	.datab(!\vc_main_block|addr_counter|count[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add4~41_sumout ),
	.cout(\vc_main_block|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add4~41 .extended_lut = "off";
defparam \vc_main_block|Add4~41 .lut_mask = 64'h0000FFFF00003333;
defparam \vc_main_block|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N32
dffeas \vc_main_block|write_addr_ram2[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add4~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|write_addr_ram2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|write_addr_ram2[10] .is_wysiwyg = "true";
defparam \vc_main_block|write_addr_ram2[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N30
cyclonev_lcell_comb \vc_main_block|addr_counter|Add0~41 (
// Equation(s):
// \vc_main_block|addr_counter|Add0~41_sumout  = SUM(( \vc_main_block|addr_counter|count [11] ) + ( GND ) + ( \vc_main_block|addr_counter|Add0~38  ))
// \vc_main_block|addr_counter|Add0~42  = CARRY(( \vc_main_block|addr_counter|count [11] ) + ( GND ) + ( \vc_main_block|addr_counter|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|addr_counter|count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|addr_counter|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|addr_counter|Add0~41_sumout ),
	.cout(\vc_main_block|addr_counter|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|addr_counter|Add0~41 .extended_lut = "off";
defparam \vc_main_block|addr_counter|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc_main_block|addr_counter|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N31
dffeas \vc_main_block|addr_counter|count[11] (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(\vc_main_block|addr_counter|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|addr_counter|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|addr_counter|count[11] .is_wysiwyg = "true";
defparam \vc_main_block|addr_counter|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N33
cyclonev_lcell_comb \vc_main_block|Add4~45 (
// Equation(s):
// \vc_main_block|Add4~45_sumout  = SUM(( \vc_main_block|addr_counter|count [11] ) + ( GND ) + ( \vc_main_block|Add4~42  ))
// \vc_main_block|Add4~46  = CARRY(( \vc_main_block|addr_counter|count [11] ) + ( GND ) + ( \vc_main_block|Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|addr_counter|count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add4~45_sumout ),
	.cout(\vc_main_block|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add4~45 .extended_lut = "off";
defparam \vc_main_block|Add4~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc_main_block|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N35
dffeas \vc_main_block|write_addr_ram2[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add4~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|write_addr_ram2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|write_addr_ram2[11] .is_wysiwyg = "true";
defparam \vc_main_block|write_addr_ram2[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N33
cyclonev_lcell_comb \vc_main_block|addr_counter|Add0~45 (
// Equation(s):
// \vc_main_block|addr_counter|Add0~45_sumout  = SUM(( \vc_main_block|addr_counter|count [12] ) + ( GND ) + ( \vc_main_block|addr_counter|Add0~42  ))

	.dataa(!\vc_main_block|addr_counter|count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|addr_counter|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|addr_counter|Add0~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|addr_counter|Add0~45 .extended_lut = "off";
defparam \vc_main_block|addr_counter|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \vc_main_block|addr_counter|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N35
dffeas \vc_main_block|addr_counter|count[12] (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(\vc_main_block|addr_counter|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|addr_counter|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|addr_counter|count[12] .is_wysiwyg = "true";
defparam \vc_main_block|addr_counter|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N36
cyclonev_lcell_comb \vc_main_block|Add4~49 (
// Equation(s):
// \vc_main_block|Add4~49_sumout  = SUM(( \vc_main_block|addr_counter|count [12] ) + ( GND ) + ( \vc_main_block|Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|addr_counter|count [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add4~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add4~49 .extended_lut = "off";
defparam \vc_main_block|Add4~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \vc_main_block|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N38
dffeas \vc_main_block|write_addr_ram2[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add4~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|write_addr_ram2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|write_addr_ram2[12] .is_wysiwyg = "true";
defparam \vc_main_block|write_addr_ram2[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\vc_main_block|pulse_gen_block|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vc_main_block|pulse_gen_block|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vc_main_block|Add0~5_sumout }),
	.portaaddr({\vc_main_block|write_addr_ram2 [12],\vc_main_block|write_addr_ram2 [11],\vc_main_block|write_addr_ram2 [10],\vc_main_block|write_addr_ram2 [9],\vc_main_block|write_addr_ram2 [8],\vc_main_block|write_addr_ram2 [7],\vc_main_block|write_addr_ram2 [6],\vc_main_block|write_addr_ram2 [5],
\vc_main_block|write_addr_ram2 [4],\vc_main_block|write_addr_ram2 [3],\vc_main_block|write_addr_ram2 [2],\vc_main_block|write_addr_ram2 [1],\vc_main_block|write_addr_ram2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vc_main_block|addr_counter|count [12],\vc_main_block|addr_counter|count [11],\vc_main_block|addr_counter|count[10]~DUPLICATE_q ,\vc_main_block|addr_counter|count [9],\vc_main_block|addr_counter|count[8]~DUPLICATE_q ,\vc_main_block|addr_counter|count [7],
\vc_main_block|addr_counter|count [6],\vc_main_block|addr_counter|count [5],\vc_main_block|addr_counter|count [4],\vc_main_block|addr_counter|count [3],\vc_main_block|addr_counter|count [2],\vc_main_block|addr_counter|count [1],\vc_main_block|addr_counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vc_main:vc_main_block|ram_2ports_wr_undefined:ram2|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated|ALTSYNCRAM";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 10;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8192;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 10;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X45_Y6_N32
dffeas \SPI_ADC|shift_reg[1] (
	.clk(!\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[1] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N38
dffeas \SPI_ADC|data_from_adc[1] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[1] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N3
cyclonev_lcell_comb \vc_main_block|Add0~9 (
// Equation(s):
// \vc_main_block|Add0~9_sumout  = SUM(( \SPI_ADC|data_from_adc [1] ) + ( VCC ) + ( \vc_main_block|Add0~6  ))
// \vc_main_block|Add0~10  = CARRY(( \SPI_ADC|data_from_adc [1] ) + ( VCC ) + ( \vc_main_block|Add0~6  ))

	.dataa(gnd),
	.datab(!\SPI_ADC|data_from_adc [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add0~9_sumout ),
	.cout(\vc_main_block|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add0~9 .extended_lut = "off";
defparam \vc_main_block|Add0~9 .lut_mask = 64'h0000000000003333;
defparam \vc_main_block|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\vc_main_block|pulse_gen_block|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vc_main_block|pulse_gen_block|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vc_main_block|Add0~9_sumout }),
	.portaaddr({\vc_main_block|write_addr_ram2 [12],\vc_main_block|write_addr_ram2 [11],\vc_main_block|write_addr_ram2 [10],\vc_main_block|write_addr_ram2 [9],\vc_main_block|write_addr_ram2 [8],\vc_main_block|write_addr_ram2 [7],\vc_main_block|write_addr_ram2 [6],\vc_main_block|write_addr_ram2 [5],
\vc_main_block|write_addr_ram2 [4],\vc_main_block|write_addr_ram2 [3],\vc_main_block|write_addr_ram2 [2],\vc_main_block|write_addr_ram2 [1],\vc_main_block|write_addr_ram2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vc_main_block|addr_counter|count [12],\vc_main_block|addr_counter|count [11],\vc_main_block|addr_counter|count[10]~DUPLICATE_q ,\vc_main_block|addr_counter|count [9],\vc_main_block|addr_counter|count[8]~DUPLICATE_q ,\vc_main_block|addr_counter|count [7],
\vc_main_block|addr_counter|count [6],\vc_main_block|addr_counter|count [5],\vc_main_block|addr_counter|count [4],\vc_main_block|addr_counter|count [3],\vc_main_block|addr_counter|count [2],\vc_main_block|addr_counter|count [1],\vc_main_block|addr_counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "vc_main:vc_main_block|ram_2ports_wr_undefined:ram2|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated|ALTSYNCRAM";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 10;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 8192;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 10;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N0
cyclonev_lcell_comb \vc_main_block|mult_ram2|Add0~1 (
// Equation(s):
// \vc_main_block|mult_ram2|Add0~1_sumout  = SUM(( !\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [0] ) + ( !\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [1] ) + ( !VCC ))
// \vc_main_block|mult_ram2|Add0~2  = CARRY(( !\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [0] ) + ( !\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [1]),
	.datac(gnd),
	.datad(!\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram2|Add0~1_sumout ),
	.cout(\vc_main_block|mult_ram2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram2|Add0~1 .extended_lut = "off";
defparam \vc_main_block|mult_ram2|Add0~1 .lut_mask = 64'h000033330000FF00;
defparam \vc_main_block|mult_ram2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N39
cyclonev_lcell_comb \SPI_ADC|shift_reg[2]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[2]~feeder_combout  = \SPI_ADC|shift_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SPI_ADC|shift_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|shift_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[2]~feeder .extended_lut = "off";
defparam \SPI_ADC|shift_reg[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \SPI_ADC|shift_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N41
dffeas \SPI_ADC|shift_reg[2] (
	.clk(!\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[2] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N48
cyclonev_lcell_comb \SPI_ADC|data_from_adc[2]~feeder (
// Equation(s):
// \SPI_ADC|data_from_adc[2]~feeder_combout  = ( \SPI_ADC|shift_reg [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|shift_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|data_from_adc[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[2]~feeder .extended_lut = "off";
defparam \SPI_ADC|data_from_adc[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SPI_ADC|data_from_adc[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N50
dffeas \SPI_ADC|data_from_adc[2] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|data_from_adc[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[2] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N6
cyclonev_lcell_comb \vc_main_block|Add0~13 (
// Equation(s):
// \vc_main_block|Add0~13_sumout  = SUM(( \SPI_ADC|data_from_adc [2] ) + ( VCC ) + ( \vc_main_block|Add0~10  ))
// \vc_main_block|Add0~14  = CARRY(( \SPI_ADC|data_from_adc [2] ) + ( VCC ) + ( \vc_main_block|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SPI_ADC|data_from_adc [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add0~13_sumout ),
	.cout(\vc_main_block|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add0~13 .extended_lut = "off";
defparam \vc_main_block|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \vc_main_block|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\vc_main_block|pulse_gen_block|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vc_main_block|pulse_gen_block|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vc_main_block|Add0~13_sumout }),
	.portaaddr({\vc_main_block|write_addr_ram2 [12],\vc_main_block|write_addr_ram2 [11],\vc_main_block|write_addr_ram2 [10],\vc_main_block|write_addr_ram2 [9],\vc_main_block|write_addr_ram2 [8],\vc_main_block|write_addr_ram2 [7],\vc_main_block|write_addr_ram2 [6],\vc_main_block|write_addr_ram2 [5],
\vc_main_block|write_addr_ram2 [4],\vc_main_block|write_addr_ram2 [3],\vc_main_block|write_addr_ram2 [2],\vc_main_block|write_addr_ram2 [1],\vc_main_block|write_addr_ram2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vc_main_block|addr_counter|count [12],\vc_main_block|addr_counter|count [11],\vc_main_block|addr_counter|count[10]~DUPLICATE_q ,\vc_main_block|addr_counter|count [9],\vc_main_block|addr_counter|count[8]~DUPLICATE_q ,\vc_main_block|addr_counter|count [7],
\vc_main_block|addr_counter|count [6],\vc_main_block|addr_counter|count [5],\vc_main_block|addr_counter|count [4],\vc_main_block|addr_counter|count [3],\vc_main_block|addr_counter|count [2],\vc_main_block|addr_counter|count [1],\vc_main_block|addr_counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "vc_main:vc_main_block|ram_2ports_wr_undefined:ram2|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated|ALTSYNCRAM";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 10;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 8192;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 10;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N3
cyclonev_lcell_comb \vc_main_block|mult_ram2|Add0~5 (
// Equation(s):
// \vc_main_block|mult_ram2|Add0~5_sumout  = SUM(( !\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [2] ) + ( GND ) + ( \vc_main_block|mult_ram2|Add0~2  ))
// \vc_main_block|mult_ram2|Add0~6  = CARRY(( !\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [2] ) + ( GND ) + ( \vc_main_block|mult_ram2|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram2|Add0~5_sumout ),
	.cout(\vc_main_block|mult_ram2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram2|Add0~5 .extended_lut = "off";
defparam \vc_main_block|mult_ram2|Add0~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \vc_main_block|mult_ram2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N36
cyclonev_lcell_comb \SPI_ADC|shift_reg[3]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[3]~feeder_combout  = \SPI_ADC|shift_reg [2]

	.dataa(!\SPI_ADC|shift_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|shift_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[3]~feeder .extended_lut = "off";
defparam \SPI_ADC|shift_reg[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \SPI_ADC|shift_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N38
dffeas \SPI_ADC|shift_reg[3] (
	.clk(!\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[3] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N47
dffeas \SPI_ADC|data_from_adc[3] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[3] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N9
cyclonev_lcell_comb \vc_main_block|Add0~17 (
// Equation(s):
// \vc_main_block|Add0~17_sumout  = SUM(( \SPI_ADC|data_from_adc [3] ) + ( VCC ) + ( \vc_main_block|Add0~14  ))
// \vc_main_block|Add0~18  = CARRY(( \SPI_ADC|data_from_adc [3] ) + ( VCC ) + ( \vc_main_block|Add0~14  ))

	.dataa(gnd),
	.datab(!\SPI_ADC|data_from_adc [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add0~17_sumout ),
	.cout(\vc_main_block|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add0~17 .extended_lut = "off";
defparam \vc_main_block|Add0~17 .lut_mask = 64'h0000000000003333;
defparam \vc_main_block|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\vc_main_block|pulse_gen_block|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vc_main_block|pulse_gen_block|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vc_main_block|Add0~17_sumout }),
	.portaaddr({\vc_main_block|write_addr_ram2 [12],\vc_main_block|write_addr_ram2 [11],\vc_main_block|write_addr_ram2 [10],\vc_main_block|write_addr_ram2 [9],\vc_main_block|write_addr_ram2 [8],\vc_main_block|write_addr_ram2 [7],\vc_main_block|write_addr_ram2 [6],\vc_main_block|write_addr_ram2 [5],
\vc_main_block|write_addr_ram2 [4],\vc_main_block|write_addr_ram2 [3],\vc_main_block|write_addr_ram2 [2],\vc_main_block|write_addr_ram2 [1],\vc_main_block|write_addr_ram2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vc_main_block|addr_counter|count [12],\vc_main_block|addr_counter|count [11],\vc_main_block|addr_counter|count[10]~DUPLICATE_q ,\vc_main_block|addr_counter|count [9],\vc_main_block|addr_counter|count[8]~DUPLICATE_q ,\vc_main_block|addr_counter|count [7],
\vc_main_block|addr_counter|count [6],\vc_main_block|addr_counter|count [5],\vc_main_block|addr_counter|count [4],\vc_main_block|addr_counter|count [3],\vc_main_block|addr_counter|count [2],\vc_main_block|addr_counter|count [1],\vc_main_block|addr_counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vc_main:vc_main_block|ram_2ports_wr_undefined:ram2|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated|ALTSYNCRAM";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 10;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 8192;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 10;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N6
cyclonev_lcell_comb \vc_main_block|mult_ram2|Add0~9 (
// Equation(s):
// \vc_main_block|mult_ram2|Add0~9_sumout  = SUM(( !\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [3] ) + ( GND ) + ( \vc_main_block|mult_ram2|Add0~6  ))
// \vc_main_block|mult_ram2|Add0~10  = CARRY(( !\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [3] ) + ( GND ) + ( \vc_main_block|mult_ram2|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram2|Add0~9_sumout ),
	.cout(\vc_main_block|mult_ram2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram2|Add0~9 .extended_lut = "off";
defparam \vc_main_block|mult_ram2|Add0~9 .lut_mask = 64'h0000FFFF0000FF00;
defparam \vc_main_block|mult_ram2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N3
cyclonev_lcell_comb \SPI_ADC|shift_reg[4]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[4]~feeder_combout  = \SPI_ADC|shift_reg [3]

	.dataa(gnd),
	.datab(!\SPI_ADC|shift_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|shift_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[4]~feeder .extended_lut = "off";
defparam \SPI_ADC|shift_reg[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \SPI_ADC|shift_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N5
dffeas \SPI_ADC|shift_reg[4] (
	.clk(!\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|shift_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[4] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N57
cyclonev_lcell_comb \SPI_ADC|data_from_adc[4]~feeder (
// Equation(s):
// \SPI_ADC|data_from_adc[4]~feeder_combout  = ( \SPI_ADC|shift_reg [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|shift_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|data_from_adc[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[4]~feeder .extended_lut = "off";
defparam \SPI_ADC|data_from_adc[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SPI_ADC|data_from_adc[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N59
dffeas \SPI_ADC|data_from_adc[4] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|data_from_adc[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[4] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N12
cyclonev_lcell_comb \vc_main_block|Add0~21 (
// Equation(s):
// \vc_main_block|Add0~21_sumout  = SUM(( \SPI_ADC|data_from_adc [4] ) + ( VCC ) + ( \vc_main_block|Add0~18  ))
// \vc_main_block|Add0~22  = CARRY(( \SPI_ADC|data_from_adc [4] ) + ( VCC ) + ( \vc_main_block|Add0~18  ))

	.dataa(!\SPI_ADC|data_from_adc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add0~21_sumout ),
	.cout(\vc_main_block|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add0~21 .extended_lut = "off";
defparam \vc_main_block|Add0~21 .lut_mask = 64'h0000000000005555;
defparam \vc_main_block|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\vc_main_block|pulse_gen_block|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vc_main_block|pulse_gen_block|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vc_main_block|Add0~21_sumout }),
	.portaaddr({\vc_main_block|write_addr_ram2 [12],\vc_main_block|write_addr_ram2 [11],\vc_main_block|write_addr_ram2 [10],\vc_main_block|write_addr_ram2 [9],\vc_main_block|write_addr_ram2 [8],\vc_main_block|write_addr_ram2 [7],\vc_main_block|write_addr_ram2 [6],\vc_main_block|write_addr_ram2 [5],
\vc_main_block|write_addr_ram2 [4],\vc_main_block|write_addr_ram2 [3],\vc_main_block|write_addr_ram2 [2],\vc_main_block|write_addr_ram2 [1],\vc_main_block|write_addr_ram2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vc_main_block|addr_counter|count [12],\vc_main_block|addr_counter|count [11],\vc_main_block|addr_counter|count[10]~DUPLICATE_q ,\vc_main_block|addr_counter|count [9],\vc_main_block|addr_counter|count[8]~DUPLICATE_q ,\vc_main_block|addr_counter|count [7],
\vc_main_block|addr_counter|count [6],\vc_main_block|addr_counter|count [5],\vc_main_block|addr_counter|count [4],\vc_main_block|addr_counter|count [3],\vc_main_block|addr_counter|count [2],\vc_main_block|addr_counter|count [1],\vc_main_block|addr_counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "vc_main:vc_main_block|ram_2ports_wr_undefined:ram2|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated|ALTSYNCRAM";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 10;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 8192;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 10;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N9
cyclonev_lcell_comb \vc_main_block|mult_ram2|Add0~13 (
// Equation(s):
// \vc_main_block|mult_ram2|Add0~13_sumout  = SUM(( !\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [4] ) + ( GND ) + ( \vc_main_block|mult_ram2|Add0~10  ))
// \vc_main_block|mult_ram2|Add0~14  = CARRY(( !\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [4] ) + ( GND ) + ( \vc_main_block|mult_ram2|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram2|Add0~13_sumout ),
	.cout(\vc_main_block|mult_ram2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram2|Add0~13 .extended_lut = "off";
defparam \vc_main_block|mult_ram2|Add0~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \vc_main_block|mult_ram2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N0
cyclonev_lcell_comb \SPI_ADC|shift_reg[5]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[5]~feeder_combout  = ( \SPI_ADC|shift_reg [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|shift_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|shift_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[5]~feeder .extended_lut = "off";
defparam \SPI_ADC|shift_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SPI_ADC|shift_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N2
dffeas \SPI_ADC|shift_reg[5] (
	.clk(!\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|shift_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[5] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N39
cyclonev_lcell_comb \SPI_ADC|data_from_adc[5]~feeder (
// Equation(s):
// \SPI_ADC|data_from_adc[5]~feeder_combout  = ( \SPI_ADC|shift_reg [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|shift_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|data_from_adc[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[5]~feeder .extended_lut = "off";
defparam \SPI_ADC|data_from_adc[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SPI_ADC|data_from_adc[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N41
dffeas \SPI_ADC|data_from_adc[5] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|data_from_adc[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[5] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N15
cyclonev_lcell_comb \vc_main_block|Add0~25 (
// Equation(s):
// \vc_main_block|Add0~25_sumout  = SUM(( \SPI_ADC|data_from_adc [5] ) + ( VCC ) + ( \vc_main_block|Add0~22  ))
// \vc_main_block|Add0~26  = CARRY(( \SPI_ADC|data_from_adc [5] ) + ( VCC ) + ( \vc_main_block|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SPI_ADC|data_from_adc [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add0~25_sumout ),
	.cout(\vc_main_block|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add0~25 .extended_lut = "off";
defparam \vc_main_block|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \vc_main_block|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\vc_main_block|pulse_gen_block|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vc_main_block|pulse_gen_block|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vc_main_block|Add0~25_sumout }),
	.portaaddr({\vc_main_block|write_addr_ram2 [12],\vc_main_block|write_addr_ram2 [11],\vc_main_block|write_addr_ram2 [10],\vc_main_block|write_addr_ram2 [9],\vc_main_block|write_addr_ram2 [8],\vc_main_block|write_addr_ram2 [7],\vc_main_block|write_addr_ram2 [6],\vc_main_block|write_addr_ram2 [5],
\vc_main_block|write_addr_ram2 [4],\vc_main_block|write_addr_ram2 [3],\vc_main_block|write_addr_ram2 [2],\vc_main_block|write_addr_ram2 [1],\vc_main_block|write_addr_ram2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vc_main_block|addr_counter|count [12],\vc_main_block|addr_counter|count [11],\vc_main_block|addr_counter|count[10]~DUPLICATE_q ,\vc_main_block|addr_counter|count [9],\vc_main_block|addr_counter|count[8]~DUPLICATE_q ,\vc_main_block|addr_counter|count [7],
\vc_main_block|addr_counter|count [6],\vc_main_block|addr_counter|count [5],\vc_main_block|addr_counter|count [4],\vc_main_block|addr_counter|count [3],\vc_main_block|addr_counter|count [2],\vc_main_block|addr_counter|count [1],\vc_main_block|addr_counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "vc_main:vc_main_block|ram_2ports_wr_undefined:ram2|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated|ALTSYNCRAM";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 10;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 8192;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 10;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N12
cyclonev_lcell_comb \vc_main_block|mult_ram2|Add0~17 (
// Equation(s):
// \vc_main_block|mult_ram2|Add0~17_sumout  = SUM(( !\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [5] ) + ( GND ) + ( \vc_main_block|mult_ram2|Add0~14  ))
// \vc_main_block|mult_ram2|Add0~18  = CARRY(( !\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [5] ) + ( GND ) + ( \vc_main_block|mult_ram2|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram2|Add0~17_sumout ),
	.cout(\vc_main_block|mult_ram2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram2|Add0~17 .extended_lut = "off";
defparam \vc_main_block|mult_ram2|Add0~17 .lut_mask = 64'h0000FFFF0000FF00;
defparam \vc_main_block|mult_ram2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N29
dffeas \SPI_ADC|shift_reg[6] (
	.clk(!\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[6] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N56
dffeas \SPI_ADC|data_from_adc[6] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[6] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N18
cyclonev_lcell_comb \vc_main_block|Add0~29 (
// Equation(s):
// \vc_main_block|Add0~29_sumout  = SUM(( \SPI_ADC|data_from_adc [6] ) + ( VCC ) + ( \vc_main_block|Add0~26  ))
// \vc_main_block|Add0~30  = CARRY(( \SPI_ADC|data_from_adc [6] ) + ( VCC ) + ( \vc_main_block|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SPI_ADC|data_from_adc [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add0~29_sumout ),
	.cout(\vc_main_block|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add0~29 .extended_lut = "off";
defparam \vc_main_block|Add0~29 .lut_mask = 64'h00000000000000FF;
defparam \vc_main_block|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\vc_main_block|pulse_gen_block|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vc_main_block|pulse_gen_block|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vc_main_block|Add0~29_sumout }),
	.portaaddr({\vc_main_block|write_addr_ram2 [12],\vc_main_block|write_addr_ram2 [11],\vc_main_block|write_addr_ram2 [10],\vc_main_block|write_addr_ram2 [9],\vc_main_block|write_addr_ram2 [8],\vc_main_block|write_addr_ram2 [7],\vc_main_block|write_addr_ram2 [6],\vc_main_block|write_addr_ram2 [5],
\vc_main_block|write_addr_ram2 [4],\vc_main_block|write_addr_ram2 [3],\vc_main_block|write_addr_ram2 [2],\vc_main_block|write_addr_ram2 [1],\vc_main_block|write_addr_ram2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vc_main_block|addr_counter|count [12],\vc_main_block|addr_counter|count [11],\vc_main_block|addr_counter|count[10]~DUPLICATE_q ,\vc_main_block|addr_counter|count [9],\vc_main_block|addr_counter|count[8]~DUPLICATE_q ,\vc_main_block|addr_counter|count [7],
\vc_main_block|addr_counter|count [6],\vc_main_block|addr_counter|count [5],\vc_main_block|addr_counter|count [4],\vc_main_block|addr_counter|count [3],\vc_main_block|addr_counter|count [2],\vc_main_block|addr_counter|count [1],\vc_main_block|addr_counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "vc_main:vc_main_block|ram_2ports_wr_undefined:ram2|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated|ALTSYNCRAM";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 10;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 8192;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 10;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N15
cyclonev_lcell_comb \vc_main_block|mult_ram2|Add0~21 (
// Equation(s):
// \vc_main_block|mult_ram2|Add0~21_sumout  = SUM(( !\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [6] ) + ( GND ) + ( \vc_main_block|mult_ram2|Add0~18  ))
// \vc_main_block|mult_ram2|Add0~22  = CARRY(( !\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [6] ) + ( GND ) + ( \vc_main_block|mult_ram2|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram2|Add0~21_sumout ),
	.cout(\vc_main_block|mult_ram2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram2|Add0~21 .extended_lut = "off";
defparam \vc_main_block|mult_ram2|Add0~21 .lut_mask = 64'h0000FFFF0000FF00;
defparam \vc_main_block|mult_ram2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N24
cyclonev_lcell_comb \SPI_ADC|shift_reg[7]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[7]~feeder_combout  = \SPI_ADC|shift_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SPI_ADC|shift_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|shift_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[7]~feeder .extended_lut = "off";
defparam \SPI_ADC|shift_reg[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \SPI_ADC|shift_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N26
dffeas \SPI_ADC|shift_reg[7] (
	.clk(!\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|shift_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[7] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N51
cyclonev_lcell_comb \SPI_ADC|data_from_adc[7]~feeder (
// Equation(s):
// \SPI_ADC|data_from_adc[7]~feeder_combout  = ( \SPI_ADC|shift_reg [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|shift_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|data_from_adc[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[7]~feeder .extended_lut = "off";
defparam \SPI_ADC|data_from_adc[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SPI_ADC|data_from_adc[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N53
dffeas \SPI_ADC|data_from_adc[7] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|data_from_adc[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[7] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N21
cyclonev_lcell_comb \vc_main_block|Add0~33 (
// Equation(s):
// \vc_main_block|Add0~33_sumout  = SUM(( \SPI_ADC|data_from_adc [7] ) + ( GND ) + ( \vc_main_block|Add0~30  ))
// \vc_main_block|Add0~34  = CARRY(( \SPI_ADC|data_from_adc [7] ) + ( GND ) + ( \vc_main_block|Add0~30  ))

	.dataa(!\SPI_ADC|data_from_adc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add0~33_sumout ),
	.cout(\vc_main_block|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add0~33 .extended_lut = "off";
defparam \vc_main_block|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \vc_main_block|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\vc_main_block|pulse_gen_block|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vc_main_block|pulse_gen_block|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vc_main_block|Add0~33_sumout }),
	.portaaddr({\vc_main_block|write_addr_ram2 [12],\vc_main_block|write_addr_ram2 [11],\vc_main_block|write_addr_ram2 [10],\vc_main_block|write_addr_ram2 [9],\vc_main_block|write_addr_ram2 [8],\vc_main_block|write_addr_ram2 [7],\vc_main_block|write_addr_ram2 [6],\vc_main_block|write_addr_ram2 [5],
\vc_main_block|write_addr_ram2 [4],\vc_main_block|write_addr_ram2 [3],\vc_main_block|write_addr_ram2 [2],\vc_main_block|write_addr_ram2 [1],\vc_main_block|write_addr_ram2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vc_main_block|addr_counter|count [12],\vc_main_block|addr_counter|count [11],\vc_main_block|addr_counter|count[10]~DUPLICATE_q ,\vc_main_block|addr_counter|count [9],\vc_main_block|addr_counter|count[8]~DUPLICATE_q ,\vc_main_block|addr_counter|count [7],
\vc_main_block|addr_counter|count [6],\vc_main_block|addr_counter|count [5],\vc_main_block|addr_counter|count [4],\vc_main_block|addr_counter|count [3],\vc_main_block|addr_counter|count [2],\vc_main_block|addr_counter|count [1],\vc_main_block|addr_counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "vc_main:vc_main_block|ram_2ports_wr_undefined:ram2|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated|ALTSYNCRAM";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 10;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 8192;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 10;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N18
cyclonev_lcell_comb \vc_main_block|mult_ram2|Add0~25 (
// Equation(s):
// \vc_main_block|mult_ram2|Add0~25_sumout  = SUM(( !\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [7] ) + ( GND ) + ( \vc_main_block|mult_ram2|Add0~22  ))
// \vc_main_block|mult_ram2|Add0~26  = CARRY(( !\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [7] ) + ( GND ) + ( \vc_main_block|mult_ram2|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram2|Add0~25_sumout ),
	.cout(\vc_main_block|mult_ram2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram2|Add0~25 .extended_lut = "off";
defparam \vc_main_block|mult_ram2|Add0~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \vc_main_block|mult_ram2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N9
cyclonev_lcell_comb \SPI_ADC|shift_reg[8]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[8]~feeder_combout  = \SPI_ADC|shift_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SPI_ADC|shift_reg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|shift_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[8]~feeder .extended_lut = "off";
defparam \SPI_ADC|shift_reg[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \SPI_ADC|shift_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N11
dffeas \SPI_ADC|shift_reg[8] (
	.clk(!\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|shift_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[8] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N26
dffeas \SPI_ADC|data_from_adc[8] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[8] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N24
cyclonev_lcell_comb \vc_main_block|Add0~37 (
// Equation(s):
// \vc_main_block|Add0~37_sumout  = SUM(( \SPI_ADC|data_from_adc [8] ) + ( GND ) + ( \vc_main_block|Add0~34  ))
// \vc_main_block|Add0~38  = CARRY(( \SPI_ADC|data_from_adc [8] ) + ( GND ) + ( \vc_main_block|Add0~34  ))

	.dataa(gnd),
	.datab(!\SPI_ADC|data_from_adc [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add0~37_sumout ),
	.cout(\vc_main_block|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add0~37 .extended_lut = "off";
defparam \vc_main_block|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \vc_main_block|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\vc_main_block|pulse_gen_block|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vc_main_block|pulse_gen_block|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vc_main_block|Add0~37_sumout }),
	.portaaddr({\vc_main_block|write_addr_ram2 [12],\vc_main_block|write_addr_ram2 [11],\vc_main_block|write_addr_ram2 [10],\vc_main_block|write_addr_ram2 [9],\vc_main_block|write_addr_ram2 [8],\vc_main_block|write_addr_ram2 [7],\vc_main_block|write_addr_ram2 [6],\vc_main_block|write_addr_ram2 [5],
\vc_main_block|write_addr_ram2 [4],\vc_main_block|write_addr_ram2 [3],\vc_main_block|write_addr_ram2 [2],\vc_main_block|write_addr_ram2 [1],\vc_main_block|write_addr_ram2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vc_main_block|addr_counter|count [12],\vc_main_block|addr_counter|count [11],\vc_main_block|addr_counter|count[10]~DUPLICATE_q ,\vc_main_block|addr_counter|count [9],\vc_main_block|addr_counter|count[8]~DUPLICATE_q ,\vc_main_block|addr_counter|count [7],
\vc_main_block|addr_counter|count [6],\vc_main_block|addr_counter|count [5],\vc_main_block|addr_counter|count [4],\vc_main_block|addr_counter|count [3],\vc_main_block|addr_counter|count [2],\vc_main_block|addr_counter|count [1],\vc_main_block|addr_counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "vc_main:vc_main_block|ram_2ports_wr_undefined:ram2|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated|ALTSYNCRAM";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 10;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 8192;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 10;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N21
cyclonev_lcell_comb \vc_main_block|mult_ram2|Add0~29 (
// Equation(s):
// \vc_main_block|mult_ram2|Add0~29_sumout  = SUM(( !\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [8] ) + ( GND ) + ( \vc_main_block|mult_ram2|Add0~26  ))
// \vc_main_block|mult_ram2|Add0~30  = CARRY(( !\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [8] ) + ( GND ) + ( \vc_main_block|mult_ram2|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram2|Add0~29_sumout ),
	.cout(\vc_main_block|mult_ram2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram2|Add0~29 .extended_lut = "off";
defparam \vc_main_block|mult_ram2|Add0~29 .lut_mask = 64'h0000FFFF0000FF00;
defparam \vc_main_block|mult_ram2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N59
dffeas \SPI_ADC|shift_reg[9] (
	.clk(!\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[9] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N32
dffeas \SPI_ADC|data_from_adc[9] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[9] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N27
cyclonev_lcell_comb \vc_main_block|Add0~1 (
// Equation(s):
// \vc_main_block|Add0~1_sumout  = SUM(( \SPI_ADC|data_from_adc [9] ) + ( VCC ) + ( \vc_main_block|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SPI_ADC|data_from_adc [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add0~1 .extended_lut = "off";
defparam \vc_main_block|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \vc_main_block|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\vc_main_block|pulse_gen_block|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vc_main_block|pulse_gen_block|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vc_main_block|Add0~1_sumout }),
	.portaaddr({\vc_main_block|write_addr_ram2 [12],\vc_main_block|write_addr_ram2 [11],\vc_main_block|write_addr_ram2 [10],\vc_main_block|write_addr_ram2 [9],\vc_main_block|write_addr_ram2 [8],\vc_main_block|write_addr_ram2 [7],\vc_main_block|write_addr_ram2 [6],\vc_main_block|write_addr_ram2 [5],
\vc_main_block|write_addr_ram2 [4],\vc_main_block|write_addr_ram2 [3],\vc_main_block|write_addr_ram2 [2],\vc_main_block|write_addr_ram2 [1],\vc_main_block|write_addr_ram2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vc_main_block|addr_counter|count [12],\vc_main_block|addr_counter|count [11],\vc_main_block|addr_counter|count[10]~DUPLICATE_q ,\vc_main_block|addr_counter|count [9],\vc_main_block|addr_counter|count[8]~DUPLICATE_q ,\vc_main_block|addr_counter|count [7],
\vc_main_block|addr_counter|count [6],\vc_main_block|addr_counter|count [5],\vc_main_block|addr_counter|count [4],\vc_main_block|addr_counter|count [3],\vc_main_block|addr_counter|count [2],\vc_main_block|addr_counter|count [1],\vc_main_block|addr_counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "vc_main:vc_main_block|ram_2ports_wr_undefined:ram2|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated|ALTSYNCRAM";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 10;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 8192;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 10;
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \vc_main_block|ram2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N24
cyclonev_lcell_comb \vc_main_block|mult_ram2|Add0~33 (
// Equation(s):
// \vc_main_block|mult_ram2|Add0~33_sumout  = SUM(( !\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [9] ) + ( GND ) + ( \vc_main_block|mult_ram2|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram2|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram2|Add0~33 .extended_lut = "off";
defparam \vc_main_block|mult_ram2|Add0~33 .lut_mask = 64'h0000FFFF0000FF00;
defparam \vc_main_block|mult_ram2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y6_N0
cyclonev_mac \vc_main_block|mult_ram2|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\vc_main_block|vc_ccu_block|GB [6],\vc_main_block|vc_ccu_block|GB [5],\vc_main_block|vc_ccu_block|GB [4],\vc_main_block|vc_ccu_block|GB [3],\vc_main_block|vc_ccu_block|GB [2],\vc_main_block|vc_ccu_block|GB [1],\vc_main_block|vc_ccu_block|GB [0]}),
	.ay({\vc_main_block|mult_ram2|Add0~33_sumout ,\vc_main_block|mult_ram2|Add0~29_sumout ,\vc_main_block|mult_ram2|Add0~25_sumout ,\vc_main_block|mult_ram2|Add0~21_sumout ,\vc_main_block|mult_ram2|Add0~17_sumout ,\vc_main_block|mult_ram2|Add0~13_sumout ,
\vc_main_block|mult_ram2|Add0~9_sumout ,\vc_main_block|mult_ram2|Add0~5_sumout ,\vc_main_block|mult_ram2|Add0~1_sumout ,\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\vc_main_block|mult_ram2|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \vc_main_block|mult_ram2|Mult0~8 .accumulate_clock = "none";
defparam \vc_main_block|mult_ram2|Mult0~8 .ax_clock = "none";
defparam \vc_main_block|mult_ram2|Mult0~8 .ax_width = 7;
defparam \vc_main_block|mult_ram2|Mult0~8 .ay_scan_in_clock = "none";
defparam \vc_main_block|mult_ram2|Mult0~8 .ay_scan_in_width = 10;
defparam \vc_main_block|mult_ram2|Mult0~8 .ay_use_scan_in = "false";
defparam \vc_main_block|mult_ram2|Mult0~8 .az_clock = "none";
defparam \vc_main_block|mult_ram2|Mult0~8 .bx_clock = "none";
defparam \vc_main_block|mult_ram2|Mult0~8 .by_clock = "none";
defparam \vc_main_block|mult_ram2|Mult0~8 .by_use_scan_in = "false";
defparam \vc_main_block|mult_ram2|Mult0~8 .bz_clock = "none";
defparam \vc_main_block|mult_ram2|Mult0~8 .coef_a_0 = 0;
defparam \vc_main_block|mult_ram2|Mult0~8 .coef_a_1 = 0;
defparam \vc_main_block|mult_ram2|Mult0~8 .coef_a_2 = 0;
defparam \vc_main_block|mult_ram2|Mult0~8 .coef_a_3 = 0;
defparam \vc_main_block|mult_ram2|Mult0~8 .coef_a_4 = 0;
defparam \vc_main_block|mult_ram2|Mult0~8 .coef_a_5 = 0;
defparam \vc_main_block|mult_ram2|Mult0~8 .coef_a_6 = 0;
defparam \vc_main_block|mult_ram2|Mult0~8 .coef_a_7 = 0;
defparam \vc_main_block|mult_ram2|Mult0~8 .coef_b_0 = 0;
defparam \vc_main_block|mult_ram2|Mult0~8 .coef_b_1 = 0;
defparam \vc_main_block|mult_ram2|Mult0~8 .coef_b_2 = 0;
defparam \vc_main_block|mult_ram2|Mult0~8 .coef_b_3 = 0;
defparam \vc_main_block|mult_ram2|Mult0~8 .coef_b_4 = 0;
defparam \vc_main_block|mult_ram2|Mult0~8 .coef_b_5 = 0;
defparam \vc_main_block|mult_ram2|Mult0~8 .coef_b_6 = 0;
defparam \vc_main_block|mult_ram2|Mult0~8 .coef_b_7 = 0;
defparam \vc_main_block|mult_ram2|Mult0~8 .coef_sel_a_clock = "none";
defparam \vc_main_block|mult_ram2|Mult0~8 .coef_sel_b_clock = "none";
defparam \vc_main_block|mult_ram2|Mult0~8 .delay_scan_out_ay = "false";
defparam \vc_main_block|mult_ram2|Mult0~8 .delay_scan_out_by = "false";
defparam \vc_main_block|mult_ram2|Mult0~8 .enable_double_accum = "false";
defparam \vc_main_block|mult_ram2|Mult0~8 .load_const_clock = "none";
defparam \vc_main_block|mult_ram2|Mult0~8 .load_const_value = 0;
defparam \vc_main_block|mult_ram2|Mult0~8 .mode_sub_location = 0;
defparam \vc_main_block|mult_ram2|Mult0~8 .negate_clock = "none";
defparam \vc_main_block|mult_ram2|Mult0~8 .operand_source_max = "input";
defparam \vc_main_block|mult_ram2|Mult0~8 .operand_source_may = "input";
defparam \vc_main_block|mult_ram2|Mult0~8 .operand_source_mbx = "input";
defparam \vc_main_block|mult_ram2|Mult0~8 .operand_source_mby = "input";
defparam \vc_main_block|mult_ram2|Mult0~8 .operation_mode = "m18x18_full";
defparam \vc_main_block|mult_ram2|Mult0~8 .output_clock = "none";
defparam \vc_main_block|mult_ram2|Mult0~8 .preadder_subtract_a = "false";
defparam \vc_main_block|mult_ram2|Mult0~8 .preadder_subtract_b = "false";
defparam \vc_main_block|mult_ram2|Mult0~8 .result_a_width = 64;
defparam \vc_main_block|mult_ram2|Mult0~8 .signed_max = "false";
defparam \vc_main_block|mult_ram2|Mult0~8 .signed_may = "false";
defparam \vc_main_block|mult_ram2|Mult0~8 .signed_mbx = "false";
defparam \vc_main_block|mult_ram2|Mult0~8 .signed_mby = "false";
defparam \vc_main_block|mult_ram2|Mult0~8 .sub_clock = "none";
defparam \vc_main_block|mult_ram2|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N30
cyclonev_lcell_comb \vc_main_block|mult_ram2|Add1~13 (
// Equation(s):
// \vc_main_block|mult_ram2|Add1~13_sumout  = SUM(( !\vc_main_block|mult_ram2|Mult0~15  ) + ( VCC ) + ( !VCC ))
// \vc_main_block|mult_ram2|Add1~14  = CARRY(( !\vc_main_block|mult_ram2|Mult0~15  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vc_main_block|mult_ram2|Mult0~15 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram2|Add1~13_sumout ),
	.cout(\vc_main_block|mult_ram2|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram2|Add1~13 .extended_lut = "off";
defparam \vc_main_block|mult_ram2|Add1~13 .lut_mask = 64'h000000000000CCCC;
defparam \vc_main_block|mult_ram2|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N33
cyclonev_lcell_comb \vc_main_block|mult_ram2|Add1~9 (
// Equation(s):
// \vc_main_block|mult_ram2|Add1~9_sumout  = SUM(( !\vc_main_block|mult_ram2|Mult0~16  ) + ( GND ) + ( \vc_main_block|mult_ram2|Add1~14  ))
// \vc_main_block|mult_ram2|Add1~10  = CARRY(( !\vc_main_block|mult_ram2|Mult0~16  ) + ( GND ) + ( \vc_main_block|mult_ram2|Add1~14  ))

	.dataa(!\vc_main_block|mult_ram2|Mult0~16 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram2|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram2|Add1~9_sumout ),
	.cout(\vc_main_block|mult_ram2|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram2|Add1~9 .extended_lut = "off";
defparam \vc_main_block|mult_ram2|Add1~9 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \vc_main_block|mult_ram2|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N36
cyclonev_lcell_comb \vc_main_block|mult_ram2|Add1~5 (
// Equation(s):
// \vc_main_block|mult_ram2|Add1~5_sumout  = SUM(( !\vc_main_block|mult_ram2|Mult0~17  ) + ( GND ) + ( \vc_main_block|mult_ram2|Add1~10  ))
// \vc_main_block|mult_ram2|Add1~6  = CARRY(( !\vc_main_block|mult_ram2|Mult0~17  ) + ( GND ) + ( \vc_main_block|mult_ram2|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|mult_ram2|Mult0~17 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram2|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram2|Add1~5_sumout ),
	.cout(\vc_main_block|mult_ram2|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram2|Add1~5 .extended_lut = "off";
defparam \vc_main_block|mult_ram2|Add1~5 .lut_mask = 64'h0000FFFF0000FF00;
defparam \vc_main_block|mult_ram2|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N39
cyclonev_lcell_comb \vc_main_block|mult_ram2|Add1~1 (
// Equation(s):
// \vc_main_block|mult_ram2|Add1~1_sumout  = SUM(( !\vc_main_block|mult_ram2|Mult0~18  ) + ( GND ) + ( \vc_main_block|mult_ram2|Add1~6  ))
// \vc_main_block|mult_ram2|Add1~2  = CARRY(( !\vc_main_block|mult_ram2|Mult0~18  ) + ( GND ) + ( \vc_main_block|mult_ram2|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|mult_ram2|Mult0~18 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram2|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram2|Add1~1_sumout ),
	.cout(\vc_main_block|mult_ram2|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram2|Add1~1 .extended_lut = "off";
defparam \vc_main_block|mult_ram2|Add1~1 .lut_mask = 64'h0000FFFF0000FF00;
defparam \vc_main_block|mult_ram2|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N42
cyclonev_lcell_comb \vc_main_block|mult_ram2|Add1~29 (
// Equation(s):
// \vc_main_block|mult_ram2|Add1~29_sumout  = SUM(( !\vc_main_block|mult_ram2|Mult0~19  ) + ( GND ) + ( \vc_main_block|mult_ram2|Add1~2  ))
// \vc_main_block|mult_ram2|Add1~30  = CARRY(( !\vc_main_block|mult_ram2|Mult0~19  ) + ( GND ) + ( \vc_main_block|mult_ram2|Add1~2  ))

	.dataa(gnd),
	.datab(!\vc_main_block|mult_ram2|Mult0~19 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram2|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram2|Add1~29_sumout ),
	.cout(\vc_main_block|mult_ram2|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram2|Add1~29 .extended_lut = "off";
defparam \vc_main_block|mult_ram2|Add1~29 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \vc_main_block|mult_ram2|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N45
cyclonev_lcell_comb \vc_main_block|mult_ram2|Add1~17 (
// Equation(s):
// \vc_main_block|mult_ram2|Add1~17_sumout  = SUM(( !\vc_main_block|mult_ram2|Mult0~20  ) + ( GND ) + ( \vc_main_block|mult_ram2|Add1~30  ))
// \vc_main_block|mult_ram2|Add1~18  = CARRY(( !\vc_main_block|mult_ram2|Mult0~20  ) + ( GND ) + ( \vc_main_block|mult_ram2|Add1~30  ))

	.dataa(!\vc_main_block|mult_ram2|Mult0~20 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram2|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram2|Add1~17_sumout ),
	.cout(\vc_main_block|mult_ram2|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram2|Add1~17 .extended_lut = "off";
defparam \vc_main_block|mult_ram2|Add1~17 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \vc_main_block|mult_ram2|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N48
cyclonev_lcell_comb \vc_main_block|mult_ram2|Add1~25 (
// Equation(s):
// \vc_main_block|mult_ram2|Add1~25_sumout  = SUM(( !\vc_main_block|mult_ram2|Mult0~21  ) + ( GND ) + ( \vc_main_block|mult_ram2|Add1~18  ))
// \vc_main_block|mult_ram2|Add1~26  = CARRY(( !\vc_main_block|mult_ram2|Mult0~21  ) + ( GND ) + ( \vc_main_block|mult_ram2|Add1~18  ))

	.dataa(gnd),
	.datab(!\vc_main_block|mult_ram2|Mult0~21 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram2|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram2|Add1~25_sumout ),
	.cout(\vc_main_block|mult_ram2|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram2|Add1~25 .extended_lut = "off";
defparam \vc_main_block|mult_ram2|Add1~25 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \vc_main_block|mult_ram2|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N51
cyclonev_lcell_comb \vc_main_block|mult_ram2|Add1~21 (
// Equation(s):
// \vc_main_block|mult_ram2|Add1~21_sumout  = SUM(( !\vc_main_block|mult_ram2|Mult0~22  ) + ( GND ) + ( \vc_main_block|mult_ram2|Add1~26  ))
// \vc_main_block|mult_ram2|Add1~22  = CARRY(( !\vc_main_block|mult_ram2|Mult0~22  ) + ( GND ) + ( \vc_main_block|mult_ram2|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|mult_ram2|Mult0~22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram2|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram2|Add1~21_sumout ),
	.cout(\vc_main_block|mult_ram2|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram2|Add1~21 .extended_lut = "off";
defparam \vc_main_block|mult_ram2|Add1~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \vc_main_block|mult_ram2|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N54
cyclonev_lcell_comb \vc_main_block|mult_ram2|Add1~37 (
// Equation(s):
// \vc_main_block|mult_ram2|Add1~37_sumout  = SUM(( !\vc_main_block|mult_ram2|Mult0~23  ) + ( GND ) + ( \vc_main_block|mult_ram2|Add1~22  ))
// \vc_main_block|mult_ram2|Add1~38  = CARRY(( !\vc_main_block|mult_ram2|Mult0~23  ) + ( GND ) + ( \vc_main_block|mult_ram2|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|mult_ram2|Mult0~23 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram2|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram2|Add1~37_sumout ),
	.cout(\vc_main_block|mult_ram2|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram2|Add1~37 .extended_lut = "off";
defparam \vc_main_block|mult_ram2|Add1~37 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \vc_main_block|mult_ram2|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N57
cyclonev_lcell_comb \vc_main_block|mult_ram2|Add1~33 (
// Equation(s):
// \vc_main_block|mult_ram2|Add1~33_sumout  = SUM(( !\vc_main_block|mult_ram2|Mult0~24  ) + ( GND ) + ( \vc_main_block|mult_ram2|Add1~38  ))

	.dataa(gnd),
	.datab(!\vc_main_block|mult_ram2|Mult0~24 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram2|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram2|Add1~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram2|Add1~33 .extended_lut = "off";
defparam \vc_main_block|mult_ram2|Add1~33 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \vc_main_block|mult_ram2|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y4_N0
cyclonev_mac \vc_main_block|mult_ram2|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\vc_main_block|vc_ccu_block|GB [6],\vc_main_block|vc_ccu_block|GB [5],\vc_main_block|vc_ccu_block|GB [4],\vc_main_block|vc_ccu_block|GB [3],\vc_main_block|vc_ccu_block|GB [2],\vc_main_block|vc_ccu_block|GB [1],\vc_main_block|vc_ccu_block|GB [0]}),
	.ay({\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [9],\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [8],\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [7],\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [6],
\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [5],\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [4],\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [3],\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [2],
\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [1],\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\vc_main_block|mult_ram2|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \vc_main_block|mult_ram2|Mult1~8 .accumulate_clock = "none";
defparam \vc_main_block|mult_ram2|Mult1~8 .ax_clock = "none";
defparam \vc_main_block|mult_ram2|Mult1~8 .ax_width = 7;
defparam \vc_main_block|mult_ram2|Mult1~8 .ay_scan_in_clock = "none";
defparam \vc_main_block|mult_ram2|Mult1~8 .ay_scan_in_width = 10;
defparam \vc_main_block|mult_ram2|Mult1~8 .ay_use_scan_in = "false";
defparam \vc_main_block|mult_ram2|Mult1~8 .az_clock = "none";
defparam \vc_main_block|mult_ram2|Mult1~8 .bx_clock = "none";
defparam \vc_main_block|mult_ram2|Mult1~8 .by_clock = "none";
defparam \vc_main_block|mult_ram2|Mult1~8 .by_use_scan_in = "false";
defparam \vc_main_block|mult_ram2|Mult1~8 .bz_clock = "none";
defparam \vc_main_block|mult_ram2|Mult1~8 .coef_a_0 = 0;
defparam \vc_main_block|mult_ram2|Mult1~8 .coef_a_1 = 0;
defparam \vc_main_block|mult_ram2|Mult1~8 .coef_a_2 = 0;
defparam \vc_main_block|mult_ram2|Mult1~8 .coef_a_3 = 0;
defparam \vc_main_block|mult_ram2|Mult1~8 .coef_a_4 = 0;
defparam \vc_main_block|mult_ram2|Mult1~8 .coef_a_5 = 0;
defparam \vc_main_block|mult_ram2|Mult1~8 .coef_a_6 = 0;
defparam \vc_main_block|mult_ram2|Mult1~8 .coef_a_7 = 0;
defparam \vc_main_block|mult_ram2|Mult1~8 .coef_b_0 = 0;
defparam \vc_main_block|mult_ram2|Mult1~8 .coef_b_1 = 0;
defparam \vc_main_block|mult_ram2|Mult1~8 .coef_b_2 = 0;
defparam \vc_main_block|mult_ram2|Mult1~8 .coef_b_3 = 0;
defparam \vc_main_block|mult_ram2|Mult1~8 .coef_b_4 = 0;
defparam \vc_main_block|mult_ram2|Mult1~8 .coef_b_5 = 0;
defparam \vc_main_block|mult_ram2|Mult1~8 .coef_b_6 = 0;
defparam \vc_main_block|mult_ram2|Mult1~8 .coef_b_7 = 0;
defparam \vc_main_block|mult_ram2|Mult1~8 .coef_sel_a_clock = "none";
defparam \vc_main_block|mult_ram2|Mult1~8 .coef_sel_b_clock = "none";
defparam \vc_main_block|mult_ram2|Mult1~8 .delay_scan_out_ay = "false";
defparam \vc_main_block|mult_ram2|Mult1~8 .delay_scan_out_by = "false";
defparam \vc_main_block|mult_ram2|Mult1~8 .enable_double_accum = "false";
defparam \vc_main_block|mult_ram2|Mult1~8 .load_const_clock = "none";
defparam \vc_main_block|mult_ram2|Mult1~8 .load_const_value = 0;
defparam \vc_main_block|mult_ram2|Mult1~8 .mode_sub_location = 0;
defparam \vc_main_block|mult_ram2|Mult1~8 .negate_clock = "none";
defparam \vc_main_block|mult_ram2|Mult1~8 .operand_source_max = "input";
defparam \vc_main_block|mult_ram2|Mult1~8 .operand_source_may = "input";
defparam \vc_main_block|mult_ram2|Mult1~8 .operand_source_mbx = "input";
defparam \vc_main_block|mult_ram2|Mult1~8 .operand_source_mby = "input";
defparam \vc_main_block|mult_ram2|Mult1~8 .operation_mode = "m18x18_full";
defparam \vc_main_block|mult_ram2|Mult1~8 .output_clock = "none";
defparam \vc_main_block|mult_ram2|Mult1~8 .preadder_subtract_a = "false";
defparam \vc_main_block|mult_ram2|Mult1~8 .preadder_subtract_b = "false";
defparam \vc_main_block|mult_ram2|Mult1~8 .result_a_width = 64;
defparam \vc_main_block|mult_ram2|Mult1~8 .signed_max = "false";
defparam \vc_main_block|mult_ram2|Mult1~8 .signed_may = "false";
defparam \vc_main_block|mult_ram2|Mult1~8 .signed_mbx = "false";
defparam \vc_main_block|mult_ram2|Mult1~8 .signed_mby = "false";
defparam \vc_main_block|mult_ram2|Mult1~8 .sub_clock = "none";
defparam \vc_main_block|mult_ram2|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X31_Y6_N58
dffeas \vc_main_block|mult_ram2|result[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|mult_ram2|Add1~33_sumout ),
	.asdata(\vc_main_block|mult_ram2|Mult1~24 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [9]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|mult_ram2|result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|mult_ram2|result[9] .is_wysiwyg = "true";
defparam \vc_main_block|mult_ram2|result[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N0
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Add4~29 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Add4~29_sumout  = SUM(( !\vc_main_block|vc_ccu_block|down_counter [8] $ (!\vc_main_block|vc_ccu_block|down_counter [0]) ) + ( !\vc_main_block|vc_ccu_block|down_counter [8] ) + ( !VCC ))
// \vc_main_block|vc_ccu_block|Add4~30  = CARRY(( !\vc_main_block|vc_ccu_block|down_counter [8] $ (!\vc_main_block|vc_ccu_block|down_counter [0]) ) + ( !\vc_main_block|vc_ccu_block|down_counter [8] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|vc_ccu_block|Add4~29_sumout ),
	.cout(\vc_main_block|vc_ccu_block|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Add4~29 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Add4~29 .lut_mask = 64'h00000F0F00000FF0;
defparam \vc_main_block|vc_ccu_block|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N39
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector26~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector26~0_combout  = ( !\vc_main_block|vc_ccu_block|down_counter [7] & ( \vc_main_block|vc_ccu_block|down_counter [8] & ( \vc_main_block|vc_ccu_block|Add4~29_sumout  ) ) ) # ( \vc_main_block|vc_ccu_block|down_counter [7] & ( 
// !\vc_main_block|vc_ccu_block|down_counter [8] ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [7] & ( !\vc_main_block|vc_ccu_block|down_counter [8] & ( \vc_main_block|vc_ccu_block|Add4~29_sumout  ) ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|Add4~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.dataf(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector26~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector26~0 .lut_mask = 64'h3333FFFF33330000;
defparam \vc_main_block|vc_ccu_block|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N48
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|GA[0] (
// Equation(s):
// \vc_main_block|vc_ccu_block|GA [0] = ( \vc_main_block|vc_ccu_block|Selector18~1_combout  & ( \vc_main_block|vc_ccu_block|Selector26~0_combout  & ( \vc_main_block|vc_ccu_block|GA [0] ) ) ) # ( !\vc_main_block|vc_ccu_block|Selector18~1_combout  & ( 
// \vc_main_block|vc_ccu_block|Selector26~0_combout  ) ) # ( \vc_main_block|vc_ccu_block|Selector18~1_combout  & ( !\vc_main_block|vc_ccu_block|Selector26~0_combout  & ( \vc_main_block|vc_ccu_block|GA [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|GA [0]),
	.datad(gnd),
	.datae(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.dataf(!\vc_main_block|vc_ccu_block|Selector26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|GA [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|GA[0] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|GA[0] .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \vc_main_block|vc_ccu_block|GA[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N3
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Add4~33 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Add4~33_sumout  = SUM(( !\vc_main_block|vc_ccu_block|down_counter [8] $ (!\vc_main_block|vc_ccu_block|down_counter [1]) ) + ( GND ) + ( \vc_main_block|vc_ccu_block|Add4~30  ))
// \vc_main_block|vc_ccu_block|Add4~34  = CARRY(( !\vc_main_block|vc_ccu_block|down_counter [8] $ (!\vc_main_block|vc_ccu_block|down_counter [1]) ) + ( GND ) + ( \vc_main_block|vc_ccu_block|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|vc_ccu_block|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|vc_ccu_block|Add4~33_sumout ),
	.cout(\vc_main_block|vc_ccu_block|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Add4~33 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Add4~33 .lut_mask = 64'h0000FFFF00000FF0;
defparam \vc_main_block|vc_ccu_block|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N54
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector27~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector27~0_combout  = ( \vc_main_block|vc_ccu_block|down_counter [7] & ( !\vc_main_block|vc_ccu_block|down_counter [8] ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [7] & ( \vc_main_block|vc_ccu_block|Add4~33_sumout  ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datac(!\vc_main_block|vc_ccu_block|Add4~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector27~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector27~0 .lut_mask = 64'h0F0F0F0FCCCCCCCC;
defparam \vc_main_block|vc_ccu_block|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N57
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|GA[1] (
// Equation(s):
// \vc_main_block|vc_ccu_block|GA [1] = ( \vc_main_block|vc_ccu_block|Selector27~0_combout  & ( (!\vc_main_block|vc_ccu_block|Selector18~1_combout ) # (\vc_main_block|vc_ccu_block|GA [1]) ) ) # ( !\vc_main_block|vc_ccu_block|Selector27~0_combout  & ( 
// (\vc_main_block|vc_ccu_block|GA [1] & \vc_main_block|vc_ccu_block|Selector18~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|GA [1]),
	.datad(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|GA [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|GA[1] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|GA[1] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \vc_main_block|vc_ccu_block|GA[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N6
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Add4~37 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Add4~37_sumout  = SUM(( !\vc_main_block|vc_ccu_block|down_counter [8] $ (!\vc_main_block|vc_ccu_block|down_counter [2]) ) + ( GND ) + ( \vc_main_block|vc_ccu_block|Add4~34  ))
// \vc_main_block|vc_ccu_block|Add4~38  = CARRY(( !\vc_main_block|vc_ccu_block|down_counter [8] $ (!\vc_main_block|vc_ccu_block|down_counter [2]) ) + ( GND ) + ( \vc_main_block|vc_ccu_block|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|vc_ccu_block|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|vc_ccu_block|Add4~37_sumout ),
	.cout(\vc_main_block|vc_ccu_block|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Add4~37 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Add4~37 .lut_mask = 64'h0000FFFF00000FF0;
defparam \vc_main_block|vc_ccu_block|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N48
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector28~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector28~0_combout  = ( \vc_main_block|vc_ccu_block|down_counter [8] & ( (\vc_main_block|vc_ccu_block|Add4~37_sumout  & !\vc_main_block|vc_ccu_block|down_counter [7]) ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [8] & ( 
// (\vc_main_block|vc_ccu_block|down_counter [7]) # (\vc_main_block|vc_ccu_block|Add4~37_sumout ) ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|Add4~37_sumout ),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector28~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector28~0 .lut_mask = 64'h3F3F3F3F30303030;
defparam \vc_main_block|vc_ccu_block|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N51
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|GA[2] (
// Equation(s):
// \vc_main_block|vc_ccu_block|GA [2] = ( \vc_main_block|vc_ccu_block|Selector28~0_combout  & ( (!\vc_main_block|vc_ccu_block|Selector18~1_combout ) # (\vc_main_block|vc_ccu_block|GA [2]) ) ) # ( !\vc_main_block|vc_ccu_block|Selector28~0_combout  & ( 
// (\vc_main_block|vc_ccu_block|GA [2] & \vc_main_block|vc_ccu_block|Selector18~1_combout ) ) )

	.dataa(!\vc_main_block|vc_ccu_block|GA [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|GA [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|GA[2] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|GA[2] .lut_mask = 64'h00550055FF55FF55;
defparam \vc_main_block|vc_ccu_block|GA[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N9
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Add4~41 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Add4~41_sumout  = SUM(( !\vc_main_block|vc_ccu_block|down_counter [8] $ (!\vc_main_block|vc_ccu_block|down_counter [3]) ) + ( GND ) + ( \vc_main_block|vc_ccu_block|Add4~38  ))
// \vc_main_block|vc_ccu_block|Add4~42  = CARRY(( !\vc_main_block|vc_ccu_block|down_counter [8] $ (!\vc_main_block|vc_ccu_block|down_counter [3]) ) + ( GND ) + ( \vc_main_block|vc_ccu_block|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|vc_ccu_block|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|vc_ccu_block|Add4~41_sumout ),
	.cout(\vc_main_block|vc_ccu_block|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Add4~41 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Add4~41 .lut_mask = 64'h0000FFFF00000FF0;
defparam \vc_main_block|vc_ccu_block|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N42
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector29~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector29~0_combout  = ( \vc_main_block|vc_ccu_block|down_counter [8] & ( (\vc_main_block|vc_ccu_block|Add4~41_sumout  & !\vc_main_block|vc_ccu_block|down_counter [7]) ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [8] & ( 
// (\vc_main_block|vc_ccu_block|down_counter [7]) # (\vc_main_block|vc_ccu_block|Add4~41_sumout ) ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|Add4~41_sumout ),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector29~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector29~0 .lut_mask = 64'h3F3F3F3F30303030;
defparam \vc_main_block|vc_ccu_block|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N45
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|GA[3] (
// Equation(s):
// \vc_main_block|vc_ccu_block|GA [3] = ( \vc_main_block|vc_ccu_block|Selector29~0_combout  & ( (!\vc_main_block|vc_ccu_block|Selector18~1_combout ) # (\vc_main_block|vc_ccu_block|GA [3]) ) ) # ( !\vc_main_block|vc_ccu_block|Selector29~0_combout  & ( 
// (\vc_main_block|vc_ccu_block|GA [3] & \vc_main_block|vc_ccu_block|Selector18~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|GA [3]),
	.datad(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|GA [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|GA[3] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|GA[3] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \vc_main_block|vc_ccu_block|GA[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N12
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Add4~45 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Add4~45_sumout  = SUM(( !\vc_main_block|vc_ccu_block|down_counter [8] $ (!\vc_main_block|vc_ccu_block|down_counter [4]) ) + ( GND ) + ( \vc_main_block|vc_ccu_block|Add4~42  ))
// \vc_main_block|vc_ccu_block|Add4~46  = CARRY(( !\vc_main_block|vc_ccu_block|down_counter [8] $ (!\vc_main_block|vc_ccu_block|down_counter [4]) ) + ( GND ) + ( \vc_main_block|vc_ccu_block|Add4~42  ))

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|vc_ccu_block|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|vc_ccu_block|Add4~45_sumout ),
	.cout(\vc_main_block|vc_ccu_block|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Add4~45 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Add4~45 .lut_mask = 64'h0000FFFF00003C3C;
defparam \vc_main_block|vc_ccu_block|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N36
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector30~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector30~0_combout  = ( \vc_main_block|vc_ccu_block|down_counter [8] & ( (\vc_main_block|vc_ccu_block|Add4~45_sumout  & !\vc_main_block|vc_ccu_block|down_counter [7]) ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [8] & ( 
// (\vc_main_block|vc_ccu_block|down_counter [7]) # (\vc_main_block|vc_ccu_block|Add4~45_sumout ) ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|Add4~45_sumout ),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector30~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector30~0 .lut_mask = 64'h3F3F3F3F30303030;
defparam \vc_main_block|vc_ccu_block|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N39
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|GA[4] (
// Equation(s):
// \vc_main_block|vc_ccu_block|GA [4] = ( \vc_main_block|vc_ccu_block|Selector30~0_combout  & ( (!\vc_main_block|vc_ccu_block|Selector18~1_combout ) # (\vc_main_block|vc_ccu_block|GA [4]) ) ) # ( !\vc_main_block|vc_ccu_block|Selector30~0_combout  & ( 
// (\vc_main_block|vc_ccu_block|GA [4] & \vc_main_block|vc_ccu_block|Selector18~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|GA [4]),
	.datad(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|GA [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|GA[4] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|GA[4] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \vc_main_block|vc_ccu_block|GA[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N15
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Add4~49 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Add4~49_sumout  = SUM(( !\vc_main_block|vc_ccu_block|down_counter [8] $ (!\vc_main_block|vc_ccu_block|down_counter [5]) ) + ( GND ) + ( \vc_main_block|vc_ccu_block|Add4~46  ))
// \vc_main_block|vc_ccu_block|Add4~50  = CARRY(( !\vc_main_block|vc_ccu_block|down_counter [8] $ (!\vc_main_block|vc_ccu_block|down_counter [5]) ) + ( GND ) + ( \vc_main_block|vc_ccu_block|Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|vc_ccu_block|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|vc_ccu_block|Add4~49_sumout ),
	.cout(\vc_main_block|vc_ccu_block|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Add4~49 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Add4~49 .lut_mask = 64'h0000FFFF00000FF0;
defparam \vc_main_block|vc_ccu_block|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N30
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector31~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector31~0_combout  = ( \vc_main_block|vc_ccu_block|down_counter [7] & ( !\vc_main_block|vc_ccu_block|down_counter [8] ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [7] & ( \vc_main_block|vc_ccu_block|Add4~49_sumout  ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|Add4~49_sumout ),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector31~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector31~0 .lut_mask = 64'h33333333F0F0F0F0;
defparam \vc_main_block|vc_ccu_block|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N33
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|GA[5] (
// Equation(s):
// \vc_main_block|vc_ccu_block|GA [5] = ( \vc_main_block|vc_ccu_block|Selector18~1_combout  & ( \vc_main_block|vc_ccu_block|GA [5] ) ) # ( !\vc_main_block|vc_ccu_block|Selector18~1_combout  & ( \vc_main_block|vc_ccu_block|Selector31~0_combout  ) )

	.dataa(!\vc_main_block|vc_ccu_block|GA [5]),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|Selector31~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|GA [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|GA[5] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|GA[5] .lut_mask = 64'h0F0F0F0F55555555;
defparam \vc_main_block|vc_ccu_block|GA[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N18
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Add4~53 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Add4~53_sumout  = SUM(( !\vc_main_block|vc_ccu_block|down_counter [8] $ (!\vc_main_block|vc_ccu_block|down_counter [6]) ) + ( GND ) + ( \vc_main_block|vc_ccu_block|Add4~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|vc_ccu_block|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|vc_ccu_block|Add4~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Add4~53 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Add4~53 .lut_mask = 64'h0000FFFF00000FF0;
defparam \vc_main_block|vc_ccu_block|Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N24
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector32~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector32~0_combout  = ( \vc_main_block|vc_ccu_block|Add4~53_sumout  & ( (!\vc_main_block|vc_ccu_block|down_counter [8]) # (!\vc_main_block|vc_ccu_block|down_counter [7]) ) ) # ( !\vc_main_block|vc_ccu_block|Add4~53_sumout  & 
// ( (!\vc_main_block|vc_ccu_block|down_counter [8] & \vc_main_block|vc_ccu_block|down_counter [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|Add4~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector32~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector32~0 .lut_mask = 64'h00F000F0FFF0FFF0;
defparam \vc_main_block|vc_ccu_block|Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N27
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|GA[6] (
// Equation(s):
// \vc_main_block|vc_ccu_block|GA [6] = ( \vc_main_block|vc_ccu_block|Selector32~0_combout  & ( (!\vc_main_block|vc_ccu_block|Selector18~1_combout ) # (\vc_main_block|vc_ccu_block|GA [6]) ) ) # ( !\vc_main_block|vc_ccu_block|Selector32~0_combout  & ( 
// (\vc_main_block|vc_ccu_block|GA [6] & \vc_main_block|vc_ccu_block|Selector18~1_combout ) ) )

	.dataa(!\vc_main_block|vc_ccu_block|GA [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|GA [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|GA[6] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|GA[6] .lut_mask = 64'h00550055FF55FF55;
defparam \vc_main_block|vc_ccu_block|GA[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N51
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector9~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector9~0_combout  = ( \vc_main_block|vc_ccu_block|down_counter [8] & ( (!\vc_main_block|vc_ccu_block|down_counter [0] & !\vc_main_block|vc_ccu_block|down_counter [7]) ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [8] & ( 
// !\vc_main_block|vc_ccu_block|down_counter [0] ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|down_counter [0]),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector9~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector9~0 .lut_mask = 64'hCCCCCCCCC0C0C0C0;
defparam \vc_main_block|vc_ccu_block|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N54
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|KA[0] (
// Equation(s):
// \vc_main_block|vc_ccu_block|KA [0] = ( \vc_main_block|vc_ccu_block|KA [0] & ( \vc_main_block|vc_ccu_block|Selector9~0_combout  ) ) # ( !\vc_main_block|vc_ccu_block|KA [0] & ( \vc_main_block|vc_ccu_block|Selector9~0_combout  & ( 
// !\vc_main_block|vc_ccu_block|Selector18~1_combout  ) ) ) # ( \vc_main_block|vc_ccu_block|KA [0] & ( !\vc_main_block|vc_ccu_block|Selector9~0_combout  & ( \vc_main_block|vc_ccu_block|Selector18~1_combout  ) ) )

	.dataa(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vc_main_block|vc_ccu_block|KA [0]),
	.dataf(!\vc_main_block|vc_ccu_block|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|KA [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|KA[0] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|KA[0] .lut_mask = 64'h00005555AAAAFFFF;
defparam \vc_main_block|vc_ccu_block|KA[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N0
cyclonev_lcell_comb \vc_main_block|Add3~1 (
// Equation(s):
// \vc_main_block|Add3~1_sumout  = SUM(( \vc_main_block|addr_counter|count [0] ) + ( \vc_main_block|vc_ccu_block|KA [0] ) + ( !VCC ))
// \vc_main_block|Add3~2  = CARRY(( \vc_main_block|addr_counter|count [0] ) + ( \vc_main_block|vc_ccu_block|KA [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|KA [0]),
	.datad(!\vc_main_block|addr_counter|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add3~1_sumout ),
	.cout(\vc_main_block|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add3~1 .extended_lut = "off";
defparam \vc_main_block|Add3~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \vc_main_block|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N2
dffeas \vc_main_block|write_addr_ram1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|write_addr_ram1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|write_addr_ram1[0] .is_wysiwyg = "true";
defparam \vc_main_block|write_addr_ram1[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N3
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector10~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector10~0_combout  = ( !\vc_main_block|vc_ccu_block|down_counter [7] & ( \vc_main_block|vc_ccu_block|down_counter [8] & ( !\vc_main_block|vc_ccu_block|down_counter [1] ) ) ) # ( \vc_main_block|vc_ccu_block|down_counter [7] & 
// ( !\vc_main_block|vc_ccu_block|down_counter [8] & ( !\vc_main_block|vc_ccu_block|down_counter [1] ) ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [7] & ( !\vc_main_block|vc_ccu_block|down_counter [8] & ( !\vc_main_block|vc_ccu_block|down_counter [1] ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [1]),
	.datad(gnd),
	.datae(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.dataf(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector10~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector10~0 .lut_mask = 64'hF0F0F0F0F0F00000;
defparam \vc_main_block|vc_ccu_block|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N51
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|KA[1] (
// Equation(s):
// \vc_main_block|vc_ccu_block|KA [1] = ( \vc_main_block|vc_ccu_block|Selector10~0_combout  & ( \vc_main_block|vc_ccu_block|KA [1] ) ) # ( !\vc_main_block|vc_ccu_block|Selector10~0_combout  & ( \vc_main_block|vc_ccu_block|KA [1] & ( 
// \vc_main_block|vc_ccu_block|Selector18~1_combout  ) ) ) # ( \vc_main_block|vc_ccu_block|Selector10~0_combout  & ( !\vc_main_block|vc_ccu_block|KA [1] & ( !\vc_main_block|vc_ccu_block|Selector18~1_combout  ) ) )

	.dataa(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vc_main_block|vc_ccu_block|Selector10~0_combout ),
	.dataf(!\vc_main_block|vc_ccu_block|KA [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|KA [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|KA[1] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|KA[1] .lut_mask = 64'h0000AAAA5555FFFF;
defparam \vc_main_block|vc_ccu_block|KA[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N3
cyclonev_lcell_comb \vc_main_block|Add3~5 (
// Equation(s):
// \vc_main_block|Add3~5_sumout  = SUM(( \vc_main_block|vc_ccu_block|KA [1] ) + ( \vc_main_block|addr_counter|count [1] ) + ( \vc_main_block|Add3~2  ))
// \vc_main_block|Add3~6  = CARRY(( \vc_main_block|vc_ccu_block|KA [1] ) + ( \vc_main_block|addr_counter|count [1] ) + ( \vc_main_block|Add3~2  ))

	.dataa(gnd),
	.datab(!\vc_main_block|addr_counter|count [1]),
	.datac(!\vc_main_block|vc_ccu_block|KA [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add3~5_sumout ),
	.cout(\vc_main_block|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add3~5 .extended_lut = "off";
defparam \vc_main_block|Add3~5 .lut_mask = 64'h0000CCCC00000F0F;
defparam \vc_main_block|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N5
dffeas \vc_main_block|write_addr_ram1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|write_addr_ram1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|write_addr_ram1[1] .is_wysiwyg = "true";
defparam \vc_main_block|write_addr_ram1[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N51
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector11~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector11~0_combout  = ( \vc_main_block|vc_ccu_block|down_counter [8] & ( (!\vc_main_block|vc_ccu_block|down_counter [7] & !\vc_main_block|vc_ccu_block|down_counter [2]) ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [8] & 
// ( !\vc_main_block|vc_ccu_block|down_counter [2] ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [2]),
	.datad(gnd),
	.datae(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector11~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector11~0 .lut_mask = 64'hF0F0C0C0F0F0C0C0;
defparam \vc_main_block|vc_ccu_block|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N15
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|KA[2] (
// Equation(s):
// \vc_main_block|vc_ccu_block|KA [2] = ( \vc_main_block|vc_ccu_block|Selector11~0_combout  & ( (!\vc_main_block|vc_ccu_block|Selector18~1_combout ) # (\vc_main_block|vc_ccu_block|KA [2]) ) ) # ( !\vc_main_block|vc_ccu_block|Selector11~0_combout  & ( 
// (\vc_main_block|vc_ccu_block|Selector18~1_combout  & \vc_main_block|vc_ccu_block|KA [2]) ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datac(!\vc_main_block|vc_ccu_block|KA [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|KA [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|KA[2] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|KA[2] .lut_mask = 64'h03030303CFCFCFCF;
defparam \vc_main_block|vc_ccu_block|KA[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N6
cyclonev_lcell_comb \vc_main_block|Add3~9 (
// Equation(s):
// \vc_main_block|Add3~9_sumout  = SUM(( \vc_main_block|addr_counter|count [2] ) + ( \vc_main_block|vc_ccu_block|KA [2] ) + ( \vc_main_block|Add3~6  ))
// \vc_main_block|Add3~10  = CARRY(( \vc_main_block|addr_counter|count [2] ) + ( \vc_main_block|vc_ccu_block|KA [2] ) + ( \vc_main_block|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|KA [2]),
	.datad(!\vc_main_block|addr_counter|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add3~9_sumout ),
	.cout(\vc_main_block|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add3~9 .extended_lut = "off";
defparam \vc_main_block|Add3~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \vc_main_block|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N8
dffeas \vc_main_block|write_addr_ram1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|write_addr_ram1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|write_addr_ram1[2] .is_wysiwyg = "true";
defparam \vc_main_block|write_addr_ram1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N42
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector12~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector12~0_combout  = ( \vc_main_block|vc_ccu_block|down_counter [8] & ( (!\vc_main_block|vc_ccu_block|down_counter [7] & !\vc_main_block|vc_ccu_block|down_counter [3]) ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [8] & 
// ( !\vc_main_block|vc_ccu_block|down_counter [3] ) )

	.dataa(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector12~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector12~0 .lut_mask = 64'hF0F0F0F0A0A0A0A0;
defparam \vc_main_block|vc_ccu_block|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N45
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|KA[3] (
// Equation(s):
// \vc_main_block|vc_ccu_block|KA [3] = ( \vc_main_block|vc_ccu_block|Selector12~0_combout  & ( (!\vc_main_block|vc_ccu_block|Selector18~1_combout ) # (\vc_main_block|vc_ccu_block|KA [3]) ) ) # ( !\vc_main_block|vc_ccu_block|Selector12~0_combout  & ( 
// (\vc_main_block|vc_ccu_block|Selector18~1_combout  & \vc_main_block|vc_ccu_block|KA [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datad(!\vc_main_block|vc_ccu_block|KA [3]),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|KA [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|KA[3] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|KA[3] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \vc_main_block|vc_ccu_block|KA[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N9
cyclonev_lcell_comb \vc_main_block|Add3~13 (
// Equation(s):
// \vc_main_block|Add3~13_sumout  = SUM(( \vc_main_block|vc_ccu_block|KA [3] ) + ( \vc_main_block|addr_counter|count [3] ) + ( \vc_main_block|Add3~10  ))
// \vc_main_block|Add3~14  = CARRY(( \vc_main_block|vc_ccu_block|KA [3] ) + ( \vc_main_block|addr_counter|count [3] ) + ( \vc_main_block|Add3~10  ))

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|KA [3]),
	.datac(!\vc_main_block|addr_counter|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add3~13_sumout ),
	.cout(\vc_main_block|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add3~13 .extended_lut = "off";
defparam \vc_main_block|Add3~13 .lut_mask = 64'h0000F0F000003333;
defparam \vc_main_block|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N11
dffeas \vc_main_block|write_addr_ram1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|write_addr_ram1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|write_addr_ram1[3] .is_wysiwyg = "true";
defparam \vc_main_block|write_addr_ram1[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N6
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector13~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector13~0_combout  = ( !\vc_main_block|vc_ccu_block|down_counter [4] & ( (!\vc_main_block|vc_ccu_block|down_counter [7]) # (!\vc_main_block|vc_ccu_block|down_counter [8]) ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datad(gnd),
	.datae(!\vc_main_block|vc_ccu_block|down_counter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector13~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector13~0 .lut_mask = 64'hFCFC0000FCFC0000;
defparam \vc_main_block|vc_ccu_block|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N33
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|KA[4] (
// Equation(s):
// \vc_main_block|vc_ccu_block|KA [4] = ( \vc_main_block|vc_ccu_block|Selector13~0_combout  & ( \vc_main_block|vc_ccu_block|KA [4] ) ) # ( !\vc_main_block|vc_ccu_block|Selector13~0_combout  & ( \vc_main_block|vc_ccu_block|KA [4] & ( 
// \vc_main_block|vc_ccu_block|Selector18~1_combout  ) ) ) # ( \vc_main_block|vc_ccu_block|Selector13~0_combout  & ( !\vc_main_block|vc_ccu_block|KA [4] & ( !\vc_main_block|vc_ccu_block|Selector18~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vc_main_block|vc_ccu_block|Selector13~0_combout ),
	.dataf(!\vc_main_block|vc_ccu_block|KA [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|KA [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|KA[4] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|KA[4] .lut_mask = 64'h0000CCCC3333FFFF;
defparam \vc_main_block|vc_ccu_block|KA[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N12
cyclonev_lcell_comb \vc_main_block|Add3~17 (
// Equation(s):
// \vc_main_block|Add3~17_sumout  = SUM(( \vc_main_block|vc_ccu_block|KA [4] ) + ( \vc_main_block|addr_counter|count [4] ) + ( \vc_main_block|Add3~14  ))
// \vc_main_block|Add3~18  = CARRY(( \vc_main_block|vc_ccu_block|KA [4] ) + ( \vc_main_block|addr_counter|count [4] ) + ( \vc_main_block|Add3~14  ))

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|KA [4]),
	.datac(!\vc_main_block|addr_counter|count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add3~17_sumout ),
	.cout(\vc_main_block|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add3~17 .extended_lut = "off";
defparam \vc_main_block|Add3~17 .lut_mask = 64'h0000F0F000003333;
defparam \vc_main_block|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N14
dffeas \vc_main_block|write_addr_ram1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|write_addr_ram1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|write_addr_ram1[4] .is_wysiwyg = "true";
defparam \vc_main_block|write_addr_ram1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N30
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector14~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector14~0_combout  = ( \vc_main_block|vc_ccu_block|down_counter [8] & ( (!\vc_main_block|vc_ccu_block|down_counter [5] & !\vc_main_block|vc_ccu_block|down_counter [7]) ) ) # ( !\vc_main_block|vc_ccu_block|down_counter [8] & 
// ( !\vc_main_block|vc_ccu_block|down_counter [5] ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|down_counter [5]),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector14~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector14~0 .lut_mask = 64'hCCCCCCCCC0C0C0C0;
defparam \vc_main_block|vc_ccu_block|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N42
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|KA[5] (
// Equation(s):
// \vc_main_block|vc_ccu_block|KA [5] = ( \vc_main_block|vc_ccu_block|KA [5] & ( (\vc_main_block|vc_ccu_block|Selector18~1_combout ) # (\vc_main_block|vc_ccu_block|Selector14~0_combout ) ) ) # ( !\vc_main_block|vc_ccu_block|KA [5] & ( 
// (\vc_main_block|vc_ccu_block|Selector14~0_combout  & !\vc_main_block|vc_ccu_block|Selector18~1_combout ) ) )

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|Selector14~0_combout ),
	.datac(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|KA [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|KA [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|KA[5] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|KA[5] .lut_mask = 64'h303030303F3F3F3F;
defparam \vc_main_block|vc_ccu_block|KA[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N15
cyclonev_lcell_comb \vc_main_block|Add3~21 (
// Equation(s):
// \vc_main_block|Add3~21_sumout  = SUM(( \vc_main_block|vc_ccu_block|KA [5] ) + ( \vc_main_block|addr_counter|count [5] ) + ( \vc_main_block|Add3~18  ))
// \vc_main_block|Add3~22  = CARRY(( \vc_main_block|vc_ccu_block|KA [5] ) + ( \vc_main_block|addr_counter|count [5] ) + ( \vc_main_block|Add3~18  ))

	.dataa(!\vc_main_block|addr_counter|count [5]),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|KA [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add3~21_sumout ),
	.cout(\vc_main_block|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add3~21 .extended_lut = "off";
defparam \vc_main_block|Add3~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \vc_main_block|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N17
dffeas \vc_main_block|write_addr_ram1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|write_addr_ram1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|write_addr_ram1[5] .is_wysiwyg = "true";
defparam \vc_main_block|write_addr_ram1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N57
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector15~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector15~0_combout  = (!\vc_main_block|vc_ccu_block|down_counter [6] & ((!\vc_main_block|vc_ccu_block|down_counter [7]) # (!\vc_main_block|vc_ccu_block|down_counter [8])))

	.dataa(!\vc_main_block|vc_ccu_block|down_counter [6]),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.datad(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector15~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector15~0 .lut_mask = 64'hAAA0AAA0AAA0AAA0;
defparam \vc_main_block|vc_ccu_block|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N54
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|KA[6] (
// Equation(s):
// \vc_main_block|vc_ccu_block|KA [6] = (!\vc_main_block|vc_ccu_block|Selector18~1_combout  & (\vc_main_block|vc_ccu_block|Selector15~0_combout )) # (\vc_main_block|vc_ccu_block|Selector18~1_combout  & ((\vc_main_block|vc_ccu_block|KA [6])))

	.dataa(gnd),
	.datab(!\vc_main_block|vc_ccu_block|Selector15~0_combout ),
	.datac(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datad(!\vc_main_block|vc_ccu_block|KA [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|KA [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|KA[6] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|KA[6] .lut_mask = 64'h303F303F303F303F;
defparam \vc_main_block|vc_ccu_block|KA[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N18
cyclonev_lcell_comb \vc_main_block|Add3~25 (
// Equation(s):
// \vc_main_block|Add3~25_sumout  = SUM(( \vc_main_block|vc_ccu_block|KA [6] ) + ( \vc_main_block|addr_counter|count [6] ) + ( \vc_main_block|Add3~22  ))
// \vc_main_block|Add3~26  = CARRY(( \vc_main_block|vc_ccu_block|KA [6] ) + ( \vc_main_block|addr_counter|count [6] ) + ( \vc_main_block|Add3~22  ))

	.dataa(!\vc_main_block|vc_ccu_block|KA [6]),
	.datab(!\vc_main_block|addr_counter|count [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add3~25_sumout ),
	.cout(\vc_main_block|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add3~25 .extended_lut = "off";
defparam \vc_main_block|Add3~25 .lut_mask = 64'h0000CCCC00005555;
defparam \vc_main_block|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N20
dffeas \vc_main_block|write_addr_ram1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|write_addr_ram1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|write_addr_ram1[6] .is_wysiwyg = "true";
defparam \vc_main_block|write_addr_ram1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N51
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector16~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector16~0_combout  = (!\vc_main_block|vc_ccu_block|down_counter [7]) # (\vc_main_block|vc_ccu_block|down_counter [8])

	.dataa(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.datab(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector16~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector16~0 .lut_mask = 64'hBBBBBBBBBBBBBBBB;
defparam \vc_main_block|vc_ccu_block|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N36
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|KA[7] (
// Equation(s):
// \vc_main_block|vc_ccu_block|KA [7] = ( \vc_main_block|vc_ccu_block|Selector16~0_combout  & ( (\vc_main_block|vc_ccu_block|Selector18~1_combout  & \vc_main_block|vc_ccu_block|KA [7]) ) ) # ( !\vc_main_block|vc_ccu_block|Selector16~0_combout  & ( 
// (!\vc_main_block|vc_ccu_block|Selector18~1_combout ) # (\vc_main_block|vc_ccu_block|KA [7]) ) )

	.dataa(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|vc_ccu_block|KA [7]),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|KA [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|KA[7] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|KA[7] .lut_mask = 64'hAAFFAAFF00550055;
defparam \vc_main_block|vc_ccu_block|KA[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N21
cyclonev_lcell_comb \vc_main_block|Add3~29 (
// Equation(s):
// \vc_main_block|Add3~29_sumout  = SUM(( \vc_main_block|vc_ccu_block|KA [7] ) + ( \vc_main_block|addr_counter|count [7] ) + ( \vc_main_block|Add3~26  ))
// \vc_main_block|Add3~30  = CARRY(( \vc_main_block|vc_ccu_block|KA [7] ) + ( \vc_main_block|addr_counter|count [7] ) + ( \vc_main_block|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|addr_counter|count [7]),
	.datad(!\vc_main_block|vc_ccu_block|KA [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add3~29_sumout ),
	.cout(\vc_main_block|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add3~29 .extended_lut = "off";
defparam \vc_main_block|Add3~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \vc_main_block|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N23
dffeas \vc_main_block|write_addr_ram1[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|write_addr_ram1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|write_addr_ram1[7] .is_wysiwyg = "true";
defparam \vc_main_block|write_addr_ram1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N39
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|Selector17~0 (
// Equation(s):
// \vc_main_block|vc_ccu_block|Selector17~0_combout  = ( \vc_main_block|vc_ccu_block|down_counter [8] ) # ( !\vc_main_block|vc_ccu_block|down_counter [8] & ( \vc_main_block|vc_ccu_block|down_counter [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|down_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|down_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|Selector17~0 .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|Selector17~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \vc_main_block|vc_ccu_block|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N9
cyclonev_lcell_comb \vc_main_block|vc_ccu_block|KA[8] (
// Equation(s):
// \vc_main_block|vc_ccu_block|KA [8] = ( \vc_main_block|vc_ccu_block|KA [8] & ( (!\vc_main_block|vc_ccu_block|Selector17~0_combout ) # (\vc_main_block|vc_ccu_block|Selector18~1_combout ) ) ) # ( !\vc_main_block|vc_ccu_block|KA [8] & ( 
// (!\vc_main_block|vc_ccu_block|Selector18~1_combout  & !\vc_main_block|vc_ccu_block|Selector17~0_combout ) ) )

	.dataa(!\vc_main_block|vc_ccu_block|Selector18~1_combout ),
	.datab(!\vc_main_block|vc_ccu_block|Selector17~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|vc_ccu_block|KA [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|vc_ccu_block|KA [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|vc_ccu_block|KA[8] .extended_lut = "off";
defparam \vc_main_block|vc_ccu_block|KA[8] .lut_mask = 64'h88888888DDDDDDDD;
defparam \vc_main_block|vc_ccu_block|KA[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N24
cyclonev_lcell_comb \vc_main_block|Add3~33 (
// Equation(s):
// \vc_main_block|Add3~33_sumout  = SUM(( \vc_main_block|addr_counter|count[8]~DUPLICATE_q  ) + ( \vc_main_block|vc_ccu_block|KA [8] ) + ( \vc_main_block|Add3~30  ))
// \vc_main_block|Add3~34  = CARRY(( \vc_main_block|addr_counter|count[8]~DUPLICATE_q  ) + ( \vc_main_block|vc_ccu_block|KA [8] ) + ( \vc_main_block|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|vc_ccu_block|KA [8]),
	.datad(!\vc_main_block|addr_counter|count[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add3~33_sumout ),
	.cout(\vc_main_block|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add3~33 .extended_lut = "off";
defparam \vc_main_block|Add3~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \vc_main_block|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N26
dffeas \vc_main_block|write_addr_ram1[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|write_addr_ram1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|write_addr_ram1[8] .is_wysiwyg = "true";
defparam \vc_main_block|write_addr_ram1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N27
cyclonev_lcell_comb \vc_main_block|Add3~37 (
// Equation(s):
// \vc_main_block|Add3~37_sumout  = SUM(( \vc_main_block|addr_counter|count [9] ) + ( GND ) + ( \vc_main_block|Add3~34  ))
// \vc_main_block|Add3~38  = CARRY(( \vc_main_block|addr_counter|count [9] ) + ( GND ) + ( \vc_main_block|Add3~34  ))

	.dataa(gnd),
	.datab(!\vc_main_block|addr_counter|count [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add3~37_sumout ),
	.cout(\vc_main_block|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add3~37 .extended_lut = "off";
defparam \vc_main_block|Add3~37 .lut_mask = 64'h0000FFFF00003333;
defparam \vc_main_block|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N29
dffeas \vc_main_block|write_addr_ram1[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add3~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|write_addr_ram1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|write_addr_ram1[9] .is_wysiwyg = "true";
defparam \vc_main_block|write_addr_ram1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N30
cyclonev_lcell_comb \vc_main_block|Add3~41 (
// Equation(s):
// \vc_main_block|Add3~41_sumout  = SUM(( \vc_main_block|addr_counter|count[10]~DUPLICATE_q  ) + ( GND ) + ( \vc_main_block|Add3~38  ))
// \vc_main_block|Add3~42  = CARRY(( \vc_main_block|addr_counter|count[10]~DUPLICATE_q  ) + ( GND ) + ( \vc_main_block|Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|addr_counter|count[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add3~41_sumout ),
	.cout(\vc_main_block|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add3~41 .extended_lut = "off";
defparam \vc_main_block|Add3~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc_main_block|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N32
dffeas \vc_main_block|write_addr_ram1[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add3~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|write_addr_ram1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|write_addr_ram1[10] .is_wysiwyg = "true";
defparam \vc_main_block|write_addr_ram1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N33
cyclonev_lcell_comb \vc_main_block|Add3~45 (
// Equation(s):
// \vc_main_block|Add3~45_sumout  = SUM(( \vc_main_block|addr_counter|count [11] ) + ( GND ) + ( \vc_main_block|Add3~42  ))
// \vc_main_block|Add3~46  = CARRY(( \vc_main_block|addr_counter|count [11] ) + ( GND ) + ( \vc_main_block|Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|addr_counter|count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add3~45_sumout ),
	.cout(\vc_main_block|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add3~45 .extended_lut = "off";
defparam \vc_main_block|Add3~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc_main_block|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N35
dffeas \vc_main_block|write_addr_ram1[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add3~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|write_addr_ram1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|write_addr_ram1[11] .is_wysiwyg = "true";
defparam \vc_main_block|write_addr_ram1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N36
cyclonev_lcell_comb \vc_main_block|Add3~49 (
// Equation(s):
// \vc_main_block|Add3~49_sumout  = SUM(( \vc_main_block|addr_counter|count [12] ) + ( GND ) + ( \vc_main_block|Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|addr_counter|count [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add3~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add3~49 .extended_lut = "off";
defparam \vc_main_block|Add3~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \vc_main_block|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N38
dffeas \vc_main_block|write_addr_ram1[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add3~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|write_addr_ram1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|write_addr_ram1[12] .is_wysiwyg = "true";
defparam \vc_main_block|write_addr_ram1[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\vc_main_block|pulse_gen_block|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vc_main_block|pulse_gen_block|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vc_main_block|Add0~5_sumout }),
	.portaaddr({\vc_main_block|write_addr_ram1 [12],\vc_main_block|write_addr_ram1 [11],\vc_main_block|write_addr_ram1 [10],\vc_main_block|write_addr_ram1 [9],\vc_main_block|write_addr_ram1 [8],\vc_main_block|write_addr_ram1 [7],\vc_main_block|write_addr_ram1 [6],\vc_main_block|write_addr_ram1 [5],
\vc_main_block|write_addr_ram1 [4],\vc_main_block|write_addr_ram1 [3],\vc_main_block|write_addr_ram1 [2],\vc_main_block|write_addr_ram1 [1],\vc_main_block|write_addr_ram1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vc_main_block|addr_counter|count [12],\vc_main_block|addr_counter|count [11],\vc_main_block|addr_counter|count[10]~DUPLICATE_q ,\vc_main_block|addr_counter|count [9],\vc_main_block|addr_counter|count[8]~DUPLICATE_q ,\vc_main_block|addr_counter|count [7],
\vc_main_block|addr_counter|count [6],\vc_main_block|addr_counter|count [5],\vc_main_block|addr_counter|count [4],\vc_main_block|addr_counter|count [3],\vc_main_block|addr_counter|count [2],\vc_main_block|addr_counter|count [1],\vc_main_block|addr_counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vc_main:vc_main_block|ram_2ports_wr_undefined:ram1|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated|ALTSYNCRAM";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 10;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8192;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 10;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\vc_main_block|pulse_gen_block|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vc_main_block|pulse_gen_block|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vc_main_block|Add0~9_sumout }),
	.portaaddr({\vc_main_block|write_addr_ram1 [12],\vc_main_block|write_addr_ram1 [11],\vc_main_block|write_addr_ram1 [10],\vc_main_block|write_addr_ram1 [9],\vc_main_block|write_addr_ram1 [8],\vc_main_block|write_addr_ram1 [7],\vc_main_block|write_addr_ram1 [6],\vc_main_block|write_addr_ram1 [5],
\vc_main_block|write_addr_ram1 [4],\vc_main_block|write_addr_ram1 [3],\vc_main_block|write_addr_ram1 [2],\vc_main_block|write_addr_ram1 [1],\vc_main_block|write_addr_ram1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vc_main_block|addr_counter|count [12],\vc_main_block|addr_counter|count [11],\vc_main_block|addr_counter|count[10]~DUPLICATE_q ,\vc_main_block|addr_counter|count [9],\vc_main_block|addr_counter|count[8]~DUPLICATE_q ,\vc_main_block|addr_counter|count [7],
\vc_main_block|addr_counter|count [6],\vc_main_block|addr_counter|count [5],\vc_main_block|addr_counter|count [4],\vc_main_block|addr_counter|count [3],\vc_main_block|addr_counter|count [2],\vc_main_block|addr_counter|count [1],\vc_main_block|addr_counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "vc_main:vc_main_block|ram_2ports_wr_undefined:ram1|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated|ALTSYNCRAM";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 10;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 8192;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 10;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N30
cyclonev_lcell_comb \vc_main_block|mult_ram1|Add0~1 (
// Equation(s):
// \vc_main_block|mult_ram1|Add0~1_sumout  = SUM(( !\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [1] ) + ( !\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [0] ) + ( !VCC ))
// \vc_main_block|mult_ram1|Add0~2  = CARRY(( !\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [1] ) + ( !\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [0]),
	.datad(!\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram1|Add0~1_sumout ),
	.cout(\vc_main_block|mult_ram1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram1|Add0~1 .extended_lut = "off";
defparam \vc_main_block|mult_ram1|Add0~1 .lut_mask = 64'h00000F0F0000FF00;
defparam \vc_main_block|mult_ram1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\vc_main_block|pulse_gen_block|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vc_main_block|pulse_gen_block|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vc_main_block|Add0~13_sumout }),
	.portaaddr({\vc_main_block|write_addr_ram1 [12],\vc_main_block|write_addr_ram1 [11],\vc_main_block|write_addr_ram1 [10],\vc_main_block|write_addr_ram1 [9],\vc_main_block|write_addr_ram1 [8],\vc_main_block|write_addr_ram1 [7],\vc_main_block|write_addr_ram1 [6],\vc_main_block|write_addr_ram1 [5],
\vc_main_block|write_addr_ram1 [4],\vc_main_block|write_addr_ram1 [3],\vc_main_block|write_addr_ram1 [2],\vc_main_block|write_addr_ram1 [1],\vc_main_block|write_addr_ram1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vc_main_block|addr_counter|count [12],\vc_main_block|addr_counter|count [11],\vc_main_block|addr_counter|count[10]~DUPLICATE_q ,\vc_main_block|addr_counter|count [9],\vc_main_block|addr_counter|count[8]~DUPLICATE_q ,\vc_main_block|addr_counter|count [7],
\vc_main_block|addr_counter|count [6],\vc_main_block|addr_counter|count [5],\vc_main_block|addr_counter|count [4],\vc_main_block|addr_counter|count [3],\vc_main_block|addr_counter|count [2],\vc_main_block|addr_counter|count [1],\vc_main_block|addr_counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "vc_main:vc_main_block|ram_2ports_wr_undefined:ram1|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated|ALTSYNCRAM";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 10;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 8192;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 10;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N33
cyclonev_lcell_comb \vc_main_block|mult_ram1|Add0~5 (
// Equation(s):
// \vc_main_block|mult_ram1|Add0~5_sumout  = SUM(( !\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [2] ) + ( GND ) + ( \vc_main_block|mult_ram1|Add0~2  ))
// \vc_main_block|mult_ram1|Add0~6  = CARRY(( !\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [2] ) + ( GND ) + ( \vc_main_block|mult_ram1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram1|Add0~5_sumout ),
	.cout(\vc_main_block|mult_ram1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram1|Add0~5 .extended_lut = "off";
defparam \vc_main_block|mult_ram1|Add0~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \vc_main_block|mult_ram1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\vc_main_block|pulse_gen_block|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vc_main_block|pulse_gen_block|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vc_main_block|Add0~17_sumout }),
	.portaaddr({\vc_main_block|write_addr_ram1 [12],\vc_main_block|write_addr_ram1 [11],\vc_main_block|write_addr_ram1 [10],\vc_main_block|write_addr_ram1 [9],\vc_main_block|write_addr_ram1 [8],\vc_main_block|write_addr_ram1 [7],\vc_main_block|write_addr_ram1 [6],\vc_main_block|write_addr_ram1 [5],
\vc_main_block|write_addr_ram1 [4],\vc_main_block|write_addr_ram1 [3],\vc_main_block|write_addr_ram1 [2],\vc_main_block|write_addr_ram1 [1],\vc_main_block|write_addr_ram1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vc_main_block|addr_counter|count [12],\vc_main_block|addr_counter|count [11],\vc_main_block|addr_counter|count[10]~DUPLICATE_q ,\vc_main_block|addr_counter|count [9],\vc_main_block|addr_counter|count[8]~DUPLICATE_q ,\vc_main_block|addr_counter|count [7],
\vc_main_block|addr_counter|count [6],\vc_main_block|addr_counter|count [5],\vc_main_block|addr_counter|count [4],\vc_main_block|addr_counter|count [3],\vc_main_block|addr_counter|count [2],\vc_main_block|addr_counter|count [1],\vc_main_block|addr_counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vc_main:vc_main_block|ram_2ports_wr_undefined:ram1|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated|ALTSYNCRAM";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 10;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 8192;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 10;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N36
cyclonev_lcell_comb \vc_main_block|mult_ram1|Add0~9 (
// Equation(s):
// \vc_main_block|mult_ram1|Add0~9_sumout  = SUM(( !\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [3] ) + ( GND ) + ( \vc_main_block|mult_ram1|Add0~6  ))
// \vc_main_block|mult_ram1|Add0~10  = CARRY(( !\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [3] ) + ( GND ) + ( \vc_main_block|mult_ram1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram1|Add0~9_sumout ),
	.cout(\vc_main_block|mult_ram1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram1|Add0~9 .extended_lut = "off";
defparam \vc_main_block|mult_ram1|Add0~9 .lut_mask = 64'h0000FFFF0000FF00;
defparam \vc_main_block|mult_ram1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\vc_main_block|pulse_gen_block|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vc_main_block|pulse_gen_block|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vc_main_block|Add0~21_sumout }),
	.portaaddr({\vc_main_block|write_addr_ram1 [12],\vc_main_block|write_addr_ram1 [11],\vc_main_block|write_addr_ram1 [10],\vc_main_block|write_addr_ram1 [9],\vc_main_block|write_addr_ram1 [8],\vc_main_block|write_addr_ram1 [7],\vc_main_block|write_addr_ram1 [6],\vc_main_block|write_addr_ram1 [5],
\vc_main_block|write_addr_ram1 [4],\vc_main_block|write_addr_ram1 [3],\vc_main_block|write_addr_ram1 [2],\vc_main_block|write_addr_ram1 [1],\vc_main_block|write_addr_ram1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vc_main_block|addr_counter|count [12],\vc_main_block|addr_counter|count [11],\vc_main_block|addr_counter|count[10]~DUPLICATE_q ,\vc_main_block|addr_counter|count [9],\vc_main_block|addr_counter|count[8]~DUPLICATE_q ,\vc_main_block|addr_counter|count [7],
\vc_main_block|addr_counter|count [6],\vc_main_block|addr_counter|count [5],\vc_main_block|addr_counter|count [4],\vc_main_block|addr_counter|count [3],\vc_main_block|addr_counter|count [2],\vc_main_block|addr_counter|count [1],\vc_main_block|addr_counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "vc_main:vc_main_block|ram_2ports_wr_undefined:ram1|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated|ALTSYNCRAM";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 10;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 8192;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 10;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N39
cyclonev_lcell_comb \vc_main_block|mult_ram1|Add0~13 (
// Equation(s):
// \vc_main_block|mult_ram1|Add0~13_sumout  = SUM(( !\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [4] ) + ( GND ) + ( \vc_main_block|mult_ram1|Add0~10  ))
// \vc_main_block|mult_ram1|Add0~14  = CARRY(( !\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [4] ) + ( GND ) + ( \vc_main_block|mult_ram1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram1|Add0~13_sumout ),
	.cout(\vc_main_block|mult_ram1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram1|Add0~13 .extended_lut = "off";
defparam \vc_main_block|mult_ram1|Add0~13 .lut_mask = 64'h0000FFFF0000FF00;
defparam \vc_main_block|mult_ram1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\vc_main_block|pulse_gen_block|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vc_main_block|pulse_gen_block|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vc_main_block|Add0~25_sumout }),
	.portaaddr({\vc_main_block|write_addr_ram1 [12],\vc_main_block|write_addr_ram1 [11],\vc_main_block|write_addr_ram1 [10],\vc_main_block|write_addr_ram1 [9],\vc_main_block|write_addr_ram1 [8],\vc_main_block|write_addr_ram1 [7],\vc_main_block|write_addr_ram1 [6],\vc_main_block|write_addr_ram1 [5],
\vc_main_block|write_addr_ram1 [4],\vc_main_block|write_addr_ram1 [3],\vc_main_block|write_addr_ram1 [2],\vc_main_block|write_addr_ram1 [1],\vc_main_block|write_addr_ram1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vc_main_block|addr_counter|count [12],\vc_main_block|addr_counter|count [11],\vc_main_block|addr_counter|count[10]~DUPLICATE_q ,\vc_main_block|addr_counter|count [9],\vc_main_block|addr_counter|count[8]~DUPLICATE_q ,\vc_main_block|addr_counter|count [7],
\vc_main_block|addr_counter|count [6],\vc_main_block|addr_counter|count [5],\vc_main_block|addr_counter|count [4],\vc_main_block|addr_counter|count [3],\vc_main_block|addr_counter|count [2],\vc_main_block|addr_counter|count [1],\vc_main_block|addr_counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "vc_main:vc_main_block|ram_2ports_wr_undefined:ram1|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated|ALTSYNCRAM";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 10;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 8192;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 10;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N42
cyclonev_lcell_comb \vc_main_block|mult_ram1|Add0~17 (
// Equation(s):
// \vc_main_block|mult_ram1|Add0~17_sumout  = SUM(( !\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [5] ) + ( GND ) + ( \vc_main_block|mult_ram1|Add0~14  ))
// \vc_main_block|mult_ram1|Add0~18  = CARRY(( !\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [5] ) + ( GND ) + ( \vc_main_block|mult_ram1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram1|Add0~17_sumout ),
	.cout(\vc_main_block|mult_ram1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram1|Add0~17 .extended_lut = "off";
defparam \vc_main_block|mult_ram1|Add0~17 .lut_mask = 64'h0000FFFF0000FF00;
defparam \vc_main_block|mult_ram1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\vc_main_block|pulse_gen_block|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vc_main_block|pulse_gen_block|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vc_main_block|Add0~29_sumout }),
	.portaaddr({\vc_main_block|write_addr_ram1 [12],\vc_main_block|write_addr_ram1 [11],\vc_main_block|write_addr_ram1 [10],\vc_main_block|write_addr_ram1 [9],\vc_main_block|write_addr_ram1 [8],\vc_main_block|write_addr_ram1 [7],\vc_main_block|write_addr_ram1 [6],\vc_main_block|write_addr_ram1 [5],
\vc_main_block|write_addr_ram1 [4],\vc_main_block|write_addr_ram1 [3],\vc_main_block|write_addr_ram1 [2],\vc_main_block|write_addr_ram1 [1],\vc_main_block|write_addr_ram1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vc_main_block|addr_counter|count [12],\vc_main_block|addr_counter|count [11],\vc_main_block|addr_counter|count[10]~DUPLICATE_q ,\vc_main_block|addr_counter|count [9],\vc_main_block|addr_counter|count[8]~DUPLICATE_q ,\vc_main_block|addr_counter|count [7],
\vc_main_block|addr_counter|count [6],\vc_main_block|addr_counter|count [5],\vc_main_block|addr_counter|count [4],\vc_main_block|addr_counter|count [3],\vc_main_block|addr_counter|count [2],\vc_main_block|addr_counter|count [1],\vc_main_block|addr_counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "vc_main:vc_main_block|ram_2ports_wr_undefined:ram1|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated|ALTSYNCRAM";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 10;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 8192;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 10;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N45
cyclonev_lcell_comb \vc_main_block|mult_ram1|Add0~21 (
// Equation(s):
// \vc_main_block|mult_ram1|Add0~21_sumout  = SUM(( !\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [6] ) + ( GND ) + ( \vc_main_block|mult_ram1|Add0~18  ))
// \vc_main_block|mult_ram1|Add0~22  = CARRY(( !\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [6] ) + ( GND ) + ( \vc_main_block|mult_ram1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram1|Add0~21_sumout ),
	.cout(\vc_main_block|mult_ram1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram1|Add0~21 .extended_lut = "off";
defparam \vc_main_block|mult_ram1|Add0~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \vc_main_block|mult_ram1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\vc_main_block|pulse_gen_block|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vc_main_block|pulse_gen_block|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vc_main_block|Add0~33_sumout }),
	.portaaddr({\vc_main_block|write_addr_ram1 [12],\vc_main_block|write_addr_ram1 [11],\vc_main_block|write_addr_ram1 [10],\vc_main_block|write_addr_ram1 [9],\vc_main_block|write_addr_ram1 [8],\vc_main_block|write_addr_ram1 [7],\vc_main_block|write_addr_ram1 [6],\vc_main_block|write_addr_ram1 [5],
\vc_main_block|write_addr_ram1 [4],\vc_main_block|write_addr_ram1 [3],\vc_main_block|write_addr_ram1 [2],\vc_main_block|write_addr_ram1 [1],\vc_main_block|write_addr_ram1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vc_main_block|addr_counter|count [12],\vc_main_block|addr_counter|count [11],\vc_main_block|addr_counter|count[10]~DUPLICATE_q ,\vc_main_block|addr_counter|count [9],\vc_main_block|addr_counter|count[8]~DUPLICATE_q ,\vc_main_block|addr_counter|count [7],
\vc_main_block|addr_counter|count [6],\vc_main_block|addr_counter|count [5],\vc_main_block|addr_counter|count [4],\vc_main_block|addr_counter|count [3],\vc_main_block|addr_counter|count [2],\vc_main_block|addr_counter|count [1],\vc_main_block|addr_counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "vc_main:vc_main_block|ram_2ports_wr_undefined:ram1|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated|ALTSYNCRAM";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 10;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 8192;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 10;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N48
cyclonev_lcell_comb \vc_main_block|mult_ram1|Add0~25 (
// Equation(s):
// \vc_main_block|mult_ram1|Add0~25_sumout  = SUM(( !\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [7] ) + ( GND ) + ( \vc_main_block|mult_ram1|Add0~22  ))
// \vc_main_block|mult_ram1|Add0~26  = CARRY(( !\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [7] ) + ( GND ) + ( \vc_main_block|mult_ram1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram1|Add0~25_sumout ),
	.cout(\vc_main_block|mult_ram1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram1|Add0~25 .extended_lut = "off";
defparam \vc_main_block|mult_ram1|Add0~25 .lut_mask = 64'h0000FFFF0000FF00;
defparam \vc_main_block|mult_ram1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\vc_main_block|pulse_gen_block|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vc_main_block|pulse_gen_block|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vc_main_block|Add0~37_sumout }),
	.portaaddr({\vc_main_block|write_addr_ram1 [12],\vc_main_block|write_addr_ram1 [11],\vc_main_block|write_addr_ram1 [10],\vc_main_block|write_addr_ram1 [9],\vc_main_block|write_addr_ram1 [8],\vc_main_block|write_addr_ram1 [7],\vc_main_block|write_addr_ram1 [6],\vc_main_block|write_addr_ram1 [5],
\vc_main_block|write_addr_ram1 [4],\vc_main_block|write_addr_ram1 [3],\vc_main_block|write_addr_ram1 [2],\vc_main_block|write_addr_ram1 [1],\vc_main_block|write_addr_ram1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vc_main_block|addr_counter|count [12],\vc_main_block|addr_counter|count [11],\vc_main_block|addr_counter|count[10]~DUPLICATE_q ,\vc_main_block|addr_counter|count [9],\vc_main_block|addr_counter|count[8]~DUPLICATE_q ,\vc_main_block|addr_counter|count [7],
\vc_main_block|addr_counter|count [6],\vc_main_block|addr_counter|count [5],\vc_main_block|addr_counter|count [4],\vc_main_block|addr_counter|count [3],\vc_main_block|addr_counter|count [2],\vc_main_block|addr_counter|count [1],\vc_main_block|addr_counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "vc_main:vc_main_block|ram_2ports_wr_undefined:ram1|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated|ALTSYNCRAM";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 10;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 8192;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 10;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N51
cyclonev_lcell_comb \vc_main_block|mult_ram1|Add0~29 (
// Equation(s):
// \vc_main_block|mult_ram1|Add0~29_sumout  = SUM(( !\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [8] ) + ( GND ) + ( \vc_main_block|mult_ram1|Add0~26  ))
// \vc_main_block|mult_ram1|Add0~30  = CARRY(( !\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [8] ) + ( GND ) + ( \vc_main_block|mult_ram1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram1|Add0~29_sumout ),
	.cout(\vc_main_block|mult_ram1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram1|Add0~29 .extended_lut = "off";
defparam \vc_main_block|mult_ram1|Add0~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \vc_main_block|mult_ram1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\vc_main_block|pulse_gen_block|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vc_main_block|pulse_gen_block|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\vc_main_block|Add0~1_sumout }),
	.portaaddr({\vc_main_block|write_addr_ram1 [12],\vc_main_block|write_addr_ram1 [11],\vc_main_block|write_addr_ram1 [10],\vc_main_block|write_addr_ram1 [9],\vc_main_block|write_addr_ram1 [8],\vc_main_block|write_addr_ram1 [7],\vc_main_block|write_addr_ram1 [6],\vc_main_block|write_addr_ram1 [5],
\vc_main_block|write_addr_ram1 [4],\vc_main_block|write_addr_ram1 [3],\vc_main_block|write_addr_ram1 [2],\vc_main_block|write_addr_ram1 [1],\vc_main_block|write_addr_ram1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vc_main_block|addr_counter|count [12],\vc_main_block|addr_counter|count [11],\vc_main_block|addr_counter|count[10]~DUPLICATE_q ,\vc_main_block|addr_counter|count [9],\vc_main_block|addr_counter|count[8]~DUPLICATE_q ,\vc_main_block|addr_counter|count [7],
\vc_main_block|addr_counter|count [6],\vc_main_block|addr_counter|count [5],\vc_main_block|addr_counter|count [4],\vc_main_block|addr_counter|count [3],\vc_main_block|addr_counter|count [2],\vc_main_block|addr_counter|count [1],\vc_main_block|addr_counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "vc_main:vc_main_block|ram_2ports_wr_undefined:ram1|altsyncram:altsyncram_component|altsyncram_7p22:auto_generated|ALTSYNCRAM";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 10;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 8192;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 10;
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \vc_main_block|ram1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N54
cyclonev_lcell_comb \vc_main_block|mult_ram1|Add0~33 (
// Equation(s):
// \vc_main_block|mult_ram1|Add0~33_sumout  = SUM(( !\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [9] ) + ( GND ) + ( \vc_main_block|mult_ram1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram1|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram1|Add0~33 .extended_lut = "off";
defparam \vc_main_block|mult_ram1|Add0~33 .lut_mask = 64'h0000FFFF0000FF00;
defparam \vc_main_block|mult_ram1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X54_Y6_N0
cyclonev_mac \vc_main_block|mult_ram1|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\vc_main_block|vc_ccu_block|GA [6],\vc_main_block|vc_ccu_block|GA [5],\vc_main_block|vc_ccu_block|GA [4],\vc_main_block|vc_ccu_block|GA [3],\vc_main_block|vc_ccu_block|GA [2],\vc_main_block|vc_ccu_block|GA [1],\vc_main_block|vc_ccu_block|GA [0]}),
	.ay({\vc_main_block|mult_ram1|Add0~33_sumout ,\vc_main_block|mult_ram1|Add0~29_sumout ,\vc_main_block|mult_ram1|Add0~25_sumout ,\vc_main_block|mult_ram1|Add0~21_sumout ,\vc_main_block|mult_ram1|Add0~17_sumout ,\vc_main_block|mult_ram1|Add0~13_sumout ,
\vc_main_block|mult_ram1|Add0~9_sumout ,\vc_main_block|mult_ram1|Add0~5_sumout ,\vc_main_block|mult_ram1|Add0~1_sumout ,\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\vc_main_block|mult_ram1|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \vc_main_block|mult_ram1|Mult0~8 .accumulate_clock = "none";
defparam \vc_main_block|mult_ram1|Mult0~8 .ax_clock = "none";
defparam \vc_main_block|mult_ram1|Mult0~8 .ax_width = 7;
defparam \vc_main_block|mult_ram1|Mult0~8 .ay_scan_in_clock = "none";
defparam \vc_main_block|mult_ram1|Mult0~8 .ay_scan_in_width = 10;
defparam \vc_main_block|mult_ram1|Mult0~8 .ay_use_scan_in = "false";
defparam \vc_main_block|mult_ram1|Mult0~8 .az_clock = "none";
defparam \vc_main_block|mult_ram1|Mult0~8 .bx_clock = "none";
defparam \vc_main_block|mult_ram1|Mult0~8 .by_clock = "none";
defparam \vc_main_block|mult_ram1|Mult0~8 .by_use_scan_in = "false";
defparam \vc_main_block|mult_ram1|Mult0~8 .bz_clock = "none";
defparam \vc_main_block|mult_ram1|Mult0~8 .coef_a_0 = 0;
defparam \vc_main_block|mult_ram1|Mult0~8 .coef_a_1 = 0;
defparam \vc_main_block|mult_ram1|Mult0~8 .coef_a_2 = 0;
defparam \vc_main_block|mult_ram1|Mult0~8 .coef_a_3 = 0;
defparam \vc_main_block|mult_ram1|Mult0~8 .coef_a_4 = 0;
defparam \vc_main_block|mult_ram1|Mult0~8 .coef_a_5 = 0;
defparam \vc_main_block|mult_ram1|Mult0~8 .coef_a_6 = 0;
defparam \vc_main_block|mult_ram1|Mult0~8 .coef_a_7 = 0;
defparam \vc_main_block|mult_ram1|Mult0~8 .coef_b_0 = 0;
defparam \vc_main_block|mult_ram1|Mult0~8 .coef_b_1 = 0;
defparam \vc_main_block|mult_ram1|Mult0~8 .coef_b_2 = 0;
defparam \vc_main_block|mult_ram1|Mult0~8 .coef_b_3 = 0;
defparam \vc_main_block|mult_ram1|Mult0~8 .coef_b_4 = 0;
defparam \vc_main_block|mult_ram1|Mult0~8 .coef_b_5 = 0;
defparam \vc_main_block|mult_ram1|Mult0~8 .coef_b_6 = 0;
defparam \vc_main_block|mult_ram1|Mult0~8 .coef_b_7 = 0;
defparam \vc_main_block|mult_ram1|Mult0~8 .coef_sel_a_clock = "none";
defparam \vc_main_block|mult_ram1|Mult0~8 .coef_sel_b_clock = "none";
defparam \vc_main_block|mult_ram1|Mult0~8 .delay_scan_out_ay = "false";
defparam \vc_main_block|mult_ram1|Mult0~8 .delay_scan_out_by = "false";
defparam \vc_main_block|mult_ram1|Mult0~8 .enable_double_accum = "false";
defparam \vc_main_block|mult_ram1|Mult0~8 .load_const_clock = "none";
defparam \vc_main_block|mult_ram1|Mult0~8 .load_const_value = 0;
defparam \vc_main_block|mult_ram1|Mult0~8 .mode_sub_location = 0;
defparam \vc_main_block|mult_ram1|Mult0~8 .negate_clock = "none";
defparam \vc_main_block|mult_ram1|Mult0~8 .operand_source_max = "input";
defparam \vc_main_block|mult_ram1|Mult0~8 .operand_source_may = "input";
defparam \vc_main_block|mult_ram1|Mult0~8 .operand_source_mbx = "input";
defparam \vc_main_block|mult_ram1|Mult0~8 .operand_source_mby = "input";
defparam \vc_main_block|mult_ram1|Mult0~8 .operation_mode = "m18x18_full";
defparam \vc_main_block|mult_ram1|Mult0~8 .output_clock = "none";
defparam \vc_main_block|mult_ram1|Mult0~8 .preadder_subtract_a = "false";
defparam \vc_main_block|mult_ram1|Mult0~8 .preadder_subtract_b = "false";
defparam \vc_main_block|mult_ram1|Mult0~8 .result_a_width = 64;
defparam \vc_main_block|mult_ram1|Mult0~8 .signed_max = "false";
defparam \vc_main_block|mult_ram1|Mult0~8 .signed_may = "false";
defparam \vc_main_block|mult_ram1|Mult0~8 .signed_mbx = "false";
defparam \vc_main_block|mult_ram1|Mult0~8 .signed_mby = "false";
defparam \vc_main_block|mult_ram1|Mult0~8 .sub_clock = "none";
defparam \vc_main_block|mult_ram1|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N0
cyclonev_lcell_comb \vc_main_block|mult_ram1|Add1~13 (
// Equation(s):
// \vc_main_block|mult_ram1|Add1~13_sumout  = SUM(( !\vc_main_block|mult_ram1|Mult0~15  ) + ( VCC ) + ( !VCC ))
// \vc_main_block|mult_ram1|Add1~14  = CARRY(( !\vc_main_block|mult_ram1|Mult0~15  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|mult_ram1|Mult0~15 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram1|Add1~13_sumout ),
	.cout(\vc_main_block|mult_ram1|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram1|Add1~13 .extended_lut = "off";
defparam \vc_main_block|mult_ram1|Add1~13 .lut_mask = 64'h000000000000FF00;
defparam \vc_main_block|mult_ram1|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N3
cyclonev_lcell_comb \vc_main_block|mult_ram1|Add1~9 (
// Equation(s):
// \vc_main_block|mult_ram1|Add1~9_sumout  = SUM(( !\vc_main_block|mult_ram1|Mult0~16  ) + ( GND ) + ( \vc_main_block|mult_ram1|Add1~14  ))
// \vc_main_block|mult_ram1|Add1~10  = CARRY(( !\vc_main_block|mult_ram1|Mult0~16  ) + ( GND ) + ( \vc_main_block|mult_ram1|Add1~14  ))

	.dataa(gnd),
	.datab(!\vc_main_block|mult_ram1|Mult0~16 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram1|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram1|Add1~9_sumout ),
	.cout(\vc_main_block|mult_ram1|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram1|Add1~9 .extended_lut = "off";
defparam \vc_main_block|mult_ram1|Add1~9 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \vc_main_block|mult_ram1|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N6
cyclonev_lcell_comb \vc_main_block|mult_ram1|Add1~5 (
// Equation(s):
// \vc_main_block|mult_ram1|Add1~5_sumout  = SUM(( !\vc_main_block|mult_ram1|Mult0~17  ) + ( GND ) + ( \vc_main_block|mult_ram1|Add1~10  ))
// \vc_main_block|mult_ram1|Add1~6  = CARRY(( !\vc_main_block|mult_ram1|Mult0~17  ) + ( GND ) + ( \vc_main_block|mult_ram1|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|mult_ram1|Mult0~17 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram1|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram1|Add1~5_sumout ),
	.cout(\vc_main_block|mult_ram1|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram1|Add1~5 .extended_lut = "off";
defparam \vc_main_block|mult_ram1|Add1~5 .lut_mask = 64'h0000FFFF0000FF00;
defparam \vc_main_block|mult_ram1|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N9
cyclonev_lcell_comb \vc_main_block|mult_ram1|Add1~1 (
// Equation(s):
// \vc_main_block|mult_ram1|Add1~1_sumout  = SUM(( !\vc_main_block|mult_ram1|Mult0~18  ) + ( GND ) + ( \vc_main_block|mult_ram1|Add1~6  ))
// \vc_main_block|mult_ram1|Add1~2  = CARRY(( !\vc_main_block|mult_ram1|Mult0~18  ) + ( GND ) + ( \vc_main_block|mult_ram1|Add1~6  ))

	.dataa(gnd),
	.datab(!\vc_main_block|mult_ram1|Mult0~18 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram1|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram1|Add1~1_sumout ),
	.cout(\vc_main_block|mult_ram1|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram1|Add1~1 .extended_lut = "off";
defparam \vc_main_block|mult_ram1|Add1~1 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \vc_main_block|mult_ram1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N12
cyclonev_lcell_comb \vc_main_block|mult_ram1|Add1~29 (
// Equation(s):
// \vc_main_block|mult_ram1|Add1~29_sumout  = SUM(( !\vc_main_block|mult_ram1|Mult0~19  ) + ( GND ) + ( \vc_main_block|mult_ram1|Add1~2  ))
// \vc_main_block|mult_ram1|Add1~30  = CARRY(( !\vc_main_block|mult_ram1|Mult0~19  ) + ( GND ) + ( \vc_main_block|mult_ram1|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|mult_ram1|Mult0~19 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram1|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram1|Add1~29_sumout ),
	.cout(\vc_main_block|mult_ram1|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram1|Add1~29 .extended_lut = "off";
defparam \vc_main_block|mult_ram1|Add1~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \vc_main_block|mult_ram1|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N15
cyclonev_lcell_comb \vc_main_block|mult_ram1|Add1~17 (
// Equation(s):
// \vc_main_block|mult_ram1|Add1~17_sumout  = SUM(( !\vc_main_block|mult_ram1|Mult0~20  ) + ( GND ) + ( \vc_main_block|mult_ram1|Add1~30  ))
// \vc_main_block|mult_ram1|Add1~18  = CARRY(( !\vc_main_block|mult_ram1|Mult0~20  ) + ( GND ) + ( \vc_main_block|mult_ram1|Add1~30  ))

	.dataa(!\vc_main_block|mult_ram1|Mult0~20 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram1|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram1|Add1~17_sumout ),
	.cout(\vc_main_block|mult_ram1|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram1|Add1~17 .extended_lut = "off";
defparam \vc_main_block|mult_ram1|Add1~17 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \vc_main_block|mult_ram1|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N18
cyclonev_lcell_comb \vc_main_block|mult_ram1|Add1~25 (
// Equation(s):
// \vc_main_block|mult_ram1|Add1~25_sumout  = SUM(( !\vc_main_block|mult_ram1|Mult0~21  ) + ( GND ) + ( \vc_main_block|mult_ram1|Add1~18  ))
// \vc_main_block|mult_ram1|Add1~26  = CARRY(( !\vc_main_block|mult_ram1|Mult0~21  ) + ( GND ) + ( \vc_main_block|mult_ram1|Add1~18  ))

	.dataa(gnd),
	.datab(!\vc_main_block|mult_ram1|Mult0~21 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram1|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram1|Add1~25_sumout ),
	.cout(\vc_main_block|mult_ram1|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram1|Add1~25 .extended_lut = "off";
defparam \vc_main_block|mult_ram1|Add1~25 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \vc_main_block|mult_ram1|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N21
cyclonev_lcell_comb \vc_main_block|mult_ram1|Add1~21 (
// Equation(s):
// \vc_main_block|mult_ram1|Add1~21_sumout  = SUM(( !\vc_main_block|mult_ram1|Mult0~22  ) + ( GND ) + ( \vc_main_block|mult_ram1|Add1~26  ))
// \vc_main_block|mult_ram1|Add1~22  = CARRY(( !\vc_main_block|mult_ram1|Mult0~22  ) + ( GND ) + ( \vc_main_block|mult_ram1|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|mult_ram1|Mult0~22 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram1|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram1|Add1~21_sumout ),
	.cout(\vc_main_block|mult_ram1|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram1|Add1~21 .extended_lut = "off";
defparam \vc_main_block|mult_ram1|Add1~21 .lut_mask = 64'h0000FFFF0000FF00;
defparam \vc_main_block|mult_ram1|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N24
cyclonev_lcell_comb \vc_main_block|mult_ram1|Add1~37 (
// Equation(s):
// \vc_main_block|mult_ram1|Add1~37_sumout  = SUM(( !\vc_main_block|mult_ram1|Mult0~23  ) + ( GND ) + ( \vc_main_block|mult_ram1|Add1~22  ))
// \vc_main_block|mult_ram1|Add1~38  = CARRY(( !\vc_main_block|mult_ram1|Mult0~23  ) + ( GND ) + ( \vc_main_block|mult_ram1|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|mult_ram1|Mult0~23 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram1|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram1|Add1~37_sumout ),
	.cout(\vc_main_block|mult_ram1|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram1|Add1~37 .extended_lut = "off";
defparam \vc_main_block|mult_ram1|Add1~37 .lut_mask = 64'h0000FFFF0000FF00;
defparam \vc_main_block|mult_ram1|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N27
cyclonev_lcell_comb \vc_main_block|mult_ram1|Add1~33 (
// Equation(s):
// \vc_main_block|mult_ram1|Add1~33_sumout  = SUM(( !\vc_main_block|mult_ram1|Mult0~24  ) + ( GND ) + ( \vc_main_block|mult_ram1|Add1~38  ))

	.dataa(!\vc_main_block|mult_ram1|Mult0~24 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|mult_ram1|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|mult_ram1|Add1~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|mult_ram1|Add1~33 .extended_lut = "off";
defparam \vc_main_block|mult_ram1|Add1~33 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \vc_main_block|mult_ram1|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X54_Y4_N0
cyclonev_mac \vc_main_block|mult_ram1|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\vc_main_block|vc_ccu_block|GA [6],\vc_main_block|vc_ccu_block|GA [5],\vc_main_block|vc_ccu_block|GA [4],\vc_main_block|vc_ccu_block|GA [3],\vc_main_block|vc_ccu_block|GA [2],\vc_main_block|vc_ccu_block|GA [1],\vc_main_block|vc_ccu_block|GA [0]}),
	.ay({\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [9],\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [8],\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [7],\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [6],
\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [5],\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [4],\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [3],\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [2],
\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [1],\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\vc_main_block|mult_ram1|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \vc_main_block|mult_ram1|Mult1~8 .accumulate_clock = "none";
defparam \vc_main_block|mult_ram1|Mult1~8 .ax_clock = "none";
defparam \vc_main_block|mult_ram1|Mult1~8 .ax_width = 7;
defparam \vc_main_block|mult_ram1|Mult1~8 .ay_scan_in_clock = "none";
defparam \vc_main_block|mult_ram1|Mult1~8 .ay_scan_in_width = 10;
defparam \vc_main_block|mult_ram1|Mult1~8 .ay_use_scan_in = "false";
defparam \vc_main_block|mult_ram1|Mult1~8 .az_clock = "none";
defparam \vc_main_block|mult_ram1|Mult1~8 .bx_clock = "none";
defparam \vc_main_block|mult_ram1|Mult1~8 .by_clock = "none";
defparam \vc_main_block|mult_ram1|Mult1~8 .by_use_scan_in = "false";
defparam \vc_main_block|mult_ram1|Mult1~8 .bz_clock = "none";
defparam \vc_main_block|mult_ram1|Mult1~8 .coef_a_0 = 0;
defparam \vc_main_block|mult_ram1|Mult1~8 .coef_a_1 = 0;
defparam \vc_main_block|mult_ram1|Mult1~8 .coef_a_2 = 0;
defparam \vc_main_block|mult_ram1|Mult1~8 .coef_a_3 = 0;
defparam \vc_main_block|mult_ram1|Mult1~8 .coef_a_4 = 0;
defparam \vc_main_block|mult_ram1|Mult1~8 .coef_a_5 = 0;
defparam \vc_main_block|mult_ram1|Mult1~8 .coef_a_6 = 0;
defparam \vc_main_block|mult_ram1|Mult1~8 .coef_a_7 = 0;
defparam \vc_main_block|mult_ram1|Mult1~8 .coef_b_0 = 0;
defparam \vc_main_block|mult_ram1|Mult1~8 .coef_b_1 = 0;
defparam \vc_main_block|mult_ram1|Mult1~8 .coef_b_2 = 0;
defparam \vc_main_block|mult_ram1|Mult1~8 .coef_b_3 = 0;
defparam \vc_main_block|mult_ram1|Mult1~8 .coef_b_4 = 0;
defparam \vc_main_block|mult_ram1|Mult1~8 .coef_b_5 = 0;
defparam \vc_main_block|mult_ram1|Mult1~8 .coef_b_6 = 0;
defparam \vc_main_block|mult_ram1|Mult1~8 .coef_b_7 = 0;
defparam \vc_main_block|mult_ram1|Mult1~8 .coef_sel_a_clock = "none";
defparam \vc_main_block|mult_ram1|Mult1~8 .coef_sel_b_clock = "none";
defparam \vc_main_block|mult_ram1|Mult1~8 .delay_scan_out_ay = "false";
defparam \vc_main_block|mult_ram1|Mult1~8 .delay_scan_out_by = "false";
defparam \vc_main_block|mult_ram1|Mult1~8 .enable_double_accum = "false";
defparam \vc_main_block|mult_ram1|Mult1~8 .load_const_clock = "none";
defparam \vc_main_block|mult_ram1|Mult1~8 .load_const_value = 0;
defparam \vc_main_block|mult_ram1|Mult1~8 .mode_sub_location = 0;
defparam \vc_main_block|mult_ram1|Mult1~8 .negate_clock = "none";
defparam \vc_main_block|mult_ram1|Mult1~8 .operand_source_max = "input";
defparam \vc_main_block|mult_ram1|Mult1~8 .operand_source_may = "input";
defparam \vc_main_block|mult_ram1|Mult1~8 .operand_source_mbx = "input";
defparam \vc_main_block|mult_ram1|Mult1~8 .operand_source_mby = "input";
defparam \vc_main_block|mult_ram1|Mult1~8 .operation_mode = "m18x18_full";
defparam \vc_main_block|mult_ram1|Mult1~8 .output_clock = "none";
defparam \vc_main_block|mult_ram1|Mult1~8 .preadder_subtract_a = "false";
defparam \vc_main_block|mult_ram1|Mult1~8 .preadder_subtract_b = "false";
defparam \vc_main_block|mult_ram1|Mult1~8 .result_a_width = 64;
defparam \vc_main_block|mult_ram1|Mult1~8 .signed_max = "false";
defparam \vc_main_block|mult_ram1|Mult1~8 .signed_may = "false";
defparam \vc_main_block|mult_ram1|Mult1~8 .signed_mbx = "false";
defparam \vc_main_block|mult_ram1|Mult1~8 .signed_mby = "false";
defparam \vc_main_block|mult_ram1|Mult1~8 .sub_clock = "none";
defparam \vc_main_block|mult_ram1|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X53_Y6_N28
dffeas \vc_main_block|mult_ram1|result[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|mult_ram1|Add1~33_sumout ),
	.asdata(\vc_main_block|mult_ram1|Mult1~24 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [9]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|mult_ram1|result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|mult_ram1|result[9] .is_wysiwyg = "true";
defparam \vc_main_block|mult_ram1|result[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N55
dffeas \vc_main_block|mult_ram2|result[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|mult_ram2|Add1~37_sumout ),
	.asdata(\vc_main_block|mult_ram2|Mult1~23 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [9]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|mult_ram2|result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|mult_ram2|result[8] .is_wysiwyg = "true";
defparam \vc_main_block|mult_ram2|result[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N26
dffeas \vc_main_block|mult_ram1|result[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|mult_ram1|Add1~37_sumout ),
	.asdata(\vc_main_block|mult_ram1|Mult1~23 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [9]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|mult_ram1|result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|mult_ram1|result[8] .is_wysiwyg = "true";
defparam \vc_main_block|mult_ram1|result[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N23
dffeas \vc_main_block|mult_ram1|result[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|mult_ram1|Add1~21_sumout ),
	.asdata(\vc_main_block|mult_ram1|Mult1~22 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [9]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|mult_ram1|result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|mult_ram1|result[7] .is_wysiwyg = "true";
defparam \vc_main_block|mult_ram1|result[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N52
dffeas \vc_main_block|mult_ram2|result[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|mult_ram2|Add1~21_sumout ),
	.asdata(\vc_main_block|mult_ram2|Mult1~22 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [9]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|mult_ram2|result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|mult_ram2|result[7] .is_wysiwyg = "true";
defparam \vc_main_block|mult_ram2|result[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N20
dffeas \vc_main_block|mult_ram1|result[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|mult_ram1|Add1~25_sumout ),
	.asdata(\vc_main_block|mult_ram1|Mult1~21 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [9]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|mult_ram1|result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|mult_ram1|result[6] .is_wysiwyg = "true";
defparam \vc_main_block|mult_ram1|result[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N49
dffeas \vc_main_block|mult_ram2|result[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|mult_ram2|Add1~25_sumout ),
	.asdata(\vc_main_block|mult_ram2|Mult1~21 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [9]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|mult_ram2|result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|mult_ram2|result[6] .is_wysiwyg = "true";
defparam \vc_main_block|mult_ram2|result[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N17
dffeas \vc_main_block|mult_ram1|result[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|mult_ram1|Add1~17_sumout ),
	.asdata(\vc_main_block|mult_ram1|Mult1~20 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [9]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|mult_ram1|result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|mult_ram1|result[5] .is_wysiwyg = "true";
defparam \vc_main_block|mult_ram1|result[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N46
dffeas \vc_main_block|mult_ram2|result[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|mult_ram2|Add1~17_sumout ),
	.asdata(\vc_main_block|mult_ram2|Mult1~20 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [9]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|mult_ram2|result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|mult_ram2|result[5] .is_wysiwyg = "true";
defparam \vc_main_block|mult_ram2|result[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N14
dffeas \vc_main_block|mult_ram1|result[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|mult_ram1|Add1~29_sumout ),
	.asdata(\vc_main_block|mult_ram1|Mult1~19 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [9]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|mult_ram1|result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|mult_ram1|result[4] .is_wysiwyg = "true";
defparam \vc_main_block|mult_ram1|result[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N44
dffeas \vc_main_block|mult_ram2|result[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|mult_ram2|Add1~29_sumout ),
	.asdata(\vc_main_block|mult_ram2|Mult1~19 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [9]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|mult_ram2|result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|mult_ram2|result[4] .is_wysiwyg = "true";
defparam \vc_main_block|mult_ram2|result[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N11
dffeas \vc_main_block|mult_ram1|result[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|mult_ram1|Add1~1_sumout ),
	.asdata(\vc_main_block|mult_ram1|Mult1~18 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [9]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|mult_ram1|result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|mult_ram1|result[3] .is_wysiwyg = "true";
defparam \vc_main_block|mult_ram1|result[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N40
dffeas \vc_main_block|mult_ram2|result[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|mult_ram2|Add1~1_sumout ),
	.asdata(\vc_main_block|mult_ram2|Mult1~18 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [9]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|mult_ram2|result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|mult_ram2|result[3] .is_wysiwyg = "true";
defparam \vc_main_block|mult_ram2|result[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N8
dffeas \vc_main_block|mult_ram1|result[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|mult_ram1|Add1~5_sumout ),
	.asdata(\vc_main_block|mult_ram1|Mult1~17 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [9]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|mult_ram1|result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|mult_ram1|result[2] .is_wysiwyg = "true";
defparam \vc_main_block|mult_ram1|result[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N37
dffeas \vc_main_block|mult_ram2|result[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|mult_ram2|Add1~5_sumout ),
	.asdata(\vc_main_block|mult_ram2|Mult1~17 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [9]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|mult_ram2|result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|mult_ram2|result[2] .is_wysiwyg = "true";
defparam \vc_main_block|mult_ram2|result[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N5
dffeas \vc_main_block|mult_ram1|result[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|mult_ram1|Add1~9_sumout ),
	.asdata(\vc_main_block|mult_ram1|Mult1~16 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [9]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|mult_ram1|result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|mult_ram1|result[1] .is_wysiwyg = "true";
defparam \vc_main_block|mult_ram1|result[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N34
dffeas \vc_main_block|mult_ram2|result[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|mult_ram2|Add1~9_sumout ),
	.asdata(\vc_main_block|mult_ram2|Mult1~16 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [9]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|mult_ram2|result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|mult_ram2|result[1] .is_wysiwyg = "true";
defparam \vc_main_block|mult_ram2|result[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N2
dffeas \vc_main_block|mult_ram1|result[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|mult_ram1|Add1~13_sumout ),
	.asdata(\vc_main_block|mult_ram1|Mult1~15 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vc_main_block|ram1|altsyncram_component|auto_generated|q_b [9]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|mult_ram1|result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|mult_ram1|result[0] .is_wysiwyg = "true";
defparam \vc_main_block|mult_ram1|result[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N31
dffeas \vc_main_block|mult_ram2|result[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|mult_ram2|Add1~13_sumout ),
	.asdata(\vc_main_block|mult_ram2|Mult1~15 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vc_main_block|ram2|altsyncram_component|auto_generated|q_b [9]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|mult_ram2|result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|mult_ram2|result[0] .is_wysiwyg = "true";
defparam \vc_main_block|mult_ram2|result[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N30
cyclonev_lcell_comb \vc_main_block|Add1~13 (
// Equation(s):
// \vc_main_block|Add1~13_sumout  = SUM(( \vc_main_block|mult_ram1|result [0] ) + ( \vc_main_block|mult_ram2|result [0] ) + ( !VCC ))
// \vc_main_block|Add1~14  = CARRY(( \vc_main_block|mult_ram1|result [0] ) + ( \vc_main_block|mult_ram2|result [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|mult_ram1|result [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|mult_ram2|result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add1~13_sumout ),
	.cout(\vc_main_block|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add1~13 .extended_lut = "off";
defparam \vc_main_block|Add1~13 .lut_mask = 64'h0000FF0000000F0F;
defparam \vc_main_block|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N33
cyclonev_lcell_comb \vc_main_block|Add1~9 (
// Equation(s):
// \vc_main_block|Add1~9_sumout  = SUM(( \vc_main_block|mult_ram2|result [1] ) + ( \vc_main_block|mult_ram1|result [1] ) + ( \vc_main_block|Add1~14  ))
// \vc_main_block|Add1~10  = CARRY(( \vc_main_block|mult_ram2|result [1] ) + ( \vc_main_block|mult_ram1|result [1] ) + ( \vc_main_block|Add1~14  ))

	.dataa(!\vc_main_block|mult_ram1|result [1]),
	.datab(gnd),
	.datac(!\vc_main_block|mult_ram2|result [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add1~9_sumout ),
	.cout(\vc_main_block|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add1~9 .extended_lut = "off";
defparam \vc_main_block|Add1~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \vc_main_block|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N36
cyclonev_lcell_comb \vc_main_block|Add1~5 (
// Equation(s):
// \vc_main_block|Add1~5_sumout  = SUM(( \vc_main_block|mult_ram2|result [2] ) + ( \vc_main_block|mult_ram1|result [2] ) + ( \vc_main_block|Add1~10  ))
// \vc_main_block|Add1~6  = CARRY(( \vc_main_block|mult_ram2|result [2] ) + ( \vc_main_block|mult_ram1|result [2] ) + ( \vc_main_block|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|mult_ram1|result [2]),
	.datad(!\vc_main_block|mult_ram2|result [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add1~5_sumout ),
	.cout(\vc_main_block|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add1~5 .extended_lut = "off";
defparam \vc_main_block|Add1~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \vc_main_block|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N39
cyclonev_lcell_comb \vc_main_block|Add1~1 (
// Equation(s):
// \vc_main_block|Add1~1_sumout  = SUM(( \vc_main_block|mult_ram1|result [3] ) + ( \vc_main_block|mult_ram2|result [3] ) + ( \vc_main_block|Add1~6  ))
// \vc_main_block|Add1~2  = CARRY(( \vc_main_block|mult_ram1|result [3] ) + ( \vc_main_block|mult_ram2|result [3] ) + ( \vc_main_block|Add1~6  ))

	.dataa(!\vc_main_block|mult_ram1|result [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|mult_ram2|result [3]),
	.datag(gnd),
	.cin(\vc_main_block|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add1~1_sumout ),
	.cout(\vc_main_block|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add1~1 .extended_lut = "off";
defparam \vc_main_block|Add1~1 .lut_mask = 64'h0000FF0000005555;
defparam \vc_main_block|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N42
cyclonev_lcell_comb \vc_main_block|Add1~29 (
// Equation(s):
// \vc_main_block|Add1~29_sumout  = SUM(( \vc_main_block|mult_ram2|result [4] ) + ( \vc_main_block|mult_ram1|result [4] ) + ( \vc_main_block|Add1~2  ))
// \vc_main_block|Add1~30  = CARRY(( \vc_main_block|mult_ram2|result [4] ) + ( \vc_main_block|mult_ram1|result [4] ) + ( \vc_main_block|Add1~2  ))

	.dataa(gnd),
	.datab(!\vc_main_block|mult_ram1|result [4]),
	.datac(gnd),
	.datad(!\vc_main_block|mult_ram2|result [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add1~29_sumout ),
	.cout(\vc_main_block|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add1~29 .extended_lut = "off";
defparam \vc_main_block|Add1~29 .lut_mask = 64'h0000CCCC000000FF;
defparam \vc_main_block|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N45
cyclonev_lcell_comb \vc_main_block|Add1~17 (
// Equation(s):
// \vc_main_block|Add1~17_sumout  = SUM(( \vc_main_block|mult_ram2|result [5] ) + ( \vc_main_block|mult_ram1|result [5] ) + ( \vc_main_block|Add1~30  ))
// \vc_main_block|Add1~18  = CARRY(( \vc_main_block|mult_ram2|result [5] ) + ( \vc_main_block|mult_ram1|result [5] ) + ( \vc_main_block|Add1~30  ))

	.dataa(!\vc_main_block|mult_ram1|result [5]),
	.datab(gnd),
	.datac(!\vc_main_block|mult_ram2|result [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add1~17_sumout ),
	.cout(\vc_main_block|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add1~17 .extended_lut = "off";
defparam \vc_main_block|Add1~17 .lut_mask = 64'h0000AAAA00000F0F;
defparam \vc_main_block|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N48
cyclonev_lcell_comb \vc_main_block|Add1~25 (
// Equation(s):
// \vc_main_block|Add1~25_sumout  = SUM(( \vc_main_block|mult_ram2|result [6] ) + ( \vc_main_block|mult_ram1|result [6] ) + ( \vc_main_block|Add1~18  ))
// \vc_main_block|Add1~26  = CARRY(( \vc_main_block|mult_ram2|result [6] ) + ( \vc_main_block|mult_ram1|result [6] ) + ( \vc_main_block|Add1~18  ))

	.dataa(gnd),
	.datab(!\vc_main_block|mult_ram1|result [6]),
	.datac(!\vc_main_block|mult_ram2|result [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add1~25_sumout ),
	.cout(\vc_main_block|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add1~25 .extended_lut = "off";
defparam \vc_main_block|Add1~25 .lut_mask = 64'h0000CCCC00000F0F;
defparam \vc_main_block|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N51
cyclonev_lcell_comb \vc_main_block|Add1~21 (
// Equation(s):
// \vc_main_block|Add1~21_sumout  = SUM(( \vc_main_block|mult_ram2|result [7] ) + ( \vc_main_block|mult_ram1|result [7] ) + ( \vc_main_block|Add1~26  ))
// \vc_main_block|Add1~22  = CARRY(( \vc_main_block|mult_ram2|result [7] ) + ( \vc_main_block|mult_ram1|result [7] ) + ( \vc_main_block|Add1~26  ))

	.dataa(!\vc_main_block|mult_ram1|result [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc_main_block|mult_ram2|result [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add1~21_sumout ),
	.cout(\vc_main_block|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add1~21 .extended_lut = "off";
defparam \vc_main_block|Add1~21 .lut_mask = 64'h0000AAAA000000FF;
defparam \vc_main_block|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N54
cyclonev_lcell_comb \vc_main_block|Add1~37 (
// Equation(s):
// \vc_main_block|Add1~37_sumout  = SUM(( \vc_main_block|mult_ram2|result [8] ) + ( \vc_main_block|mult_ram1|result [8] ) + ( \vc_main_block|Add1~22  ))
// \vc_main_block|Add1~38  = CARRY(( \vc_main_block|mult_ram2|result [8] ) + ( \vc_main_block|mult_ram1|result [8] ) + ( \vc_main_block|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|mult_ram2|result [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|mult_ram1|result [8]),
	.datag(gnd),
	.cin(\vc_main_block|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add1~37_sumout ),
	.cout(\vc_main_block|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add1~37 .extended_lut = "off";
defparam \vc_main_block|Add1~37 .lut_mask = 64'h0000FF0000000F0F;
defparam \vc_main_block|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N57
cyclonev_lcell_comb \vc_main_block|Add1~33 (
// Equation(s):
// \vc_main_block|Add1~33_sumout  = SUM(( \vc_main_block|mult_ram2|result [9] ) + ( \vc_main_block|mult_ram1|result [9] ) + ( \vc_main_block|Add1~38  ))

	.dataa(!\vc_main_block|mult_ram2|result [9]),
	.datab(gnd),
	.datac(!\vc_main_block|mult_ram1|result [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc_main_block|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc_main_block|Add1~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|Add1~33 .extended_lut = "off";
defparam \vc_main_block|Add1~33 .lut_mask = 64'h0000F0F000005555;
defparam \vc_main_block|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N59
dffeas \vc_main_block|data_out_nooffset[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|data_out_nooffset [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|data_out_nooffset[9] .is_wysiwyg = "true";
defparam \vc_main_block|data_out_nooffset[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N12
cyclonev_lcell_comb \vc_main_block|data_out[9]~0 (
// Equation(s):
// \vc_main_block|data_out[9]~0_combout  = ( !\vc_main_block|data_out_nooffset [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|data_out_nooffset [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|data_out[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|data_out[9]~0 .extended_lut = "off";
defparam \vc_main_block|data_out[9]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vc_main_block|data_out[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N13
dffeas \vc_main_block|data_out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|data_out[9]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|data_out[9] .is_wysiwyg = "true";
defparam \vc_main_block|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N39
cyclonev_lcell_comb \SPI_DAC|shift_reg[11]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[11]~feeder_combout  = ( \vc_main_block|data_out [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|data_out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[11]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SPI_DAC|shift_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N56
dffeas \vc_main_block|data_out_nooffset[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|data_out_nooffset [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|data_out_nooffset[8] .is_wysiwyg = "true";
defparam \vc_main_block|data_out_nooffset[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y4_N55
dffeas \vc_main_block|data_out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vc_main_block|data_out_nooffset [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|data_out[8] .is_wysiwyg = "true";
defparam \vc_main_block|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N48
cyclonev_lcell_comb \SPI_DAC|shift_reg[10]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[10]~feeder_combout  = ( \vc_main_block|data_out [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|data_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[10]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SPI_DAC|shift_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N52
dffeas \vc_main_block|data_out_nooffset[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|data_out_nooffset [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|data_out_nooffset[7] .is_wysiwyg = "true";
defparam \vc_main_block|data_out_nooffset[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N48
cyclonev_lcell_comb \vc_main_block|data_out[7]~feeder (
// Equation(s):
// \vc_main_block|data_out[7]~feeder_combout  = ( \vc_main_block|data_out_nooffset [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|data_out_nooffset [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|data_out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|data_out[7]~feeder .extended_lut = "off";
defparam \vc_main_block|data_out[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vc_main_block|data_out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N49
dffeas \vc_main_block|data_out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|data_out[7] .is_wysiwyg = "true";
defparam \vc_main_block|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N30
cyclonev_lcell_comb \SPI_DAC|shift_reg[9]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[9]~feeder_combout  = ( \vc_main_block|data_out [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|data_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[9]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SPI_DAC|shift_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N50
dffeas \vc_main_block|data_out_nooffset[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|data_out_nooffset [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|data_out_nooffset[6] .is_wysiwyg = "true";
defparam \vc_main_block|data_out_nooffset[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N57
cyclonev_lcell_comb \vc_main_block|data_out[6]~feeder (
// Equation(s):
// \vc_main_block|data_out[6]~feeder_combout  = ( \vc_main_block|data_out_nooffset [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|data_out_nooffset [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|data_out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|data_out[6]~feeder .extended_lut = "off";
defparam \vc_main_block|data_out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vc_main_block|data_out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N58
dffeas \vc_main_block|data_out[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|data_out[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|data_out[6]~DUPLICATE .is_wysiwyg = "true";
defparam \vc_main_block|data_out[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N12
cyclonev_lcell_comb \SPI_DAC|shift_reg[8]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[8]~feeder_combout  = \vc_main_block|data_out[6]~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\vc_main_block|data_out[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[8]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \SPI_DAC|shift_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N46
dffeas \vc_main_block|data_out_nooffset[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|data_out_nooffset [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|data_out_nooffset[5] .is_wysiwyg = "true";
defparam \vc_main_block|data_out_nooffset[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N2
dffeas \vc_main_block|data_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vc_main_block|data_out_nooffset [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|data_out[5] .is_wysiwyg = "true";
defparam \vc_main_block|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N45
cyclonev_lcell_comb \SPI_DAC|shift_reg[7]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[7]~feeder_combout  = ( \vc_main_block|data_out [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|data_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[7]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SPI_DAC|shift_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N43
dffeas \vc_main_block|data_out_nooffset[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|data_out_nooffset [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|data_out_nooffset[4] .is_wysiwyg = "true";
defparam \vc_main_block|data_out_nooffset[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N52
dffeas \vc_main_block|data_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vc_main_block|data_out_nooffset [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|data_out[4] .is_wysiwyg = "true";
defparam \vc_main_block|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N0
cyclonev_lcell_comb \SPI_DAC|shift_reg[6]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[6]~feeder_combout  = \vc_main_block|data_out [4]

	.dataa(gnd),
	.datab(!\vc_main_block|data_out [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[6]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \SPI_DAC|shift_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N41
dffeas \vc_main_block|data_out_nooffset[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|data_out_nooffset [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|data_out_nooffset[3] .is_wysiwyg = "true";
defparam \vc_main_block|data_out_nooffset[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N29
dffeas \vc_main_block|data_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vc_main_block|data_out_nooffset [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|data_out[3] .is_wysiwyg = "true";
defparam \vc_main_block|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N9
cyclonev_lcell_comb \SPI_DAC|shift_reg[5]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[5]~feeder_combout  = ( \vc_main_block|data_out [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[5]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SPI_DAC|shift_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N37
dffeas \vc_main_block|data_out_nooffset[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|data_out_nooffset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|data_out_nooffset[2] .is_wysiwyg = "true";
defparam \vc_main_block|data_out_nooffset[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y4_N19
dffeas \vc_main_block|data_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vc_main_block|data_out_nooffset [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|data_out[2] .is_wysiwyg = "true";
defparam \vc_main_block|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N15
cyclonev_lcell_comb \SPI_DAC|shift_reg[4]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[4]~feeder_combout  = \vc_main_block|data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc_main_block|data_out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[4]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \SPI_DAC|shift_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N34
dffeas \vc_main_block|data_out_nooffset[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|data_out_nooffset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|data_out_nooffset[1] .is_wysiwyg = "true";
defparam \vc_main_block|data_out_nooffset[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N12
cyclonev_lcell_comb \vc_main_block|data_out[1]~feeder (
// Equation(s):
// \vc_main_block|data_out[1]~feeder_combout  = ( \vc_main_block|data_out_nooffset [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|data_out_nooffset [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|data_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|data_out[1]~feeder .extended_lut = "off";
defparam \vc_main_block|data_out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vc_main_block|data_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N14
dffeas \vc_main_block|data_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|data_out[1] .is_wysiwyg = "true";
defparam \vc_main_block|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N36
cyclonev_lcell_comb \SPI_DAC|shift_reg[3]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[3]~feeder_combout  = ( \vc_main_block|data_out [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[3]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SPI_DAC|shift_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N32
dffeas \vc_main_block|data_out_nooffset[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|data_out_nooffset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|data_out_nooffset[0] .is_wysiwyg = "true";
defparam \vc_main_block|data_out_nooffset[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N24
cyclonev_lcell_comb \vc_main_block|data_out[0]~feeder (
// Equation(s):
// \vc_main_block|data_out[0]~feeder_combout  = ( \vc_main_block|data_out_nooffset [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc_main_block|data_out_nooffset [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc_main_block|data_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc_main_block|data_out[0]~feeder .extended_lut = "off";
defparam \vc_main_block|data_out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vc_main_block|data_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N26
dffeas \vc_main_block|data_out[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|data_out[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|data_out[0]~DUPLICATE .is_wysiwyg = "true";
defparam \vc_main_block|data_out[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N21
cyclonev_lcell_comb \SPI_DAC|shift_reg~4 (
// Equation(s):
// \SPI_DAC|shift_reg~4_combout  = ( \SPI_DAC|dac_start~q  & ( (\vc_main_block|data_out[0]~DUPLICATE_q  & !\SPI_DAC|dac_cs~q ) ) )

	.dataa(!\vc_main_block|data_out[0]~DUPLICATE_q ),
	.datab(!\SPI_DAC|dac_cs~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SPI_DAC|dac_start~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~4 .extended_lut = "off";
defparam \SPI_DAC|shift_reg~4 .lut_mask = 64'h0000444400004444;
defparam \SPI_DAC|shift_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N22
dffeas \SPI_DAC|shift_reg[2] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[2] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N3
cyclonev_lcell_comb \SPI_DAC|always3~0 (
// Equation(s):
// \SPI_DAC|always3~0_combout  = ( \SPI_DAC|dac_start~q  & ( \SPI_DAC|dac_cs~q  ) ) # ( !\SPI_DAC|dac_start~q  )

	.dataa(!\SPI_DAC|dac_cs~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_DAC|dac_start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|always3~0 .extended_lut = "off";
defparam \SPI_DAC|always3~0 .lut_mask = 64'hFFFFFFFF55555555;
defparam \SPI_DAC|always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N37
dffeas \SPI_DAC|shift_reg[3] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg[3]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[3] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N16
dffeas \SPI_DAC|shift_reg[4] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg[4]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[4] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N10
dffeas \SPI_DAC|shift_reg[5] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg[5]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[5] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N1
dffeas \SPI_DAC|shift_reg[6] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg[6]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[6] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N46
dffeas \SPI_DAC|shift_reg[7] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg[7]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[7] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N13
dffeas \SPI_DAC|shift_reg[8] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg[8]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[8] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N32
dffeas \SPI_DAC|shift_reg[9] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg[9]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[9] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N49
dffeas \SPI_DAC|shift_reg[10] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg[10]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[10] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y4_N41
dffeas \SPI_DAC|shift_reg[11] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg[11]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[11] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N3
cyclonev_lcell_comb \SPI_DAC|shift_reg~3 (
// Equation(s):
// \SPI_DAC|shift_reg~3_combout  = ((!\SPI_DAC|dac_cs~q  & \SPI_DAC|dac_start~q )) # (\SPI_DAC|shift_reg [11])

	.dataa(!\SPI_DAC|shift_reg [11]),
	.datab(!\SPI_DAC|dac_cs~q ),
	.datac(!\SPI_DAC|dac_start~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~3 .extended_lut = "off";
defparam \SPI_DAC|shift_reg~3 .lut_mask = 64'h5D5D5D5D5D5D5D5D;
defparam \SPI_DAC|shift_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N4
dffeas \SPI_DAC|shift_reg[12] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[12] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N0
cyclonev_lcell_comb \SPI_DAC|shift_reg~2 (
// Equation(s):
// \SPI_DAC|shift_reg~2_combout  = ( \SPI_DAC|shift_reg [12] ) # ( !\SPI_DAC|shift_reg [12] & ( (!\SPI_DAC|dac_cs~q  & \SPI_DAC|dac_start~q ) ) )

	.dataa(gnd),
	.datab(!\SPI_DAC|dac_cs~q ),
	.datac(gnd),
	.datad(!\SPI_DAC|dac_start~q ),
	.datae(gnd),
	.dataf(!\SPI_DAC|shift_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~2 .extended_lut = "off";
defparam \SPI_DAC|shift_reg~2 .lut_mask = 64'h00CC00CCFFFFFFFF;
defparam \SPI_DAC|shift_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N1
dffeas \SPI_DAC|shift_reg[13] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[13] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N54
cyclonev_lcell_comb \SPI_DAC|shift_reg~1 (
// Equation(s):
// \SPI_DAC|shift_reg~1_combout  = ( \SPI_DAC|dac_start~q  & ( (!\SPI_DAC|dac_cs~q ) # (\SPI_DAC|shift_reg [13]) ) ) # ( !\SPI_DAC|dac_start~q  & ( \SPI_DAC|shift_reg [13] ) )

	.dataa(!\SPI_DAC|shift_reg [13]),
	.datab(!\SPI_DAC|dac_cs~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SPI_DAC|dac_start~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~1 .extended_lut = "off";
defparam \SPI_DAC|shift_reg~1 .lut_mask = 64'h5555DDDD5555DDDD;
defparam \SPI_DAC|shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N55
dffeas \SPI_DAC|shift_reg[14] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[14] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N36
cyclonev_lcell_comb \SPI_DAC|shift_reg~0 (
// Equation(s):
// \SPI_DAC|shift_reg~0_combout  = ( \SPI_DAC|dac_start~q  & ( \SPI_DAC|shift_reg [14] & ( \SPI_DAC|dac_cs~q  ) ) ) # ( !\SPI_DAC|dac_start~q  & ( \SPI_DAC|shift_reg [14] ) )

	.dataa(gnd),
	.datab(!\SPI_DAC|dac_cs~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SPI_DAC|dac_start~q ),
	.dataf(!\SPI_DAC|shift_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~0 .extended_lut = "off";
defparam \SPI_DAC|shift_reg~0 .lut_mask = 64'h00000000FFFF3333;
defparam \SPI_DAC|shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N37
dffeas \SPI_DAC|shift_reg[15] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[15] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N42
cyclonev_lcell_comb \SPI_DAC|dac_sck (
// Equation(s):
// \SPI_DAC|dac_sck~combout  = ( \SPI_DAC|clk_1MHz~q  & ( \SPI_DAC|dac_cs~q  ) ) # ( \SPI_DAC|clk_1MHz~q  & ( !\SPI_DAC|dac_cs~q  ) ) # ( !\SPI_DAC|clk_1MHz~q  & ( !\SPI_DAC|dac_cs~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SPI_DAC|clk_1MHz~q ),
	.dataf(!\SPI_DAC|dac_cs~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|dac_sck~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|dac_sck .extended_lut = "off";
defparam \SPI_DAC|dac_sck .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \SPI_DAC|dac_sck .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N39
cyclonev_lcell_comb \SPI_DAC|Equal2~0 (
// Equation(s):
// \SPI_DAC|Equal2~0_combout  = ( \SPI_DAC|state [4] & ( (((\SPI_DAC|state [3]) # (\SPI_DAC|state [2])) # (\SPI_DAC|state [0])) # (\SPI_DAC|state[1]~DUPLICATE_q ) ) ) # ( !\SPI_DAC|state [4] )

	.dataa(!\SPI_DAC|state[1]~DUPLICATE_q ),
	.datab(!\SPI_DAC|state [0]),
	.datac(!\SPI_DAC|state [2]),
	.datad(!\SPI_DAC|state [3]),
	.datae(gnd),
	.dataf(!\SPI_DAC|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|Equal2~0 .extended_lut = "off";
defparam \SPI_DAC|Equal2~0 .lut_mask = 64'hFFFFFFFF7FFF7FFF;
defparam \SPI_DAC|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N40
dffeas \SPI_DAC|dac_ld (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|Equal2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|dac_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|dac_ld .is_wysiwyg = "true";
defparam \SPI_DAC|dac_ld .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N42
cyclonev_lcell_comb \SPI_ADC|Selector6~0 (
// Equation(s):
// \SPI_ADC|Selector6~0_combout  = ( \SPI_ADC|state [0] & ( \SPI_ADC|adc_start~q  & ( (!\SPI_ADC|state[2]~DUPLICATE_q  & (!\SPI_ADC|state [4] & !\SPI_ADC|state [3])) ) ) ) # ( !\SPI_ADC|state [0] & ( \SPI_ADC|adc_start~q  & ( (!\SPI_ADC|state[2]~DUPLICATE_q  
// & (!\SPI_ADC|state [4] & !\SPI_ADC|state [3])) ) ) ) # ( \SPI_ADC|state [0] & ( !\SPI_ADC|adc_start~q  & ( (!\SPI_ADC|state[2]~DUPLICATE_q  & (!\SPI_ADC|state [4] & !\SPI_ADC|state [3])) ) ) ) # ( !\SPI_ADC|state [0] & ( !\SPI_ADC|adc_start~q  & ( 
// (!\SPI_ADC|state[2]~DUPLICATE_q  & (!\SPI_ADC|state [4] & (!\SPI_ADC|state [3] & \SPI_ADC|state [1]))) ) ) )

	.dataa(!\SPI_ADC|state[2]~DUPLICATE_q ),
	.datab(!\SPI_ADC|state [4]),
	.datac(!\SPI_ADC|state [3]),
	.datad(!\SPI_ADC|state [1]),
	.datae(!\SPI_ADC|state [0]),
	.dataf(!\SPI_ADC|adc_start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Selector6~0 .extended_lut = "off";
defparam \SPI_ADC|Selector6~0 .lut_mask = 64'h0080808080808080;
defparam \SPI_ADC|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N43
dffeas \SPI_ADC|adc_din (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|adc_din~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|adc_din .is_wysiwyg = "true";
defparam \SPI_ADC|adc_din .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N27
cyclonev_lcell_comb \SPI_ADC|adc_sck (
// Equation(s):
// \SPI_ADC|adc_sck~combout  = ( \SPI_ADC|clk_1MHz~q  ) # ( !\SPI_ADC|clk_1MHz~q  & ( !\SPI_ADC|adc_cs~q  ) )

	.dataa(!\SPI_ADC|adc_cs~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|clk_1MHz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|adc_sck~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|adc_sck .extended_lut = "off";
defparam \SPI_ADC|adc_sck .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \SPI_ADC|adc_sck .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N3
cyclonev_lcell_comb \PWM_DC|count[0]~0 (
// Equation(s):
// \PWM_DC|count[0]~0_combout  = !\PWM_DC|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM_DC|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DC|count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|count[0]~0 .extended_lut = "off";
defparam \PWM_DC|count[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \PWM_DC|count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N5
dffeas \PWM_DC|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DC|count[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[0] .is_wysiwyg = "true";
defparam \PWM_DC|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N30
cyclonev_lcell_comb \PWM_DC|Add0~9 (
// Equation(s):
// \PWM_DC|Add0~9_sumout  = SUM(( \PWM_DC|count [1] ) + ( \PWM_DC|count [0] ) + ( !VCC ))
// \PWM_DC|Add0~10  = CARRY(( \PWM_DC|count [1] ) + ( \PWM_DC|count [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PWM_DC|count [0]),
	.datad(!\PWM_DC|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DC|Add0~9_sumout ),
	.cout(\PWM_DC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|Add0~9 .extended_lut = "off";
defparam \PWM_DC|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \PWM_DC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N32
dffeas \PWM_DC|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DC|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[1] .is_wysiwyg = "true";
defparam \PWM_DC|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N33
cyclonev_lcell_comb \PWM_DC|Add0~5 (
// Equation(s):
// \PWM_DC|Add0~5_sumout  = SUM(( \PWM_DC|count [2] ) + ( GND ) + ( \PWM_DC|Add0~10  ))
// \PWM_DC|Add0~6  = CARRY(( \PWM_DC|count [2] ) + ( GND ) + ( \PWM_DC|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM_DC|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM_DC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DC|Add0~5_sumout ),
	.cout(\PWM_DC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|Add0~5 .extended_lut = "off";
defparam \PWM_DC|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM_DC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N35
dffeas \PWM_DC|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DC|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[2] .is_wysiwyg = "true";
defparam \PWM_DC|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N36
cyclonev_lcell_comb \PWM_DC|Add0~1 (
// Equation(s):
// \PWM_DC|Add0~1_sumout  = SUM(( \PWM_DC|count [3] ) + ( GND ) + ( \PWM_DC|Add0~6  ))
// \PWM_DC|Add0~2  = CARRY(( \PWM_DC|count [3] ) + ( GND ) + ( \PWM_DC|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM_DC|count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM_DC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DC|Add0~1_sumout ),
	.cout(\PWM_DC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|Add0~1 .extended_lut = "off";
defparam \PWM_DC|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM_DC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N38
dffeas \PWM_DC|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DC|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[3] .is_wysiwyg = "true";
defparam \PWM_DC|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N39
cyclonev_lcell_comb \PWM_DC|Add0~25 (
// Equation(s):
// \PWM_DC|Add0~25_sumout  = SUM(( \PWM_DC|count [4] ) + ( GND ) + ( \PWM_DC|Add0~2  ))
// \PWM_DC|Add0~26  = CARRY(( \PWM_DC|count [4] ) + ( GND ) + ( \PWM_DC|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM_DC|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM_DC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DC|Add0~25_sumout ),
	.cout(\PWM_DC|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|Add0~25 .extended_lut = "off";
defparam \PWM_DC|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM_DC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N41
dffeas \PWM_DC|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DC|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[4] .is_wysiwyg = "true";
defparam \PWM_DC|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N42
cyclonev_lcell_comb \PWM_DC|Add0~13 (
// Equation(s):
// \PWM_DC|Add0~13_sumout  = SUM(( \PWM_DC|count [5] ) + ( GND ) + ( \PWM_DC|Add0~26  ))
// \PWM_DC|Add0~14  = CARRY(( \PWM_DC|count [5] ) + ( GND ) + ( \PWM_DC|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM_DC|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM_DC|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DC|Add0~13_sumout ),
	.cout(\PWM_DC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|Add0~13 .extended_lut = "off";
defparam \PWM_DC|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM_DC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N43
dffeas \PWM_DC|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DC|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[5] .is_wysiwyg = "true";
defparam \PWM_DC|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N45
cyclonev_lcell_comb \PWM_DC|Add0~21 (
// Equation(s):
// \PWM_DC|Add0~21_sumout  = SUM(( \PWM_DC|count [6] ) + ( GND ) + ( \PWM_DC|Add0~14  ))
// \PWM_DC|Add0~22  = CARRY(( \PWM_DC|count [6] ) + ( GND ) + ( \PWM_DC|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM_DC|count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM_DC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DC|Add0~21_sumout ),
	.cout(\PWM_DC|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|Add0~21 .extended_lut = "off";
defparam \PWM_DC|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM_DC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N47
dffeas \PWM_DC|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DC|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[6] .is_wysiwyg = "true";
defparam \PWM_DC|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N48
cyclonev_lcell_comb \PWM_DC|Add0~17 (
// Equation(s):
// \PWM_DC|Add0~17_sumout  = SUM(( \PWM_DC|count [7] ) + ( GND ) + ( \PWM_DC|Add0~22  ))
// \PWM_DC|Add0~18  = CARRY(( \PWM_DC|count [7] ) + ( GND ) + ( \PWM_DC|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM_DC|count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM_DC|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DC|Add0~17_sumout ),
	.cout(\PWM_DC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|Add0~17 .extended_lut = "off";
defparam \PWM_DC|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM_DC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N50
dffeas \PWM_DC|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DC|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[7] .is_wysiwyg = "true";
defparam \PWM_DC|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N51
cyclonev_lcell_comb \PWM_DC|Add0~33 (
// Equation(s):
// \PWM_DC|Add0~33_sumout  = SUM(( \PWM_DC|count [8] ) + ( GND ) + ( \PWM_DC|Add0~18  ))
// \PWM_DC|Add0~34  = CARRY(( \PWM_DC|count [8] ) + ( GND ) + ( \PWM_DC|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM_DC|count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM_DC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DC|Add0~33_sumout ),
	.cout(\PWM_DC|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|Add0~33 .extended_lut = "off";
defparam \PWM_DC|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM_DC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N52
dffeas \PWM_DC|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DC|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[8] .is_wysiwyg = "true";
defparam \PWM_DC|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N54
cyclonev_lcell_comb \PWM_DC|Add0~29 (
// Equation(s):
// \PWM_DC|Add0~29_sumout  = SUM(( \PWM_DC|count [9] ) + ( GND ) + ( \PWM_DC|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM_DC|count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM_DC|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DC|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|Add0~29 .extended_lut = "off";
defparam \PWM_DC|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM_DC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N55
dffeas \PWM_DC|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DC|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[9] .is_wysiwyg = "true";
defparam \PWM_DC|count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y4_N32
dffeas \PWM_DC|d[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vc_main_block|data_out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[9] .is_wysiwyg = "true";
defparam \PWM_DC|d[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y4_N35
dffeas \PWM_DC|d[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vc_main_block|data_out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[8] .is_wysiwyg = "true";
defparam \PWM_DC|d[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N30
cyclonev_lcell_comb \PWM_DC|LessThan0~7 (
// Equation(s):
// \PWM_DC|LessThan0~7_combout  = ( \PWM_DC|d [8] & ( (\PWM_DC|count [9] & !\PWM_DC|d [9]) ) ) # ( !\PWM_DC|d [8] & ( (!\PWM_DC|count [9] & (\PWM_DC|count [8] & !\PWM_DC|d [9])) # (\PWM_DC|count [9] & ((!\PWM_DC|d [9]) # (\PWM_DC|count [8]))) ) )

	.dataa(!\PWM_DC|count [9]),
	.datab(!\PWM_DC|count [8]),
	.datac(gnd),
	.datad(!\PWM_DC|d [9]),
	.datae(gnd),
	.dataf(!\PWM_DC|d [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DC|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|LessThan0~7 .extended_lut = "off";
defparam \PWM_DC|LessThan0~7 .lut_mask = 64'h7711771155005500;
defparam \PWM_DC|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N33
cyclonev_lcell_comb \PWM_DC|LessThan0~6 (
// Equation(s):
// \PWM_DC|LessThan0~6_combout  = (!\PWM_DC|count [9] & (!\PWM_DC|d [9] & (!\PWM_DC|count [8] $ (\PWM_DC|d [8])))) # (\PWM_DC|count [9] & (\PWM_DC|d [9] & (!\PWM_DC|count [8] $ (\PWM_DC|d [8]))))

	.dataa(!\PWM_DC|count [9]),
	.datab(!\PWM_DC|count [8]),
	.datac(!\PWM_DC|d [9]),
	.datad(!\PWM_DC|d [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DC|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|LessThan0~6 .extended_lut = "off";
defparam \PWM_DC|LessThan0~6 .lut_mask = 64'h8421842184218421;
defparam \PWM_DC|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N10
dffeas \PWM_DC|d[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vc_main_block|data_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[4] .is_wysiwyg = "true";
defparam \PWM_DC|d[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y4_N59
dffeas \vc_main_block|data_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|data_out[6] .is_wysiwyg = "true";
defparam \vc_main_block|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N13
dffeas \PWM_DC|d[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vc_main_block|data_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[6] .is_wysiwyg = "true";
defparam \PWM_DC|d[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N17
dffeas \PWM_DC|d[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vc_main_block|data_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[7] .is_wysiwyg = "true";
defparam \PWM_DC|d[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N12
cyclonev_lcell_comb \PWM_DC|LessThan0~2 (
// Equation(s):
// \PWM_DC|LessThan0~2_combout  = ( \PWM_DC|d [7] & ( (\PWM_DC|count [7] & (!\PWM_DC|count [6] $ (\PWM_DC|d [6]))) ) ) # ( !\PWM_DC|d [7] & ( (!\PWM_DC|count [7] & (!\PWM_DC|count [6] $ (\PWM_DC|d [6]))) ) )

	.dataa(!\PWM_DC|count [7]),
	.datab(!\PWM_DC|count [6]),
	.datac(gnd),
	.datad(!\PWM_DC|d [6]),
	.datae(gnd),
	.dataf(!\PWM_DC|d [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DC|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|LessThan0~2 .extended_lut = "off";
defparam \PWM_DC|LessThan0~2 .lut_mask = 64'h8822882244114411;
defparam \PWM_DC|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N8
dffeas \PWM_DC|d[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vc_main_block|data_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[5] .is_wysiwyg = "true";
defparam \PWM_DC|d[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N0
cyclonev_lcell_comb \PWM_DC|LessThan0~3 (
// Equation(s):
// \PWM_DC|LessThan0~3_combout  = ( \PWM_DC|count [4] & ( (\PWM_DC|d [4] & (\PWM_DC|LessThan0~2_combout  & (!\PWM_DC|d [5] $ (\PWM_DC|count [5])))) ) ) # ( !\PWM_DC|count [4] & ( (!\PWM_DC|d [4] & (\PWM_DC|LessThan0~2_combout  & (!\PWM_DC|d [5] $ 
// (\PWM_DC|count [5])))) ) )

	.dataa(!\PWM_DC|d [4]),
	.datab(!\PWM_DC|LessThan0~2_combout ),
	.datac(!\PWM_DC|d [5]),
	.datad(!\PWM_DC|count [5]),
	.datae(gnd),
	.dataf(!\PWM_DC|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DC|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|LessThan0~3 .extended_lut = "off";
defparam \PWM_DC|LessThan0~3 .lut_mask = 64'h2002200210011001;
defparam \PWM_DC|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N15
cyclonev_lcell_comb \PWM_DC|LessThan0~4 (
// Equation(s):
// \PWM_DC|LessThan0~4_combout  = ( \PWM_DC|d [6] & ( (\PWM_DC|count [7] & !\PWM_DC|d [7]) ) ) # ( !\PWM_DC|d [6] & ( (!\PWM_DC|count [7] & (\PWM_DC|count [6] & !\PWM_DC|d [7])) # (\PWM_DC|count [7] & ((!\PWM_DC|d [7]) # (\PWM_DC|count [6]))) ) )

	.dataa(!\PWM_DC|count [7]),
	.datab(!\PWM_DC|count [6]),
	.datac(gnd),
	.datad(!\PWM_DC|d [7]),
	.datae(gnd),
	.dataf(!\PWM_DC|d [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DC|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|LessThan0~4 .extended_lut = "off";
defparam \PWM_DC|LessThan0~4 .lut_mask = 64'h7711771155005500;
defparam \PWM_DC|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N6
cyclonev_lcell_comb \PWM_DC|LessThan0~5 (
// Equation(s):
// \PWM_DC|LessThan0~5_combout  = ( \PWM_DC|d [5] & ( \PWM_DC|LessThan0~2_combout  & ( (!\PWM_DC|LessThan0~4_combout  & ((!\PWM_DC|count [4]) # ((!\PWM_DC|count [5]) # (\PWM_DC|d [4])))) ) ) ) # ( !\PWM_DC|d [5] & ( \PWM_DC|LessThan0~2_combout  & ( 
// (!\PWM_DC|LessThan0~4_combout  & (!\PWM_DC|count [5] & ((!\PWM_DC|count [4]) # (\PWM_DC|d [4])))) ) ) ) # ( \PWM_DC|d [5] & ( !\PWM_DC|LessThan0~2_combout  & ( !\PWM_DC|LessThan0~4_combout  ) ) ) # ( !\PWM_DC|d [5] & ( !\PWM_DC|LessThan0~2_combout  & ( 
// !\PWM_DC|LessThan0~4_combout  ) ) )

	.dataa(!\PWM_DC|LessThan0~4_combout ),
	.datab(!\PWM_DC|count [4]),
	.datac(!\PWM_DC|d [4]),
	.datad(!\PWM_DC|count [5]),
	.datae(!\PWM_DC|d [5]),
	.dataf(!\PWM_DC|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DC|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|LessThan0~5 .extended_lut = "off";
defparam \PWM_DC|LessThan0~5 .lut_mask = 64'hAAAAAAAA8A00AA8A;
defparam \PWM_DC|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N28
dffeas \PWM_DC|d[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vc_main_block|data_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[2] .is_wysiwyg = "true";
defparam \PWM_DC|d[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N25
dffeas \PWM_DC|d[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vc_main_block|data_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[3] .is_wysiwyg = "true";
defparam \PWM_DC|d[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N25
dffeas \vc_main_block|data_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|data_out[0] .is_wysiwyg = "true";
defparam \vc_main_block|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N23
dffeas \PWM_DC|d[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vc_main_block|data_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[0] .is_wysiwyg = "true";
defparam \PWM_DC|d[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y4_N13
dffeas \vc_main_block|data_out[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vc_main_block|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc_main_block|data_out[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vc_main_block|data_out[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vc_main_block|data_out[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y4_N25
dffeas \PWM_DC|d[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vc_main_block|data_out[1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[1] .is_wysiwyg = "true";
defparam \PWM_DC|d[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N24
cyclonev_lcell_comb \PWM_DC|LessThan0~0 (
// Equation(s):
// \PWM_DC|LessThan0~0_combout  = ( \PWM_DC|d [1] & ( (\PWM_DC|count [0] & (\PWM_DC|count [1] & !\PWM_DC|d [0])) ) ) # ( !\PWM_DC|d [1] & ( ((\PWM_DC|count [0] & !\PWM_DC|d [0])) # (\PWM_DC|count [1]) ) )

	.dataa(!\PWM_DC|count [0]),
	.datab(!\PWM_DC|count [1]),
	.datac(!\PWM_DC|d [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PWM_DC|d [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DC|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|LessThan0~0 .extended_lut = "off";
defparam \PWM_DC|LessThan0~0 .lut_mask = 64'h7373737310101010;
defparam \PWM_DC|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N21
cyclonev_lcell_comb \PWM_DC|LessThan0~1 (
// Equation(s):
// \PWM_DC|LessThan0~1_combout  = ( \PWM_DC|count [3] & ( \PWM_DC|LessThan0~0_combout  & ( ((!\PWM_DC|d [2]) # (!\PWM_DC|d [3])) # (\PWM_DC|count [2]) ) ) ) # ( !\PWM_DC|count [3] & ( \PWM_DC|LessThan0~0_combout  & ( (!\PWM_DC|d [3] & ((!\PWM_DC|d [2]) # 
// (\PWM_DC|count [2]))) ) ) ) # ( \PWM_DC|count [3] & ( !\PWM_DC|LessThan0~0_combout  & ( (!\PWM_DC|d [3]) # ((\PWM_DC|count [2] & !\PWM_DC|d [2])) ) ) ) # ( !\PWM_DC|count [3] & ( !\PWM_DC|LessThan0~0_combout  & ( (\PWM_DC|count [2] & (!\PWM_DC|d [2] & 
// !\PWM_DC|d [3])) ) ) )

	.dataa(!\PWM_DC|count [2]),
	.datab(!\PWM_DC|d [2]),
	.datac(!\PWM_DC|d [3]),
	.datad(gnd),
	.datae(!\PWM_DC|count [3]),
	.dataf(!\PWM_DC|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DC|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|LessThan0~1 .extended_lut = "off";
defparam \PWM_DC|LessThan0~1 .lut_mask = 64'h4040F4F4D0D0FDFD;
defparam \PWM_DC|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N24
cyclonev_lcell_comb \PWM_DC|LessThan0~8 (
// Equation(s):
// \PWM_DC|LessThan0~8_combout  = ( \PWM_DC|LessThan0~5_combout  & ( \PWM_DC|LessThan0~1_combout  & ( (!\PWM_DC|LessThan0~7_combout  & ((!\PWM_DC|LessThan0~6_combout ) # (!\PWM_DC|LessThan0~3_combout ))) ) ) ) # ( !\PWM_DC|LessThan0~5_combout  & ( 
// \PWM_DC|LessThan0~1_combout  & ( (!\PWM_DC|LessThan0~7_combout  & !\PWM_DC|LessThan0~6_combout ) ) ) ) # ( \PWM_DC|LessThan0~5_combout  & ( !\PWM_DC|LessThan0~1_combout  & ( !\PWM_DC|LessThan0~7_combout  ) ) ) # ( !\PWM_DC|LessThan0~5_combout  & ( 
// !\PWM_DC|LessThan0~1_combout  & ( (!\PWM_DC|LessThan0~7_combout  & !\PWM_DC|LessThan0~6_combout ) ) ) )

	.dataa(gnd),
	.datab(!\PWM_DC|LessThan0~7_combout ),
	.datac(!\PWM_DC|LessThan0~6_combout ),
	.datad(!\PWM_DC|LessThan0~3_combout ),
	.datae(!\PWM_DC|LessThan0~5_combout ),
	.dataf(!\PWM_DC|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DC|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|LessThan0~8 .extended_lut = "off";
defparam \PWM_DC|LessThan0~8 .lut_mask = 64'hC0C0CCCCC0C0CCC0;
defparam \PWM_DC|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N25
dffeas \PWM_DC|pwm_out (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DC|LessThan0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|pwm_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|pwm_out .is_wysiwyg = "true";
defparam \PWM_DC|pwm_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
