<profile>

<section name = "Vivado HLS Report for 'math_accel_Block_ZrsILi32ELb0EE11ap_int_1'" level="0">
<item name = "Date">Sun Sep  4 20:47:50 2016
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">math_accel</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00, 1.66, 2.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">0, 0, 0, 0, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 1</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 3</column>
<column name="Register">-, -, 3, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_sig_48">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sig_ioackin_out_stream_TREADY">1, 2, 1, 2</column>
<column name="out_stream_TDATA_blk_n">1, 2, 1, 2</column>
<column name="tmp_last_V_2_reload_blk_n">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_out_stream_TREADY">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, math_accel_Block__ZrsILi32ELb0EE11ap_int_.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, math_accel_Block__ZrsILi32ELb0EE11ap_int_.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, math_accel_Block__ZrsILi32ELb0EE11ap_int_.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, math_accel_Block__ZrsILi32ELb0EE11ap_int_.1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, math_accel_Block__ZrsILi32ELb0EE11ap_int_.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, math_accel_Block__ZrsILi32ELb0EE11ap_int_.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, math_accel_Block__ZrsILi32ELb0EE11ap_int_.1, return value</column>
<column name="sqrt_res">in, 32, ap_none, sqrt_res, pointer</column>
<column name="tmp_last_V_2_reload_dout">in, 1, ap_fifo, tmp_last_V_2_reload, pointer</column>
<column name="tmp_last_V_2_reload_empty_n">in, 1, ap_fifo, tmp_last_V_2_reload, pointer</column>
<column name="tmp_last_V_2_reload_read">out, 1, ap_fifo, tmp_last_V_2_reload, pointer</column>
<column name="out_stream_TDATA">out, 32, axis, out_stream_V_data_V, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream_V_dest_V, pointer</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream_V_dest_V, pointer</column>
<column name="out_stream_TDEST">out, 1, axis, out_stream_V_dest_V, pointer</column>
<column name="out_stream_TKEEP">out, 4, axis, out_stream_V_keep_V, pointer</column>
<column name="out_stream_TSTRB">out, 4, axis, out_stream_V_strb_V, pointer</column>
<column name="out_stream_TUSER">out, 1, axis, out_stream_V_user_V, pointer</column>
<column name="out_stream_TLAST">out, 1, axis, out_stream_V_last_V, pointer</column>
<column name="out_stream_TID">out, 1, axis, out_stream_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
