
HWPRobot.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000028  00800200  00001680  00001714  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001680  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000005d0  00800228  00800228  0000173c  2**0
                  ALLOC
  3 .stab         00002ee0  00000000  00000000  0000173c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000034ee  00000000  00000000  0000461c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  00007b0a  2**0
                  CONTENTS, READONLY
  6 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00007b1c  2**2
                  CONTENTS, READONLY
  7 .debug_info   00000bbc  00000000  00000000  00007b5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000b1a  00000000  00000000  00008718  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000001a  00000000  00000000  00009232  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000003e6  00000000  00000000  0000924c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
    PRR0 &= ~_BV(PRADC);

    // disable ADC for now
    ADCSRA = 0x00;
    // switch off analog comparator
    ACSR |= _BV(ACD);
       0:	84 c0       	rjmp	.+264    	; 0x10a <__ctors_end>
       2:	00 00       	nop
       4:	a1 c0       	rjmp	.+322    	; 0x148 <__bad_interrupt>
       6:	00 00       	nop
       8:	9f c0       	rjmp	.+318    	; 0x148 <__bad_interrupt>
       a:	00 00       	nop
       c:	9d c0       	rjmp	.+314    	; 0x148 <__bad_interrupt>
       e:	00 00       	nop
      10:	9b c0       	rjmp	.+310    	; 0x148 <__bad_interrupt>
      12:	00 00       	nop
      14:	99 c0       	rjmp	.+306    	; 0x148 <__bad_interrupt>
      16:	00 00       	nop
      18:	97 c0       	rjmp	.+302    	; 0x148 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	95 c0       	rjmp	.+298    	; 0x148 <__bad_interrupt>
      1e:	00 00       	nop
      20:	93 c0       	rjmp	.+294    	; 0x148 <__bad_interrupt>
      22:	00 00       	nop
      24:	91 c0       	rjmp	.+290    	; 0x148 <__bad_interrupt>
      26:	00 00       	nop
      28:	8f c0       	rjmp	.+286    	; 0x148 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	8d c0       	rjmp	.+282    	; 0x148 <__bad_interrupt>
      2e:	00 00       	nop
      30:	8b c0       	rjmp	.+278    	; 0x148 <__bad_interrupt>
      32:	00 00       	nop
      34:	89 c0       	rjmp	.+274    	; 0x148 <__bad_interrupt>
      36:	00 00       	nop
      38:	87 c0       	rjmp	.+270    	; 0x148 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	85 c0       	rjmp	.+266    	; 0x148 <__bad_interrupt>
      3e:	00 00       	nop
      40:	83 c0       	rjmp	.+262    	; 0x148 <__bad_interrupt>
      42:	00 00       	nop
      44:	81 c0       	rjmp	.+258    	; 0x148 <__bad_interrupt>
      46:	00 00       	nop
      48:	7f c0       	rjmp	.+254    	; 0x148 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	7d c0       	rjmp	.+250    	; 0x148 <__bad_interrupt>
      4e:	00 00       	nop
      50:	7b c0       	rjmp	.+246    	; 0x148 <__bad_interrupt>
      52:	00 00       	nop
      54:	79 c0       	rjmp	.+242    	; 0x148 <__bad_interrupt>
      56:	00 00       	nop
      58:	77 c0       	rjmp	.+238    	; 0x148 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	75 c0       	rjmp	.+234    	; 0x148 <__bad_interrupt>
      5e:	00 00       	nop
      60:	73 c0       	rjmp	.+230    	; 0x148 <__bad_interrupt>
      62:	00 00       	nop
      64:	71 c0       	rjmp	.+226    	; 0x148 <__bad_interrupt>
      66:	00 00       	nop
      68:	6f c0       	rjmp	.+222    	; 0x148 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	6d c0       	rjmp	.+218    	; 0x148 <__bad_interrupt>
      6e:	00 00       	nop
      70:	6b c0       	rjmp	.+214    	; 0x148 <__bad_interrupt>
      72:	00 00       	nop
      74:	6a c0       	rjmp	.+212    	; 0x14a <__vector_29>
      76:	00 00       	nop
      78:	67 c0       	rjmp	.+206    	; 0x148 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	65 c0       	rjmp	.+202    	; 0x148 <__bad_interrupt>
      7e:	00 00       	nop
      80:	63 c0       	rjmp	.+198    	; 0x148 <__bad_interrupt>
      82:	00 00       	nop
      84:	61 c0       	rjmp	.+194    	; 0x148 <__bad_interrupt>
      86:	00 00       	nop
      88:	5f c0       	rjmp	.+190    	; 0x148 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	5d c0       	rjmp	.+186    	; 0x148 <__bad_interrupt>
      8e:	00 00       	nop
      90:	a9 c0       	rjmp	.+338    	; 0x1e4 <__vector_36>
      92:	00 00       	nop
      94:	c6 c0       	rjmp	.+396    	; 0x222 <__vector_37>
      96:	00 00       	nop
      98:	57 c0       	rjmp	.+174    	; 0x148 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	55 c0       	rjmp	.+170    	; 0x148 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	53 c0       	rjmp	.+166    	; 0x148 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	51 c0       	rjmp	.+162    	; 0x148 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	4f c0       	rjmp	.+158    	; 0x148 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	4d c0       	rjmp	.+154    	; 0x148 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	4b c0       	rjmp	.+150    	; 0x148 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	49 c0       	rjmp	.+146    	; 0x148 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	47 c0       	rjmp	.+142    	; 0x148 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	cf c0       	rjmp	.+414    	; 0x25c <__vector_47>
      be:	00 00       	nop
      c0:	43 c0       	rjmp	.+134    	; 0x148 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	41 c0       	rjmp	.+130    	; 0x148 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	3f c0       	rjmp	.+126    	; 0x148 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	3d c0       	rjmp	.+122    	; 0x148 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	3b c0       	rjmp	.+118    	; 0x148 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	39 c0       	rjmp	.+114    	; 0x148 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	37 c0       	rjmp	.+110    	; 0x148 <__bad_interrupt>
      da:	00 00       	nop
      dc:	35 c0       	rjmp	.+106    	; 0x148 <__bad_interrupt>
      de:	00 00       	nop
      e0:	33 c0       	rjmp	.+102    	; 0x148 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	05 a8       	ldd	r0, Z+53	; 0x35
      e6:	4c cd       	rjmp	.-1384   	; 0xfffffb80 <__eeprom_end+0xff7efb80>
      e8:	b2 d4       	rcall	.+2404   	; 0xa4e <L_getUptimeEnd145+0xf6>
      ea:	4e b9       	out	0x0e, r20	; 14
      ec:	38 36       	cpi	r19, 0x68	; 104
      ee:	a9 02       	muls	r26, r25
      f0:	0c 50       	subi	r16, 0x0C	; 12
      f2:	b9 91       	ld	r27, Y+
      f4:	86 88       	ldd	r8, Z+22	; 0x16
      f6:	08 3c       	cpi	r16, 0xC8	; 200
      f8:	a6 aa       	std	Z+54, r10	; 0x36
      fa:	aa 2a       	or	r10, r26
      fc:	be 00       	.word	0x00be	; ????
      fe:	00 00       	nop
     100:	80 3f       	cpi	r24, 0xF0	; 240

00000102 <__trampolines_end>:
     102:	42 6f       	ori	r20, 0xF2	; 242
     104:	6f 74       	andi	r22, 0x4F	; 79
     106:	65 64       	ori	r22, 0x45	; 69
	...

0000010a <__ctors_end>:
     10a:	11 24       	eor	r1, r1
     10c:	1f be       	out	0x3f, r1	; 63
     10e:	cf ef       	ldi	r28, 0xFF	; 255
     110:	d1 e2       	ldi	r29, 0x21	; 33
     112:	de bf       	out	0x3e, r29	; 62
     114:	cd bf       	out	0x3d, r28	; 61

00000116 <init_GPIOR0>:
     116:	1e ba       	out	0x1e, r1	; 30

00000118 <__do_copy_data>:
     118:	12 e0       	ldi	r17, 0x02	; 2
     11a:	a0 e0       	ldi	r26, 0x00	; 0
     11c:	b2 e0       	ldi	r27, 0x02	; 2
     11e:	e0 e8       	ldi	r30, 0x80	; 128
     120:	f6 e1       	ldi	r31, 0x16	; 22
     122:	00 e0       	ldi	r16, 0x00	; 0
     124:	0b bf       	out	0x3b, r16	; 59
     126:	02 c0       	rjmp	.+4      	; 0x12c <__do_copy_data+0x14>
     128:	07 90       	elpm	r0, Z+
     12a:	0d 92       	st	X+, r0
     12c:	a8 32       	cpi	r26, 0x28	; 40
     12e:	b1 07       	cpc	r27, r17
     130:	d9 f7       	brne	.-10     	; 0x128 <__do_copy_data+0x10>

00000132 <__do_clear_bss>:
     132:	27 e0       	ldi	r18, 0x07	; 7
     134:	a8 e2       	ldi	r26, 0x28	; 40
     136:	b2 e0       	ldi	r27, 0x02	; 2
     138:	01 c0       	rjmp	.+2      	; 0x13c <.do_clear_bss_start>

0000013a <.do_clear_bss_loop>:
     13a:	1d 92       	st	X+, r1

0000013c <.do_clear_bss_start>:
     13c:	a8 3f       	cpi	r26, 0xF8	; 248
     13e:	b2 07       	cpc	r27, r18
     140:	e1 f7       	brne	.-8      	; 0x13a <.do_clear_bss_loop>
     142:	8d d3       	rcall	.+1818   	; 0x85e <main>
     144:	0c 94 3e 0b 	jmp	0x167c	; 0x167c <_exit>

00000148 <__bad_interrupt>:
     148:	50 c3       	rjmp	.+1696   	; 0x7ea <__vector_default>

0000014a <__vector_29>:
*/


.global ADC_vect
ADC_vect:
    push r2
     14a:	2f 92       	push	r2
    in r2, _SFR_IO_ADDR(SREG)
     14c:	2f b6       	in	r2, 0x3f	; 63
    push r23
     14e:	7f 93       	push	r23
    push r24
     150:	8f 93       	push	r24
    push r25
     152:	9f 93       	push	r25
    push YL
     154:	cf 93       	push	r28
    push YH
     156:	df 93       	push	r29
    push ZL
     158:	ef 93       	push	r30
    push ZH
     15a:	ff 93       	push	r31

    // load ADC_currentChannel
    lds YL, ADC_currentChannel
     15c:	c0 91 5e 06 	lds	r28, 0x065E	; 0x80065e <ADC_currentChannel>
    lds YH, ADC_currentChannel + 1
     160:	d0 91 5f 06 	lds	r29, 0x065F	; 0x80065f <ADC_currentChannel+0x1>
    // make a copy of ADC_currentChannel for later use
    movw ZL, YL
     164:	fe 01       	movw	r30, r28

    // if (++ADC_currentChannel != ADC_channels + ADC_CHANNEL_COUNT)
    subi ZL, lo8(-(8 + 2 * ADC_FILTER_SIZE))
     166:	e6 5f       	subi	r30, 0xF6	; 246
    sbci ZH, hi8(-(8 + 2 * ADC_FILTER_SIZE))
     168:	ff 4f       	sbci	r31, 0xFF	; 255
    ldi r24, hi8(ADC_channels + ADC_CHANNEL_COUNT * (8 + 2 * ADC_FILTER_SIZE))
     16a:	86 e0       	ldi	r24, 0x06	; 6
    cpi ZL, lo8(ADC_channels + ADC_CHANNEL_COUNT * (8 + 2 * ADC_FILTER_SIZE))
     16c:	e4 37       	cpi	r30, 0x74	; 116
    cpc ZH, r24
     16e:	f8 07       	cpc	r31, r24
    breq ADC_RESET_CURRENT_CHANNEL
     170:	b1 f1       	breq	.+108    	; 0x1de <ADC_RESET_CURRENT_CHANNEL>

00000172 <ADC_SET_CHANNEL>:

ADC_SET_CHANNEL:
    // ADMUX  = ADC_currentChannel->admux;
    // ADMUX is set for the next conversion as early as possible to give the
    // voltage some time to stabilize
    ldd r24, Z+1
     172:	81 81       	ldd	r24, Z+1	; 0x01
    sts _SFR_MEM_ADDR(ADMUX), r24
     174:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>

    // ADCSRB  = ADC_currentChannel->adcsrb;
    ldd r24, Z+2
     178:	82 81       	ldd	r24, Z+2	; 0x02
    sts _SFR_MEM_ADDR(ADCSRB), r24
     17a:	80 93 7b 00 	sts	0x007B, r24	; 0x80007b <__TEXT_REGION_LENGTH__+0x7e007b>

    // store updated ADC_currentChannel
    sts ADC_currentChannel + 1, ZH
     17e:	f0 93 5f 06 	sts	0x065F, r31	; 0x80065f <ADC_currentChannel+0x1>
    sts ADC_currentChannel, ZL
     182:	e0 93 5e 06 	sts	0x065E, r30	; 0x80065e <ADC_currentChannel>
    // Note: YH:YL contains "old" value of ADC_currentChannel to which result
    // of conversion corresponds to.

    // move position index in history array to next element
    // uint8_t pos = (ADC_currentChannel->pos + 1) & (ADC_FILTER_SIZE - 1);
    ld ZL, Y
     186:	e8 81       	ld	r30, Y
    inc ZL
     188:	e3 95       	inc	r30
    andi ZL, ADC_FILTER_SIZE-1
     18a:	e0 70       	andi	r30, 0x00	; 0

    // ADC_currentChannel->pos = pos;
    st  Y, ZL
     18c:	e8 83       	st	Y, r30

    // update sum of samples and history element
    // ADC_currentChannel->sum = ADC_currentChannel->sum - ADC_currentChannel->history[pos] + value;

    // calculate address of (ADC_currentChannel->history[pos]) - 8 in ZH:ZL
    eor ZH, ZH
     18e:	ff 27       	eor	r31, r31
    add ZL, ZL // ZH:ZL = pos*2
     190:	ee 0f       	add	r30, r30
    adc ZH, ZH
     192:	ff 1f       	adc	r31, r31
    add ZL, YL // add address of ADC_currentChannel to ZH:ZL
     194:	ec 0f       	add	r30, r28
    adc ZH, YH
     196:	fd 1f       	adc	r31, r29
    // interleaved execution of:
    //   load ADC_currentChannel->history[pos] (into r23,r24)
    //   uint16_t value = ADC; // read 10 bit ADC value (into r25, r25)
    //   ADC_currentChannel->history[pos] = value;
    //   subtract ADC_currentChannel->history[pos] - value
    ldd r23, Z+8
     198:	70 85       	ldd	r23, Z+8	; 0x08
    lds r25, _SFR_MEM_ADDR(ADCL)
     19a:	90 91 78 00 	lds	r25, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
    std Z+8, r25
     19e:	90 87       	std	Z+8, r25	; 0x08
    sub r23, r25
     1a0:	79 1b       	sub	r23, r25

    ldd r24, Z+9
     1a2:	81 85       	ldd	r24, Z+9	; 0x09
    lds r25, _SFR_MEM_ADDR(ADCH)
     1a4:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
    std Z+9, r25
     1a8:	91 87       	std	Z+9, r25	; 0x09
    sbc r24, r25
     1aa:	89 0b       	sbc	r24, r25
    // result of subtraction as int16_t in r24:r23

    // convert int16_t to 24bit, result in r25:r24:r23
    mov r25, r24
     1ac:	98 2f       	mov	r25, r24
    add r25, r25
     1ae:	99 0f       	add	r25, r25
    sbc r25, r25
     1b0:	99 0b       	sbc	r25, r25

    // interleaved execution of:
    //   load ADC_currentChannel->sum (24 bits only)
    //   subtract difference (history[pos]-value) from ADC_currentChannel->sum
    //   store updated value to ADC_currentChannel->sum
    ldd ZL, Y+4
     1b2:	ec 81       	ldd	r30, Y+4	; 0x04
    sub ZL, r23
     1b4:	e7 1b       	sub	r30, r23
    std Y+4, ZL
     1b6:	ec 83       	std	Y+4, r30	; 0x04

    ldd ZL, Y+5
     1b8:	ed 81       	ldd	r30, Y+5	; 0x05
    sbc ZL, r24
     1ba:	e8 0b       	sbc	r30, r24
    std Y+5, ZL
     1bc:	ed 83       	std	Y+5, r30	; 0x05

    ldd ZL, Y+6
     1be:	ee 81       	ldd	r30, Y+6	; 0x06
    sbc ZL, r25
     1c0:	e9 0b       	sbc	r30, r25
    std Y+6, ZL
     1c2:	ee 83       	std	Y+6, r30	; 0x06

    // clear up-to-date flag (bit 7 of ADC_currentChannel->channel)
    ldd ZL, Y+3
     1c4:	eb 81       	ldd	r30, Y+3	; 0x03
    andi ZL, 0x7F
     1c6:	ef 77       	andi	r30, 0x7F	; 127
    std Y+3, ZL
     1c8:	eb 83       	std	Y+3, r30	; 0x03

    // starting a conversion is done in TIMER5_COMPA_vect
    // (see tools/timeTask/timeTask_isr.S)

    pop ZH
     1ca:	ff 91       	pop	r31
    pop ZL
     1cc:	ef 91       	pop	r30
    pop YH
     1ce:	df 91       	pop	r29
    pop YL
     1d0:	cf 91       	pop	r28
    pop r25
     1d2:	9f 91       	pop	r25
    pop r24
     1d4:	8f 91       	pop	r24
    pop r23
     1d6:	7f 91       	pop	r23
    out _SFR_IO_ADDR(SREG), r2
     1d8:	2f be       	out	0x3f, r2	; 63
    pop r2
     1da:	2f 90       	pop	r2
    reti
     1dc:	18 95       	reti

000001de <ADC_RESET_CURRENT_CHANNEL>:

ADC_RESET_CURRENT_CHANNEL:
    // ADC_currentChannel = &ADC_channels[0];
    ldi ZL, lo8(ADC_channels)
     1de:	e0 e6       	ldi	r30, 0x60	; 96
    ldi ZH, hi8(ADC_channels)
     1e0:	f6 e0       	ldi	r31, 0x06	; 6
    rjmp ADC_SET_CHANNEL
     1e2:	c7 cf       	rjmp	.-114    	; 0x172 <ADC_SET_CHANNEL>

000001e4 <__vector_36>:
    uart_rxISR(0)
    uart_txISR(0)
#endif

#ifdef USE_UART1
    uart_rxISR(1)
     1e4:	2f 92       	push	r2
     1e6:	2f b6       	in	r2, 0x3f	; 63
     1e8:	2f 93       	push	r18
     1ea:	ef 93       	push	r30
     1ec:	ff 93       	push	r31
     1ee:	20 91 ce 00 	lds	r18, 0x00CE	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7e00ce>
     1f2:	e0 91 4d 06 	lds	r30, 0x064D	; 0x80064d <uart1>
     1f6:	e3 95       	inc	r30
     1f8:	ef 77       	andi	r30, 0x7F	; 127
     1fa:	f0 91 4e 06 	lds	r31, 0x064E	; 0x80064e <uart1+0x1>
     1fe:	fe 17       	cp	r31, r30
     200:	61 f0       	breq	.+24     	; 0x21a <RX_BUF_OVERFLOW1>
     202:	e0 93 4d 06 	sts	0x064D, r30	; 0x80064d <uart1>
     206:	f0 e0       	ldi	r31, 0x00	; 0
     208:	ec 58       	subi	r30, 0x8C	; 140
     20a:	f9 4f       	sbci	r31, 0xF9	; 249
     20c:	20 83       	st	Z, r18

0000020e <RX_ISR_END1>:
     20e:	ff 91       	pop	r31
     210:	ef 91       	pop	r30
     212:	2f 91       	pop	r18
     214:	2f be       	out	0x3f, r2	; 63
     216:	2f 90       	pop	r2
     218:	18 95       	reti

0000021a <RX_BUF_OVERFLOW1>:
     21a:	21 e0       	ldi	r18, 0x01	; 1
     21c:	20 93 51 06 	sts	0x0651, r18	; 0x800651 <uart1+0x4>
     220:	f6 cf       	rjmp	.-20     	; 0x20e <RX_ISR_END1>

00000222 <__vector_37>:
    uart_txISR(1)
     222:	2f 92       	push	r2
     224:	2f b6       	in	r2, 0x3f	; 63
     226:	ef 93       	push	r30
     228:	ff 93       	push	r31
     22a:	f0 91 4f 06 	lds	r31, 0x064F	; 0x80064f <uart1+0x2>
     22e:	e0 91 50 06 	lds	r30, 0x0650	; 0x800650 <uart1+0x3>
     232:	fe 17       	cp	r31, r30
     234:	79 f0       	breq	.+30     	; 0x254 <TX_ISR_DISABLE_UDRE1>
     236:	e3 95       	inc	r30
     238:	ef 7f       	andi	r30, 0xFF	; 255
     23a:	e0 93 50 06 	sts	0x0650, r30	; 0x800650 <uart1+0x3>
     23e:	f0 e0       	ldi	r31, 0x00	; 0
     240:	ec 50       	subi	r30, 0x0C	; 12
     242:	f9 4f       	sbci	r31, 0xF9	; 249
     244:	e0 81       	ld	r30, Z
     246:	e0 93 ce 00 	sts	0x00CE, r30	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7e00ce>

0000024a <TX_ISR_END1>:
     24a:	ff 91       	pop	r31
     24c:	ef 91       	pop	r30
     24e:	2f be       	out	0x3f, r2	; 63
     250:	2f 90       	pop	r2
     252:	18 95       	reti

00000254 <TX_ISR_DISABLE_UDRE1>:
     254:	e8 e9       	ldi	r30, 0x98	; 152
     256:	e0 93 c9 00 	sts	0x00C9, r30	; 0x8000c9 <__TEXT_REGION_LENGTH__+0x7e00c9>
     25a:	f7 cf       	rjmp	.-18     	; 0x24a <TX_ISR_END1>

0000025c <__vector_47>:
     25c:	2f 92       	push	r2
     25e:	2f b6       	in	r2, 0x3f	; 63
     260:	cf 93       	push	r28
     262:	df 93       	push	r29
     264:	ef 93       	push	r30
     266:	ff 93       	push	r31
     268:	ff 27       	eor	r31, r31
     26a:	c0 91 52 06 	lds	r28, 0x0652	; 0x800652 <timeTask_time_ms>
     26e:	d0 91 53 06 	lds	r29, 0x0653	; 0x800653 <timeTask_time_ms+0x1>
     272:	21 96       	adiw	r28, 0x01	; 1
     274:	c0 93 52 06 	sts	0x0652, r28	; 0x800652 <timeTask_time_ms>
     278:	d0 93 53 06 	sts	0x0653, r29	; 0x800653 <timeTask_time_ms+0x1>
     27c:	c0 91 54 06 	lds	r28, 0x0654	; 0x800654 <timeTask_time_ms+0x2>
     280:	d0 91 55 06 	lds	r29, 0x0655	; 0x800655 <timeTask_time_ms+0x3>
     284:	cf 1f       	adc	r28, r31
     286:	df 1f       	adc	r29, r31
     288:	c0 93 54 06 	sts	0x0654, r28	; 0x800654 <timeTask_time_ms+0x2>
     28c:	d0 93 55 06 	sts	0x0655, r29	; 0x800655 <timeTask_time_ms+0x3>
     290:	f0 99       	sbic	0x1e, 0	; 30
     292:	04 c0       	rjmp	.+8      	; 0x29c <TIMER5_COMPA_INDEX_1>
     294:	f0 9a       	sbi	0x1e, 0	; 30
     296:	e8 e0       	ldi	r30, 0x08	; 8
     298:	f2 e0       	ldi	r31, 0x02	; 2
     29a:	03 c0       	rjmp	.+6      	; 0x2a2 <TIMER5_COMPA_UPTIME>

0000029c <TIMER5_COMPA_INDEX_1>:
     29c:	f0 98       	cbi	0x1e, 0	; 30
     29e:	e6 e0       	ldi	r30, 0x06	; 6
     2a0:	f2 e0       	ldi	r31, 0x02	; 2

000002a2 <TIMER5_COMPA_UPTIME>:
     2a2:	c0 81       	ld	r28, Z
     2a4:	d1 81       	ldd	r29, Z+1	; 0x01
     2a6:	22 96       	adiw	r28, 0x02	; 2
     2a8:	d1 83       	std	Z+1, r29	; 0x01
     2aa:	c0 83       	st	Z, r28
     2ac:	c0 fd       	sbrc	r28, 0
     2ae:	05 c0       	rjmp	.+10     	; 0x2ba <TIMER5_COMPA_FINISH>
     2b0:	f2 9b       	sbis	0x1e, 2	; 30
     2b2:	03 c0       	rjmp	.+6      	; 0x2ba <TIMER5_COMPA_FINISH>
     2b4:	ef ec       	ldi	r30, 0xCF	; 207
     2b6:	e0 93 7a 00 	sts	0x007A, r30	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>

000002ba <TIMER5_COMPA_FINISH>:
     2ba:	ff 91       	pop	r31
     2bc:	ef 91       	pop	r30
     2be:	df 91       	pop	r29
     2c0:	cf 91       	pop	r28
     2c2:	2f be       	out	0x3f, r2	; 63
     2c4:	2f 90       	pop	r2
     2c6:	18 95       	reti

000002c8 <readPackets>:
    // transmit packet delimiter
    uart_write(DELIM);
}


static __attribute__ ((noinline)) void readPackets(void) {
     2c8:	ef 92       	push	r14
     2ca:	ff 92       	push	r15
     2cc:	0f 93       	push	r16
     2ce:	1f 93       	push	r17
     2d0:	cf 93       	push	r28
     2d2:	df 93       	push	r29
    register uint8_t tmpChksum = inChksum;
     2d4:	00 91 29 02 	lds	r16, 0x0229	; 0x800229 <inChksum>
    register uint16_t tmpBufLen = inBufLen;
     2d8:	c0 91 2b 02 	lds	r28, 0x022B	; 0x80022b <inBufLen>
     2dc:	d0 91 2c 02 	lds	r29, 0x022C	; 0x80022c <inBufLen+0x1>
    register uint8_t* tmpBuf = inBuf + tmpBufLen;
     2e0:	ce 01       	movw	r24, r28
     2e2:	83 5d       	subi	r24, 0xD3	; 211
     2e4:	9d 4f       	sbci	r25, 0xFD	; 253
     2e6:	7c 01       	movw	r14, r24
    register uint8_t tmpIsESC = isESC;
     2e8:	10 91 2a 02 	lds	r17, 0x022A	; 0x80022a <isESC>
     2ec:	08 c0       	rjmp	.+16     	; 0x2fe <readPackets+0x36>
            tmpBuf = inBuf;
            continue;
        }

        // place byte in incoming packet buffer
        *tmpBuf++ = data;
     2ee:	9f ef       	ldi	r25, 0xFF	; 255
     2f0:	e9 1a       	sub	r14, r25
     2f2:	f9 0a       	sbc	r15, r25
        tmpChksum ^= data;
     2f4:	08 27       	eor	r16, r24
     2f6:	10 e0       	ldi	r17, 0x00	; 0
            tmpChksum = 0;
            tmpBuf = inBuf;
            // set error flag
            errors |= COMM_ERR_BUFFERFULL;
        }
    } while (uart_available());
     2f8:	a0 d1       	rcall	.+832    	; 0x63a <uart_available1>
     2fa:	88 23       	and	r24, r24
     2fc:	f1 f0       	breq	.+60     	; 0x33a <readPackets+0x72>
    register uint8_t tmpIsESC = isESC;

    // while some data is available in the UART RX buffer
    do {
        // get the data byte
        register uint8_t data = uart_read();
     2fe:	8b d1       	rcall	.+790    	; 0x616 <uart_read1>

        if (tmpIsESC) { // if last data byte was the escape byte
     300:	11 11       	cpse	r17, r1
     302:	04 c0       	rjmp	.+8      	; 0x30c <readPackets+0x44>
            // no more escaping
            tmpIsESC = false;
        } else if (data == ESC) { // if data byte is the escape byte
     304:	81 31       	cpi	r24, 0x11	; 17
     306:	49 f1       	breq	.+82     	; 0x35a <readPackets+0x92>
            tmpIsESC = true; // set flag for indicating an escape sequence
            continue;
        } else if (data == DELIM) { // if data byte is delimiter, we should have a complete packet in the incoming buffer
     308:	8b 32       	cpi	r24, 0x2B	; 43
     30a:	49 f1       	breq	.+82     	; 0x35e <readPackets+0x96>
            tmpBuf = inBuf;
            continue;
        }

        // place byte in incoming packet buffer
        *tmpBuf++ = data;
     30c:	f7 01       	movw	r30, r14
     30e:	80 83       	st	Z, r24
        tmpChksum ^= data;

        if (++tmpBufLen == COMM_RECV_BUFFER_SIZE) { // if incoming packet buffer is full
     310:	21 96       	adiw	r28, 0x01	; 1
     312:	c1 15       	cp	r28, r1
     314:	f4 e0       	ldi	r31, 0x04	; 4
     316:	df 07       	cpc	r29, r31
     318:	51 f7       	brne	.-44     	; 0x2ee <readPackets+0x26>
            // clear buffer
            tmpBufLen = 0;
            tmpChksum = 0;
            tmpBuf = inBuf;
            // set error flag
            errors |= COMM_ERR_BUFFERFULL;
     31a:	80 91 28 02 	lds	r24, 0x0228	; 0x800228 <__data_end>
     31e:	81 60       	ori	r24, 0x01	; 1
     320:	80 93 28 02 	sts	0x0228, r24	; 0x800228 <__data_end>
     324:	10 e0       	ldi	r17, 0x00	; 0

        if (++tmpBufLen == COMM_RECV_BUFFER_SIZE) { // if incoming packet buffer is full
            // clear buffer
            tmpBufLen = 0;
            tmpChksum = 0;
            tmpBuf = inBuf;
     326:	8d e2       	ldi	r24, 0x2D	; 45
     328:	e8 2e       	mov	r14, r24
     32a:	82 e0       	ldi	r24, 0x02	; 2
     32c:	f8 2e       	mov	r15, r24
        *tmpBuf++ = data;
        tmpChksum ^= data;

        if (++tmpBufLen == COMM_RECV_BUFFER_SIZE) { // if incoming packet buffer is full
            // clear buffer
            tmpBufLen = 0;
     32e:	d0 e0       	ldi	r29, 0x00	; 0
     330:	c0 e0       	ldi	r28, 0x00	; 0
            tmpChksum = 0;
     332:	00 e0       	ldi	r16, 0x00	; 0
            tmpBuf = inBuf;
            // set error flag
            errors |= COMM_ERR_BUFFERFULL;
        }
    } while (uart_available());
     334:	82 d1       	rcall	.+772    	; 0x63a <uart_available1>
     336:	81 11       	cpse	r24, r1
     338:	e2 cf       	rjmp	.-60     	; 0x2fe <readPackets+0x36>

    // update current checksum and buffer position in memory before exiting
    inChksum = tmpChksum;
     33a:	00 93 29 02 	sts	0x0229, r16	; 0x800229 <inChksum>
    inBufLen = tmpBufLen;
     33e:	d0 93 2c 02 	sts	0x022C, r29	; 0x80022c <inBufLen+0x1>
     342:	c0 93 2b 02 	sts	0x022B, r28	; 0x80022b <inBufLen>
    isESC = tmpIsESC;
     346:	11 70       	andi	r17, 0x01	; 1
     348:	10 93 2a 02 	sts	0x022A, r17	; 0x80022a <isESC>
}
     34c:	df 91       	pop	r29
     34e:	cf 91       	pop	r28
     350:	1f 91       	pop	r17
     352:	0f 91       	pop	r16
     354:	ff 90       	pop	r15
     356:	ef 90       	pop	r14
     358:	08 95       	ret

        if (tmpIsESC) { // if last data byte was the escape byte
            // no more escaping
            tmpIsESC = false;
        } else if (data == ESC) { // if data byte is the escape byte
            tmpIsESC = true; // set flag for indicating an escape sequence
     35a:	11 e0       	ldi	r17, 0x01	; 1
     35c:	cd cf       	rjmp	.-102    	; 0x2f8 <readPackets+0x30>
            continue;
        } else if (data == DELIM) { // if data byte is delimiter, we should have a complete packet in the incoming buffer
            if (tmpBufLen >= 4) { // if number of bytes in buffer is at least the minimum size, we might have received a full packet
     35e:	c4 30       	cpi	r28, 0x04	; 4
     360:	d1 05       	cpc	r29, r1
     362:	68 f4       	brcc	.+26     	; 0x37e <readPackets+0xb6>
                    } else
                        errors |= COMM_ERR_SIZE_MISMATCH;
                } else
                    errors |= COMM_ERR_HEADER_CHECKSUM;
            } else
                errors |= COMM_ERR_TOO_SMALL;
     364:	80 91 28 02 	lds	r24, 0x0228	; 0x800228 <__data_end>
     368:	82 60       	ori	r24, 0x02	; 2
     36a:	80 93 28 02 	sts	0x0228, r24	; 0x800228 <__data_end>

            // clear incoming packet buffer and checksum
            tmpBufLen = 0;
            tmpChksum = 0;
     36e:	00 e0       	ldi	r16, 0x00	; 0
            tmpBuf = inBuf;
     370:	9d e2       	ldi	r25, 0x2D	; 45
     372:	e9 2e       	mov	r14, r25
     374:	92 e0       	ldi	r25, 0x02	; 2
     376:	f9 2e       	mov	r15, r25
                    errors |= COMM_ERR_HEADER_CHECKSUM;
            } else
                errors |= COMM_ERR_TOO_SMALL;

            // clear incoming packet buffer and checksum
            tmpBufLen = 0;
     378:	d0 e0       	ldi	r29, 0x00	; 0
     37a:	c0 e0       	ldi	r28, 0x00	; 0
     37c:	bd cf       	rjmp	.-134    	; 0x2f8 <readPackets+0x30>
            tmpIsESC = true; // set flag for indicating an escape sequence
            continue;
        } else if (data == DELIM) { // if data byte is delimiter, we should have a complete packet in the incoming buffer
            if (tmpBufLen >= 4) { // if number of bytes in buffer is at least the minimum size, we might have received a full packet

                register uint8_t chksumSize = inBuf[0]; // read low byte of payload size
     37e:	80 91 2d 02 	lds	r24, 0x022D	; 0x80022d <inBuf>
                data = inBuf[1]; // read high byte of payload size
                uint16_t size = chksumSize | ((uint16_t)data << 8); // compute payload size

                // calculate 4-bit checksum for payload size in low nibble
                chksumSize ^= data;
     382:	90 91 2e 02 	lds	r25, 0x022E	; 0x80022e <inBuf+0x1>
     386:	89 27       	eor	r24, r25
                chksumSize = (chksumSize >> 4) ^ (chksumSize & 0x0F);
     388:	98 2f       	mov	r25, r24
     38a:	92 95       	swap	r25
     38c:	9f 70       	andi	r25, 0x0F	; 15
     38e:	8f 70       	andi	r24, 0x0F	; 15
     390:	89 27       	eor	r24, r25

                data = inBuf[2]; // read checksum for payload size (bits 7-4) and channel ID (bits 3-0)
     392:	e0 91 2f 02 	lds	r30, 0x022F	; 0x80022f <inBuf+0x2>

                if ((data >> 4) == chksumSize) { // check for mismatch of payload size checksum
     396:	9e 2f       	mov	r25, r30
     398:	92 95       	swap	r25
     39a:	9f 70       	andi	r25, 0x0F	; 15
     39c:	98 17       	cp	r25, r24
     39e:	21 f0       	breq	.+8      	; 0x3a8 <readPackets+0xe0>
                        } else
                            errors |= COMM_ERR_CHECKSUM;
                    } else
                        errors |= COMM_ERR_SIZE_MISMATCH;
                } else
                    errors |= COMM_ERR_HEADER_CHECKSUM;
     3a0:	80 91 28 02 	lds	r24, 0x0228	; 0x800228 <__data_end>
     3a4:	84 60       	ori	r24, 0x04	; 4
     3a6:	e1 cf       	rjmp	.-62     	; 0x36a <readPackets+0xa2>
                chksumSize = (chksumSize >> 4) ^ (chksumSize & 0x0F);

                data = inBuf[2]; // read checksum for payload size (bits 7-4) and channel ID (bits 3-0)

                if ((data >> 4) == chksumSize) { // check for mismatch of payload size checksum
                    if (size == tmpBufLen - 4) { // check packet length
     3a8:	24 97       	sbiw	r28, 0x04	; 4
     3aa:	80 91 2d 02 	lds	r24, 0x022D	; 0x80022d <inBuf>
     3ae:	90 91 2e 02 	lds	r25, 0x022E	; 0x80022e <inBuf+0x1>
     3b2:	c8 17       	cp	r28, r24
     3b4:	d9 07       	cpc	r29, r25
     3b6:	21 f0       	breq	.+8      	; 0x3c0 <readPackets+0xf8>
                            else
                                errors |= COMM_ERR_UNREGISTEREDCHANNEL;
                        } else
                            errors |= COMM_ERR_CHECKSUM;
                    } else
                        errors |= COMM_ERR_SIZE_MISMATCH;
     3b8:	80 91 28 02 	lds	r24, 0x0228	; 0x800228 <__data_end>
     3bc:	88 60       	ori	r24, 0x08	; 8
     3be:	d5 cf       	rjmp	.-86     	; 0x36a <readPackets+0xa2>

                data = inBuf[2]; // read checksum for payload size (bits 7-4) and channel ID (bits 3-0)

                if ((data >> 4) == chksumSize) { // check for mismatch of payload size checksum
                    if (size == tmpBufLen - 4) { // check packet length
                        if (tmpChksum == 0) { // if global checksum is ok
     3c0:	01 11       	cpse	r16, r1
     3c2:	17 c0       	rjmp	.+46     	; 0x3f2 <readPackets+0x12a>
                            register uint8_t channel = data & 0x0F; // get channel number
     3c4:	ef 70       	andi	r30, 0x0F	; 15
                            // execute callback function
                            if (communication_ChannelReceivers[channel])
     3c6:	f0 e0       	ldi	r31, 0x00	; 0
     3c8:	ee 0f       	add	r30, r30
     3ca:	ff 1f       	adc	r31, r31
     3cc:	e3 5d       	subi	r30, 0xD3	; 211
     3ce:	f9 4f       	sbci	r31, 0xF9	; 249
     3d0:	01 90       	ld	r0, Z+
     3d2:	f0 81       	ld	r31, Z
     3d4:	e0 2d       	mov	r30, r0
     3d6:	30 97       	sbiw	r30, 0x00	; 0
     3d8:	81 f0       	breq	.+32     	; 0x3fa <readPackets+0x132>
                                (communication_ChannelReceivers[channel])(inBuf+3, size);
     3da:	be 01       	movw	r22, r28
     3dc:	80 e3       	ldi	r24, 0x30	; 48
     3de:	92 e0       	ldi	r25, 0x02	; 2
     3e0:	09 95       	icall
     3e2:	10 2f       	mov	r17, r16
                errors |= COMM_ERR_TOO_SMALL;

            // clear incoming packet buffer and checksum
            tmpBufLen = 0;
            tmpChksum = 0;
            tmpBuf = inBuf;
     3e4:	3d e2       	ldi	r19, 0x2D	; 45
     3e6:	e3 2e       	mov	r14, r19
     3e8:	32 e0       	ldi	r19, 0x02	; 2
     3ea:	f3 2e       	mov	r15, r19
                    errors |= COMM_ERR_HEADER_CHECKSUM;
            } else
                errors |= COMM_ERR_TOO_SMALL;

            // clear incoming packet buffer and checksum
            tmpBufLen = 0;
     3ec:	d0 e0       	ldi	r29, 0x00	; 0
     3ee:	c0 e0       	ldi	r28, 0x00	; 0
     3f0:	83 cf       	rjmp	.-250    	; 0x2f8 <readPackets+0x30>
                            if (communication_ChannelReceivers[channel])
                                (communication_ChannelReceivers[channel])(inBuf+3, size);
                            else
                                errors |= COMM_ERR_UNREGISTEREDCHANNEL;
                        } else
                            errors |= COMM_ERR_CHECKSUM;
     3f2:	80 91 28 02 	lds	r24, 0x0228	; 0x800228 <__data_end>
     3f6:	80 61       	ori	r24, 0x10	; 16
     3f8:	b8 cf       	rjmp	.-144    	; 0x36a <readPackets+0xa2>
                            register uint8_t channel = data & 0x0F; // get channel number
                            // execute callback function
                            if (communication_ChannelReceivers[channel])
                                (communication_ChannelReceivers[channel])(inBuf+3, size);
                            else
                                errors |= COMM_ERR_UNREGISTEREDCHANNEL;
     3fa:	80 91 28 02 	lds	r24, 0x0228	; 0x800228 <__data_end>
     3fe:	80 62       	ori	r24, 0x20	; 32
     400:	80 93 28 02 	sts	0x0228, r24	; 0x800228 <__data_end>
     404:	10 2f       	mov	r17, r16
                errors |= COMM_ERR_TOO_SMALL;

            // clear incoming packet buffer and checksum
            tmpBufLen = 0;
            tmpChksum = 0;
            tmpBuf = inBuf;
     406:	2d e2       	ldi	r18, 0x2D	; 45
     408:	e2 2e       	mov	r14, r18
     40a:	22 e0       	ldi	r18, 0x02	; 2
     40c:	f2 2e       	mov	r15, r18
                    errors |= COMM_ERR_HEADER_CHECKSUM;
            } else
                errors |= COMM_ERR_TOO_SMALL;

            // clear incoming packet buffer and checksum
            tmpBufLen = 0;
     40e:	d0 e0       	ldi	r29, 0x00	; 0
     410:	c0 e0       	ldi	r28, 0x00	; 0
     412:	72 cf       	rjmp	.-284    	; 0x2f8 <readPackets+0x30>

00000414 <communication_init>:
static uint8_t errors = 0;


void communication_init(void) {
    // clear communication_ChannelReceivers
    memset(communication_ChannelReceivers, 0, sizeof(communication_ChannelReceivers));
     414:	ed e2       	ldi	r30, 0x2D	; 45
     416:	f6 e0       	ldi	r31, 0x06	; 6
     418:	80 e2       	ldi	r24, 0x20	; 32
     41a:	df 01       	movw	r26, r30
     41c:	1d 92       	st	X+, r1
     41e:	8a 95       	dec	r24
     420:	e9 f7       	brne	.-6      	; 0x41c <communication_init+0x8>
}
     422:	08 95       	ret

00000424 <communication_setCallback>:


void communication_setCallback(const Channel_t channel, const ChannelCallback_t callback) {
    communication_ChannelReceivers[channel] = callback;
     424:	e8 2f       	mov	r30, r24
     426:	f0 e0       	ldi	r31, 0x00	; 0
     428:	ee 0f       	add	r30, r30
     42a:	ff 1f       	adc	r31, r31
     42c:	e3 5d       	subi	r30, 0xD3	; 211
     42e:	f9 4f       	sbci	r31, 0xF9	; 249
     430:	71 83       	std	Z+1, r23	; 0x01
     432:	60 83       	st	Z, r22
}
     434:	08 95       	ret

00000436 <communication_writePacket>:
    communication_writePacket(CH_OUT_DEBUG, (uint8_t *)buff, size > 256 ? 257 : (size+1));
    free(buff);
}


void communication_writePacket(const Channel_t channel, const uint8_t* packet, const uint16_t size) {
     436:	cf 92       	push	r12
     438:	df 92       	push	r13
     43a:	ef 92       	push	r14
     43c:	ff 92       	push	r15
     43e:	0f 93       	push	r16
     440:	1f 93       	push	r17
     442:	cf 93       	push	r28
     444:	df 93       	push	r29
     446:	18 2f       	mov	r17, r24
     448:	6b 01       	movw	r12, r22
     44a:	7a 01       	movw	r14, r20
    // while writing each byte, the global checksum is calculated over the whole
    // transmitted data including the header information

    // transmit low byte of payload size
    register uint8_t chksum = (uint8_t)size;
    uart_writeEscaped(chksum);
     44c:	41 31       	cpi	r20, 0x11	; 17
     44e:	09 f4       	brne	.+2      	; 0x452 <communication_writePacket+0x1c>
     450:	51 c0       	rjmp	.+162    	; 0x4f4 <communication_writePacket+0xbe>
     452:	4b 32       	cpi	r20, 0x2B	; 43
     454:	09 f4       	brne	.+2      	; 0x458 <communication_writePacket+0x22>
     456:	4e c0       	rjmp	.+156    	; 0x4f4 <communication_writePacket+0xbe>
     458:	8e 2d       	mov	r24, r14
     45a:	cb d0       	rcall	.+406    	; 0x5f2 <uart_write1>

    // transmit high byte of payload size
    register uint8_t byte = (uint8_t)(size >> 8);
     45c:	8f 2d       	mov	r24, r15
    uart_writeEscaped(byte);
     45e:	81 31       	cpi	r24, 0x11	; 17
     460:	09 f4       	brne	.+2      	; 0x464 <communication_writePacket+0x2e>
     462:	50 c0       	rjmp	.+160    	; 0x504 <communication_writePacket+0xce>
     464:	8b 32       	cpi	r24, 0x2B	; 43
     466:	09 f4       	brne	.+2      	; 0x46a <communication_writePacket+0x34>
     468:	4d c0       	rjmp	.+154    	; 0x504 <communication_writePacket+0xce>
     46a:	8f 2d       	mov	r24, r15
     46c:	c2 d0       	rcall	.+388    	; 0x5f2 <uart_write1>
    chksum ^= byte;
     46e:	df 2d       	mov	r29, r15
     470:	de 25       	eor	r29, r14

    // compute 4-bit checksum of size and place it in high nibble,
    // place channel number in low nibble and transmit
    byte = (((chksum << 4) & 0xFF) ^ (chksum & 0xF0)) | (channel & 0x0F);
     472:	20 e1       	ldi	r18, 0x10	; 16
     474:	d2 9f       	mul	r29, r18
     476:	c0 01       	movw	r24, r0
     478:	11 24       	eor	r1, r1
     47a:	cd 2f       	mov	r28, r29
     47c:	c0 7f       	andi	r28, 0xF0	; 240
     47e:	c8 27       	eor	r28, r24
     480:	1f 70       	andi	r17, 0x0F	; 15
     482:	c1 2b       	or	r28, r17
    uart_writeEscaped(byte);
     484:	c1 31       	cpi	r28, 0x11	; 17
     486:	09 f4       	brne	.+2      	; 0x48a <communication_writePacket+0x54>
     488:	40 c0       	rjmp	.+128    	; 0x50a <communication_writePacket+0xd4>
     48a:	cb 32       	cpi	r28, 0x2B	; 43
     48c:	09 f4       	brne	.+2      	; 0x490 <communication_writePacket+0x5a>
     48e:	3d c0       	rjmp	.+122    	; 0x50a <communication_writePacket+0xd4>
     490:	8c 2f       	mov	r24, r28
     492:	af d0       	rcall	.+350    	; 0x5f2 <uart_write1>
    chksum ^= byte;
     494:	dc 27       	eor	r29, r28

    // transmit packet payload and update checksum
    for (uint16_t i = 0; i < size; i++) {
     496:	e1 14       	cp	r14, r1
     498:	f1 04       	cpc	r15, r1
     49a:	c9 f0       	breq	.+50     	; 0x4ce <communication_writePacket+0x98>
     49c:	86 01       	movw	r16, r12
     49e:	ec 0c       	add	r14, r12
     4a0:	fd 1c       	adc	r15, r13
     4a2:	06 c0       	rjmp	.+12     	; 0x4b0 <communication_writePacket+0x7a>
        register uint8_t tmp = packet[i];
        uart_writeEscaped(tmp);
     4a4:	8c 2f       	mov	r24, r28
     4a6:	a5 d0       	rcall	.+330    	; 0x5f2 <uart_write1>
        chksum ^= tmp;
     4a8:	dc 27       	eor	r29, r28
    byte = (((chksum << 4) & 0xFF) ^ (chksum & 0xF0)) | (channel & 0x0F);
    uart_writeEscaped(byte);
    chksum ^= byte;

    // transmit packet payload and update checksum
    for (uint16_t i = 0; i < size; i++) {
     4aa:	0e 15       	cp	r16, r14
     4ac:	1f 05       	cpc	r17, r15
     4ae:	79 f0       	breq	.+30     	; 0x4ce <communication_writePacket+0x98>
        register uint8_t tmp = packet[i];
     4b0:	f8 01       	movw	r30, r16
     4b2:	c1 91       	ld	r28, Z+
     4b4:	8f 01       	movw	r16, r30
        uart_writeEscaped(tmp);
     4b6:	c1 31       	cpi	r28, 0x11	; 17
     4b8:	11 f0       	breq	.+4      	; 0x4be <communication_writePacket+0x88>
     4ba:	cb 32       	cpi	r28, 0x2B	; 43
     4bc:	99 f7       	brne	.-26     	; 0x4a4 <communication_writePacket+0x6e>
     4be:	81 e1       	ldi	r24, 0x11	; 17
     4c0:	98 d0       	rcall	.+304    	; 0x5f2 <uart_write1>
     4c2:	8c 2f       	mov	r24, r28
     4c4:	96 d0       	rcall	.+300    	; 0x5f2 <uart_write1>
        chksum ^= tmp;
     4c6:	dc 27       	eor	r29, r28
    byte = (((chksum << 4) & 0xFF) ^ (chksum & 0xF0)) | (channel & 0x0F);
    uart_writeEscaped(byte);
    chksum ^= byte;

    // transmit packet payload and update checksum
    for (uint16_t i = 0; i < size; i++) {
     4c8:	0e 15       	cp	r16, r14
     4ca:	1f 05       	cpc	r17, r15
     4cc:	89 f7       	brne	.-30     	; 0x4b0 <communication_writePacket+0x7a>
        uart_writeEscaped(tmp);
        chksum ^= tmp;
    }

    // transmit checksum
    uart_writeEscaped(chksum);
     4ce:	d1 31       	cpi	r29, 0x11	; 17
     4d0:	71 f0       	breq	.+28     	; 0x4ee <communication_writePacket+0xb8>
     4d2:	db 32       	cpi	r29, 0x2B	; 43
     4d4:	61 f0       	breq	.+24     	; 0x4ee <communication_writePacket+0xb8>
     4d6:	8d 2f       	mov	r24, r29
     4d8:	8c d0       	rcall	.+280    	; 0x5f2 <uart_write1>
    // transmit packet delimiter
    uart_write(DELIM);
     4da:	8b e2       	ldi	r24, 0x2B	; 43
}
     4dc:	df 91       	pop	r29
     4de:	cf 91       	pop	r28
     4e0:	1f 91       	pop	r17
     4e2:	0f 91       	pop	r16
     4e4:	ff 90       	pop	r15
     4e6:	ef 90       	pop	r14
     4e8:	df 90       	pop	r13
     4ea:	cf 90       	pop	r12
    }

    // transmit checksum
    uart_writeEscaped(chksum);
    // transmit packet delimiter
    uart_write(DELIM);
     4ec:	82 c0       	rjmp	.+260    	; 0x5f2 <uart_write1>
        uart_writeEscaped(tmp);
        chksum ^= tmp;
    }

    // transmit checksum
    uart_writeEscaped(chksum);
     4ee:	81 e1       	ldi	r24, 0x11	; 17
     4f0:	80 d0       	rcall	.+256    	; 0x5f2 <uart_write1>
     4f2:	f1 cf       	rjmp	.-30     	; 0x4d6 <communication_writePacket+0xa0>
    // while writing each byte, the global checksum is calculated over the whole
    // transmitted data including the header information

    // transmit low byte of payload size
    register uint8_t chksum = (uint8_t)size;
    uart_writeEscaped(chksum);
     4f4:	81 e1       	ldi	r24, 0x11	; 17
     4f6:	7d d0       	rcall	.+250    	; 0x5f2 <uart_write1>
     4f8:	8e 2d       	mov	r24, r14
     4fa:	7b d0       	rcall	.+246    	; 0x5f2 <uart_write1>

    // transmit high byte of payload size
    register uint8_t byte = (uint8_t)(size >> 8);
     4fc:	8f 2d       	mov	r24, r15
    uart_writeEscaped(byte);
     4fe:	81 31       	cpi	r24, 0x11	; 17
     500:	09 f0       	breq	.+2      	; 0x504 <communication_writePacket+0xce>
     502:	b0 cf       	rjmp	.-160    	; 0x464 <communication_writePacket+0x2e>
     504:	81 e1       	ldi	r24, 0x11	; 17
     506:	75 d0       	rcall	.+234    	; 0x5f2 <uart_write1>
     508:	b0 cf       	rjmp	.-160    	; 0x46a <communication_writePacket+0x34>
    chksum ^= byte;

    // compute 4-bit checksum of size and place it in high nibble,
    // place channel number in low nibble and transmit
    byte = (((chksum << 4) & 0xFF) ^ (chksum & 0xF0)) | (channel & 0x0F);
    uart_writeEscaped(byte);
     50a:	81 e1       	ldi	r24, 0x11	; 17
     50c:	72 d0       	rcall	.+228    	; 0x5f2 <uart_write1>
     50e:	c0 cf       	rjmp	.-128    	; 0x490 <communication_writePacket+0x5a>

00000510 <communication_log>:
void communication_clearCallback(const Channel_t channel) {
    communication_ChannelReceivers[channel] = 0;
}


void communication_log(const Level_t level, const char* format, ...) {
     510:	0f 93       	push	r16
     512:	1f 93       	push	r17
     514:	cf 93       	push	r28
     516:	df 93       	push	r29
     518:	cd b7       	in	r28, 0x3d	; 61
     51a:	de b7       	in	r29, 0x3e	; 62
    va_list argp;
    va_start(argp, format);

    char* buff = (char*)malloc(258);
     51c:	82 e0       	ldi	r24, 0x02	; 2
     51e:	91 e0       	ldi	r25, 0x01	; 1
     520:	7e d4       	rcall	.+2300   	; 0xe1e <malloc>
     522:	8c 01       	movw	r16, r24
    if (buff == 0) {
     524:	00 97       	sbiw	r24, 0x00	; 0
     526:	01 f1       	breq	.+64     	; 0x568 <communication_log+0x58>
        errors |= COMM_ERR_OUT_OF_MEMORY;
        return;
    }
    buff[0] = level;
     528:	2f 81       	ldd	r18, Y+7	; 0x07
     52a:	fc 01       	movw	r30, r24
     52c:	21 93       	st	Z+, r18
     52e:	cf 01       	movw	r24, r30

    int size = vsnprintf(&buff[1], 257, format, argp);
     530:	9e 01       	movw	r18, r28
     532:	26 5f       	subi	r18, 0xF6	; 246
     534:	3f 4f       	sbci	r19, 0xFF	; 255
     536:	48 85       	ldd	r20, Y+8	; 0x08
     538:	59 85       	ldd	r21, Y+9	; 0x09
     53a:	61 e0       	ldi	r22, 0x01	; 1
     53c:	71 e0       	ldi	r23, 0x01	; 1
     53e:	94 d5       	rcall	.+2856   	; 0x1068 <vsnprintf>
    va_end(argp);

    // send packet to debug channel CH_OUT_DEBUG (0x00)
    communication_writePacket(CH_OUT_DEBUG, (uint8_t *)buff, size > 256 ? 257 : (size+1));
     540:	81 30       	cpi	r24, 0x01	; 1
     542:	f1 e0       	ldi	r31, 0x01	; 1
     544:	9f 07       	cpc	r25, r31
     546:	6c f4       	brge	.+26     	; 0x562 <communication_log+0x52>
     548:	ac 01       	movw	r20, r24
     54a:	4f 5f       	subi	r20, 0xFF	; 255
     54c:	5f 4f       	sbci	r21, 0xFF	; 255
     54e:	b8 01       	movw	r22, r16
     550:	80 e0       	ldi	r24, 0x00	; 0
     552:	71 df       	rcall	.-286    	; 0x436 <communication_writePacket>
    free(buff);
     554:	c8 01       	movw	r24, r16
     556:	ff d4       	rcall	.+2558   	; 0xf56 <free>
}
     558:	df 91       	pop	r29
     55a:	cf 91       	pop	r28
     55c:	1f 91       	pop	r17
     55e:	0f 91       	pop	r16
     560:	08 95       	ret

    int size = vsnprintf(&buff[1], 257, format, argp);
    va_end(argp);

    // send packet to debug channel CH_OUT_DEBUG (0x00)
    communication_writePacket(CH_OUT_DEBUG, (uint8_t *)buff, size > 256 ? 257 : (size+1));
     562:	80 e0       	ldi	r24, 0x00	; 0
     564:	91 e0       	ldi	r25, 0x01	; 1
     566:	f0 cf       	rjmp	.-32     	; 0x548 <communication_log+0x38>
    va_list argp;
    va_start(argp, format);

    char* buff = (char*)malloc(258);
    if (buff == 0) {
        errors |= COMM_ERR_OUT_OF_MEMORY;
     568:	80 91 28 02 	lds	r24, 0x0228	; 0x800228 <__data_end>
     56c:	80 64       	ori	r24, 0x40	; 64
     56e:	80 93 28 02 	sts	0x0228, r24	; 0x800228 <__data_end>
    va_end(argp);

    // send packet to debug channel CH_OUT_DEBUG (0x00)
    communication_writePacket(CH_OUT_DEBUG, (uint8_t *)buff, size > 256 ? 257 : (size+1));
    free(buff);
}
     572:	df 91       	pop	r29
     574:	cf 91       	pop	r28
     576:	1f 91       	pop	r17
     578:	0f 91       	pop	r16
     57a:	08 95       	ret

0000057c <communication_log_P>:


void communication_log_P(const Level_t level, const char* format, ...) {
     57c:	0f 93       	push	r16
     57e:	1f 93       	push	r17
     580:	cf 93       	push	r28
     582:	df 93       	push	r29
     584:	cd b7       	in	r28, 0x3d	; 61
     586:	de b7       	in	r29, 0x3e	; 62
    va_list argp;
    va_start(argp, format);

    char* buff = (char*)malloc(258);
     588:	82 e0       	ldi	r24, 0x02	; 2
     58a:	91 e0       	ldi	r25, 0x01	; 1
     58c:	48 d4       	rcall	.+2192   	; 0xe1e <malloc>
     58e:	8c 01       	movw	r16, r24
    if (buff == 0) {
     590:	00 97       	sbiw	r24, 0x00	; 0
     592:	01 f1       	breq	.+64     	; 0x5d4 <communication_log_P+0x58>
        errors |= COMM_ERR_OUT_OF_MEMORY;
        return;
    }
    buff[0] = level;
     594:	2f 81       	ldd	r18, Y+7	; 0x07
     596:	fc 01       	movw	r30, r24
     598:	21 93       	st	Z+, r18
     59a:	cf 01       	movw	r24, r30

    int size = vsnprintf_P(&buff[1], 257, format, argp);
     59c:	9e 01       	movw	r18, r28
     59e:	26 5f       	subi	r18, 0xF6	; 246
     5a0:	3f 4f       	sbci	r19, 0xFF	; 255
     5a2:	48 85       	ldd	r20, Y+8	; 0x08
     5a4:	59 85       	ldd	r21, Y+9	; 0x09
     5a6:	61 e0       	ldi	r22, 0x01	; 1
     5a8:	71 e0       	ldi	r23, 0x01	; 1
     5aa:	96 d5       	rcall	.+2860   	; 0x10d8 <vsnprintf_P>
    va_end(argp);

    // send packet to debug channel CH_OUT_DEBUG (0x00)
    communication_writePacket(CH_OUT_DEBUG, (uint8_t *)buff, size > 256 ? 257 : (size+1));
     5ac:	81 30       	cpi	r24, 0x01	; 1
     5ae:	f1 e0       	ldi	r31, 0x01	; 1
     5b0:	9f 07       	cpc	r25, r31
     5b2:	6c f4       	brge	.+26     	; 0x5ce <communication_log_P+0x52>
     5b4:	ac 01       	movw	r20, r24
     5b6:	4f 5f       	subi	r20, 0xFF	; 255
     5b8:	5f 4f       	sbci	r21, 0xFF	; 255
     5ba:	b8 01       	movw	r22, r16
     5bc:	80 e0       	ldi	r24, 0x00	; 0
     5be:	3b df       	rcall	.-394    	; 0x436 <communication_writePacket>
    free(buff);
     5c0:	c8 01       	movw	r24, r16
     5c2:	c9 d4       	rcall	.+2450   	; 0xf56 <free>
}
     5c4:	df 91       	pop	r29
     5c6:	cf 91       	pop	r28
     5c8:	1f 91       	pop	r17
     5ca:	0f 91       	pop	r16
     5cc:	08 95       	ret

    int size = vsnprintf_P(&buff[1], 257, format, argp);
    va_end(argp);

    // send packet to debug channel CH_OUT_DEBUG (0x00)
    communication_writePacket(CH_OUT_DEBUG, (uint8_t *)buff, size > 256 ? 257 : (size+1));
     5ce:	80 e0       	ldi	r24, 0x00	; 0
     5d0:	91 e0       	ldi	r25, 0x01	; 1
     5d2:	f0 cf       	rjmp	.-32     	; 0x5b4 <communication_log_P+0x38>
    va_list argp;
    va_start(argp, format);

    char* buff = (char*)malloc(258);
    if (buff == 0) {
        errors |= COMM_ERR_OUT_OF_MEMORY;
     5d4:	80 91 28 02 	lds	r24, 0x0228	; 0x800228 <__data_end>
     5d8:	80 64       	ori	r24, 0x40	; 64
     5da:	80 93 28 02 	sts	0x0228, r24	; 0x800228 <__data_end>
    va_end(argp);

    // send packet to debug channel CH_OUT_DEBUG (0x00)
    communication_writePacket(CH_OUT_DEBUG, (uint8_t *)buff, size > 256 ? 257 : (size+1));
    free(buff);
}
     5de:	df 91       	pop	r29
     5e0:	cf 91       	pop	r28
     5e2:	1f 91       	pop	r17
     5e4:	0f 91       	pop	r16
     5e6:	08 95       	ret

000005e8 <communication_readPackets>:
    isESC = tmpIsESC;
}


void communication_readPackets(void) {
    if (uart_available())
     5e8:	28 d0       	rcall	.+80     	; 0x63a <uart_available1>
     5ea:	81 11       	cpse	r24, r1
     5ec:	01 c0       	rjmp	.+2      	; 0x5f0 <communication_readPackets+0x8>
        readPackets();
}
     5ee:	08 95       	ret
}


void communication_readPackets(void) {
    if (uart_available())
        readPackets();
     5f0:	6b ce       	rjmp	.-810    	; 0x2c8 <readPackets>

000005f2 <uart_write1>:

    volatile uint8_t uart1_RX_buf[UART1_RX_BUFFER_SIZE]; // RX buffer
    volatile uint8_t uart1_TX_buf[UART1_TX_BUFFER_SIZE]; // TX buffer

    // Implement all functions for UART 1
    uart_writeMacro(1)
     5f2:	20 91 4f 06 	lds	r18, 0x064F	; 0x80064f <uart1+0x2>
     5f6:	2f 5f       	subi	r18, 0xFF	; 255
     5f8:	90 91 50 06 	lds	r25, 0x0650	; 0x800650 <uart1+0x3>
     5fc:	92 17       	cp	r25, r18
     5fe:	e1 f3       	breq	.-8      	; 0x5f8 <uart_write1+0x6>
     600:	e2 2f       	mov	r30, r18
     602:	f0 e0       	ldi	r31, 0x00	; 0
     604:	ec 50       	subi	r30, 0x0C	; 12
     606:	f9 4f       	sbci	r31, 0xF9	; 249
     608:	80 83       	st	Z, r24
     60a:	20 93 4f 06 	sts	0x064F, r18	; 0x80064f <uart1+0x2>
     60e:	88 eb       	ldi	r24, 0xB8	; 184
     610:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__TEXT_REGION_LENGTH__+0x7e00c9>
     614:	08 95       	ret

00000616 <uart_read1>:
    uart_readMacro(1)
     616:	90 91 4d 06 	lds	r25, 0x064D	; 0x80064d <uart1>
     61a:	80 91 4e 06 	lds	r24, 0x064E	; 0x80064e <uart1+0x1>
     61e:	98 17       	cp	r25, r24
     620:	d1 f3       	breq	.-12     	; 0x616 <uart_read1>
     622:	90 91 4e 06 	lds	r25, 0x064E	; 0x80064e <uart1+0x1>
     626:	9f 5f       	subi	r25, 0xFF	; 255
     628:	9f 77       	andi	r25, 0x7F	; 127
     62a:	e9 2f       	mov	r30, r25
     62c:	f0 e0       	ldi	r31, 0x00	; 0
     62e:	ec 58       	subi	r30, 0x8C	; 140
     630:	f9 4f       	sbci	r31, 0xF9	; 249
     632:	80 81       	ld	r24, Z
     634:	90 93 4e 06 	sts	0x064E, r25	; 0x80064e <uart1+0x1>
     638:	08 95       	ret

0000063a <uart_available1>:
    uart_availableMacro(1)
     63a:	20 91 4d 06 	lds	r18, 0x064D	; 0x80064d <uart1>
     63e:	90 91 4e 06 	lds	r25, 0x064E	; 0x80064e <uart1+0x1>
     642:	81 e0       	ldi	r24, 0x01	; 1
     644:	29 13       	cpse	r18, r25
     646:	08 95       	ret
     648:	80 e0       	ldi	r24, 0x00	; 0
     64a:	08 95       	ret

0000064c <uart_init>:
    uart_initMacro(0)
#endif

#ifdef USE_UART1
    // disable power reduction of USART1
    PRR1 &= ~_BV(PRUSART1);
     64c:	e5 e6       	ldi	r30, 0x65	; 101
     64e:	f0 e0       	ldi	r31, 0x00	; 0
     650:	80 81       	ld	r24, Z
     652:	8e 7f       	andi	r24, 0xFE	; 254
     654:	80 83       	st	Z, r24
    uart_initMacro(1)
     656:	10 92 cd 00 	sts	0x00CD, r1	; 0x8000cd <__TEXT_REGION_LENGTH__+0x7e00cd>
     65a:	10 92 cc 00 	sts	0x00CC, r1	; 0x8000cc <__TEXT_REGION_LENGTH__+0x7e00cc>
     65e:	80 e4       	ldi	r24, 0x40	; 64
     660:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__TEXT_REGION_LENGTH__+0x7e00c8>
     664:	88 e9       	ldi	r24, 0x98	; 152
     666:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__TEXT_REGION_LENGTH__+0x7e00c9>
     66a:	86 e0       	ldi	r24, 0x06	; 6
     66c:	80 93 ca 00 	sts	0x00CA, r24	; 0x8000ca <__TEXT_REGION_LENGTH__+0x7e00ca>
#ifdef USE_UART3
    // disable power reduction of USART3
    PRR1 &= ~_BV(PRUSART3);
    uart_initMacro(3)
#endif
}
     670:	08 95       	ret

00000672 <Motor_init>:

#include <avr/io.h>
#include <avr/interrupt.h>
#include <util/atomic.h>

void Motor_init(void) {
     672:	cf 93       	push	r28
     674:	df 93       	push	r29
    //
    // Speed of motor is influenced by duty cycle of PWM signals but may change
    // due to variation in supply voltage and motor load.

    // disable power reduction of timers 3 and 4
    PRR1 &= ~(_BV(PRTIM3) | _BV(PRTIM4));
     676:	e5 e6       	ldi	r30, 0x65	; 101
     678:	f0 e0       	ldi	r31, 0x00	; 0
     67a:	80 81       	ld	r24, Z
     67c:	87 7e       	andi	r24, 0xE7	; 231
     67e:	80 83       	st	Z, r24

    // stop timers 3 and 4 by selecting no clock
    TCCR3B = 0;
     680:	a1 e9       	ldi	r26, 0x91	; 145
     682:	b0 e0       	ldi	r27, 0x00	; 0
     684:	1c 92       	st	X, r1
    TCCR4B = 0;
     686:	e1 ea       	ldi	r30, 0xA1	; 161
     688:	f0 e0       	ldi	r31, 0x00	; 0
     68a:	10 82       	st	Z, r1
    // PWM frequency: 8MHz / (2*N*TOP) = 488.759Hz

    // WGMn1 (in TCCRnA) and WGMn3 (in TCCRnB): phase correct PWM mode (dual slope operation) with TOP defined by ICRn
    // COMnA1, COMnA0: set OCnA on compare match with OCRnA when up-counting, clear OCnA on compare match with OCRnA when down-counting
    // COMnB1, COMnB0: set OCnB on compare match with OCRnB when up-counting, clear OCnB on compare match with OCRnB when down-counting
    TCCR3A = _BV(COM3A1) | _BV(COM3A0) | _BV(COM3B1) | _BV(COM3B0) | _BV(WGM31);
     68c:	82 ef       	ldi	r24, 0xF2	; 242
     68e:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <__TEXT_REGION_LENGTH__+0x7e0090>
    TCCR4A = _BV(COM4A1) | _BV(COM4A0) | _BV(COM4B1) | _BV(COM4B0) | _BV(WGM41);
     692:	80 93 a0 00 	sts	0x00A0, r24	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7e00a0>

    // no force output compare
    TCCR3C = 0;
     696:	10 92 92 00 	sts	0x0092, r1	; 0x800092 <__TEXT_REGION_LENGTH__+0x7e0092>
    TCCR4C = 0;
     69a:	10 92 a2 00 	sts	0x00A2, r1	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7e00a2>

    ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     69e:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     6a0:	f8 94       	cli
        // disable interrupts just in case because of TEMP register used by TCNTn, OCRnA and ICRn, see Section 17.3 of datasheet

        // set counter values to zero
        TCNT3 = 0;
     6a2:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x7e0095>
     6a6:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x7e0094>
        TCNT4 = 0;
     6aa:	10 92 a5 00 	sts	0x00A5, r1	; 0x8000a5 <__TEXT_REGION_LENGTH__+0x7e00a5>
     6ae:	10 92 a4 00 	sts	0x00A4, r1	; 0x8000a4 <__TEXT_REGION_LENGTH__+0x7e00a4>

        // set TOP to 0x1FFF (8191)
        ICR3 = 0x1FFF;
     6b2:	8f ef       	ldi	r24, 0xFF	; 255
     6b4:	9f e1       	ldi	r25, 0x1F	; 31
     6b6:	90 93 97 00 	sts	0x0097, r25	; 0x800097 <__TEXT_REGION_LENGTH__+0x7e0097>
     6ba:	80 93 96 00 	sts	0x0096, r24	; 0x800096 <__TEXT_REGION_LENGTH__+0x7e0096>
        ICR4 = 0x1FFF;
     6be:	90 93 a7 00 	sts	0x00A7, r25	; 0x8000a7 <__TEXT_REGION_LENGTH__+0x7e00a7>
     6c2:	80 93 a6 00 	sts	0x00A6, r24	; 0x8000a6 <__TEXT_REGION_LENGTH__+0x7e00a6>

        // set OCRnA and OCRnB to TOP in order to have motors stopped in fast-decay mode after timers will be enabled
        OCR3A = 0x1FFF;
     6c6:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x7e0099>
     6ca:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x7e0098>
        OCR3B = 0x1FFF;
     6ce:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
     6d2:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
        OCR4A = 0x1FFF;
     6d6:	90 93 a9 00 	sts	0x00A9, r25	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7e00a9>
     6da:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7e00a8>
        OCR4B = 0x1FFF;
     6de:	90 93 ab 00 	sts	0x00AB, r25	; 0x8000ab <__TEXT_REGION_LENGTH__+0x7e00ab>
     6e2:	80 93 aa 00 	sts	0x00AA, r24	; 0x8000aa <__TEXT_REGION_LENGTH__+0x7e00aa>

        // configure OC3A (PE3, AIN1) and OC3B (PE4, AIN2) as output for motor A
        DDRE |= _BV(DDE3) | _BV(DDE4);
     6e6:	8d b1       	in	r24, 0x0d	; 13
     6e8:	88 61       	ori	r24, 0x18	; 24
     6ea:	8d b9       	out	0x0d, r24	; 13
        // configure OC4A (PH3, BIN2) and OC4B (PH4, BIN1) as output for motor B
        DDRH |= _BV(DDH3) | _BV(DDH4);
     6ec:	c1 e0       	ldi	r28, 0x01	; 1
     6ee:	d1 e0       	ldi	r29, 0x01	; 1
     6f0:	88 81       	ld	r24, Y
     6f2:	88 61       	ori	r24, 0x18	; 24
     6f4:	88 83       	st	Y, r24
        // affected. Then, the prescalers are activated simultaneously, so that
        // both timers start at the same time and updated values of the OCR registers
        // are taken over simultaneously during normal operation.

        // Perform prescaler reset
        GTCCR = _BV(TSM) | _BV(PSRSYNC);
     6f6:	81 e8       	ldi	r24, 0x81	; 129
     6f8:	83 bd       	out	0x23, r24	; 35
        // Select clock sources and prescaler
        // CSn0: prescaler 1
        // WGMn3: phase correct PWM mode with TOP defined by ICRn
        TCCR3B = _BV(CS30) | _BV(WGM33);
     6fa:	81 e1       	ldi	r24, 0x11	; 17
     6fc:	8c 93       	st	X, r24
        TCCR4B = _BV(CS40) | _BV(WGM43);
     6fe:	80 83       	st	Z, r24
        // Enable prescaler, timers start running simultaneously
        GTCCR = 0;
     700:	13 bc       	out	0x23, r1	; 35
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     702:	2f bf       	out	0x3f, r18	; 63
    }
}
     704:	df 91       	pop	r29
     706:	cf 91       	pop	r28
     708:	08 95       	ret

0000070a <Motor_setPWM>:
    //    }
}


__attribute__ ((naked)) void Motor_setPWM(const int16_t pwmA, const int16_t pwmB) {
    asm volatile (
     70a:	97 fd       	sbrc	r25, 7
     70c:	18 c0       	rjmp	.+48     	; 0x73e <L_pwmAneg87>
     70e:	9f 71       	andi	r25, 0x1F	; 31
     710:	0f b6       	in	r0, 0x3f	; 63
     712:	f8 94       	cli
     714:	10 92 99 00 	sts	0x0099, r1	; 0x800099 <__TEXT_REGION_LENGTH__+0x7e0099>
     718:	10 92 98 00 	sts	0x0098, r1	; 0x800098 <__TEXT_REGION_LENGTH__+0x7e0098>
     71c:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
     720:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
     724:	77 fd       	sbrc	r23, 7
     726:	1b c0       	rjmp	.+54     	; 0x75e <L_pwmBneg87>

00000728 <L_pwmBpos87>:
     728:	7f 71       	andi	r23, 0x1F	; 31
     72a:	10 92 a9 00 	sts	0x00A9, r1	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7e00a9>
     72e:	10 92 a8 00 	sts	0x00A8, r1	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7e00a8>
     732:	70 93 ab 00 	sts	0x00AB, r23	; 0x8000ab <__TEXT_REGION_LENGTH__+0x7e00ab>
     736:	60 93 aa 00 	sts	0x00AA, r22	; 0x8000aa <__TEXT_REGION_LENGTH__+0x7e00aa>
     73a:	0f be       	out	0x3f, r0	; 63
     73c:	08 95       	ret

0000073e <L_pwmAneg87>:
     73e:	91 95       	neg	r25
     740:	81 95       	neg	r24
     742:	91 09       	sbc	r25, r1
     744:	9f 71       	andi	r25, 0x1F	; 31
     746:	0f b6       	in	r0, 0x3f	; 63
     748:	f8 94       	cli
     74a:	10 92 9b 00 	sts	0x009B, r1	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
     74e:	10 92 9a 00 	sts	0x009A, r1	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
     752:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x7e0099>
     756:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x7e0098>
     75a:	77 ff       	sbrs	r23, 7
     75c:	e5 cf       	rjmp	.-54     	; 0x728 <L_pwmBpos87>

0000075e <L_pwmBneg87>:
     75e:	71 95       	neg	r23
     760:	61 95       	neg	r22
     762:	71 09       	sbc	r23, r1
     764:	7f 71       	andi	r23, 0x1F	; 31
     766:	10 92 ab 00 	sts	0x00AB, r1	; 0x8000ab <__TEXT_REGION_LENGTH__+0x7e00ab>
     76a:	10 92 aa 00 	sts	0x00AA, r1	; 0x8000aa <__TEXT_REGION_LENGTH__+0x7e00aa>
     76e:	70 93 a9 00 	sts	0x00A9, r23	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7e00a9>
     772:	60 93 a8 00 	sts	0x00A8, r22	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7e00a8>
     776:	0f be       	out	0x3f, r0	; 63
     778:	08 95       	ret

0000077a <Motor_stopAll>:
        OCR4B = 0x1FFF;
    }
}

void Motor_stopAll(void) {
    ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     77a:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     77c:	f8 94       	cli
        OCR3A = 0x1FFF;
     77e:	8f ef       	ldi	r24, 0xFF	; 255
     780:	9f e1       	ldi	r25, 0x1F	; 31
     782:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x7e0099>
     786:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x7e0098>
        OCR3B = 0x1FFF;
     78a:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
     78e:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
        OCR4A = 0x1FFF;
     792:	90 93 a9 00 	sts	0x00A9, r25	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7e00a9>
     796:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7e00a8>
        OCR4B = 0x1FFF;
     79a:	90 93 ab 00 	sts	0x00AB, r25	; 0x8000ab <__TEXT_REGION_LENGTH__+0x7e00ab>
     79e:	80 93 aa 00 	sts	0x00AA, r24	; 0x8000aa <__TEXT_REGION_LENGTH__+0x7e00aa>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     7a2:	2f bf       	out	0x3f, r18	; 63
    }
}
     7a4:	08 95       	ret

000007a6 <timeTask_init>:


// initialize timer 5 to fire interrupt every millisecond at an 8MHz clock
void timeTask_init(void) {
    // prevent multiple initializations
    if ((GPIOR0 & _BV(GPIOR0_INIT_BIT)) == 0) {
     7a6:	f1 99       	sbic	0x1e, 1	; 30
     7a8:	1f c0       	rjmp	.+62     	; 0x7e8 <timeTask_init+0x42>
        GPIOR0 |= _BV(GPIOR0_INIT_BIT);
     7aa:	f1 9a       	sbi	0x1e, 1	; 30

        // disable power reduction of timer 5
        PRR1 &= ~_BV(PRTIM5);
     7ac:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
     7b0:	8f 7d       	andi	r24, 0xDF	; 223
     7b2:	80 93 65 00 	sts	0x0065, r24	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>

        TCCR5B = 0x00;  // stop timer 5 by selecting no clock
     7b6:	10 92 21 01 	sts	0x0121, r1	; 0x800121 <__TEXT_REGION_LENGTH__+0x7e0121>

        ATOMIC_BLOCK(ATOMIC_RESTORESTATE) { // disable interrupts just in case because of TEMP register used by TCNT5 and OCR5A, see Section 17.3 of datasheet
     7ba:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     7bc:	f8 94       	cli
            // set counter value to zero
            TCNT5 = 0;
     7be:	10 92 25 01 	sts	0x0125, r1	; 0x800125 <__TEXT_REGION_LENGTH__+0x7e0125>
     7c2:	10 92 24 01 	sts	0x0124, r1	; 0x800124 <__TEXT_REGION_LENGTH__+0x7e0124>

            // set timer 5 to CTC mode (clear timer on compare match with OCR5A)
            // use prescaler of 8 => timer frequency of 1MHz
            // TOP = max value of counter is defined by OCR5A
            // set OCR5A to 1000 = 0x03E8, produces a compare match interrupt frequency of 1kHz = 1ms
            OCR5A = 0x03E8;
     7c6:	28 ee       	ldi	r18, 0xE8	; 232
     7c8:	33 e0       	ldi	r19, 0x03	; 3
     7ca:	30 93 29 01 	sts	0x0129, r19	; 0x800129 <__TEXT_REGION_LENGTH__+0x7e0129>
     7ce:	20 93 28 01 	sts	0x0128, r18	; 0x800128 <__TEXT_REGION_LENGTH__+0x7e0128>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     7d2:	8f bf       	out	0x3f, r24	; 63
        }

        TCCR5C = 0x00; // no force output compare
     7d4:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <__TEXT_REGION_LENGTH__+0x7e0122>
        TCCR5A = 0x00; // WGM51=0, WGM50=0, COM5A0/1=0, COM5B0/1=0, COM5C0/1=0 (no compare output mode)
     7d8:	10 92 20 01 	sts	0x0120, r1	; 0x800120 <__TEXT_REGION_LENGTH__+0x7e0120>
        TIMSK5 = _BV(OCIE5A); // timer 5 output compare A match interrupt enable
     7dc:	82 e0       	ldi	r24, 0x02	; 2
     7de:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
        TCCR5B = _BV(WGM52) | _BV(CS51); // CTC mode (TOP=OCR5A), Clock Select 1 => Prescaler 8, Timer frequency: 1MHz, start timer
     7e2:	8a e0       	ldi	r24, 0x0A	; 10
     7e4:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <__TEXT_REGION_LENGTH__+0x7e0121>
    }
}
     7e8:	08 95       	ret

000007ea <__vector_default>:
 * an interrupt fires which has no ISR explicitly defined in the code.
 *
 * This implementation just enters an infinite loop and toggles both LEDs
 * alternately with a delay of 100ms in order to give the user a feedback.
 */
ISR(BADISR_vect) {
     7ea:	1f 92       	push	r1
     7ec:	0f 92       	push	r0
     7ee:	0f b6       	in	r0, 0x3f	; 63
     7f0:	0f 92       	push	r0
     7f2:	11 24       	eor	r1, r1
    LED1_ON();
     7f4:	17 9a       	sbi	0x02, 7	; 2
    LED2_OFF();
     7f6:	16 98       	cbi	0x02, 6	; 2

    for (;;) {
        _delay_ms(100);
        LED1_TOGGLE();
        LED2_TOGGLE();
     7f8:	90 e4       	ldi	r25, 0x40	; 64
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7fa:	2f ef       	ldi	r18, 0xFF	; 255
     7fc:	30 e7       	ldi	r19, 0x70	; 112
     7fe:	82 e0       	ldi	r24, 0x02	; 2
     800:	21 50       	subi	r18, 0x01	; 1
     802:	30 40       	sbci	r19, 0x00	; 0
     804:	80 40       	sbci	r24, 0x00	; 0
     806:	e1 f7       	brne	.-8      	; 0x800 <__vector_default+0x16>
     808:	00 c0       	rjmp	.+0      	; 0x80a <__vector_default+0x20>
     80a:	00 00       	nop
    LED1_ON();
    LED2_OFF();

    for (;;) {
        _delay_ms(100);
        LED1_TOGGLE();
     80c:	82 b1       	in	r24, 0x02	; 2
     80e:	80 58       	subi	r24, 0x80	; 128
     810:	82 b9       	out	0x02, r24	; 2
        LED2_TOGGLE();
     812:	82 b1       	in	r24, 0x02	; 2
     814:	89 27       	eor	r24, r25
     816:	82 b9       	out	0x02, r24	; 2
     818:	f0 cf       	rjmp	.-32     	; 0x7fa <__vector_default+0x10>

0000081a <commDebug>:
 *******************************************************************************
 */

// callback function for communication channel CH_IN_DEBUG (Debug View in HWPCS)
static void commDebug(__attribute__((unused)) const uint8_t* packet, const uint16_t size) {
    communication_log(LEVEL_FINE, "received %" PRIu16 " bytes", size);
     81a:	7f 93       	push	r23
     81c:	6f 93       	push	r22
     81e:	86 e1       	ldi	r24, 0x16	; 22
     820:	92 e0       	ldi	r25, 0x02	; 2
     822:	9f 93       	push	r25
     824:	8f 93       	push	r24
     826:	83 e0       	ldi	r24, 0x03	; 3
     828:	8f 93       	push	r24
     82a:	72 de       	rcall	.-796    	; 0x510 <communication_log>
}
     82c:	0f 90       	pop	r0
     82e:	0f 90       	pop	r0
     830:	0f 90       	pop	r0
     832:	0f 90       	pop	r0
     834:	0f 90       	pop	r0
     836:	08 95       	ret

00000838 <commUserCommand>:


// callback function for communication channel CH_IN_USER_COMMAND (User Command View in HWPCS)
static void commUserCommand(const uint8_t* packet, __attribute__((unused)) const uint16_t size) {
    UserCommand_t* cmd = (UserCommand_t*) packet;
    switch (cmd->id) {
     838:	fc 01       	movw	r30, r24
     83a:	80 81       	ld	r24, Z
     83c:	81 30       	cpi	r24, 0x01	; 1
     83e:	51 f0       	breq	.+20     	; 0x854 <commUserCommand+0x1c>
     840:	40 f0       	brcs	.+16     	; 0x852 <commUserCommand+0x1a>
     842:	82 30       	cpi	r24, 0x02	; 2
     844:	29 f4       	brne	.+10     	; 0x850 <commUserCommand+0x18>
        break;
    case 1: // command ID 1: turn on spot
        Motor_setPWM(3000, -3000);
        break;
    case 2: // command ID 2: drive forwards
        Motor_setPWM(3000, 3000);
     846:	68 eb       	ldi	r22, 0xB8	; 184
     848:	7b e0       	ldi	r23, 0x0B	; 11
     84a:	88 eb       	ldi	r24, 0xB8	; 184
     84c:	9b e0       	ldi	r25, 0x0B	; 11
     84e:	5d cf       	rjmp	.-326    	; 0x70a <Motor_setPWM>
     850:	08 95       	ret
// callback function for communication channel CH_IN_USER_COMMAND (User Command View in HWPCS)
static void commUserCommand(const uint8_t* packet, __attribute__((unused)) const uint16_t size) {
    UserCommand_t* cmd = (UserCommand_t*) packet;
    switch (cmd->id) {
    case 0: // command ID 0: stop motors
        Motor_stopAll();
     852:	93 cf       	rjmp	.-218    	; 0x77a <Motor_stopAll>
        break;
    case 1: // command ID 1: turn on spot
        Motor_setPWM(3000, -3000);
     854:	68 e4       	ldi	r22, 0x48	; 72
     856:	74 ef       	ldi	r23, 0xF4	; 244
     858:	88 eb       	ldi	r24, 0xB8	; 184
     85a:	9b e0       	ldi	r25, 0x0B	; 11
     85c:	56 cf       	rjmp	.-340    	; 0x70a <Motor_setPWM>

0000085e <main>:
    // global interrupt enable
    sei();
}


int main(void) {
     85e:	cf 93       	push	r28
     860:	df 93       	push	r29
     862:	cd b7       	in	r28, 0x3d	; 61
     864:	de b7       	in	r29, 0x3e	; 62
     866:	66 97       	sbiw	r28, 0x16	; 22
     868:	0f b6       	in	r0, 0x3f	; 63
     86a:	f8 94       	cli
     86c:	de bf       	out	0x3e, r29	; 62
     86e:	0f be       	out	0x3f, r0	; 63
     870:	cd bf       	out	0x3d, r28	; 61
}


// initialization
static void init(void) {
    powerSaver_init(); // must be the first call!
     872:	8f ee       	ldi	r24, 0xEF	; 239
     874:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>
     878:	8f e3       	ldi	r24, 0x3F	; 63
     87a:	80 93 65 00 	sts	0x0065, r24	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    LED_init();
     87e:	81 b1       	in	r24, 0x01	; 1
     880:	80 6c       	ori	r24, 0xC0	; 192
     882:	81 b9       	out	0x01, r24	; 1
    uart_init();
     884:	e3 de       	rcall	.-570    	; 0x64c <uart_init>
    communication_init();
     886:	c6 dd       	rcall	.-1140   	; 0x414 <communication_init>

    // register communication callback functions which are executed by
    // communication_readPackets() in main loop when a packet is received from
    // HWPCS on the corresponding communication channel
    communication_setCallback(CH_IN_DEBUG, commDebug);
     888:	6d e0       	ldi	r22, 0x0D	; 13
     88a:	74 e0       	ldi	r23, 0x04	; 4
     88c:	80 e0       	ldi	r24, 0x00	; 0
     88e:	ca dd       	rcall	.-1132   	; 0x424 <communication_setCallback>
    communication_setCallback(CH_IN_USER_COMMAND, commUserCommand);
     890:	6c e1       	ldi	r22, 0x1C	; 28
     892:	74 e0       	ldi	r23, 0x04	; 4
     894:	86 e0       	ldi	r24, 0x06	; 6
     896:	c6 dd       	rcall	.-1140   	; 0x424 <communication_setCallback>

    Motor_init();
     898:	ec de       	rcall	.-552    	; 0x672 <Motor_init>
    timeTask_init();
     89a:	85 df       	rcall	.-246    	; 0x7a6 <timeTask_init>

    // global interrupt enable
    sei();
     89c:	78 94       	sei


int main(void) {
    init();

    communication_log_P(LEVEL_INFO, PSTR("Booted"));
     89e:	82 e0       	ldi	r24, 0x02	; 2
     8a0:	91 e0       	ldi	r25, 0x01	; 1
     8a2:	9f 93       	push	r25
     8a4:	8f 93       	push	r24
     8a6:	82 e0       	ldi	r24, 0x02	; 2
     8a8:	8f 93       	push	r24
     8aa:	68 de       	rcall	.-816    	; 0x57c <communication_log_P>
     8ac:	0f 90       	pop	r0
     8ae:	0f 90       	pop	r0
     8b0:	0f 90       	pop	r0
            // send telemetry data to HWPCS
            Telemetry_t telemetry;
            telemetry.bumpers.value = 0; // initialize with zero
            telemetry.bumpers.bitset.bit1 = 1;
            telemetry.contacts = 0;
            telemetry.encoder1 = 200;
     8b2:	88 ec       	ldi	r24, 0xC8	; 200
     8b4:	88 2e       	mov	r8, r24
     8b6:	91 2c       	mov	r9, r1
            telemetry.encoder2 = -324;
     8b8:	9c eb       	ldi	r25, 0xBC	; 188
     8ba:	a9 2e       	mov	r10, r25
     8bc:	9e ef       	ldi	r25, 0xFE	; 254
     8be:	b9 2e       	mov	r11, r25
            telemetry.infrared1 = 217;
     8c0:	29 ed       	ldi	r18, 0xD9	; 217
     8c2:	22 2e       	mov	r2, r18
     8c4:	31 2c       	mov	r3, r1
            telemetry.infrared2 = 117;
            telemetry.infrared3 = 0;
            telemetry.infrared4 = 0;
            telemetry.infrared5 = 0;
            telemetry.user1 = 20;
            telemetry.user2 = 42.42f;
     8c6:	34 e1       	ldi	r19, 0x14	; 20
     8c8:	43 2e       	mov	r4, r19
     8ca:	3e ea       	ldi	r19, 0xAE	; 174
     8cc:	53 2e       	mov	r5, r19
     8ce:	39 e2       	ldi	r19, 0x29	; 41
     8d0:	63 2e       	mov	r6, r19
     8d2:	32 e4       	ldi	r19, 0x42	; 66
     8d4:	73 2e       	mov	r7, r19
     8d6:	17 c0       	rjmp	.+46     	; 0x906 <L_getUptimeEnd111+0x18>
static inline uint16_t __attribute__((always_inline)) timeTask_getUptime(void) {
    extern uint16_t timeTask_uptime[2];

    uint16_t uptime;

    asm volatile (
     8d8:	f0 99       	sbic	0x1e, 0	; 30
     8da:	05 c0       	rjmp	.+10     	; 0x8e6 <L_getUptimeIndex1111>
     8dc:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <timeTask_uptime>
     8e0:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <timeTask_uptime+0x1>
     8e4:	04 c0       	rjmp	.+8      	; 0x8ee <L_getUptimeEnd111>

000008e6 <L_getUptimeIndex1111>:
     8e6:	80 91 08 02 	lds	r24, 0x0208	; 0x800208 <timeTask_uptime+0x2>
     8ea:	90 91 09 02 	lds	r25, 0x0209	; 0x800209 <timeTask_uptime+0x3>

000008ee <L_getUptimeEnd111>:
            communication_writePacket(CH_OUT_TELEMETRY, (uint8_t*)&telemetry, sizeof(telemetry));
        }

        TIMETASK(POSE_TASK, 150) { // execute block approximately every 150ms
     8ee:	20 91 58 06 	lds	r18, 0x0658	; 0x800658 <POSE_TASK.2066>
     8f2:	30 91 59 06 	lds	r19, 0x0659	; 0x800659 <POSE_TASK.2066+0x1>
     8f6:	ac 01       	movw	r20, r24
     8f8:	42 1b       	sub	r20, r18
     8fa:	53 0b       	sbc	r21, r19
     8fc:	46 39       	cpi	r20, 0x96	; 150
     8fe:	51 05       	cpc	r21, r1
     900:	08 f0       	brcs	.+2      	; 0x904 <L_getUptimeEnd111+0x16>
     902:	5d c0       	rjmp	.+186    	; 0x9be <L_getUptimeEnd145+0x66>
            communication_writePacket(CH_OUT_POSE, (uint8_t*)&pose, sizeof(pose));
        }

        // poll receive buffer (read and parse all available packets from UART buffer)
        // and execute registered callback functions
        communication_readPackets();
     904:	71 de       	rcall	.-798    	; 0x5e8 <communication_readPackets>
     906:	f0 99       	sbic	0x1e, 0	; 30
     908:	05 c0       	rjmp	.+10     	; 0x914 <L_getUptimeIndex1126>
     90a:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <timeTask_uptime>
     90e:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <timeTask_uptime+0x1>
     912:	04 c0       	rjmp	.+8      	; 0x91c <L_getUptimeEnd126>

00000914 <L_getUptimeIndex1126>:
     914:	80 91 08 02 	lds	r24, 0x0208	; 0x800208 <timeTask_uptime+0x2>
     918:	90 91 09 02 	lds	r25, 0x0209	; 0x800209 <timeTask_uptime+0x3>

0000091c <L_getUptimeEnd126>:
    // do forever
    for (;;) {

        // TODO: do some other stuff

        TIMETASK(LED_TASK, 500) { // execute block approximately every 500ms
     91c:	20 91 5c 06 	lds	r18, 0x065C	; 0x80065c <LED_TASK.2059>
     920:	30 91 5d 06 	lds	r19, 0x065D	; 0x80065d <LED_TASK.2059+0x1>
     924:	ac 01       	movw	r20, r24
     926:	42 1b       	sub	r20, r18
     928:	53 0b       	sbc	r21, r19
     92a:	9a 01       	movw	r18, r20
     92c:	24 3f       	cpi	r18, 0xF4	; 244
     92e:	31 40       	sbci	r19, 0x01	; 1
     930:	40 f0       	brcs	.+16     	; 0x942 <L_getUptimeEnd126+0x26>
     932:	90 93 5d 06 	sts	0x065D, r25	; 0x80065d <LED_TASK.2059+0x1>
     936:	80 93 5c 06 	sts	0x065C, r24	; 0x80065c <LED_TASK.2059>
            LED2_TOGGLE();
     93a:	82 b1       	in	r24, 0x02	; 2
     93c:	90 e4       	ldi	r25, 0x40	; 64
     93e:	89 27       	eor	r24, r25
     940:	82 b9       	out	0x02, r24	; 2
     942:	f0 99       	sbic	0x1e, 0	; 30
     944:	05 c0       	rjmp	.+10     	; 0x950 <L_getUptimeIndex1145>
     946:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <timeTask_uptime>
     94a:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <timeTask_uptime+0x1>
     94e:	04 c0       	rjmp	.+8      	; 0x958 <L_getUptimeEnd145>

00000950 <L_getUptimeIndex1145>:
     950:	80 91 08 02 	lds	r24, 0x0208	; 0x800208 <timeTask_uptime+0x2>
     954:	90 91 09 02 	lds	r25, 0x0209	; 0x800209 <timeTask_uptime+0x3>

00000958 <L_getUptimeEnd145>:
        }

        TIMETASK(TELEMETRY_TASK, 300) { // execute block approximately every 300ms
     958:	20 91 5a 06 	lds	r18, 0x065A	; 0x80065a <TELEMETRY_TASK.2062>
     95c:	30 91 5b 06 	lds	r19, 0x065B	; 0x80065b <TELEMETRY_TASK.2062+0x1>
     960:	ac 01       	movw	r20, r24
     962:	42 1b       	sub	r20, r18
     964:	53 0b       	sbc	r21, r19
     966:	9a 01       	movw	r18, r20
     968:	2c 32       	cpi	r18, 0x2C	; 44
     96a:	31 40       	sbci	r19, 0x01	; 1
     96c:	08 f4       	brcc	.+2      	; 0x970 <L_getUptimeEnd145+0x18>
     96e:	b4 cf       	rjmp	.-152    	; 0x8d8 <main+0x7a>
     970:	90 93 5b 06 	sts	0x065B, r25	; 0x80065b <TELEMETRY_TASK.2062+0x1>
     974:	80 93 5a 06 	sts	0x065A, r24	; 0x80065a <TELEMETRY_TASK.2062>
            // send telemetry data to HWPCS
            Telemetry_t telemetry;
            telemetry.bumpers.value = 0; // initialize with zero
            telemetry.bumpers.bitset.bit1 = 1;
     978:	82 e0       	ldi	r24, 0x02	; 2
     97a:	89 83       	std	Y+1, r24	; 0x01
            telemetry.contacts = 0;
     97c:	1a 82       	std	Y+2, r1	; 0x02
            telemetry.encoder1 = 200;
     97e:	9c 82       	std	Y+4, r9	; 0x04
     980:	8b 82       	std	Y+3, r8	; 0x03
            telemetry.encoder2 = -324;
     982:	be 82       	std	Y+6, r11	; 0x06
     984:	ad 82       	std	Y+5, r10	; 0x05
            telemetry.infrared1 = 217;
     986:	38 86       	std	Y+8, r3	; 0x08
     988:	2f 82       	std	Y+7, r2	; 0x07
            telemetry.infrared2 = 117;
     98a:	45 e7       	ldi	r20, 0x75	; 117
     98c:	50 e0       	ldi	r21, 0x00	; 0
     98e:	5a 87       	std	Y+10, r21	; 0x0a
     990:	49 87       	std	Y+9, r20	; 0x09
            telemetry.infrared3 = 0;
     992:	1c 86       	std	Y+12, r1	; 0x0c
     994:	1b 86       	std	Y+11, r1	; 0x0b
            telemetry.infrared4 = 0;
     996:	1e 86       	std	Y+14, r1	; 0x0e
     998:	1d 86       	std	Y+13, r1	; 0x0d
            telemetry.infrared5 = 0;
     99a:	18 8a       	std	Y+16, r1	; 0x10
     99c:	1f 86       	std	Y+15, r1	; 0x0f
            telemetry.user1 = 20;
     99e:	84 e1       	ldi	r24, 0x14	; 20
     9a0:	90 e0       	ldi	r25, 0x00	; 0
     9a2:	9a 8b       	std	Y+18, r25	; 0x12
     9a4:	89 8b       	std	Y+17, r24	; 0x11
            telemetry.user2 = 42.42f;
     9a6:	4b 8a       	std	Y+19, r4	; 0x13
     9a8:	5c 8a       	std	Y+20, r5	; 0x14
     9aa:	6d 8a       	std	Y+21, r6	; 0x15
     9ac:	7e 8a       	std	Y+22, r7	; 0x16
            communication_writePacket(CH_OUT_TELEMETRY, (uint8_t*)&telemetry, sizeof(telemetry));
     9ae:	46 e1       	ldi	r20, 0x16	; 22
     9b0:	50 e0       	ldi	r21, 0x00	; 0
     9b2:	be 01       	movw	r22, r28
     9b4:	6f 5f       	subi	r22, 0xFF	; 255
     9b6:	7f 4f       	sbci	r23, 0xFF	; 255
     9b8:	81 e0       	ldi	r24, 0x01	; 1
     9ba:	3d dd       	rcall	.-1414   	; 0x436 <communication_writePacket>
     9bc:	8d cf       	rjmp	.-230    	; 0x8d8 <main+0x7a>
        }

        TIMETASK(POSE_TASK, 150) { // execute block approximately every 150ms
     9be:	90 93 59 06 	sts	0x0659, r25	; 0x800659 <POSE_TASK.2066+0x1>
     9c2:	80 93 58 06 	sts	0x0658, r24	; 0x800658 <POSE_TASK.2066>
            static int t_index = 0; // time index

            // simulate the robot moving on a circular trajectory with a frequency of 0.1Hz
            // angle = omega * t = (2 * PI * 0.1Hz) * (t_index * 0.15s)
            float wt = 2.0f * M_PI * 0.1f * (float)t_index * 0.15f;
     9c6:	00 91 56 06 	lds	r16, 0x0656	; 0x800656 <t_index.2069>
     9ca:	10 91 57 06 	lds	r17, 0x0657	; 0x800657 <t_index.2069+0x1>
     9ce:	b8 01       	movw	r22, r16
     9d0:	01 2e       	mov	r0, r17
     9d2:	00 0c       	add	r0, r0
     9d4:	88 0b       	sbc	r24, r24
     9d6:	99 0b       	sbc	r25, r25
     9d8:	b0 d0       	rcall	.+352    	; 0xb3a <__floatsisf>
     9da:	2c e7       	ldi	r18, 0x7C	; 124
     9dc:	39 ed       	ldi	r19, 0xD9	; 217
     9de:	40 e2       	ldi	r20, 0x20	; 32
     9e0:	5f e3       	ldi	r21, 0x3F	; 63
     9e2:	70 d1       	rcall	.+736    	; 0xcc4 <__mulsf3>
     9e4:	2a e9       	ldi	r18, 0x9A	; 154
     9e6:	39 e9       	ldi	r19, 0x99	; 153
     9e8:	49 e1       	ldi	r20, 0x19	; 25
     9ea:	5e e3       	ldi	r21, 0x3E	; 62
     9ec:	6b d1       	rcall	.+726    	; 0xcc4 <__mulsf3>
     9ee:	6b 01       	movw	r12, r22
     9f0:	7c 01       	movw	r14, r24
            pose.x = 200.0f * cosf(wt);
     9f2:	9e d0       	rcall	.+316    	; 0xb30 <cos>
     9f4:	20 e0       	ldi	r18, 0x00	; 0
     9f6:	30 e0       	ldi	r19, 0x00	; 0
     9f8:	48 e4       	ldi	r20, 0x48	; 72
     9fa:	53 e4       	ldi	r21, 0x43	; 67
     9fc:	63 d1       	rcall	.+710    	; 0xcc4 <__mulsf3>
     9fe:	60 93 0a 02 	sts	0x020A, r22	; 0x80020a <pose>
     a02:	70 93 0b 02 	sts	0x020B, r23	; 0x80020b <pose+0x1>
     a06:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <pose+0x2>
     a0a:	90 93 0d 02 	sts	0x020D, r25	; 0x80020d <pose+0x3>
            pose.y = 200.0f * sinf(wt);
     a0e:	c7 01       	movw	r24, r14
     a10:	b6 01       	movw	r22, r12
     a12:	bb d1       	rcall	.+886    	; 0xd8a <sin>
     a14:	20 e0       	ldi	r18, 0x00	; 0
     a16:	30 e0       	ldi	r19, 0x00	; 0
     a18:	48 e4       	ldi	r20, 0x48	; 72
     a1a:	53 e4       	ldi	r21, 0x43	; 67
     a1c:	53 d1       	rcall	.+678    	; 0xcc4 <__mulsf3>
     a1e:	60 93 0e 02 	sts	0x020E, r22	; 0x80020e <pose+0x4>
     a22:	70 93 0f 02 	sts	0x020F, r23	; 0x80020f <pose+0x5>
     a26:	80 93 10 02 	sts	0x0210, r24	; 0x800210 <pose+0x6>
     a2a:	90 93 11 02 	sts	0x0211, r25	; 0x800211 <pose+0x7>
            pose.theta = wt + M_PI_2;
     a2e:	2b ed       	ldi	r18, 0xDB	; 219
     a30:	3f e0       	ldi	r19, 0x0F	; 15
     a32:	49 ec       	ldi	r20, 0xC9	; 201
     a34:	5f e3       	ldi	r21, 0x3F	; 63
     a36:	c7 01       	movw	r24, r14
     a38:	b6 01       	movw	r22, r12
     a3a:	16 d0       	rcall	.+44     	; 0xa68 <__addsf3>
     a3c:	60 93 12 02 	sts	0x0212, r22	; 0x800212 <pose+0x8>
     a40:	70 93 13 02 	sts	0x0213, r23	; 0x800213 <pose+0x9>
     a44:	80 93 14 02 	sts	0x0214, r24	; 0x800214 <pose+0xa>
     a48:	90 93 15 02 	sts	0x0215, r25	; 0x800215 <pose+0xb>
            ++t_index;
     a4c:	0f 5f       	subi	r16, 0xFF	; 255
     a4e:	1f 4f       	sbci	r17, 0xFF	; 255
     a50:	10 93 57 06 	sts	0x0657, r17	; 0x800657 <t_index.2069+0x1>
     a54:	00 93 56 06 	sts	0x0656, r16	; 0x800656 <t_index.2069>

            // send pose update to HWPCS
            communication_writePacket(CH_OUT_POSE, (uint8_t*)&pose, sizeof(pose));
     a58:	4c e0       	ldi	r20, 0x0C	; 12
     a5a:	50 e0       	ldi	r21, 0x00	; 0
     a5c:	6a e0       	ldi	r22, 0x0A	; 10
     a5e:	72 e0       	ldi	r23, 0x02	; 2
     a60:	82 e0       	ldi	r24, 0x02	; 2
     a62:	e9 dc       	rcall	.-1582   	; 0x436 <communication_writePacket>
     a64:	4f cf       	rjmp	.-354    	; 0x904 <L_getUptimeEnd111+0x16>

00000a66 <__subsf3>:
     a66:	50 58       	subi	r21, 0x80	; 128

00000a68 <__addsf3>:
     a68:	bb 27       	eor	r27, r27
     a6a:	aa 27       	eor	r26, r26
     a6c:	0e d0       	rcall	.+28     	; 0xa8a <__addsf3x>
     a6e:	df c0       	rjmp	.+446    	; 0xc2e <__fp_round>
     a70:	a8 d0       	rcall	.+336    	; 0xbc2 <__fp_pscA>
     a72:	30 f0       	brcs	.+12     	; 0xa80 <__addsf3+0x18>
     a74:	ad d0       	rcall	.+346    	; 0xbd0 <__fp_pscB>
     a76:	20 f0       	brcs	.+8      	; 0xa80 <__addsf3+0x18>
     a78:	31 f4       	brne	.+12     	; 0xa86 <__addsf3+0x1e>
     a7a:	9f 3f       	cpi	r25, 0xFF	; 255
     a7c:	11 f4       	brne	.+4      	; 0xa82 <__addsf3+0x1a>
     a7e:	1e f4       	brtc	.+6      	; 0xa86 <__addsf3+0x1e>
     a80:	9d c0       	rjmp	.+314    	; 0xbbc <__fp_nan>
     a82:	0e f4       	brtc	.+2      	; 0xa86 <__addsf3+0x1e>
     a84:	e0 95       	com	r30
     a86:	e7 fb       	bst	r30, 7
     a88:	93 c0       	rjmp	.+294    	; 0xbb0 <__fp_inf>

00000a8a <__addsf3x>:
     a8a:	e9 2f       	mov	r30, r25
     a8c:	f2 d0       	rcall	.+484    	; 0xc72 <__fp_split3>
     a8e:	80 f3       	brcs	.-32     	; 0xa70 <__addsf3+0x8>
     a90:	ba 17       	cp	r27, r26
     a92:	62 07       	cpc	r22, r18
     a94:	73 07       	cpc	r23, r19
     a96:	84 07       	cpc	r24, r20
     a98:	95 07       	cpc	r25, r21
     a9a:	18 f0       	brcs	.+6      	; 0xaa2 <__addsf3x+0x18>
     a9c:	71 f4       	brne	.+28     	; 0xaba <__addsf3x+0x30>
     a9e:	9e f5       	brtc	.+102    	; 0xb06 <__addsf3x+0x7c>
     aa0:	0a c1       	rjmp	.+532    	; 0xcb6 <__fp_zero>
     aa2:	0e f4       	brtc	.+2      	; 0xaa6 <__addsf3x+0x1c>
     aa4:	e0 95       	com	r30
     aa6:	0b 2e       	mov	r0, r27
     aa8:	ba 2f       	mov	r27, r26
     aaa:	a0 2d       	mov	r26, r0
     aac:	0b 01       	movw	r0, r22
     aae:	b9 01       	movw	r22, r18
     ab0:	90 01       	movw	r18, r0
     ab2:	0c 01       	movw	r0, r24
     ab4:	ca 01       	movw	r24, r20
     ab6:	a0 01       	movw	r20, r0
     ab8:	11 24       	eor	r1, r1
     aba:	ff 27       	eor	r31, r31
     abc:	59 1b       	sub	r21, r25
     abe:	99 f0       	breq	.+38     	; 0xae6 <__addsf3x+0x5c>
     ac0:	59 3f       	cpi	r21, 0xF9	; 249
     ac2:	50 f4       	brcc	.+20     	; 0xad8 <__addsf3x+0x4e>
     ac4:	50 3e       	cpi	r21, 0xE0	; 224
     ac6:	68 f1       	brcs	.+90     	; 0xb22 <__addsf3x+0x98>
     ac8:	1a 16       	cp	r1, r26
     aca:	f0 40       	sbci	r31, 0x00	; 0
     acc:	a2 2f       	mov	r26, r18
     ace:	23 2f       	mov	r18, r19
     ad0:	34 2f       	mov	r19, r20
     ad2:	44 27       	eor	r20, r20
     ad4:	58 5f       	subi	r21, 0xF8	; 248
     ad6:	f3 cf       	rjmp	.-26     	; 0xabe <__addsf3x+0x34>
     ad8:	46 95       	lsr	r20
     ada:	37 95       	ror	r19
     adc:	27 95       	ror	r18
     ade:	a7 95       	ror	r26
     ae0:	f0 40       	sbci	r31, 0x00	; 0
     ae2:	53 95       	inc	r21
     ae4:	c9 f7       	brne	.-14     	; 0xad8 <__addsf3x+0x4e>
     ae6:	7e f4       	brtc	.+30     	; 0xb06 <__addsf3x+0x7c>
     ae8:	1f 16       	cp	r1, r31
     aea:	ba 0b       	sbc	r27, r26
     aec:	62 0b       	sbc	r22, r18
     aee:	73 0b       	sbc	r23, r19
     af0:	84 0b       	sbc	r24, r20
     af2:	ba f0       	brmi	.+46     	; 0xb22 <__addsf3x+0x98>
     af4:	91 50       	subi	r25, 0x01	; 1
     af6:	a1 f0       	breq	.+40     	; 0xb20 <__addsf3x+0x96>
     af8:	ff 0f       	add	r31, r31
     afa:	bb 1f       	adc	r27, r27
     afc:	66 1f       	adc	r22, r22
     afe:	77 1f       	adc	r23, r23
     b00:	88 1f       	adc	r24, r24
     b02:	c2 f7       	brpl	.-16     	; 0xaf4 <__addsf3x+0x6a>
     b04:	0e c0       	rjmp	.+28     	; 0xb22 <__addsf3x+0x98>
     b06:	ba 0f       	add	r27, r26
     b08:	62 1f       	adc	r22, r18
     b0a:	73 1f       	adc	r23, r19
     b0c:	84 1f       	adc	r24, r20
     b0e:	48 f4       	brcc	.+18     	; 0xb22 <__addsf3x+0x98>
     b10:	87 95       	ror	r24
     b12:	77 95       	ror	r23
     b14:	67 95       	ror	r22
     b16:	b7 95       	ror	r27
     b18:	f7 95       	ror	r31
     b1a:	9e 3f       	cpi	r25, 0xFE	; 254
     b1c:	08 f0       	brcs	.+2      	; 0xb20 <__addsf3x+0x96>
     b1e:	b3 cf       	rjmp	.-154    	; 0xa86 <__addsf3+0x1e>
     b20:	93 95       	inc	r25
     b22:	88 0f       	add	r24, r24
     b24:	08 f0       	brcs	.+2      	; 0xb28 <__addsf3x+0x9e>
     b26:	99 27       	eor	r25, r25
     b28:	ee 0f       	add	r30, r30
     b2a:	97 95       	ror	r25
     b2c:	87 95       	ror	r24
     b2e:	08 95       	ret

00000b30 <cos>:
     b30:	57 d0       	rcall	.+174    	; 0xbe0 <__fp_rempio2>
     b32:	e3 95       	inc	r30
     b34:	8d c0       	rjmp	.+282    	; 0xc50 <__fp_sinus>

00000b36 <__floatunsisf>:
     b36:	e8 94       	clt
     b38:	09 c0       	rjmp	.+18     	; 0xb4c <__floatsisf+0x12>

00000b3a <__floatsisf>:
     b3a:	97 fb       	bst	r25, 7
     b3c:	3e f4       	brtc	.+14     	; 0xb4c <__floatsisf+0x12>
     b3e:	90 95       	com	r25
     b40:	80 95       	com	r24
     b42:	70 95       	com	r23
     b44:	61 95       	neg	r22
     b46:	7f 4f       	sbci	r23, 0xFF	; 255
     b48:	8f 4f       	sbci	r24, 0xFF	; 255
     b4a:	9f 4f       	sbci	r25, 0xFF	; 255
     b4c:	99 23       	and	r25, r25
     b4e:	a9 f0       	breq	.+42     	; 0xb7a <__floatsisf+0x40>
     b50:	f9 2f       	mov	r31, r25
     b52:	96 e9       	ldi	r25, 0x96	; 150
     b54:	bb 27       	eor	r27, r27
     b56:	93 95       	inc	r25
     b58:	f6 95       	lsr	r31
     b5a:	87 95       	ror	r24
     b5c:	77 95       	ror	r23
     b5e:	67 95       	ror	r22
     b60:	b7 95       	ror	r27
     b62:	f1 11       	cpse	r31, r1
     b64:	f8 cf       	rjmp	.-16     	; 0xb56 <__floatsisf+0x1c>
     b66:	fa f4       	brpl	.+62     	; 0xba6 <__floatsisf+0x6c>
     b68:	bb 0f       	add	r27, r27
     b6a:	11 f4       	brne	.+4      	; 0xb70 <__floatsisf+0x36>
     b6c:	60 ff       	sbrs	r22, 0
     b6e:	1b c0       	rjmp	.+54     	; 0xba6 <__floatsisf+0x6c>
     b70:	6f 5f       	subi	r22, 0xFF	; 255
     b72:	7f 4f       	sbci	r23, 0xFF	; 255
     b74:	8f 4f       	sbci	r24, 0xFF	; 255
     b76:	9f 4f       	sbci	r25, 0xFF	; 255
     b78:	16 c0       	rjmp	.+44     	; 0xba6 <__floatsisf+0x6c>
     b7a:	88 23       	and	r24, r24
     b7c:	11 f0       	breq	.+4      	; 0xb82 <__floatsisf+0x48>
     b7e:	96 e9       	ldi	r25, 0x96	; 150
     b80:	11 c0       	rjmp	.+34     	; 0xba4 <__floatsisf+0x6a>
     b82:	77 23       	and	r23, r23
     b84:	21 f0       	breq	.+8      	; 0xb8e <__floatsisf+0x54>
     b86:	9e e8       	ldi	r25, 0x8E	; 142
     b88:	87 2f       	mov	r24, r23
     b8a:	76 2f       	mov	r23, r22
     b8c:	05 c0       	rjmp	.+10     	; 0xb98 <__floatsisf+0x5e>
     b8e:	66 23       	and	r22, r22
     b90:	71 f0       	breq	.+28     	; 0xbae <__floatsisf+0x74>
     b92:	96 e8       	ldi	r25, 0x86	; 134
     b94:	86 2f       	mov	r24, r22
     b96:	70 e0       	ldi	r23, 0x00	; 0
     b98:	60 e0       	ldi	r22, 0x00	; 0
     b9a:	2a f0       	brmi	.+10     	; 0xba6 <__floatsisf+0x6c>
     b9c:	9a 95       	dec	r25
     b9e:	66 0f       	add	r22, r22
     ba0:	77 1f       	adc	r23, r23
     ba2:	88 1f       	adc	r24, r24
     ba4:	da f7       	brpl	.-10     	; 0xb9c <__floatsisf+0x62>
     ba6:	88 0f       	add	r24, r24
     ba8:	96 95       	lsr	r25
     baa:	87 95       	ror	r24
     bac:	97 f9       	bld	r25, 7
     bae:	08 95       	ret

00000bb0 <__fp_inf>:
     bb0:	97 f9       	bld	r25, 7
     bb2:	9f 67       	ori	r25, 0x7F	; 127
     bb4:	80 e8       	ldi	r24, 0x80	; 128
     bb6:	70 e0       	ldi	r23, 0x00	; 0
     bb8:	60 e0       	ldi	r22, 0x00	; 0
     bba:	08 95       	ret

00000bbc <__fp_nan>:
     bbc:	9f ef       	ldi	r25, 0xFF	; 255
     bbe:	80 ec       	ldi	r24, 0xC0	; 192
     bc0:	08 95       	ret

00000bc2 <__fp_pscA>:
     bc2:	00 24       	eor	r0, r0
     bc4:	0a 94       	dec	r0
     bc6:	16 16       	cp	r1, r22
     bc8:	17 06       	cpc	r1, r23
     bca:	18 06       	cpc	r1, r24
     bcc:	09 06       	cpc	r0, r25
     bce:	08 95       	ret

00000bd0 <__fp_pscB>:
     bd0:	00 24       	eor	r0, r0
     bd2:	0a 94       	dec	r0
     bd4:	12 16       	cp	r1, r18
     bd6:	13 06       	cpc	r1, r19
     bd8:	14 06       	cpc	r1, r20
     bda:	05 06       	cpc	r0, r21
     bdc:	08 95       	ret
     bde:	ee cf       	rjmp	.-36     	; 0xbbc <__fp_nan>

00000be0 <__fp_rempio2>:
     be0:	50 d0       	rcall	.+160    	; 0xc82 <__fp_splitA>
     be2:	e8 f3       	brcs	.-6      	; 0xbde <__fp_pscB+0xe>
     be4:	e8 94       	clt
     be6:	e0 e0       	ldi	r30, 0x00	; 0
     be8:	bb 27       	eor	r27, r27
     bea:	9f 57       	subi	r25, 0x7F	; 127
     bec:	f0 f0       	brcs	.+60     	; 0xc2a <__fp_rempio2+0x4a>
     bee:	2a ed       	ldi	r18, 0xDA	; 218
     bf0:	3f e0       	ldi	r19, 0x0F	; 15
     bf2:	49 ec       	ldi	r20, 0xC9	; 201
     bf4:	06 c0       	rjmp	.+12     	; 0xc02 <__fp_rempio2+0x22>
     bf6:	ee 0f       	add	r30, r30
     bf8:	bb 0f       	add	r27, r27
     bfa:	66 1f       	adc	r22, r22
     bfc:	77 1f       	adc	r23, r23
     bfe:	88 1f       	adc	r24, r24
     c00:	28 f0       	brcs	.+10     	; 0xc0c <__fp_rempio2+0x2c>
     c02:	b2 3a       	cpi	r27, 0xA2	; 162
     c04:	62 07       	cpc	r22, r18
     c06:	73 07       	cpc	r23, r19
     c08:	84 07       	cpc	r24, r20
     c0a:	28 f0       	brcs	.+10     	; 0xc16 <__fp_rempio2+0x36>
     c0c:	b2 5a       	subi	r27, 0xA2	; 162
     c0e:	62 0b       	sbc	r22, r18
     c10:	73 0b       	sbc	r23, r19
     c12:	84 0b       	sbc	r24, r20
     c14:	e3 95       	inc	r30
     c16:	9a 95       	dec	r25
     c18:	72 f7       	brpl	.-36     	; 0xbf6 <__fp_rempio2+0x16>
     c1a:	80 38       	cpi	r24, 0x80	; 128
     c1c:	30 f4       	brcc	.+12     	; 0xc2a <__fp_rempio2+0x4a>
     c1e:	9a 95       	dec	r25
     c20:	bb 0f       	add	r27, r27
     c22:	66 1f       	adc	r22, r22
     c24:	77 1f       	adc	r23, r23
     c26:	88 1f       	adc	r24, r24
     c28:	d2 f7       	brpl	.-12     	; 0xc1e <__fp_rempio2+0x3e>
     c2a:	90 48       	sbci	r25, 0x80	; 128
     c2c:	b6 c0       	rjmp	.+364    	; 0xd9a <__fp_mpack_finite>

00000c2e <__fp_round>:
     c2e:	09 2e       	mov	r0, r25
     c30:	03 94       	inc	r0
     c32:	00 0c       	add	r0, r0
     c34:	11 f4       	brne	.+4      	; 0xc3a <__fp_round+0xc>
     c36:	88 23       	and	r24, r24
     c38:	52 f0       	brmi	.+20     	; 0xc4e <__fp_round+0x20>
     c3a:	bb 0f       	add	r27, r27
     c3c:	40 f4       	brcc	.+16     	; 0xc4e <__fp_round+0x20>
     c3e:	bf 2b       	or	r27, r31
     c40:	11 f4       	brne	.+4      	; 0xc46 <__fp_round+0x18>
     c42:	60 ff       	sbrs	r22, 0
     c44:	04 c0       	rjmp	.+8      	; 0xc4e <__fp_round+0x20>
     c46:	6f 5f       	subi	r22, 0xFF	; 255
     c48:	7f 4f       	sbci	r23, 0xFF	; 255
     c4a:	8f 4f       	sbci	r24, 0xFF	; 255
     c4c:	9f 4f       	sbci	r25, 0xFF	; 255
     c4e:	08 95       	ret

00000c50 <__fp_sinus>:
     c50:	ef 93       	push	r30
     c52:	e0 ff       	sbrs	r30, 0
     c54:	06 c0       	rjmp	.+12     	; 0xc62 <__fp_sinus+0x12>
     c56:	a2 ea       	ldi	r26, 0xA2	; 162
     c58:	2a ed       	ldi	r18, 0xDA	; 218
     c5a:	3f e0       	ldi	r19, 0x0F	; 15
     c5c:	49 ec       	ldi	r20, 0xC9	; 201
     c5e:	5f eb       	ldi	r21, 0xBF	; 191
     c60:	14 df       	rcall	.-472    	; 0xa8a <__addsf3x>
     c62:	e5 df       	rcall	.-54     	; 0xc2e <__fp_round>
     c64:	0f 90       	pop	r0
     c66:	03 94       	inc	r0
     c68:	01 fc       	sbrc	r0, 1
     c6a:	90 58       	subi	r25, 0x80	; 128
     c6c:	e4 ee       	ldi	r30, 0xE4	; 228
     c6e:	f0 e0       	ldi	r31, 0x00	; 0
     c70:	a0 c0       	rjmp	.+320    	; 0xdb2 <__fp_powsodd>

00000c72 <__fp_split3>:
     c72:	57 fd       	sbrc	r21, 7
     c74:	90 58       	subi	r25, 0x80	; 128
     c76:	44 0f       	add	r20, r20
     c78:	55 1f       	adc	r21, r21
     c7a:	59 f0       	breq	.+22     	; 0xc92 <__fp_splitA+0x10>
     c7c:	5f 3f       	cpi	r21, 0xFF	; 255
     c7e:	71 f0       	breq	.+28     	; 0xc9c <__fp_splitA+0x1a>
     c80:	47 95       	ror	r20

00000c82 <__fp_splitA>:
     c82:	88 0f       	add	r24, r24
     c84:	97 fb       	bst	r25, 7
     c86:	99 1f       	adc	r25, r25
     c88:	61 f0       	breq	.+24     	; 0xca2 <__fp_splitA+0x20>
     c8a:	9f 3f       	cpi	r25, 0xFF	; 255
     c8c:	79 f0       	breq	.+30     	; 0xcac <__fp_splitA+0x2a>
     c8e:	87 95       	ror	r24
     c90:	08 95       	ret
     c92:	12 16       	cp	r1, r18
     c94:	13 06       	cpc	r1, r19
     c96:	14 06       	cpc	r1, r20
     c98:	55 1f       	adc	r21, r21
     c9a:	f2 cf       	rjmp	.-28     	; 0xc80 <__fp_split3+0xe>
     c9c:	46 95       	lsr	r20
     c9e:	f1 df       	rcall	.-30     	; 0xc82 <__fp_splitA>
     ca0:	08 c0       	rjmp	.+16     	; 0xcb2 <__fp_splitA+0x30>
     ca2:	16 16       	cp	r1, r22
     ca4:	17 06       	cpc	r1, r23
     ca6:	18 06       	cpc	r1, r24
     ca8:	99 1f       	adc	r25, r25
     caa:	f1 cf       	rjmp	.-30     	; 0xc8e <__fp_splitA+0xc>
     cac:	86 95       	lsr	r24
     cae:	71 05       	cpc	r23, r1
     cb0:	61 05       	cpc	r22, r1
     cb2:	08 94       	sec
     cb4:	08 95       	ret

00000cb6 <__fp_zero>:
     cb6:	e8 94       	clt

00000cb8 <__fp_szero>:
     cb8:	bb 27       	eor	r27, r27
     cba:	66 27       	eor	r22, r22
     cbc:	77 27       	eor	r23, r23
     cbe:	cb 01       	movw	r24, r22
     cc0:	97 f9       	bld	r25, 7
     cc2:	08 95       	ret

00000cc4 <__mulsf3>:
     cc4:	0b d0       	rcall	.+22     	; 0xcdc <__mulsf3x>
     cc6:	b3 cf       	rjmp	.-154    	; 0xc2e <__fp_round>
     cc8:	7c df       	rcall	.-264    	; 0xbc2 <__fp_pscA>
     cca:	28 f0       	brcs	.+10     	; 0xcd6 <__mulsf3+0x12>
     ccc:	81 df       	rcall	.-254    	; 0xbd0 <__fp_pscB>
     cce:	18 f0       	brcs	.+6      	; 0xcd6 <__mulsf3+0x12>
     cd0:	95 23       	and	r25, r21
     cd2:	09 f0       	breq	.+2      	; 0xcd6 <__mulsf3+0x12>
     cd4:	6d cf       	rjmp	.-294    	; 0xbb0 <__fp_inf>
     cd6:	72 cf       	rjmp	.-284    	; 0xbbc <__fp_nan>
     cd8:	11 24       	eor	r1, r1
     cda:	ee cf       	rjmp	.-36     	; 0xcb8 <__fp_szero>

00000cdc <__mulsf3x>:
     cdc:	ca df       	rcall	.-108    	; 0xc72 <__fp_split3>
     cde:	a0 f3       	brcs	.-24     	; 0xcc8 <__mulsf3+0x4>

00000ce0 <__mulsf3_pse>:
     ce0:	95 9f       	mul	r25, r21
     ce2:	d1 f3       	breq	.-12     	; 0xcd8 <__mulsf3+0x14>
     ce4:	95 0f       	add	r25, r21
     ce6:	50 e0       	ldi	r21, 0x00	; 0
     ce8:	55 1f       	adc	r21, r21
     cea:	62 9f       	mul	r22, r18
     cec:	f0 01       	movw	r30, r0
     cee:	72 9f       	mul	r23, r18
     cf0:	bb 27       	eor	r27, r27
     cf2:	f0 0d       	add	r31, r0
     cf4:	b1 1d       	adc	r27, r1
     cf6:	63 9f       	mul	r22, r19
     cf8:	aa 27       	eor	r26, r26
     cfa:	f0 0d       	add	r31, r0
     cfc:	b1 1d       	adc	r27, r1
     cfe:	aa 1f       	adc	r26, r26
     d00:	64 9f       	mul	r22, r20
     d02:	66 27       	eor	r22, r22
     d04:	b0 0d       	add	r27, r0
     d06:	a1 1d       	adc	r26, r1
     d08:	66 1f       	adc	r22, r22
     d0a:	82 9f       	mul	r24, r18
     d0c:	22 27       	eor	r18, r18
     d0e:	b0 0d       	add	r27, r0
     d10:	a1 1d       	adc	r26, r1
     d12:	62 1f       	adc	r22, r18
     d14:	73 9f       	mul	r23, r19
     d16:	b0 0d       	add	r27, r0
     d18:	a1 1d       	adc	r26, r1
     d1a:	62 1f       	adc	r22, r18
     d1c:	83 9f       	mul	r24, r19
     d1e:	a0 0d       	add	r26, r0
     d20:	61 1d       	adc	r22, r1
     d22:	22 1f       	adc	r18, r18
     d24:	74 9f       	mul	r23, r20
     d26:	33 27       	eor	r19, r19
     d28:	a0 0d       	add	r26, r0
     d2a:	61 1d       	adc	r22, r1
     d2c:	23 1f       	adc	r18, r19
     d2e:	84 9f       	mul	r24, r20
     d30:	60 0d       	add	r22, r0
     d32:	21 1d       	adc	r18, r1
     d34:	82 2f       	mov	r24, r18
     d36:	76 2f       	mov	r23, r22
     d38:	6a 2f       	mov	r22, r26
     d3a:	11 24       	eor	r1, r1
     d3c:	9f 57       	subi	r25, 0x7F	; 127
     d3e:	50 40       	sbci	r21, 0x00	; 0
     d40:	8a f0       	brmi	.+34     	; 0xd64 <__mulsf3_pse+0x84>
     d42:	e1 f0       	breq	.+56     	; 0xd7c <__mulsf3_pse+0x9c>
     d44:	88 23       	and	r24, r24
     d46:	4a f0       	brmi	.+18     	; 0xd5a <__mulsf3_pse+0x7a>
     d48:	ee 0f       	add	r30, r30
     d4a:	ff 1f       	adc	r31, r31
     d4c:	bb 1f       	adc	r27, r27
     d4e:	66 1f       	adc	r22, r22
     d50:	77 1f       	adc	r23, r23
     d52:	88 1f       	adc	r24, r24
     d54:	91 50       	subi	r25, 0x01	; 1
     d56:	50 40       	sbci	r21, 0x00	; 0
     d58:	a9 f7       	brne	.-22     	; 0xd44 <__mulsf3_pse+0x64>
     d5a:	9e 3f       	cpi	r25, 0xFE	; 254
     d5c:	51 05       	cpc	r21, r1
     d5e:	70 f0       	brcs	.+28     	; 0xd7c <__mulsf3_pse+0x9c>
     d60:	27 cf       	rjmp	.-434    	; 0xbb0 <__fp_inf>
     d62:	aa cf       	rjmp	.-172    	; 0xcb8 <__fp_szero>
     d64:	5f 3f       	cpi	r21, 0xFF	; 255
     d66:	ec f3       	brlt	.-6      	; 0xd62 <__mulsf3_pse+0x82>
     d68:	98 3e       	cpi	r25, 0xE8	; 232
     d6a:	dc f3       	brlt	.-10     	; 0xd62 <__mulsf3_pse+0x82>
     d6c:	86 95       	lsr	r24
     d6e:	77 95       	ror	r23
     d70:	67 95       	ror	r22
     d72:	b7 95       	ror	r27
     d74:	f7 95       	ror	r31
     d76:	e7 95       	ror	r30
     d78:	9f 5f       	subi	r25, 0xFF	; 255
     d7a:	c1 f7       	brne	.-16     	; 0xd6c <__mulsf3_pse+0x8c>
     d7c:	fe 2b       	or	r31, r30
     d7e:	88 0f       	add	r24, r24
     d80:	91 1d       	adc	r25, r1
     d82:	96 95       	lsr	r25
     d84:	87 95       	ror	r24
     d86:	97 f9       	bld	r25, 7
     d88:	08 95       	ret

00000d8a <sin>:
     d8a:	9f 93       	push	r25
     d8c:	29 df       	rcall	.-430    	; 0xbe0 <__fp_rempio2>
     d8e:	0f 90       	pop	r0
     d90:	07 fc       	sbrc	r0, 7
     d92:	ee 5f       	subi	r30, 0xFE	; 254
     d94:	5d cf       	rjmp	.-326    	; 0xc50 <__fp_sinus>

00000d96 <__fp_mpack>:
     d96:	9f 3f       	cpi	r25, 0xFF	; 255
     d98:	31 f0       	breq	.+12     	; 0xda6 <__fp_mpack_finite+0xc>

00000d9a <__fp_mpack_finite>:
     d9a:	91 50       	subi	r25, 0x01	; 1
     d9c:	20 f4       	brcc	.+8      	; 0xda6 <__fp_mpack_finite+0xc>
     d9e:	87 95       	ror	r24
     da0:	77 95       	ror	r23
     da2:	67 95       	ror	r22
     da4:	b7 95       	ror	r27
     da6:	88 0f       	add	r24, r24
     da8:	91 1d       	adc	r25, r1
     daa:	96 95       	lsr	r25
     dac:	87 95       	ror	r24
     dae:	97 f9       	bld	r25, 7
     db0:	08 95       	ret

00000db2 <__fp_powsodd>:
     db2:	9f 93       	push	r25
     db4:	8f 93       	push	r24
     db6:	7f 93       	push	r23
     db8:	6f 93       	push	r22
     dba:	ff 93       	push	r31
     dbc:	ef 93       	push	r30
     dbe:	9b 01       	movw	r18, r22
     dc0:	ac 01       	movw	r20, r24
     dc2:	80 df       	rcall	.-256    	; 0xcc4 <__mulsf3>
     dc4:	ef 91       	pop	r30
     dc6:	ff 91       	pop	r31
     dc8:	05 d0       	rcall	.+10     	; 0xdd4 <__fp_powser>
     dca:	2f 91       	pop	r18
     dcc:	3f 91       	pop	r19
     dce:	4f 91       	pop	r20
     dd0:	5f 91       	pop	r21
     dd2:	78 cf       	rjmp	.-272    	; 0xcc4 <__mulsf3>

00000dd4 <__fp_powser>:
     dd4:	df 93       	push	r29
     dd6:	cf 93       	push	r28
     dd8:	1f 93       	push	r17
     dda:	0f 93       	push	r16
     ddc:	ff 92       	push	r15
     dde:	ef 92       	push	r14
     de0:	df 92       	push	r13
     de2:	7b 01       	movw	r14, r22
     de4:	8c 01       	movw	r16, r24
     de6:	68 94       	set
     de8:	05 c0       	rjmp	.+10     	; 0xdf4 <__fp_powser+0x20>
     dea:	da 2e       	mov	r13, r26
     dec:	ef 01       	movw	r28, r30
     dee:	76 df       	rcall	.-276    	; 0xcdc <__mulsf3x>
     df0:	fe 01       	movw	r30, r28
     df2:	e8 94       	clt
     df4:	a5 91       	lpm	r26, Z+
     df6:	25 91       	lpm	r18, Z+
     df8:	35 91       	lpm	r19, Z+
     dfa:	45 91       	lpm	r20, Z+
     dfc:	55 91       	lpm	r21, Z+
     dfe:	ae f3       	brts	.-22     	; 0xdea <__fp_powser+0x16>
     e00:	ef 01       	movw	r28, r30
     e02:	43 de       	rcall	.-890    	; 0xa8a <__addsf3x>
     e04:	fe 01       	movw	r30, r28
     e06:	97 01       	movw	r18, r14
     e08:	a8 01       	movw	r20, r16
     e0a:	da 94       	dec	r13
     e0c:	79 f7       	brne	.-34     	; 0xdec <__fp_powser+0x18>
     e0e:	df 90       	pop	r13
     e10:	ef 90       	pop	r14
     e12:	ff 90       	pop	r15
     e14:	0f 91       	pop	r16
     e16:	1f 91       	pop	r17
     e18:	cf 91       	pop	r28
     e1a:	df 91       	pop	r29
     e1c:	08 95       	ret

00000e1e <malloc>:
     e1e:	0f 93       	push	r16
     e20:	1f 93       	push	r17
     e22:	cf 93       	push	r28
     e24:	df 93       	push	r29
     e26:	82 30       	cpi	r24, 0x02	; 2
     e28:	91 05       	cpc	r25, r1
     e2a:	10 f4       	brcc	.+4      	; 0xe30 <malloc+0x12>
     e2c:	82 e0       	ldi	r24, 0x02	; 2
     e2e:	90 e0       	ldi	r25, 0x00	; 0
     e30:	e0 91 f6 07 	lds	r30, 0x07F6	; 0x8007f6 <__flp>
     e34:	f0 91 f7 07 	lds	r31, 0x07F7	; 0x8007f7 <__flp+0x1>
     e38:	30 e0       	ldi	r19, 0x00	; 0
     e3a:	20 e0       	ldi	r18, 0x00	; 0
     e3c:	b0 e0       	ldi	r27, 0x00	; 0
     e3e:	a0 e0       	ldi	r26, 0x00	; 0
     e40:	30 97       	sbiw	r30, 0x00	; 0
     e42:	99 f4       	brne	.+38     	; 0xe6a <malloc+0x4c>
     e44:	21 15       	cp	r18, r1
     e46:	31 05       	cpc	r19, r1
     e48:	09 f4       	brne	.+2      	; 0xe4c <malloc+0x2e>
     e4a:	4a c0       	rjmp	.+148    	; 0xee0 <malloc+0xc2>
     e4c:	28 1b       	sub	r18, r24
     e4e:	39 0b       	sbc	r19, r25
     e50:	24 30       	cpi	r18, 0x04	; 4
     e52:	31 05       	cpc	r19, r1
     e54:	d8 f5       	brcc	.+118    	; 0xecc <malloc+0xae>
     e56:	8a 81       	ldd	r24, Y+2	; 0x02
     e58:	9b 81       	ldd	r25, Y+3	; 0x03
     e5a:	61 15       	cp	r22, r1
     e5c:	71 05       	cpc	r23, r1
     e5e:	89 f1       	breq	.+98     	; 0xec2 <malloc+0xa4>
     e60:	fb 01       	movw	r30, r22
     e62:	93 83       	std	Z+3, r25	; 0x03
     e64:	82 83       	std	Z+2, r24	; 0x02
     e66:	fe 01       	movw	r30, r28
     e68:	11 c0       	rjmp	.+34     	; 0xe8c <malloc+0x6e>
     e6a:	40 81       	ld	r20, Z
     e6c:	51 81       	ldd	r21, Z+1	; 0x01
     e6e:	02 81       	ldd	r16, Z+2	; 0x02
     e70:	13 81       	ldd	r17, Z+3	; 0x03
     e72:	48 17       	cp	r20, r24
     e74:	59 07       	cpc	r21, r25
     e76:	e0 f0       	brcs	.+56     	; 0xeb0 <malloc+0x92>
     e78:	48 17       	cp	r20, r24
     e7a:	59 07       	cpc	r21, r25
     e7c:	99 f4       	brne	.+38     	; 0xea4 <malloc+0x86>
     e7e:	10 97       	sbiw	r26, 0x00	; 0
     e80:	61 f0       	breq	.+24     	; 0xe9a <malloc+0x7c>
     e82:	12 96       	adiw	r26, 0x02	; 2
     e84:	0c 93       	st	X, r16
     e86:	12 97       	sbiw	r26, 0x02	; 2
     e88:	13 96       	adiw	r26, 0x03	; 3
     e8a:	1c 93       	st	X, r17
     e8c:	32 96       	adiw	r30, 0x02	; 2
     e8e:	cf 01       	movw	r24, r30
     e90:	df 91       	pop	r29
     e92:	cf 91       	pop	r28
     e94:	1f 91       	pop	r17
     e96:	0f 91       	pop	r16
     e98:	08 95       	ret
     e9a:	00 93 f6 07 	sts	0x07F6, r16	; 0x8007f6 <__flp>
     e9e:	10 93 f7 07 	sts	0x07F7, r17	; 0x8007f7 <__flp+0x1>
     ea2:	f4 cf       	rjmp	.-24     	; 0xe8c <malloc+0x6e>
     ea4:	21 15       	cp	r18, r1
     ea6:	31 05       	cpc	r19, r1
     ea8:	51 f0       	breq	.+20     	; 0xebe <malloc+0xa0>
     eaa:	42 17       	cp	r20, r18
     eac:	53 07       	cpc	r21, r19
     eae:	38 f0       	brcs	.+14     	; 0xebe <malloc+0xa0>
     eb0:	a9 01       	movw	r20, r18
     eb2:	db 01       	movw	r26, r22
     eb4:	9a 01       	movw	r18, r20
     eb6:	bd 01       	movw	r22, r26
     eb8:	df 01       	movw	r26, r30
     eba:	f8 01       	movw	r30, r16
     ebc:	c1 cf       	rjmp	.-126    	; 0xe40 <malloc+0x22>
     ebe:	ef 01       	movw	r28, r30
     ec0:	f9 cf       	rjmp	.-14     	; 0xeb4 <malloc+0x96>
     ec2:	90 93 f7 07 	sts	0x07F7, r25	; 0x8007f7 <__flp+0x1>
     ec6:	80 93 f6 07 	sts	0x07F6, r24	; 0x8007f6 <__flp>
     eca:	cd cf       	rjmp	.-102    	; 0xe66 <malloc+0x48>
     ecc:	fe 01       	movw	r30, r28
     ece:	e2 0f       	add	r30, r18
     ed0:	f3 1f       	adc	r31, r19
     ed2:	81 93       	st	Z+, r24
     ed4:	91 93       	st	Z+, r25
     ed6:	22 50       	subi	r18, 0x02	; 2
     ed8:	31 09       	sbc	r19, r1
     eda:	39 83       	std	Y+1, r19	; 0x01
     edc:	28 83       	st	Y, r18
     ede:	d7 cf       	rjmp	.-82     	; 0xe8e <malloc+0x70>
     ee0:	20 91 f4 07 	lds	r18, 0x07F4	; 0x8007f4 <__brkval>
     ee4:	30 91 f5 07 	lds	r19, 0x07F5	; 0x8007f5 <__brkval+0x1>
     ee8:	23 2b       	or	r18, r19
     eea:	41 f4       	brne	.+16     	; 0xefc <malloc+0xde>
     eec:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
     ef0:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
     ef4:	30 93 f5 07 	sts	0x07F5, r19	; 0x8007f5 <__brkval+0x1>
     ef8:	20 93 f4 07 	sts	0x07F4, r18	; 0x8007f4 <__brkval>
     efc:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
     f00:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
     f04:	21 15       	cp	r18, r1
     f06:	31 05       	cpc	r19, r1
     f08:	41 f4       	brne	.+16     	; 0xf1a <malloc+0xfc>
     f0a:	2d b7       	in	r18, 0x3d	; 61
     f0c:	3e b7       	in	r19, 0x3e	; 62
     f0e:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
     f12:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
     f16:	24 1b       	sub	r18, r20
     f18:	35 0b       	sbc	r19, r21
     f1a:	e0 91 f4 07 	lds	r30, 0x07F4	; 0x8007f4 <__brkval>
     f1e:	f0 91 f5 07 	lds	r31, 0x07F5	; 0x8007f5 <__brkval+0x1>
     f22:	e2 17       	cp	r30, r18
     f24:	f3 07       	cpc	r31, r19
     f26:	a0 f4       	brcc	.+40     	; 0xf50 <malloc+0x132>
     f28:	2e 1b       	sub	r18, r30
     f2a:	3f 0b       	sbc	r19, r31
     f2c:	28 17       	cp	r18, r24
     f2e:	39 07       	cpc	r19, r25
     f30:	78 f0       	brcs	.+30     	; 0xf50 <malloc+0x132>
     f32:	ac 01       	movw	r20, r24
     f34:	4e 5f       	subi	r20, 0xFE	; 254
     f36:	5f 4f       	sbci	r21, 0xFF	; 255
     f38:	24 17       	cp	r18, r20
     f3a:	35 07       	cpc	r19, r21
     f3c:	48 f0       	brcs	.+18     	; 0xf50 <malloc+0x132>
     f3e:	4e 0f       	add	r20, r30
     f40:	5f 1f       	adc	r21, r31
     f42:	50 93 f5 07 	sts	0x07F5, r21	; 0x8007f5 <__brkval+0x1>
     f46:	40 93 f4 07 	sts	0x07F4, r20	; 0x8007f4 <__brkval>
     f4a:	81 93       	st	Z+, r24
     f4c:	91 93       	st	Z+, r25
     f4e:	9f cf       	rjmp	.-194    	; 0xe8e <malloc+0x70>
     f50:	f0 e0       	ldi	r31, 0x00	; 0
     f52:	e0 e0       	ldi	r30, 0x00	; 0
     f54:	9c cf       	rjmp	.-200    	; 0xe8e <malloc+0x70>

00000f56 <free>:
     f56:	cf 93       	push	r28
     f58:	df 93       	push	r29
     f5a:	00 97       	sbiw	r24, 0x00	; 0
     f5c:	e9 f0       	breq	.+58     	; 0xf98 <free+0x42>
     f5e:	fc 01       	movw	r30, r24
     f60:	32 97       	sbiw	r30, 0x02	; 2
     f62:	13 82       	std	Z+3, r1	; 0x03
     f64:	12 82       	std	Z+2, r1	; 0x02
     f66:	a0 91 f6 07 	lds	r26, 0x07F6	; 0x8007f6 <__flp>
     f6a:	b0 91 f7 07 	lds	r27, 0x07F7	; 0x8007f7 <__flp+0x1>
     f6e:	ed 01       	movw	r28, r26
     f70:	30 e0       	ldi	r19, 0x00	; 0
     f72:	20 e0       	ldi	r18, 0x00	; 0
     f74:	10 97       	sbiw	r26, 0x00	; 0
     f76:	a1 f4       	brne	.+40     	; 0xfa0 <free+0x4a>
     f78:	20 81       	ld	r18, Z
     f7a:	31 81       	ldd	r19, Z+1	; 0x01
     f7c:	82 0f       	add	r24, r18
     f7e:	93 1f       	adc	r25, r19
     f80:	20 91 f4 07 	lds	r18, 0x07F4	; 0x8007f4 <__brkval>
     f84:	30 91 f5 07 	lds	r19, 0x07F5	; 0x8007f5 <__brkval+0x1>
     f88:	28 17       	cp	r18, r24
     f8a:	39 07       	cpc	r19, r25
     f8c:	09 f0       	breq	.+2      	; 0xf90 <free+0x3a>
     f8e:	61 c0       	rjmp	.+194    	; 0x1052 <__EEPROM_REGION_LENGTH__+0x52>
     f90:	f0 93 f5 07 	sts	0x07F5, r31	; 0x8007f5 <__brkval+0x1>
     f94:	e0 93 f4 07 	sts	0x07F4, r30	; 0x8007f4 <__brkval>
     f98:	df 91       	pop	r29
     f9a:	cf 91       	pop	r28
     f9c:	08 95       	ret
     f9e:	ea 01       	movw	r28, r20
     fa0:	ce 17       	cp	r28, r30
     fa2:	df 07       	cpc	r29, r31
     fa4:	e8 f5       	brcc	.+122    	; 0x1020 <__EEPROM_REGION_LENGTH__+0x20>
     fa6:	4a 81       	ldd	r20, Y+2	; 0x02
     fa8:	5b 81       	ldd	r21, Y+3	; 0x03
     faa:	9e 01       	movw	r18, r28
     fac:	41 15       	cp	r20, r1
     fae:	51 05       	cpc	r21, r1
     fb0:	b1 f7       	brne	.-20     	; 0xf9e <free+0x48>
     fb2:	e9 01       	movw	r28, r18
     fb4:	fb 83       	std	Y+3, r31	; 0x03
     fb6:	ea 83       	std	Y+2, r30	; 0x02
     fb8:	49 91       	ld	r20, Y+
     fba:	59 91       	ld	r21, Y+
     fbc:	c4 0f       	add	r28, r20
     fbe:	d5 1f       	adc	r29, r21
     fc0:	ec 17       	cp	r30, r28
     fc2:	fd 07       	cpc	r31, r29
     fc4:	61 f4       	brne	.+24     	; 0xfde <free+0x88>
     fc6:	80 81       	ld	r24, Z
     fc8:	91 81       	ldd	r25, Z+1	; 0x01
     fca:	02 96       	adiw	r24, 0x02	; 2
     fcc:	84 0f       	add	r24, r20
     fce:	95 1f       	adc	r25, r21
     fd0:	e9 01       	movw	r28, r18
     fd2:	99 83       	std	Y+1, r25	; 0x01
     fd4:	88 83       	st	Y, r24
     fd6:	82 81       	ldd	r24, Z+2	; 0x02
     fd8:	93 81       	ldd	r25, Z+3	; 0x03
     fda:	9b 83       	std	Y+3, r25	; 0x03
     fdc:	8a 83       	std	Y+2, r24	; 0x02
     fde:	f0 e0       	ldi	r31, 0x00	; 0
     fe0:	e0 e0       	ldi	r30, 0x00	; 0
     fe2:	12 96       	adiw	r26, 0x02	; 2
     fe4:	8d 91       	ld	r24, X+
     fe6:	9c 91       	ld	r25, X
     fe8:	13 97       	sbiw	r26, 0x03	; 3
     fea:	00 97       	sbiw	r24, 0x00	; 0
     fec:	b9 f5       	brne	.+110    	; 0x105c <__EEPROM_REGION_LENGTH__+0x5c>
     fee:	2d 91       	ld	r18, X+
     ff0:	3c 91       	ld	r19, X
     ff2:	11 97       	sbiw	r26, 0x01	; 1
     ff4:	cd 01       	movw	r24, r26
     ff6:	02 96       	adiw	r24, 0x02	; 2
     ff8:	82 0f       	add	r24, r18
     ffa:	93 1f       	adc	r25, r19
     ffc:	20 91 f4 07 	lds	r18, 0x07F4	; 0x8007f4 <__brkval>
    1000:	30 91 f5 07 	lds	r19, 0x07F5	; 0x8007f5 <__brkval+0x1>
    1004:	28 17       	cp	r18, r24
    1006:	39 07       	cpc	r19, r25
    1008:	39 f6       	brne	.-114    	; 0xf98 <free+0x42>
    100a:	30 97       	sbiw	r30, 0x00	; 0
    100c:	51 f5       	brne	.+84     	; 0x1062 <__EEPROM_REGION_LENGTH__+0x62>
    100e:	10 92 f7 07 	sts	0x07F7, r1	; 0x8007f7 <__flp+0x1>
    1012:	10 92 f6 07 	sts	0x07F6, r1	; 0x8007f6 <__flp>
    1016:	b0 93 f5 07 	sts	0x07F5, r27	; 0x8007f5 <__brkval+0x1>
    101a:	a0 93 f4 07 	sts	0x07F4, r26	; 0x8007f4 <__brkval>
    101e:	bc cf       	rjmp	.-136    	; 0xf98 <free+0x42>
    1020:	d3 83       	std	Z+3, r29	; 0x03
    1022:	c2 83       	std	Z+2, r28	; 0x02
    1024:	40 81       	ld	r20, Z
    1026:	51 81       	ldd	r21, Z+1	; 0x01
    1028:	84 0f       	add	r24, r20
    102a:	95 1f       	adc	r25, r21
    102c:	c8 17       	cp	r28, r24
    102e:	d9 07       	cpc	r29, r25
    1030:	61 f4       	brne	.+24     	; 0x104a <__EEPROM_REGION_LENGTH__+0x4a>
    1032:	4e 5f       	subi	r20, 0xFE	; 254
    1034:	5f 4f       	sbci	r21, 0xFF	; 255
    1036:	88 81       	ld	r24, Y
    1038:	99 81       	ldd	r25, Y+1	; 0x01
    103a:	48 0f       	add	r20, r24
    103c:	59 1f       	adc	r21, r25
    103e:	51 83       	std	Z+1, r21	; 0x01
    1040:	40 83       	st	Z, r20
    1042:	8a 81       	ldd	r24, Y+2	; 0x02
    1044:	9b 81       	ldd	r25, Y+3	; 0x03
    1046:	93 83       	std	Z+3, r25	; 0x03
    1048:	82 83       	std	Z+2, r24	; 0x02
    104a:	21 15       	cp	r18, r1
    104c:	31 05       	cpc	r19, r1
    104e:	09 f0       	breq	.+2      	; 0x1052 <__EEPROM_REGION_LENGTH__+0x52>
    1050:	b0 cf       	rjmp	.-160    	; 0xfb2 <free+0x5c>
    1052:	f0 93 f7 07 	sts	0x07F7, r31	; 0x8007f7 <__flp+0x1>
    1056:	e0 93 f6 07 	sts	0x07F6, r30	; 0x8007f6 <__flp>
    105a:	9e cf       	rjmp	.-196    	; 0xf98 <free+0x42>
    105c:	fd 01       	movw	r30, r26
    105e:	dc 01       	movw	r26, r24
    1060:	c0 cf       	rjmp	.-128    	; 0xfe2 <free+0x8c>
    1062:	13 82       	std	Z+3, r1	; 0x03
    1064:	12 82       	std	Z+2, r1	; 0x02
    1066:	d7 cf       	rjmp	.-82     	; 0x1016 <__EEPROM_REGION_LENGTH__+0x16>

00001068 <vsnprintf>:
    1068:	0f 93       	push	r16
    106a:	1f 93       	push	r17
    106c:	cf 93       	push	r28
    106e:	df 93       	push	r29
    1070:	cd b7       	in	r28, 0x3d	; 61
    1072:	de b7       	in	r29, 0x3e	; 62
    1074:	2e 97       	sbiw	r28, 0x0e	; 14
    1076:	0f b6       	in	r0, 0x3f	; 63
    1078:	f8 94       	cli
    107a:	de bf       	out	0x3e, r29	; 62
    107c:	0f be       	out	0x3f, r0	; 63
    107e:	cd bf       	out	0x3d, r28	; 61
    1080:	8c 01       	movw	r16, r24
    1082:	fa 01       	movw	r30, r20
    1084:	86 e0       	ldi	r24, 0x06	; 6
    1086:	8c 83       	std	Y+4, r24	; 0x04
    1088:	1a 83       	std	Y+2, r17	; 0x02
    108a:	09 83       	std	Y+1, r16	; 0x01
    108c:	77 ff       	sbrs	r23, 7
    108e:	02 c0       	rjmp	.+4      	; 0x1094 <vsnprintf+0x2c>
    1090:	60 e0       	ldi	r22, 0x00	; 0
    1092:	70 e8       	ldi	r23, 0x80	; 128
    1094:	61 50       	subi	r22, 0x01	; 1
    1096:	71 09       	sbc	r23, r1
    1098:	7e 83       	std	Y+6, r23	; 0x06
    109a:	6d 83       	std	Y+5, r22	; 0x05
    109c:	a9 01       	movw	r20, r18
    109e:	bf 01       	movw	r22, r30
    10a0:	ce 01       	movw	r24, r28
    10a2:	01 96       	adiw	r24, 0x01	; 1
    10a4:	51 d0       	rcall	.+162    	; 0x1148 <vfprintf>
    10a6:	4d 81       	ldd	r20, Y+5	; 0x05
    10a8:	5e 81       	ldd	r21, Y+6	; 0x06
    10aa:	57 fd       	sbrc	r21, 7
    10ac:	0a c0       	rjmp	.+20     	; 0x10c2 <vsnprintf+0x5a>
    10ae:	2f 81       	ldd	r18, Y+7	; 0x07
    10b0:	38 85       	ldd	r19, Y+8	; 0x08
    10b2:	42 17       	cp	r20, r18
    10b4:	53 07       	cpc	r21, r19
    10b6:	0c f4       	brge	.+2      	; 0x10ba <vsnprintf+0x52>
    10b8:	9a 01       	movw	r18, r20
    10ba:	02 0f       	add	r16, r18
    10bc:	13 1f       	adc	r17, r19
    10be:	f8 01       	movw	r30, r16
    10c0:	10 82       	st	Z, r1
    10c2:	2e 96       	adiw	r28, 0x0e	; 14
    10c4:	0f b6       	in	r0, 0x3f	; 63
    10c6:	f8 94       	cli
    10c8:	de bf       	out	0x3e, r29	; 62
    10ca:	0f be       	out	0x3f, r0	; 63
    10cc:	cd bf       	out	0x3d, r28	; 61
    10ce:	df 91       	pop	r29
    10d0:	cf 91       	pop	r28
    10d2:	1f 91       	pop	r17
    10d4:	0f 91       	pop	r16
    10d6:	08 95       	ret

000010d8 <vsnprintf_P>:
    10d8:	0f 93       	push	r16
    10da:	1f 93       	push	r17
    10dc:	cf 93       	push	r28
    10de:	df 93       	push	r29
    10e0:	cd b7       	in	r28, 0x3d	; 61
    10e2:	de b7       	in	r29, 0x3e	; 62
    10e4:	2e 97       	sbiw	r28, 0x0e	; 14
    10e6:	0f b6       	in	r0, 0x3f	; 63
    10e8:	f8 94       	cli
    10ea:	de bf       	out	0x3e, r29	; 62
    10ec:	0f be       	out	0x3f, r0	; 63
    10ee:	cd bf       	out	0x3d, r28	; 61
    10f0:	8c 01       	movw	r16, r24
    10f2:	fa 01       	movw	r30, r20
    10f4:	8e e0       	ldi	r24, 0x0E	; 14
    10f6:	8c 83       	std	Y+4, r24	; 0x04
    10f8:	1a 83       	std	Y+2, r17	; 0x02
    10fa:	09 83       	std	Y+1, r16	; 0x01
    10fc:	77 ff       	sbrs	r23, 7
    10fe:	02 c0       	rjmp	.+4      	; 0x1104 <vsnprintf_P+0x2c>
    1100:	60 e0       	ldi	r22, 0x00	; 0
    1102:	70 e8       	ldi	r23, 0x80	; 128
    1104:	61 50       	subi	r22, 0x01	; 1
    1106:	71 09       	sbc	r23, r1
    1108:	7e 83       	std	Y+6, r23	; 0x06
    110a:	6d 83       	std	Y+5, r22	; 0x05
    110c:	a9 01       	movw	r20, r18
    110e:	bf 01       	movw	r22, r30
    1110:	ce 01       	movw	r24, r28
    1112:	01 96       	adiw	r24, 0x01	; 1
    1114:	19 d0       	rcall	.+50     	; 0x1148 <vfprintf>
    1116:	4d 81       	ldd	r20, Y+5	; 0x05
    1118:	5e 81       	ldd	r21, Y+6	; 0x06
    111a:	57 fd       	sbrc	r21, 7
    111c:	0a c0       	rjmp	.+20     	; 0x1132 <vsnprintf_P+0x5a>
    111e:	2f 81       	ldd	r18, Y+7	; 0x07
    1120:	38 85       	ldd	r19, Y+8	; 0x08
    1122:	42 17       	cp	r20, r18
    1124:	53 07       	cpc	r21, r19
    1126:	0c f4       	brge	.+2      	; 0x112a <vsnprintf_P+0x52>
    1128:	9a 01       	movw	r18, r20
    112a:	02 0f       	add	r16, r18
    112c:	13 1f       	adc	r17, r19
    112e:	f8 01       	movw	r30, r16
    1130:	10 82       	st	Z, r1
    1132:	2e 96       	adiw	r28, 0x0e	; 14
    1134:	0f b6       	in	r0, 0x3f	; 63
    1136:	f8 94       	cli
    1138:	de bf       	out	0x3e, r29	; 62
    113a:	0f be       	out	0x3f, r0	; 63
    113c:	cd bf       	out	0x3d, r28	; 61
    113e:	df 91       	pop	r29
    1140:	cf 91       	pop	r28
    1142:	1f 91       	pop	r17
    1144:	0f 91       	pop	r16
    1146:	08 95       	ret

00001148 <vfprintf>:
    1148:	2f 92       	push	r2
    114a:	3f 92       	push	r3
    114c:	4f 92       	push	r4
    114e:	5f 92       	push	r5
    1150:	6f 92       	push	r6
    1152:	7f 92       	push	r7
    1154:	8f 92       	push	r8
    1156:	9f 92       	push	r9
    1158:	af 92       	push	r10
    115a:	bf 92       	push	r11
    115c:	cf 92       	push	r12
    115e:	df 92       	push	r13
    1160:	ef 92       	push	r14
    1162:	ff 92       	push	r15
    1164:	0f 93       	push	r16
    1166:	1f 93       	push	r17
    1168:	cf 93       	push	r28
    116a:	df 93       	push	r29
    116c:	cd b7       	in	r28, 0x3d	; 61
    116e:	de b7       	in	r29, 0x3e	; 62
    1170:	2b 97       	sbiw	r28, 0x0b	; 11
    1172:	0f b6       	in	r0, 0x3f	; 63
    1174:	f8 94       	cli
    1176:	de bf       	out	0x3e, r29	; 62
    1178:	0f be       	out	0x3f, r0	; 63
    117a:	cd bf       	out	0x3d, r28	; 61
    117c:	7c 01       	movw	r14, r24
    117e:	3b 01       	movw	r6, r22
    1180:	8a 01       	movw	r16, r20
    1182:	fc 01       	movw	r30, r24
    1184:	17 82       	std	Z+7, r1	; 0x07
    1186:	16 82       	std	Z+6, r1	; 0x06
    1188:	83 81       	ldd	r24, Z+3	; 0x03
    118a:	81 ff       	sbrs	r24, 1
    118c:	d0 c1       	rjmp	.+928    	; 0x152e <vfprintf+0x3e6>
    118e:	ce 01       	movw	r24, r28
    1190:	01 96       	adiw	r24, 0x01	; 1
    1192:	5c 01       	movw	r10, r24
    1194:	f7 01       	movw	r30, r14
    1196:	93 81       	ldd	r25, Z+3	; 0x03
    1198:	f3 01       	movw	r30, r6
    119a:	93 fd       	sbrc	r25, 3
    119c:	85 91       	lpm	r24, Z+
    119e:	93 ff       	sbrs	r25, 3
    11a0:	81 91       	ld	r24, Z+
    11a2:	3f 01       	movw	r6, r30
    11a4:	88 23       	and	r24, r24
    11a6:	09 f4       	brne	.+2      	; 0x11aa <vfprintf+0x62>
    11a8:	49 c1       	rjmp	.+658    	; 0x143c <vfprintf+0x2f4>
    11aa:	85 32       	cpi	r24, 0x25	; 37
    11ac:	39 f4       	brne	.+14     	; 0x11bc <vfprintf+0x74>
    11ae:	93 fd       	sbrc	r25, 3
    11b0:	85 91       	lpm	r24, Z+
    11b2:	93 ff       	sbrs	r25, 3
    11b4:	81 91       	ld	r24, Z+
    11b6:	3f 01       	movw	r6, r30
    11b8:	85 32       	cpi	r24, 0x25	; 37
    11ba:	21 f4       	brne	.+8      	; 0x11c4 <vfprintf+0x7c>
    11bc:	b7 01       	movw	r22, r14
    11be:	90 e0       	ldi	r25, 0x00	; 0
    11c0:	cf d1       	rcall	.+926    	; 0x1560 <fputc>
    11c2:	e8 cf       	rjmp	.-48     	; 0x1194 <vfprintf+0x4c>
    11c4:	91 2c       	mov	r9, r1
    11c6:	21 2c       	mov	r2, r1
    11c8:	31 2c       	mov	r3, r1
    11ca:	ff e1       	ldi	r31, 0x1F	; 31
    11cc:	f3 15       	cp	r31, r3
    11ce:	38 f0       	brcs	.+14     	; 0x11de <vfprintf+0x96>
    11d0:	8b 32       	cpi	r24, 0x2B	; 43
    11d2:	11 f1       	breq	.+68     	; 0x1218 <vfprintf+0xd0>
    11d4:	90 f4       	brcc	.+36     	; 0x11fa <vfprintf+0xb2>
    11d6:	80 32       	cpi	r24, 0x20	; 32
    11d8:	09 f1       	breq	.+66     	; 0x121c <vfprintf+0xd4>
    11da:	83 32       	cpi	r24, 0x23	; 35
    11dc:	29 f1       	breq	.+74     	; 0x1228 <vfprintf+0xe0>
    11de:	37 fc       	sbrc	r3, 7
    11e0:	3c c0       	rjmp	.+120    	; 0x125a <vfprintf+0x112>
    11e2:	20 ed       	ldi	r18, 0xD0	; 208
    11e4:	28 0f       	add	r18, r24
    11e6:	2a 30       	cpi	r18, 0x0A	; 10
    11e8:	50 f5       	brcc	.+84     	; 0x123e <vfprintf+0xf6>
    11ea:	36 fe       	sbrs	r3, 6
    11ec:	20 c0       	rjmp	.+64     	; 0x122e <vfprintf+0xe6>
    11ee:	8a e0       	ldi	r24, 0x0A	; 10
    11f0:	98 9e       	mul	r9, r24
    11f2:	20 0d       	add	r18, r0
    11f4:	11 24       	eor	r1, r1
    11f6:	92 2e       	mov	r9, r18
    11f8:	06 c0       	rjmp	.+12     	; 0x1206 <vfprintf+0xbe>
    11fa:	8d 32       	cpi	r24, 0x2D	; 45
    11fc:	91 f0       	breq	.+36     	; 0x1222 <vfprintf+0xda>
    11fe:	80 33       	cpi	r24, 0x30	; 48
    1200:	71 f7       	brne	.-36     	; 0x11de <vfprintf+0x96>
    1202:	68 94       	set
    1204:	30 f8       	bld	r3, 0
    1206:	f3 01       	movw	r30, r6
    1208:	93 fd       	sbrc	r25, 3
    120a:	85 91       	lpm	r24, Z+
    120c:	93 ff       	sbrs	r25, 3
    120e:	81 91       	ld	r24, Z+
    1210:	3f 01       	movw	r6, r30
    1212:	81 11       	cpse	r24, r1
    1214:	da cf       	rjmp	.-76     	; 0x11ca <vfprintf+0x82>
    1216:	21 c0       	rjmp	.+66     	; 0x125a <vfprintf+0x112>
    1218:	68 94       	set
    121a:	31 f8       	bld	r3, 1
    121c:	68 94       	set
    121e:	32 f8       	bld	r3, 2
    1220:	f2 cf       	rjmp	.-28     	; 0x1206 <vfprintf+0xbe>
    1222:	68 94       	set
    1224:	33 f8       	bld	r3, 3
    1226:	ef cf       	rjmp	.-34     	; 0x1206 <vfprintf+0xbe>
    1228:	68 94       	set
    122a:	34 f8       	bld	r3, 4
    122c:	ec cf       	rjmp	.-40     	; 0x1206 <vfprintf+0xbe>
    122e:	ea e0       	ldi	r30, 0x0A	; 10
    1230:	2e 9e       	mul	r2, r30
    1232:	20 0d       	add	r18, r0
    1234:	11 24       	eor	r1, r1
    1236:	22 2e       	mov	r2, r18
    1238:	68 94       	set
    123a:	35 f8       	bld	r3, 5
    123c:	e4 cf       	rjmp	.-56     	; 0x1206 <vfprintf+0xbe>
    123e:	8e 32       	cpi	r24, 0x2E	; 46
    1240:	29 f4       	brne	.+10     	; 0x124c <vfprintf+0x104>
    1242:	36 fc       	sbrc	r3, 6
    1244:	fb c0       	rjmp	.+502    	; 0x143c <vfprintf+0x2f4>
    1246:	68 94       	set
    1248:	36 f8       	bld	r3, 6
    124a:	dd cf       	rjmp	.-70     	; 0x1206 <vfprintf+0xbe>
    124c:	8c 36       	cpi	r24, 0x6C	; 108
    124e:	19 f4       	brne	.+6      	; 0x1256 <vfprintf+0x10e>
    1250:	68 94       	set
    1252:	37 f8       	bld	r3, 7
    1254:	d8 cf       	rjmp	.-80     	; 0x1206 <vfprintf+0xbe>
    1256:	88 36       	cpi	r24, 0x68	; 104
    1258:	b1 f2       	breq	.-84     	; 0x1206 <vfprintf+0xbe>
    125a:	98 2f       	mov	r25, r24
    125c:	9f 7d       	andi	r25, 0xDF	; 223
    125e:	95 54       	subi	r25, 0x45	; 69
    1260:	93 30       	cpi	r25, 0x03	; 3
    1262:	d8 f0       	brcs	.+54     	; 0x129a <vfprintf+0x152>
    1264:	83 36       	cpi	r24, 0x63	; 99
    1266:	91 f1       	breq	.+100    	; 0x12cc <vfprintf+0x184>
    1268:	83 37       	cpi	r24, 0x73	; 115
    126a:	b1 f1       	breq	.+108    	; 0x12d8 <vfprintf+0x190>
    126c:	83 35       	cpi	r24, 0x53	; 83
    126e:	09 f0       	breq	.+2      	; 0x1272 <vfprintf+0x12a>
    1270:	5e c0       	rjmp	.+188    	; 0x132e <vfprintf+0x1e6>
    1272:	28 01       	movw	r4, r16
    1274:	f2 e0       	ldi	r31, 0x02	; 2
    1276:	4f 0e       	add	r4, r31
    1278:	51 1c       	adc	r5, r1
    127a:	f8 01       	movw	r30, r16
    127c:	c0 80       	ld	r12, Z
    127e:	d1 80       	ldd	r13, Z+1	; 0x01
    1280:	69 2d       	mov	r22, r9
    1282:	70 e0       	ldi	r23, 0x00	; 0
    1284:	36 fc       	sbrc	r3, 6
    1286:	02 c0       	rjmp	.+4      	; 0x128c <vfprintf+0x144>
    1288:	6f ef       	ldi	r22, 0xFF	; 255
    128a:	7f ef       	ldi	r23, 0xFF	; 255
    128c:	c6 01       	movw	r24, r12
    128e:	52 d1       	rcall	.+676    	; 0x1534 <strnlen_P>
    1290:	4c 01       	movw	r8, r24
    1292:	68 94       	set
    1294:	37 f8       	bld	r3, 7
    1296:	82 01       	movw	r16, r4
    1298:	0a c0       	rjmp	.+20     	; 0x12ae <vfprintf+0x166>
    129a:	0c 5f       	subi	r16, 0xFC	; 252
    129c:	1f 4f       	sbci	r17, 0xFF	; 255
    129e:	ff e3       	ldi	r31, 0x3F	; 63
    12a0:	f9 83       	std	Y+1, r31	; 0x01
    12a2:	88 24       	eor	r8, r8
    12a4:	83 94       	inc	r8
    12a6:	91 2c       	mov	r9, r1
    12a8:	65 01       	movw	r12, r10
    12aa:	e8 94       	clt
    12ac:	37 f8       	bld	r3, 7
    12ae:	33 fe       	sbrs	r3, 3
    12b0:	2a c0       	rjmp	.+84     	; 0x1306 <vfprintf+0x1be>
    12b2:	52 2c       	mov	r5, r2
    12b4:	81 14       	cp	r8, r1
    12b6:	91 04       	cpc	r9, r1
    12b8:	59 f5       	brne	.+86     	; 0x1310 <vfprintf+0x1c8>
    12ba:	55 20       	and	r5, r5
    12bc:	09 f4       	brne	.+2      	; 0x12c0 <vfprintf+0x178>
    12be:	6a cf       	rjmp	.-300    	; 0x1194 <vfprintf+0x4c>
    12c0:	b7 01       	movw	r22, r14
    12c2:	80 e2       	ldi	r24, 0x20	; 32
    12c4:	90 e0       	ldi	r25, 0x00	; 0
    12c6:	4c d1       	rcall	.+664    	; 0x1560 <fputc>
    12c8:	5a 94       	dec	r5
    12ca:	f7 cf       	rjmp	.-18     	; 0x12ba <vfprintf+0x172>
    12cc:	f8 01       	movw	r30, r16
    12ce:	80 81       	ld	r24, Z
    12d0:	89 83       	std	Y+1, r24	; 0x01
    12d2:	0e 5f       	subi	r16, 0xFE	; 254
    12d4:	1f 4f       	sbci	r17, 0xFF	; 255
    12d6:	e5 cf       	rjmp	.-54     	; 0x12a2 <vfprintf+0x15a>
    12d8:	28 01       	movw	r4, r16
    12da:	f2 e0       	ldi	r31, 0x02	; 2
    12dc:	4f 0e       	add	r4, r31
    12de:	51 1c       	adc	r5, r1
    12e0:	f8 01       	movw	r30, r16
    12e2:	c0 80       	ld	r12, Z
    12e4:	d1 80       	ldd	r13, Z+1	; 0x01
    12e6:	69 2d       	mov	r22, r9
    12e8:	70 e0       	ldi	r23, 0x00	; 0
    12ea:	36 fc       	sbrc	r3, 6
    12ec:	02 c0       	rjmp	.+4      	; 0x12f2 <vfprintf+0x1aa>
    12ee:	6f ef       	ldi	r22, 0xFF	; 255
    12f0:	7f ef       	ldi	r23, 0xFF	; 255
    12f2:	c6 01       	movw	r24, r12
    12f4:	2a d1       	rcall	.+596    	; 0x154a <strnlen>
    12f6:	4c 01       	movw	r8, r24
    12f8:	82 01       	movw	r16, r4
    12fa:	d7 cf       	rjmp	.-82     	; 0x12aa <vfprintf+0x162>
    12fc:	b7 01       	movw	r22, r14
    12fe:	80 e2       	ldi	r24, 0x20	; 32
    1300:	90 e0       	ldi	r25, 0x00	; 0
    1302:	2e d1       	rcall	.+604    	; 0x1560 <fputc>
    1304:	2a 94       	dec	r2
    1306:	28 14       	cp	r2, r8
    1308:	19 04       	cpc	r1, r9
    130a:	09 f0       	breq	.+2      	; 0x130e <vfprintf+0x1c6>
    130c:	b8 f7       	brcc	.-18     	; 0x12fc <vfprintf+0x1b4>
    130e:	d1 cf       	rjmp	.-94     	; 0x12b2 <vfprintf+0x16a>
    1310:	f6 01       	movw	r30, r12
    1312:	37 fc       	sbrc	r3, 7
    1314:	85 91       	lpm	r24, Z+
    1316:	37 fe       	sbrs	r3, 7
    1318:	81 91       	ld	r24, Z+
    131a:	6f 01       	movw	r12, r30
    131c:	b7 01       	movw	r22, r14
    131e:	90 e0       	ldi	r25, 0x00	; 0
    1320:	1f d1       	rcall	.+574    	; 0x1560 <fputc>
    1322:	51 10       	cpse	r5, r1
    1324:	5a 94       	dec	r5
    1326:	f1 e0       	ldi	r31, 0x01	; 1
    1328:	8f 1a       	sub	r8, r31
    132a:	91 08       	sbc	r9, r1
    132c:	c3 cf       	rjmp	.-122    	; 0x12b4 <vfprintf+0x16c>
    132e:	84 36       	cpi	r24, 0x64	; 100
    1330:	19 f0       	breq	.+6      	; 0x1338 <vfprintf+0x1f0>
    1332:	89 36       	cpi	r24, 0x69	; 105
    1334:	09 f0       	breq	.+2      	; 0x1338 <vfprintf+0x1f0>
    1336:	73 c0       	rjmp	.+230    	; 0x141e <vfprintf+0x2d6>
    1338:	f8 01       	movw	r30, r16
    133a:	37 fe       	sbrs	r3, 7
    133c:	67 c0       	rjmp	.+206    	; 0x140c <vfprintf+0x2c4>
    133e:	60 81       	ld	r22, Z
    1340:	71 81       	ldd	r23, Z+1	; 0x01
    1342:	82 81       	ldd	r24, Z+2	; 0x02
    1344:	93 81       	ldd	r25, Z+3	; 0x03
    1346:	0c 5f       	subi	r16, 0xFC	; 252
    1348:	1f 4f       	sbci	r17, 0xFF	; 255
    134a:	f3 2d       	mov	r31, r3
    134c:	ff 76       	andi	r31, 0x6F	; 111
    134e:	3f 2e       	mov	r3, r31
    1350:	97 ff       	sbrs	r25, 7
    1352:	09 c0       	rjmp	.+18     	; 0x1366 <vfprintf+0x21e>
    1354:	90 95       	com	r25
    1356:	80 95       	com	r24
    1358:	70 95       	com	r23
    135a:	61 95       	neg	r22
    135c:	7f 4f       	sbci	r23, 0xFF	; 255
    135e:	8f 4f       	sbci	r24, 0xFF	; 255
    1360:	9f 4f       	sbci	r25, 0xFF	; 255
    1362:	68 94       	set
    1364:	37 f8       	bld	r3, 7
    1366:	2a e0       	ldi	r18, 0x0A	; 10
    1368:	30 e0       	ldi	r19, 0x00	; 0
    136a:	a5 01       	movw	r20, r10
    136c:	29 d1       	rcall	.+594    	; 0x15c0 <__ultoa_invert>
    136e:	c8 2e       	mov	r12, r24
    1370:	ca 18       	sub	r12, r10
    1372:	8c 2c       	mov	r8, r12
    1374:	43 2c       	mov	r4, r3
    1376:	36 fe       	sbrs	r3, 6
    1378:	0c c0       	rjmp	.+24     	; 0x1392 <vfprintf+0x24a>
    137a:	e8 94       	clt
    137c:	40 f8       	bld	r4, 0
    137e:	c9 14       	cp	r12, r9
    1380:	40 f4       	brcc	.+16     	; 0x1392 <vfprintf+0x24a>
    1382:	34 fe       	sbrs	r3, 4
    1384:	05 c0       	rjmp	.+10     	; 0x1390 <vfprintf+0x248>
    1386:	32 fc       	sbrc	r3, 2
    1388:	03 c0       	rjmp	.+6      	; 0x1390 <vfprintf+0x248>
    138a:	f3 2d       	mov	r31, r3
    138c:	fe 7e       	andi	r31, 0xEE	; 238
    138e:	4f 2e       	mov	r4, r31
    1390:	89 2c       	mov	r8, r9
    1392:	44 fe       	sbrs	r4, 4
    1394:	a6 c0       	rjmp	.+332    	; 0x14e2 <vfprintf+0x39a>
    1396:	fe 01       	movw	r30, r28
    1398:	ec 0d       	add	r30, r12
    139a:	f1 1d       	adc	r31, r1
    139c:	80 81       	ld	r24, Z
    139e:	80 33       	cpi	r24, 0x30	; 48
    13a0:	09 f0       	breq	.+2      	; 0x13a4 <vfprintf+0x25c>
    13a2:	98 c0       	rjmp	.+304    	; 0x14d4 <vfprintf+0x38c>
    13a4:	24 2d       	mov	r18, r4
    13a6:	29 7e       	andi	r18, 0xE9	; 233
    13a8:	42 2e       	mov	r4, r18
    13aa:	84 2d       	mov	r24, r4
    13ac:	88 70       	andi	r24, 0x08	; 8
    13ae:	58 2e       	mov	r5, r24
    13b0:	43 fc       	sbrc	r4, 3
    13b2:	a5 c0       	rjmp	.+330    	; 0x14fe <vfprintf+0x3b6>
    13b4:	40 fe       	sbrs	r4, 0
    13b6:	9f c0       	rjmp	.+318    	; 0x14f6 <vfprintf+0x3ae>
    13b8:	9c 2c       	mov	r9, r12
    13ba:	82 14       	cp	r8, r2
    13bc:	18 f4       	brcc	.+6      	; 0x13c4 <vfprintf+0x27c>
    13be:	2c 0c       	add	r2, r12
    13c0:	92 2c       	mov	r9, r2
    13c2:	98 18       	sub	r9, r8
    13c4:	44 fe       	sbrs	r4, 4
    13c6:	a1 c0       	rjmp	.+322    	; 0x150a <vfprintf+0x3c2>
    13c8:	b7 01       	movw	r22, r14
    13ca:	80 e3       	ldi	r24, 0x30	; 48
    13cc:	90 e0       	ldi	r25, 0x00	; 0
    13ce:	c8 d0       	rcall	.+400    	; 0x1560 <fputc>
    13d0:	42 fe       	sbrs	r4, 2
    13d2:	08 c0       	rjmp	.+16     	; 0x13e4 <vfprintf+0x29c>
    13d4:	88 e7       	ldi	r24, 0x78	; 120
    13d6:	90 e0       	ldi	r25, 0x00	; 0
    13d8:	41 fe       	sbrs	r4, 1
    13da:	02 c0       	rjmp	.+4      	; 0x13e0 <vfprintf+0x298>
    13dc:	88 e5       	ldi	r24, 0x58	; 88
    13de:	90 e0       	ldi	r25, 0x00	; 0
    13e0:	b7 01       	movw	r22, r14
    13e2:	be d0       	rcall	.+380    	; 0x1560 <fputc>
    13e4:	c9 14       	cp	r12, r9
    13e6:	08 f4       	brcc	.+2      	; 0x13ea <vfprintf+0x2a2>
    13e8:	9c c0       	rjmp	.+312    	; 0x1522 <vfprintf+0x3da>
    13ea:	ca 94       	dec	r12
    13ec:	d1 2c       	mov	r13, r1
    13ee:	9f ef       	ldi	r25, 0xFF	; 255
    13f0:	c9 1a       	sub	r12, r25
    13f2:	d9 0a       	sbc	r13, r25
    13f4:	ca 0c       	add	r12, r10
    13f6:	db 1c       	adc	r13, r11
    13f8:	f6 01       	movw	r30, r12
    13fa:	82 91       	ld	r24, -Z
    13fc:	6f 01       	movw	r12, r30
    13fe:	b7 01       	movw	r22, r14
    1400:	90 e0       	ldi	r25, 0x00	; 0
    1402:	ae d0       	rcall	.+348    	; 0x1560 <fputc>
    1404:	ac 14       	cp	r10, r12
    1406:	bd 04       	cpc	r11, r13
    1408:	b9 f7       	brne	.-18     	; 0x13f8 <vfprintf+0x2b0>
    140a:	57 cf       	rjmp	.-338    	; 0x12ba <vfprintf+0x172>
    140c:	60 81       	ld	r22, Z
    140e:	71 81       	ldd	r23, Z+1	; 0x01
    1410:	07 2e       	mov	r0, r23
    1412:	00 0c       	add	r0, r0
    1414:	88 0b       	sbc	r24, r24
    1416:	99 0b       	sbc	r25, r25
    1418:	0e 5f       	subi	r16, 0xFE	; 254
    141a:	1f 4f       	sbci	r17, 0xFF	; 255
    141c:	96 cf       	rjmp	.-212    	; 0x134a <vfprintf+0x202>
    141e:	d3 2c       	mov	r13, r3
    1420:	e8 94       	clt
    1422:	d4 f8       	bld	r13, 4
    1424:	2a e0       	ldi	r18, 0x0A	; 10
    1426:	30 e0       	ldi	r19, 0x00	; 0
    1428:	85 37       	cpi	r24, 0x75	; 117
    142a:	e1 f1       	breq	.+120    	; 0x14a4 <vfprintf+0x35c>
    142c:	23 2d       	mov	r18, r3
    142e:	29 7f       	andi	r18, 0xF9	; 249
    1430:	d2 2e       	mov	r13, r18
    1432:	8f 36       	cpi	r24, 0x6F	; 111
    1434:	a9 f1       	breq	.+106    	; 0x14a0 <vfprintf+0x358>
    1436:	f0 f4       	brcc	.+60     	; 0x1474 <vfprintf+0x32c>
    1438:	88 35       	cpi	r24, 0x58	; 88
    143a:	51 f1       	breq	.+84     	; 0x1490 <vfprintf+0x348>
    143c:	f7 01       	movw	r30, r14
    143e:	86 81       	ldd	r24, Z+6	; 0x06
    1440:	97 81       	ldd	r25, Z+7	; 0x07
    1442:	2b 96       	adiw	r28, 0x0b	; 11
    1444:	0f b6       	in	r0, 0x3f	; 63
    1446:	f8 94       	cli
    1448:	de bf       	out	0x3e, r29	; 62
    144a:	0f be       	out	0x3f, r0	; 63
    144c:	cd bf       	out	0x3d, r28	; 61
    144e:	df 91       	pop	r29
    1450:	cf 91       	pop	r28
    1452:	1f 91       	pop	r17
    1454:	0f 91       	pop	r16
    1456:	ff 90       	pop	r15
    1458:	ef 90       	pop	r14
    145a:	df 90       	pop	r13
    145c:	cf 90       	pop	r12
    145e:	bf 90       	pop	r11
    1460:	af 90       	pop	r10
    1462:	9f 90       	pop	r9
    1464:	8f 90       	pop	r8
    1466:	7f 90       	pop	r7
    1468:	6f 90       	pop	r6
    146a:	5f 90       	pop	r5
    146c:	4f 90       	pop	r4
    146e:	3f 90       	pop	r3
    1470:	2f 90       	pop	r2
    1472:	08 95       	ret
    1474:	80 37       	cpi	r24, 0x70	; 112
    1476:	49 f0       	breq	.+18     	; 0x148a <vfprintf+0x342>
    1478:	88 37       	cpi	r24, 0x78	; 120
    147a:	01 f7       	brne	.-64     	; 0x143c <vfprintf+0x2f4>
    147c:	d4 fe       	sbrs	r13, 4
    147e:	02 c0       	rjmp	.+4      	; 0x1484 <vfprintf+0x33c>
    1480:	68 94       	set
    1482:	d2 f8       	bld	r13, 2
    1484:	20 e1       	ldi	r18, 0x10	; 16
    1486:	30 e0       	ldi	r19, 0x00	; 0
    1488:	0d c0       	rjmp	.+26     	; 0x14a4 <vfprintf+0x35c>
    148a:	68 94       	set
    148c:	d4 f8       	bld	r13, 4
    148e:	f6 cf       	rjmp	.-20     	; 0x147c <vfprintf+0x334>
    1490:	34 fe       	sbrs	r3, 4
    1492:	03 c0       	rjmp	.+6      	; 0x149a <vfprintf+0x352>
    1494:	82 2f       	mov	r24, r18
    1496:	86 60       	ori	r24, 0x06	; 6
    1498:	d8 2e       	mov	r13, r24
    149a:	20 e1       	ldi	r18, 0x10	; 16
    149c:	32 e0       	ldi	r19, 0x02	; 2
    149e:	02 c0       	rjmp	.+4      	; 0x14a4 <vfprintf+0x35c>
    14a0:	28 e0       	ldi	r18, 0x08	; 8
    14a2:	30 e0       	ldi	r19, 0x00	; 0
    14a4:	f8 01       	movw	r30, r16
    14a6:	d7 fe       	sbrs	r13, 7
    14a8:	0e c0       	rjmp	.+28     	; 0x14c6 <vfprintf+0x37e>
    14aa:	60 81       	ld	r22, Z
    14ac:	71 81       	ldd	r23, Z+1	; 0x01
    14ae:	82 81       	ldd	r24, Z+2	; 0x02
    14b0:	93 81       	ldd	r25, Z+3	; 0x03
    14b2:	0c 5f       	subi	r16, 0xFC	; 252
    14b4:	1f 4f       	sbci	r17, 0xFF	; 255
    14b6:	a5 01       	movw	r20, r10
    14b8:	83 d0       	rcall	.+262    	; 0x15c0 <__ultoa_invert>
    14ba:	c8 2e       	mov	r12, r24
    14bc:	ca 18       	sub	r12, r10
    14be:	3d 2c       	mov	r3, r13
    14c0:	e8 94       	clt
    14c2:	37 f8       	bld	r3, 7
    14c4:	56 cf       	rjmp	.-340    	; 0x1372 <vfprintf+0x22a>
    14c6:	60 81       	ld	r22, Z
    14c8:	71 81       	ldd	r23, Z+1	; 0x01
    14ca:	90 e0       	ldi	r25, 0x00	; 0
    14cc:	80 e0       	ldi	r24, 0x00	; 0
    14ce:	0e 5f       	subi	r16, 0xFE	; 254
    14d0:	1f 4f       	sbci	r17, 0xFF	; 255
    14d2:	f1 cf       	rjmp	.-30     	; 0x14b6 <vfprintf+0x36e>
    14d4:	42 fc       	sbrc	r4, 2
    14d6:	02 c0       	rjmp	.+4      	; 0x14dc <vfprintf+0x394>
    14d8:	83 94       	inc	r8
    14da:	67 cf       	rjmp	.-306    	; 0x13aa <vfprintf+0x262>
    14dc:	83 94       	inc	r8
    14de:	83 94       	inc	r8
    14e0:	64 cf       	rjmp	.-312    	; 0x13aa <vfprintf+0x262>
    14e2:	84 2d       	mov	r24, r4
    14e4:	86 78       	andi	r24, 0x86	; 134
    14e6:	09 f4       	brne	.+2      	; 0x14ea <vfprintf+0x3a2>
    14e8:	60 cf       	rjmp	.-320    	; 0x13aa <vfprintf+0x262>
    14ea:	f6 cf       	rjmp	.-20     	; 0x14d8 <vfprintf+0x390>
    14ec:	b7 01       	movw	r22, r14
    14ee:	80 e2       	ldi	r24, 0x20	; 32
    14f0:	90 e0       	ldi	r25, 0x00	; 0
    14f2:	36 d0       	rcall	.+108    	; 0x1560 <fputc>
    14f4:	83 94       	inc	r8
    14f6:	82 14       	cp	r8, r2
    14f8:	c8 f3       	brcs	.-14     	; 0x14ec <vfprintf+0x3a4>
    14fa:	51 2c       	mov	r5, r1
    14fc:	63 cf       	rjmp	.-314    	; 0x13c4 <vfprintf+0x27c>
    14fe:	52 2c       	mov	r5, r2
    1500:	58 18       	sub	r5, r8
    1502:	82 14       	cp	r8, r2
    1504:	08 f4       	brcc	.+2      	; 0x1508 <vfprintf+0x3c0>
    1506:	5e cf       	rjmp	.-324    	; 0x13c4 <vfprintf+0x27c>
    1508:	f8 cf       	rjmp	.-16     	; 0x14fa <vfprintf+0x3b2>
    150a:	84 2d       	mov	r24, r4
    150c:	86 78       	andi	r24, 0x86	; 134
    150e:	09 f4       	brne	.+2      	; 0x1512 <vfprintf+0x3ca>
    1510:	69 cf       	rjmp	.-302    	; 0x13e4 <vfprintf+0x29c>
    1512:	8b e2       	ldi	r24, 0x2B	; 43
    1514:	41 fe       	sbrs	r4, 1
    1516:	80 e2       	ldi	r24, 0x20	; 32
    1518:	47 fc       	sbrc	r4, 7
    151a:	8d e2       	ldi	r24, 0x2D	; 45
    151c:	b7 01       	movw	r22, r14
    151e:	90 e0       	ldi	r25, 0x00	; 0
    1520:	60 cf       	rjmp	.-320    	; 0x13e2 <vfprintf+0x29a>
    1522:	b7 01       	movw	r22, r14
    1524:	80 e3       	ldi	r24, 0x30	; 48
    1526:	90 e0       	ldi	r25, 0x00	; 0
    1528:	1b d0       	rcall	.+54     	; 0x1560 <fputc>
    152a:	9a 94       	dec	r9
    152c:	5b cf       	rjmp	.-330    	; 0x13e4 <vfprintf+0x29c>
    152e:	8f ef       	ldi	r24, 0xFF	; 255
    1530:	9f ef       	ldi	r25, 0xFF	; 255
    1532:	87 cf       	rjmp	.-242    	; 0x1442 <vfprintf+0x2fa>

00001534 <strnlen_P>:
    1534:	fc 01       	movw	r30, r24
    1536:	05 90       	lpm	r0, Z+
    1538:	61 50       	subi	r22, 0x01	; 1
    153a:	70 40       	sbci	r23, 0x00	; 0
    153c:	01 10       	cpse	r0, r1
    153e:	d8 f7       	brcc	.-10     	; 0x1536 <strnlen_P+0x2>
    1540:	80 95       	com	r24
    1542:	90 95       	com	r25
    1544:	8e 0f       	add	r24, r30
    1546:	9f 1f       	adc	r25, r31
    1548:	08 95       	ret

0000154a <strnlen>:
    154a:	fc 01       	movw	r30, r24
    154c:	61 50       	subi	r22, 0x01	; 1
    154e:	70 40       	sbci	r23, 0x00	; 0
    1550:	01 90       	ld	r0, Z+
    1552:	01 10       	cpse	r0, r1
    1554:	d8 f7       	brcc	.-10     	; 0x154c <strnlen+0x2>
    1556:	80 95       	com	r24
    1558:	90 95       	com	r25
    155a:	8e 0f       	add	r24, r30
    155c:	9f 1f       	adc	r25, r31
    155e:	08 95       	ret

00001560 <fputc>:
    1560:	0f 93       	push	r16
    1562:	1f 93       	push	r17
    1564:	cf 93       	push	r28
    1566:	df 93       	push	r29
    1568:	18 2f       	mov	r17, r24
    156a:	09 2f       	mov	r16, r25
    156c:	eb 01       	movw	r28, r22
    156e:	8b 81       	ldd	r24, Y+3	; 0x03
    1570:	81 fd       	sbrc	r24, 1
    1572:	09 c0       	rjmp	.+18     	; 0x1586 <fputc+0x26>
    1574:	1f ef       	ldi	r17, 0xFF	; 255
    1576:	0f ef       	ldi	r16, 0xFF	; 255
    1578:	81 2f       	mov	r24, r17
    157a:	90 2f       	mov	r25, r16
    157c:	df 91       	pop	r29
    157e:	cf 91       	pop	r28
    1580:	1f 91       	pop	r17
    1582:	0f 91       	pop	r16
    1584:	08 95       	ret
    1586:	82 ff       	sbrs	r24, 2
    1588:	14 c0       	rjmp	.+40     	; 0x15b2 <fputc+0x52>
    158a:	2e 81       	ldd	r18, Y+6	; 0x06
    158c:	3f 81       	ldd	r19, Y+7	; 0x07
    158e:	8c 81       	ldd	r24, Y+4	; 0x04
    1590:	9d 81       	ldd	r25, Y+5	; 0x05
    1592:	28 17       	cp	r18, r24
    1594:	39 07       	cpc	r19, r25
    1596:	3c f4       	brge	.+14     	; 0x15a6 <fputc+0x46>
    1598:	e8 81       	ld	r30, Y
    159a:	f9 81       	ldd	r31, Y+1	; 0x01
    159c:	cf 01       	movw	r24, r30
    159e:	01 96       	adiw	r24, 0x01	; 1
    15a0:	99 83       	std	Y+1, r25	; 0x01
    15a2:	88 83       	st	Y, r24
    15a4:	10 83       	st	Z, r17
    15a6:	8e 81       	ldd	r24, Y+6	; 0x06
    15a8:	9f 81       	ldd	r25, Y+7	; 0x07
    15aa:	01 96       	adiw	r24, 0x01	; 1
    15ac:	9f 83       	std	Y+7, r25	; 0x07
    15ae:	8e 83       	std	Y+6, r24	; 0x06
    15b0:	e3 cf       	rjmp	.-58     	; 0x1578 <fputc+0x18>
    15b2:	e8 85       	ldd	r30, Y+8	; 0x08
    15b4:	f9 85       	ldd	r31, Y+9	; 0x09
    15b6:	81 2f       	mov	r24, r17
    15b8:	09 95       	icall
    15ba:	89 2b       	or	r24, r25
    15bc:	a1 f3       	breq	.-24     	; 0x15a6 <fputc+0x46>
    15be:	da cf       	rjmp	.-76     	; 0x1574 <fputc+0x14>

000015c0 <__ultoa_invert>:
    15c0:	fa 01       	movw	r30, r20
    15c2:	aa 27       	eor	r26, r26
    15c4:	28 30       	cpi	r18, 0x08	; 8
    15c6:	51 f1       	breq	.+84     	; 0x161c <__ultoa_invert+0x5c>
    15c8:	20 31       	cpi	r18, 0x10	; 16
    15ca:	81 f1       	breq	.+96     	; 0x162c <__ultoa_invert+0x6c>
    15cc:	e8 94       	clt
    15ce:	6f 93       	push	r22
    15d0:	6e 7f       	andi	r22, 0xFE	; 254
    15d2:	6e 5f       	subi	r22, 0xFE	; 254
    15d4:	7f 4f       	sbci	r23, 0xFF	; 255
    15d6:	8f 4f       	sbci	r24, 0xFF	; 255
    15d8:	9f 4f       	sbci	r25, 0xFF	; 255
    15da:	af 4f       	sbci	r26, 0xFF	; 255
    15dc:	b1 e0       	ldi	r27, 0x01	; 1
    15de:	3e d0       	rcall	.+124    	; 0x165c <__ultoa_invert+0x9c>
    15e0:	b4 e0       	ldi	r27, 0x04	; 4
    15e2:	3c d0       	rcall	.+120    	; 0x165c <__ultoa_invert+0x9c>
    15e4:	67 0f       	add	r22, r23
    15e6:	78 1f       	adc	r23, r24
    15e8:	89 1f       	adc	r24, r25
    15ea:	9a 1f       	adc	r25, r26
    15ec:	a1 1d       	adc	r26, r1
    15ee:	68 0f       	add	r22, r24
    15f0:	79 1f       	adc	r23, r25
    15f2:	8a 1f       	adc	r24, r26
    15f4:	91 1d       	adc	r25, r1
    15f6:	a1 1d       	adc	r26, r1
    15f8:	6a 0f       	add	r22, r26
    15fa:	71 1d       	adc	r23, r1
    15fc:	81 1d       	adc	r24, r1
    15fe:	91 1d       	adc	r25, r1
    1600:	a1 1d       	adc	r26, r1
    1602:	20 d0       	rcall	.+64     	; 0x1644 <__ultoa_invert+0x84>
    1604:	09 f4       	brne	.+2      	; 0x1608 <__ultoa_invert+0x48>
    1606:	68 94       	set
    1608:	3f 91       	pop	r19
    160a:	2a e0       	ldi	r18, 0x0A	; 10
    160c:	26 9f       	mul	r18, r22
    160e:	11 24       	eor	r1, r1
    1610:	30 19       	sub	r19, r0
    1612:	30 5d       	subi	r19, 0xD0	; 208
    1614:	31 93       	st	Z+, r19
    1616:	de f6       	brtc	.-74     	; 0x15ce <__ultoa_invert+0xe>
    1618:	cf 01       	movw	r24, r30
    161a:	08 95       	ret
    161c:	46 2f       	mov	r20, r22
    161e:	47 70       	andi	r20, 0x07	; 7
    1620:	40 5d       	subi	r20, 0xD0	; 208
    1622:	41 93       	st	Z+, r20
    1624:	b3 e0       	ldi	r27, 0x03	; 3
    1626:	0f d0       	rcall	.+30     	; 0x1646 <__ultoa_invert+0x86>
    1628:	c9 f7       	brne	.-14     	; 0x161c <__ultoa_invert+0x5c>
    162a:	f6 cf       	rjmp	.-20     	; 0x1618 <__ultoa_invert+0x58>
    162c:	46 2f       	mov	r20, r22
    162e:	4f 70       	andi	r20, 0x0F	; 15
    1630:	40 5d       	subi	r20, 0xD0	; 208
    1632:	4a 33       	cpi	r20, 0x3A	; 58
    1634:	18 f0       	brcs	.+6      	; 0x163c <__ultoa_invert+0x7c>
    1636:	49 5d       	subi	r20, 0xD9	; 217
    1638:	31 fd       	sbrc	r19, 1
    163a:	40 52       	subi	r20, 0x20	; 32
    163c:	41 93       	st	Z+, r20
    163e:	02 d0       	rcall	.+4      	; 0x1644 <__ultoa_invert+0x84>
    1640:	a9 f7       	brne	.-22     	; 0x162c <__ultoa_invert+0x6c>
    1642:	ea cf       	rjmp	.-44     	; 0x1618 <__ultoa_invert+0x58>
    1644:	b4 e0       	ldi	r27, 0x04	; 4
    1646:	a6 95       	lsr	r26
    1648:	97 95       	ror	r25
    164a:	87 95       	ror	r24
    164c:	77 95       	ror	r23
    164e:	67 95       	ror	r22
    1650:	ba 95       	dec	r27
    1652:	c9 f7       	brne	.-14     	; 0x1646 <__ultoa_invert+0x86>
    1654:	00 97       	sbiw	r24, 0x00	; 0
    1656:	61 05       	cpc	r22, r1
    1658:	71 05       	cpc	r23, r1
    165a:	08 95       	ret
    165c:	9b 01       	movw	r18, r22
    165e:	ac 01       	movw	r20, r24
    1660:	0a 2e       	mov	r0, r26
    1662:	06 94       	lsr	r0
    1664:	57 95       	ror	r21
    1666:	47 95       	ror	r20
    1668:	37 95       	ror	r19
    166a:	27 95       	ror	r18
    166c:	ba 95       	dec	r27
    166e:	c9 f7       	brne	.-14     	; 0x1662 <__ultoa_invert+0xa2>
    1670:	62 0f       	add	r22, r18
    1672:	73 1f       	adc	r23, r19
    1674:	84 1f       	adc	r24, r20
    1676:	95 1f       	adc	r25, r21
    1678:	a0 1d       	adc	r26, r0
    167a:	08 95       	ret

0000167c <_exit>:
    167c:	f8 94       	cli

0000167e <__stop_program>:
    167e:	ff cf       	rjmp	.-2      	; 0x167e <__stop_program>
