ARM GAS  /tmp/ccAY9smR.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB141:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  /tmp/ccAY9smR.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** DFSDM_Channel_HandleTypeDef hdfsdm1_channel1;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** I2C_HandleTypeDef hi2c2;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** QSPI_HandleTypeDef hqspi;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** SPI_HandleTypeDef hspi3;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** UART_HandleTypeDef huart1;
  52:Core/Src/main.c **** UART_HandleTypeDef huart3;
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE BEGIN PV */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END PV */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  61:Core/Src/main.c **** void SystemClock_Config(void);
  62:Core/Src/main.c **** static void MX_GPIO_Init(void);
  63:Core/Src/main.c **** static void MX_DFSDM1_Init(void);
  64:Core/Src/main.c **** static void MX_I2C2_Init(void);
  65:Core/Src/main.c **** static void MX_QUADSPI_Init(void);
  66:Core/Src/main.c **** static void MX_SPI3_Init(void);
  67:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  68:Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  69:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void);
  70:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* USER CODE END PFP */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  75:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** /* USER CODE END 0 */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** /**
  80:Core/Src/main.c ****   * @brief  The application entry point.
  81:Core/Src/main.c ****   * @retval int
  82:Core/Src/main.c ****   */
  83:Core/Src/main.c **** int main(void)
  84:Core/Src/main.c **** {
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE END 1 */
ARM GAS  /tmp/ccAY9smR.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  93:Core/Src/main.c ****   HAL_Init();
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE END Init */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* Configure the system clock */
 100:Core/Src/main.c ****   SystemClock_Config();
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* USER CODE END SysInit */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* Initialize all configured peripherals */
 107:Core/Src/main.c ****   MX_GPIO_Init();
 108:Core/Src/main.c ****   MX_DFSDM1_Init();
 109:Core/Src/main.c ****   MX_I2C2_Init();
 110:Core/Src/main.c ****   MX_QUADSPI_Init();
 111:Core/Src/main.c ****   MX_SPI3_Init();
 112:Core/Src/main.c ****   MX_USART1_UART_Init();
 113:Core/Src/main.c ****   MX_USART3_UART_Init();
 114:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 115:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /* USER CODE END 2 */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /* Infinite loop */
 120:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 121:Core/Src/main.c ****   while (1)
 122:Core/Src/main.c ****   {
 123:Core/Src/main.c ****     /* USER CODE END WHILE */
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 126:Core/Src/main.c ****   }
 127:Core/Src/main.c ****   /* USER CODE END 3 */
 128:Core/Src/main.c **** }
 129:Core/Src/main.c **** 
 130:Core/Src/main.c **** /**
 131:Core/Src/main.c ****   * @brief System Clock Configuration
 132:Core/Src/main.c ****   * @retval None
 133:Core/Src/main.c ****   */
 134:Core/Src/main.c **** void SystemClock_Config(void)
 135:Core/Src/main.c **** {
 136:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 137:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 140:Core/Src/main.c ****   */
 141:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 142:Core/Src/main.c ****   {
 143:Core/Src/main.c ****     Error_Handler();
 144:Core/Src/main.c ****   }
 145:Core/Src/main.c **** 
ARM GAS  /tmp/ccAY9smR.s 			page 4


 146:Core/Src/main.c ****   /** Configure LSE Drive Capability
 147:Core/Src/main.c ****   */
 148:Core/Src/main.c ****   HAL_PWR_EnableBkUpAccess();
 149:Core/Src/main.c ****   __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 152:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 153:Core/Src/main.c ****   */
 154:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 155:Core/Src/main.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 156:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 157:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 158:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 166:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 167:Core/Src/main.c ****   {
 168:Core/Src/main.c ****     Error_Handler();
 169:Core/Src/main.c ****   }
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 172:Core/Src/main.c ****   */
 173:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 174:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 175:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 176:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 178:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 181:Core/Src/main.c ****   {
 182:Core/Src/main.c ****     Error_Handler();
 183:Core/Src/main.c ****   }
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   /** Enable MSI Auto calibration
 186:Core/Src/main.c ****   */
 187:Core/Src/main.c ****   HAL_RCCEx_EnableMSIPLLMode();
 188:Core/Src/main.c **** }
 189:Core/Src/main.c **** 
 190:Core/Src/main.c **** /**
 191:Core/Src/main.c ****   * @brief DFSDM1 Initialization Function
 192:Core/Src/main.c ****   * @param None
 193:Core/Src/main.c ****   * @retval None
 194:Core/Src/main.c ****   */
 195:Core/Src/main.c **** static void MX_DFSDM1_Init(void)
 196:Core/Src/main.c **** {
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   /* USER CODE BEGIN DFSDM1_Init 0 */
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   /* USER CODE END DFSDM1_Init 0 */
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   /* USER CODE BEGIN DFSDM1_Init 1 */
ARM GAS  /tmp/ccAY9smR.s 			page 5


 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   /* USER CODE END DFSDM1_Init 1 */
 205:Core/Src/main.c ****   hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 206:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 207:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 208:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 209:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 210:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 211:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 212:Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 213:Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 214:Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 215:Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 216:Core/Src/main.c ****   hdfsdm1_channel1.Init.Offset = 0;
 217:Core/Src/main.c ****   hdfsdm1_channel1.Init.RightBitShift = 0x00;
 218:Core/Src/main.c ****   if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 219:Core/Src/main.c ****   {
 220:Core/Src/main.c ****     Error_Handler();
 221:Core/Src/main.c ****   }
 222:Core/Src/main.c ****   /* USER CODE BEGIN DFSDM1_Init 2 */
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   /* USER CODE END DFSDM1_Init 2 */
 225:Core/Src/main.c **** 
 226:Core/Src/main.c **** }
 227:Core/Src/main.c **** 
 228:Core/Src/main.c **** /**
 229:Core/Src/main.c ****   * @brief I2C2 Initialization Function
 230:Core/Src/main.c ****   * @param None
 231:Core/Src/main.c ****   * @retval None
 232:Core/Src/main.c ****   */
 233:Core/Src/main.c **** static void MX_I2C2_Init(void)
 234:Core/Src/main.c **** {
 235:Core/Src/main.c **** 
 236:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 0 */
 237:Core/Src/main.c **** 
 238:Core/Src/main.c ****   /* USER CODE END I2C2_Init 0 */
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 1 */
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   /* USER CODE END I2C2_Init 1 */
 243:Core/Src/main.c ****   hi2c2.Instance = I2C2;
 244:Core/Src/main.c ****   hi2c2.Init.Timing = 0x00000E14;
 245:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 246:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 247:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 248:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 249:Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 250:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 251:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 252:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 253:Core/Src/main.c ****   {
 254:Core/Src/main.c ****     Error_Handler();
 255:Core/Src/main.c ****   }
 256:Core/Src/main.c **** 
 257:Core/Src/main.c ****   /** Configure Analogue filter
 258:Core/Src/main.c ****   */
 259:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
ARM GAS  /tmp/ccAY9smR.s 			page 6


 260:Core/Src/main.c ****   {
 261:Core/Src/main.c ****     Error_Handler();
 262:Core/Src/main.c ****   }
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****   /** Configure Digital filter
 265:Core/Src/main.c ****   */
 266:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 267:Core/Src/main.c ****   {
 268:Core/Src/main.c ****     Error_Handler();
 269:Core/Src/main.c ****   }
 270:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 2 */
 271:Core/Src/main.c **** 
 272:Core/Src/main.c ****   /* USER CODE END I2C2_Init 2 */
 273:Core/Src/main.c **** 
 274:Core/Src/main.c **** }
 275:Core/Src/main.c **** 
 276:Core/Src/main.c **** /**
 277:Core/Src/main.c ****   * @brief QUADSPI Initialization Function
 278:Core/Src/main.c ****   * @param None
 279:Core/Src/main.c ****   * @retval None
 280:Core/Src/main.c ****   */
 281:Core/Src/main.c **** static void MX_QUADSPI_Init(void)
 282:Core/Src/main.c **** {
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 0 */
 285:Core/Src/main.c **** 
 286:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 0 */
 287:Core/Src/main.c **** 
 288:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 1 */
 289:Core/Src/main.c **** 
 290:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 1 */
 291:Core/Src/main.c ****   /* QUADSPI parameter configuration*/
 292:Core/Src/main.c ****   hqspi.Instance = QUADSPI;
 293:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 2;
 294:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 295:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 296:Core/Src/main.c ****   hqspi.Init.FlashSize = 23;
 297:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 298:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 299:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 300:Core/Src/main.c ****   {
 301:Core/Src/main.c ****     Error_Handler();
 302:Core/Src/main.c ****   }
 303:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 2 */
 304:Core/Src/main.c **** 
 305:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 2 */
 306:Core/Src/main.c **** 
 307:Core/Src/main.c **** }
 308:Core/Src/main.c **** 
 309:Core/Src/main.c **** /**
 310:Core/Src/main.c ****   * @brief SPI3 Initialization Function
 311:Core/Src/main.c ****   * @param None
 312:Core/Src/main.c ****   * @retval None
 313:Core/Src/main.c ****   */
 314:Core/Src/main.c **** static void MX_SPI3_Init(void)
 315:Core/Src/main.c **** {
 316:Core/Src/main.c **** 
ARM GAS  /tmp/ccAY9smR.s 			page 7


 317:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 0 */
 318:Core/Src/main.c **** 
 319:Core/Src/main.c ****   /* USER CODE END SPI3_Init 0 */
 320:Core/Src/main.c **** 
 321:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 1 */
 322:Core/Src/main.c **** 
 323:Core/Src/main.c ****   /* USER CODE END SPI3_Init 1 */
 324:Core/Src/main.c ****   /* SPI3 parameter configuration*/
 325:Core/Src/main.c ****   hspi3.Instance = SPI3;
 326:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 327:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 328:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 329:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 330:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 331:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 332:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 333:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 334:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 335:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 336:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 7;
 337:Core/Src/main.c ****   hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 338:Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 339:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 340:Core/Src/main.c ****   {
 341:Core/Src/main.c ****     Error_Handler();
 342:Core/Src/main.c ****   }
 343:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 2 */
 344:Core/Src/main.c **** 
 345:Core/Src/main.c ****   /* USER CODE END SPI3_Init 2 */
 346:Core/Src/main.c **** 
 347:Core/Src/main.c **** }
 348:Core/Src/main.c **** 
 349:Core/Src/main.c **** /**
 350:Core/Src/main.c ****   * @brief USART1 Initialization Function
 351:Core/Src/main.c ****   * @param None
 352:Core/Src/main.c ****   * @retval None
 353:Core/Src/main.c ****   */
 354:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 355:Core/Src/main.c **** {
 356:Core/Src/main.c **** 
 357:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 358:Core/Src/main.c **** 
 359:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 360:Core/Src/main.c **** 
 361:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 362:Core/Src/main.c **** 
 363:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 364:Core/Src/main.c ****   huart1.Instance = USART1;
 365:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 366:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 367:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 368:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 369:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 370:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 371:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 372:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 373:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
ARM GAS  /tmp/ccAY9smR.s 			page 8


 374:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 375:Core/Src/main.c ****   {
 376:Core/Src/main.c ****     Error_Handler();
 377:Core/Src/main.c ****   }
 378:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 379:Core/Src/main.c **** 
 380:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 381:Core/Src/main.c **** 
 382:Core/Src/main.c **** }
 383:Core/Src/main.c **** 
 384:Core/Src/main.c **** /**
 385:Core/Src/main.c ****   * @brief USART3 Initialization Function
 386:Core/Src/main.c ****   * @param None
 387:Core/Src/main.c ****   * @retval None
 388:Core/Src/main.c ****   */
 389:Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 390:Core/Src/main.c **** {
 391:Core/Src/main.c **** 
 392:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 393:Core/Src/main.c **** 
 394:Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 395:Core/Src/main.c **** 
 396:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 397:Core/Src/main.c **** 
 398:Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 399:Core/Src/main.c ****   huart3.Instance = USART3;
 400:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 401:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 402:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 403:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 404:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 405:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 406:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 407:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 408:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 409:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 410:Core/Src/main.c ****   {
 411:Core/Src/main.c ****     Error_Handler();
 412:Core/Src/main.c ****   }
 413:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 414:Core/Src/main.c **** 
 415:Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 416:Core/Src/main.c **** 
 417:Core/Src/main.c **** }
 418:Core/Src/main.c **** 
 419:Core/Src/main.c **** /**
 420:Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 421:Core/Src/main.c ****   * @param None
 422:Core/Src/main.c ****   * @retval None
 423:Core/Src/main.c ****   */
 424:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void)
 425:Core/Src/main.c **** {
 426:Core/Src/main.c **** 
 427:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 428:Core/Src/main.c **** 
 429:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 430:Core/Src/main.c **** 
ARM GAS  /tmp/ccAY9smR.s 			page 9


 431:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 432:Core/Src/main.c **** 
 433:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 434:Core/Src/main.c ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 435:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 436:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 437:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 438:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 439:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 440:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 441:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 442:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 443:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 444:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 445:Core/Src/main.c ****   {
 446:Core/Src/main.c ****     Error_Handler();
 447:Core/Src/main.c ****   }
 448:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 449:Core/Src/main.c **** 
 450:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 451:Core/Src/main.c **** 
 452:Core/Src/main.c **** }
 453:Core/Src/main.c **** 
 454:Core/Src/main.c **** /**
 455:Core/Src/main.c ****   * @brief GPIO Initialization Function
 456:Core/Src/main.c ****   * @param None
 457:Core/Src/main.c ****   * @retval None
 458:Core/Src/main.c ****   */
 459:Core/Src/main.c **** static void MX_GPIO_Init(void)
 460:Core/Src/main.c **** {
  28              		.loc 1 460 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 36
  35              		.cfi_offset 4, -36
  36              		.cfi_offset 5, -32
  37              		.cfi_offset 6, -28
  38              		.cfi_offset 7, -24
  39              		.cfi_offset 8, -20
  40              		.cfi_offset 9, -16
  41              		.cfi_offset 10, -12
  42              		.cfi_offset 11, -8
  43              		.cfi_offset 14, -4
  44 0004 8BB0     		sub	sp, sp, #44
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 80
 461:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  47              		.loc 1 461 3 view .LVU1
  48              		.loc 1 461 20 is_stmt 0 view .LVU2
  49 0006 0024     		movs	r4, #0
  50 0008 0594     		str	r4, [sp, #20]
  51 000a 0694     		str	r4, [sp, #24]
  52 000c 0794     		str	r4, [sp, #28]
  53 000e 0894     		str	r4, [sp, #32]
ARM GAS  /tmp/ccAY9smR.s 			page 10


  54 0010 0994     		str	r4, [sp, #36]
 462:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 463:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 464:Core/Src/main.c **** 
 465:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 466:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  55              		.loc 1 466 3 is_stmt 1 view .LVU3
  56              	.LBB4:
  57              		.loc 1 466 3 view .LVU4
  58              		.loc 1 466 3 view .LVU5
  59 0012 A24B     		ldr	r3, .L3
  60 0014 DA6C     		ldr	r2, [r3, #76]
  61 0016 42F01002 		orr	r2, r2, #16
  62 001a DA64     		str	r2, [r3, #76]
  63              		.loc 1 466 3 view .LVU6
  64 001c DA6C     		ldr	r2, [r3, #76]
  65 001e 02F01002 		and	r2, r2, #16
  66 0022 0092     		str	r2, [sp]
  67              		.loc 1 466 3 view .LVU7
  68 0024 009A     		ldr	r2, [sp]
  69              	.LBE4:
  70              		.loc 1 466 3 view .LVU8
 467:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  71              		.loc 1 467 3 view .LVU9
  72              	.LBB5:
  73              		.loc 1 467 3 view .LVU10
  74              		.loc 1 467 3 view .LVU11
  75 0026 DA6C     		ldr	r2, [r3, #76]
  76 0028 42F00402 		orr	r2, r2, #4
  77 002c DA64     		str	r2, [r3, #76]
  78              		.loc 1 467 3 view .LVU12
  79 002e DA6C     		ldr	r2, [r3, #76]
  80 0030 02F00402 		and	r2, r2, #4
  81 0034 0192     		str	r2, [sp, #4]
  82              		.loc 1 467 3 view .LVU13
  83 0036 019A     		ldr	r2, [sp, #4]
  84              	.LBE5:
  85              		.loc 1 467 3 view .LVU14
 468:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  86              		.loc 1 468 3 view .LVU15
  87              	.LBB6:
  88              		.loc 1 468 3 view .LVU16
  89              		.loc 1 468 3 view .LVU17
  90 0038 DA6C     		ldr	r2, [r3, #76]
  91 003a 42F00102 		orr	r2, r2, #1
  92 003e DA64     		str	r2, [r3, #76]
  93              		.loc 1 468 3 view .LVU18
  94 0040 DA6C     		ldr	r2, [r3, #76]
  95 0042 02F00102 		and	r2, r2, #1
  96 0046 0292     		str	r2, [sp, #8]
  97              		.loc 1 468 3 view .LVU19
  98 0048 029A     		ldr	r2, [sp, #8]
  99              	.LBE6:
 100              		.loc 1 468 3 view .LVU20
 469:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 101              		.loc 1 469 3 view .LVU21
 102              	.LBB7:
ARM GAS  /tmp/ccAY9smR.s 			page 11


 103              		.loc 1 469 3 view .LVU22
 104              		.loc 1 469 3 view .LVU23
 105 004a DA6C     		ldr	r2, [r3, #76]
 106 004c 42F00202 		orr	r2, r2, #2
 107 0050 DA64     		str	r2, [r3, #76]
 108              		.loc 1 469 3 view .LVU24
 109 0052 DA6C     		ldr	r2, [r3, #76]
 110 0054 02F00202 		and	r2, r2, #2
 111 0058 0392     		str	r2, [sp, #12]
 112              		.loc 1 469 3 view .LVU25
 113 005a 039A     		ldr	r2, [sp, #12]
 114              	.LBE7:
 115              		.loc 1 469 3 view .LVU26
 470:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 116              		.loc 1 470 3 view .LVU27
 117              	.LBB8:
 118              		.loc 1 470 3 view .LVU28
 119              		.loc 1 470 3 view .LVU29
 120 005c DA6C     		ldr	r2, [r3, #76]
 121 005e 42F00802 		orr	r2, r2, #8
 122 0062 DA64     		str	r2, [r3, #76]
 123              		.loc 1 470 3 view .LVU30
 124 0064 DB6C     		ldr	r3, [r3, #76]
 125 0066 03F00803 		and	r3, r3, #8
 126 006a 0493     		str	r3, [sp, #16]
 127              		.loc 1 470 3 view .LVU31
 128 006c 049B     		ldr	r3, [sp, #16]
 129              	.LBE8:
 130              		.loc 1 470 3 view .LVU32
 471:Core/Src/main.c **** 
 472:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 473:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RE
 131              		.loc 1 473 3 view .LVU33
 132 006e 8C4D     		ldr	r5, .L3+4
 133 0070 2246     		mov	r2, r4
 134 0072 4FF48A71 		mov	r1, #276
 135 0076 2846     		mov	r0, r5
 136 0078 FFF7FEFF 		bl	HAL_GPIO_WritePin
 137              	.LVL0:
 474:Core/Src/main.c **** 
 475:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 476:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 138              		.loc 1 476 3 view .LVU34
 139 007c 2246     		mov	r2, r4
 140 007e 48F20411 		movw	r1, #33028
 141 0082 4FF09040 		mov	r0, #1207959552
 142 0086 FFF7FEFF 		bl	HAL_GPIO_WritePin
 143              	.LVL1:
 477:Core/Src/main.c **** 
 478:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 479:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 144              		.loc 1 479 3 view .LVU35
 145 008a 864F     		ldr	r7, .L3+8
 146 008c 2246     		mov	r2, r4
 147 008e 4FF21401 		movw	r1, #61460
 148 0092 3846     		mov	r0, r7
 149 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
ARM GAS  /tmp/ccAY9smR.s 			page 12


 150              	.LVL2:
 480:Core/Src/main.c ****                           |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);
 481:Core/Src/main.c **** 
 482:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 483:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RES
 151              		.loc 1 483 3 view .LVU36
 152 0098 DFF80C92 		ldr	r9, .L3+12
 153 009c 2246     		mov	r2, r4
 154 009e 41F28101 		movw	r1, #4225
 155 00a2 4846     		mov	r0, r9
 156 00a4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 157              	.LVL3:
 484:Core/Src/main.c **** 
 485:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 486:Core/Src/main.c ****   HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 158              		.loc 1 486 3 view .LVU37
 159 00a8 0122     		movs	r2, #1
 160 00aa 4FF40051 		mov	r1, #8192
 161 00ae 4846     		mov	r0, r9
 162 00b0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 163              	.LVL4:
 487:Core/Src/main.c **** 
 488:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 489:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 164              		.loc 1 489 3 view .LVU38
 165 00b4 DFF8F4A1 		ldr	r10, .L3+16
 166 00b8 2246     		mov	r2, r4
 167 00ba 4FF41071 		mov	r1, #576
 168 00be 5046     		mov	r0, r10
 169 00c0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 170              	.LVL5:
 490:Core/Src/main.c **** 
 491:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 492:Core/Src/main.c ****   HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 171              		.loc 1 492 3 view .LVU39
 172 00c4 0122     		movs	r2, #1
 173 00c6 2021     		movs	r1, #32
 174 00c8 3846     		mov	r0, r7
 175 00ca FFF7FEFF 		bl	HAL_GPIO_WritePin
 176              	.LVL6:
 493:Core/Src/main.c **** 
 494:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 495:Core/Src/main.c ****   HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 177              		.loc 1 495 3 view .LVU40
 178 00ce 0122     		movs	r2, #1
 179 00d0 1146     		mov	r1, r2
 180 00d2 2846     		mov	r0, r5
 181 00d4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 182              	.LVL7:
 496:Core/Src/main.c **** 
 497:Core/Src/main.c ****   /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3
 498:Core/Src/main.c ****   GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_C
 183              		.loc 1 498 3 view .LVU41
 184              		.loc 1 498 23 is_stmt 0 view .LVU42
 185 00d8 40F21513 		movw	r3, #277
 186 00dc 0593     		str	r3, [sp, #20]
 499:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
ARM GAS  /tmp/ccAY9smR.s 			page 13


 187              		.loc 1 499 3 is_stmt 1 view .LVU43
 188              		.loc 1 499 24 is_stmt 0 view .LVU44
 189 00de 0126     		movs	r6, #1
 190 00e0 0696     		str	r6, [sp, #24]
 500:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 191              		.loc 1 500 3 is_stmt 1 view .LVU45
 192              		.loc 1 500 24 is_stmt 0 view .LVU46
 193 00e2 0794     		str	r4, [sp, #28]
 501:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 194              		.loc 1 501 3 is_stmt 1 view .LVU47
 195              		.loc 1 501 25 is_stmt 0 view .LVU48
 196 00e4 0894     		str	r4, [sp, #32]
 502:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 197              		.loc 1 502 3 is_stmt 1 view .LVU49
 198 00e6 05A9     		add	r1, sp, #20
 199 00e8 2846     		mov	r0, r5
 200 00ea FFF7FEFF 		bl	HAL_GPIO_Init
 201              	.LVL8:
 503:Core/Src/main.c **** 
 504:Core/Src/main.c ****   /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6
 505:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_P
 202              		.loc 1 505 3 view .LVU50
 203              		.loc 1 505 23 is_stmt 0 view .LVU51
 204 00ee 6A23     		movs	r3, #106
 205 00f0 0593     		str	r3, [sp, #20]
 506:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 206              		.loc 1 506 3 is_stmt 1 view .LVU52
 207              		.loc 1 506 24 is_stmt 0 view .LVU53
 208 00f2 4FF4881B 		mov	fp, #1114112
 209 00f6 CDF818B0 		str	fp, [sp, #24]
 507:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 210              		.loc 1 507 3 is_stmt 1 view .LVU54
 211              		.loc 1 507 24 is_stmt 0 view .LVU55
 212 00fa 0794     		str	r4, [sp, #28]
 508:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 213              		.loc 1 508 3 is_stmt 1 view .LVU56
 214 00fc 05A9     		add	r1, sp, #20
 215 00fe 2846     		mov	r0, r5
 216 0100 FFF7FEFF 		bl	HAL_GPIO_Init
 217              	.LVL9:
 509:Core/Src/main.c **** 
 510:Core/Src/main.c ****   /*Configure GPIO pin : BUTTON_EXTI13_Pin */
 511:Core/Src/main.c ****   GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 218              		.loc 1 511 3 view .LVU57
 219              		.loc 1 511 23 is_stmt 0 view .LVU58
 220 0104 4FF40053 		mov	r3, #8192
 221 0108 0593     		str	r3, [sp, #20]
 512:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 222              		.loc 1 512 3 is_stmt 1 view .LVU59
 223              		.loc 1 512 24 is_stmt 0 view .LVU60
 224 010a 4FF40413 		mov	r3, #2162688
 225 010e 0693     		str	r3, [sp, #24]
 513:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 226              		.loc 1 513 3 is_stmt 1 view .LVU61
 227              		.loc 1 513 24 is_stmt 0 view .LVU62
 228 0110 0794     		str	r4, [sp, #28]
 514:Core/Src/main.c ****   HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
ARM GAS  /tmp/ccAY9smR.s 			page 14


 229              		.loc 1 514 3 is_stmt 1 view .LVU63
 230 0112 05A9     		add	r1, sp, #20
 231 0114 5046     		mov	r0, r10
 232 0116 FFF7FEFF 		bl	HAL_GPIO_Init
 233              	.LVL10:
 515:Core/Src/main.c **** 
 516:Core/Src/main.c ****   /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
 517:Core/Src/main.c ****                            ARD_A1_Pin ARD_A0_Pin */
 518:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 234              		.loc 1 518 3 view .LVU64
 235              		.loc 1 518 23 is_stmt 0 view .LVU65
 236 011a 3F23     		movs	r3, #63
 237 011c 0593     		str	r3, [sp, #20]
 519:Core/Src/main.c ****                           |ARD_A1_Pin|ARD_A0_Pin;
 520:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 238              		.loc 1 520 3 is_stmt 1 view .LVU66
 239              		.loc 1 520 24 is_stmt 0 view .LVU67
 240 011e 0B23     		movs	r3, #11
 241 0120 0693     		str	r3, [sp, #24]
 521:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 242              		.loc 1 521 3 is_stmt 1 view .LVU68
 243              		.loc 1 521 24 is_stmt 0 view .LVU69
 244 0122 0794     		str	r4, [sp, #28]
 522:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 245              		.loc 1 522 3 is_stmt 1 view .LVU70
 246 0124 05A9     		add	r1, sp, #20
 247 0126 5046     		mov	r0, r10
 248 0128 FFF7FEFF 		bl	HAL_GPIO_Init
 249              	.LVL11:
 523:Core/Src/main.c **** 
 524:Core/Src/main.c ****   /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
 525:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 250              		.loc 1 525 3 view .LVU71
 251              		.loc 1 525 23 is_stmt 0 view .LVU72
 252 012c 4FF00308 		mov	r8, #3
 253 0130 CDF81480 		str	r8, [sp, #20]
 526:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 254              		.loc 1 526 3 is_stmt 1 view .LVU73
 255              		.loc 1 526 24 is_stmt 0 view .LVU74
 256 0134 0225     		movs	r5, #2
 257 0136 0695     		str	r5, [sp, #24]
 527:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 258              		.loc 1 527 3 is_stmt 1 view .LVU75
 259              		.loc 1 527 24 is_stmt 0 view .LVU76
 260 0138 0794     		str	r4, [sp, #28]
 528:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 261              		.loc 1 528 3 is_stmt 1 view .LVU77
 262              		.loc 1 528 25 is_stmt 0 view .LVU78
 263 013a CDF82080 		str	r8, [sp, #32]
 529:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 264              		.loc 1 529 3 is_stmt 1 view .LVU79
 265              		.loc 1 529 29 is_stmt 0 view .LVU80
 266 013e 0823     		movs	r3, #8
 267 0140 0993     		str	r3, [sp, #36]
 530:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 268              		.loc 1 530 3 is_stmt 1 view .LVU81
 269 0142 05A9     		add	r1, sp, #20
ARM GAS  /tmp/ccAY9smR.s 			page 15


 270 0144 4FF09040 		mov	r0, #1207959552
 271 0148 FFF7FEFF 		bl	HAL_GPIO_Init
 272              	.LVL12:
 531:Core/Src/main.c **** 
 532:Core/Src/main.c ****   /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
 533:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 273              		.loc 1 533 3 view .LVU82
 274              		.loc 1 533 23 is_stmt 0 view .LVU83
 275 014c 48F20413 		movw	r3, #33028
 276 0150 0593     		str	r3, [sp, #20]
 534:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 277              		.loc 1 534 3 is_stmt 1 view .LVU84
 278              		.loc 1 534 24 is_stmt 0 view .LVU85
 279 0152 0696     		str	r6, [sp, #24]
 535:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 280              		.loc 1 535 3 is_stmt 1 view .LVU86
 281              		.loc 1 535 24 is_stmt 0 view .LVU87
 282 0154 0794     		str	r4, [sp, #28]
 536:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 283              		.loc 1 536 3 is_stmt 1 view .LVU88
 284              		.loc 1 536 25 is_stmt 0 view .LVU89
 285 0156 0894     		str	r4, [sp, #32]
 537:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 286              		.loc 1 537 3 is_stmt 1 view .LVU90
 287 0158 05A9     		add	r1, sp, #20
 288 015a 4FF09040 		mov	r0, #1207959552
 289 015e FFF7FEFF 		bl	HAL_GPIO_Init
 290              	.LVL13:
 538:Core/Src/main.c **** 
 539:Core/Src/main.c ****   /*Configure GPIO pin : ARD_D4_Pin */
 540:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D4_Pin;
 291              		.loc 1 540 3 view .LVU91
 292              		.loc 1 540 23 is_stmt 0 view .LVU92
 293 0162 0823     		movs	r3, #8
 294 0164 0593     		str	r3, [sp, #20]
 541:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 295              		.loc 1 541 3 is_stmt 1 view .LVU93
 296              		.loc 1 541 24 is_stmt 0 view .LVU94
 297 0166 0695     		str	r5, [sp, #24]
 542:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 298              		.loc 1 542 3 is_stmt 1 view .LVU95
 299              		.loc 1 542 24 is_stmt 0 view .LVU96
 300 0168 0794     		str	r4, [sp, #28]
 543:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 301              		.loc 1 543 3 is_stmt 1 view .LVU97
 302              		.loc 1 543 25 is_stmt 0 view .LVU98
 303 016a 0894     		str	r4, [sp, #32]
 544:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 304              		.loc 1 544 3 is_stmt 1 view .LVU99
 305              		.loc 1 544 29 is_stmt 0 view .LVU100
 306 016c 0996     		str	r6, [sp, #36]
 545:Core/Src/main.c ****   HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 307              		.loc 1 545 3 is_stmt 1 view .LVU101
 308 016e 05A9     		add	r1, sp, #20
 309 0170 4FF09040 		mov	r0, #1207959552
 310 0174 FFF7FEFF 		bl	HAL_GPIO_Init
 311              	.LVL14:
ARM GAS  /tmp/ccAY9smR.s 			page 16


 546:Core/Src/main.c **** 
 547:Core/Src/main.c ****   /*Configure GPIO pin : ARD_D7_Pin */
 548:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D7_Pin;
 312              		.loc 1 548 3 view .LVU102
 313              		.loc 1 548 23 is_stmt 0 view .LVU103
 314 0178 1023     		movs	r3, #16
 315 017a 0593     		str	r3, [sp, #20]
 549:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 316              		.loc 1 549 3 is_stmt 1 view .LVU104
 317              		.loc 1 549 24 is_stmt 0 view .LVU105
 318 017c 0B23     		movs	r3, #11
 319 017e 0693     		str	r3, [sp, #24]
 550:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 320              		.loc 1 550 3 is_stmt 1 view .LVU106
 321              		.loc 1 550 24 is_stmt 0 view .LVU107
 322 0180 0794     		str	r4, [sp, #28]
 551:Core/Src/main.c ****   HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 323              		.loc 1 551 3 is_stmt 1 view .LVU108
 324 0182 05A9     		add	r1, sp, #20
 325 0184 4FF09040 		mov	r0, #1207959552
 326 0188 FFF7FEFF 		bl	HAL_GPIO_Init
 327              	.LVL15:
 552:Core/Src/main.c **** 
 553:Core/Src/main.c ****   /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
 554:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 328              		.loc 1 554 3 view .LVU109
 329              		.loc 1 554 23 is_stmt 0 view .LVU110
 330 018c E023     		movs	r3, #224
 331 018e 0593     		str	r3, [sp, #20]
 555:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 332              		.loc 1 555 3 is_stmt 1 view .LVU111
 333              		.loc 1 555 24 is_stmt 0 view .LVU112
 334 0190 0695     		str	r5, [sp, #24]
 556:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 335              		.loc 1 556 3 is_stmt 1 view .LVU113
 336              		.loc 1 556 24 is_stmt 0 view .LVU114
 337 0192 0794     		str	r4, [sp, #28]
 557:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 338              		.loc 1 557 3 is_stmt 1 view .LVU115
 339              		.loc 1 557 25 is_stmt 0 view .LVU116
 340 0194 CDF82080 		str	r8, [sp, #32]
 558:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 341              		.loc 1 558 3 is_stmt 1 view .LVU117
 342              		.loc 1 558 29 is_stmt 0 view .LVU118
 343 0198 0523     		movs	r3, #5
 344 019a 0993     		str	r3, [sp, #36]
 559:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 345              		.loc 1 559 3 is_stmt 1 view .LVU119
 346 019c 05A9     		add	r1, sp, #20
 347 019e 4FF09040 		mov	r0, #1207959552
 348 01a2 FFF7FEFF 		bl	HAL_GPIO_Init
 349              	.LVL16:
 560:Core/Src/main.c **** 
 561:Core/Src/main.c ****   /*Configure GPIO pin : ARD_D3_Pin */
 562:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D3_Pin;
 350              		.loc 1 562 3 view .LVU120
 351              		.loc 1 562 23 is_stmt 0 view .LVU121
ARM GAS  /tmp/ccAY9smR.s 			page 17


 352 01a6 0596     		str	r6, [sp, #20]
 563:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 353              		.loc 1 563 3 is_stmt 1 view .LVU122
 354              		.loc 1 563 24 is_stmt 0 view .LVU123
 355 01a8 CDF818B0 		str	fp, [sp, #24]
 564:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 356              		.loc 1 564 3 is_stmt 1 view .LVU124
 357              		.loc 1 564 24 is_stmt 0 view .LVU125
 358 01ac 0794     		str	r4, [sp, #28]
 565:Core/Src/main.c ****   HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 359              		.loc 1 565 3 is_stmt 1 view .LVU126
 360 01ae 05A9     		add	r1, sp, #20
 361 01b0 3846     		mov	r0, r7
 362 01b2 FFF7FEFF 		bl	HAL_GPIO_Init
 363              	.LVL17:
 566:Core/Src/main.c **** 
 567:Core/Src/main.c ****   /*Configure GPIO pin : ARD_D6_Pin */
 568:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D6_Pin;
 364              		.loc 1 568 3 view .LVU127
 365              		.loc 1 568 23 is_stmt 0 view .LVU128
 366 01b6 0595     		str	r5, [sp, #20]
 569:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 367              		.loc 1 569 3 is_stmt 1 view .LVU129
 368              		.loc 1 569 24 is_stmt 0 view .LVU130
 369 01b8 0B23     		movs	r3, #11
 370 01ba 0693     		str	r3, [sp, #24]
 570:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 371              		.loc 1 570 3 is_stmt 1 view .LVU131
 372              		.loc 1 570 24 is_stmt 0 view .LVU132
 373 01bc 0794     		str	r4, [sp, #28]
 571:Core/Src/main.c ****   HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 374              		.loc 1 571 3 is_stmt 1 view .LVU133
 375 01be 05A9     		add	r1, sp, #20
 376 01c0 3846     		mov	r0, r7
 377 01c2 FFF7FEFF 		bl	HAL_GPIO_Init
 378              	.LVL18:
 572:Core/Src/main.c **** 
 573:Core/Src/main.c ****   /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
 574:Core/Src/main.c ****                            SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
 575:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 379              		.loc 1 575 3 view .LVU134
 380              		.loc 1 575 23 is_stmt 0 view .LVU135
 381 01c6 4FF23403 		movw	r3, #61492
 382 01ca 0593     		str	r3, [sp, #20]
 576:Core/Src/main.c ****                           |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
 577:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 383              		.loc 1 577 3 is_stmt 1 view .LVU136
 384              		.loc 1 577 24 is_stmt 0 view .LVU137
 385 01cc 0696     		str	r6, [sp, #24]
 578:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 386              		.loc 1 578 3 is_stmt 1 view .LVU138
 387              		.loc 1 578 24 is_stmt 0 view .LVU139
 388 01ce 0794     		str	r4, [sp, #28]
 579:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 389              		.loc 1 579 3 is_stmt 1 view .LVU140
 390              		.loc 1 579 25 is_stmt 0 view .LVU141
 391 01d0 0894     		str	r4, [sp, #32]
ARM GAS  /tmp/ccAY9smR.s 			page 18


 580:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 392              		.loc 1 580 3 is_stmt 1 view .LVU142
 393 01d2 05A9     		add	r1, sp, #20
 394 01d4 3846     		mov	r0, r7
 395 01d6 FFF7FEFF 		bl	HAL_GPIO_Init
 396              	.LVL19:
 581:Core/Src/main.c **** 
 582:Core/Src/main.c ****   /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY
 583:Core/Src/main.c ****                            PMOD_IRQ_EXTI12_Pin */
 584:Core/Src/main.c ****   GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_E
 397              		.loc 1 584 3 view .LVU143
 398              		.loc 1 584 23 is_stmt 0 view .LVU144
 399 01da 4CF60443 		movw	r3, #52228
 400 01de 0593     		str	r3, [sp, #20]
 585:Core/Src/main.c ****                           |PMOD_IRQ_EXTI12_Pin;
 586:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 401              		.loc 1 586 3 is_stmt 1 view .LVU145
 402              		.loc 1 586 24 is_stmt 0 view .LVU146
 403 01e0 CDF818B0 		str	fp, [sp, #24]
 587:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 404              		.loc 1 587 3 is_stmt 1 view .LVU147
 405              		.loc 1 587 24 is_stmt 0 view .LVU148
 406 01e4 0794     		str	r4, [sp, #28]
 588:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 407              		.loc 1 588 3 is_stmt 1 view .LVU149
 408 01e6 05A9     		add	r1, sp, #20
 409 01e8 4846     		mov	r0, r9
 410 01ea FFF7FEFF 		bl	HAL_GPIO_Init
 411              	.LVL20:
 589:Core/Src/main.c **** 
 590:Core/Src/main.c ****   /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_R
 591:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RES
 412              		.loc 1 591 3 view .LVU150
 413              		.loc 1 591 23 is_stmt 0 view .LVU151
 414 01ee 43F28103 		movw	r3, #12417
 415 01f2 0593     		str	r3, [sp, #20]
 592:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 416              		.loc 1 592 3 is_stmt 1 view .LVU152
 417              		.loc 1 592 24 is_stmt 0 view .LVU153
 418 01f4 0696     		str	r6, [sp, #24]
 593:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 419              		.loc 1 593 3 is_stmt 1 view .LVU154
 420              		.loc 1 593 24 is_stmt 0 view .LVU155
 421 01f6 0794     		str	r4, [sp, #28]
 594:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 422              		.loc 1 594 3 is_stmt 1 view .LVU156
 423              		.loc 1 594 25 is_stmt 0 view .LVU157
 424 01f8 0894     		str	r4, [sp, #32]
 595:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 425              		.loc 1 595 3 is_stmt 1 view .LVU158
 426 01fa 05A9     		add	r1, sp, #20
 427 01fc 4846     		mov	r0, r9
 428 01fe FFF7FEFF 		bl	HAL_GPIO_Init
 429              	.LVL21:
 596:Core/Src/main.c **** 
 597:Core/Src/main.c ****   /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
 598:Core/Src/main.c ****   GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
ARM GAS  /tmp/ccAY9smR.s 			page 19


 430              		.loc 1 598 3 view .LVU159
 431              		.loc 1 598 23 is_stmt 0 view .LVU160
 432 0202 4FF41073 		mov	r3, #576
 433 0206 0593     		str	r3, [sp, #20]
 599:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 434              		.loc 1 599 3 is_stmt 1 view .LVU161
 435              		.loc 1 599 24 is_stmt 0 view .LVU162
 436 0208 0696     		str	r6, [sp, #24]
 600:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 437              		.loc 1 600 3 is_stmt 1 view .LVU163
 438              		.loc 1 600 24 is_stmt 0 view .LVU164
 439 020a 0794     		str	r4, [sp, #28]
 601:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 440              		.loc 1 601 3 is_stmt 1 view .LVU165
 441              		.loc 1 601 25 is_stmt 0 view .LVU166
 442 020c 0894     		str	r4, [sp, #32]
 602:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 443              		.loc 1 602 3 is_stmt 1 view .LVU167
 444 020e 05A9     		add	r1, sp, #20
 445 0210 5046     		mov	r0, r10
 446 0212 FFF7FEFF 		bl	HAL_GPIO_Init
 447              	.LVL22:
 603:Core/Src/main.c **** 
 604:Core/Src/main.c ****   /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
 605:Core/Src/main.c ****   GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 448              		.loc 1 605 3 view .LVU168
 449              		.loc 1 605 23 is_stmt 0 view .LVU169
 450 0216 4FF4C073 		mov	r3, #384
 451 021a 0593     		str	r3, [sp, #20]
 606:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 452              		.loc 1 606 3 is_stmt 1 view .LVU170
 453              		.loc 1 606 24 is_stmt 0 view .LVU171
 454 021c CDF818B0 		str	fp, [sp, #24]
 607:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 455              		.loc 1 607 3 is_stmt 1 view .LVU172
 456              		.loc 1 607 24 is_stmt 0 view .LVU173
 457 0220 0794     		str	r4, [sp, #28]
 608:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 458              		.loc 1 608 3 is_stmt 1 view .LVU174
 459 0222 05A9     		add	r1, sp, #20
 460 0224 5046     		mov	r0, r10
 461 0226 FFF7FEFF 		bl	HAL_GPIO_Init
 462              	.LVL23:
 609:Core/Src/main.c **** 
 610:Core/Src/main.c ****   /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
 611:Core/Src/main.c ****   GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 463              		.loc 1 611 3 view .LVU175
 464              		.loc 1 611 23 is_stmt 0 view .LVU176
 465 022a 0595     		str	r5, [sp, #20]
 612:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 466              		.loc 1 612 3 is_stmt 1 view .LVU177
 467              		.loc 1 612 24 is_stmt 0 view .LVU178
 468 022c 0695     		str	r5, [sp, #24]
 613:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 469              		.loc 1 613 3 is_stmt 1 view .LVU179
 470              		.loc 1 613 24 is_stmt 0 view .LVU180
 471 022e 0794     		str	r4, [sp, #28]
ARM GAS  /tmp/ccAY9smR.s 			page 20


 614:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 472              		.loc 1 614 3 is_stmt 1 view .LVU181
 473              		.loc 1 614 25 is_stmt 0 view .LVU182
 474 0230 CDF82080 		str	r8, [sp, #32]
 615:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 475              		.loc 1 615 3 is_stmt 1 view .LVU183
 476              		.loc 1 615 29 is_stmt 0 view .LVU184
 477 0234 0523     		movs	r3, #5
 478 0236 0993     		str	r3, [sp, #36]
 616:Core/Src/main.c ****   HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 479              		.loc 1 616 3 is_stmt 1 view .LVU185
 480 0238 05A9     		add	r1, sp, #20
 481 023a 4846     		mov	r0, r9
 482 023c FFF7FEFF 		bl	HAL_GPIO_Init
 483              	.LVL24:
 617:Core/Src/main.c **** 
 618:Core/Src/main.c ****   /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin
 619:Core/Src/main.c ****   GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 484              		.loc 1 619 3 view .LVU186
 485              		.loc 1 619 23 is_stmt 0 view .LVU187
 486 0240 7823     		movs	r3, #120
 487 0242 0593     		str	r3, [sp, #20]
 620:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 488              		.loc 1 620 3 is_stmt 1 view .LVU188
 489              		.loc 1 620 24 is_stmt 0 view .LVU189
 490 0244 0695     		str	r5, [sp, #24]
 621:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 491              		.loc 1 621 3 is_stmt 1 view .LVU190
 492              		.loc 1 621 24 is_stmt 0 view .LVU191
 493 0246 0794     		str	r4, [sp, #28]
 622:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 494              		.loc 1 622 3 is_stmt 1 view .LVU192
 495              		.loc 1 622 25 is_stmt 0 view .LVU193
 496 0248 CDF82080 		str	r8, [sp, #32]
 623:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 497              		.loc 1 623 3 is_stmt 1 view .LVU194
 498              		.loc 1 623 29 is_stmt 0 view .LVU195
 499 024c 0723     		movs	r3, #7
 500 024e 0993     		str	r3, [sp, #36]
 624:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 501              		.loc 1 624 3 is_stmt 1 view .LVU196
 502 0250 05A9     		add	r1, sp, #20
 503 0252 4846     		mov	r0, r9
 504 0254 FFF7FEFF 		bl	HAL_GPIO_Init
 505              	.LVL25:
 625:Core/Src/main.c **** 
 626:Core/Src/main.c ****   /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
 627:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 506              		.loc 1 627 3 view .LVU197
 507              		.loc 1 627 23 is_stmt 0 view .LVU198
 508 0258 4FF44073 		mov	r3, #768
 509 025c 0593     		str	r3, [sp, #20]
 628:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 510              		.loc 1 628 3 is_stmt 1 view .LVU199
 511              		.loc 1 628 24 is_stmt 0 view .LVU200
 512 025e 1223     		movs	r3, #18
 513 0260 0693     		str	r3, [sp, #24]
ARM GAS  /tmp/ccAY9smR.s 			page 21


 629:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 514              		.loc 1 629 3 is_stmt 1 view .LVU201
 515              		.loc 1 629 24 is_stmt 0 view .LVU202
 516 0262 0794     		str	r4, [sp, #28]
 630:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 517              		.loc 1 630 3 is_stmt 1 view .LVU203
 518              		.loc 1 630 25 is_stmt 0 view .LVU204
 519 0264 CDF82080 		str	r8, [sp, #32]
 631:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 520              		.loc 1 631 3 is_stmt 1 view .LVU205
 521              		.loc 1 631 29 is_stmt 0 view .LVU206
 522 0268 0423     		movs	r3, #4
 523 026a 0993     		str	r3, [sp, #36]
 632:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 524              		.loc 1 632 3 is_stmt 1 view .LVU207
 525 026c 05A9     		add	r1, sp, #20
 526 026e 3846     		mov	r0, r7
 527 0270 FFF7FEFF 		bl	HAL_GPIO_Init
 528              	.LVL26:
 633:Core/Src/main.c **** 
 634:Core/Src/main.c ****   /* EXTI interrupt init*/
 635:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 529              		.loc 1 635 3 view .LVU208
 530 0274 2246     		mov	r2, r4
 531 0276 2146     		mov	r1, r4
 532 0278 1720     		movs	r0, #23
 533 027a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 534              	.LVL27:
 636:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 535              		.loc 1 636 3 view .LVU209
 536 027e 1720     		movs	r0, #23
 537 0280 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 538              	.LVL28:
 637:Core/Src/main.c **** 
 638:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 539              		.loc 1 638 3 view .LVU210
 540 0284 2246     		mov	r2, r4
 541 0286 2146     		mov	r1, r4
 542 0288 2820     		movs	r0, #40
 543 028a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 544              	.LVL29:
 639:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 545              		.loc 1 639 3 view .LVU211
 546 028e 2820     		movs	r0, #40
 547 0290 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 548              	.LVL30:
 640:Core/Src/main.c **** 
 641:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 642:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 643:Core/Src/main.c **** }
 549              		.loc 1 643 1 is_stmt 0 view .LVU212
 550 0294 0BB0     		add	sp, sp, #44
 551              	.LCFI2:
 552              		.cfi_def_cfa_offset 36
 553              		@ sp needed
 554 0296 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 555              	.L4:
ARM GAS  /tmp/ccAY9smR.s 			page 22


 556 029a 00BF     		.align	2
 557              	.L3:
 558 029c 00100240 		.word	1073876992
 559 02a0 00100048 		.word	1207963648
 560 02a4 00040048 		.word	1207960576
 561 02a8 000C0048 		.word	1207962624
 562 02ac 00080048 		.word	1207961600
 563              		.cfi_endproc
 564              	.LFE141:
 566              		.section	.text.Error_Handler,"ax",%progbits
 567              		.align	1
 568              		.global	Error_Handler
 569              		.syntax unified
 570              		.thumb
 571              		.thumb_func
 573              	Error_Handler:
 574              	.LFB142:
 644:Core/Src/main.c **** 
 645:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 646:Core/Src/main.c **** 
 647:Core/Src/main.c **** /* USER CODE END 4 */
 648:Core/Src/main.c **** 
 649:Core/Src/main.c **** /**
 650:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 651:Core/Src/main.c ****   * @retval None
 652:Core/Src/main.c ****   */
 653:Core/Src/main.c **** void Error_Handler(void)
 654:Core/Src/main.c **** {
 575              		.loc 1 654 1 is_stmt 1 view -0
 576              		.cfi_startproc
 577              		@ Volatile: function does not return.
 578              		@ args = 0, pretend = 0, frame = 0
 579              		@ frame_needed = 0, uses_anonymous_args = 0
 580              		@ link register save eliminated.
 655:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 656:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 657:Core/Src/main.c ****   __disable_irq();
 581              		.loc 1 657 3 view .LVU214
 582              	.LBB9:
 583              	.LBI9:
 584              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
ARM GAS  /tmp/ccAY9smR.s 			page 23


  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /tmp/ccAY9smR.s 			page 24


  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccAY9smR.s 			page 25


 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
ARM GAS  /tmp/ccAY9smR.s 			page 26


 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 585              		.loc 2 207 27 view .LVU215
 586              	.LBB10:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 587              		.loc 2 209 3 view .LVU216
 588              		.syntax unified
 589              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 590 0000 72B6     		cpsid i
 591              	@ 0 "" 2
 592              		.thumb
 593              		.syntax unified
 594              	.L6:
 595              	.LBE10:
 596              	.LBE9:
 658:Core/Src/main.c ****   while (1)
 597              		.loc 1 658 3 discriminator 1 view .LVU217
 659:Core/Src/main.c ****   {
 660:Core/Src/main.c ****   }
 598              		.loc 1 660 3 discriminator 1 view .LVU218
 658:Core/Src/main.c ****   while (1)
 599              		.loc 1 658 9 discriminator 1 view .LVU219
 600 0002 FEE7     		b	.L6
 601              		.cfi_endproc
 602              	.LFE142:
 604              		.section	.text.MX_DFSDM1_Init,"ax",%progbits
 605              		.align	1
 606              		.syntax unified
 607              		.thumb
 608              		.thumb_func
 610              	MX_DFSDM1_Init:
 611              	.LFB134:
 196:Core/Src/main.c **** 
 612              		.loc 1 196 1 view -0
 613              		.cfi_startproc
 614              		@ args = 0, pretend = 0, frame = 0
 615              		@ frame_needed = 0, uses_anonymous_args = 0
 616 0000 08B5     		push	{r3, lr}
ARM GAS  /tmp/ccAY9smR.s 			page 27


 617              	.LCFI3:
 618              		.cfi_def_cfa_offset 8
 619              		.cfi_offset 3, -8
 620              		.cfi_offset 14, -4
 205:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 621              		.loc 1 205 3 view .LVU221
 205:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 622              		.loc 1 205 29 is_stmt 0 view .LVU222
 623 0002 0D48     		ldr	r0, .L11
 624 0004 0D4B     		ldr	r3, .L11+4
 625 0006 0360     		str	r3, [r0]
 206:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 626              		.loc 1 206 3 is_stmt 1 view .LVU223
 206:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 627              		.loc 1 206 48 is_stmt 0 view .LVU224
 628 0008 0122     		movs	r2, #1
 629 000a 0271     		strb	r2, [r0, #4]
 207:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 630              		.loc 1 207 3 is_stmt 1 view .LVU225
 207:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 631              		.loc 1 207 47 is_stmt 0 view .LVU226
 632 000c 0023     		movs	r3, #0
 633 000e 8360     		str	r3, [r0, #8]
 208:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 634              		.loc 1 208 3 is_stmt 1 view .LVU227
 208:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 635              		.loc 1 208 45 is_stmt 0 view .LVU228
 636 0010 0221     		movs	r1, #2
 637 0012 C160     		str	r1, [r0, #12]
 209:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 638              		.loc 1 209 3 is_stmt 1 view .LVU229
 209:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 639              		.loc 1 209 43 is_stmt 0 view .LVU230
 640 0014 0361     		str	r3, [r0, #16]
 210:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 641              		.loc 1 210 3 is_stmt 1 view .LVU231
 210:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 642              		.loc 1 210 43 is_stmt 0 view .LVU232
 643 0016 4361     		str	r3, [r0, #20]
 211:Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 644              		.loc 1 211 3 is_stmt 1 view .LVU233
 211:Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 645              		.loc 1 211 36 is_stmt 0 view .LVU234
 646 0018 4FF48071 		mov	r1, #256
 647 001c 8161     		str	r1, [r0, #24]
 212:Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 648              		.loc 1 212 3 is_stmt 1 view .LVU235
 212:Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 649              		.loc 1 212 46 is_stmt 0 view .LVU236
 650 001e C361     		str	r3, [r0, #28]
 213:Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 651              		.loc 1 213 3 is_stmt 1 view .LVU237
 213:Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 652              		.loc 1 213 50 is_stmt 0 view .LVU238
 653 0020 0421     		movs	r1, #4
 654 0022 0162     		str	r1, [r0, #32]
 214:Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.Oversampling = 1;
ARM GAS  /tmp/ccAY9smR.s 			page 28


 655              		.loc 1 214 3 is_stmt 1 view .LVU239
 214:Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 656              		.loc 1 214 41 is_stmt 0 view .LVU240
 657 0024 4362     		str	r3, [r0, #36]
 215:Core/Src/main.c ****   hdfsdm1_channel1.Init.Offset = 0;
 658              		.loc 1 215 3 is_stmt 1 view .LVU241
 215:Core/Src/main.c ****   hdfsdm1_channel1.Init.Offset = 0;
 659              		.loc 1 215 42 is_stmt 0 view .LVU242
 660 0026 8262     		str	r2, [r0, #40]
 216:Core/Src/main.c ****   hdfsdm1_channel1.Init.RightBitShift = 0x00;
 661              		.loc 1 216 3 is_stmt 1 view .LVU243
 216:Core/Src/main.c ****   hdfsdm1_channel1.Init.RightBitShift = 0x00;
 662              		.loc 1 216 32 is_stmt 0 view .LVU244
 663 0028 C362     		str	r3, [r0, #44]
 217:Core/Src/main.c ****   if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 664              		.loc 1 217 3 is_stmt 1 view .LVU245
 217:Core/Src/main.c ****   if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 665              		.loc 1 217 39 is_stmt 0 view .LVU246
 666 002a 0363     		str	r3, [r0, #48]
 218:Core/Src/main.c ****   {
 667              		.loc 1 218 3 is_stmt 1 view .LVU247
 218:Core/Src/main.c ****   {
 668              		.loc 1 218 7 is_stmt 0 view .LVU248
 669 002c FFF7FEFF 		bl	HAL_DFSDM_ChannelInit
 670              	.LVL31:
 218:Core/Src/main.c ****   {
 671              		.loc 1 218 6 view .LVU249
 672 0030 00B9     		cbnz	r0, .L10
 226:Core/Src/main.c **** 
 673              		.loc 1 226 1 view .LVU250
 674 0032 08BD     		pop	{r3, pc}
 675              	.L10:
 220:Core/Src/main.c ****   }
 676              		.loc 1 220 5 is_stmt 1 view .LVU251
 677 0034 FFF7FEFF 		bl	Error_Handler
 678              	.LVL32:
 679              	.L12:
 680              		.align	2
 681              	.L11:
 682 0038 00000000 		.word	.LANCHOR0
 683 003c 20600140 		.word	1073831968
 684              		.cfi_endproc
 685              	.LFE134:
 687              		.section	.text.MX_I2C2_Init,"ax",%progbits
 688              		.align	1
 689              		.syntax unified
 690              		.thumb
 691              		.thumb_func
 693              	MX_I2C2_Init:
 694              	.LFB135:
 234:Core/Src/main.c **** 
 695              		.loc 1 234 1 view -0
 696              		.cfi_startproc
 697              		@ args = 0, pretend = 0, frame = 0
 698              		@ frame_needed = 0, uses_anonymous_args = 0
 699 0000 08B5     		push	{r3, lr}
 700              	.LCFI4:
ARM GAS  /tmp/ccAY9smR.s 			page 29


 701              		.cfi_def_cfa_offset 8
 702              		.cfi_offset 3, -8
 703              		.cfi_offset 14, -4
 243:Core/Src/main.c ****   hi2c2.Init.Timing = 0x00000E14;
 704              		.loc 1 243 3 view .LVU253
 243:Core/Src/main.c ****   hi2c2.Init.Timing = 0x00000E14;
 705              		.loc 1 243 18 is_stmt 0 view .LVU254
 706 0002 1148     		ldr	r0, .L21
 707 0004 114B     		ldr	r3, .L21+4
 708 0006 0360     		str	r3, [r0]
 244:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 709              		.loc 1 244 3 is_stmt 1 view .LVU255
 244:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 710              		.loc 1 244 21 is_stmt 0 view .LVU256
 711 0008 40F61463 		movw	r3, #3604
 712 000c 4360     		str	r3, [r0, #4]
 245:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 713              		.loc 1 245 3 is_stmt 1 view .LVU257
 245:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 714              		.loc 1 245 26 is_stmt 0 view .LVU258
 715 000e 0023     		movs	r3, #0
 716 0010 8360     		str	r3, [r0, #8]
 246:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 717              		.loc 1 246 3 is_stmt 1 view .LVU259
 246:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 718              		.loc 1 246 29 is_stmt 0 view .LVU260
 719 0012 0122     		movs	r2, #1
 720 0014 C260     		str	r2, [r0, #12]
 247:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 721              		.loc 1 247 3 is_stmt 1 view .LVU261
 247:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 722              		.loc 1 247 30 is_stmt 0 view .LVU262
 723 0016 0361     		str	r3, [r0, #16]
 248:Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 724              		.loc 1 248 3 is_stmt 1 view .LVU263
 248:Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 725              		.loc 1 248 26 is_stmt 0 view .LVU264
 726 0018 4361     		str	r3, [r0, #20]
 249:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 727              		.loc 1 249 3 is_stmt 1 view .LVU265
 249:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 728              		.loc 1 249 31 is_stmt 0 view .LVU266
 729 001a 8361     		str	r3, [r0, #24]
 250:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 730              		.loc 1 250 3 is_stmt 1 view .LVU267
 250:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 731              		.loc 1 250 30 is_stmt 0 view .LVU268
 732 001c C361     		str	r3, [r0, #28]
 251:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 733              		.loc 1 251 3 is_stmt 1 view .LVU269
 251:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 734              		.loc 1 251 28 is_stmt 0 view .LVU270
 735 001e 0362     		str	r3, [r0, #32]
 252:Core/Src/main.c ****   {
 736              		.loc 1 252 3 is_stmt 1 view .LVU271
 252:Core/Src/main.c ****   {
 737              		.loc 1 252 7 is_stmt 0 view .LVU272
ARM GAS  /tmp/ccAY9smR.s 			page 30


 738 0020 FFF7FEFF 		bl	HAL_I2C_Init
 739              	.LVL33:
 252:Core/Src/main.c ****   {
 740              		.loc 1 252 6 view .LVU273
 741 0024 50B9     		cbnz	r0, .L18
 259:Core/Src/main.c ****   {
 742              		.loc 1 259 3 is_stmt 1 view .LVU274
 259:Core/Src/main.c ****   {
 743              		.loc 1 259 7 is_stmt 0 view .LVU275
 744 0026 0021     		movs	r1, #0
 745 0028 0748     		ldr	r0, .L21
 746 002a FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 747              	.LVL34:
 259:Core/Src/main.c ****   {
 748              		.loc 1 259 6 view .LVU276
 749 002e 38B9     		cbnz	r0, .L19
 266:Core/Src/main.c ****   {
 750              		.loc 1 266 3 is_stmt 1 view .LVU277
 266:Core/Src/main.c ****   {
 751              		.loc 1 266 7 is_stmt 0 view .LVU278
 752 0030 0021     		movs	r1, #0
 753 0032 0548     		ldr	r0, .L21
 754 0034 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 755              	.LVL35:
 266:Core/Src/main.c ****   {
 756              		.loc 1 266 6 view .LVU279
 757 0038 20B9     		cbnz	r0, .L20
 274:Core/Src/main.c **** 
 758              		.loc 1 274 1 view .LVU280
 759 003a 08BD     		pop	{r3, pc}
 760              	.L18:
 254:Core/Src/main.c ****   }
 761              		.loc 1 254 5 is_stmt 1 view .LVU281
 762 003c FFF7FEFF 		bl	Error_Handler
 763              	.LVL36:
 764              	.L19:
 261:Core/Src/main.c ****   }
 765              		.loc 1 261 5 view .LVU282
 766 0040 FFF7FEFF 		bl	Error_Handler
 767              	.LVL37:
 768              	.L20:
 268:Core/Src/main.c ****   }
 769              		.loc 1 268 5 view .LVU283
 770 0044 FFF7FEFF 		bl	Error_Handler
 771              	.LVL38:
 772              	.L22:
 773              		.align	2
 774              	.L21:
 775 0048 00000000 		.word	.LANCHOR1
 776 004c 00580040 		.word	1073764352
 777              		.cfi_endproc
 778              	.LFE135:
 780              		.section	.text.MX_QUADSPI_Init,"ax",%progbits
 781              		.align	1
 782              		.syntax unified
 783              		.thumb
 784              		.thumb_func
ARM GAS  /tmp/ccAY9smR.s 			page 31


 786              	MX_QUADSPI_Init:
 787              	.LFB136:
 282:Core/Src/main.c **** 
 788              		.loc 1 282 1 view -0
 789              		.cfi_startproc
 790              		@ args = 0, pretend = 0, frame = 0
 791              		@ frame_needed = 0, uses_anonymous_args = 0
 792 0000 08B5     		push	{r3, lr}
 793              	.LCFI5:
 794              		.cfi_def_cfa_offset 8
 795              		.cfi_offset 3, -8
 796              		.cfi_offset 14, -4
 292:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 2;
 797              		.loc 1 292 3 view .LVU285
 292:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 2;
 798              		.loc 1 292 18 is_stmt 0 view .LVU286
 799 0002 0A48     		ldr	r0, .L27
 800 0004 0A4B     		ldr	r3, .L27+4
 801 0006 0360     		str	r3, [r0]
 293:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 802              		.loc 1 293 3 is_stmt 1 view .LVU287
 293:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 803              		.loc 1 293 29 is_stmt 0 view .LVU288
 804 0008 0223     		movs	r3, #2
 805 000a 4360     		str	r3, [r0, #4]
 294:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 806              		.loc 1 294 3 is_stmt 1 view .LVU289
 294:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 807              		.loc 1 294 28 is_stmt 0 view .LVU290
 808 000c 0423     		movs	r3, #4
 809 000e 8360     		str	r3, [r0, #8]
 295:Core/Src/main.c ****   hqspi.Init.FlashSize = 23;
 810              		.loc 1 295 3 is_stmt 1 view .LVU291
 295:Core/Src/main.c ****   hqspi.Init.FlashSize = 23;
 811              		.loc 1 295 29 is_stmt 0 view .LVU292
 812 0010 1023     		movs	r3, #16
 813 0012 C360     		str	r3, [r0, #12]
 296:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 814              		.loc 1 296 3 is_stmt 1 view .LVU293
 296:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 815              		.loc 1 296 24 is_stmt 0 view .LVU294
 816 0014 1723     		movs	r3, #23
 817 0016 0361     		str	r3, [r0, #16]
 297:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 818              		.loc 1 297 3 is_stmt 1 view .LVU295
 297:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 819              		.loc 1 297 33 is_stmt 0 view .LVU296
 820 0018 0023     		movs	r3, #0
 821 001a 4361     		str	r3, [r0, #20]
 298:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 822              		.loc 1 298 3 is_stmt 1 view .LVU297
 298:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 823              		.loc 1 298 24 is_stmt 0 view .LVU298
 824 001c 8361     		str	r3, [r0, #24]
 299:Core/Src/main.c ****   {
 825              		.loc 1 299 3 is_stmt 1 view .LVU299
 299:Core/Src/main.c ****   {
ARM GAS  /tmp/ccAY9smR.s 			page 32


 826              		.loc 1 299 7 is_stmt 0 view .LVU300
 827 001e FFF7FEFF 		bl	HAL_QSPI_Init
 828              	.LVL39:
 299:Core/Src/main.c ****   {
 829              		.loc 1 299 6 view .LVU301
 830 0022 00B9     		cbnz	r0, .L26
 307:Core/Src/main.c **** 
 831              		.loc 1 307 1 view .LVU302
 832 0024 08BD     		pop	{r3, pc}
 833              	.L26:
 301:Core/Src/main.c ****   }
 834              		.loc 1 301 5 is_stmt 1 view .LVU303
 835 0026 FFF7FEFF 		bl	Error_Handler
 836              	.LVL40:
 837              	.L28:
 838 002a 00BF     		.align	2
 839              	.L27:
 840 002c 00000000 		.word	.LANCHOR2
 841 0030 001000A0 		.word	-1610608640
 842              		.cfi_endproc
 843              	.LFE136:
 845              		.section	.text.MX_SPI3_Init,"ax",%progbits
 846              		.align	1
 847              		.syntax unified
 848              		.thumb
 849              		.thumb_func
 851              	MX_SPI3_Init:
 852              	.LFB137:
 315:Core/Src/main.c **** 
 853              		.loc 1 315 1 view -0
 854              		.cfi_startproc
 855              		@ args = 0, pretend = 0, frame = 0
 856              		@ frame_needed = 0, uses_anonymous_args = 0
 857 0000 08B5     		push	{r3, lr}
 858              	.LCFI6:
 859              		.cfi_def_cfa_offset 8
 860              		.cfi_offset 3, -8
 861              		.cfi_offset 14, -4
 325:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 862              		.loc 1 325 3 view .LVU305
 325:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 863              		.loc 1 325 18 is_stmt 0 view .LVU306
 864 0002 0F48     		ldr	r0, .L33
 865 0004 0F4B     		ldr	r3, .L33+4
 866 0006 0360     		str	r3, [r0]
 326:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 867              		.loc 1 326 3 is_stmt 1 view .LVU307
 326:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 868              		.loc 1 326 19 is_stmt 0 view .LVU308
 869 0008 4FF48273 		mov	r3, #260
 870 000c 4360     		str	r3, [r0, #4]
 327:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 871              		.loc 1 327 3 is_stmt 1 view .LVU309
 327:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 872              		.loc 1 327 24 is_stmt 0 view .LVU310
 873 000e 0023     		movs	r3, #0
 874 0010 8360     		str	r3, [r0, #8]
ARM GAS  /tmp/ccAY9smR.s 			page 33


 328:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 875              		.loc 1 328 3 is_stmt 1 view .LVU311
 328:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 876              		.loc 1 328 23 is_stmt 0 view .LVU312
 877 0012 4FF44072 		mov	r2, #768
 878 0016 C260     		str	r2, [r0, #12]
 329:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 879              		.loc 1 329 3 is_stmt 1 view .LVU313
 329:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 880              		.loc 1 329 26 is_stmt 0 view .LVU314
 881 0018 0361     		str	r3, [r0, #16]
 330:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 882              		.loc 1 330 3 is_stmt 1 view .LVU315
 330:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 883              		.loc 1 330 23 is_stmt 0 view .LVU316
 884 001a 4361     		str	r3, [r0, #20]
 331:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 885              		.loc 1 331 3 is_stmt 1 view .LVU317
 331:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 886              		.loc 1 331 18 is_stmt 0 view .LVU318
 887 001c 4FF40072 		mov	r2, #512
 888 0020 8261     		str	r2, [r0, #24]
 332:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 889              		.loc 1 332 3 is_stmt 1 view .LVU319
 332:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 890              		.loc 1 332 32 is_stmt 0 view .LVU320
 891 0022 C361     		str	r3, [r0, #28]
 333:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 892              		.loc 1 333 3 is_stmt 1 view .LVU321
 333:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 893              		.loc 1 333 23 is_stmt 0 view .LVU322
 894 0024 0362     		str	r3, [r0, #32]
 334:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 895              		.loc 1 334 3 is_stmt 1 view .LVU323
 334:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 896              		.loc 1 334 21 is_stmt 0 view .LVU324
 897 0026 4362     		str	r3, [r0, #36]
 335:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 7;
 898              		.loc 1 335 3 is_stmt 1 view .LVU325
 335:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 7;
 899              		.loc 1 335 29 is_stmt 0 view .LVU326
 900 0028 8362     		str	r3, [r0, #40]
 336:Core/Src/main.c ****   hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 901              		.loc 1 336 3 is_stmt 1 view .LVU327
 336:Core/Src/main.c ****   hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 902              		.loc 1 336 28 is_stmt 0 view .LVU328
 903 002a 0722     		movs	r2, #7
 904 002c C262     		str	r2, [r0, #44]
 337:Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 905              		.loc 1 337 3 is_stmt 1 view .LVU329
 337:Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 906              		.loc 1 337 24 is_stmt 0 view .LVU330
 907 002e 0363     		str	r3, [r0, #48]
 338:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 908              		.loc 1 338 3 is_stmt 1 view .LVU331
 338:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 909              		.loc 1 338 23 is_stmt 0 view .LVU332
ARM GAS  /tmp/ccAY9smR.s 			page 34


 910 0030 0823     		movs	r3, #8
 911 0032 4363     		str	r3, [r0, #52]
 339:Core/Src/main.c ****   {
 912              		.loc 1 339 3 is_stmt 1 view .LVU333
 339:Core/Src/main.c ****   {
 913              		.loc 1 339 7 is_stmt 0 view .LVU334
 914 0034 FFF7FEFF 		bl	HAL_SPI_Init
 915              	.LVL41:
 339:Core/Src/main.c ****   {
 916              		.loc 1 339 6 view .LVU335
 917 0038 00B9     		cbnz	r0, .L32
 347:Core/Src/main.c **** 
 918              		.loc 1 347 1 view .LVU336
 919 003a 08BD     		pop	{r3, pc}
 920              	.L32:
 341:Core/Src/main.c ****   }
 921              		.loc 1 341 5 is_stmt 1 view .LVU337
 922 003c FFF7FEFF 		bl	Error_Handler
 923              	.LVL42:
 924              	.L34:
 925              		.align	2
 926              	.L33:
 927 0040 00000000 		.word	.LANCHOR3
 928 0044 003C0040 		.word	1073757184
 929              		.cfi_endproc
 930              	.LFE137:
 932              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 933              		.align	1
 934              		.syntax unified
 935              		.thumb
 936              		.thumb_func
 938              	MX_USART1_UART_Init:
 939              	.LFB138:
 355:Core/Src/main.c **** 
 940              		.loc 1 355 1 view -0
 941              		.cfi_startproc
 942              		@ args = 0, pretend = 0, frame = 0
 943              		@ frame_needed = 0, uses_anonymous_args = 0
 944 0000 08B5     		push	{r3, lr}
 945              	.LCFI7:
 946              		.cfi_def_cfa_offset 8
 947              		.cfi_offset 3, -8
 948              		.cfi_offset 14, -4
 364:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 949              		.loc 1 364 3 view .LVU339
 364:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 950              		.loc 1 364 19 is_stmt 0 view .LVU340
 951 0002 0B48     		ldr	r0, .L39
 952 0004 0B4B     		ldr	r3, .L39+4
 953 0006 0360     		str	r3, [r0]
 365:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 954              		.loc 1 365 3 is_stmt 1 view .LVU341
 365:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 955              		.loc 1 365 24 is_stmt 0 view .LVU342
 956 0008 4FF4E133 		mov	r3, #115200
 957 000c 4360     		str	r3, [r0, #4]
 366:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
ARM GAS  /tmp/ccAY9smR.s 			page 35


 958              		.loc 1 366 3 is_stmt 1 view .LVU343
 366:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 959              		.loc 1 366 26 is_stmt 0 view .LVU344
 960 000e 0023     		movs	r3, #0
 961 0010 8360     		str	r3, [r0, #8]
 367:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 962              		.loc 1 367 3 is_stmt 1 view .LVU345
 367:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 963              		.loc 1 367 24 is_stmt 0 view .LVU346
 964 0012 C360     		str	r3, [r0, #12]
 368:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 965              		.loc 1 368 3 is_stmt 1 view .LVU347
 368:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 966              		.loc 1 368 22 is_stmt 0 view .LVU348
 967 0014 0361     		str	r3, [r0, #16]
 369:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 968              		.loc 1 369 3 is_stmt 1 view .LVU349
 369:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 969              		.loc 1 369 20 is_stmt 0 view .LVU350
 970 0016 0C22     		movs	r2, #12
 971 0018 4261     		str	r2, [r0, #20]
 370:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 972              		.loc 1 370 3 is_stmt 1 view .LVU351
 370:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 973              		.loc 1 370 25 is_stmt 0 view .LVU352
 974 001a 8361     		str	r3, [r0, #24]
 371:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 975              		.loc 1 371 3 is_stmt 1 view .LVU353
 371:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 976              		.loc 1 371 28 is_stmt 0 view .LVU354
 977 001c C361     		str	r3, [r0, #28]
 372:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 978              		.loc 1 372 3 is_stmt 1 view .LVU355
 372:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 979              		.loc 1 372 30 is_stmt 0 view .LVU356
 980 001e 0362     		str	r3, [r0, #32]
 373:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 981              		.loc 1 373 3 is_stmt 1 view .LVU357
 373:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 982              		.loc 1 373 38 is_stmt 0 view .LVU358
 983 0020 4362     		str	r3, [r0, #36]
 374:Core/Src/main.c ****   {
 984              		.loc 1 374 3 is_stmt 1 view .LVU359
 374:Core/Src/main.c ****   {
 985              		.loc 1 374 7 is_stmt 0 view .LVU360
 986 0022 FFF7FEFF 		bl	HAL_UART_Init
 987              	.LVL43:
 374:Core/Src/main.c ****   {
 988              		.loc 1 374 6 view .LVU361
 989 0026 00B9     		cbnz	r0, .L38
 382:Core/Src/main.c **** 
 990              		.loc 1 382 1 view .LVU362
 991 0028 08BD     		pop	{r3, pc}
 992              	.L38:
 376:Core/Src/main.c ****   }
 993              		.loc 1 376 5 is_stmt 1 view .LVU363
 994 002a FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/ccAY9smR.s 			page 36


 995              	.LVL44:
 996              	.L40:
 997 002e 00BF     		.align	2
 998              	.L39:
 999 0030 00000000 		.word	.LANCHOR4
 1000 0034 00380140 		.word	1073821696
 1001              		.cfi_endproc
 1002              	.LFE138:
 1004              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 1005              		.align	1
 1006              		.syntax unified
 1007              		.thumb
 1008              		.thumb_func
 1010              	MX_USART3_UART_Init:
 1011              	.LFB139:
 390:Core/Src/main.c **** 
 1012              		.loc 1 390 1 view -0
 1013              		.cfi_startproc
 1014              		@ args = 0, pretend = 0, frame = 0
 1015              		@ frame_needed = 0, uses_anonymous_args = 0
 1016 0000 08B5     		push	{r3, lr}
 1017              	.LCFI8:
 1018              		.cfi_def_cfa_offset 8
 1019              		.cfi_offset 3, -8
 1020              		.cfi_offset 14, -4
 399:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 1021              		.loc 1 399 3 view .LVU365
 399:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 1022              		.loc 1 399 19 is_stmt 0 view .LVU366
 1023 0002 0B48     		ldr	r0, .L45
 1024 0004 0B4B     		ldr	r3, .L45+4
 1025 0006 0360     		str	r3, [r0]
 400:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 1026              		.loc 1 400 3 is_stmt 1 view .LVU367
 400:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 1027              		.loc 1 400 24 is_stmt 0 view .LVU368
 1028 0008 4FF4E133 		mov	r3, #115200
 1029 000c 4360     		str	r3, [r0, #4]
 401:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 1030              		.loc 1 401 3 is_stmt 1 view .LVU369
 401:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 1031              		.loc 1 401 26 is_stmt 0 view .LVU370
 1032 000e 0023     		movs	r3, #0
 1033 0010 8360     		str	r3, [r0, #8]
 402:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 1034              		.loc 1 402 3 is_stmt 1 view .LVU371
 402:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 1035              		.loc 1 402 24 is_stmt 0 view .LVU372
 1036 0012 C360     		str	r3, [r0, #12]
 403:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 1037              		.loc 1 403 3 is_stmt 1 view .LVU373
 403:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 1038              		.loc 1 403 22 is_stmt 0 view .LVU374
 1039 0014 0361     		str	r3, [r0, #16]
 404:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1040              		.loc 1 404 3 is_stmt 1 view .LVU375
 404:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
ARM GAS  /tmp/ccAY9smR.s 			page 37


 1041              		.loc 1 404 20 is_stmt 0 view .LVU376
 1042 0016 0C22     		movs	r2, #12
 1043 0018 4261     		str	r2, [r0, #20]
 405:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 1044              		.loc 1 405 3 is_stmt 1 view .LVU377
 405:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 1045              		.loc 1 405 25 is_stmt 0 view .LVU378
 1046 001a 8361     		str	r3, [r0, #24]
 406:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1047              		.loc 1 406 3 is_stmt 1 view .LVU379
 406:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1048              		.loc 1 406 28 is_stmt 0 view .LVU380
 1049 001c C361     		str	r3, [r0, #28]
 407:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1050              		.loc 1 407 3 is_stmt 1 view .LVU381
 407:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1051              		.loc 1 407 30 is_stmt 0 view .LVU382
 1052 001e 0362     		str	r3, [r0, #32]
 408:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 1053              		.loc 1 408 3 is_stmt 1 view .LVU383
 408:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 1054              		.loc 1 408 38 is_stmt 0 view .LVU384
 1055 0020 4362     		str	r3, [r0, #36]
 409:Core/Src/main.c ****   {
 1056              		.loc 1 409 3 is_stmt 1 view .LVU385
 409:Core/Src/main.c ****   {
 1057              		.loc 1 409 7 is_stmt 0 view .LVU386
 1058 0022 FFF7FEFF 		bl	HAL_UART_Init
 1059              	.LVL45:
 409:Core/Src/main.c ****   {
 1060              		.loc 1 409 6 view .LVU387
 1061 0026 00B9     		cbnz	r0, .L44
 417:Core/Src/main.c **** 
 1062              		.loc 1 417 1 view .LVU388
 1063 0028 08BD     		pop	{r3, pc}
 1064              	.L44:
 411:Core/Src/main.c ****   }
 1065              		.loc 1 411 5 is_stmt 1 view .LVU389
 1066 002a FFF7FEFF 		bl	Error_Handler
 1067              	.LVL46:
 1068              	.L46:
 1069 002e 00BF     		.align	2
 1070              	.L45:
 1071 0030 00000000 		.word	.LANCHOR5
 1072 0034 00480040 		.word	1073760256
 1073              		.cfi_endproc
 1074              	.LFE139:
 1076              		.section	.text.MX_USB_OTG_FS_PCD_Init,"ax",%progbits
 1077              		.align	1
 1078              		.syntax unified
 1079              		.thumb
 1080              		.thumb_func
 1082              	MX_USB_OTG_FS_PCD_Init:
 1083              	.LFB140:
 425:Core/Src/main.c **** 
 1084              		.loc 1 425 1 view -0
 1085              		.cfi_startproc
ARM GAS  /tmp/ccAY9smR.s 			page 38


 1086              		@ args = 0, pretend = 0, frame = 0
 1087              		@ frame_needed = 0, uses_anonymous_args = 0
 1088 0000 08B5     		push	{r3, lr}
 1089              	.LCFI9:
 1090              		.cfi_def_cfa_offset 8
 1091              		.cfi_offset 3, -8
 1092              		.cfi_offset 14, -4
 434:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 1093              		.loc 1 434 3 view .LVU391
 434:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 1094              		.loc 1 434 28 is_stmt 0 view .LVU392
 1095 0002 0B48     		ldr	r0, .L51
 1096 0004 4FF0A043 		mov	r3, #1342177280
 1097 0008 0360     		str	r3, [r0]
 435:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1098              		.loc 1 435 3 is_stmt 1 view .LVU393
 435:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1099              		.loc 1 435 38 is_stmt 0 view .LVU394
 1100 000a 0623     		movs	r3, #6
 1101 000c 0371     		strb	r3, [r0, #4]
 436:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1102              		.loc 1 436 3 is_stmt 1 view .LVU395
 436:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1103              		.loc 1 436 30 is_stmt 0 view .LVU396
 1104 000e 0223     		movs	r3, #2
 1105 0010 C371     		strb	r3, [r0, #7]
 437:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1106              		.loc 1 437 3 is_stmt 1 view .LVU397
 437:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1107              		.loc 1 437 35 is_stmt 0 view .LVU398
 1108 0012 4372     		strb	r3, [r0, #9]
 438:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1109              		.loc 1 438 3 is_stmt 1 view .LVU399
 438:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1110              		.loc 1 438 35 is_stmt 0 view .LVU400
 1111 0014 0023     		movs	r3, #0
 1112 0016 8372     		strb	r3, [r0, #10]
 439:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1113              		.loc 1 439 3 is_stmt 1 view .LVU401
 439:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1114              		.loc 1 439 41 is_stmt 0 view .LVU402
 1115 0018 C372     		strb	r3, [r0, #11]
 440:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 1116              		.loc 1 440 3 is_stmt 1 view .LVU403
 440:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 1117              		.loc 1 440 35 is_stmt 0 view .LVU404
 1118 001a 0373     		strb	r3, [r0, #12]
 441:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1119              		.loc 1 441 3 is_stmt 1 view .LVU405
 441:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1120              		.loc 1 441 48 is_stmt 0 view .LVU406
 1121 001c 4373     		strb	r3, [r0, #13]
 442:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1122              		.loc 1 442 3 is_stmt 1 view .LVU407
 442:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1123              		.loc 1 442 42 is_stmt 0 view .LVU408
 1124 001e C373     		strb	r3, [r0, #15]
ARM GAS  /tmp/ccAY9smR.s 			page 39


 443:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1125              		.loc 1 443 3 is_stmt 1 view .LVU409
 443:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1126              		.loc 1 443 44 is_stmt 0 view .LVU410
 1127 0020 8373     		strb	r3, [r0, #14]
 444:Core/Src/main.c ****   {
 1128              		.loc 1 444 3 is_stmt 1 view .LVU411
 444:Core/Src/main.c ****   {
 1129              		.loc 1 444 7 is_stmt 0 view .LVU412
 1130 0022 FFF7FEFF 		bl	HAL_PCD_Init
 1131              	.LVL47:
 444:Core/Src/main.c ****   {
 1132              		.loc 1 444 6 view .LVU413
 1133 0026 00B9     		cbnz	r0, .L50
 452:Core/Src/main.c **** 
 1134              		.loc 1 452 1 view .LVU414
 1135 0028 08BD     		pop	{r3, pc}
 1136              	.L50:
 446:Core/Src/main.c ****   }
 1137              		.loc 1 446 5 is_stmt 1 view .LVU415
 1138 002a FFF7FEFF 		bl	Error_Handler
 1139              	.LVL48:
 1140              	.L52:
 1141 002e 00BF     		.align	2
 1142              	.L51:
 1143 0030 00000000 		.word	.LANCHOR6
 1144              		.cfi_endproc
 1145              	.LFE140:
 1147              		.section	.text.SystemClock_Config,"ax",%progbits
 1148              		.align	1
 1149              		.global	SystemClock_Config
 1150              		.syntax unified
 1151              		.thumb
 1152              		.thumb_func
 1154              	SystemClock_Config:
 1155              	.LFB133:
 135:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1156              		.loc 1 135 1 view -0
 1157              		.cfi_startproc
 1158              		@ args = 0, pretend = 0, frame = 88
 1159              		@ frame_needed = 0, uses_anonymous_args = 0
 1160 0000 00B5     		push	{lr}
 1161              	.LCFI10:
 1162              		.cfi_def_cfa_offset 4
 1163              		.cfi_offset 14, -4
 1164 0002 97B0     		sub	sp, sp, #92
 1165              	.LCFI11:
 1166              		.cfi_def_cfa_offset 96
 136:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1167              		.loc 1 136 3 view .LVU417
 136:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1168              		.loc 1 136 22 is_stmt 0 view .LVU418
 1169 0004 4422     		movs	r2, #68
 1170 0006 0021     		movs	r1, #0
 1171 0008 05A8     		add	r0, sp, #20
 1172 000a FFF7FEFF 		bl	memset
 1173              	.LVL49:
ARM GAS  /tmp/ccAY9smR.s 			page 40


 137:Core/Src/main.c **** 
 1174              		.loc 1 137 3 is_stmt 1 view .LVU419
 137:Core/Src/main.c **** 
 1175              		.loc 1 137 22 is_stmt 0 view .LVU420
 1176 000e 0023     		movs	r3, #0
 1177 0010 0093     		str	r3, [sp]
 1178 0012 0193     		str	r3, [sp, #4]
 1179 0014 0293     		str	r3, [sp, #8]
 1180 0016 0393     		str	r3, [sp, #12]
 1181 0018 0493     		str	r3, [sp, #16]
 141:Core/Src/main.c ****   {
 1182              		.loc 1 141 3 is_stmt 1 view .LVU421
 141:Core/Src/main.c ****   {
 1183              		.loc 1 141 7 is_stmt 0 view .LVU422
 1184 001a 4FF40070 		mov	r0, #512
 1185 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 1186              	.LVL50:
 141:Core/Src/main.c ****   {
 1187              		.loc 1 141 6 view .LVU423
 1188 0022 0028     		cmp	r0, #0
 1189 0024 31D1     		bne	.L58
 148:Core/Src/main.c ****   __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 1190              		.loc 1 148 3 is_stmt 1 view .LVU424
 1191 0026 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 1192              	.LVL51:
 149:Core/Src/main.c **** 
 1193              		.loc 1 149 3 view .LVU425
 1194 002a 1B4A     		ldr	r2, .L61
 1195 002c D2F89030 		ldr	r3, [r2, #144]
 1196 0030 23F01803 		bic	r3, r3, #24
 1197 0034 C2F89030 		str	r3, [r2, #144]
 154:Core/Src/main.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 1198              		.loc 1 154 3 view .LVU426
 154:Core/Src/main.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 1199              		.loc 1 154 36 is_stmt 0 view .LVU427
 1200 0038 1423     		movs	r3, #20
 1201 003a 0593     		str	r3, [sp, #20]
 155:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1202              		.loc 1 155 3 is_stmt 1 view .LVU428
 155:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1203              		.loc 1 155 30 is_stmt 0 view .LVU429
 1204 003c 0123     		movs	r3, #1
 1205 003e 0793     		str	r3, [sp, #28]
 156:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1206              		.loc 1 156 3 is_stmt 1 view .LVU430
 156:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1207              		.loc 1 156 30 is_stmt 0 view .LVU431
 1208 0040 0B93     		str	r3, [sp, #44]
 157:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1209              		.loc 1 157 3 is_stmt 1 view .LVU432
 157:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1210              		.loc 1 157 41 is_stmt 0 view .LVU433
 1211 0042 0022     		movs	r2, #0
 1212 0044 0C92     		str	r2, [sp, #48]
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1213              		.loc 1 158 3 is_stmt 1 view .LVU434
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
ARM GAS  /tmp/ccAY9smR.s 			page 41


 1214              		.loc 1 158 35 is_stmt 0 view .LVU435
 1215 0046 6022     		movs	r2, #96
 1216 0048 0D92     		str	r2, [sp, #52]
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1217              		.loc 1 159 3 is_stmt 1 view .LVU436
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1218              		.loc 1 159 34 is_stmt 0 view .LVU437
 1219 004a 0222     		movs	r2, #2
 1220 004c 0F92     		str	r2, [sp, #60]
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1221              		.loc 1 160 3 is_stmt 1 view .LVU438
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1222              		.loc 1 160 35 is_stmt 0 view .LVU439
 1223 004e 1093     		str	r3, [sp, #64]
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 1224              		.loc 1 161 3 is_stmt 1 view .LVU440
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 1225              		.loc 1 161 30 is_stmt 0 view .LVU441
 1226 0050 1193     		str	r3, [sp, #68]
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 1227              		.loc 1 162 3 is_stmt 1 view .LVU442
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 1228              		.loc 1 162 30 is_stmt 0 view .LVU443
 1229 0052 2823     		movs	r3, #40
 1230 0054 1293     		str	r3, [sp, #72]
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1231              		.loc 1 163 3 is_stmt 1 view .LVU444
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1232              		.loc 1 163 30 is_stmt 0 view .LVU445
 1233 0056 0723     		movs	r3, #7
 1234 0058 1393     		str	r3, [sp, #76]
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1235              		.loc 1 164 3 is_stmt 1 view .LVU446
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1236              		.loc 1 164 30 is_stmt 0 view .LVU447
 1237 005a 1492     		str	r2, [sp, #80]
 165:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1238              		.loc 1 165 3 is_stmt 1 view .LVU448
 165:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1239              		.loc 1 165 30 is_stmt 0 view .LVU449
 1240 005c 1592     		str	r2, [sp, #84]
 166:Core/Src/main.c ****   {
 1241              		.loc 1 166 3 is_stmt 1 view .LVU450
 166:Core/Src/main.c ****   {
 1242              		.loc 1 166 7 is_stmt 0 view .LVU451
 1243 005e 05A8     		add	r0, sp, #20
 1244 0060 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1245              	.LVL52:
 166:Core/Src/main.c ****   {
 1246              		.loc 1 166 6 view .LVU452
 1247 0064 98B9     		cbnz	r0, .L59
 173:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1248              		.loc 1 173 3 is_stmt 1 view .LVU453
 173:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1249              		.loc 1 173 31 is_stmt 0 view .LVU454
 1250 0066 0F23     		movs	r3, #15
 1251 0068 0093     		str	r3, [sp]
ARM GAS  /tmp/ccAY9smR.s 			page 42


 175:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1252              		.loc 1 175 3 is_stmt 1 view .LVU455
 175:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1253              		.loc 1 175 34 is_stmt 0 view .LVU456
 1254 006a 0323     		movs	r3, #3
 1255 006c 0193     		str	r3, [sp, #4]
 176:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1256              		.loc 1 176 3 is_stmt 1 view .LVU457
 176:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1257              		.loc 1 176 35 is_stmt 0 view .LVU458
 1258 006e 0023     		movs	r3, #0
 1259 0070 0293     		str	r3, [sp, #8]
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1260              		.loc 1 177 3 is_stmt 1 view .LVU459
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1261              		.loc 1 177 36 is_stmt 0 view .LVU460
 1262 0072 0393     		str	r3, [sp, #12]
 178:Core/Src/main.c **** 
 1263              		.loc 1 178 3 is_stmt 1 view .LVU461
 178:Core/Src/main.c **** 
 1264              		.loc 1 178 36 is_stmt 0 view .LVU462
 1265 0074 0493     		str	r3, [sp, #16]
 180:Core/Src/main.c ****   {
 1266              		.loc 1 180 3 is_stmt 1 view .LVU463
 180:Core/Src/main.c ****   {
 1267              		.loc 1 180 7 is_stmt 0 view .LVU464
 1268 0076 0421     		movs	r1, #4
 1269 0078 6846     		mov	r0, sp
 1270 007a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1271              	.LVL53:
 180:Core/Src/main.c ****   {
 1272              		.loc 1 180 6 view .LVU465
 1273 007e 40B9     		cbnz	r0, .L60
 187:Core/Src/main.c **** }
 1274              		.loc 1 187 3 is_stmt 1 view .LVU466
 1275 0080 FFF7FEFF 		bl	HAL_RCCEx_EnableMSIPLLMode
 1276              	.LVL54:
 188:Core/Src/main.c **** 
 1277              		.loc 1 188 1 is_stmt 0 view .LVU467
 1278 0084 17B0     		add	sp, sp, #92
 1279              	.LCFI12:
 1280              		.cfi_remember_state
 1281              		.cfi_def_cfa_offset 4
 1282              		@ sp needed
 1283 0086 5DF804FB 		ldr	pc, [sp], #4
 1284              	.L58:
 1285              	.LCFI13:
 1286              		.cfi_restore_state
 143:Core/Src/main.c ****   }
 1287              		.loc 1 143 5 is_stmt 1 view .LVU468
 1288 008a FFF7FEFF 		bl	Error_Handler
 1289              	.LVL55:
 1290              	.L59:
 168:Core/Src/main.c ****   }
 1291              		.loc 1 168 5 view .LVU469
 1292 008e FFF7FEFF 		bl	Error_Handler
 1293              	.LVL56:
ARM GAS  /tmp/ccAY9smR.s 			page 43


 1294              	.L60:
 182:Core/Src/main.c ****   }
 1295              		.loc 1 182 5 view .LVU470
 1296 0092 FFF7FEFF 		bl	Error_Handler
 1297              	.LVL57:
 1298              	.L62:
 1299 0096 00BF     		.align	2
 1300              	.L61:
 1301 0098 00100240 		.word	1073876992
 1302              		.cfi_endproc
 1303              	.LFE133:
 1305              		.section	.text.main,"ax",%progbits
 1306              		.align	1
 1307              		.global	main
 1308              		.syntax unified
 1309              		.thumb
 1310              		.thumb_func
 1312              	main:
 1313              	.LFB132:
  84:Core/Src/main.c **** 
 1314              		.loc 1 84 1 view -0
 1315              		.cfi_startproc
 1316              		@ Volatile: function does not return.
 1317              		@ args = 0, pretend = 0, frame = 0
 1318              		@ frame_needed = 0, uses_anonymous_args = 0
 1319 0000 08B5     		push	{r3, lr}
 1320              	.LCFI14:
 1321              		.cfi_def_cfa_offset 8
 1322              		.cfi_offset 3, -8
 1323              		.cfi_offset 14, -4
  93:Core/Src/main.c **** 
 1324              		.loc 1 93 3 view .LVU472
 1325 0002 FFF7FEFF 		bl	HAL_Init
 1326              	.LVL58:
 100:Core/Src/main.c **** 
 1327              		.loc 1 100 3 view .LVU473
 1328 0006 FFF7FEFF 		bl	SystemClock_Config
 1329              	.LVL59:
 107:Core/Src/main.c ****   MX_DFSDM1_Init();
 1330              		.loc 1 107 3 view .LVU474
 1331 000a FFF7FEFF 		bl	MX_GPIO_Init
 1332              	.LVL60:
 108:Core/Src/main.c ****   MX_I2C2_Init();
 1333              		.loc 1 108 3 view .LVU475
 1334 000e FFF7FEFF 		bl	MX_DFSDM1_Init
 1335              	.LVL61:
 109:Core/Src/main.c ****   MX_QUADSPI_Init();
 1336              		.loc 1 109 3 view .LVU476
 1337 0012 FFF7FEFF 		bl	MX_I2C2_Init
 1338              	.LVL62:
 110:Core/Src/main.c ****   MX_SPI3_Init();
 1339              		.loc 1 110 3 view .LVU477
 1340 0016 FFF7FEFF 		bl	MX_QUADSPI_Init
 1341              	.LVL63:
 111:Core/Src/main.c ****   MX_USART1_UART_Init();
 1342              		.loc 1 111 3 view .LVU478
 1343 001a FFF7FEFF 		bl	MX_SPI3_Init
ARM GAS  /tmp/ccAY9smR.s 			page 44


 1344              	.LVL64:
 112:Core/Src/main.c ****   MX_USART3_UART_Init();
 1345              		.loc 1 112 3 view .LVU479
 1346 001e FFF7FEFF 		bl	MX_USART1_UART_Init
 1347              	.LVL65:
 113:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 1348              		.loc 1 113 3 view .LVU480
 1349 0022 FFF7FEFF 		bl	MX_USART3_UART_Init
 1350              	.LVL66:
 114:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1351              		.loc 1 114 3 view .LVU481
 1352 0026 FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
 1353              	.LVL67:
 1354              	.L64:
 121:Core/Src/main.c ****   {
 1355              		.loc 1 121 3 discriminator 1 view .LVU482
 126:Core/Src/main.c ****   /* USER CODE END 3 */
 1356              		.loc 1 126 3 discriminator 1 view .LVU483
 121:Core/Src/main.c ****   {
 1357              		.loc 1 121 9 discriminator 1 view .LVU484
 1358 002a FEE7     		b	.L64
 1359              		.cfi_endproc
 1360              	.LFE132:
 1362              		.global	hpcd_USB_OTG_FS
 1363              		.global	huart3
 1364              		.global	huart1
 1365              		.global	hspi3
 1366              		.global	hqspi
 1367              		.global	hi2c2
 1368              		.global	hdfsdm1_channel1
 1369              		.section	.bss.hdfsdm1_channel1,"aw",%nobits
 1370              		.align	2
 1371              		.set	.LANCHOR0,. + 0
 1374              	hdfsdm1_channel1:
 1375 0000 00000000 		.space	56
 1375      00000000 
 1375      00000000 
 1375      00000000 
 1375      00000000 
 1376              		.section	.bss.hi2c2,"aw",%nobits
 1377              		.align	2
 1378              		.set	.LANCHOR1,. + 0
 1381              	hi2c2:
 1382 0000 00000000 		.space	84
 1382      00000000 
 1382      00000000 
 1382      00000000 
 1382      00000000 
 1383              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 1384              		.align	2
 1385              		.set	.LANCHOR6,. + 0
 1388              	hpcd_USB_OTG_FS:
 1389 0000 00000000 		.space	1252
 1389      00000000 
 1389      00000000 
 1389      00000000 
 1389      00000000 
ARM GAS  /tmp/ccAY9smR.s 			page 45


 1390              		.section	.bss.hqspi,"aw",%nobits
 1391              		.align	2
 1392              		.set	.LANCHOR2,. + 0
 1395              	hqspi:
 1396 0000 00000000 		.space	68
 1396      00000000 
 1396      00000000 
 1396      00000000 
 1396      00000000 
 1397              		.section	.bss.hspi3,"aw",%nobits
 1398              		.align	2
 1399              		.set	.LANCHOR3,. + 0
 1402              	hspi3:
 1403 0000 00000000 		.space	100
 1403      00000000 
 1403      00000000 
 1403      00000000 
 1403      00000000 
 1404              		.section	.bss.huart1,"aw",%nobits
 1405              		.align	2
 1406              		.set	.LANCHOR4,. + 0
 1409              	huart1:
 1410 0000 00000000 		.space	136
 1410      00000000 
 1410      00000000 
 1410      00000000 
 1410      00000000 
 1411              		.section	.bss.huart3,"aw",%nobits
 1412              		.align	2
 1413              		.set	.LANCHOR5,. + 0
 1416              	huart3:
 1417 0000 00000000 		.space	136
 1417      00000000 
 1417      00000000 
 1417      00000000 
 1417      00000000 
 1418              		.text
 1419              	.Letext0:
 1420              		.file 3 "/home/dev/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 1421              		.file 4 "/home/dev/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 1422              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l475xx.h"
 1423              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1424              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1425              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 1426              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1427              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1428              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dfsdm.h"
 1429              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 1430              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 1431              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h"
 1432              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_qspi.h"
 1433              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
 1434              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1435              		.file 18 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 1436              		.file 19 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h"
 1437              		.file 20 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1438              		.file 21 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h"
ARM GAS  /tmp/ccAY9smR.s 			page 46


 1439              		.file 22 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 1440              		.file 23 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 1441              		.file 24 "<built-in>"
ARM GAS  /tmp/ccAY9smR.s 			page 47


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccAY9smR.s:20     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccAY9smR.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccAY9smR.s:558    .text.MX_GPIO_Init:000000000000029c $d
     /tmp/ccAY9smR.s:567    .text.Error_Handler:0000000000000000 $t
     /tmp/ccAY9smR.s:573    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccAY9smR.s:605    .text.MX_DFSDM1_Init:0000000000000000 $t
     /tmp/ccAY9smR.s:610    .text.MX_DFSDM1_Init:0000000000000000 MX_DFSDM1_Init
     /tmp/ccAY9smR.s:682    .text.MX_DFSDM1_Init:0000000000000038 $d
     /tmp/ccAY9smR.s:688    .text.MX_I2C2_Init:0000000000000000 $t
     /tmp/ccAY9smR.s:693    .text.MX_I2C2_Init:0000000000000000 MX_I2C2_Init
     /tmp/ccAY9smR.s:775    .text.MX_I2C2_Init:0000000000000048 $d
     /tmp/ccAY9smR.s:781    .text.MX_QUADSPI_Init:0000000000000000 $t
     /tmp/ccAY9smR.s:786    .text.MX_QUADSPI_Init:0000000000000000 MX_QUADSPI_Init
     /tmp/ccAY9smR.s:840    .text.MX_QUADSPI_Init:000000000000002c $d
     /tmp/ccAY9smR.s:846    .text.MX_SPI3_Init:0000000000000000 $t
     /tmp/ccAY9smR.s:851    .text.MX_SPI3_Init:0000000000000000 MX_SPI3_Init
     /tmp/ccAY9smR.s:927    .text.MX_SPI3_Init:0000000000000040 $d
     /tmp/ccAY9smR.s:933    .text.MX_USART1_UART_Init:0000000000000000 $t
     /tmp/ccAY9smR.s:938    .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
     /tmp/ccAY9smR.s:999    .text.MX_USART1_UART_Init:0000000000000030 $d
     /tmp/ccAY9smR.s:1005   .text.MX_USART3_UART_Init:0000000000000000 $t
     /tmp/ccAY9smR.s:1010   .text.MX_USART3_UART_Init:0000000000000000 MX_USART3_UART_Init
     /tmp/ccAY9smR.s:1071   .text.MX_USART3_UART_Init:0000000000000030 $d
     /tmp/ccAY9smR.s:1077   .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 $t
     /tmp/ccAY9smR.s:1082   .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 MX_USB_OTG_FS_PCD_Init
     /tmp/ccAY9smR.s:1143   .text.MX_USB_OTG_FS_PCD_Init:0000000000000030 $d
     /tmp/ccAY9smR.s:1148   .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccAY9smR.s:1154   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccAY9smR.s:1301   .text.SystemClock_Config:0000000000000098 $d
     /tmp/ccAY9smR.s:1306   .text.main:0000000000000000 $t
     /tmp/ccAY9smR.s:1312   .text.main:0000000000000000 main
     /tmp/ccAY9smR.s:1388   .bss.hpcd_USB_OTG_FS:0000000000000000 hpcd_USB_OTG_FS
     /tmp/ccAY9smR.s:1416   .bss.huart3:0000000000000000 huart3
     /tmp/ccAY9smR.s:1409   .bss.huart1:0000000000000000 huart1
     /tmp/ccAY9smR.s:1402   .bss.hspi3:0000000000000000 hspi3
     /tmp/ccAY9smR.s:1395   .bss.hqspi:0000000000000000 hqspi
     /tmp/ccAY9smR.s:1381   .bss.hi2c2:0000000000000000 hi2c2
     /tmp/ccAY9smR.s:1374   .bss.hdfsdm1_channel1:0000000000000000 hdfsdm1_channel1
     /tmp/ccAY9smR.s:1370   .bss.hdfsdm1_channel1:0000000000000000 $d
     /tmp/ccAY9smR.s:1377   .bss.hi2c2:0000000000000000 $d
     /tmp/ccAY9smR.s:1384   .bss.hpcd_USB_OTG_FS:0000000000000000 $d
     /tmp/ccAY9smR.s:1391   .bss.hqspi:0000000000000000 $d
     /tmp/ccAY9smR.s:1398   .bss.hspi3:0000000000000000 $d
     /tmp/ccAY9smR.s:1405   .bss.huart1:0000000000000000 $d
     /tmp/ccAY9smR.s:1412   .bss.huart3:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_DFSDM_ChannelInit
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
ARM GAS  /tmp/ccAY9smR.s 			page 48


HAL_QSPI_Init
HAL_SPI_Init
HAL_UART_Init
HAL_PCD_Init
memset
HAL_PWREx_ControlVoltageScaling
HAL_PWR_EnableBkUpAccess
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_EnableMSIPLLMode
HAL_Init
