# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/ADD.v" \
"../../../../project_1.srcs/sources_1/new/BranchControl.v" \
"../../../../project_1.srcs/sources_1/new/Ext.v" \
"../../../../project_1.srcs/sources_1/new/MUX.v" \
"../../../../project_1.srcs/sources_1/new/PCReg.v" \
"../../../../project_1.srcs/sources_1/new/controlUnit.v" \
"../../../../project_1.srcs/sources_1/new/myALU.v" \
"../../../../project_1.srcs/sources_1/new/regFIle.v" \
"../../../../project_1.srcs/sim_1/new/myALU_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
