{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646025213695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646025213702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 27 23:13:33 2022 " "Processing started: Sun Feb 27 23:13:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646025213702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1646025213702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off lab4-ECE385 -c lab4-ECE385 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off lab4-ECE385 -c lab4-ECE385" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1646025213702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1646025214047 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1646025214049 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1646025214049 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing Analysis.sdc " "Reading SDC File: 'Timing Analysis.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1646025214627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Timing Analysis.sdc 1 Time value \"0.000,\" is not valid " "Ignored create_clock at Timing Analysis.sdc(1): Time value \"0.000,\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{Clk\} -period 20ns -waveform \{0.000, 5.000\} \[get_ports \{Clk\}\] " "create_clock -name \{Clk\} -period 20ns -waveform \{0.000, 5.000\} \[get_ports \{Clk\}\]" {  } { { "C:/Users/alijh/Documents/ECE 385/lab4-ECE385/Timing Analysis.sdc" "" { Text "C:/Users/alijh/Documents/ECE 385/lab4-ECE385/Timing Analysis.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646025214629 ""}  } { { "C:/Users/alijh/Documents/ECE 385/lab4-ECE385/Timing Analysis.sdc" "" { Text "C:/Users/alijh/Documents/ECE 385/lab4-ECE385/Timing Analysis.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1646025214629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Timing Analysis.sdc 1 Option -waveform: Invalid waveform definition " "Ignored create_clock at Timing Analysis.sdc(1): Option -waveform: Invalid waveform definition" {  } { { "C:/Users/alijh/Documents/ECE 385/lab4-ECE385/Timing Analysis.sdc" "" { Text "C:/Users/alijh/Documents/ECE 385/lab4-ECE385/Timing Analysis.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1646025214631 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Timing Analysis.sdc 3 Clk clock " "Ignored filter at Timing Analysis.sdc(3): Clk could not be matched with a clock" {  } { { "C:/Users/alijh/Documents/ECE 385/lab4-ECE385/Timing Analysis.sdc" "" { Text "C:/Users/alijh/Documents/ECE 385/lab4-ECE385/Timing Analysis.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1646025214631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Timing Analysis.sdc 3 Argument -clock is not an object ID " "Ignored set_input_delay at Timing Analysis.sdc(3): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{Clk\} -max 10 \[all_inputs\] " "set_input_delay -clock \{Clk\} -max 10 \[all_inputs\]" {  } { { "C:/Users/alijh/Documents/ECE 385/lab4-ECE385/Timing Analysis.sdc" "" { Text "C:/Users/alijh/Documents/ECE 385/lab4-ECE385/Timing Analysis.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646025214631 ""}  } { { "C:/Users/alijh/Documents/ECE 385/lab4-ECE385/Timing Analysis.sdc" "" { Text "C:/Users/alijh/Documents/ECE 385/lab4-ECE385/Timing Analysis.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1646025214631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Timing Analysis.sdc 4 Argument -clock is not an object ID " "Ignored set_input_delay at Timing Analysis.sdc(4): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{Clk\} -min 3 \[all_inputs\] " "set_input_delay -clock \{Clk\} -min 3 \[all_inputs\]" {  } { { "C:/Users/alijh/Documents/ECE 385/lab4-ECE385/Timing Analysis.sdc" "" { Text "C:/Users/alijh/Documents/ECE 385/lab4-ECE385/Timing Analysis.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646025214631 ""}  } { { "C:/Users/alijh/Documents/ECE 385/lab4-ECE385/Timing Analysis.sdc" "" { Text "C:/Users/alijh/Documents/ECE 385/lab4-ECE385/Timing Analysis.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1646025214631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Timing Analysis.sdc 7 Argument -clock is not an object ID " "Ignored set_output_delay at Timing Analysis.sdc(7): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{Clk\} 3 \[all_outputs\] " "set_output_delay -clock \{Clk\} 3 \[all_outputs\]" {  } { { "C:/Users/alijh/Documents/ECE 385/lab4-ECE385/Timing Analysis.sdc" "" { Text "C:/Users/alijh/Documents/ECE 385/lab4-ECE385/Timing Analysis.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646025214632 ""}  } { { "C:/Users/alijh/Documents/ECE 385/lab4-ECE385/Timing Analysis.sdc" "" { Text "C:/Users/alijh/Documents/ECE 385/lab4-ECE385/Timing Analysis.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1646025214632 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register reg_8:REG_A\|Data_Out\[0\] Clk " "Register reg_8:REG_A\|Data_Out\[0\] is being clocked by Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1646025214633 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1646025214633 "|control|Clk"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1646025214633 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1646025214638 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1646025214639 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1646025214640 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1646025214891 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1646025214929 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1646025215625 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1646025218986 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "98.72 mW " "Total thermal power estimate for the design is 98.72 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1646025219321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646025219552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 27 23:13:39 2022 " "Processing ended: Sun Feb 27 23:13:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646025219552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646025219552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646025219552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1646025219552 ""}
