vhdl xil_defaultlib  \
"../../../bd/mb_ddr3/ip/mb_ddr3_microblaze_0_axi_intc_0/sim/mb_ddr3_microblaze_0_axi_intc_0.vhd" \
"../../../bd/mb_ddr3/ip/mb_ddr3_axi_timer_0_0/sim/mb_ddr3_axi_timer_0_0.vhd" \
"../../../bd/mb_ddr3/ip/mb_ddr3_axi_uartlite_0_0/sim/mb_ddr3_axi_uartlite_0_0.vhd" \
"../../../bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_0/sim/mb_ddr3_axi_gpio_0_0.vhd" \
"../../../bd/mb_ddr3/ip/mb_ddr3_axi_gpio_1_0/sim/mb_ddr3_axi_gpio_1_0.vhd" \
"../../../bd/mb_ddr3/ip/mb_ddr3_axi_gpio_2_0/sim/mb_ddr3_axi_gpio_2_0.vhd" \
"../../../bd/mb_ddr3/ip/mb_ddr3_axi_gpio_3_0/sim/mb_ddr3_axi_gpio_3_0.vhd" \
"../../../bd/mb_ddr3/ip/mb_ddr3_axi_quad_spi_0_0/sim/mb_ddr3_axi_quad_spi_0_0.vhd" \
"../../../bd/mb_ddr3/ip/mb_ddr3_microblaze_0_1/sim/mb_ddr3_microblaze_0_1.vhd" \
"../../../bd/mb_ddr3/ip/mb_ddr3_dlmb_v10_1/sim/mb_ddr3_dlmb_v10_1.vhd" \
"../../../bd/mb_ddr3/ip/mb_ddr3_ilmb_v10_1/sim/mb_ddr3_ilmb_v10_1.vhd" \
"../../../bd/mb_ddr3/ip/mb_ddr3_dlmb_bram_if_cntlr_1/sim/mb_ddr3_dlmb_bram_if_cntlr_1.vhd" \
"../../../bd/mb_ddr3/ip/mb_ddr3_ilmb_bram_if_cntlr_1/sim/mb_ddr3_ilmb_bram_if_cntlr_1.vhd" \
"../../../bd/mb_ddr3/ip/mb_ddr3_mdm_1_2/sim/mb_ddr3_mdm_1_2.vhd" \
"../../../bd/mb_ddr3/ip/mb_ddr3_rst_mig_7series_0_83M_2/sim/mb_ddr3_rst_mig_7series_0_83M_2.vhd" \
"../../../bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_1/sim/mb_ddr3_axi_gpio_0_1.vhd" \
"../../../bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_2/sim/mb_ddr3_axi_gpio_0_2.vhd" \
"../../../bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_3/sim/mb_ddr3_axi_gpio_0_3.vhd" \
"../../../bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_5/sim/mb_ddr3_axi_gpio_0_5.vhd" \
"../../../bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_6/sim/mb_ddr3_axi_gpio_0_6.vhd" \

nosort
