# ** Report counts by severity
# UVM_INFO :  283
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [MEM Function]    27
# [MEM Write Function]    21
# [Questa UVM]     2
# [RAM_RD_DRIVER]    40
# [RAM_RD_MONITOR]    27
# [RAM_WR_DRIVER]    40
# [RAM_WR_MONITOR]    21
# [READ SB]    27
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     8
# [WRITE SB]    21
# [ram_rd_driver]     4
# [ram_rd_monitor]     4
# [ram_scoreboard]    31
# [ram_wr_driver]     4
# [ram_wr_monitor]     4

# --------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(98) @ 5110: uvm_test_top.ram_envh.wagt_top[3].agnth.drvh [RAM_WR_DRIVER] printing from driver
#  ----------------------------------------------------------------------------------------------------------
# Name                           Type       Size  Value
# ----------------------------------------------------------------------------------------------------------
# req                            write_xtn  -     @2925
#   begin_time                   time       64    5110
#   depth                        int        32    'd2
#   parent sequence (name)       string     12    single_wxtns
#   parent sequence (full name)  string     58    uvm_test_top.ram_envh.wagt_top[3].agnth.seqrh.single_wxtns
#   sequencer                    string     45    uvm_test_top.ram_envh.wagt_top[3].agnth.seqrh
#   data                         integral   64    'd28
#   address                      integral   12    'd55
#   write                        integral   -1    'd1
#   xtn_delay                    integral   65    'd16894456237626704828
#   xtn_type                     addr_t     1     GOOD_XTN
# ----------------------------------------------------------------------------------------------------------
#
# UVM_INFO ../wr_agt_top/ram_wr_monitor.sv(104) @ 5160: uvm_test_top.ram_envh.wagt_top[3].agnth.monh [RAM_WR_MONITOR] printing from monitor
#  --------------------------------------
# Name         Type       Size  Value
# --------------------------------------
# data_sent    write_xtn  -     @2921
#   data       integral   64    'd28
#   address    integral   12    'd55
#   write      integral   -1    'd1
#   xtn_delay  integral   65    'd0
#   xtn_type   addr_t     1     GOOD_XTN
# --------------------------------------
#
# UVM_INFO ../tb/ram_scoreboard.sv(172) @ 5160: uvm_test_top.ram_envh.sb[3] [MEM Write Function] Address = 037
# UVM_INFO ../tb/ram_scoreboard.sv(219) @ 5160: uvm_test_top.ram_envh.sb[3] [WRITE SB] write data
# --------------------------------------
# Name         Type       Size  Value
# --------------------------------------
# data_sent    write_xtn  -     @2921
#   data       integral   64    'd28
#   address    integral   12    'd55
#   write      integral   -1    'd1
#   xtn_delay  integral   65    'd0
#   xtn_type   addr_t     1     GOOD_XTN
# --------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(98) @ 5270: uvm_test_top.ram_envh.wagt_top[3].agnth.drvh [RAM_WR_DRIVER] printing from driver
#  ----------------------------------------------------------------------------------------------------------
# Name                           Type       Size  Value
# ----------------------------------------------------------------------------------------------------------
# req                            write_xtn  -     @2933
#   begin_time                   time       64    5270
#   depth                        int        32    'd2
#   parent sequence (name)       string     12    single_wxtns
#   parent sequence (full name)  string     58    uvm_test_top.ram_envh.wagt_top[3].agnth.seqrh.single_wxtns
#   sequencer                    string     45    uvm_test_top.ram_envh.wagt_top[3].agnth.seqrh
#   data                         integral   64    'd83
#   address                      integral   12    'd55
#   write                        integral   -1    'd0
#   xtn_delay                    integral   65    'd8425655542079637730
#   xtn_type                     addr_t     1     GOOD_XTN
# ----------------------------------------------------------------------------------------------------------
#
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(98) @ 5430: uvm_test_top.ram_envh.wagt_top[3].agnth.drvh [RAM_WR_DRIVER] printing from driver
#  ----------------------------------------------------------------------------------------------------------
# Name                           Type       Size  Value
# ----------------------------------------------------------------------------------------------------------
# req                            write_xtn  -     @2937
#   begin_time                   time       64    5430
#   depth                        int        32    'd2
#   parent sequence (name)       string     12    single_wxtns
#   parent sequence (full name)  string     58    uvm_test_top.ram_envh.wagt_top[3].agnth.seqrh.single_wxtns
#   sequencer                    string     45    uvm_test_top.ram_envh.wagt_top[3].agnth.seqrh
#   data                         integral   64    'd28
#   address                      integral   12    'd55
#   write                        integral   -1    'd1
#   xtn_delay                    integral   65    'd8391247362404751260
#   xtn_type                     addr_t     1     GOOD_XTN
# ----------------------------------------------------------------------------------------------------------
#
# UVM_INFO ../wr_agt_top/ram_wr_monitor.sv(104) @ 5480: uvm_test_top.ram_envh.wagt_top[3].agnth.monh [RAM_WR_MONITOR] printing from monitor
#  --------------------------------------
# Name         Type       Size  Value
# --------------------------------------
# data_sent    write_xtn  -     @2929
#   data       integral   64    'd28
#   address    integral   12    'd55
#   write      integral   -1    'd1
#   xtn_delay  integral   65    'd0
#   xtn_type   addr_t     1     GOOD_XTN
# --------------------------------------
#
# UVM_INFO ../tb/ram_scoreboard.sv(172) @ 5480: uvm_test_top.ram_envh.sb[3] [MEM Write Function] Address = 037
# UVM_INFO ../tb/ram_scoreboard.sv(219) @ 5480: uvm_test_top.ram_envh.sb[3] [WRITE SB] write data
# --------------------------------------
# Name         Type       Size  Value
# --------------------------------------
# data_sent    write_xtn  -     @2929
#   data       integral   64    'd28
#   address    integral   12    'd55
#   write      integral   -1    'd1
#   xtn_delay  integral   65    'd0
#   xtn_type   addr_t     1     GOOD_XTN
# --------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(98) @ 5590: uvm_test_top.ram_envh.wagt_top[3].agnth.drvh [RAM_WR_DRIVER] printing from driver
#  ----------------------------------------------------------------------------------------------------------
# Name                           Type       Size  Value
# ----------------------------------------------------------------------------------------------------------
# req                            write_xtn  -     @2945
#   begin_time                   time       64    5590
#   depth                        int        32    'd2
#   parent sequence (name)       string     12    single_wxtns
#   parent sequence (full name)  string     58    uvm_test_top.ram_envh.wagt_top[3].agnth.seqrh.single_wxtns
#   sequencer                    string     45    uvm_test_top.ram_envh.wagt_top[3].agnth.seqrh
#   data                         integral   64    'd47
#   address                      integral   12    'd55
#   write                        integral   -1    'd0
#   xtn_delay                    integral   65    'd8774152966123451147
#   xtn_type                     addr_t     1     GOOD_XTN
# ----------------------------------------------------------------------------------------------------------
#
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(98) @ 5750: uvm_test_top.ram_envh.wagt_top[3].agnth.drvh [RAM_WR_DRIVER] printing from driver
#  ----------------------------------------------------------------------------------------------------------
# Name                           Type       Size  Value
# ----------------------------------------------------------------------------------------------------------
# req                            write_xtn  -     @2949
#   begin_time                   time       64    5750
#   depth                        int        32    'd2
#   parent sequence (name)       string     12    single_wxtns
#   parent sequence (full name)  string     58    uvm_test_top.ram_envh.wagt_top[3].agnth.seqrh.single_wxtns
#   sequencer                    string     45    uvm_test_top.ram_envh.wagt_top[3].agnth.seqrh
#   data                         integral   64    'd32
#   address                      integral   12    'd55
#   write                        integral   -1    'd1
#   xtn_delay                    integral   65    'd6789860886456118482
#   xtn_type                     addr_t     1     GOOD_XTN
# ----------------------------------------------------------------------------------------------------------
#
# UVM_INFO ../wr_agt_top/ram_wr_monitor.sv(104) @ 5800: uvm_test_top.ram_envh.wagt_top[3].agnth.monh [RAM_WR_MONITOR] printing from monitor
#  --------------------------------------
# Name         Type       Size  Value
# --------------------------------------
# data_sent    write_xtn  -     @2941
#   data       integral   64    'd32
#   address    integral   12    'd55
#   write      integral   -1    'd1
#   xtn_delay  integral   65    'd0
#   xtn_type   addr_t     1     GOOD_XTN
# --------------------------------------
#
# UVM_INFO ../tb/ram_scoreboard.sv(172) @ 5800: uvm_test_top.ram_envh.sb[3] [MEM Write Function] Address = 037
# UVM_INFO ../tb/ram_scoreboard.sv(219) @ 5800: uvm_test_top.ram_envh.sb[3] [WRITE SB] write data
# --------------------------------------
# Name         Type       Size  Value
# --------------------------------------
# data_sent    write_xtn  -     @2941
#   data       integral   64    'd32
#   address    integral   12    'd55
#   write      integral   -1    'd1
#   xtn_delay  integral   65    'd0
#   xtn_type   addr_t     1     GOOD_XTN
# --------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(98) @ 5910: uvm_test_top.ram_envh.wagt_top[3].agnth.drvh [RAM_WR_DRIVER] printing from driver
#  ----------------------------------------------------------------------------------------------------------
# Name                           Type       Size  Value
# ----------------------------------------------------------------------------------------------------------
# req                            write_xtn  -     @2957
#   begin_time                   time       64    5910
#   depth                        int        32    'd2
#   parent sequence (name)       string     12    single_wxtns
#   parent sequence (full name)  string     58    uvm_test_top.ram_envh.wagt_top[3].agnth.seqrh.single_wxtns
#   sequencer                    string     45    uvm_test_top.ram_envh.wagt_top[3].agnth.seqrh
#   data                         integral   64    'd36
#   address                      integral   12    'd55
#   write                        integral   -1    'd0
#   xtn_delay                    integral   65    'd15951763325189742578
#   xtn_type                     addr_t     1     GOOD_XTN
# ----------------------------------------------------------------------------------------------------------
#
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(98) @ 6070: uvm_test_top.ram_envh.wagt_top[3].agnth.drvh [RAM_WR_DRIVER] printing from driver
#  ----------------------------------------------------------------------------------------------------------
# Name                           Type       Size  Value
# ----------------------------------------------------------------------------------------------------------
# req                            write_xtn  -     @2961
#   begin_time                   time       64    6070
#   depth                        int        32    'd2
#   parent sequence (name)       string     12    single_wxtns
#   parent sequence (full name)  string     58    uvm_test_top.ram_envh.wagt_top[3].agnth.seqrh.single_wxtns
#   sequencer                    string     45    uvm_test_top.ram_envh.wagt_top[3].agnth.seqrh
#   data                         integral   64    'd44
#   address                      integral   12    'd55
#   write                        integral   -1    'd1
#   xtn_delay                    integral   65    'd8123222334299971506
#   xtn_type                     addr_t     1     GOOD_XTN
# ----------------------------------------------------------------------------------------------------------
#
# UVM_INFO ../wr_agt_top/ram_wr_monitor.sv(104) @ 6120: uvm_test_top.ram_envh.wagt_top[3].agnth.monh [RAM_WR_MONITOR] printing from monitor
#  --------------------------------------
# Name         Type       Size  Value
# --------------------------------------
# data_sent    write_xtn  -     @2953
#   data       integral   64    'd44
#   address    integral   12    'd55
#   write      integral   -1    'd1
#   xtn_delay  integral   65    'd0
#   xtn_type   addr_t     1     GOOD_XTN
# --------------------------------------
#
# UVM_INFO ../tb/ram_scoreboard.sv(172) @ 6120: uvm_test_top.ram_envh.sb[3] [MEM Write Function] Address = 037
# UVM_INFO ../tb/ram_scoreboard.sv(219) @ 6120: uvm_test_top.ram_envh.sb[3] [WRITE SB] write data
# --------------------------------------
# Name         Type       Size  Value
# --------------------------------------
# data_sent    write_xtn  -     @2953
#   data       integral   64    'd44
#   address    integral   12    'd55
#   write      integral   -1    'd1
#   xtn_delay  integral   65    'd0
#   xtn_type   addr_t     1     GOOD_XTN
# --------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(98) @ 6230: uvm_test_top.ram_envh.wagt_top[3].agnth.drvh [RAM_WR_DRIVER] printing from driver
#  ----------------------------------------------------------------------------------------------------------
# Name                           Type       Size  Value
# ----------------------------------------------------------------------------------------------------------
# req                            write_xtn  -     @2969
#   begin_time                   time       64    6230
#   depth                        int        32    'd2
#   parent sequence (name)       string     12    single_wxtns
#   parent sequence (full name)  string     58    uvm_test_top.ram_envh.wagt_top[3].agnth.seqrh.single_wxtns
#   sequencer                    string     45    uvm_test_top.ram_envh.wagt_top[3].agnth.seqrh
#   data                         integral   64    'd82
#   address                      integral   12    'd55
#   write                        integral   -1    'd0
#   xtn_delay                    integral   65    'd16116125152549155580
#   xtn_type                     addr_t     1     GOOD_XTN
# ----------------------------------------------------------------------------------------------------------
#
# UVM_INFO ../rd_agt_top/ram_rd_driver.sv(98) @ 6390: uvm_test_top.ram_envh.ragt_top[0].agnth.drvh [RAM_RD_DRIVER] printing from driver
#  ---------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value
# ---------------------------------------------------------------------------------------------------------
# req                            read_xtn  -     @2974
#   begin_time                   time      64    6390
#   depth                        int       32    'd2
#   parent sequence (name)       string    12    single_rxtns
#   parent sequence (full name)  string    58    uvm_test_top.ram_envh.ragt_top[0].agnth.seqrh.single_rxtns
#   sequencer                    string    45    uvm_test_top.ram_envh.ragt_top[0].agnth.seqrh
#   data                         integral  64    13853391633231433855
#   address                      integral  12    'd55
#   read                         integral  -1    'd1
#   xtn_delay                    integral  65    'd2594315063251229744
#   xtn_type                     addr_t    1     GOOD_XTN
# ---------------------------------------------------------------------------------------------------------
#
# UVM_INFO ../rd_agt_top/ram_rd_monitor.sv(108) @ 6540: uvm_test_top.ram_envh.ragt_top[0].agnth.monh [RAM_RD_MONITOR] printing from monitor
#  -------------------------------------
# Name         Type      Size  Value
# -------------------------------------
# data_sent    read_xtn  -     @2492
#   data       integral  64    'd34
#   address    integral  12    'd55
#   read       integral  -1    'd1
#   xtn_delay  integral  65    'd0
#   xtn_type   addr_t    1     GOOD_XTN
# -------------------------------------
#
# UVM_INFO ../tb/ram_scoreboard.sv(231) @ 6540: uvm_test_top.ram_envh.sb[0] [READ SB] read data
# -------------------------------------
# Name         Type      Size  Value
# -------------------------------------
# data_sent    read_xtn  -     @2492
#   data       integral  64    'd34
#   address    integral  12    'd55
#   read       integral  -1    'd1
#   xtn_delay  integral  65    'd0
#   xtn_type   addr_t    1     GOOD_XTN
# -------------------------------------
# UVM_INFO ../tb/ram_scoreboard.sv(190) @ 6540: uvm_test_top.ram_envh.sb[0] [MEM Function] Address = 037
# UVM_INFO ../tb/ram_scoreboard.sv(252) @ 6540: uvm_test_top.ram_envh.sb[0] [ram_scoreboard] Scoreboard - Data Match successful
# UVM_INFO ../rd_agt_top/ram_rd_driver.sv(98) @ 6630: uvm_test_top.ram_envh.ragt_top[0].agnth.drvh [RAM_RD_DRIVER] printing from driver
#  ---------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value
# ---------------------------------------------------------------------------------------------------------
# req                            read_xtn  -     @2987
#   begin_time                   time      64    6630
#   depth                        int       32    'd2
#   parent sequence (name)       string    12    single_rxtns
#   parent sequence (full name)  string    58    uvm_test_top.ram_envh.ragt_top[0].agnth.seqrh.single_rxtns
#   sequencer                    string    45    uvm_test_top.ram_envh.ragt_top[0].agnth.seqrh
#   data                         integral  64    18335627164600303752
#   address                      integral  12    'd55
#   read                         integral  -1    'd1
#   xtn_delay                    integral  65    'd2140884568316689328
#   xtn_type                     addr_t    1     GOOD_XTN
# ---------------------------------------------------------------------------------------------------------
#
# UVM_INFO ../rd_agt_top/ram_rd_monitor.sv(108) @ 6780: uvm_test_top.ram_envh.ragt_top[0].agnth.monh [RAM_RD_MONITOR] printing from monitor
#  -------------------------------------
# Name         Type      Size  Value
# -------------------------------------
# data_sent    read_xtn  -     @2978
#   data       integral  64    'd34
#   address    integral  12    'd55
#   read       integral  -1    'd1
#   xtn_delay  integral  65    'd0
#   xtn_type   addr_t    1     GOOD_XTN
# -------------------------------------
#
# UVM_INFO ../tb/ram_scoreboard.sv(231) @ 6780: uvm_test_top.ram_envh.sb[0] [READ SB] read data
# -------------------------------------
# Name         Type      Size  Value
# -------------------------------------
# data_sent    read_xtn  -     @2978
#   data       integral  64    'd34
#   address    integral  12    'd55
#   read       integral  -1    'd1
#   xtn_delay  integral  65    'd0
#   xtn_type   addr_t    1     GOOD_XTN
# -------------------------------------
# UVM_INFO ../tb/ram_scoreboard.sv(190) @ 6780: uvm_test_top.ram_envh.sb[0] [MEM Function] Address = 037
# UVM_INFO ../tb/ram_scoreboard.sv(252) @ 6780: uvm_test_top.ram_envh.sb[0] [ram_scoreboard] Scoreboard - Data Match successful
# UVM_INFO ../rd_agt_top/ram_rd_driver.sv(98) @ 6870: uvm_test_top.ram_envh.ragt_top[0].agnth.drvh [RAM_RD_DRIVER] printing from driver
#  ---------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value
# ---------------------------------------------------------------------------------------------------------
# req                            read_xtn  -     @2999
#   begin_time                   time      64    6870
#   depth                        int       32    'd2
#   parent sequence (name)       string    12    single_rxtns
#   parent sequence (full name)  string    58    uvm_test_top.ram_envh.ragt_top[0].agnth.seqrh.single_rxtns
#   sequencer                    string    45    uvm_test_top.ram_envh.ragt_top[0].agnth.seqrh
#   data                         integral  64    16998828508043045153
#   address                      integral  12    'd55
#   read                         integral  -1    'd0
#   xtn_delay                    integral  65    'd14970999712151792257
#   xtn_type                     addr_t    1     GOOD_XTN
# ---------------------------------------------------------------------------------------------------------
