#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jul 11 18:54:27 2022
# Process ID: 13592
# Current directory: C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.runs/synth_1/top.vds
# Journal file: C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 34108 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 432.809 ; gain = 97.602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'textlcd' [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/textlcd.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/textlcd.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/textlcd.v:262]
WARNING: [Synth 8-567] referenced signal 'resetn' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/textlcd.v:224]
WARNING: [Synth 8-567] referenced signal 'mode_pwron' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/textlcd.v:224]
WARNING: [Synth 8-567] referenced signal 'mode_fnset' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/textlcd.v:224]
WARNING: [Synth 8-567] referenced signal 'mode_onoff' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/textlcd.v:224]
WARNING: [Synth 8-567] referenced signal 'mode_entr1' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/textlcd.v:224]
WARNING: [Synth 8-567] referenced signal 'mode_entr2' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/textlcd.v:224]
WARNING: [Synth 8-567] referenced signal 'mode_entr3' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/textlcd.v:224]
WARNING: [Synth 8-567] referenced signal 'mode_seta1' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/textlcd.v:224]
WARNING: [Synth 8-567] referenced signal 'mode_wr1st' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/textlcd.v:224]
WARNING: [Synth 8-567] referenced signal 'mode_seta2' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/textlcd.v:224]
WARNING: [Synth 8-567] referenced signal 'mode_wr2nd' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/textlcd.v:224]
WARNING: [Synth 8-567] referenced signal 'mode_delay' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/textlcd.v:224]
WARNING: [Synth 8-567] referenced signal 'mode_actcm' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/textlcd.v:224]
WARNING: [Synth 8-567] referenced signal 'reg_a' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/textlcd.v:224]
WARNING: [Synth 8-567] referenced signal 'reg_b' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/textlcd.v:224]
WARNING: [Synth 8-567] referenced signal 'reg_c' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/textlcd.v:224]
WARNING: [Synth 8-567] referenced signal 'reg_d' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/textlcd.v:224]
WARNING: [Synth 8-567] referenced signal 'reg_e' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/textlcd.v:224]
WARNING: [Synth 8-567] referenced signal 'reg_f' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/textlcd.v:224]
WARNING: [Synth 8-567] referenced signal 'reg_g' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/textlcd.v:224]
WARNING: [Synth 8-567] referenced signal 'reg_h' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/textlcd.v:224]
INFO: [Synth 8-6155] done synthesizing module 'textlcd' (1#1) [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/textlcd.v:97]
INFO: [Synth 8-6155] done synthesizing module 'top' (2#1) [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 488.816 ; gain = 153.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 488.816 ; gain = 153.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 488.816 ; gain = 153.609
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 833.238 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 833.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 833.238 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 833.238 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 833.238 ; gain = 498.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 833.238 ; gain = 498.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 833.238 ; gain = 498.031
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "count_lcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lcd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lcd_mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'set_data_reg' [C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.srcs/sources_1/new/textlcd.v:220]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 833.238 ; gain = 498.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	  17 Input     10 Bit        Muxes := 2     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module textlcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	  17 Input     10 Bit        Muxes := 2     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "utextlcd/lcd_mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "utextlcd/set_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "utextlcd/lcd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "utextlcd/count_lcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'utextlcd/count_lcd_reg[15]' (FDRE) to 'utextlcd/count_lcd_reg[14]'
INFO: [Synth 8-3886] merging instance 'utextlcd/count_lcd_reg[14]' (FDRE) to 'utextlcd/count_lcd_reg[13]'
INFO: [Synth 8-3886] merging instance 'utextlcd/count_lcd_reg[13]' (FDRE) to 'utextlcd/count_lcd_reg[12]'
INFO: [Synth 8-3886] merging instance 'utextlcd/count_lcd_reg[12]' (FDRE) to 'utextlcd/count_lcd_reg[11]'
INFO: [Synth 8-3886] merging instance 'utextlcd/count_lcd_reg[11]' (FDRE) to 'utextlcd/count_lcd_reg[10]'
INFO: [Synth 8-3886] merging instance 'utextlcd/count_lcd_reg[10]' (FDRE) to 'utextlcd/count_lcd_reg[9]'
INFO: [Synth 8-3886] merging instance 'utextlcd/count_lcd_reg[9]' (FDRE) to 'utextlcd/count_lcd_reg[8]'
INFO: [Synth 8-3886] merging instance 'utextlcd/count_lcd_reg[8]' (FDRE) to 'utextlcd/count_lcd_reg[7]'
INFO: [Synth 8-3886] merging instance 'utextlcd/count_lcd_reg[7]' (FDRE) to 'utextlcd/count_lcd_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\utextlcd/count_lcd_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\utextlcd/lcd_mode_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\utextlcd/set_data_reg[8] )
WARNING: [Synth 8-3332] Sequential element (utextlcd/set_data_reg[8]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 833.238 ; gain = 498.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 842.461 ; gain = 507.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 842.539 ; gain = 507.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 862.496 ; gain = 527.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 862.496 ; gain = 527.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 862.496 ; gain = 527.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 862.496 ; gain = 527.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 862.496 ; gain = 527.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 862.496 ; gain = 527.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 862.496 ; gain = 527.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     4|
|3     |LUT2 |     4|
|4     |LUT3 |     4|
|5     |LUT4 |    12|
|6     |LUT5 |    13|
|7     |LUT6 |    21|
|8     |FDRE |    21|
|9     |FDSE |     1|
|10    |LDC  |     9|
|11    |IBUF |     2|
|12    |OBUF |    11|
+------+-----+------+

Report Instance Areas: 
+------+-----------+--------+------+
|      |Instance   |Module  |Cells |
+------+-----------+--------+------+
|1     |top        |        |   103|
|2     |  utextlcd |textlcd |    89|
+------+-----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 862.496 ; gain = 527.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 862.496 ; gain = 182.867
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 862.496 ; gain = 527.289
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 868.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LDC => LDCE: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 868.789 ; gain = 545.684
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 868.789 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch_pl_TextLCD/ch_pl_TextLCD.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 11 18:54:50 2022...
