Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Nov 17 15:20:51 2024
| Host         : Gilo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Clock_Top_control_sets_placed.rpt
| Design       : Clock_Top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              61 |           15 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------+------------------+------------------+----------------+
|     Clock Signal     |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+--------------------+------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG |                    |                  |                1 |              1 |
|  S1/cout1            | S1/minh[3]_i_1_n_0 | BTNC_IBUF        |                1 |              4 |
|  S1/cout2            |                    | BTNC_IBUF        |                1 |              4 |
|  S1/cout2            | S1/hrh[3]_i_1_n_0  | BTNC_IBUF        |                1 |              4 |
|  T1/CLK              | S1/sh[3]_i_1_n_0   | BTNC_IBUF        |                2 |              4 |
|  S1/cout1            |                    | BTNC_IBUF        |                2 |              5 |
|  T1/CLK              |                    | BTNC_IBUF        |                1 |              5 |
|  CLK100MHZ_IBUF_BUFG |                    | BTNC_IBUF        |               11 |             47 |
+----------------------+--------------------+------------------+------------------+----------------+


