diff --git a/hw/kdrive/ati/ati_draw.c b/hw/kdrive/ati/ati_draw.c
index 32f57bd..ead133b 100644
--- a/hw/kdrive/ati/ati_draw.c
+++ b/hw/kdrive/ati/ati_draw.c
@@ -140,7 +140,7 @@ ATIDrawSetup(ScreenPtr pScreen)
 		OUT_REG(R128_REG_CONSTANT_COLOR_C, 0xff000000);
 		OUT_REG(R128_REG_WINDOW_XY_OFFSET, 0x00000000);
 		END_DMA();
-	} else {
+	} else if (!atic->is_r300) {
 		/* Setup for R100/R200 Composite */
 		BEGIN_DMA(8);
 		OUT_REG(RADEON_REG_RE_TOP_LEFT, 0);
@@ -161,12 +161,15 @@ ATIDrawSetup(ScreenPtr pScreen)
 			    RADEON_VTX_ST1_NONPARAMETRIC |
 			    RADEON_TEX1_W_ROUTING_USE_W0);
 			OUT_REG(RADEON_REG_RB3D_DSTCACHE_MODE, 
-				RADEON_RB2D_DC_2D_CACHE_AUTOFLUSH|
-				RADEON_RB2D_DC_3D_CACHE_AUTOFLUSH);
+				RADEON_RB3D_DC_2D_CACHE_AUTOFLUSH |
+				RADEON_RB3D_DC_3D_CACHE_AUTOFLUSH);
 			END_DMA();
 		} else {
-			BEGIN_DMA(16);
-			OUT_REG(R200_REG_SE_VAP_CNTL_STATUS, 0 /*RADEON_TCL_BYPASS*/);
+			BEGIN_DMA(18);
+			/* XXX: The 0 below should be RADEON_TCL_BYPASS on
+			 * RS300s.
+			 */
+			OUT_REG(R200_REG_SE_VAP_CNTL_STATUS, 0);
 			OUT_REG(R200_REG_PP_CNTL_X, 0);
 			OUT_REG(R200_REG_PP_TXMULTI_CTL_0, 0);
 			OUT_REG(R200_REG_SE_VTX_STATE_CNTL, 0);
@@ -179,6 +182,11 @@ ATIDrawSetup(ScreenPtr pScreen)
 			    R200_VAP_FORCE_W_TO_ONE |
 			    R200_VAP_VF_MAX_VTX_NUM);
 			OUT_REG(R200_REG_RE_AUX_SCISSOR_CNTL, 0);
+			OUT_REG(RADEON_REG_RB3D_DSTCACHE_MODE, 
+				RADEON_RB3D_DC_2D_CACHE_AUTOFLUSH |
+				RADEON_RB3D_DC_3D_CACHE_AUTOFLUSH |
+				R200_RB3D_DC_2D_CACHE_AUTOFREE |
+				R200_RB3D_DC_3D_CACHE_AUTOFREE);
 			END_DMA();
 		}
 	}
@@ -191,8 +199,7 @@ RadeonSwitchTo2D(ATIScreenInfo *atis)
 
 	ENTER_DRAW(0);
 	BEGIN_DMA(4);
-	OUT_REG(RADEON_REG_RB2D_DSTCACHE_CTLSTAT,
-		RADEON_RB2D_DC_FLUSH);
+	OUT_REG(RADEON_REG_RB3D_DSTCACHE_CTLSTAT, RADEON_RB3D_DC_FLUSH);
 	OUT_REG(ATI_REG_WAIT_UNTIL,
 	    RADEON_WAIT_HOST_IDLECLEAN | RADEON_WAIT_3D_IDLECLEAN);
 	END_DMA();
@@ -206,8 +213,7 @@ RadeonSwitchTo3D(ATIScreenInfo *atis)
 
 	ENTER_DRAW(0);
 	BEGIN_DMA(4);
-	OUT_REG(RADEON_REG_RB2D_DSTCACHE_CTLSTAT,
-		RADEON_RB2D_DC_FLUSH);
+	OUT_REG(RADEON_REG_RB3D_DSTCACHE_CTLSTAT, RADEON_RB3D_DC_FLUSH);
 	OUT_REG(ATI_REG_WAIT_UNTIL,
 	    RADEON_WAIT_HOST_IDLECLEAN | RADEON_WAIT_2D_IDLECLEAN);
 	END_DMA();
@@ -600,8 +606,7 @@ ATIUploadToScreen(PixmapPtr pDst, char *src, int src_pitch)
 	 */
 	if (atic->is_radeon) {
 		BEGIN_DMA(4);
-		OUT_REG(RADEON_REG_RB2D_DSTCACHE_CTLSTAT,
-		    RADEON_RB2D_DC_FLUSH_ALL);
+		OUT_REG(RADEON_REG_RB3D_DSTCACHE_CTLSTAT, RADEON_RB3D_DC_FLUSH);
 		OUT_REG(ATI_REG_WAIT_UNTIL,
 		    RADEON_WAIT_2D_IDLECLEAN |
 		    RADEON_WAIT_3D_IDLECLEAN |
@@ -641,8 +646,8 @@ ATIUploadToScreen(PixmapPtr pDst, char *src, int src_pitch)
 
 	if (atic->is_radeon) {
 		BEGIN_DMA(4);
-		OUT_REG(RADEON_REG_RB2D_DSTCACHE_CTLSTAT,
-		    RADEON_RB2D_DC_FLUSH_ALL);
+		OUT_REG(RADEON_REG_RB3D_DSTCACHE_CTLSTAT,
+		    RADEON_RB3D_DC_FLUSH_ALL);
 		OUT_REG(ATI_REG_WAIT_UNTIL,
 		    RADEON_WAIT_2D_IDLECLEAN |
 		    RADEON_WAIT_HOST_IDLECLEAN);
@@ -716,9 +721,10 @@ ATIUploadToScratch(PixmapPtr pSrc, PixmapPtr pDst)
 
 	/* Flush the pixel cache */
 	if (atic->is_radeon) {
-		BEGIN_DMA(2);
-		OUT_REG(RADEON_REG_RB2D_DSTCACHE_CTLSTAT,
-		    RADEON_RB2D_DC_FLUSH_ALL);
+		BEGIN_DMA(4);
+		OUT_REG(RADEON_REG_RB3D_DSTCACHE_CTLSTAT,
+		    RADEON_RB3D_DC_FLUSH_ALL);
+		OUT_REG(ATI_REG_WAIT_UNTIL, RADEON_WAIT_HOST_IDLECLEAN);
 		END_DMA();
 	} else {
 		BEGIN_DMA(2);
@@ -830,7 +836,6 @@ ATIDrawEnable(ScreenPtr pScreen)
 	atis->kaa.UploadToScreen = NULL;
     	atis->kaa.UploadToScratch = NULL;
 
-#if 1
 	/* We can't dispatch 3d commands in PIO mode. */
 	if (!atis->using_pio) {
 		if (!atic->is_radeon) {
@@ -876,7 +881,6 @@ ATIDrawEnable(ScreenPtr pScreen)
 		atis->scratch_next = atis->scratch_area->offset;
 		atis->kaa.UploadToScratch = ATIUploadToScratch;
 	}
-#endif
 
 	KdMarkSync(pScreen);
 }
