use arcstr::ArcStr;
use rust_decimal_macros::dec;
use serde::{Deserialize, Serialize};
use substrate::schematic::*;

use substrate::block::AnalogIo;
use substrate::pdk::Pdk;
use substrate::{block::Block, schematic::HasSchematic};

#[derive(Debug, Default, Clone)]
pub struct ResistorIo {
    pub p: InOut<Signal>,
    pub n: InOut<Signal>,
}

#[derive(Debug, Default, Clone)]
pub struct PowerIo {
    vdd: InOut<Signal>,
    vss: InOut<Signal>,
}

#[derive(Debug, Default, Clone)]
pub struct VdividerIo {
    pub pwr: PowerIo,
    pub out: Output<Signal>,
}

// AUTOGENERATED CODE BEGIN
/* RESISTOR IO */
impl AnalogIo for ResistorIo {}
impl FlatLen for ResistorIo {
    fn len(&self) -> usize {
        self.p.len() + self.n.len()
    }
}
impl Flatten<Direction> for ResistorIo {
    fn flatten(&self) -> Vec<Direction> {
        [self.p.flatten(), self.n.flatten()]
            .into_iter()
            .flatten()
            .collect()
    }
}
impl HardwareType for ResistorIo {
    type Data = ResistorIoData;
    fn instantiate<'n>(&self, ids: &'n [Node]) -> (Self::Data, &'n [Node]) {
        let (p, ids) = self.p.instantiate(ids);
        let (n, ids) = self.n.instantiate(ids);
        (Self::Data { p, n }, ids)
    }
}
pub struct ResistorIoData {
    pub p: <InOut<Signal> as HardwareType>::Data,
    pub n: <InOut<Signal> as HardwareType>::Data,
}
impl FlatLen for ResistorIoData {
    fn len(&self) -> usize {
        self.p.len() + self.n.len()
    }
}
impl Flatten<Node> for ResistorIoData {
    fn flatten(&self) -> Vec<Node> {
        [self.p.flatten(), self.n.flatten()]
            .into_iter()
            .flatten()
            .collect()
    }
}

/* POWER IO */
impl AnalogIo for PowerIo {}
impl FlatLen for PowerIo {
    fn len(&self) -> usize {
        self.vdd.len() + self.vss.len()
    }
}
impl Flatten<Direction> for PowerIo {
    fn flatten(&self) -> Vec<Direction> {
        [self.vdd.flatten(), self.vss.flatten()]
            .into_iter()
            .flatten()
            .collect()
    }
}
impl HardwareType for PowerIo {
    type Data = PowerIoData;
    fn instantiate<'n>(&self, ids: &'n [Node]) -> (Self::Data, &'n [Node]) {
        let (vdd, ids) = self.vdd.instantiate(ids);
        let (vss, ids) = self.vss.instantiate(ids);
        (Self::Data { vdd, vss }, ids)
    }
}
pub struct PowerIoData {
    pub vdd: <InOut<Signal> as HardwareType>::Data,
    pub vss: <InOut<Signal> as HardwareType>::Data,
}
impl FlatLen for PowerIoData {
    fn len(&self) -> usize {
        self.vdd.len() + self.vss.len()
    }
}
impl Flatten<Node> for PowerIoData {
    fn flatten(&self) -> Vec<Node> {
        [self.vdd.flatten(), self.vss.flatten()]
            .into_iter()
            .flatten()
            .collect()
    }
}

/* VDIVIDER IO */
impl AnalogIo for VdividerIo {}
impl FlatLen for VdividerIo {
    fn len(&self) -> usize {
        self.pwr.len() + self.out.len()
    }
}
impl Flatten<Direction> for VdividerIo {
    fn flatten(&self) -> Vec<Direction> {
        [self.pwr.flatten(), self.out.flatten()]
            .into_iter()
            .flatten()
            .collect()
    }
}
impl HardwareType for VdividerIo {
    type Data = VdividerIoData;
    fn instantiate<'n>(&self, ids: &'n [Node]) -> (Self::Data, &'n [Node]) {
        let (pwr, ids) = self.pwr.instantiate(ids);
        let (out, ids) = self.out.instantiate(ids);
        (Self::Data { pwr, out }, ids)
    }
}
pub struct VdividerIoData {
    pub pwr: <PowerIo as HardwareType>::Data,
    pub out: <Output<Signal> as HardwareType>::Data,
}
impl FlatLen for VdividerIoData {
    fn len(&self) -> usize {
        self.pwr.len() + self.out.len()
    }
}
impl Flatten<Node> for VdividerIoData {
    fn flatten(&self) -> Vec<Node> {
        [self.pwr.flatten(), self.out.flatten()]
            .into_iter()
            .flatten()
            .collect()
    }
}
// AUTOGENERATED CODE END

#[derive(Clone, Copy, Hash, PartialEq, Eq, Serialize, Deserialize)]
pub struct Resistor {
    pub r: usize,
}

#[derive(Clone, Copy, Hash, PartialEq, Eq, Serialize, Deserialize)]
pub struct Vdivider {
    pub r1: Resistor,
    pub r2: Resistor,
}

impl Block for Resistor {
    type Io = ResistorIo;

    fn id() -> ArcStr {
        arcstr::literal!("resistor")
    }

    fn name(&self) -> ArcStr {
        arcstr::format!("resistor_{}", self.r)
    }

    fn io(&self) -> Self::Io {
        Default::default()
    }
}

impl Block for Vdivider {
    type Io = VdividerIo;

    fn id() -> ArcStr {
        arcstr::literal!("vdivider")
    }

    fn name(&self) -> ArcStr {
        arcstr::format!("vdivider_{}_{}", self.r1.name(), self.r2.name())
    }

    fn io(&self) -> Self::Io {
        Default::default()
    }
}

impl HasSchematic for Resistor {
    type Data = ();
}

impl HasSchematic for Vdivider {
    type Data = ();
}

impl<PDK: Pdk> HasSchematicImpl<PDK> for Resistor {
    fn schematic(
        &self,
        io: ResistorIoData,
        cell: &mut CellBuilder<PDK, Self>,
    ) -> substrate::error::Result<Self::Data> {
        cell.add_primitive(PrimitiveDevice::Res2 {
            pos: *io.p,
            neg: *io.n,
            value: dec!(1000),
        });
        Ok(())
    }
}

impl<PDK: Pdk> HasSchematicImpl<PDK> for Vdivider {
    fn schematic(
        &self,
        io: VdividerIoData,
        cell: &mut CellBuilder<PDK, Self>,
    ) -> substrate::error::Result<Self::Data> {
        let r1 = cell.instantiate(self.r1);
        let r2 = cell.instantiate(self.r2);

        cell.connect(io.pwr.vdd, r1.io.p);
        cell.connect(io.out, r1.io.n);
        cell.connect(io.out, r2.io.p);
        cell.connect(io.pwr.vss, r2.io.n);
        Ok(())
    }
}
