

================================================================
== Vitis HLS Report for 'mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6'
================================================================
* Date:           Mon Mar 11 09:37:58 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_gemm_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  13.277 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      262|      262|  5.240 us|  5.240 us|  262|  262|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_65_5_VITIS_LOOP_66_6  |      260|      260|         6|          1|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 13.2>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 13 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 14 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc62"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [gemm_no_taffoin2.c:65]   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.90ns)   --->   "%icmp_ln65 = icmp_eq  i9 %indvar_flatten_load, i9 256" [gemm_no_taffoin2.c:65]   --->   Operation 18 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.35ns)   --->   "%add_ln65 = add i9 %indvar_flatten_load, i9 1" [gemm_no_taffoin2.c:65]   --->   Operation 19 'add' 'add_ln65' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %for.inc65, void %for.inc88.15.preheader.exitStub" [gemm_no_taffoin2.c:65]   --->   Operation 20 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [gemm_no_taffoin2.c:66]   --->   Operation 21 'load' 'j_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [gemm_no_taffoin2.c:65]   --->   Operation 22 'load' 'i_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.87ns)   --->   "%icmp_ln66 = icmp_eq  i5 %j_load, i5 16" [gemm_no_taffoin2.c:66]   --->   Operation 23 'icmp' 'icmp_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.62ns)   --->   "%select_ln65 = select i1 %icmp_ln66, i5 0, i5 %j_load" [gemm_no_taffoin2.c:65]   --->   Operation 24 'select' 'select_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.09ns)   --->   "%add_ln65_1 = add i5 %i_load, i5 1" [gemm_no_taffoin2.c:65]   --->   Operation 25 'add' 'add_ln65_1' <Predicate = (!icmp_ln65)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.62ns)   --->   "%select_ln65_1 = select i1 %icmp_ln66, i5 %add_ln65_1, i5 %i_load" [gemm_no_taffoin2.c:65]   --->   Operation 26 'select' 'select_ln65_1' <Predicate = (!icmp_ln65)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i5 %select_ln65_1" [gemm_no_taffoin2.c:65]   --->   Operation 27 'trunc' 'trunc_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_8 = trunc i5 %select_ln65" [gemm_no_taffoin2.c:65]   --->   Operation 28 'trunc' 'empty_8' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.01ns)   --->   "%add_ln67 = add i4 %empty_8, i4 2" [gemm_no_taffoin2.c:67]   --->   Operation 29 'add' 'add_ln67' <Predicate = (!icmp_ln65)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.22ns)   --->   "%mul_ln67 = mul i4 %add_ln67, i4 %trunc_ln65" [gemm_no_taffoin2.c:67]   --->   Operation 30 'mul' 'mul_ln67' <Predicate = (!icmp_ln65)> <Delay = 1.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i4 %mul_ln67" [gemm_no_taffoin2.c:67]   --->   Operation 31 'zext' 'zext_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (9.54ns)   --->   "%conv = sitofp i32 %zext_ln67" [gemm_no_taffoin2.c:67]   --->   Operation 32 'sitofp' 'conv' <Predicate = (!icmp_ln65)> <Delay = 9.54> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 9.54> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.48ns)   --->   "%switch_ln67 = switch i4 %empty_8, void %arrayidx61.case.15, i4 0, void %arrayidx61.case.0, i4 1, void %arrayidx61.case.1, i4 2, void %arrayidx61.case.2, i4 3, void %arrayidx61.case.3, i4 4, void %arrayidx61.case.4, i4 5, void %arrayidx61.case.5, i4 6, void %arrayidx61.case.6, i4 7, void %arrayidx61.case.7, i4 8, void %arrayidx61.case.8, i4 9, void %arrayidx61.case.9, i4 10, void %arrayidx61.case.10, i4 11, void %arrayidx61.case.11, i4 12, void %arrayidx61.case.12, i4 13, void %arrayidx61.case.13, i4 14, void %arrayidx61.case.14" [gemm_no_taffoin2.c:67]   --->   Operation 33 'switch' 'switch_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.48>
ST_1 : Operation 34 [1/1] (1.09ns)   --->   "%add_ln66 = add i5 %select_ln65, i5 1" [gemm_no_taffoin2.c:66]   --->   Operation 34 'add' 'add_ln66' <Predicate = (!icmp_ln65)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.84ns)   --->   "%store_ln66 = store i9 %add_ln65, i9 %indvar_flatten" [gemm_no_taffoin2.c:66]   --->   Operation 35 'store' 'store_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.84>
ST_1 : Operation 36 [1/1] (0.84ns)   --->   "%store_ln66 = store i5 %select_ln65_1, i5 %i" [gemm_no_taffoin2.c:66]   --->   Operation 36 'store' 'store_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.84>
ST_1 : Operation 37 [1/1] (0.84ns)   --->   "%store_ln66 = store i5 %add_ln66, i5 %j" [gemm_no_taffoin2.c:66]   --->   Operation 37 'store' 'store_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.84>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.inc62" [gemm_no_taffoin2.c:66]   --->   Operation 38 'br' 'br_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 9.54>
ST_2 : Operation 39 [1/2] (9.54ns)   --->   "%conv = sitofp i32 %zext_ln67" [gemm_no_taffoin2.c:67]   --->   Operation 39 'sitofp' 'conv' <Predicate = true> <Delay = 9.54> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 9.54> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.46>
ST_3 : Operation 40 [2/2] (8.46ns)   --->   "%mul3 = fmul i32 %conv, i32 5" [gemm_no_taffoin2.c:67]   --->   Operation 40 'fmul' 'mul3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.46>
ST_4 : Operation 41 [1/2] (8.46ns)   --->   "%mul3 = fmul i32 %conv, i32 5" [gemm_no_taffoin2.c:67]   --->   Operation 41 'fmul' 'mul3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.46>
ST_5 : Operation 42 [2/2] (8.46ns)   --->   "%div = fmul i32 %mul3, i32 0.0625" [gemm_no_taffoin2.c:67]   --->   Operation 42 'fmul' 'div' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 97 'ret' 'ret_ln0' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 9.61>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_65_5_VITIS_LOOP_66_6_str"   --->   Operation 43 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i5 %select_ln65_1" [gemm_no_taffoin2.c:65]   --->   Operation 45 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [gemm_no_taffoin2.c:66]   --->   Operation 47 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/2] (8.46ns)   --->   "%div = fmul i32 %mul3, i32 0.0625" [gemm_no_taffoin2.c:67]   --->   Operation 48 'fmul' 'div' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%D_14_addr = getelementptr i32 %D_14, i64 0, i64 %zext_ln65" [gemm_no_taffoin2.c:67]   --->   Operation 49 'getelementptr' 'D_14_addr' <Predicate = (empty_8 == 14)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (1.14ns)   --->   "%store_ln67 = store i32 %div, i4 %D_14_addr" [gemm_no_taffoin2.c:67]   --->   Operation 50 'store' 'store_ln67' <Predicate = (empty_8 == 14)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx61.exit" [gemm_no_taffoin2.c:67]   --->   Operation 51 'br' 'br_ln67' <Predicate = (empty_8 == 14)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%D_13_addr = getelementptr i32 %D_13, i64 0, i64 %zext_ln65" [gemm_no_taffoin2.c:67]   --->   Operation 52 'getelementptr' 'D_13_addr' <Predicate = (empty_8 == 13)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (1.14ns)   --->   "%store_ln67 = store i32 %div, i4 %D_13_addr" [gemm_no_taffoin2.c:67]   --->   Operation 53 'store' 'store_ln67' <Predicate = (empty_8 == 13)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx61.exit" [gemm_no_taffoin2.c:67]   --->   Operation 54 'br' 'br_ln67' <Predicate = (empty_8 == 13)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%D_12_addr = getelementptr i32 %D_12, i64 0, i64 %zext_ln65" [gemm_no_taffoin2.c:67]   --->   Operation 55 'getelementptr' 'D_12_addr' <Predicate = (empty_8 == 12)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (1.14ns)   --->   "%store_ln67 = store i32 %div, i4 %D_12_addr" [gemm_no_taffoin2.c:67]   --->   Operation 56 'store' 'store_ln67' <Predicate = (empty_8 == 12)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx61.exit" [gemm_no_taffoin2.c:67]   --->   Operation 57 'br' 'br_ln67' <Predicate = (empty_8 == 12)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%D_11_addr = getelementptr i32 %D_11, i64 0, i64 %zext_ln65" [gemm_no_taffoin2.c:67]   --->   Operation 58 'getelementptr' 'D_11_addr' <Predicate = (empty_8 == 11)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (1.14ns)   --->   "%store_ln67 = store i32 %div, i4 %D_11_addr" [gemm_no_taffoin2.c:67]   --->   Operation 59 'store' 'store_ln67' <Predicate = (empty_8 == 11)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx61.exit" [gemm_no_taffoin2.c:67]   --->   Operation 60 'br' 'br_ln67' <Predicate = (empty_8 == 11)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%D_10_addr = getelementptr i32 %D_10, i64 0, i64 %zext_ln65" [gemm_no_taffoin2.c:67]   --->   Operation 61 'getelementptr' 'D_10_addr' <Predicate = (empty_8 == 10)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.14ns)   --->   "%store_ln67 = store i32 %div, i4 %D_10_addr" [gemm_no_taffoin2.c:67]   --->   Operation 62 'store' 'store_ln67' <Predicate = (empty_8 == 10)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx61.exit" [gemm_no_taffoin2.c:67]   --->   Operation 63 'br' 'br_ln67' <Predicate = (empty_8 == 10)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%D_9_addr = getelementptr i32 %D_9, i64 0, i64 %zext_ln65" [gemm_no_taffoin2.c:67]   --->   Operation 64 'getelementptr' 'D_9_addr' <Predicate = (empty_8 == 9)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.14ns)   --->   "%store_ln67 = store i32 %div, i4 %D_9_addr" [gemm_no_taffoin2.c:67]   --->   Operation 65 'store' 'store_ln67' <Predicate = (empty_8 == 9)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx61.exit" [gemm_no_taffoin2.c:67]   --->   Operation 66 'br' 'br_ln67' <Predicate = (empty_8 == 9)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%D_8_addr = getelementptr i32 %D_8, i64 0, i64 %zext_ln65" [gemm_no_taffoin2.c:67]   --->   Operation 67 'getelementptr' 'D_8_addr' <Predicate = (empty_8 == 8)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.14ns)   --->   "%store_ln67 = store i32 %div, i4 %D_8_addr" [gemm_no_taffoin2.c:67]   --->   Operation 68 'store' 'store_ln67' <Predicate = (empty_8 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx61.exit" [gemm_no_taffoin2.c:67]   --->   Operation 69 'br' 'br_ln67' <Predicate = (empty_8 == 8)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%D_7_addr = getelementptr i32 %D_7, i64 0, i64 %zext_ln65" [gemm_no_taffoin2.c:67]   --->   Operation 70 'getelementptr' 'D_7_addr' <Predicate = (empty_8 == 7)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (1.14ns)   --->   "%store_ln67 = store i32 %div, i4 %D_7_addr" [gemm_no_taffoin2.c:67]   --->   Operation 71 'store' 'store_ln67' <Predicate = (empty_8 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx61.exit" [gemm_no_taffoin2.c:67]   --->   Operation 72 'br' 'br_ln67' <Predicate = (empty_8 == 7)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%D_6_addr = getelementptr i32 %D_6, i64 0, i64 %zext_ln65" [gemm_no_taffoin2.c:67]   --->   Operation 73 'getelementptr' 'D_6_addr' <Predicate = (empty_8 == 6)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (1.14ns)   --->   "%store_ln67 = store i32 %div, i4 %D_6_addr" [gemm_no_taffoin2.c:67]   --->   Operation 74 'store' 'store_ln67' <Predicate = (empty_8 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx61.exit" [gemm_no_taffoin2.c:67]   --->   Operation 75 'br' 'br_ln67' <Predicate = (empty_8 == 6)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%D_5_addr = getelementptr i32 %D_5, i64 0, i64 %zext_ln65" [gemm_no_taffoin2.c:67]   --->   Operation 76 'getelementptr' 'D_5_addr' <Predicate = (empty_8 == 5)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.14ns)   --->   "%store_ln67 = store i32 %div, i4 %D_5_addr" [gemm_no_taffoin2.c:67]   --->   Operation 77 'store' 'store_ln67' <Predicate = (empty_8 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx61.exit" [gemm_no_taffoin2.c:67]   --->   Operation 78 'br' 'br_ln67' <Predicate = (empty_8 == 5)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%D_4_addr = getelementptr i32 %D_4, i64 0, i64 %zext_ln65" [gemm_no_taffoin2.c:67]   --->   Operation 79 'getelementptr' 'D_4_addr' <Predicate = (empty_8 == 4)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.14ns)   --->   "%store_ln67 = store i32 %div, i4 %D_4_addr" [gemm_no_taffoin2.c:67]   --->   Operation 80 'store' 'store_ln67' <Predicate = (empty_8 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx61.exit" [gemm_no_taffoin2.c:67]   --->   Operation 81 'br' 'br_ln67' <Predicate = (empty_8 == 4)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%D_3_addr = getelementptr i32 %D_3, i64 0, i64 %zext_ln65" [gemm_no_taffoin2.c:67]   --->   Operation 82 'getelementptr' 'D_3_addr' <Predicate = (empty_8 == 3)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.14ns)   --->   "%store_ln67 = store i32 %div, i4 %D_3_addr" [gemm_no_taffoin2.c:67]   --->   Operation 83 'store' 'store_ln67' <Predicate = (empty_8 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx61.exit" [gemm_no_taffoin2.c:67]   --->   Operation 84 'br' 'br_ln67' <Predicate = (empty_8 == 3)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%D_2_addr = getelementptr i32 %D_2, i64 0, i64 %zext_ln65" [gemm_no_taffoin2.c:67]   --->   Operation 85 'getelementptr' 'D_2_addr' <Predicate = (empty_8 == 2)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.14ns)   --->   "%store_ln67 = store i32 %div, i4 %D_2_addr" [gemm_no_taffoin2.c:67]   --->   Operation 86 'store' 'store_ln67' <Predicate = (empty_8 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx61.exit" [gemm_no_taffoin2.c:67]   --->   Operation 87 'br' 'br_ln67' <Predicate = (empty_8 == 2)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%D_1_addr = getelementptr i32 %D_1, i64 0, i64 %zext_ln65" [gemm_no_taffoin2.c:67]   --->   Operation 88 'getelementptr' 'D_1_addr' <Predicate = (empty_8 == 1)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.14ns)   --->   "%store_ln67 = store i32 %div, i4 %D_1_addr" [gemm_no_taffoin2.c:67]   --->   Operation 89 'store' 'store_ln67' <Predicate = (empty_8 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx61.exit" [gemm_no_taffoin2.c:67]   --->   Operation 90 'br' 'br_ln67' <Predicate = (empty_8 == 1)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i32 %D, i64 0, i64 %zext_ln65" [gemm_no_taffoin2.c:67]   --->   Operation 91 'getelementptr' 'D_addr' <Predicate = (empty_8 == 0)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.14ns)   --->   "%store_ln67 = store i32 %div, i4 %D_addr" [gemm_no_taffoin2.c:67]   --->   Operation 92 'store' 'store_ln67' <Predicate = (empty_8 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx61.exit" [gemm_no_taffoin2.c:67]   --->   Operation 93 'br' 'br_ln67' <Predicate = (empty_8 == 0)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%D_15_addr = getelementptr i32 %D_15, i64 0, i64 %zext_ln65" [gemm_no_taffoin2.c:67]   --->   Operation 94 'getelementptr' 'D_15_addr' <Predicate = (empty_8 == 15)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.14ns)   --->   "%store_ln67 = store i32 %div, i4 %D_15_addr" [gemm_no_taffoin2.c:67]   --->   Operation 95 'store' 'store_ln67' <Predicate = (empty_8 == 15)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx61.exit" [gemm_no_taffoin2.c:67]   --->   Operation 96 'br' 'br_ln67' <Predicate = (empty_8 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 13.3ns
The critical path consists of the following:
	'alloca' operation ('j') [17]  (0 ns)
	'load' operation ('j_load', gemm_no_taffoin2.c:66) on local variable 'j' [31]  (0 ns)
	'icmp' operation ('icmp_ln66', gemm_no_taffoin2.c:66) [35]  (0.871 ns)
	'select' operation ('select_ln65', gemm_no_taffoin2.c:65) [36]  (0.625 ns)
	'add' operation ('add_ln67', gemm_no_taffoin2.c:67) [44]  (1.01 ns)
	'mul' operation ('mul_ln67', gemm_no_taffoin2.c:67) [45]  (1.22 ns)
	'sitofp' operation ('conv', gemm_no_taffoin2.c:67) [47]  (9.55 ns)

 <State 2>: 9.55ns
The critical path consists of the following:
	'sitofp' operation ('conv', gemm_no_taffoin2.c:67) [47]  (9.55 ns)

 <State 3>: 8.46ns
The critical path consists of the following:
	'fmul' operation ('mul3', gemm_no_taffoin2.c:67) [48]  (8.46 ns)

 <State 4>: 8.46ns
The critical path consists of the following:
	'fmul' operation ('mul3', gemm_no_taffoin2.c:67) [48]  (8.46 ns)

 <State 5>: 8.46ns
The critical path consists of the following:
	'fmul' operation ('div', gemm_no_taffoin2.c:67) [49]  (8.46 ns)

 <State 6>: 9.61ns
The critical path consists of the following:
	'fmul' operation ('div', gemm_no_taffoin2.c:67) [49]  (8.46 ns)
	'store' operation ('store_ln67', gemm_no_taffoin2.c:67) of variable 'div', gemm_no_taffoin2.c:67 on array 'D_10' [69]  (1.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
