C:\src\github\bgercken\fpga_dev\elbert2\ch04\counter_verilog\counter.ngc 1649780410
OK
