#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000022f74b2b500 .scope module, "odd_parity_gen_tb" "odd_parity_gen_tb" 2 3;
 .timescale 0 0;
v0000022f74bb2960_0 .var "clk", 0 0;
v0000022f74bb2a00_0 .var "in", 0 0;
v0000022f74bb2aa0_0 .net "out", 0 0, v0000022f74b2beb0_0;  1 drivers
v0000022f74bb2b40_0 .var "rst", 0 0;
E_0000022f74bd6fc0 .event negedge, v0000022f74b29a60_0;
S_0000022f74b2b690 .scope module, "block" "odd_parity_gen" 2 6, 3 1 0, S_0000022f74b2b500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /OUTPUT 1 "out";
P_0000022f74bb3200 .param/l "S0" 0 3 4, +C4<00000000000000000000000000000000>;
P_0000022f74bb3238 .param/l "S1" 0 3 5, +C4<00000000000000000000000000000001>;
v0000022f74b29a60_0 .net "clk", 0 0, v0000022f74bb2960_0;  1 drivers
v0000022f74be90a0_0 .var "cur_state", 0 0;
v0000022f74bb3360_0 .net "in", 0 0, v0000022f74bb2a00_0;  1 drivers
v0000022f74b2be10_0 .var "next_state", 0 0;
v0000022f74b2beb0_0 .var "out", 0 0;
v0000022f74bb28c0_0 .net "rst", 0 0, v0000022f74bb2b40_0;  1 drivers
E_0000022f74bd7000 .event posedge, v0000022f74b29a60_0;
E_0000022f74bd7180 .event anyedge, v0000022f74bb3360_0, v0000022f74be90a0_0;
    .scope S_0000022f74b2b690;
T_0 ;
    %wait E_0000022f74bd7000;
    %load/vec4 v0000022f74bb28c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f74be90a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000022f74b2be10_0;
    %assign/vec4 v0000022f74be90a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000022f74b2b690;
T_1 ;
    %wait E_0000022f74bd7180;
    %load/vec4 v0000022f74be90a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74b2be10_0, 0, 1;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v0000022f74bb3360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f74b2be10_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74b2be10_0, 0, 1;
T_1.5 ;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v0000022f74bb3360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74b2be10_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f74b2be10_0, 0, 1;
T_1.7 ;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000022f74b2b690;
T_2 ;
    %wait E_0000022f74bd7000;
    %load/vec4 v0000022f74bb28c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f74b2beb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000022f74be90a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f74b2beb0_0, 0;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f74b2beb0_0, 0;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f74b2beb0_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000022f74b2b500;
T_3 ;
    %delay 1, 0;
    %load/vec4 v0000022f74bb2960_0;
    %inv;
    %store/vec4 v0000022f74bb2960_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000022f74b2b500;
T_4 ;
    %wait E_0000022f74bd6fc0;
    %vpi_call 2 8 "$display", "Time=%d reset=%b in=%b out=%b", $time, v0000022f74bb2b40_0, v0000022f74bb2a00_0, v0000022f74bb2aa0_0 {0 0 0};
    %jmp T_4;
    .thread T_4;
    .scope S_0000022f74b2b500;
T_5 ;
    %delay 100, 0;
    %vpi_call 2 10 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000022f74b2b500;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f74bb2960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f74bb2b40_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f74bb2b40_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f74bb2b40_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f74bb2b40_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f74bb2b40_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f74bb2b40_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f74bb2b40_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f74bb2b40_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f74bb2a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f74bb2b40_0, 0, 1;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\A3Q2_odd_parity_gen_tb.v";
    "./A3Q2_odd_parity_gen.v";
