============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:00:11 pm
  Module:                 alu_WIDTH8
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (31 ps) Setup Check with Pin out/q_reg[7]/CK->D
          Group: clock
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clock
       Endpoint: (F) out/q_reg[7]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     393                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=      31                  

#------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  state_reg[2]/CK                       -       -      R     (arrival)        32    -     0     0       0    (-,-) 
  state_reg[2]/Q                        -       CK->Q  F     DFFRHQX1LVT       6  8.4    37    50      50    (-,-) 
  g2__5107/Y                            -       AN->Y  F     NAND2BX4LVT       3  7.8    25    28      79    (-,-) 
  g576__2398/Y                          -       B->Y   R     NOR2X8LVT        11 16.5    26    18      97    (-,-) 
  sub_103_37_Y_add_102_37_g2__2802/Y    -       B->Y   F     CLKXOR2X1LVT      2  3.8    19    32     128    (-,-) 
  sub_103_37_Y_add_102_37_g261__7410/Y  -       B->Y   R     NAND2X1LVT        2  5.1    32    20     148    (-,-) 
  sub_103_37_Y_add_102_37_g240__6783/Y  -       B0->Y  F     OAI21X4LVT        3  4.7    21    17     165    (-,-) 
  sub_103_37_Y_add_102_37_g238__8428/Y  -       A1->Y  R     AOI21X1LVT        1  2.8    35    23     188    (-,-) 
  sub_103_37_Y_add_102_37_g235__5107/Y  -       A1->Y  F     OAI21X2LVT        2  3.3    24    17     205    (-,-) 
  sub_103_37_Y_add_102_37_g274__1617/Y  -       A1N->Y F     OAI2BB1X1LVT      2  3.3    30    26     231    (-,-) 
  sub_103_37_Y_add_102_37_g230__6417/Y  -       A1N->Y F     OAI2BB1X1LVT      1  2.8    26    25     256    (-,-) 
  sub_103_37_Y_add_102_37_g229__7410/CO -       A->CO  F     ADDFX1LVT         1  2.2    14    33     289    (-,-) 
  sub_103_37_Y_add_102_37_g228__1666/Y  -       B->Y   F     XNOR2X1LVT        1  2.1    12    23     313    (-,-) 
  g699__9315/Y                          -       A0->Y  R     AOI22X1LVT        1  2.2    35    24     336    (-,-) 
  g683__8428/Y                          -       B->Y   F     NAND3X1LVT        1  2.0    32    26     362    (-,-) 
  out/q_reg[7]/D                        <<<     -      F     DFFRHQX1LVT       1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:00:26 pm
  Module:                 alu_WIDTH16
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (26 ps) Setup Check with Pin out/q_reg[13]/CK->D
          Group: clock
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clock
       Endpoint: (F) out/q_reg[13]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     393                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=      26                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  state_reg[2]/CK                      -       -     R     (arrival)       56    -     0     0       0    (-,-) 
  state_reg[2]/Q                       -       CK->Q R     DFFRX2LVT        6 10.6    31    52      52    (-,-) 
  g820/Y                               -       A->Y  F     CLKINVX4LVT      1  5.8    12    10      62    (-,-) 
  g819__5107/Y                         -       B->Y  R     NAND2X8LVT       3  8.8    12     9      71    (-,-) 
  g818__2398/Y                         -       B->Y  F     NOR2X8LVT       12 20.2    20    12      83    (-,-) 
  sub_103_37_Y_add_102_37_g611/Y       -       A->Y  R     CLKINVX4LVT     10 15.1    23    16      99    (-,-) 
  sub_103_37_Y_add_102_37_g613__9315/Y -       A->Y  F     MXI2X1LVT        2  3.7    39    27     125    (-,-) 
  sub_103_37_Y_add_102_37_g561__8246/Y -       B->Y  R     NAND2X2LVT       3  5.0    20    15     140    (-,-) 
  sub_103_37_Y_add_102_37_g532__8246/Y -       A0->Y F     OAI21X1LVT       3  4.5    43    29     169    (-,-) 
  sub_103_37_Y_add_102_37_g521__5107/Y -       B1->Y R     AOI221X1LVT      1  1.9    43    33     202    (-,-) 
  sub_103_37_Y_add_102_37_g500__7098/Y -       B0->Y R     OA21X1LVT        8 12.0    60    53     255    (-,-) 
  sub_103_37_Y_add_102_37_g493__6783/Y -       A1->Y F     OAI221X1LVT      1  2.2    45    34     289    (-,-) 
  sub_103_37_Y_add_102_37_g483__1666/Y -       B->Y  F     XNOR2X1LVT       1  2.1    12    27     316    (-,-) 
  g1066__9315/Y                        -       A0->Y R     AOI22X1LVT       1  2.2    42    24     339    (-,-) 
  g1028__1705/Y                        -       B->Y  F     NAND3X1LVT       1  2.0    33    27     366    (-,-) 
  out/q_reg[13]/D                      <<<     -     F     DFFRHQX1LVT      1    -     -     0     366    (-,-) 
#---------------------------------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:00:43 pm
  Module:                 alu_WIDTH32
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (16 ps) Setup Check with Pin out/q_reg[28]/CK->D
          Group: clock
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clock
       Endpoint: (F) out/q_reg[28]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
       Uncertainty:-     100                  
     Required Time:=     392                  
      Launch Clock:-       0                  
         Data Path:-     377                  
             Slack:=      16                  

#------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge     Cell       Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  state_reg[1]/CK                       -       -     R     (arrival)        104    -     0     0       0    (-,-) 
  state_reg[1]/Q                        -       CK->Q R     DFFRHQX2LVT        4  7.9    23    47      47    (-,-) 
  g1292/Y                               -       A->Y  F     INVX3LVT           1  3.5    10     8      55    (-,-) 
  g1291__5107/Y                         -       B->Y  R     NOR2X4LVT          2  5.7    18    13      68    (-,-) 
  g1289__2398/Y                         -       B->Y  R     CLKAND2X12LVT     31 47.1    25    27      95    (-,-) 
  sub_103_37_Y_add_102_37_g1389__8246/Y -       B->Y  F     XNOR2X2LVT         2  3.3    13    27     122    (-,-) 
  g3/Y                                  -       B0->Y F     AO21X1LVT          1  2.3    12    25     147    (-,-) 
  g2/Y                                  -       A->Y  F     CLKAND2X3LVT       2  4.9    11    21     168    (-,-) 
  sub_103_37_Y_add_102_37_g1183__8428/Y -       A1->Y R     OAI21X4LVT         3  6.4    23    16     185    (-,-) 
  sub_103_37_Y_add_102_37_g1170__9315/Y -       A1->Y F     AOI21X4LVT         4  7.4    27    19     204    (-,-) 
  sub_103_37_Y_add_102_37_g1162__7098/Y -       A1->Y R     OAI21X4LVT         2  3.3    18    14     218    (-,-) 
  sub_103_37_Y_add_102_37_g1153__6783/Y -       A1->Y R     AO21X2LVT          8 13.2    37    42     260    (-,-) 
  sub_103_37_Y_add_102_37_g1147/Y       -       A->Y  F     CLKINVX4LVT        9 12.7    21    15     275    (-,-) 
  sub_103_37_Y_add_102_37_g1143__7410/Y -       A1->Y R     OAI221X1LVT        1  2.3    42    27     301    (-,-) 
  sub_103_37_Y_add_102_37_g1112__2883/Y -       B->Y  F     XNOR2X1LVT         1  2.1    12    24     325    (-,-) 
  g1758__7482/Y                         -       A0->Y R     AOI22X1LVT         1  2.2    48    24     349    (-,-) 
  g1684__8428/Y                         -       B->Y  F     NAND3X1LVT         1  2.0    35    28     377    (-,-) 
  out/q_reg[28]/D                       <<<     -     F     DFFRHQX1LVT        1    -     -     0     377    (-,-) 
#------------------------------------------------------------------------------------------------------------------

