<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Global Net Report</h1>
        <p>Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)</p>
        <p>Date: Wed Jun 23 22:08:59 2021
</p>
        <h2>Global Nets Information</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> GB Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>GB[0] </td>
                <td>(218, 54)</td>
                <td>sb_sb_0/CCC_0/GL0_INST/U0_YNn</td>
                <td>874</td>
            </tr>
            <tr>
                <td>2</td>
                <td>GB[1] </td>
                <td>(219, 54)</td>
                <td>ResetAND_RNIMHJB/U0_YNn_GSouth</td>
                <td>419</td>
            </tr>
            <tr>
                <td>3</td>
                <td>GB[3] </td>
                <td>(221, 54)</td>
                <td>AND2_0_RNIKOS1/U0_YNn</td>
                <td>155</td>
            </tr>
            <tr>
                <td>4</td>
                <td>GB[2] </td>
                <td>(220, 54)</td>
                <td>sb_sb_0/CCC_0/GL1_INST/U0_YNn_GSouth</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>I/O to GB Connections</h2>
        <p>(none)</p>
        <h2>Fabric to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>ResetAND:Y</td>
                <td>(389, 27)</td>
                <td>GB[1] </td>
                <td>NN_1</td>
                <td>ROUTED</td>
                <td>128</td>
            </tr>
            <tr>
                <td>2</td>
                <td>AND2_0:Y</td>
                <td>(333, 21)</td>
                <td>GB[3] </td>
                <td>debug_led_net_0</td>
                <td>ROUTED</td>
                <td>18</td>
            </tr>
        </table>
        <p/>
        <h2>CCC to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th>Pin Swapped for Back Annotation Only</th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>CCC-NE1 (390, 92)</td>
                <td>None</td>
                <td>GB[0] </td>
                <td>sb_sb_0/CCC_0/GL0_net</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>2</td>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>CCC-NE1 (390, 92)</td>
                <td>GL1 =&gt; GL2</td>
                <td>GB[2] </td>
                <td>sb_sb_0/CCC_0/GL1_net</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>CCC Input Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To (Pin Swapped for Back Annotation Only) </th>
                <th> CCC Location </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</td>
                <td>(396, 92)</td>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ</td>
                <td>CCC-NE1 (390, 92)</td>
                <td>sb_sb_0/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>Local Nets to RGB Connections</h2>
        <p>(none)</p>
        <h2>Global Nets to RGB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
                <th/>
                <th> RGB Location </th>
                <th> Local Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>GB[0] </td>
                <td>(218, 54)</td>
                <td>sb_sb_0/CCC_0/GL0_INST/U0_YNn</td>
                <td>874</td>
                <td>1</td>
                <td>(218, 102)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(219, 57)</td>
                <td>15</td>
            </tr>
            <tr>
                <td>2</td>
                <td>GB[1] </td>
                <td>(219, 54)</td>
                <td>ResetAND_RNIMHJB/U0_YNn_GSouth</td>
                <td>419</td>
                <td>1</td>
                <td>(218, 21)</td>
                <td>16</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(218, 24)</td>
                <td>52</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(218, 27)</td>
                <td>91</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(218, 30)</td>
                <td>79</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(218, 51)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(219, 33)</td>
                <td>79</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(219, 36)</td>
                <td>72</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(219, 39)</td>
                <td>13</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(219, 42)</td>
                <td>8</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10</td>
                <td>(219, 45)</td>
                <td>4</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11</td>
                <td>(219, 48)</td>
                <td>4</td>
            </tr>
            <tr>
                <td>3</td>
                <td>GB[3] </td>
                <td>(221, 54)</td>
                <td>AND2_0_RNIKOS1/U0_YNn</td>
                <td>155</td>
                <td/>
                <td>(218, 57)</td>
                <td>12</td>
            </tr>
            <tr>
                <td>4</td>
                <td>GB[2] </td>
                <td>(220, 54)</td>
                <td>sb_sb_0/CCC_0/GL1_INST/U0_YNn_GSouth</td>
                <td>1</td>
                <td/>
                <td>(218, 0)</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>Warning: Local Clock Nets</h2>
        <p>The following clocks are routed using regular routing resources instead of dedicated global resources. Clocks using regular routing are more susceptible to noise than those using dedicated global resources. Microchip recommends promoting these signals to dedicated global resources.
</p>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> Driving Net </th>
                <th> To </th>
            </tr>
            <tr>
                <td>1</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_32_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_32</td>
                <td>MemorySynchronizer_0/un1_nreset_62_rs:CLK</td>
            </tr>
            <tr>
                <td>2</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_44:Y</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_44_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_17_rs:CLK</td>
            </tr>
            <tr>
                <td>3</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_37_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_37</td>
                <td>MemorySynchronizer_0/un1_nreset_25_rs:CLK</td>
            </tr>
            <tr>
                <td>4</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_46:Y</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_46_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_48_rs:CLK</td>
            </tr>
            <tr>
                <td>5</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_57_i_i_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_57_i_i_a2_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_57_rs:CLK</td>
            </tr>
            <tr>
                <td>6</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_34_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_34</td>
                <td>MemorySynchronizer_0/un1_nreset_45_rs:CLK</td>
            </tr>
            <tr>
                <td>7</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_38:Y</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_38_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_11_rs:CLK</td>
            </tr>
            <tr>
                <td>8</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_46_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_46</td>
                <td>MemorySynchronizer_0/un1_nreset_39_rs:CLK</td>
            </tr>
            <tr>
                <td>9</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_58:Y</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_58_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_30_rs:CLK</td>
            </tr>
            <tr>
                <td>10</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_35_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_35</td>
                <td>MemorySynchronizer_0/un1_nreset_46_rs:CLK</td>
            </tr>
            <tr>
                <td>11</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_52_i_i_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_52_i_i_a2_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_33_rs:CLK</td>
            </tr>
            <tr>
                <td>12</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_43_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_43</td>
                <td>MemorySynchronizer_0/un1_nreset_36_rs:CLK</td>
            </tr>
            <tr>
                <td>13</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_52_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_52</td>
                <td>MemorySynchronizer_0/un1_nreset_52_rs:CLK</td>
            </tr>
            <tr>
                <td>14</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_47_i_i_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_47_i_i_a2_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_28_rs:CLK</td>
            </tr>
            <tr>
                <td>15</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_40:Y</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_40_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_13_rs:CLK</td>
            </tr>
            <tr>
                <td>16</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_33_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_33</td>
                <td>MemorySynchronizer_0/un1_nreset_47_rs:CLK</td>
            </tr>
            <tr>
                <td>17</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_36_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_36</td>
                <td>MemorySynchronizer_0/un1_nreset_5_rs:CLK</td>
            </tr>
            <tr>
                <td>18</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_43:Y</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_43_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_16_rs:CLK</td>
            </tr>
            <tr>
                <td>19</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_36:Y</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_36_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_6_rs:CLK</td>
            </tr>
            <tr>
                <td>20</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_56:Y</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_56_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_49_rs:CLK</td>
            </tr>
            <tr>
                <td>21</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_53_i_i_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_53_i_i_a2_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_34_rs:CLK</td>
            </tr>
            <tr>
                <td>22</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_41:Y</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_41_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_14_rs:CLK</td>
            </tr>
            <tr>
                <td>23</td>
                <td>MemorySynchronizer_0/ResetTimerValueReg_RNI48CK[3]:Y</td>
                <td>MemorySynchronizer_0/N_1978_i</td>
                <td>MemorySynchronizer_0/un1_nreset_31_rs:CLK</td>
            </tr>
            <tr>
                <td>24</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_40_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_40</td>
                <td>MemorySynchronizer_0/un1_nreset_22_rs:CLK</td>
            </tr>
            <tr>
                <td>25</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_60:Y</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_60_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_23_rs:CLK</td>
            </tr>
            <tr>
                <td>26</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_60_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_60</td>
                <td>MemorySynchronizer_0/un1_nreset_60_rs:CLK</td>
            </tr>
            <tr>
                <td>27</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_53_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_53</td>
                <td>MemorySynchronizer_0/un1_nreset_53_rs:CLK</td>
            </tr>
            <tr>
                <td>28</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_47_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_47</td>
                <td>MemorySynchronizer_0/un1_nreset_20_rs:CLK</td>
            </tr>
            <tr>
                <td>29</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_37:Y</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_37_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_10_rs:CLK</td>
            </tr>
            <tr>
                <td>30</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_38_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_38</td>
                <td>MemorySynchronizer_0/un1_nreset_51_rs:CLK</td>
            </tr>
            <tr>
                <td>31</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_39_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_39</td>
                <td>MemorySynchronizer_0/un1_nreset_43_rs:CLK</td>
            </tr>
            <tr>
                <td>32</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_59</td>
                <td>MemorySynchronizer_0/un1_nreset_59_rs:CLK</td>
            </tr>
            <tr>
                <td>33</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_61_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_61</td>
                <td>MemorySynchronizer_0/un1_nreset_24_rs:CLK</td>
            </tr>
            <tr>
                <td>34</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_44_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_44</td>
                <td>MemorySynchronizer_0/un1_nreset_37_rs:CLK</td>
            </tr>
            <tr>
                <td>35</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_59:Y</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_59_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_21_rs:CLK</td>
            </tr>
            <tr>
                <td>36</td>
                <td>MemorySynchronizer_0/ResetTimerValueReg_RNIK8VC[12]:Y</td>
                <td>MemorySynchronizer_0/N_1981_i</td>
                <td>MemorySynchronizer_0/un1_nreset_41_rs:CLK</td>
            </tr>
            <tr>
                <td>37</td>
                <td>MemorySynchronizer_0/ResetTimerValueReg_RNINBVC[15]:Y</td>
                <td>MemorySynchronizer_0/N_1979_i</td>
                <td>MemorySynchronizer_0/un1_nreset_18_rs:CLK</td>
            </tr>
            <tr>
                <td>38</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_48:Y</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_48_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_29_rs:CLK</td>
            </tr>
            <tr>
                <td>39</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_42_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_42</td>
                <td>MemorySynchronizer_0/un1_nreset_35_rs:CLK</td>
            </tr>
            <tr>
                <td>40</td>
                <td>MemorySynchronizer_0/ResetTimerValueReg_RNIJ7VC[11]:Y</td>
                <td>MemorySynchronizer_0/N_21_i</td>
                <td>MemorySynchronizer_0/un1_nreset_3_rs:CLK</td>
            </tr>
            <tr>
                <td>41</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_51_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_51</td>
                <td>MemorySynchronizer_0/un1_nreset_26_rs:CLK</td>
            </tr>
            <tr>
                <td>42</td>
                <td>MemorySynchronizer_0/ResetTimerValueReg_RNIK90D[21]:Y</td>
                <td>MemorySynchronizer_0/N_1980_i</td>
                <td>MemorySynchronizer_0/un1_nreset_12_rs:CLK</td>
            </tr>
            <tr>
                <td>43</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_45_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_45</td>
                <td>MemorySynchronizer_0/un1_nreset_38_rs:CLK</td>
            </tr>
            <tr>
                <td>44</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_42:Y</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_42_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_15_rs:CLK</td>
            </tr>
            <tr>
                <td>45</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_31_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_31</td>
                <td>MemorySynchronizer_0/un1_nreset_40_rs:CLK</td>
            </tr>
            <tr>
                <td>46</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_55_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_55</td>
                <td>MemorySynchronizer_0/un1_nreset_55_rs:CLK</td>
            </tr>
            <tr>
                <td>47</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_54_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_54</td>
                <td>MemorySynchronizer_0/un1_nreset_54_rs:CLK</td>
            </tr>
            <tr>
                <td>48</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_35:Y</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_35_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_7_rs:CLK</td>
            </tr>
            <tr>
                <td>49</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_33:Y</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_33_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_61_rs:CLK</td>
            </tr>
            <tr>
                <td>50</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_32_i_i_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_32_i_i_a2_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_19_rs:CLK</td>
            </tr>
            <tr>
                <td>51</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_41_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_41</td>
                <td>MemorySynchronizer_0/un1_nreset_4_rs:CLK</td>
            </tr>
            <tr>
                <td>52</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_55:Y</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_55_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_27_rs:CLK</td>
            </tr>
            <tr>
                <td>53</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_56_i_i_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_56_i_i_a2_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_56_rs:CLK</td>
            </tr>
            <tr>
                <td>54</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_54_i_i_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_54_i_i_a2_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_44_rs:CLK</td>
            </tr>
            <tr>
                <td>55</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_58_i_i_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_58_i_i_a2_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_58_rs:CLK</td>
            </tr>
            <tr>
                <td>56</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_49_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_49</td>
                <td>MemorySynchronizer_0/un1_nreset_1_rs:CLK</td>
            </tr>
            <tr>
                <td>57</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_57:Y</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_57_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_50_rs:CLK</td>
            </tr>
            <tr>
                <td>58</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_34:Y</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_34_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_8_rs:CLK</td>
            </tr>
            <tr>
                <td>59</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_48_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_48</td>
                <td>MemorySynchronizer_0/un1_nreset_2_rs:CLK</td>
            </tr>
            <tr>
                <td>60</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_49:Y</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_49_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_9_rs:CLK</td>
            </tr>
            <tr>
                <td>61</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_50_0_a2_0_a2:Y</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_50</td>
                <td>MemorySynchronizer_0/un1_nreset_42_rs:CLK</td>
            </tr>
            <tr>
                <td>62</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_51:Y</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_51_Z</td>
                <td>MemorySynchronizer_0/un1_nreset_32_rs:CLK</td>
            </tr>
        </table>
    </body>
</html>
