{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698530822929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698530822930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 28 19:07:02 2023 " "Processing started: Sat Oct 28 19:07:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698530822930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530822930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530822930 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698530823347 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698530823347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(maquinaestado)vga_tile_32x32_restored/somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (maquinaestado)vga_tile_32x32_restored/somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/somadorGenerico.vhd" "" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/somadorGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830917 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/somadorGenerico.vhd" "" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/somadorGenerico.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(maquinaestado)vga_tile_32x32_restored/romcaracteres.vhd 4 1 " "Found 4 design units, including 1 entities, in source file (maquinaestado)vga_tile_32x32_restored/romcaracteres.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMcaracteres-size8x8 " "Found design unit 1: ROMcaracteres-size8x8" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" "" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ROMcaracteres-size16x16 " "Found design unit 2: ROMcaracteres-size16x16" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" "" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ROMcaracteres-size32x32 " "Found design unit 3: ROMcaracteres-size32x32" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" "" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830920 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMcaracteres " "Found entity 1: ROMcaracteres" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" "" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(maquinaestado)vga_tile_32x32_restored/muxgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (maquinaestado)vga_tile_32x32_restored/muxgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico-Behavioral " "Found design unit 1: muxGenerico-Behavioral" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/muxGenerico.vhd" "" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/muxGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830922 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico " "Found entity 1: muxGenerico" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/muxGenerico.vhd" "" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/muxGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(maquinaestado)vga_tile_32x32_restored/memoriaramvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (maquinaestado)vga_tile_32x32_restored/memoriaramvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAMVGA-rtl " "Found design unit 1: memoriaRAMVGA-rtl" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/memoriaRAMVGA.vhd" "" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/memoriaRAMVGA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830924 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAMVGA " "Found entity 1: memoriaRAMVGA" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/memoriaRAMVGA.vhd" "" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/memoriaRAMVGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(maquinaestado)vga_tile_32x32_restored/interfacevga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (maquinaestado)vga_tile_32x32_restored/interfacevga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceVGA-behavior " "Found design unit 1: interfaceVGA-behavior" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" "" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830926 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceVGA " "Found entity 1: interfaceVGA" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" "" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(maquinaestado)vga_tile_32x32_restored/geradorcaracteres.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (maquinaestado)vga_tile_32x32_restored/geradorcaracteres.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 geradorCaracteres-behavior " "Found design unit 1: geradorCaracteres-behavior" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" "" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830928 ""} { "Info" "ISGN_ENTITY_NAME" "1 geradorCaracteres " "Found entity 1: geradorCaracteres" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" "" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(maquinaestado)vga_tile_32x32_restored/dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (maquinaestado)vga_tile_32x32_restored/dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_port_ram-rtl " "Found design unit 1: dual_port_ram-rtl" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/dual_port_ram.vhd" "" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/dual_port_ram.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830930 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram " "Found entity 1: dual_port_ram" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/dual_port_ram.vhd" "" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/dual_port_ram.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(maquinaestado)vga_tile_32x32_restored/drivervga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (maquinaestado)vga_tile_32x32_restored/drivervga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 driverVGA-arc " "Found design unit 1: driverVGA-arc" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" "" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830933 ""} { "Info" "ISGN_ENTITY_NAME" "1 driverVGA " "Found entity 1: driverVGA" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" "" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(maquinaestado)vga_tile_32x32_restored/controladorvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (maquinaestado)vga_tile_32x32_restored/controladorvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladorVGA-behavior " "Found design unit 1: controladorVGA-behavior" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/controladorVGA.vhd" "" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/controladorVGA.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830935 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA " "Found entity 1: controladorVGA" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/controladorVGA.vhd" "" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/controladorVGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(maquinaestado)vga_tile_32x32_restored/calcmemaddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (maquinaestado)vga_tile_32x32_restored/calcmemaddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calcMemAddr-arc " "Found design unit 1: calcMemAddr-arc" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd" "" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830937 ""} { "Info" "ISGN_ENTITY_NAME" "1 calcMemAddr " "Found entity 1: calcMemAddr" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd" "" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_dual_port_ram_dual_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simple_dual_port_ram_dual_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_dual_port_ram_dual_clock-rtl " "Found design unit 1: simple_dual_port_ram_dual_clock-rtl" {  } { { "simple_dual_port_ram_dual_clock.vhd" "" { Text "C:/Descomp/Relogio/simple_dual_port_ram_dual_clock.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830939 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_dual_clock " "Found entity 1: simple_dual_port_ram_dual_clock" {  } { { "simple_dual_port_ram_dual_clock.vhd" "" { Text "C:/Descomp/Relogio/simple_dual_port_ram_dual_clock.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaromvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaromvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROMVGA-assincrona " "Found design unit 1: memoriaROMVGA-assincrona" {  } { { "memoriaROMVGA.vhd" "" { Text "C:/Descomp/Relogio/memoriaROMVGA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830940 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROMVGA " "Found entity 1: memoriaROMVGA" {  } { { "memoriaROMVGA.vhd" "" { Text "C:/Descomp/Relogio/memoriaROMVGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Relogio-arquitetura " "Found design unit 1: Relogio-arquitetura" {  } { { "Relogio.vhd" "" { Text "C:/Descomp/Relogio/Relogio.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830943 ""} { "Info" "ISGN_ENTITY_NAME" "1 Relogio " "Found entity 1: Relogio" {  } { { "Relogio.vhd" "" { Text "C:/Descomp/Relogio/Relogio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romMif-initFileROM " "Found design unit 1: romMif-initFileROM" {  } { { "romMIF.vhd" "" { Text "C:/Descomp/Relogio/romMIF.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830945 ""} { "Info" "ISGN_ENTITY_NAME" "1 romMif " "Found entity 1: romMif" {  } { { "romMIF.vhd" "" { Text "C:/Descomp/Relogio/romMIF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador-arquitetura " "Found design unit 1: Processador-arquitetura" {  } { { "Processador.vhd" "" { Text "C:/Descomp/Relogio/Processador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830947 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.vhd" "" { Text "C:/Descomp/Relogio/Processador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "C:/Descomp/Relogio/decoderInstru.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830949 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "C:/Descomp/Relogio/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Descomp/Relogio/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830950 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Descomp/Relogio/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Descomp/Relogio/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830952 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Descomp/Relogio/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Descomp/Relogio/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830954 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Descomp/Relogio/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/Relogio/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830956 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/Relogio/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Descomp/Relogio/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830958 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Descomp/Relogio/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Descomp/Relogio/ULASomaSub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830960 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Descomp/Relogio/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlop-comportamento " "Found design unit 1: FlipFlop-comportamento" {  } { { "FlipFlop.vhd" "" { Text "C:/Descomp/Relogio/FlipFlop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830962 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "FlipFlop.vhd" "" { Text "C:/Descomp/Relogio/FlipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Descomp/Relogio/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830964 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Descomp/Relogio/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830964 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Descomp/Relogio/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDesvio-comportamento " "Found design unit 1: logicaDesvio-comportamento" {  } { { "logicaDesvio.vhd" "" { Text "C:/Descomp/Relogio/logicaDesvio.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830966 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDesvio " "Found entity 1: logicaDesvio" {  } { { "logicaDesvio.vhd" "" { Text "C:/Descomp/Relogio/logicaDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Descomp/Relogio/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830968 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Descomp/Relogio/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodertohabilita.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodertohabilita.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderToHabilita-comportamento " "Found design unit 1: decoderToHabilita-comportamento" {  } { { "decoderToHabilita.vhd" "" { Text "C:/Descomp/Relogio/decoderToHabilita.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830971 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderToHabilita " "Found entity 1: decoderToHabilita" {  } { { "decoderToHabilita.vhd" "" { Text "C:/Descomp/Relogio/decoderToHabilita.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "C:/Descomp/Relogio/decoder3x8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830973 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "C:/Descomp/Relogio/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDS-comportamento " "Found design unit 1: LEDS-comportamento" {  } { { "LEDS.vhd" "" { Text "C:/Descomp/Relogio/LEDS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830975 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDS " "Found entity 1: LEDS" {  } { { "LEDS.vhd" "" { Text "C:/Descomp/Relogio/LEDS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SWITCHES-comportamento " "Found design unit 1: SWITCHES-comportamento" {  } { { "SWITCHES.vhd" "" { Text "C:/Descomp/Relogio/SWITCHES.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830976 ""} { "Info" "ISGN_ENTITY_NAME" "1 SWITCHES " "Found entity 1: SWITCHES" {  } { { "SWITCHES.vhd" "" { Text "C:/Descomp/Relogio/SWITCHES.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_1porta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_1porta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_1porta-comportamento " "Found design unit 1: buffer_3_state_1porta-comportamento" {  } { { "buffer_3_state_1porta.vhd" "" { Text "C:/Descomp/Relogio/buffer_3_state_1porta.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830978 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_1porta " "Found entity 1: buffer_3_state_1porta" {  } { { "buffer_3_state_1porta.vhd" "" { Text "C:/Descomp/Relogio/buffer_3_state_1porta.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8portas-comportamento " "Found design unit 1: buffer_3_state_8portas-comportamento" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/Descomp/Relogio/buffer_3_state_8portas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830980 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8portas " "Found entity 1: buffer_3_state_8portas" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/Descomp/Relogio/buffer_3_state_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KEYS-comportamento " "Found design unit 1: KEYS-comportamento" {  } { { "KEYS.vhd" "" { Text "C:/Descomp/Relogio/KEYS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830982 ""} { "Info" "ISGN_ENTITY_NAME" "1 KEYS " "Found entity 1: KEYS" {  } { { "KEYS.vhd" "" { Text "C:/Descomp/Relogio/KEYS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detector_keys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detector_keys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Detector_Keys-comportamento " "Found design unit 1: Detector_Keys-comportamento" {  } { { "Detector_Keys.vhd" "" { Text "C:/Descomp/Relogio/Detector_Keys.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830985 ""} { "Info" "ISGN_ENTITY_NAME" "1 Detector_Keys " "Found entity 1: Detector_Keys" {  } { { "Detector_Keys.vhd" "" { Text "C:/Descomp/Relogio/Detector_Keys.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEXES-comportamento " "Found design unit 1: HEXES-comportamento" {  } { { "HEXES.vhd" "" { Text "C:/Descomp/Relogio/HEXES.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830987 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEXES " "Found entity 1: HEXES" {  } { { "HEXES.vhd" "" { Text "C:/Descomp/Relogio/HEXES.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Descomp/Relogio/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830988 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Descomp/Relogio/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "C:/Descomp/Relogio/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830991 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "C:/Descomp/Relogio/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico_e_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico_e_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/Descomp/Relogio/divisorGenerico_e_Interface.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830993 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/Descomp/Relogio/divisorGenerico_e_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1_simples.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1_simples.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1_simples-comportamento " "Found design unit 1: muxGenerico2x1_simples-comportamento" {  } { { "muxGenerico2x1_simples.vhd" "" { Text "C:/Descomp/Relogio/muxGenerico2x1_simples.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830995 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1_simples " "Found entity 1: muxGenerico2x1_simples" {  } { { "muxGenerico2x1_simples.vhd" "" { Text "C:/Descomp/Relogio/muxGenerico2x1_simples.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530830995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530830995 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Relogio " "Elaborating entity \"Relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698530831082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:detectorSub0\"" {  } { { "Relogio.vhd" "detectorSub0" { Text "C:/Descomp/Relogio/Relogio.vhd" 70 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processador Processador:Processor " "Elaborating entity \"Processador\" for hierarchy \"Processador:Processor\"" {  } { { "Relogio.vhd" "Processor" { Text "C:/Descomp/Relogio/Relogio.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico Processador:Processor\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"Processador:Processor\|registradorGenerico:PC\"" {  } { { "Processador.vhd" "PC" { Text "C:/Descomp/Relogio/Processador.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante Processador:Processor\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"Processador:Processor\|somaConstante:incrementaPC\"" {  } { { "Processador.vhd" "incrementaPC" { Text "C:/Descomp/Relogio/Processador.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru Processador:Processor\|decoderInstru:DECODER " "Elaborating entity \"decoderInstru\" for hierarchy \"Processador:Processor\|decoderInstru:DECODER\"" {  } { { "Processador.vhd" "DECODER" { Text "C:/Descomp/Relogio/Processador.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem Processador:Processor\|bancoRegistradoresArqRegMem:REGS " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"Processador:Processor\|bancoRegistradoresArqRegMem:REGS\"" {  } { { "Processador.vhd" "REGS" { Text "C:/Descomp/Relogio/Processador.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 Processador:Processor\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"Processador:Processor\|muxGenerico2x1:MUX1\"" {  } { { "Processador.vhd" "MUX1" { Text "C:/Descomp/Relogio/Processador.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 Processador:Processor\|muxGenerico4x1:MUXProxPC " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"Processador:Processor\|muxGenerico4x1:MUXProxPC\"" {  } { { "Processador.vhd" "MUXProxPC" { Text "C:/Descomp/Relogio/Processador.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub Processador:Processor\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"Processador:Processor\|ULASomaSub:ULA1\"" {  } { { "Processador.vhd" "ULA1" { Text "C:/Descomp/Relogio/Processador.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop Processador:Processor\|FlipFlop:FlagZero " "Elaborating entity \"FlipFlop\" for hierarchy \"Processador:Processor\|FlipFlop:FlagZero\"" {  } { { "Processador.vhd" "FlagZero" { Text "C:/Descomp/Relogio/Processador.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaDesvio Processador:Processor\|logicaDesvio:logicaDesvio1 " "Elaborating entity \"logicaDesvio\" for hierarchy \"Processador:Processor\|logicaDesvio:logicaDesvio1\"" {  } { { "Processador.vhd" "logicaDesvio1" { Text "C:/Descomp/Relogio/Processador.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romMif romMif:ROM1 " "Elaborating entity \"romMif\" for hierarchy \"romMif:ROM1\"" {  } { { "Relogio.vhd" "ROM1" { Text "C:/Descomp/Relogio/Relogio.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831100 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "content romMIF.vhd(22) " "VHDL Signal Declaration warning at romMIF.vhd(22): used implicit default value for signal \"content\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "romMIF.vhd" "" { Text "C:/Descomp/Relogio/romMIF.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698530831101 "|Relogio|romMif:ROM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM1 " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM1\"" {  } { { "Relogio.vhd" "RAM1" { Text "C:/Descomp/Relogio/Relogio.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderToHabilita decoderToHabilita:DECODIFICADOR " "Elaborating entity \"decoderToHabilita\" for hierarchy \"decoderToHabilita:DECODIFICADOR\"" {  } { { "Relogio.vhd" "DECODIFICADOR" { Text "C:/Descomp/Relogio/Relogio.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoderToHabilita:DECODIFICADOR\|decoder3x8:DECODER1 " "Elaborating entity \"decoder3x8\" for hierarchy \"decoderToHabilita:DECODIFICADOR\|decoder3x8:DECODER1\"" {  } { { "decoderToHabilita.vhd" "DECODER1" { Text "C:/Descomp/Relogio/decoderToHabilita.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831104 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] decoder3x8.vhd(13) " "Inferred latch for \"saida\[0\]\" at decoder3x8.vhd(13)" {  } { { "decoder3x8.vhd" "" { Text "C:/Descomp/Relogio/decoder3x8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530831105 "|Relogio|decoderToHabilita:DECODIFICADOR|decoder3x8:DECODER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] decoder3x8.vhd(13) " "Inferred latch for \"saida\[1\]\" at decoder3x8.vhd(13)" {  } { { "decoder3x8.vhd" "" { Text "C:/Descomp/Relogio/decoder3x8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530831105 "|Relogio|decoderToHabilita:DECODIFICADOR|decoder3x8:DECODER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] decoder3x8.vhd(13) " "Inferred latch for \"saida\[2\]\" at decoder3x8.vhd(13)" {  } { { "decoder3x8.vhd" "" { Text "C:/Descomp/Relogio/decoder3x8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530831105 "|Relogio|decoderToHabilita:DECODIFICADOR|decoder3x8:DECODER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] decoder3x8.vhd(13) " "Inferred latch for \"saida\[3\]\" at decoder3x8.vhd(13)" {  } { { "decoder3x8.vhd" "" { Text "C:/Descomp/Relogio/decoder3x8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530831105 "|Relogio|decoderToHabilita:DECODIFICADOR|decoder3x8:DECODER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] decoder3x8.vhd(13) " "Inferred latch for \"saida\[4\]\" at decoder3x8.vhd(13)" {  } { { "decoder3x8.vhd" "" { Text "C:/Descomp/Relogio/decoder3x8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530831105 "|Relogio|decoderToHabilita:DECODIFICADOR|decoder3x8:DECODER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] decoder3x8.vhd(13) " "Inferred latch for \"saida\[5\]\" at decoder3x8.vhd(13)" {  } { { "decoder3x8.vhd" "" { Text "C:/Descomp/Relogio/decoder3x8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530831105 "|Relogio|decoderToHabilita:DECODIFICADOR|decoder3x8:DECODER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] decoder3x8.vhd(13) " "Inferred latch for \"saida\[6\]\" at decoder3x8.vhd(13)" {  } { { "decoder3x8.vhd" "" { Text "C:/Descomp/Relogio/decoder3x8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530831105 "|Relogio|decoderToHabilita:DECODIFICADOR|decoder3x8:DECODER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] decoder3x8.vhd(13) " "Inferred latch for \"saida\[7\]\" at decoder3x8.vhd(13)" {  } { { "decoder3x8.vhd" "" { Text "C:/Descomp/Relogio/decoder3x8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530831105 "|Relogio|decoderToHabilita:DECODIFICADOR|decoder3x8:DECODER1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDS LEDS:LED_UNITY " "Elaborating entity \"LEDS\" for hierarchy \"LEDS:LED_UNITY\"" {  } { { "Relogio.vhd" "LED_UNITY" { Text "C:/Descomp/Relogio/Relogio.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico LEDS:LED_UNITY\|registradorGenerico:REG_LEDS " "Elaborating entity \"registradorGenerico\" for hierarchy \"LEDS:LED_UNITY\|registradorGenerico:REG_LEDS\"" {  } { { "LEDS.vhd" "REG_LEDS" { Text "C:/Descomp/Relogio/LEDS.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SWITCHES SWITCHES:Switch_Unity " "Elaborating entity \"SWITCHES\" for hierarchy \"SWITCHES:Switch_Unity\"" {  } { { "Relogio.vhd" "Switch_Unity" { Text "C:/Descomp/Relogio/Relogio.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_8portas SWITCHES:Switch_Unity\|buffer_3_state_8portas:tri_state_8_1 " "Elaborating entity \"buffer_3_state_8portas\" for hierarchy \"SWITCHES:Switch_Unity\|buffer_3_state_8portas:tri_state_8_1\"" {  } { { "SWITCHES.vhd" "tri_state_8_1" { Text "C:/Descomp/Relogio/SWITCHES.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_1porta SWITCHES:Switch_Unity\|buffer_3_state_1porta:tri_state_1_1 " "Elaborating entity \"buffer_3_state_1porta\" for hierarchy \"SWITCHES:Switch_Unity\|buffer_3_state_1porta:tri_state_1_1\"" {  } { { "SWITCHES.vhd" "tri_state_1_1" { Text "C:/Descomp/Relogio/SWITCHES.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEYS KEYS:Keys_Unity " "Elaborating entity \"KEYS\" for hierarchy \"KEYS:Keys_Unity\"" {  } { { "Relogio.vhd" "Keys_Unity" { Text "C:/Descomp/Relogio/Relogio.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:interfaceBaseTempo " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\"" {  } { { "Relogio.vhd" "interfaceBaseTempo" { Text "C:/Descomp/Relogio/Relogio.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo" { Text "C:/Descomp/Relogio/divisorGenerico_e_Interface.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo2 " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo2\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo2" { Text "C:/Descomp/Relogio/divisorGenerico_e_Interface.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1_simples divisorGenerico_e_Interface:interfaceBaseTempo\|muxGenerico2x1_simples:MUX4 " "Elaborating entity \"muxGenerico2x1_simples\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|muxGenerico2x1_simples:MUX4\"" {  } { { "divisorGenerico_e_Interface.vhd" "MUX4" { Text "C:/Descomp/Relogio/divisorGenerico_e_Interface.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Detector_Keys Detector_Keys:Detect_KEY0 " "Elaborating entity \"Detector_Keys\" for hierarchy \"Detector_Keys:Detect_KEY0\"" {  } { { "Relogio.vhd" "Detect_KEY0" { Text "C:/Descomp/Relogio/Relogio.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEXES HEXES:Hexes_Unity " "Elaborating entity \"HEXES\" for hierarchy \"HEXES:Hexes_Unity\"" {  } { { "Relogio.vhd" "Hexes_Unity" { Text "C:/Descomp/Relogio/Relogio.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico HEXES:Hexes_Unity\|registradorGenerico:REGISTRADOR_HEX0 " "Elaborating entity \"registradorGenerico\" for hierarchy \"HEXES:Hexes_Unity\|registradorGenerico:REGISTRADOR_HEX0\"" {  } { { "HEXES.vhd" "REGISTRADOR_HEX0" { Text "C:/Descomp/Relogio/HEXES.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg HEXES:Hexes_Unity\|conversorHex7Seg:Conversor0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"HEXES:Hexes_Unity\|conversorHex7Seg:Conversor0\"" {  } { { "HEXES.vhd" "Conversor0" { Text "C:/Descomp/Relogio/HEXES.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driverVGA driverVGA:driverVGA " "Elaborating entity \"driverVGA\" for hierarchy \"driverVGA:driverVGA\"" {  } { { "Relogio.vhd" "driverVGA" { Text "C:/Descomp/Relogio/Relogio.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfaceVGA driverVGA:driverVGA\|interfaceVGA:interface " "Elaborating entity \"interfaceVGA\" for hierarchy \"driverVGA:driverVGA\|interfaceVGA:interface\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" "interface" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladorVGA driverVGA:driverVGA\|interfaceVGA:interface\|controladorVGA:ctrl " "Elaborating entity \"controladorVGA\" for hierarchy \"driverVGA:driverVGA\|interfaceVGA:interface\|controladorVGA:ctrl\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" "ctrl" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "geradorCaracteres driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen " "Elaborating entity \"geradorCaracteres\" for hierarchy \"driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" "charGen" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_dual_port_ram_dual_clock driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM " "Elaborating entity \"simple_dual_port_ram_dual_clock\" for hierarchy \"driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" "caracRAM" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831142 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "tmp simple_dual_port_ram_dual_clock.vhd(37) " "VHDL Variable Declaration warning at simple_dual_port_ram_dual_clock.vhd(37): used initial value expression for variable \"tmp\" because variable was never assigned a value" {  } { { "simple_dual_port_ram_dual_clock.vhd" "" { Text "C:/Descomp/Relogio/simple_dual_port_ram_dual_clock.vhd" 37 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1698530831142 "|Relogio|driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|simple_dual_port_ram_dual_clock:caracRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROMVGA driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|memoriaROMVGA:colorRAM " "Elaborating entity \"memoriaROMVGA\" for hierarchy \"driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|memoriaROMVGA:colorRAM\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" "colorRAM" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ROMcaracteres driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|ROMcaracteres:\\tipoROM:caracROM A:size32x32 " "Elaborating entity \"ROMcaracteres\" using architecture \"A:size32x32\" for hierarchy \"driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|ROMcaracteres:\\tipoROM:caracROM\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" "\\tipoROM:caracROM" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" 104 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831144 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "charRom ROMCaracteres.vhd(46) " "VHDL Signal Declaration warning at ROMCaracteres.vhd(46): used implicit default value for signal \"charRom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" "" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698530831145 "|Relogio|driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|ROMcaracteres:	ipoROM:caracROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|muxGenerico:muxPixel " "Elaborating entity \"muxGenerico\" for hierarchy \"driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|muxGenerico:muxPixel\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" "muxPixel" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calcMemAddr driverVGA:driverVGA\|calcMemAddr:CalcMemAddr " "Elaborating entity \"calcMemAddr\" for hierarchy \"driverVGA:driverVGA\|calcMemAddr:CalcMemAddr\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" "CalcMemAddr" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico driverVGA:driverVGA\|calcMemAddr:CalcMemAddr\|somadorGenerico:CalcPosVIDEO_A " "Elaborating entity \"somadorGenerico\" for hierarchy \"driverVGA:driverVGA\|calcMemAddr:CalcMemAddr\|somadorGenerico:CalcPosVIDEO_A\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd" "CalcPosVIDEO_A" { Text "C:/Descomp/Relogio/(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530831148 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "divisorGenerico_e_Interface:interfaceBaseTempo\|muxGenerico2x1_simples:MUX4\|saida_MUX " "Found clock multiplexer divisorGenerico_e_Interface:interfaceBaseTempo\|muxGenerico2x1_simples:MUX4\|saida_MUX" {  } { { "muxGenerico2x1_simples.vhd" "" { Text "C:/Descomp/Relogio/muxGenerico2x1_simples.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1698530831359 "|Relogio|divisorGenerico_e_Interface:interfaceBaseTempo|muxGenerico2x1_simples:MUX4|saida_MUX"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1698530831359 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|ram_rtl_0 " "Inferred dual-clock RAM node \"driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1698530831460 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|memoriaROMVGA:colorRAM\|memROM " "RAM logic \"driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|memoriaROMVGA:colorRAM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "memoriaROMVGA.vhd" "memROM" { Text "C:/Descomp/Relogio/memoriaROMVGA.vhd" 31 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1698530831460 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM1\|ram " "RAM logic \"memoriaRAM:RAM1\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Descomp/Relogio/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1698530831460 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Processador:Processor\|bancoRegistradoresArqRegMem:REGS\|registrador " "RAM logic \"Processador:Processor\|bancoRegistradoresArqRegMem:REGS\|registrador\" is uninferred due to inappropriate RAM size" {  } { { "bancoRegistradoresArqRegMem.vhd" "registrador" { Text "C:/Descomp/Relogio/bancoRegistradoresArqRegMem.vhd" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1698530831460 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1698530831460 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "262 512 0 1 1 " "262 out of 512 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "250 511 " "Addresses ranging from 250 to 511 are not initialized" {  } { { "C:/Descomp/Relogio/rom.mif" "" { Text "C:/Descomp/Relogio/rom.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1698530831506 ""}  } { { "C:/Descomp/Relogio/rom.mif" "" { Text "C:/Descomp/Relogio/rom.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1698530831506 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_DATA\[7\]\" " "Converted tri-state node \"entrada_DATA\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/Relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698530831509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_DATA\[6\]\" " "Converted tri-state node \"entrada_DATA\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/Relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698530831509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_DATA\[5\]\" " "Converted tri-state node \"entrada_DATA\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/Relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698530831509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_DATA\[4\]\" " "Converted tri-state node \"entrada_DATA\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/Relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698530831509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_DATA\[3\]\" " "Converted tri-state node \"entrada_DATA\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/Relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698530831509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_DATA\[2\]\" " "Converted tri-state node \"entrada_DATA\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/Relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698530831509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_DATA\[1\]\" " "Converted tri-state node \"entrada_DATA\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/Relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698530831509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_DATA\[0\]\" " "Converted tri-state node \"entrada_DATA\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/Relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698530831509 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1698530831509 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698530832416 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698530832416 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698530832416 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698530832416 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698530832416 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698530832416 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698530832416 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698530832416 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698530832416 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698530832416 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698530832416 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698530832416 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698530832416 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698530832416 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Relogio.ram0_simple_dual_port_ram_dual_clock_e4fadce2.hdl.mif " "Parameter INIT_FILE set to db/Relogio.ram0_simple_dual_port_ram_dual_clock_e4fadce2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698530832416 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1698530832416 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1698530832416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530832473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698530832473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698530832473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698530832473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698530832473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698530832473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698530832473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698530832473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698530832473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698530832473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698530832473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698530832473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698530832473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698530832473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698530832473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Relogio.ram0_simple_dual_port_ram_dual_clock_e4fadce2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Relogio.ram0_simple_dual_port_ram_dual_clock_e4fadce2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698530832473 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698530832473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_udq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_udq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_udq1 " "Found entity 1: altsyncram_udq1" {  } { { "db/altsyncram_udq1.tdf" "" { Text "C:/Descomp/Relogio/db/altsyncram_udq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698530832518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530832518 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698530833658 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698530835156 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698530835360 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698530835360 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1751 " "Implemented 1751 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698530835484 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698530835484 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1661 " "Implemented 1661 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698530835484 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1698530835484 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698530835484 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698530835514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 28 19:07:15 2023 " "Processing ended: Sat Oct 28 19:07:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698530835514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698530835514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698530835514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698530835514 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1698530837129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698530837130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 28 19:07:16 2023 " "Processing started: Sat Oct 28 19:07:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698530837130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698530837130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Relogio -c Relogio " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698530837130 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698530837289 ""}
{ "Info" "0" "" "Project  = Relogio" {  } {  } 0 0 "Project  = Relogio" 0 0 "Fitter" 0 0 1698530837289 ""}
{ "Info" "0" "" "Revision = Relogio" {  } {  } 0 0 "Revision = Relogio" 0 0 "Fitter" 0 0 1698530837289 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1698530837443 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1698530837443 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Relogio 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Relogio\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698530837462 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698530837501 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698530837501 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698530837777 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1698530837841 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698530838194 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1698530838214 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1698530842293 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 9 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 9 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1698530842439 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1698530842439 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698530842440 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698530842477 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698530842480 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698530842485 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698530842490 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698530842491 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698530842494 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Relogio.sdc " "Synopsys Design Constraints File file not found: 'Relogio.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1698530843835 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698530843836 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|MUX4\|saida_MUX  from: datac  to: combout " "Cell: interfaceBaseTempo\|MUX4\|saida_MUX  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698530843846 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1698530843846 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1698530843858 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1698530843859 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698530843860 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698530843965 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1698530843968 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698530843968 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698530844170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698530846200 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1698530846691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:48 " "Fitter placement preparation operations ending: elapsed time is 00:00:48" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698530894487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698530944515 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698530947503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698530947503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698530949297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Descomp/Relogio/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1698530953637 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698530953637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1698530966543 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698530966543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698530966546 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.77 " "Total time spent on timing analysis during the Fitter is 4.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1698530972645 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698530972673 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698530973388 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698530973389 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698530974082 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698530981586 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Descomp/Relogio/output_files/Relogio.fit.smsg " "Generated suppressed messages file C:/Descomp/Relogio/output_files/Relogio.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698530982000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7529 " "Peak virtual memory: 7529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698530982865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 28 19:09:42 2023 " "Processing ended: Sat Oct 28 19:09:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698530982865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:26 " "Elapsed time: 00:02:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698530982865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:41 " "Total CPU time (on all processors): 00:02:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698530982865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698530982865 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698530984189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698530984190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 28 19:09:44 2023 " "Processing started: Sat Oct 28 19:09:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698530984190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698530984190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Relogio -c Relogio " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698530984190 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1698530984991 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698530988877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698530989172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 28 19:09:49 2023 " "Processing ended: Sat Oct 28 19:09:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698530989172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698530989172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698530989172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698530989172 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698530989812 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698530990517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698530990517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 28 19:09:50 2023 " "Processing started: Sat Oct 28 19:09:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698530990517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1698530990517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Relogio -c Relogio " "Command: quartus_sta Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698530990517 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1698530990641 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1698530991291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1698530991291 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698530991326 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698530991326 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Relogio.sdc " "Synopsys Design Constraints File file not found: 'Relogio.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1698530991709 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1698530991709 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698530991714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[9\] SW\[9\] " "create_clock -period 1.000 -name SW\[9\] SW\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698530991714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N " "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698530991714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698530991714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698530991714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name driverVGA:driverVGA\|pixel_clk driverVGA:driverVGA\|pixel_clk " "create_clock -period 1.000 -name driverVGA:driverVGA\|pixel_clk driverVGA:driverVGA\|pixel_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698530991714 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698530991714 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|MUX4\|saida_MUX  from: datac  to: combout " "Cell: interfaceBaseTempo\|MUX4\|saida_MUX  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698530991721 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1698530991721 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1698530991724 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698530993577 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1698530993579 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698530993596 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698530993827 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698530993827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.366 " "Worst-case setup slack is -11.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.366           -4839.519 CLOCK_50  " "  -11.366           -4839.519 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.920            -408.054 driverVGA:driverVGA\|pixel_clk  " "   -7.920            -408.054 driverVGA:driverVGA\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698530993830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 CLOCK_50  " "    0.357               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 driverVGA:driverVGA\|pixel_clk  " "    0.392               0.000 driverVGA:driverVGA\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698530993854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.451 " "Worst-case recovery slack is -5.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.451              -5.451 KEY\[0\]  " "   -5.451              -5.451 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.115              -5.115 KEY\[1\]  " "   -5.115              -5.115 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.075              -5.075 SW\[9\]  " "   -5.075              -5.075 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.422              -8.840 FPGA_RESET_N  " "   -4.422              -8.840 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698530993860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.175 " "Worst-case removal slack is 1.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.175               0.000 FPGA_RESET_N  " "    1.175               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.520               0.000 SW\[9\]  " "    1.520               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.614               0.000 KEY\[1\]  " "    1.614               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.752               0.000 KEY\[0\]  " "    1.752               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698530993867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -958.754 CLOCK_50  " "   -2.636            -958.754 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -103.599 driverVGA:driverVGA\|pixel_clk  " "   -2.636            -103.599 driverVGA:driverVGA\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.856              -3.039 FPGA_RESET_N  " "   -0.856              -3.039 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.808              -1.511 KEY\[1\]  " "   -0.808              -1.511 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.755              -1.445 KEY\[0\]  " "   -0.755              -1.445 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.702              -1.240 SW\[9\]  " "   -0.702              -1.240 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530993871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698530993871 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698530993900 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698530993947 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698530995562 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|MUX4\|saida_MUX  from: datac  to: combout " "Cell: interfaceBaseTempo\|MUX4\|saida_MUX  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698530995728 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1698530995728 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698530997839 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698530997870 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698530997870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.302 " "Worst-case setup slack is -11.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.302           -4699.585 CLOCK_50  " "  -11.302           -4699.585 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.022            -405.665 driverVGA:driverVGA\|pixel_clk  " "   -8.022            -405.665 driverVGA:driverVGA\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698530997873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.364 " "Worst-case hold slack is 0.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 CLOCK_50  " "    0.364               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 driverVGA:driverVGA\|pixel_clk  " "    0.364               0.000 driverVGA:driverVGA\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698530997885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.455 " "Worst-case recovery slack is -5.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.455              -5.455 KEY\[0\]  " "   -5.455              -5.455 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.281              -5.281 KEY\[1\]  " "   -5.281              -5.281 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.073              -5.073 SW\[9\]  " "   -5.073              -5.073 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.596              -9.187 FPGA_RESET_N  " "   -4.596              -9.187 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698530997890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.227 " "Worst-case removal slack is 1.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.227               0.000 FPGA_RESET_N  " "    1.227               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.427               0.000 SW\[9\]  " "    1.427               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.570               0.000 KEY\[1\]  " "    1.570               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.759               0.000 KEY\[0\]  " "    1.759               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698530997894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -1004.968 CLOCK_50  " "   -2.636           -1004.968 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -103.365 driverVGA:driverVGA\|pixel_clk  " "   -2.636            -103.365 driverVGA:driverVGA\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.958              -3.609 FPGA_RESET_N  " "   -0.958              -3.609 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.846              -1.725 KEY\[1\]  " "   -0.846              -1.725 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.764              -1.542 KEY\[0\]  " "   -0.764              -1.542 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.748              -1.320 SW\[9\]  " "   -0.748              -1.320 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698530997897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698530997897 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698530997911 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698530998127 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698530999448 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|MUX4\|saida_MUX  from: datac  to: combout " "Cell: interfaceBaseTempo\|MUX4\|saida_MUX  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698530999591 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1698530999591 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698531001436 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698531001447 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698531001447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.435 " "Worst-case setup slack is -5.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.435           -2309.576 CLOCK_50  " "   -5.435           -2309.576 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.762            -178.061 driverVGA:driverVGA\|pixel_clk  " "   -3.762            -178.061 driverVGA:driverVGA\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698531001449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.097 " "Worst-case hold slack is 0.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 CLOCK_50  " "    0.097               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 driverVGA:driverVGA\|pixel_clk  " "    0.130               0.000 driverVGA:driverVGA\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698531001461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.172 " "Worst-case recovery slack is -2.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.172              -2.172 KEY\[0\]  " "   -2.172              -2.172 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.066              -2.066 SW\[9\]  " "   -2.066              -2.066 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.946              -1.946 KEY\[1\]  " "   -1.946              -1.946 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.769              -3.537 FPGA_RESET_N  " "   -1.769              -3.537 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698531001465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.128 " "Worst-case removal slack is 0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 FPGA_RESET_N  " "    0.128               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 KEY\[1\]  " "    0.395               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 SW\[9\]  " "    0.451               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 KEY\[0\]  " "    0.470               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698531001471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -905.344 CLOCK_50  " "   -2.174            -905.344 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -34.893 driverVGA:driverVGA\|pixel_clk  " "   -2.174             -34.893 driverVGA:driverVGA\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.919              -3.902 FPGA_RESET_N  " "   -0.919              -3.902 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.838              -2.333 KEY\[1\]  " "   -0.838              -2.333 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.831              -2.358 KEY\[0\]  " "   -0.831              -2.358 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.766              -1.944 SW\[9\]  " "   -0.766              -1.944 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531001474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698531001474 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698531001487 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|MUX4\|saida_MUX  from: datac  to: combout " "Cell: interfaceBaseTempo\|MUX4\|saida_MUX  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698531001708 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1698531001708 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698531003492 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698531003503 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698531003503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.889 " "Worst-case setup slack is -4.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.889           -2020.700 CLOCK_50  " "   -4.889           -2020.700 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.490            -159.148 driverVGA:driverVGA\|pixel_clk  " "   -3.490            -159.148 driverVGA:driverVGA\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698531003505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.083 " "Worst-case hold slack is 0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 CLOCK_50  " "    0.083               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 driverVGA:driverVGA\|pixel_clk  " "    0.106               0.000 driverVGA:driverVGA\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698531003518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.939 " "Worst-case recovery slack is -1.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.939              -1.939 KEY\[0\]  " "   -1.939              -1.939 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.824              -1.824 SW\[9\]  " "   -1.824              -1.824 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.711              -1.711 KEY\[1\]  " "   -1.711              -1.711 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.592              -3.183 FPGA_RESET_N  " "   -1.592              -3.183 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698531003523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.115 " "Worst-case removal slack is 0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 FPGA_RESET_N  " "    0.115               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 KEY\[1\]  " "    0.316               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 SW\[9\]  " "    0.357               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 KEY\[0\]  " "    0.395               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698531003527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -935.062 CLOCK_50  " "   -2.174            -935.062 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -34.144 driverVGA:driverVGA\|pixel_clk  " "   -2.174             -34.144 driverVGA:driverVGA\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.940              -4.139 FPGA_RESET_N  " "   -0.940              -4.139 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.828              -2.393 KEY\[1\]  " "   -0.828              -2.393 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.818              -2.389 KEY\[0\]  " "   -0.818              -2.389 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.790              -2.133 SW\[9\]  " "   -0.790              -2.133 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698531003531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698531003531 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698531005683 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698531005685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5271 " "Peak virtual memory: 5271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698531005759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 28 19:10:05 2023 " "Processing ended: Sat Oct 28 19:10:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698531005759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698531005759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698531005759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698531005759 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus Prime Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698531006476 ""}
