Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 27 22:03:48 2023
| Host         : ShansLappie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ai/sclk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk/SLOW_CLOCK_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk100/clk_out_reg/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: clk2/clk_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20k/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk3/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: current_option_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: current_option_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: lvl/clk1/clk_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[3]/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: mw/clk1/clk_out_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[16]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[9]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: task_option_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: task_option_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 658 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.552        0.000                      0                  895        0.053        0.000                      0                  895        4.500        0.000                       0                   492  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.552        0.000                      0                  895        0.053        0.000                      0                  895        4.500        0.000                       0                   492  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_option_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 2.143ns (28.745%)  route 5.312ns (71.255%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.720     5.241    mouse/clock_IBUF_BUFG
    SLICE_X26Y126        FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y126        FDRE (Prop_fdre_C_Q)         0.456     5.697 r  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           0.995     6.692    mouse/ypos[10]
    SLICE_X25Y127        LUT6 (Prop_lut6_I0_O)        0.124     6.816 r  mouse/i__carry_i_13__1/O
                         net (fo=44, routed)          0.807     7.622    mouse/i__carry_i_13__1_n_0
    SLICE_X22Y124        LUT2 (Prop_lut2_I0_O)        0.119     7.741 r  mouse/i__carry_i_13__0/O
                         net (fo=27, routed)          1.083     8.824    mouse/nypos[4]
    SLICE_X25Y118        LUT4 (Prop_lut4_I0_O)        0.332     9.156 r  mouse/current_option[1]_i_240/O
                         net (fo=1, routed)           0.000     9.156    mouse/current_option[1]_i_240_n_0
    SLICE_X25Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.554 r  mouse/current_option_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.554    mouse/current_option_reg[1]_i_115_n_0
    SLICE_X25Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.668 r  mouse/current_option_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.668    mouse/current_option_reg[1]_i_55_n_0
    SLICE_X25Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.782 r  mouse/current_option_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.782    mouse/current_option_reg[1]_i_13_n_0
    SLICE_X25Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 f  mouse/current_option_reg[1]_i_5/CO[3]
                         net (fo=5, routed)           1.477    11.373    mouse/current_option39_in
    SLICE_X12Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.497 r  mouse/task_option[1]_i_6/O
                         net (fo=2, routed)           0.321    11.818    mouse/task_option[1]_i_6_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I1_O)        0.124    11.942 r  mouse/task_option[1]_i_5/O
                         net (fo=2, routed)           0.630    12.572    mouse/task_option[1]_i_5_n_0
    SLICE_X12Y125        LUT4 (Prop_lut4_I0_O)        0.124    12.696 r  mouse/task_option[0]_i_1/O
                         net (fo=1, routed)           0.000    12.696    mouse_n_152
    SLICE_X12Y125        FDRE                                         r  task_option_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.598    14.939    clock_IBUF_BUFG
    SLICE_X12Y125        FDRE                                         r  task_option_reg[0]/C
                         clock pessimism              0.267    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X12Y125        FDRE (Setup_fdre_C_D)        0.077    15.248    task_option_reg[0]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                         -12.696    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_option_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 2.143ns (29.173%)  route 5.203ns (70.827%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.720     5.241    mouse/clock_IBUF_BUFG
    SLICE_X26Y126        FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y126        FDRE (Prop_fdre_C_Q)         0.456     5.697 r  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           0.995     6.692    mouse/ypos[10]
    SLICE_X25Y127        LUT6 (Prop_lut6_I0_O)        0.124     6.816 r  mouse/i__carry_i_13__1/O
                         net (fo=44, routed)          0.807     7.622    mouse/i__carry_i_13__1_n_0
    SLICE_X22Y124        LUT2 (Prop_lut2_I0_O)        0.119     7.741 r  mouse/i__carry_i_13__0/O
                         net (fo=27, routed)          1.083     8.824    mouse/nypos[4]
    SLICE_X25Y118        LUT4 (Prop_lut4_I0_O)        0.332     9.156 r  mouse/current_option[1]_i_240/O
                         net (fo=1, routed)           0.000     9.156    mouse/current_option[1]_i_240_n_0
    SLICE_X25Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.554 r  mouse/current_option_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.554    mouse/current_option_reg[1]_i_115_n_0
    SLICE_X25Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.668 r  mouse/current_option_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.668    mouse/current_option_reg[1]_i_55_n_0
    SLICE_X25Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.782 r  mouse/current_option_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.782    mouse/current_option_reg[1]_i_13_n_0
    SLICE_X25Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 f  mouse/current_option_reg[1]_i_5/CO[3]
                         net (fo=5, routed)           1.477    11.373    mouse/current_option39_in
    SLICE_X12Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.497 r  mouse/task_option[1]_i_6/O
                         net (fo=2, routed)           0.311    11.808    mouse/task_option[1]_i_6_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I2_O)        0.124    11.932 r  mouse/task_option[1]_i_2/O
                         net (fo=2, routed)           0.531    12.463    mouse/task_option[1]_i_2_n_0
    SLICE_X12Y125        LUT5 (Prop_lut5_I1_O)        0.124    12.587 r  mouse/task_option[1]_i_1/O
                         net (fo=1, routed)           0.000    12.587    mouse_n_38
    SLICE_X12Y125        FDRE                                         r  task_option_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.598    14.939    clock_IBUF_BUFG
    SLICE_X12Y125        FDRE                                         r  task_option_reg[1]/C
                         clock pessimism              0.267    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X12Y125        FDRE (Setup_fdre_C_D)        0.081    15.252    task_option_reg[1]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                         -12.587    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_option_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 2.271ns (31.923%)  route 4.843ns (68.077%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.720     5.241    mouse/clock_IBUF_BUFG
    SLICE_X26Y126        FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y126        FDRE (Prop_fdre_C_Q)         0.456     5.697 r  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           0.995     6.692    mouse/ypos[10]
    SLICE_X25Y127        LUT6 (Prop_lut6_I0_O)        0.124     6.816 r  mouse/i__carry_i_13__1/O
                         net (fo=44, routed)          0.807     7.622    mouse/i__carry_i_13__1_n_0
    SLICE_X22Y124        LUT2 (Prop_lut2_I0_O)        0.119     7.741 r  mouse/i__carry_i_13__0/O
                         net (fo=27, routed)          1.083     8.824    mouse/nypos[4]
    SLICE_X25Y118        LUT4 (Prop_lut4_I0_O)        0.332     9.156 r  mouse/current_option[1]_i_240/O
                         net (fo=1, routed)           0.000     9.156    mouse/current_option[1]_i_240_n_0
    SLICE_X25Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.554 r  mouse/current_option_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.554    mouse/current_option_reg[1]_i_115_n_0
    SLICE_X25Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.668 r  mouse/current_option_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.668    mouse/current_option_reg[1]_i_55_n_0
    SLICE_X25Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.782 r  mouse/current_option_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.782    mouse/current_option_reg[1]_i_13_n_0
    SLICE_X25Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  mouse/current_option_reg[1]_i_5/CO[3]
                         net (fo=5, routed)           1.460    11.356    mouse/current_option39_in
    SLICE_X12Y123        LUT4 (Prop_lut4_I0_O)        0.152    11.508 f  mouse/current_option[1]_i_2/O
                         net (fo=1, routed)           0.499    12.007    mouse/current_option[1]_i_2_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.348    12.355 r  mouse/current_option[1]_i_1/O
                         net (fo=1, routed)           0.000    12.355    mouse_n_134
    SLICE_X12Y124        FDRE                                         r  current_option_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.598    14.939    clock_IBUF_BUFG
    SLICE_X12Y124        FDRE                                         r  current_option_reg[1]/C
                         clock pessimism              0.267    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X12Y124        FDRE (Setup_fdre_C_D)        0.077    15.248    current_option_reg[1]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                         -12.355    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_option_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 2.019ns (29.128%)  route 4.913ns (70.872%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.720     5.241    mouse/clock_IBUF_BUFG
    SLICE_X26Y126        FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y126        FDRE (Prop_fdre_C_Q)         0.456     5.697 r  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           0.995     6.692    mouse/ypos[10]
    SLICE_X25Y127        LUT6 (Prop_lut6_I0_O)        0.124     6.816 r  mouse/i__carry_i_13__1/O
                         net (fo=44, routed)          0.807     7.622    mouse/i__carry_i_13__1_n_0
    SLICE_X22Y124        LUT2 (Prop_lut2_I0_O)        0.119     7.741 r  mouse/i__carry_i_13__0/O
                         net (fo=27, routed)          1.083     8.824    mouse/nypos[4]
    SLICE_X25Y118        LUT4 (Prop_lut4_I0_O)        0.332     9.156 r  mouse/current_option[1]_i_240/O
                         net (fo=1, routed)           0.000     9.156    mouse/current_option[1]_i_240_n_0
    SLICE_X25Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.554 r  mouse/current_option_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.554    mouse/current_option_reg[1]_i_115_n_0
    SLICE_X25Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.668 r  mouse/current_option_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.668    mouse/current_option_reg[1]_i_55_n_0
    SLICE_X25Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.782 r  mouse/current_option_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.782    mouse/current_option_reg[1]_i_13_n_0
    SLICE_X25Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 f  mouse/current_option_reg[1]_i_5/CO[3]
                         net (fo=5, routed)           1.620    11.516    mouse/current_option39_in
    SLICE_X15Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.640 f  mouse/current_option[0]_i_2/O
                         net (fo=1, routed)           0.408    12.049    mouse/current_option[0]_i_2_n_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.173 r  mouse/current_option[0]_i_1/O
                         net (fo=1, routed)           0.000    12.173    mouse_n_135
    SLICE_X12Y123        FDRE                                         r  current_option_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.600    14.941    clock_IBUF_BUFG
    SLICE_X12Y123        FDRE                                         r  current_option_reg[0]/C
                         clock pessimism              0.267    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X12Y123        FDRE (Setup_fdre_C_D)        0.077    15.250    current_option_reg[0]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -12.173    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.437ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_menu_option_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 2.012ns (30.609%)  route 4.561ns (69.391%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.720     5.241    mouse/clock_IBUF_BUFG
    SLICE_X26Y126        FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y126        FDRE (Prop_fdre_C_Q)         0.456     5.697 r  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           0.995     6.692    mouse/ypos[10]
    SLICE_X25Y127        LUT6 (Prop_lut6_I0_O)        0.124     6.816 r  mouse/i__carry_i_13__1/O
                         net (fo=44, routed)          0.803     7.618    mouse/i__carry_i_13__1_n_0
    SLICE_X22Y124        LUT2 (Prop_lut2_I0_O)        0.118     7.736 r  mouse/i__carry_i_14__0/O
                         net (fo=28, routed)          0.841     8.577    mouse/nypos[5]
    SLICE_X27Y118        LUT4 (Prop_lut4_I3_O)        0.326     8.903 r  mouse/current_option[1]_i_292/O
                         net (fo=1, routed)           0.000     8.903    mouse/current_option[1]_i_292_n_0
    SLICE_X27Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.301 r  mouse/current_option_reg[1]_i_177/CO[3]
                         net (fo=1, routed)           0.000     9.301    mouse/current_option_reg[1]_i_177_n_0
    SLICE_X27Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.415 r  mouse/current_option_reg[1]_i_87/CO[3]
                         net (fo=1, routed)           0.000     9.415    mouse/current_option_reg[1]_i_87_n_0
    SLICE_X27Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  mouse/current_option_reg[1]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.529    mouse/current_option_reg[1]_i_36_n_0
    SLICE_X27Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  mouse/current_option_reg[1]_i_8/CO[3]
                         net (fo=4, routed)           1.620    11.264    mouse/current_option412_in
    SLICE_X12Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.388 f  mouse/main_menu_option[0]_i_2/O
                         net (fo=1, routed)           0.303    11.690    mouse/main_menu_option[0]_i_2_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I1_O)        0.124    11.814 r  mouse/main_menu_option[0]_i_1/O
                         net (fo=1, routed)           0.000    11.814    mouse_n_136
    SLICE_X12Y124        FDRE                                         r  main_menu_option_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.598    14.939    clock_IBUF_BUFG
    SLICE_X12Y124        FDRE                                         r  main_menu_option_reg[0]/C
                         clock pessimism              0.267    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X12Y124        FDRE (Setup_fdre_C_D)        0.081    15.252    main_menu_option_reg[0]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                         -11.814    
  -------------------------------------------------------------------
                         slack                                  3.437    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 2.597ns (45.395%)  route 3.124ns (54.605%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.718     5.239    mouse/clock_IBUF_BUFG
    SLICE_X30Y126        FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.518     5.757 r  mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.517     7.275    mouse/x_overflow_reg_n_0
    SLICE_X30Y130        LUT3 (Prop_lut3_I1_O)        0.124     7.399 r  mouse/x_pos[7]_i_11/O
                         net (fo=1, routed)           0.000     7.399    mouse/x_pos[7]_i_11_n_0
    SLICE_X30Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.912 r  mouse/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.912    mouse/x_pos_reg[7]_i_3_n_0
    SLICE_X30Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.227 f  mouse/x_pos_reg[11]_i_3/O[3]
                         net (fo=3, routed)           0.816     9.042    mouse/plusOp6[11]
    SLICE_X31Y130        LUT2 (Prop_lut2_I1_O)        0.307     9.349 r  mouse/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     9.349    mouse/x_pos[11]_i_6_n_0
    SLICE_X31Y130        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.840 f  mouse/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.791    10.631    mouse/gtOp
    SLICE_X33Y129        LUT5 (Prop_lut5_I4_O)        0.329    10.960 r  mouse/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    10.960    mouse/x_pos[0]_i_1_n_0
    SLICE_X33Y129        FDRE                                         r  mouse/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.598    14.939    mouse/clock_IBUF_BUFG
    SLICE_X33Y129        FDRE                                         r  mouse/x_pos_reg[0]/C
                         clock pessimism              0.282    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X33Y129        FDRE (Setup_fdre_C_D)        0.032    15.218    mouse/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 2.597ns (45.419%)  route 3.121ns (54.581%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.718     5.239    mouse/clock_IBUF_BUFG
    SLICE_X30Y126        FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.518     5.757 r  mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.517     7.275    mouse/x_overflow_reg_n_0
    SLICE_X30Y130        LUT3 (Prop_lut3_I1_O)        0.124     7.399 r  mouse/x_pos[7]_i_11/O
                         net (fo=1, routed)           0.000     7.399    mouse/x_pos[7]_i_11_n_0
    SLICE_X30Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.912 r  mouse/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.912    mouse/x_pos_reg[7]_i_3_n_0
    SLICE_X30Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.227 f  mouse/x_pos_reg[11]_i_3/O[3]
                         net (fo=3, routed)           0.816     9.042    mouse/plusOp6[11]
    SLICE_X31Y130        LUT2 (Prop_lut2_I1_O)        0.307     9.349 r  mouse/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     9.349    mouse/x_pos[11]_i_6_n_0
    SLICE_X31Y130        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.840 f  mouse/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.788    10.628    mouse/gtOp
    SLICE_X33Y129        LUT5 (Prop_lut5_I4_O)        0.329    10.957 r  mouse/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    10.957    mouse/x_pos[3]_i_1_n_0
    SLICE_X33Y129        FDRE                                         r  mouse/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.598    14.939    mouse/clock_IBUF_BUFG
    SLICE_X33Y129        FDRE                                         r  mouse/x_pos_reg[3]/C
                         clock pessimism              0.282    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X33Y129        FDRE (Setup_fdre_C_D)        0.031    15.217    mouse/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -10.957    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 2.597ns (46.786%)  route 2.954ns (53.214%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.718     5.239    mouse/clock_IBUF_BUFG
    SLICE_X30Y126        FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.518     5.757 r  mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.517     7.275    mouse/x_overflow_reg_n_0
    SLICE_X30Y130        LUT3 (Prop_lut3_I1_O)        0.124     7.399 r  mouse/x_pos[7]_i_11/O
                         net (fo=1, routed)           0.000     7.399    mouse/x_pos[7]_i_11_n_0
    SLICE_X30Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.912 r  mouse/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.912    mouse/x_pos_reg[7]_i_3_n_0
    SLICE_X30Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.227 f  mouse/x_pos_reg[11]_i_3/O[3]
                         net (fo=3, routed)           0.816     9.042    mouse/plusOp6[11]
    SLICE_X31Y130        LUT2 (Prop_lut2_I1_O)        0.307     9.349 r  mouse/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     9.349    mouse/x_pos[11]_i_6_n_0
    SLICE_X31Y130        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.840 r  mouse/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.621    10.461    mouse/gtOp
    SLICE_X33Y130        LUT5 (Prop_lut5_I3_O)        0.329    10.790 r  mouse/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    10.790    mouse/x_pos[6]_i_1_n_0
    SLICE_X33Y130        FDRE                                         r  mouse/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.598    14.939    mouse/clock_IBUF_BUFG
    SLICE_X33Y130        FDRE                                         r  mouse/x_pos_reg[6]/C
                         clock pessimism              0.282    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X33Y130        FDRE (Setup_fdre_C_D)        0.031    15.217    mouse/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.458ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 2.597ns (47.043%)  route 2.923ns (52.957%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.718     5.239    mouse/clock_IBUF_BUFG
    SLICE_X30Y126        FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.518     5.757 r  mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.517     7.275    mouse/x_overflow_reg_n_0
    SLICE_X30Y130        LUT3 (Prop_lut3_I1_O)        0.124     7.399 r  mouse/x_pos[7]_i_11/O
                         net (fo=1, routed)           0.000     7.399    mouse/x_pos[7]_i_11_n_0
    SLICE_X30Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.912 r  mouse/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.912    mouse/x_pos_reg[7]_i_3_n_0
    SLICE_X30Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.227 f  mouse/x_pos_reg[11]_i_3/O[3]
                         net (fo=3, routed)           0.816     9.042    mouse/plusOp6[11]
    SLICE_X31Y130        LUT2 (Prop_lut2_I1_O)        0.307     9.349 r  mouse/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     9.349    mouse/x_pos[11]_i_6_n_0
    SLICE_X31Y130        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.840 r  mouse/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.590    10.431    mouse/gtOp
    SLICE_X33Y130        LUT5 (Prop_lut5_I3_O)        0.329    10.760 r  mouse/x_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    10.760    mouse/x_pos[7]_i_1_n_0
    SLICE_X33Y130        FDRE                                         r  mouse/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.598    14.939    mouse/clock_IBUF_BUFG
    SLICE_X33Y130        FDRE                                         r  mouse/x_pos_reg[7]/C
                         clock pessimism              0.282    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X33Y130        FDRE (Setup_fdre_C_D)        0.032    15.218    mouse/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                  4.458    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 2.802ns (51.093%)  route 2.682ns (48.907%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.716     5.237    mouse/clock_IBUF_BUFG
    SLICE_X31Y125        FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y125        FDRE (Prop_fdre_C_Q)         0.419     5.656 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          0.857     6.513    mouse/y_overflow_reg_n_0
    SLICE_X29Y125        LUT3 (Prop_lut3_I1_O)        0.296     6.809 r  mouse/y_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     6.809    mouse/y_pos[3]_i_10_n_0
    SLICE_X29Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.359 r  mouse/y_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.359    mouse/y_pos_reg[3]_i_3_n_0
    SLICE_X29Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  mouse/y_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.473    mouse/y_pos_reg[7]_i_3_n_0
    SLICE_X29Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.807 r  mouse/y_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.959     8.766    mouse/plusOp10[9]
    SLICE_X28Y126        LUT2 (Prop_lut2_I0_O)        0.303     9.069 r  mouse/y_pos[11]_i_8/O
                         net (fo=1, routed)           0.000     9.069    mouse/y_pos[11]_i_8_n_0
    SLICE_X28Y126        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.526 r  mouse/y_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.866    10.392    mouse/y_pos_reg[11]_i_2_n_2
    SLICE_X31Y126        LUT5 (Prop_lut5_I3_O)        0.329    10.721 r  mouse/y_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    10.721    mouse/y_pos[7]_i_1_n_0
    SLICE_X31Y126        FDRE                                         r  mouse/y_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.594    14.935    mouse/clock_IBUF_BUFG
    SLICE_X31Y126        FDRE                                         r  mouse/y_pos_reg[7]/C
                         clock pessimism              0.282    15.217    
                         clock uncertainty           -0.035    15.182    
    SLICE_X31Y126        FDRE (Setup_fdre_C_D)        0.032    15.214    mouse/y_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  4.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/frame_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.242%)  route 0.190ns (59.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.632     1.516    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X36Y122        FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y122        FDRE (Prop_fdre_C_Q)         0.128     1.644 r  mouse/Inst_Ps2Interface/frame_reg[1]/Q
                         net (fo=3, routed)           0.190     1.834    mouse/Inst_Ps2Interface/CONV_INTEGER[0]
    SLICE_X34Y123        FDRE                                         r  mouse/Inst_Ps2Interface/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.901     2.029    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X34Y123        FDRE                                         r  mouse/Inst_Ps2Interface/rx_data_reg[0]/C
                         clock pessimism             -0.253     1.775    
    SLICE_X34Y123        FDRE (Hold_fdre_C_D)         0.005     1.780    mouse/Inst_Ps2Interface/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mouse/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.339%)  route 0.233ns (55.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.633     1.517    mouse/clock_IBUF_BUFG
    SLICE_X33Y127        FDRE                                         r  mouse/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y127        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  mouse/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.233     1.891    mouse/Inst_Ps2Interface/out[1]
    SLICE_X36Y125        LUT5 (Prop_lut5_I4_O)        0.045     1.936 r  mouse/Inst_Ps2Interface/FSM_onehot_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.936    mouse/Inst_Ps2Interface_n_32
    SLICE_X36Y125        FDRE                                         r  mouse/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.900     2.028    mouse/clock_IBUF_BUFG
    SLICE_X36Y125        FDRE                                         r  mouse/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.253     1.774    
    SLICE_X36Y125        FDRE (Hold_fdre_C_D)         0.091     1.865    mouse/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/frame_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.226ns (49.928%)  route 0.227ns (50.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.632     1.516    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X36Y122        FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y122        FDRE (Prop_fdre_C_Q)         0.128     1.644 r  mouse/Inst_Ps2Interface/frame_reg[9]/Q
                         net (fo=3, routed)           0.227     1.870    mouse/Inst_Ps2Interface/frame_reg_n_0_[9]
    SLICE_X33Y122        LUT6 (Prop_lut6_I0_O)        0.098     1.968 r  mouse/Inst_Ps2Interface/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.968    mouse/Inst_Ps2Interface/FSM_onehot_state[4]_i_1_n_0
    SLICE_X33Y122        FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.903     2.031    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X33Y122        FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.253     1.777    
    SLICE_X33Y122        FDRE (Hold_fdre_C_D)         0.092     1.869    mouse/Inst_Ps2Interface/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 clk100/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.564     1.447    clk100/clock_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clk100/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk100/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.738    clk100/count_reg[26]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clk100/count_reg[24]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.894    clk100/count_reg[24]_i_1__4_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  clk100/count_reg[28]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.947    clk100/count_reg[28]_i_1__4_n_7
    SLICE_X30Y50         FDRE                                         r  clk100/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.830     1.958    clk100/clock_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  clk100/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clk100/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/frame_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.709%)  route 0.290ns (67.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.632     1.516    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X36Y122        FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y122        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  mouse/Inst_Ps2Interface/frame_reg[8]/Q
                         net (fo=3, routed)           0.290     1.947    mouse/Inst_Ps2Interface/CONV_INTEGER[7]
    SLICE_X35Y125        FDRE                                         r  mouse/Inst_Ps2Interface/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.900     2.028    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X35Y125        FDRE                                         r  mouse/Inst_Ps2Interface/rx_data_reg[7]/C
                         clock pessimism             -0.253     1.774    
    SLICE_X35Y125        FDRE (Hold_fdre_C_D)         0.070     1.844    mouse/Inst_Ps2Interface/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 clk100/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.564     1.447    clk100/clock_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clk100/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk100/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.738    clk100/count_reg[26]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clk100/count_reg[24]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.894    clk100/count_reg[24]_i_1__4_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.960 r  clk100/count_reg[28]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     1.960    clk100/count_reg[28]_i_1__4_n_5
    SLICE_X30Y50         FDRE                                         r  clk100/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.830     1.958    clk100/clock_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  clk100/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clk100/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 clk2/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.564     1.447    clk2/clock_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk2/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk2/count_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    clk2/count_reg[26]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  clk2/count_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.882    clk2/count_reg[24]_i_1__2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  clk2/count_reg[28]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.936    clk2/count_reg[28]_i_1__2_n_7
    SLICE_X32Y50         FDRE                                         r  clk2/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.830     1.958    clk2/clock_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clk2/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk2/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.144%)  route 0.289ns (60.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.633     1.517    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X33Y121        FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.289     1.947    mouse/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[1]
    SLICE_X37Y122        LUT5 (Prop_lut5_I3_O)        0.045     1.992 r  mouse/Inst_Ps2Interface/frame[10]_i_1/O
                         net (fo=1, routed)           0.000     1.992    mouse/Inst_Ps2Interface/frame[10]_i_1_n_0
    SLICE_X37Y122        FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.903     2.031    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X37Y122        FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[10]/C
                         clock pessimism             -0.253     1.777    
    SLICE_X37Y122        FDRE (Hold_fdre_C_D)         0.092     1.869    mouse/Inst_Ps2Interface/frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.075%)  route 0.271ns (67.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.630     1.514    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X36Y123        FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.128     1.642 r  mouse/Inst_Ps2Interface/frame_reg[4]/Q
                         net (fo=3, routed)           0.271     1.913    mouse/Inst_Ps2Interface/CONV_INTEGER[3]
    SLICE_X34Y123        FDRE                                         r  mouse/Inst_Ps2Interface/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.901     2.029    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X34Y123        FDRE                                         r  mouse/Inst_Ps2Interface/rx_data_reg[3]/C
                         clock pessimism             -0.253     1.775    
    SLICE_X34Y123        FDRE (Hold_fdre_C_D)         0.010     1.785    mouse/Inst_Ps2Interface/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 clk2/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.254%)  route 0.134ns (26.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.564     1.447    clk2/clock_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk2/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk2/count_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    clk2/count_reg[26]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  clk2/count_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.882    clk2/count_reg[24]_i_1__2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  clk2/count_reg[28]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.947    clk2/count_reg[28]_i_1__2_n_5
    SLICE_X32Y50         FDRE                                         r  clk2/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.830     1.958    clk2/clock_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clk2/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk2/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y131   ai/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y133   ai/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y133   ai/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y131   ai/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y131   ai/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y131   ai/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y132   ai/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y141   clk20k/count_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y141   clk20k/count_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   mw/clk1/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y135  clk3/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y133  clk3/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y133  clk3/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y135  clk3/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y135  clk3/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y135  clk3/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y135  clk3/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y136  clk3/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y136  clk3/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y131   ai/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y131   ai/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y131   ai/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y131   ai/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y141   clk20k/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y141   clk20k/count_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y126  mouse/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y127  mouse/timeout_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y127  mouse/timeout_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y127  mouse/timeout_cnt_reg[4]/C



