

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>TX MAC LITE &mdash; NDK-FPGA Docs  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../../../_static/css/theme_overrides.css?v=b530091d" />

  
      <script src="../../../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../../../_static/documentation_options.js?v=5929fcd5"></script>
      <script src="../../../../_static/doctools.js?v=9bcbadda"></script>
      <script src="../../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../search.html" />
    <link rel="next" title="MFB -&gt; LBUS reconfigurator (TX LBUS)" href="comp/adapters/lbus/reconf/readme.html" />
    <link rel="prev" title="RX MAC LITE" href="../rx_mac_lite/readme.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../../index.html" class="icon icon-home">
            NDK-FPGA Docs
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Application:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../app-minimal.html">Minimal NDK application</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Network Development Kit:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/how_to_start.html">How to start</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/terminology.html">NDK Terminology</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/readme.html">NDK Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/configuration.html">Configuration files and parameters</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/testing.html">NDK testing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_build/readme.html">Build System</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/devtree.html">Device Tree</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/faq.html">Frequently Asked Questions</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Supported cards:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/reflexces/agi-fh400g/readme.html">ReflexCES XpressSX AGI-FH400G</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/intel/dk-dev-1sdx-p/readme.html">Intel Stratix 10 DX FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/intel/dk-dev-agi027res/readme.html">Intel Agilex I-Series FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/silicom/fb4cgg3/readme.html">Silicom fb4CGg3&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/silicom/fb2cghh/readme.html">Silicom fb2CGhh&#64;KU15P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/silicom/n6010/readme.html">Silicom N6010</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/bittware/ia-420f/readme.html">Bittware IA-420F</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/amd/alveo-u200/readme.html">AMD Alveo U200</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/amd/alveo-u55c/readme.html">AMD Alveo U55C</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/amd/vcu118/readme.html">AMD VCU118&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/prodesign/pd-falcon/readme.html">PRO DESIGN Falcon</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">VHDL components:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../../base.html">Basic Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ctrls.html">Controllers &amp; TSU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../mi.html">MI Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../mfb.html">MFB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../mvb.html">MVB Tools</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../../../nic.html">Network Tools</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../rx_mac_lite/readme.html">RX MAC LITE</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">TX MAC LITE</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#architecture">Architecture</a></li>
<li class="toctree-l3"><a class="reference internal" href="#adapter">Adapter</a></li>
<li class="toctree-l3"><a class="reference internal" href="#register-map">Register Map</a></li>
<li class="toctree-l3"><a class="reference internal" href="#ports-and-generics">Ports and Generics</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="comp/adapters/lbus/reconf/readme.html">MFB -&gt; LBUS reconfigurator (TX LBUS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../eth_phy/40ge/readme.html">40GE Ethernet PHY for Ultrascale+ FPGAs</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../../pcie.html">PCIe Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../debug.html">Debug Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ver.html">UVM Verification</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../index.html">NDK-FPGA Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../../../nic.html">Network Tools</a></li>
      <li class="breadcrumb-item active">TX MAC LITE</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../_sources/comp/nic/mac_lite/tx_mac_lite/readme.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="tx-mac-lite">
<span id="id1"></span><h1>TX MAC LITE<a class="headerlink" href="#tx-mac-lite" title="Link to this heading"></a></h1>
<p>This component is used to implement the Ethernet MAC layer on the transmitting side.
Thanks to the modular architecture (TX MAC LITE + Adapter), it can be connected to a supported ETH Hard IP block or implement the MAC layer separately.
The implementation may include differences from the Ethernet standard.</p>
<section id="architecture">
<h2>Architecture<a class="headerlink" href="#architecture" title="Link to this heading"></a></h2>
<p>The TX MAC LITE checks the length of the input frames, if it is less than 60B, these frames are discarded.
TX MAC LITE may optionally contain subcomponents that are used to calculate and insert a CRC into the frame being sent.
In cases where the module must insert a CRC or generate inter-packet gaps, the Spacer (CrossbarX Stream) component is used as the main buffer.
In case these operations (CRC, IPG) are performed by Ethernet HARD IP, the <a class="reference internal" href="../../../mfb_tools/storage/pd_asfifo/readme.html#mfb-pd-asfifo"><span class="std std-ref">MFB_PD_ASFIFO</span></a> component is used as the main buffer.
The whole module can be controlled by SW using MI registers (see chapter Register Map).</p>
<a class="reference internal image-reference" href="../../../../_images/tx_mac_lite.drawio.svg"><img alt="../../../../_images/tx_mac_lite.drawio.svg" class="align-center" src="../../../../_images/tx_mac_lite.drawio.svg" style="width: 100%;" />
</a>
<p><strong>Description of TX MAC LITE submodules:</strong></p>
<ul class="simple">
<li><p><strong>ADDR DEC</strong> - controls the whole module through MI registers</p></li>
<li><p><strong>Stats Unit</strong> - contains statistical counters accessible through MI registers</p></li>
<li><p><strong>Length Check</strong> - calculates and checks the minimal length of the Ethernet frame</p></li>
<li><p><strong>CRC Gen</strong> - calculate the CRC of the Ethernet frame before sent (optional, it is not available in OFM repository, extra license required)</p></li>
<li><p><strong>CRC Insert</strong> - insert the CRC to the Ethernet frame before sent (optional)</p></li>
<li><p><strong>MFB PD ASFIFO</strong> - store and forward buffer is used to store the Ethernet frame, use when it is not necessary to generate a CRC and/or inter packet gaps (IPG), for example, in cases where the CRC is inserted by Ethernet Hard IP</p></li>
<li><p><strong>Spacer</strong> - store and forward buffer is used to store the Ethernet frame and generate space for inserting the CRC and IPG according to the Ethernet standard</p></li>
</ul>
</section>
<section id="adapter">
<h2>Adapter<a class="headerlink" href="#adapter" title="Link to this heading"></a></h2>
<p>The adapter allows you to connect the TX MAC LITE to various variants of the PCS/PMA layer of the Ethernet or various Ethernet Hard IPs.
The main task of the adapter is to convert the selected input bus to the MFB bus.
Currently, several variants of the adapter are implemented:</p>
<ul class="simple">
<li><p><strong>UMII Adapter</strong> - connects Ethernet PCS/PMA layer with MII interface for various speeds (XGMII, XLGMII, CDGMII,…)</p></li>
<li><p><strong>CMAC Adapter</strong> - connects CMAC Hard IP, which is used in Xilinx UltraScale+ FPGA for 100 Gbps Ethernet (Uses MFB not LBUS!)</p></li>
<li><p><strong>AVST Adapter</strong> - connects E-Tile Hard IP, which is used in Intel Stratix 10 and Agilex FPGA for up to 100 Gbps Ethernet</p></li>
<li><p><strong>MAC Segmented Adapter (WIP)</strong> - connects F-Tile Hard IP, which is used in Intel Agilex FPGA for up to 400 Gbps Ethernet</p></li>
</ul>
</section>
<section id="register-map">
<h2>Register Map<a class="headerlink" href="#register-map" title="Link to this heading"></a></h2>
<p>TX MAC LITE is off by default, it must be turned on (Enable register) to allow Ethernet frames to be sent.
There are four statistical counters in the address space. You have to sample the counters first and then you can read their content.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>If the TX MAC LITE unit is enabled, these counters will have a floating content.
For this reason, it is necessary to strobe their actual values at the one moment into the counter registers.
Software tool is then able to read those registers.</p>
</div>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Offset</p></th>
<th class="head"><p>Name of register</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0x00</p></td>
<td><p>Total Frames Counter - low part (TFCL)</p></td>
</tr>
<tr class="row-odd"><td><p>0x04</p></td>
<td><p>Sent Octects Counter - low part (SOCL)</p></td>
</tr>
<tr class="row-even"><td><p>0x08</p></td>
<td><p>Discarted Frames Counter - low part (DFCL)</p></td>
</tr>
<tr class="row-odd"><td><p>0x0C</p></td>
<td><p>Sent Frames Counter - low part (SFCL)</p></td>
</tr>
<tr class="row-even"><td><p>0x10</p></td>
<td><p>Total Frames Counter - high part (TFCH)</p></td>
</tr>
<tr class="row-odd"><td><p>0x14</p></td>
<td><p>Sent Octects Counter - high part (SOCH)</p></td>
</tr>
<tr class="row-even"><td><p>0x18</p></td>
<td><p>Discarded Frames Counter - high part (DFCH)</p></td>
</tr>
<tr class="row-odd"><td><p>0x1C</p></td>
<td><p>Sent Frames Counter - high part (SFCH)</p></td>
</tr>
<tr class="row-even"><td><p>0x20</p></td>
<td><p>Enable register</p></td>
</tr>
<tr class="row-odd"><td><p>0x24</p></td>
<td><p>Reserved bits</p></td>
</tr>
<tr class="row-even"><td><p>0x28</p></td>
<td><p>Reserved bits</p></td>
</tr>
<tr class="row-odd"><td><p>0x2C</p></td>
<td><p>Command register</p></td>
</tr>
<tr class="row-even"><td><p>0x30</p></td>
<td><p>Status register</p></td>
</tr>
</tbody>
</table>
<p><strong>Total Frames Counter - low part (TFCL)</strong></p>
<p>This is the low part of counter that holds number of all processed frames. (TFC = SFC + DFC)</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>From</p></th>
<th class="head"><p>To</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Access</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>31</p></td>
<td><p>Counter value</p></td>
<td><p>R</p></td>
<td><p>Current counter value - low part</p></td>
</tr>
</tbody>
</table>
<p><strong>Total Frames Counter - high part (TFCL)</strong></p>
<p>This is the high part of counter that holds number of all processed frames. (TFC = SFC + DFC)</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>From</p></th>
<th class="head"><p>To</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Access</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>31</p></td>
<td><p>Counter value</p></td>
<td><p>R</p></td>
<td><p>Current counter value - high part</p></td>
</tr>
</tbody>
</table>
<p><strong>Sent Frames Counter - low part (SFCL)</strong></p>
<p>This is the low part of counter that holds number of frames that were successfully sent. (SFC = TFC - DFC)</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>From</p></th>
<th class="head"><p>To</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Access</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>31</p></td>
<td><p>Counter value</p></td>
<td><p>R</p></td>
<td><p>Current counter value - low part</p></td>
</tr>
</tbody>
</table>
<p><strong>Sent Frames Counter - high part (SFCL)</strong></p>
<p>This is the high part of counter that holds number of frames that were successfully sent. (SFC = TFC - DFC)</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>From</p></th>
<th class="head"><p>To</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Access</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>31</p></td>
<td><p>Counter value</p></td>
<td><p>R</p></td>
<td><p>Current counter value - high part</p></td>
</tr>
</tbody>
</table>
<p><strong>Sent Octects Counter - low part (SOCL)</strong></p>
<p>This is the low part of counter that holds number of data octets (bytes) in frames that were successfully sent.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>From</p></th>
<th class="head"><p>To</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Access</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>31</p></td>
<td><p>Counter value</p></td>
<td><p>R</p></td>
<td><p>Current counter value - low part</p></td>
</tr>
</tbody>
</table>
<p><strong>Sent Octects Counter - high part (SOCL)</strong></p>
<p>This is the high part of counter that holds number of data octets (bytes) in frames that were successfully sent.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>From</p></th>
<th class="head"><p>To</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Access</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>31</p></td>
<td><p>Counter value</p></td>
<td><p>R</p></td>
<td><p>Current counter value - high part</p></td>
</tr>
</tbody>
</table>
<p><strong>Discarded Frames Counter - low part (SFCL)</strong></p>
<p>This is the low part of counter that holds number of discarted frames due to being to short (&lt;60B without CRC). (DFC = TFC - SFC)</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>From</p></th>
<th class="head"><p>To</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Access</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>31</p></td>
<td><p>Counter value</p></td>
<td><p>R</p></td>
<td><p>Current counter value - low part</p></td>
</tr>
</tbody>
</table>
<p><strong>Discarded Frames Counter - high part (SFCL)</strong></p>
<p>This is the high part of counter that holds number of discarted frames due to being to short (&lt;60B without CRC). (DFC = TFC - SFC)</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>From</p></th>
<th class="head"><p>To</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Access</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>31</p></td>
<td><p>Counter value</p></td>
<td><p>R</p></td>
<td><p>Current counter value - high part</p></td>
</tr>
</tbody>
</table>
<p><strong>Enable register</strong></p>
<p>The value stored in this register determines whether the TX MAC LITE unit is enabled or not.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>From</p></th>
<th class="head"><p>To</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Access</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>Enable</p></td>
<td><p>RW</p></td>
<td><p>Assert this bit to change the TX MAC LITE status to ‘enabled’. Clear this bit to change the TX MAC LITE status to ‘disabled’. As soon as the TX MAC LITE status is set to ‘enabled’ the TX MAC LITE unit starts working.</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>31</p></td>
<td><p>Reserved</p></td>
<td><p>R</p></td>
<td><p>Reserved bits.</p></td>
</tr>
</tbody>
</table>
<p><strong>Command register</strong></p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>From</p></th>
<th class="head"><p>To</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Access</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>7</p></td>
<td><p>Command</p></td>
<td><p>W</p></td>
<td><p>Write a command into this register.</p></td>
</tr>
<tr class="row-odd"><td><p>8</p></td>
<td><p>31</p></td>
<td><p>Reserved</p></td>
<td><p>R</p></td>
<td><p>Reserved bits.</p></td>
</tr>
</tbody>
</table>
<p>Command definition:</p>
<ul class="simple">
<li><p>0x01 - CMD STROBE COUNTERS: Writing this constant into the command register will cause that the current frame counters’ values will be stored into the frame counter registers at the same moment.</p></li>
<li><p>0x02 - CMD RESET COUNTERS: Writing this constant into the command register will cause that the frame counters will be reset.</p></li>
</ul>
<p><strong>Status register</strong></p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>From</p></th>
<th class="head"><p>To</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Access</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>Enable status</p></td>
<td><p>R</p></td>
<td><p>When is ‘1’ TX MAC LITE is enabled else TX MAC LITE is disabled.</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>1</p></td>
<td><p>CRC insert status</p></td>
<td><p>R</p></td>
<td><p>When is ‘1’ TX MAC LITE does not insert CRC into frames else TX MAC LITE inserts CRC into frames.</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>3</p></td>
<td><p>Reserved</p></td>
<td><p>R</p></td>
<td><p>Reserved bits.</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>6</p></td>
<td><p>Obsolete</p></td>
<td><p>R</p></td>
<td><p>Ignore these bits.</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>31</p></td>
<td><p>Reserved</p></td>
<td><p>R</p></td>
<td><p>Reserved bits.</p></td>
</tr>
</tbody>
</table>
</section>
<section id="ports-and-generics">
<h2>Ports and Generics<a class="headerlink" href="#ports-and-generics" title="Link to this heading"></a></h2>
<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-tx_mac_lite">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">TX_MAC_LITE</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-tx_mac_lite" title="Link to this definition"></a></dt>
<dd><span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>=====</p></td>
<td><p>MFB CONFIGURATION:</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tx_mac_lite-tx_regions"><td><p>TX_REGIONS</p></td>
<td><p>natural</p></td>
<td><p>4</p></td>
<td><p>TX MFB: number of regions in word, must be power of 2</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-tx_mac_lite-tx_region_size"><td><p>TX_REGION_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td><p>TX MFB: number of blocks in region, must be power of 2</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tx_mac_lite-tx_block_size"><td><p>TX_BLOCK_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td><p>TX MFB: number of items in block, must be 8 or 4</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-tx_mac_lite-tx_item_width"><td><p>TX_ITEM_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td><p>TX MFB: width of one item in bits, must be 8</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tx_mac_lite-rx_regions"><td><p>RX_REGIONS</p></td>
<td><p>natural</p></td>
<td><p>TX_REGIONS</p></td>
<td><p>RX MFB: number of regions in word, by default same as TX</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-tx_mac_lite-rx_region_size"><td><p>RX_REGION_SIZE</p></td>
<td><p>natural</p></td>
<td><p>TX_REGION_SIZE</p></td>
<td><p>RX MFB: number of blocks in region, by default same as TX</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tx_mac_lite-rx_block_size"><td><p>RX_BLOCK_SIZE</p></td>
<td><p>natural</p></td>
<td><p>TX_BLOCK_SIZE</p></td>
<td><p>RX MFB: number of items in block, by default same as TX</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-tx_mac_lite-rx_item_width"><td><p>RX_ITEM_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>TX_ITEM_WIDTH</p></td>
<td><p>RX MFB: width of one item in bits, by default same as TX</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tx_mac_lite-resize_on_tx"><td><p>RESIZE_ON_TX</p></td>
<td><p>boolean</p></td>
<td><p>False</p></td>
<td><p>This generic determines the position of the logic that converts the
MFB bus from RX to TX parameters. By default (False) the conversion
is performed immediately on the TX_MAC_LITE input, otherwise (True)
it is performed on the output. RESIZE_ON_TX=True cannot be combined
with IPG_GENERATE_EN=True.</p></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>OTHERS CONFIGURATION:</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tx_mac_lite-pkt_mtu_bytes"><td><p>PKT_MTU_BYTES</p></td>
<td><p>natural</p></td>
<td><p>16384</p></td>
<td><p>Maximum allowed size of packet in bytes.</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-tx_mac_lite-rx_include_crc"><td><p>RX_INCLUDE_CRC</p></td>
<td><p>boolean</p></td>
<td><p>False</p></td>
<td><p>Set true when CRC checksum is included in frames on RX MFB stream.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tx_mac_lite-rx_include_ipg"><td><p>RX_INCLUDE_IPG</p></td>
<td><p>boolean</p></td>
<td><p>True</p></td>
<td><p>Set true when free items for CRC checksum (when RX_INCLUDE_CRC=false)
and Inter Packet Gaps (IPG) are included on RX MFB stream.</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-tx_mac_lite-crc_insert_en"><td><p>CRC_INSERT_EN</p></td>
<td><p>boolean</p></td>
<td><p>True</p></td>
<td><p>Set true when you need generate and insert CRC to frames.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tx_mac_lite-ipg_generate_en"><td><p>IPG_GENERATE_EN</p></td>
<td><p>boolean</p></td>
<td><p>False</p></td>
<td><p>Set true when you need generate Inter Packet Gaps (IPG).</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-tx_mac_lite-use_dsp_cnt"><td><p>USE_DSP_CNT</p></td>
<td><p>boolean</p></td>
<td><p>False</p></td>
<td><p>Set true when you need use counters implemented in DSP.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tx_mac_lite-trans_fifo_size"><td><p>TRANS_FIFO_SIZE</p></td>
<td><p>natural</p></td>
<td><p>128</p></td>
<td><p>Maximum number of Transactions waiting for space insertion
Ignored when IPG_GENERATE_EN==false</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-tx_mac_lite-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>“STRATIX10”</p></td>
<td><p>FPGA device name.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tx_mac_lite-eth_version"><td><p>ETH_VERSION</p></td>
<td><p>string</p></td>
<td><p>“over10Gb”</p></td>
<td><p>Targeted version of Ethernet standart
Ignored when IPG_GENERATE_EN==false
Defines minimum size of inter-packet gap according to Deficit Idle Count
Possible values: “10Gb”, “over10Gb”</p></td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>=====</p></td>
<td><p>MI32 INTERFACE (MI_CLK)</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_mac_lite-mi_clk"><td><p>MI_CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Clock for MI bus</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_mac_lite-mi_reset"><td><p>MI_RESET</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Reset synchronized with MI_CLK</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_mac_lite-mi_dwr"><td><p>MI_DWR</p></td>
<td><p>std_logic_vector(31 downto 0)</p></td>
<td><p>in</p></td>
<td><p>MI bus: data from master to slave (write data)</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_mac_lite-mi_addr"><td><p>MI_ADDR</p></td>
<td><p>std_logic_vector(31 downto 0)</p></td>
<td><p>in</p></td>
<td><p>MI bus: slave address</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_mac_lite-mi_rd"><td><p>MI_RD</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>MI bus: byte enable</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_mac_lite-mi_wr"><td><p>MI_WR</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>MI bus: read request</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_mac_lite-mi_be"><td><p>MI_BE</p></td>
<td><p>std_logic_vector(3 downto 0)</p></td>
<td><p>in</p></td>
<td><p>MI bus: write request</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_mac_lite-mi_drd"><td><p>MI_DRD</p></td>
<td><p>std_logic_vector(31 downto 0)</p></td>
<td><p>out</p></td>
<td><p>MI bus: ready of slave module</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_mac_lite-mi_ardy"><td><p>MI_ARDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>MI bus: data from slave to master (read data)</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_mac_lite-mi_drdy"><td><p>MI_DRDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>MI bus: valid of MI_DRD data signal</p></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>RX MFB INPUT STREAM</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_mac_lite-rx_clk"><td><p>RX_CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Clock for RX MFB interface</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_mac_lite-rx_clk_x2"><td><p>RX_CLK_X2</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Clock for RX MFB interface with double frequency (only for CrossbarX)</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_mac_lite-rx_reset"><td><p>RX_RESET</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Reset synchronized with RX_CLK</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_mac_lite-rx_mfb_data"><td><p>RX_MFB_DATA</p></td>
<td><p>std_logic_vector(RX_REGIONS*RX_REGION_SIZE*RX_BLOCK_SIZE*RX_ITEM_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>RX MFB: data word with frames (packets)</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_mac_lite-rx_mfb_sof_pos"><td><p>RX_MFB_SOF_POS</p></td>
<td><p>std_logic_vector(RX_REGIONS*max(1,log2(RX_REGION_SIZE))-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>RX MFB: Start Of Frame (SOF) flag for each MFB region</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_mac_lite-rx_mfb_eof_pos"><td><p>RX_MFB_EOF_POS</p></td>
<td><p>std_logic_vector(RX_REGIONS*max(1,log2(RX_REGION_SIZE*RX_BLOCK_SIZE))-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>RX MFB: End Of Frame (EOF) flag for each MFB region</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_mac_lite-rx_mfb_sof"><td><p>RX_MFB_SOF</p></td>
<td><p>std_logic_vector(RX_REGIONS-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>RX MFB: SOF position for each MFB region in MFB blocks</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_mac_lite-rx_mfb_eof"><td><p>RX_MFB_EOF</p></td>
<td><p>std_logic_vector(RX_REGIONS-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>RX MFB: EOF position for each MFB region in MFB items</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_mac_lite-rx_mfb_src_rdy"><td><p>RX_MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>RX MFB: source ready of each MFB bus</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_mac_lite-rx_mfb_dst_rdy"><td><p>RX_MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>RX MFB: destination ready of each MFB bus</p></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>TX MFB OUTPUT STREAM</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_mac_lite-tx_clk"><td><p>TX_CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Clock for TX MFB interface</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_mac_lite-tx_reset"><td><p>TX_RESET</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Reset synchronized with TX_CLK</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_mac_lite-tx_mfb_data"><td><p>TX_MFB_DATA</p></td>
<td><p>std_logic_vector(TX_REGIONS*TX_REGION_SIZE*TX_BLOCK_SIZE*TX_ITEM_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>TX MFB: data word with frames (packets) include CRC and IPG (optional).</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_mac_lite-tx_mfb_sof_pos"><td><p>TX_MFB_SOF_POS</p></td>
<td><p>std_logic_vector(TX_REGIONS*max(1,log2(TX_REGION_SIZE))-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>TX MFB: Start Of Frame (SOF) flag for each MFB region</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_mac_lite-tx_mfb_eof_pos"><td><p>TX_MFB_EOF_POS</p></td>
<td><p>std_logic_vector(TX_REGIONS*max(1,log2(TX_REGION_SIZE*TX_BLOCK_SIZE))-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>TX MFB: End Of Frame (EOF) flag for each MFB region</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_mac_lite-tx_mfb_sof"><td><p>TX_MFB_SOF</p></td>
<td><p>std_logic_vector(TX_REGIONS-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>TX MFB: SOF position for each MFB region in MFB blocks</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_mac_lite-tx_mfb_eof"><td><p>TX_MFB_EOF</p></td>
<td><p>std_logic_vector(TX_REGIONS-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>TX MFB: EOF position for each MFB region in MFB items</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_mac_lite-tx_mfb_src_rdy"><td><p>TX_MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>TX MFB: source ready of each MFB bus, without gaps inside packet</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_mac_lite-tx_mfb_dst_rdy"><td><p>TX_MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>TX MFB: destination ready of each MFB bus</p></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>OUTPUT LINK STATUS INTERFACE (TX_CLK)</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_mac_lite-outgoing_frame"><td><p>OUTGOING_FRAME</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>Links status (TX_CLK): Active during frame transmission</p></td>
</tr>
</tbody>
</table>
</dd></dl>

</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../rx_mac_lite/readme.html" class="btn btn-neutral float-left" title="RX MAC LITE" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="comp/adapters/lbus/reconf/readme.html" class="btn btn-neutral float-right" title="MFB -&gt; LBUS reconfigurator (TX LBUS)" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, CESNET z.s.p.o..</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>