;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #12, @200
	SUB -207, <-120
	SUB #12, @200
	SLT 721, 0
	SLT 721, 0
	MOV -7, <-20
	DJN @-1, @-20
	SUB #12, @200
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	JMN 12, #10
	MOV #-1, <-20
	MOV #-1, <-20
	JMN <127, 106
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-20
	DJN @-1, @-20
	DJN @-1, @-20
	SUB @0, @2
	SUB @127, 106
	SUB -207, <-120
	SUB @-127, 100
	SUB -17, <-20
	ADD <-30, 9
	MOV -17, <-20
	SUB 20, @206
	MOV -17, <-20
	SUB 20, @206
	SUB 20, @206
	MOV -4, <-26
	SPL 0, <332
	DJN -1, @-20
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	JMN -1, @-720
	SPL 0, <332
	JMN -1, @-720
	SPL 0, <332
	JMN -1, @-720
	SPL 0, <332
	SUB 12, @10
	SPL 0, <332
	CMP -207, <-120
	SPL 0, <-21
	CMP -207, <-129
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SPL 300, #-731
	JMN -1, @-20
	SUB #102, 100
	ADD 210, 30
	SLT @130, 9
	SLT #137, @9
	DJN <121, 103
	SUB <112, @506
	SUB @121, 103
	SUB @121, 103
	SUB -2, -10
	SUB #112, @106
	JMN @12, #200
	SUB #20, @107
	SLT <-110, -9
	SPL 300, #-731
	SUB @121, 103
	SUB -12, 200
	SUB -12, 200
	SUB 82, @6
	SUB #12, @200
	ADD #-460, 800
	SPL 77, <-11
	SUB -12, 200
	ADD #-460, 800
	SLT #137, @9
	SLT #137, @9
	SLT #760, 0
	SPL 77, <-11
	SLT #760, 0
	SUB 0, 912
	SUB 2, @500
	SPL 77, <-11
	SUB #102, 100
	SUB 12, @10
	SUB 0, <1
	SPL 0, <-21
	SPL 77, <-11
	SLT <-110, -9
	MOV -1, <-20
	MOV -4, <-20
	SPL 77, <-11
	CMP -207, <-129
	CMP -207, <-129
	DJN -1, @-20
	DJN -1, @-20
