
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from F:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [F:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [F:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source F:/thujiyuan/pop_cpu/pa.fromNetlist.tcl
# create_project -name pop_cpu -dir "F:/thujiyuan/pop_cpu/planAhead_run_2" -part xc3s1200efg400-4
create_project: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 419.828 ; gain = 65.543
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "F:/thujiyuan/pop_cpu/pop_cpu.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {F:/thujiyuan/pop_cpu} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "pop_cpu.ucf" [current_fileset -constrset]
Adding file 'F:/thujiyuan/pop_cpu/pop_cpu.ucf' to fileset 'constrs_1'
# add_files [list {pop_cpu.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1200efg400-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design pop_cpu.ngc ...
WARNING:NetListWriters:298 - No output is written to pop_cpu.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus al/rst_shift0003<10 : 0> on block
   pop_cpu is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus al/rst_shift0004<15 : 7> on block
   pop_cpu is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus idexe/outExtend<15 : 0> on block pop_cpu
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus idexe/outExtend_mux0002<15 : 0> on block
   pop_cpu is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus idexe/tempExtend<15 : 0> on block
   pop_cpu is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ifidr/outInst<15 : 0> on block pop_cpu
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ifidr/outInst_mux0004<15 : 0> on block
   pop_cpu is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ifidr/tempInst<15 : 0> on block pop_cpu
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file pop_cpu.edif ...
ngc2edif: Total memory usage is 85052 kilobytes

Parsing EDIF File [./planAhead_run_2/pop_cpu.data/cache/pop_cpu_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/pop_cpu.data/cache/pop_cpu_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library F:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [F:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [F:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'pop_cpu' is not ideal for floorplanning, since the cellview 'pop_cpu' defined in file 'pop_cpu.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from F:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockRegion.xml
Loading clock buffers from F:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockBuffers.xml
Loading package from F:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg400/Package.xml
Loading io standards from F:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from F:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg400/SSORules.xml
Loading list of drcs for the architecture : F:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library F:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library F:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [F:/thujiyuan/pop_cpu/pop_cpu.ucf]
Finished Parsing UCF File [F:/thujiyuan/pop_cpu/pop_cpu.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 83c5abab
link_design: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 564.426 ; gain = 143.723
startgroup
set_property package_pin H17 [get_ports {RAM1addr[17]}]
endgroup
startgroup
set_property package_pin H16 [get_ports {RAM1addr[16]}]
endgroup
startgroup
set_property package_pin H15 [get_ports {RAM1addr[15]}]
endgroup
set_property package_pin "" [get_ports [list  {RAM1addr[14]}]]
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Nov 25 16:37:32 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
