## ğŸ–¥ï¸ **CSE-3204: Compiler Design**

### ğŸ‘¨â€ğŸ« **Course Teacher**  
**Kohinur Parvin**  
*Lecturer*, Department of CSE, Netrokona University, Netrokona

---

### ğŸ“š **Reference Books**  
- **Compilers**, *Alfred V. Aho*  

---

### ğŸ§© **Course Content Overview**

#### ğŸ”¹ **Phases of a Compiler**  
- Front-end and Back-end of a Compiler  

#### ğŸ”¹ **Lexical Analysis**  
- Regular Expressions and Regular Languages  
- Finite Automata-based Pattern Matching  
- Input Buffering Techniques  

#### ğŸ”¹ **Syntax Analysis**  
- Context-Free Grammars  
- Top-down Parsing: LL Parsing, Recursive Descent Parsing  
- Bottom-up Parsing: LR Parsing  
- Syntactic Error Recovery  
- Symbol Tables  
- Type Expressions and Type Checking  
- Runtime Structures: Activation Records, Static and Dynamic Scoping  

#### ğŸ”¹ **Intermediate Representation**  
- Abstract Syntax Trees (AST)  
- 3-Address Code Generation  
- Syntax-directed Translation for:
  - Declarations  
  - Assignment Statements  
  - Flow of Control Statements  
  - Array Reference  

#### ğŸ”¹ **Target Code Generation**

#### ğŸ”¹ **Optimization**  
- Control Flow Graphs  
- Data Flow Analysis:  
  - Reaching Definitions  
  - Live-variable Analysis  
  - Def-use & Use-def Chains  
- Available Expression Analysis  
- Global Common Sub-expression Elimination  
- Dominators  
- Loops in Control Flow Graphs  
- Loop Invariants and Code Motion  
- Elimination of Induction Variables  
- Partial Redundancy Elimination  
- Constant Folding and Constant Propagation  
- Copy Propagation  
- Dealing with Aliasing  
- Inter-procedural Dataflow Analysis  

#### ğŸ”¹ **Advanced Optimization Techniques**  
- Introduction to Static Single-Assignment (SSA) Form  
- Global Register Allocation by Graph Coloring  
- Instruction Scheduling: List Scheduling  
- Optimization for Memory Hierarchies  

---

### ğŸ§¾ **Syllabus Preview**  
![sy1](../extra/sy2.png)  
![sy2](../extra/sy3.png)

---