<!doctype html>
<html>
<head>
<title>LPD_SLCR Module</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> > LPD_SLCR Module</p><h1>LPD_SLCR Module</h1>
<h2>LPD_SLCR Module Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Module Name</th><td width=80% class=noborder>Low Power Domain SLCR (LPD_SLCR)</td></tr>
<tr valign=top><th width=20% class=sumparam>Modules of this Type</th><td width=80% class=noborder>LPD_SLCR</td></tr>
<tr valign=top><th class=sumparam>Base Address</th><td class=noborder>0x00FF410000 (LPD_SLCR)</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Low-power Domain System-level Control Registers</td></tr>
</table>
<h2>LPD_SLCR Module Register Summary</h2>
<table>
<tr valign=top><th width=20%>Register Name</th><th width=10%>Address</th><th width=10%>Width</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=40%>Description</th></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___ctrl.html")>ctrl</a></td><td class="hex">0x0000000004</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>General control register for the LP SLCR</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___isr.html")>isr</a></td><td class="hex">0x0000000008</td><td class="center"> 1</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x00000000</td><td>Interrupt Status Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___imr.html")>imr</a></td><td class="hex">0x000000000C</td><td class="center"> 1</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000001</td><td>Interrupt Mask Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___ier.html")>ier</a></td><td class="hex">0x0000000010</td><td class="center"> 1</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Enable Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___idr.html")>idr</a></td><td class="hex">0x0000000014</td><td class="center"> 1</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Disable Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___itr.html")>itr</a></td><td class="hex">0x0000000018</td><td class="center"> 1</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Trigger Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___persistent0.html")>persistent0</a></td><td class="hex">0x0000000020</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>This register is never reset, even through POR.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___persistent1.html")>persistent1</a></td><td class="hex">0x0000000024</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>This register is never reset, even through POR.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___persistent2.html")>persistent2</a></td><td class="hex">0x0000000028</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>This register is never reset, even through POR.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___persistent3.html")>persistent3</a></td><td class="hex">0x000000002C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>This register is never reset, even through POR.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___persistent4.html")>persistent4</a></td><td class="hex">0x0000000030</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>This register is never reset, even through POR.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___persistent5.html")>persistent5</a></td><td class="hex">0x0000000034</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>This register is never reset, even through POR.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___persistent6.html")>persistent6</a></td><td class="hex">0x0000000038</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>This register is never reset, even through POR.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___persistent7.html")>persistent7</a></td><td class="hex">0x000000003C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>This register is never reset, even through POR.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___safety_chk0.html")>SAFETY_CHK0</a></td><td class="hex">0x0000000040</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Safety endpoint connectivity check Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___safety_chk1.html")>SAFETY_CHK1</a></td><td class="hex">0x0000000044</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Safety endpoint connectivity check Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___safety_chk2.html")>SAFETY_CHK2</a></td><td class="hex">0x0000000048</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Safety endpoint connectivity check Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___safety_chk3.html")>SAFETY_CHK3</a></td><td class="hex">0x000000004C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Safety endpoint connectivity check Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___csupmu_wdt_clk_sel.html")>CSUPMU_WDT_CLK_SEL</a></td><td class="hex">0x0000000050</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>SWDT clock source select</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___adma_cfg.html")>adma_cfg</a></td><td class="hex">0x000000200C</td><td class="center"> 7</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000028</td><td>GDMA RF2 Configuation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___adma_ram.html")>ADMA_RAM</a></td><td class="hex">0x0000002010</td><td class="center">16</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00003B3B</td><td>RAM control register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___err_aibaxi_isr.html")>ERR_AIBAXI_ISR</a></td><td class="hex">0x0000003000</td><td class="center">32</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x00000000</td><td>Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___err_aibaxi_imr.html")>ERR_AIBAXI_IMR</a></td><td class="hex">0x0000003008</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1DCF000F</td><td>Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___err_aibaxi_ier.html")>ERR_AIBAXI_IER</a></td><td class="hex">0x0000003010</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Enable Register. A write of to this location will unmask the interrupt. (IMR: 0)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___err_aibaxi_idr.html")>ERR_AIBAXI_IDR</a></td><td class="hex">0x0000003018</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Disable Register. A write of one to this location will mask the interrupt. (IMR: 1)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___err_aibapb_isr.html")>ERR_AIBAPB_ISR</a></td><td class="hex">0x0000003020</td><td class="center">32</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x00000000</td><td>Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___err_aibapb_imr.html")>ERR_AIBAPB_IMR</a></td><td class="hex">0x0000003024</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000001</td><td>Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___err_aibapb_ier.html")>ERR_AIBAPB_IER</a></td><td class="hex">0x0000003028</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Enable Register. A write of to this location will unmask the interrupt. (IMR: 0)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___err_aibapb_idr.html")>ERR_AIBAPB_IDR</a></td><td class="hex">0x000000302C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Disable Register. A write of one to this location will mask the interrupt. (IMR: 1)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___iso_aibaxi_req.html")>ISO_AIBAXI_REQ</a></td><td class="hex">0x0000003030</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Request to AIB to start Isolation. '1' Isolate. '0' No Isolation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___iso_aibaxi_type.html")>ISO_AIBAXI_TYPE</a></td><td class="hex">0x0000003038</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x19CF000F</td><td>If '1' AIB sends SLVERR. If '0' AIB does not respond</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___iso_aibaxi_ack.html")>ISO_AIBAXI_ACK</a></td><td class="hex">0x0000003040</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>If '1' AIB has Functionally Isolated Master and Slave</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___iso_aibapb_req.html")>ISO_AIBAPB_REQ</a></td><td class="hex">0x0000003048</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Request to AIB to start Isolation. '1' Isolate. '0' No Isolation</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___iso_aibapb_type.html")>ISO_AIBAPB_TYPE</a></td><td class="hex">0x000000304C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000001</td><td>If '1' AIB sends SLVERR. If '0' AIB does not respond</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___iso_aibapb_ack.html")>ISO_AIBAPB_ACK</a></td><td class="hex">0x0000003050</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>If '1' AIB has Functionally Isolated Master and Slave</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___err_atb_isr.html")>ERR_ATB_ISR</a></td><td class="hex">0x0000006000</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___err_atb_imr.html")>ERR_ATB_IMR</a></td><td class="hex">0x0000006004</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000003</td><td>Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___err_atb_ier.html")>ERR_ATB_IER</a></td><td class="hex">0x0000006008</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Interrupt Enable Register. A write of to this location will unmask the interrupt. (IMR: 0)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___err_atb_idr.html")>ERR_ATB_IDR</a></td><td class="hex">0x000000600C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Interrupt Disable Register. A write of one to this location will mask the interrupt. (IMR: 1)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___atb_cmd_store_en.html")>ATB_CMD_STORE_EN</a></td><td class="hex">0x0000006010</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000003</td><td>ATB Sideband Signals</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___atb_resp_en.html")>ATB_RESP_EN</a></td><td class="hex">0x0000006014</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>ATB Sideband Signals</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___atb_resp_type.html")>ATB_RESP_TYPE</a></td><td class="hex">0x0000006018</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000003</td><td>ATB Sideband Signals</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___atb_prescale.html")>ATB_PRESCALE</a></td><td class="hex">0x0000006020</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x0000FFFF</td><td>ATB Sideband Signals</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___mutex0.html")>Mutex0</a></td><td class="hex">0x0000007000</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>LP Domain SLCR Mutex 0 register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___mutex1.html")>Mutex1</a></td><td class="hex">0x0000007004</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>LP Domain SLCR Mutex 1 register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___mutex2.html")>Mutex2</a></td><td class="hex">0x0000007008</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>LP Domain SLCR Mutex 2 register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___mutex3.html")>Mutex3</a></td><td class="hex">0x000000700C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>LP Domain SLCR Mutex 3 register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp0_irq_status.html")>GICP0_IRQ_STATUS</a></td><td class="hex">0x0000008000</td><td class="center">32</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x00000000</td><td>GIC Proxy Interrupt Status (1/2)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp0_irq_mask.html")>GICP0_IRQ_MASK</a></td><td class="hex">0x0000008004</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0xFFFFFFFF</td><td>Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp0_irq_enable.html")>GICP0_IRQ_ENABLE</a></td><td class="hex">0x0000008008</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Enable Register. A write of to this location will unmask the interrupt. (IMR: 0)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp0_irq_disable.html")>GICP0_IRQ_DISABLE</a></td><td class="hex">0x000000800C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Disable Register. A write of one to this location will mask the interrupt. (IMR: 1)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp0_irq_trigger.html")>GICP0_IRQ_TRIGGER</a></td><td class="hex">0x0000008010</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Trigger Register. A write of one to this location will set the interrupt status register related to this interrupt.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp1_irq_status.html")>GICP1_IRQ_STATUS</a></td><td class="hex">0x0000008014</td><td class="center">32</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x00000000</td><td>Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp1_irq_mask.html")>GICP1_IRQ_MASK</a></td><td class="hex">0x0000008018</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0xFFFFFFFF</td><td>Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp1_irq_enable.html")>GICP1_IRQ_ENABLE</a></td><td class="hex">0x000000801C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Enable Register. A write of to this location will unmask the interrupt. (IMR: 0)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp1_irq_disable.html")>GICP1_IRQ_DISABLE</a></td><td class="hex">0x0000008020</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Disable Register. A write of one to this location will mask the interrupt. (IMR: 1)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp1_irq_trigger.html")>GICP1_IRQ_TRIGGER</a></td><td class="hex">0x0000008024</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Trigger Register. A write of one to this location will set the interrupt status register related to this interrupt.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp2_irq_status.html")>GICP2_IRQ_STATUS</a></td><td class="hex">0x0000008028</td><td class="center">32</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x00000000</td><td>Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp2_irq_mask.html")>GICP2_IRQ_MASK</a></td><td class="hex">0x000000802C</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0xFFFFFFFF</td><td>Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp2_irq_enable.html")>GICP2_IRQ_ENABLE</a></td><td class="hex">0x0000008030</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Enable Register. A write of to this location will unmask the interrupt. (IMR: 0)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp2_irq_disable.html")>GICP2_IRQ_DISABLE</a></td><td class="hex">0x0000008034</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Disable Register. A write of one to this location will mask the interrupt. (IMR: 1)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp2_irq_trigger.html")>GICP2_IRQ_TRIGGER</a></td><td class="hex">0x0000008038</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Trigger Register. A write of one to this location will set the interrupt status register related to this interrupt.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp3_irq_status.html")>GICP3_IRQ_STATUS</a></td><td class="hex">0x000000803C</td><td class="center">32</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x00000000</td><td>Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp3_irq_mask.html")>GICP3_IRQ_MASK</a></td><td class="hex">0x0000008040</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0xFFFFFFFF</td><td>Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp3_irq_enable.html")>GICP3_IRQ_ENABLE</a></td><td class="hex">0x0000008044</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Enable Register. A write of to this location will unmask the interrupt. (IMR: 0)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp3_irq_disable.html")>GICP3_IRQ_DISABLE</a></td><td class="hex">0x0000008048</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Disable Register. A write of one to this location will mask the interrupt. (IMR: 1)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp3_irq_trigger.html")>GICP3_IRQ_TRIGGER</a></td><td class="hex">0x000000804C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Trigger Register. A write of one to this location will set the interrupt status register related to this interrupt.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp4_irq_status.html")>GICP4_IRQ_STATUS</a></td><td class="hex">0x0000008050</td><td class="center">32</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x00000000</td><td>Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp4_irq_mask.html")>GICP4_IRQ_MASK</a></td><td class="hex">0x0000008054</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0xFFFFFFFF</td><td>Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp4_irq_enable.html")>GICP4_IRQ_ENABLE</a></td><td class="hex">0x0000008058</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Enable Register. A write of to this location will unmask the interrupt. (IMR: 0)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp4_irq_disable.html")>GICP4_IRQ_DISABLE</a></td><td class="hex">0x000000805C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Disable Register. A write of one to this location will mask the interrupt. (IMR: 1)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp4_irq_trigger.html")>GICP4_IRQ_TRIGGER</a></td><td class="hex">0x0000008060</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Trigger Register. A write of one to this location will set the interrupt status register related to this interrupt.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp_pmu_irq_status.html")>GICP_PMU_IRQ_STATUS</a></td><td class="hex">0x00000080A0</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp_pmu_irq_mask.html")>GICP_PMU_IRQ_MASK</a></td><td class="hex">0x00000080A4</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x000000FF</td><td>Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp_pmu_irq_enable.html")>GICP_PMU_IRQ_ENABLE</a></td><td class="hex">0x00000080A8</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Interrupt Enable Register. A write of to this location will unmask the interrupt. (IMR: 0)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp_pmu_irq_disable.html")>GICP_PMU_IRQ_DISABLE</a></td><td class="hex">0x00000080AC</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Interrupt Disable Register. A write of one to this location will mask the interrupt. (IMR: 1)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___gicp_pmu_irq_trigger.html")>GICP_PMU_IRQ_TRIGGER</a></td><td class="hex">0x00000080B0</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Interrupt Trigger Register. A write of one to this location will set the interrupt status register related to this interrupt.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___afi_fs.html")>afi_fs</a></td><td class="hex">0x0000009000</td><td class="center">16</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000200</td><td>afi fs SLCR control register. Do not change the bits durin</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___lpd_cci.html")>lpd_cci</a></td><td class="hex">0x000000A000</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x03801C07</td><td>CCI Configuration. This register may be written to only when FPD Interconnect is in reset.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___lpd_cci_addrmap.html")>lpd_cci_addrmap</a></td><td class="hex">0x000000A004</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00C000FF</td><td>Address Decode for each reguion of the address map of CCI. This register may be written to only when FPD Interconnect is in reset.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___lpd_cci_qvnprealloc.html")>lpd_cci_qvnprealloc</a></td><td class="hex">0x000000A008</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00330330</td><td>QVN Preallocation Configuration</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___lpd_smmu.html")>lpd_smmu</a></td><td class="hex">0x000000A020</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x0000003F</td><td>SMMU Configuration. This register may be written to only when FPD Interconnect is in reset.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("lpd_slcr___lpd_apu.html")>lpd_apu</a></td><td class="hex">0x000000A040</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000001</td><td>APU Configuration. This register may be written to only when APU is in reset</td></tr>
</table>
<p id=foot class=footer></p>
</body>
</html>