# Digital System Design

A collection of RTL designs and digital circuits.

# Table of Contents

| Module / File                                                                                | Description                                | Key Contents                    |
| -------------------------------------------------------------------------------------------- | ------------------------------------------ | ------------------------------- |
| [Adders](https://github.com/Darawsha/Digital-System-Design/tree/main/Adders)                 | Implementation of different adder circuits | Half Adder, Full Adder designs  |
| [FourBitAdder](https://github.com/Darawsha/Digital-System-Design/tree/main/FourBitAdder)     | 4-bit ripple carry adder implementation    | Structural/behavioral HDL files |
| [MUX](https://github.com/Darawsha/Digital-System-Design/tree/main/MUX)                       | Multiplexer circuit designs                | 2:1, 4:1 MUX implementations    |
| [Decoders](https://github.com/Darawsha/Digital-System-Design/tree/main/Decoders)             | Binary decoder circuit implementations     | 2-to-4, 3-to-8 decoders         |
| [AsyncRCntr](https://github.com/Darawsha/Digital-System-Design/tree/main/AsyncRCntr)         | Asynchronous ripple counter design         | Counter modules & testbenches   |
| [PatternCounter](https://github.com/Darawsha/Digital-System-Design/tree/main/PatternCounter) | Counter for detecting specific patterns    | Sequential logic design files   |
| [Sequential](https://github.com/Darawsha/Digital-System-Design/tree/main/Sequential)         | General sequential circuit examples        | Flip-flops, FSM examples        |

## Tools Used

- **Xilinx Vivado** - FPGA Synthesis and Implementation

## Learning Resources

- [VHDL and Verilog Tutorial](https://www.nandland.com/)

## License

See [LICENSE](LICENSE) for details.

---

**Author:** Darawsha
**Status:** Computer Engineer
