
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_start>:
   0:	2000fae0 	.word	0x2000fae0
   4:	00004605 	.word	0x00004605
   8:	00012591 	.word	0x00012591
   c:	000045bd 	.word	0x000045bd
  10:	000045bd 	.word	0x000045bd
  14:	000045bd 	.word	0x000045bd
  18:	000045bd 	.word	0x000045bd
	...
  2c:	0000423d 	.word	0x0000423d
  30:	000045bd 	.word	0x000045bd
  34:	00000000 	.word	0x00000000
  38:	000041e5 	.word	0x000041e5
  3c:	00012e89 	.word	0x00012e89

00000040 <_irq_vector_table>:
  40:	00004329 00004329 00004329 00004329     )C..)C..)C..)C..
  50:	00004329 00004329 00004329 00004329     )C..)C..)C..)C..
  60:	00004329 00004329 00004329 00004329     )C..)C..)C..)C..
  70:	00004329 00004329 00004329 00004329     )C..)C..)C..)C..
  80:	00004329 00004329 00004329 00004329     )C..)C..)C..)C..
  90:	00004329 00004329 00004329 00004329     )C..)C..)C..)C..
  a0:	00004329 00004329 00004329 00004329     )C..)C..)C..)C..
  b0:	00004329 00004329 00004329 00004329     )C..)C..)C..)C..
  c0:	00004329 00004329 00004329 00004329     )C..)C..)C..)C..
  d0:	00004329 00004329 00004329 00004329     )C..)C..)C..)C..
  e0:	00004329 00004329 00004329 00004329     )C..)C..)C..)C..
  f0:	00004329 00004329 00004329 00004329     )C..)C..)C..)C..

Disassembly of section text:

00000100 <memchr>:
     100:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     104:	2a10      	cmp	r2, #16
     106:	db2b      	blt.n	160 <CONFIG_IDLE_STACK_SIZE+0x20>
     108:	f010 0f07 	tst.w	r0, #7
     10c:	d008      	beq.n	120 <memchr+0x20>
     10e:	f810 3b01 	ldrb.w	r3, [r0], #1
     112:	3a01      	subs	r2, #1
     114:	428b      	cmp	r3, r1
     116:	d02d      	beq.n	174 <CONFIG_IDLE_STACK_SIZE+0x34>
     118:	f010 0f07 	tst.w	r0, #7
     11c:	b342      	cbz	r2, 170 <CONFIG_IDLE_STACK_SIZE+0x30>
     11e:	d1f6      	bne.n	10e <memchr+0xe>
     120:	b4f0      	push	{r4, r5, r6, r7}
     122:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
     126:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
     12a:	f022 0407 	bic.w	r4, r2, #7
     12e:	f07f 0700 	mvns.w	r7, #0
     132:	2300      	movs	r3, #0
     134:	e8f0 5602 	ldrd	r5, r6, [r0], #8
     138:	3c08      	subs	r4, #8
     13a:	ea85 0501 	eor.w	r5, r5, r1
     13e:	ea86 0601 	eor.w	r6, r6, r1
     142:	fa85 f547 	uadd8	r5, r5, r7
     146:	faa3 f587 	sel	r5, r3, r7
     14a:	fa86 f647 	uadd8	r6, r6, r7
     14e:	faa5 f687 	sel	r6, r5, r7
     152:	b98e      	cbnz	r6, 178 <CONFIG_IDLE_STACK_SIZE+0x38>
     154:	d1ee      	bne.n	134 <memchr+0x34>
     156:	bcf0      	pop	{r4, r5, r6, r7}
     158:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     15c:	f002 0207 	and.w	r2, r2, #7
     160:	b132      	cbz	r2, 170 <CONFIG_IDLE_STACK_SIZE+0x30>
     162:	f810 3b01 	ldrb.w	r3, [r0], #1
     166:	3a01      	subs	r2, #1
     168:	ea83 0301 	eor.w	r3, r3, r1
     16c:	b113      	cbz	r3, 174 <CONFIG_IDLE_STACK_SIZE+0x34>
     16e:	d1f8      	bne.n	162 <CONFIG_IDLE_STACK_SIZE+0x22>
     170:	2000      	movs	r0, #0
     172:	4770      	bx	lr
     174:	3801      	subs	r0, #1
     176:	4770      	bx	lr
     178:	2d00      	cmp	r5, #0
     17a:	bf06      	itte	eq
     17c:	4635      	moveq	r5, r6
     17e:	3803      	subeq	r0, #3
     180:	3807      	subne	r0, #7
     182:	f015 0f01 	tst.w	r5, #1
     186:	d107      	bne.n	198 <CONFIG_IDLE_STACK_SIZE+0x58>
     188:	3001      	adds	r0, #1
     18a:	f415 7f80 	tst.w	r5, #256	; 0x100
     18e:	bf02      	ittt	eq
     190:	3001      	addeq	r0, #1
     192:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
     196:	3001      	addeq	r0, #1
     198:	bcf0      	pop	{r4, r5, r6, r7}
     19a:	3801      	subs	r0, #1
     19c:	4770      	bx	lr
     19e:	bf00      	nop

000001a0 <__aeabi_drsub>:
     1a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
     1a4:	e002      	b.n	1ac <__adddf3>
     1a6:	bf00      	nop

000001a8 <__aeabi_dsub>:
     1a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000001ac <__adddf3>:
     1ac:	b530      	push	{r4, r5, lr}
     1ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
     1b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
     1b6:	ea94 0f05 	teq	r4, r5
     1ba:	bf08      	it	eq
     1bc:	ea90 0f02 	teqeq	r0, r2
     1c0:	bf1f      	itttt	ne
     1c2:	ea54 0c00 	orrsne.w	ip, r4, r0
     1c6:	ea55 0c02 	orrsne.w	ip, r5, r2
     1ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
     1ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     1d2:	f000 80e2 	beq.w	39a <__data_size+0xd1>
     1d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
     1da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
     1de:	bfb8      	it	lt
     1e0:	426d      	neglt	r5, r5
     1e2:	dd0c      	ble.n	1fe <__adddf3+0x52>
     1e4:	442c      	add	r4, r5
     1e6:	ea80 0202 	eor.w	r2, r0, r2
     1ea:	ea81 0303 	eor.w	r3, r1, r3
     1ee:	ea82 0000 	eor.w	r0, r2, r0
     1f2:	ea83 0101 	eor.w	r1, r3, r1
     1f6:	ea80 0202 	eor.w	r2, r0, r2
     1fa:	ea81 0303 	eor.w	r3, r1, r3
     1fe:	2d36      	cmp	r5, #54	; 0x36
     200:	bf88      	it	hi
     202:	bd30      	pophi	{r4, r5, pc}
     204:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     208:	ea4f 3101 	mov.w	r1, r1, lsl #12
     20c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
     210:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
     214:	d002      	beq.n	21c <__adddf3+0x70>
     216:	4240      	negs	r0, r0
     218:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     21c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
     220:	ea4f 3303 	mov.w	r3, r3, lsl #12
     224:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
     228:	d002      	beq.n	230 <__adddf3+0x84>
     22a:	4252      	negs	r2, r2
     22c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     230:	ea94 0f05 	teq	r4, r5
     234:	f000 80a7 	beq.w	386 <__data_size+0xbd>
     238:	f1a4 0401 	sub.w	r4, r4, #1
     23c:	f1d5 0e20 	rsbs	lr, r5, #32
     240:	db0d      	blt.n	25e <__adddf3+0xb2>
     242:	fa02 fc0e 	lsl.w	ip, r2, lr
     246:	fa22 f205 	lsr.w	r2, r2, r5
     24a:	1880      	adds	r0, r0, r2
     24c:	f141 0100 	adc.w	r1, r1, #0
     250:	fa03 f20e 	lsl.w	r2, r3, lr
     254:	1880      	adds	r0, r0, r2
     256:	fa43 f305 	asr.w	r3, r3, r5
     25a:	4159      	adcs	r1, r3
     25c:	e00e      	b.n	27c <__adddf3+0xd0>
     25e:	f1a5 0520 	sub.w	r5, r5, #32
     262:	f10e 0e20 	add.w	lr, lr, #32
     266:	2a01      	cmp	r2, #1
     268:	fa03 fc0e 	lsl.w	ip, r3, lr
     26c:	bf28      	it	cs
     26e:	f04c 0c02 	orrcs.w	ip, ip, #2
     272:	fa43 f305 	asr.w	r3, r3, r5
     276:	18c0      	adds	r0, r0, r3
     278:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
     27c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     280:	d507      	bpl.n	292 <__adddf3+0xe6>
     282:	f04f 0e00 	mov.w	lr, #0
     286:	f1dc 0c00 	rsbs	ip, ip, #0
     28a:	eb7e 0000 	sbcs.w	r0, lr, r0
     28e:	eb6e 0101 	sbc.w	r1, lr, r1
     292:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
     296:	d31b      	bcc.n	2d0 <__data_size+0x7>
     298:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
     29c:	d30c      	bcc.n	2b8 <__adddf3+0x10c>
     29e:	0849      	lsrs	r1, r1, #1
     2a0:	ea5f 0030 	movs.w	r0, r0, rrx
     2a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
     2a8:	f104 0401 	add.w	r4, r4, #1
     2ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
     2b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
     2b4:	f080 809a 	bcs.w	3ec <__data_size+0x123>
     2b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     2bc:	bf08      	it	eq
     2be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     2c2:	f150 0000 	adcs.w	r0, r0, #0
     2c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     2ca:	ea41 0105 	orr.w	r1, r1, r5
     2ce:	bd30      	pop	{r4, r5, pc}
     2d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
     2d4:	4140      	adcs	r0, r0
     2d6:	eb41 0101 	adc.w	r1, r1, r1
     2da:	3c01      	subs	r4, #1
     2dc:	bf28      	it	cs
     2de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
     2e2:	d2e9      	bcs.n	2b8 <__adddf3+0x10c>
     2e4:	f091 0f00 	teq	r1, #0
     2e8:	bf04      	itt	eq
     2ea:	4601      	moveq	r1, r0
     2ec:	2000      	moveq	r0, #0
     2ee:	fab1 f381 	clz	r3, r1
     2f2:	bf08      	it	eq
     2f4:	3320      	addeq	r3, #32
     2f6:	f1a3 030b 	sub.w	r3, r3, #11
     2fa:	f1b3 0220 	subs.w	r2, r3, #32
     2fe:	da0c      	bge.n	31a <__data_size+0x51>
     300:	320c      	adds	r2, #12
     302:	dd08      	ble.n	316 <__data_size+0x4d>
     304:	f102 0c14 	add.w	ip, r2, #20
     308:	f1c2 020c 	rsb	r2, r2, #12
     30c:	fa01 f00c 	lsl.w	r0, r1, ip
     310:	fa21 f102 	lsr.w	r1, r1, r2
     314:	e00c      	b.n	330 <__data_size+0x67>
     316:	f102 0214 	add.w	r2, r2, #20
     31a:	bfd8      	it	le
     31c:	f1c2 0c20 	rsble	ip, r2, #32
     320:	fa01 f102 	lsl.w	r1, r1, r2
     324:	fa20 fc0c 	lsr.w	ip, r0, ip
     328:	bfdc      	itt	le
     32a:	ea41 010c 	orrle.w	r1, r1, ip
     32e:	4090      	lslle	r0, r2
     330:	1ae4      	subs	r4, r4, r3
     332:	bfa2      	ittt	ge
     334:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
     338:	4329      	orrge	r1, r5
     33a:	bd30      	popge	{r4, r5, pc}
     33c:	ea6f 0404 	mvn.w	r4, r4
     340:	3c1f      	subs	r4, #31
     342:	da1c      	bge.n	37e <__data_size+0xb5>
     344:	340c      	adds	r4, #12
     346:	dc0e      	bgt.n	366 <__data_size+0x9d>
     348:	f104 0414 	add.w	r4, r4, #20
     34c:	f1c4 0220 	rsb	r2, r4, #32
     350:	fa20 f004 	lsr.w	r0, r0, r4
     354:	fa01 f302 	lsl.w	r3, r1, r2
     358:	ea40 0003 	orr.w	r0, r0, r3
     35c:	fa21 f304 	lsr.w	r3, r1, r4
     360:	ea45 0103 	orr.w	r1, r5, r3
     364:	bd30      	pop	{r4, r5, pc}
     366:	f1c4 040c 	rsb	r4, r4, #12
     36a:	f1c4 0220 	rsb	r2, r4, #32
     36e:	fa20 f002 	lsr.w	r0, r0, r2
     372:	fa01 f304 	lsl.w	r3, r1, r4
     376:	ea40 0003 	orr.w	r0, r0, r3
     37a:	4629      	mov	r1, r5
     37c:	bd30      	pop	{r4, r5, pc}
     37e:	fa21 f004 	lsr.w	r0, r1, r4
     382:	4629      	mov	r1, r5
     384:	bd30      	pop	{r4, r5, pc}
     386:	f094 0f00 	teq	r4, #0
     38a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
     38e:	bf06      	itte	eq
     390:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
     394:	3401      	addeq	r4, #1
     396:	3d01      	subne	r5, #1
     398:	e74e      	b.n	238 <__adddf3+0x8c>
     39a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     39e:	bf18      	it	ne
     3a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     3a4:	d029      	beq.n	3fa <__data_size+0x131>
     3a6:	ea94 0f05 	teq	r4, r5
     3aa:	bf08      	it	eq
     3ac:	ea90 0f02 	teqeq	r0, r2
     3b0:	d005      	beq.n	3be <__data_size+0xf5>
     3b2:	ea54 0c00 	orrs.w	ip, r4, r0
     3b6:	bf04      	itt	eq
     3b8:	4619      	moveq	r1, r3
     3ba:	4610      	moveq	r0, r2
     3bc:	bd30      	pop	{r4, r5, pc}
     3be:	ea91 0f03 	teq	r1, r3
     3c2:	bf1e      	ittt	ne
     3c4:	2100      	movne	r1, #0
     3c6:	2000      	movne	r0, #0
     3c8:	bd30      	popne	{r4, r5, pc}
     3ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
     3ce:	d105      	bne.n	3dc <__data_size+0x113>
     3d0:	0040      	lsls	r0, r0, #1
     3d2:	4149      	adcs	r1, r1
     3d4:	bf28      	it	cs
     3d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
     3da:	bd30      	pop	{r4, r5, pc}
     3dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
     3e0:	bf3c      	itt	cc
     3e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
     3e6:	bd30      	popcc	{r4, r5, pc}
     3e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     3ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
     3f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     3f4:	f04f 0000 	mov.w	r0, #0
     3f8:	bd30      	pop	{r4, r5, pc}
     3fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     3fe:	bf1a      	itte	ne
     400:	4619      	movne	r1, r3
     402:	4610      	movne	r0, r2
     404:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
     408:	bf1c      	itt	ne
     40a:	460b      	movne	r3, r1
     40c:	4602      	movne	r2, r0
     40e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     412:	bf06      	itte	eq
     414:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
     418:	ea91 0f03 	teqeq	r1, r3
     41c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
     420:	bd30      	pop	{r4, r5, pc}
     422:	bf00      	nop

00000424 <__aeabi_ui2d>:
     424:	f090 0f00 	teq	r0, #0
     428:	bf04      	itt	eq
     42a:	2100      	moveq	r1, #0
     42c:	4770      	bxeq	lr
     42e:	b530      	push	{r4, r5, lr}
     430:	f44f 6480 	mov.w	r4, #1024	; 0x400
     434:	f104 0432 	add.w	r4, r4, #50	; 0x32
     438:	f04f 0500 	mov.w	r5, #0
     43c:	f04f 0100 	mov.w	r1, #0
     440:	e750      	b.n	2e4 <__data_size+0x1b>
     442:	bf00      	nop

00000444 <__aeabi_i2d>:
     444:	f090 0f00 	teq	r0, #0
     448:	bf04      	itt	eq
     44a:	2100      	moveq	r1, #0
     44c:	4770      	bxeq	lr
     44e:	b530      	push	{r4, r5, lr}
     450:	f44f 6480 	mov.w	r4, #1024	; 0x400
     454:	f104 0432 	add.w	r4, r4, #50	; 0x32
     458:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
     45c:	bf48      	it	mi
     45e:	4240      	negmi	r0, r0
     460:	f04f 0100 	mov.w	r1, #0
     464:	e73e      	b.n	2e4 <__data_size+0x1b>
     466:	bf00      	nop

00000468 <__aeabi_f2d>:
     468:	0042      	lsls	r2, r0, #1
     46a:	ea4f 01e2 	mov.w	r1, r2, asr #3
     46e:	ea4f 0131 	mov.w	r1, r1, rrx
     472:	ea4f 7002 	mov.w	r0, r2, lsl #28
     476:	bf1f      	itttt	ne
     478:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
     47c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
     480:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
     484:	4770      	bxne	lr
     486:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
     48a:	bf08      	it	eq
     48c:	4770      	bxeq	lr
     48e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
     492:	bf04      	itt	eq
     494:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
     498:	4770      	bxeq	lr
     49a:	b530      	push	{r4, r5, lr}
     49c:	f44f 7460 	mov.w	r4, #896	; 0x380
     4a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     4a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     4a8:	e71c      	b.n	2e4 <__data_size+0x1b>
     4aa:	bf00      	nop

000004ac <__aeabi_ul2d>:
     4ac:	ea50 0201 	orrs.w	r2, r0, r1
     4b0:	bf08      	it	eq
     4b2:	4770      	bxeq	lr
     4b4:	b530      	push	{r4, r5, lr}
     4b6:	f04f 0500 	mov.w	r5, #0
     4ba:	e00a      	b.n	4d2 <__aeabi_l2d+0x16>

000004bc <__aeabi_l2d>:
     4bc:	ea50 0201 	orrs.w	r2, r0, r1
     4c0:	bf08      	it	eq
     4c2:	4770      	bxeq	lr
     4c4:	b530      	push	{r4, r5, lr}
     4c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
     4ca:	d502      	bpl.n	4d2 <__aeabi_l2d+0x16>
     4cc:	4240      	negs	r0, r0
     4ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     4d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
     4d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
     4da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
     4de:	f43f aed8 	beq.w	292 <__adddf3+0xe6>
     4e2:	f04f 0203 	mov.w	r2, #3
     4e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     4ea:	bf18      	it	ne
     4ec:	3203      	addne	r2, #3
     4ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     4f2:	bf18      	it	ne
     4f4:	3203      	addne	r2, #3
     4f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
     4fa:	f1c2 0320 	rsb	r3, r2, #32
     4fe:	fa00 fc03 	lsl.w	ip, r0, r3
     502:	fa20 f002 	lsr.w	r0, r0, r2
     506:	fa01 fe03 	lsl.w	lr, r1, r3
     50a:	ea40 000e 	orr.w	r0, r0, lr
     50e:	fa21 f102 	lsr.w	r1, r1, r2
     512:	4414      	add	r4, r2
     514:	e6bd      	b.n	292 <__adddf3+0xe6>
     516:	bf00      	nop

00000518 <__aeabi_dmul>:
     518:	b570      	push	{r4, r5, r6, lr}
     51a:	f04f 0cff 	mov.w	ip, #255	; 0xff
     51e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     522:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     526:	bf1d      	ittte	ne
     528:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     52c:	ea94 0f0c 	teqne	r4, ip
     530:	ea95 0f0c 	teqne	r5, ip
     534:	f000 f8de 	bleq	6f4 <__aeabi_dmul+0x1dc>
     538:	442c      	add	r4, r5
     53a:	ea81 0603 	eor.w	r6, r1, r3
     53e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
     542:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
     546:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
     54a:	bf18      	it	ne
     54c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
     550:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     554:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
     558:	d038      	beq.n	5cc <__aeabi_dmul+0xb4>
     55a:	fba0 ce02 	umull	ip, lr, r0, r2
     55e:	f04f 0500 	mov.w	r5, #0
     562:	fbe1 e502 	umlal	lr, r5, r1, r2
     566:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
     56a:	fbe0 e503 	umlal	lr, r5, r0, r3
     56e:	f04f 0600 	mov.w	r6, #0
     572:	fbe1 5603 	umlal	r5, r6, r1, r3
     576:	f09c 0f00 	teq	ip, #0
     57a:	bf18      	it	ne
     57c:	f04e 0e01 	orrne.w	lr, lr, #1
     580:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
     584:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
     588:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
     58c:	d204      	bcs.n	598 <__aeabi_dmul+0x80>
     58e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
     592:	416d      	adcs	r5, r5
     594:	eb46 0606 	adc.w	r6, r6, r6
     598:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
     59c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
     5a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
     5a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
     5a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
     5ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     5b0:	bf88      	it	hi
     5b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     5b6:	d81e      	bhi.n	5f6 <__aeabi_dmul+0xde>
     5b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
     5bc:	bf08      	it	eq
     5be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
     5c2:	f150 0000 	adcs.w	r0, r0, #0
     5c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     5ca:	bd70      	pop	{r4, r5, r6, pc}
     5cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
     5d0:	ea46 0101 	orr.w	r1, r6, r1
     5d4:	ea40 0002 	orr.w	r0, r0, r2
     5d8:	ea81 0103 	eor.w	r1, r1, r3
     5dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
     5e0:	bfc2      	ittt	gt
     5e2:	ebd4 050c 	rsbsgt	r5, r4, ip
     5e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     5ea:	bd70      	popgt	{r4, r5, r6, pc}
     5ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     5f0:	f04f 0e00 	mov.w	lr, #0
     5f4:	3c01      	subs	r4, #1
     5f6:	f300 80ab 	bgt.w	750 <__aeabi_dmul+0x238>
     5fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
     5fe:	bfde      	ittt	le
     600:	2000      	movle	r0, #0
     602:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
     606:	bd70      	pople	{r4, r5, r6, pc}
     608:	f1c4 0400 	rsb	r4, r4, #0
     60c:	3c20      	subs	r4, #32
     60e:	da35      	bge.n	67c <__aeabi_dmul+0x164>
     610:	340c      	adds	r4, #12
     612:	dc1b      	bgt.n	64c <__aeabi_dmul+0x134>
     614:	f104 0414 	add.w	r4, r4, #20
     618:	f1c4 0520 	rsb	r5, r4, #32
     61c:	fa00 f305 	lsl.w	r3, r0, r5
     620:	fa20 f004 	lsr.w	r0, r0, r4
     624:	fa01 f205 	lsl.w	r2, r1, r5
     628:	ea40 0002 	orr.w	r0, r0, r2
     62c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
     630:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     634:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     638:	fa21 f604 	lsr.w	r6, r1, r4
     63c:	eb42 0106 	adc.w	r1, r2, r6
     640:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     644:	bf08      	it	eq
     646:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     64a:	bd70      	pop	{r4, r5, r6, pc}
     64c:	f1c4 040c 	rsb	r4, r4, #12
     650:	f1c4 0520 	rsb	r5, r4, #32
     654:	fa00 f304 	lsl.w	r3, r0, r4
     658:	fa20 f005 	lsr.w	r0, r0, r5
     65c:	fa01 f204 	lsl.w	r2, r1, r4
     660:	ea40 0002 	orr.w	r0, r0, r2
     664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     668:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     66c:	f141 0100 	adc.w	r1, r1, #0
     670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     674:	bf08      	it	eq
     676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     67a:	bd70      	pop	{r4, r5, r6, pc}
     67c:	f1c4 0520 	rsb	r5, r4, #32
     680:	fa00 f205 	lsl.w	r2, r0, r5
     684:	ea4e 0e02 	orr.w	lr, lr, r2
     688:	fa20 f304 	lsr.w	r3, r0, r4
     68c:	fa01 f205 	lsl.w	r2, r1, r5
     690:	ea43 0302 	orr.w	r3, r3, r2
     694:	fa21 f004 	lsr.w	r0, r1, r4
     698:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     69c:	fa21 f204 	lsr.w	r2, r1, r4
     6a0:	ea20 0002 	bic.w	r0, r0, r2
     6a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
     6a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     6ac:	bf08      	it	eq
     6ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     6b2:	bd70      	pop	{r4, r5, r6, pc}
     6b4:	f094 0f00 	teq	r4, #0
     6b8:	d10f      	bne.n	6da <__aeabi_dmul+0x1c2>
     6ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
     6be:	0040      	lsls	r0, r0, #1
     6c0:	eb41 0101 	adc.w	r1, r1, r1
     6c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     6c8:	bf08      	it	eq
     6ca:	3c01      	subeq	r4, #1
     6cc:	d0f7      	beq.n	6be <__aeabi_dmul+0x1a6>
     6ce:	ea41 0106 	orr.w	r1, r1, r6
     6d2:	f095 0f00 	teq	r5, #0
     6d6:	bf18      	it	ne
     6d8:	4770      	bxne	lr
     6da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
     6de:	0052      	lsls	r2, r2, #1
     6e0:	eb43 0303 	adc.w	r3, r3, r3
     6e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
     6e8:	bf08      	it	eq
     6ea:	3d01      	subeq	r5, #1
     6ec:	d0f7      	beq.n	6de <__aeabi_dmul+0x1c6>
     6ee:	ea43 0306 	orr.w	r3, r3, r6
     6f2:	4770      	bx	lr
     6f4:	ea94 0f0c 	teq	r4, ip
     6f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     6fc:	bf18      	it	ne
     6fe:	ea95 0f0c 	teqne	r5, ip
     702:	d00c      	beq.n	71e <__aeabi_dmul+0x206>
     704:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     708:	bf18      	it	ne
     70a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     70e:	d1d1      	bne.n	6b4 <__aeabi_dmul+0x19c>
     710:	ea81 0103 	eor.w	r1, r1, r3
     714:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     718:	f04f 0000 	mov.w	r0, #0
     71c:	bd70      	pop	{r4, r5, r6, pc}
     71e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     722:	bf06      	itte	eq
     724:	4610      	moveq	r0, r2
     726:	4619      	moveq	r1, r3
     728:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     72c:	d019      	beq.n	762 <__aeabi_dmul+0x24a>
     72e:	ea94 0f0c 	teq	r4, ip
     732:	d102      	bne.n	73a <__aeabi_dmul+0x222>
     734:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
     738:	d113      	bne.n	762 <__aeabi_dmul+0x24a>
     73a:	ea95 0f0c 	teq	r5, ip
     73e:	d105      	bne.n	74c <__aeabi_dmul+0x234>
     740:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
     744:	bf1c      	itt	ne
     746:	4610      	movne	r0, r2
     748:	4619      	movne	r1, r3
     74a:	d10a      	bne.n	762 <__aeabi_dmul+0x24a>
     74c:	ea81 0103 	eor.w	r1, r1, r3
     750:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     754:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     758:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     75c:	f04f 0000 	mov.w	r0, #0
     760:	bd70      	pop	{r4, r5, r6, pc}
     762:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     766:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
     76a:	bd70      	pop	{r4, r5, r6, pc}

0000076c <__aeabi_ddiv>:
     76c:	b570      	push	{r4, r5, r6, lr}
     76e:	f04f 0cff 	mov.w	ip, #255	; 0xff
     772:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     776:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     77a:	bf1d      	ittte	ne
     77c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     780:	ea94 0f0c 	teqne	r4, ip
     784:	ea95 0f0c 	teqne	r5, ip
     788:	f000 f8a7 	bleq	8da <CONFIG_ISR_STACK_SIZE+0xda>
     78c:	eba4 0405 	sub.w	r4, r4, r5
     790:	ea81 0e03 	eor.w	lr, r1, r3
     794:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     798:	ea4f 3101 	mov.w	r1, r1, lsl #12
     79c:	f000 8088 	beq.w	8b0 <CONFIG_ISR_STACK_SIZE+0xb0>
     7a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
     7a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
     7a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
     7ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
     7b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
     7b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
     7b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
     7bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
     7c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
     7c4:	429d      	cmp	r5, r3
     7c6:	bf08      	it	eq
     7c8:	4296      	cmpeq	r6, r2
     7ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
     7ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
     7d2:	d202      	bcs.n	7da <__aeabi_ddiv+0x6e>
     7d4:	085b      	lsrs	r3, r3, #1
     7d6:	ea4f 0232 	mov.w	r2, r2, rrx
     7da:	1ab6      	subs	r6, r6, r2
     7dc:	eb65 0503 	sbc.w	r5, r5, r3
     7e0:	085b      	lsrs	r3, r3, #1
     7e2:	ea4f 0232 	mov.w	r2, r2, rrx
     7e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
     7ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
     7ee:	ebb6 0e02 	subs.w	lr, r6, r2
     7f2:	eb75 0e03 	sbcs.w	lr, r5, r3
     7f6:	bf22      	ittt	cs
     7f8:	1ab6      	subcs	r6, r6, r2
     7fa:	4675      	movcs	r5, lr
     7fc:	ea40 000c 	orrcs.w	r0, r0, ip
     800:	085b      	lsrs	r3, r3, #1
     802:	ea4f 0232 	mov.w	r2, r2, rrx
     806:	ebb6 0e02 	subs.w	lr, r6, r2
     80a:	eb75 0e03 	sbcs.w	lr, r5, r3
     80e:	bf22      	ittt	cs
     810:	1ab6      	subcs	r6, r6, r2
     812:	4675      	movcs	r5, lr
     814:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
     818:	085b      	lsrs	r3, r3, #1
     81a:	ea4f 0232 	mov.w	r2, r2, rrx
     81e:	ebb6 0e02 	subs.w	lr, r6, r2
     822:	eb75 0e03 	sbcs.w	lr, r5, r3
     826:	bf22      	ittt	cs
     828:	1ab6      	subcs	r6, r6, r2
     82a:	4675      	movcs	r5, lr
     82c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
     830:	085b      	lsrs	r3, r3, #1
     832:	ea4f 0232 	mov.w	r2, r2, rrx
     836:	ebb6 0e02 	subs.w	lr, r6, r2
     83a:	eb75 0e03 	sbcs.w	lr, r5, r3
     83e:	bf22      	ittt	cs
     840:	1ab6      	subcs	r6, r6, r2
     842:	4675      	movcs	r5, lr
     844:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
     848:	ea55 0e06 	orrs.w	lr, r5, r6
     84c:	d018      	beq.n	880 <CONFIG_ISR_STACK_SIZE+0x80>
     84e:	ea4f 1505 	mov.w	r5, r5, lsl #4
     852:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
     856:	ea4f 1606 	mov.w	r6, r6, lsl #4
     85a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     85e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
     862:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     866:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
     86a:	d1c0      	bne.n	7ee <__aeabi_ddiv+0x82>
     86c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     870:	d10b      	bne.n	88a <CONFIG_ISR_STACK_SIZE+0x8a>
     872:	ea41 0100 	orr.w	r1, r1, r0
     876:	f04f 0000 	mov.w	r0, #0
     87a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
     87e:	e7b6      	b.n	7ee <__aeabi_ddiv+0x82>
     880:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     884:	bf04      	itt	eq
     886:	4301      	orreq	r1, r0
     888:	2000      	moveq	r0, #0
     88a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     88e:	bf88      	it	hi
     890:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     894:	f63f aeaf 	bhi.w	5f6 <__aeabi_dmul+0xde>
     898:	ebb5 0c03 	subs.w	ip, r5, r3
     89c:	bf04      	itt	eq
     89e:	ebb6 0c02 	subseq.w	ip, r6, r2
     8a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     8a6:	f150 0000 	adcs.w	r0, r0, #0
     8aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     8ae:	bd70      	pop	{r4, r5, r6, pc}
     8b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
     8b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
     8b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
     8bc:	bfc2      	ittt	gt
     8be:	ebd4 050c 	rsbsgt	r5, r4, ip
     8c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     8c6:	bd70      	popgt	{r4, r5, r6, pc}
     8c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     8cc:	f04f 0e00 	mov.w	lr, #0
     8d0:	3c01      	subs	r4, #1
     8d2:	e690      	b.n	5f6 <__aeabi_dmul+0xde>
     8d4:	ea45 0e06 	orr.w	lr, r5, r6
     8d8:	e68d      	b.n	5f6 <__aeabi_dmul+0xde>
     8da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     8de:	ea94 0f0c 	teq	r4, ip
     8e2:	bf08      	it	eq
     8e4:	ea95 0f0c 	teqeq	r5, ip
     8e8:	f43f af3b 	beq.w	762 <__aeabi_dmul+0x24a>
     8ec:	ea94 0f0c 	teq	r4, ip
     8f0:	d10a      	bne.n	908 <CONFIG_ISR_STACK_SIZE+0x108>
     8f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     8f6:	f47f af34 	bne.w	762 <__aeabi_dmul+0x24a>
     8fa:	ea95 0f0c 	teq	r5, ip
     8fe:	f47f af25 	bne.w	74c <__aeabi_dmul+0x234>
     902:	4610      	mov	r0, r2
     904:	4619      	mov	r1, r3
     906:	e72c      	b.n	762 <__aeabi_dmul+0x24a>
     908:	ea95 0f0c 	teq	r5, ip
     90c:	d106      	bne.n	91c <CONFIG_ISR_STACK_SIZE+0x11c>
     90e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     912:	f43f aefd 	beq.w	710 <__aeabi_dmul+0x1f8>
     916:	4610      	mov	r0, r2
     918:	4619      	mov	r1, r3
     91a:	e722      	b.n	762 <__aeabi_dmul+0x24a>
     91c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     920:	bf18      	it	ne
     922:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     926:	f47f aec5 	bne.w	6b4 <__aeabi_dmul+0x19c>
     92a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
     92e:	f47f af0d 	bne.w	74c <__aeabi_dmul+0x234>
     932:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
     936:	f47f aeeb 	bne.w	710 <__aeabi_dmul+0x1f8>
     93a:	e712      	b.n	762 <__aeabi_dmul+0x24a>

0000093c <__gedf2>:
     93c:	f04f 3cff 	mov.w	ip, #4294967295
     940:	e006      	b.n	950 <__cmpdf2+0x4>
     942:	bf00      	nop

00000944 <__ledf2>:
     944:	f04f 0c01 	mov.w	ip, #1
     948:	e002      	b.n	950 <__cmpdf2+0x4>
     94a:	bf00      	nop

0000094c <__cmpdf2>:
     94c:	f04f 0c01 	mov.w	ip, #1
     950:	f84d cd04 	str.w	ip, [sp, #-4]!
     954:	ea4f 0c41 	mov.w	ip, r1, lsl #1
     958:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     95c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
     960:	bf18      	it	ne
     962:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
     966:	d01b      	beq.n	9a0 <__cmpdf2+0x54>
     968:	b001      	add	sp, #4
     96a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
     96e:	bf0c      	ite	eq
     970:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
     974:	ea91 0f03 	teqne	r1, r3
     978:	bf02      	ittt	eq
     97a:	ea90 0f02 	teqeq	r0, r2
     97e:	2000      	moveq	r0, #0
     980:	4770      	bxeq	lr
     982:	f110 0f00 	cmn.w	r0, #0
     986:	ea91 0f03 	teq	r1, r3
     98a:	bf58      	it	pl
     98c:	4299      	cmppl	r1, r3
     98e:	bf08      	it	eq
     990:	4290      	cmpeq	r0, r2
     992:	bf2c      	ite	cs
     994:	17d8      	asrcs	r0, r3, #31
     996:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
     99a:	f040 0001 	orr.w	r0, r0, #1
     99e:	4770      	bx	lr
     9a0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
     9a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     9a8:	d102      	bne.n	9b0 <__cmpdf2+0x64>
     9aa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
     9ae:	d107      	bne.n	9c0 <__cmpdf2+0x74>
     9b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
     9b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     9b8:	d1d6      	bne.n	968 <__cmpdf2+0x1c>
     9ba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
     9be:	d0d3      	beq.n	968 <__cmpdf2+0x1c>
     9c0:	f85d 0b04 	ldr.w	r0, [sp], #4
     9c4:	4770      	bx	lr
     9c6:	bf00      	nop

000009c8 <__aeabi_cdrcmple>:
     9c8:	4684      	mov	ip, r0
     9ca:	4610      	mov	r0, r2
     9cc:	4662      	mov	r2, ip
     9ce:	468c      	mov	ip, r1
     9d0:	4619      	mov	r1, r3
     9d2:	4663      	mov	r3, ip
     9d4:	e000      	b.n	9d8 <__aeabi_cdcmpeq>
     9d6:	bf00      	nop

000009d8 <__aeabi_cdcmpeq>:
     9d8:	b501      	push	{r0, lr}
     9da:	f7ff ffb7 	bl	94c <__cmpdf2>
     9de:	2800      	cmp	r0, #0
     9e0:	bf48      	it	mi
     9e2:	f110 0f00 	cmnmi.w	r0, #0
     9e6:	bd01      	pop	{r0, pc}

000009e8 <__aeabi_dcmpeq>:
     9e8:	f84d ed08 	str.w	lr, [sp, #-8]!
     9ec:	f7ff fff4 	bl	9d8 <__aeabi_cdcmpeq>
     9f0:	bf0c      	ite	eq
     9f2:	2001      	moveq	r0, #1
     9f4:	2000      	movne	r0, #0
     9f6:	f85d fb08 	ldr.w	pc, [sp], #8
     9fa:	bf00      	nop

000009fc <__aeabi_dcmplt>:
     9fc:	f84d ed08 	str.w	lr, [sp, #-8]!
     a00:	f7ff ffea 	bl	9d8 <__aeabi_cdcmpeq>
     a04:	bf34      	ite	cc
     a06:	2001      	movcc	r0, #1
     a08:	2000      	movcs	r0, #0
     a0a:	f85d fb08 	ldr.w	pc, [sp], #8
     a0e:	bf00      	nop

00000a10 <__aeabi_dcmple>:
     a10:	f84d ed08 	str.w	lr, [sp, #-8]!
     a14:	f7ff ffe0 	bl	9d8 <__aeabi_cdcmpeq>
     a18:	bf94      	ite	ls
     a1a:	2001      	movls	r0, #1
     a1c:	2000      	movhi	r0, #0
     a1e:	f85d fb08 	ldr.w	pc, [sp], #8
     a22:	bf00      	nop

00000a24 <__aeabi_dcmpge>:
     a24:	f84d ed08 	str.w	lr, [sp, #-8]!
     a28:	f7ff ffce 	bl	9c8 <__aeabi_cdrcmple>
     a2c:	bf94      	ite	ls
     a2e:	2001      	movls	r0, #1
     a30:	2000      	movhi	r0, #0
     a32:	f85d fb08 	ldr.w	pc, [sp], #8
     a36:	bf00      	nop

00000a38 <__aeabi_dcmpgt>:
     a38:	f84d ed08 	str.w	lr, [sp, #-8]!
     a3c:	f7ff ffc4 	bl	9c8 <__aeabi_cdrcmple>
     a40:	bf34      	ite	cc
     a42:	2001      	movcc	r0, #1
     a44:	2000      	movcs	r0, #0
     a46:	f85d fb08 	ldr.w	pc, [sp], #8
     a4a:	bf00      	nop

00000a4c <__aeabi_d2iz>:
     a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
     a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
     a54:	d215      	bcs.n	a82 <__aeabi_d2iz+0x36>
     a56:	d511      	bpl.n	a7c <__aeabi_d2iz+0x30>
     a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
     a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
     a60:	d912      	bls.n	a88 <__aeabi_d2iz+0x3c>
     a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
     a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
     a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     a72:	fa23 f002 	lsr.w	r0, r3, r2
     a76:	bf18      	it	ne
     a78:	4240      	negne	r0, r0
     a7a:	4770      	bx	lr
     a7c:	f04f 0000 	mov.w	r0, #0
     a80:	4770      	bx	lr
     a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
     a86:	d105      	bne.n	a94 <__aeabi_d2iz+0x48>
     a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
     a8c:	bf08      	it	eq
     a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
     a92:	4770      	bx	lr
     a94:	f04f 0000 	mov.w	r0, #0
     a98:	4770      	bx	lr
     a9a:	bf00      	nop

00000a9c <__aeabi_d2f>:
     a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
     aa0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
     aa4:	bf24      	itt	cs
     aa6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
     aaa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
     aae:	d90d      	bls.n	acc <__aeabi_d2f+0x30>
     ab0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     ab4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
     ab8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
     abc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
     ac0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
     ac4:	bf08      	it	eq
     ac6:	f020 0001 	biceq.w	r0, r0, #1
     aca:	4770      	bx	lr
     acc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
     ad0:	d121      	bne.n	b16 <__aeabi_d2f+0x7a>
     ad2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
     ad6:	bfbc      	itt	lt
     ad8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
     adc:	4770      	bxlt	lr
     ade:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     ae2:	ea4f 5252 	mov.w	r2, r2, lsr #21
     ae6:	f1c2 0218 	rsb	r2, r2, #24
     aea:	f1c2 0c20 	rsb	ip, r2, #32
     aee:	fa10 f30c 	lsls.w	r3, r0, ip
     af2:	fa20 f002 	lsr.w	r0, r0, r2
     af6:	bf18      	it	ne
     af8:	f040 0001 	orrne.w	r0, r0, #1
     afc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     b00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
     b04:	fa03 fc0c 	lsl.w	ip, r3, ip
     b08:	ea40 000c 	orr.w	r0, r0, ip
     b0c:	fa23 f302 	lsr.w	r3, r3, r2
     b10:	ea4f 0343 	mov.w	r3, r3, lsl #1
     b14:	e7cc      	b.n	ab0 <__aeabi_d2f+0x14>
     b16:	ea7f 5362 	mvns.w	r3, r2, asr #21
     b1a:	d107      	bne.n	b2c <__aeabi_d2f+0x90>
     b1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
     b20:	bf1e      	ittt	ne
     b22:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
     b26:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
     b2a:	4770      	bxne	lr
     b2c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
     b30:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     b34:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     b38:	4770      	bx	lr
     b3a:	bf00      	nop

00000b3c <__aeabi_frsub>:
     b3c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
     b40:	e002      	b.n	b48 <__addsf3>
     b42:	bf00      	nop

00000b44 <__aeabi_fsub>:
     b44:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00000b48 <__addsf3>:
     b48:	0042      	lsls	r2, r0, #1
     b4a:	bf1f      	itttt	ne
     b4c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
     b50:	ea92 0f03 	teqne	r2, r3
     b54:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
     b58:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     b5c:	d06a      	beq.n	c34 <__addsf3+0xec>
     b5e:	ea4f 6212 	mov.w	r2, r2, lsr #24
     b62:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
     b66:	bfc1      	itttt	gt
     b68:	18d2      	addgt	r2, r2, r3
     b6a:	4041      	eorgt	r1, r0
     b6c:	4048      	eorgt	r0, r1
     b6e:	4041      	eorgt	r1, r0
     b70:	bfb8      	it	lt
     b72:	425b      	neglt	r3, r3
     b74:	2b19      	cmp	r3, #25
     b76:	bf88      	it	hi
     b78:	4770      	bxhi	lr
     b7a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
     b7e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     b82:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
     b86:	bf18      	it	ne
     b88:	4240      	negne	r0, r0
     b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     b8e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
     b92:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
     b96:	bf18      	it	ne
     b98:	4249      	negne	r1, r1
     b9a:	ea92 0f03 	teq	r2, r3
     b9e:	d03f      	beq.n	c20 <__addsf3+0xd8>
     ba0:	f1a2 0201 	sub.w	r2, r2, #1
     ba4:	fa41 fc03 	asr.w	ip, r1, r3
     ba8:	eb10 000c 	adds.w	r0, r0, ip
     bac:	f1c3 0320 	rsb	r3, r3, #32
     bb0:	fa01 f103 	lsl.w	r1, r1, r3
     bb4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
     bb8:	d502      	bpl.n	bc0 <__addsf3+0x78>
     bba:	4249      	negs	r1, r1
     bbc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
     bc0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
     bc4:	d313      	bcc.n	bee <__addsf3+0xa6>
     bc6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
     bca:	d306      	bcc.n	bda <__addsf3+0x92>
     bcc:	0840      	lsrs	r0, r0, #1
     bce:	ea4f 0131 	mov.w	r1, r1, rrx
     bd2:	f102 0201 	add.w	r2, r2, #1
     bd6:	2afe      	cmp	r2, #254	; 0xfe
     bd8:	d251      	bcs.n	c7e <__addsf3+0x136>
     bda:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
     bde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     be2:	bf08      	it	eq
     be4:	f020 0001 	biceq.w	r0, r0, #1
     be8:	ea40 0003 	orr.w	r0, r0, r3
     bec:	4770      	bx	lr
     bee:	0049      	lsls	r1, r1, #1
     bf0:	eb40 0000 	adc.w	r0, r0, r0
     bf4:	3a01      	subs	r2, #1
     bf6:	bf28      	it	cs
     bf8:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
     bfc:	d2ed      	bcs.n	bda <__addsf3+0x92>
     bfe:	fab0 fc80 	clz	ip, r0
     c02:	f1ac 0c08 	sub.w	ip, ip, #8
     c06:	ebb2 020c 	subs.w	r2, r2, ip
     c0a:	fa00 f00c 	lsl.w	r0, r0, ip
     c0e:	bfaa      	itet	ge
     c10:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
     c14:	4252      	neglt	r2, r2
     c16:	4318      	orrge	r0, r3
     c18:	bfbc      	itt	lt
     c1a:	40d0      	lsrlt	r0, r2
     c1c:	4318      	orrlt	r0, r3
     c1e:	4770      	bx	lr
     c20:	f092 0f00 	teq	r2, #0
     c24:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
     c28:	bf06      	itte	eq
     c2a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
     c2e:	3201      	addeq	r2, #1
     c30:	3b01      	subne	r3, #1
     c32:	e7b5      	b.n	ba0 <__addsf3+0x58>
     c34:	ea4f 0341 	mov.w	r3, r1, lsl #1
     c38:	ea7f 6c22 	mvns.w	ip, r2, asr #24
     c3c:	bf18      	it	ne
     c3e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     c42:	d021      	beq.n	c88 <__addsf3+0x140>
     c44:	ea92 0f03 	teq	r2, r3
     c48:	d004      	beq.n	c54 <__addsf3+0x10c>
     c4a:	f092 0f00 	teq	r2, #0
     c4e:	bf08      	it	eq
     c50:	4608      	moveq	r0, r1
     c52:	4770      	bx	lr
     c54:	ea90 0f01 	teq	r0, r1
     c58:	bf1c      	itt	ne
     c5a:	2000      	movne	r0, #0
     c5c:	4770      	bxne	lr
     c5e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
     c62:	d104      	bne.n	c6e <__addsf3+0x126>
     c64:	0040      	lsls	r0, r0, #1
     c66:	bf28      	it	cs
     c68:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
     c6c:	4770      	bx	lr
     c6e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
     c72:	bf3c      	itt	cc
     c74:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
     c78:	4770      	bxcc	lr
     c7a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
     c7e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
     c82:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     c86:	4770      	bx	lr
     c88:	ea7f 6222 	mvns.w	r2, r2, asr #24
     c8c:	bf16      	itet	ne
     c8e:	4608      	movne	r0, r1
     c90:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
     c94:	4601      	movne	r1, r0
     c96:	0242      	lsls	r2, r0, #9
     c98:	bf06      	itte	eq
     c9a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
     c9e:	ea90 0f01 	teqeq	r0, r1
     ca2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
     ca6:	4770      	bx	lr

00000ca8 <__aeabi_ui2f>:
     ca8:	f04f 0300 	mov.w	r3, #0
     cac:	e004      	b.n	cb8 <__aeabi_i2f+0x8>
     cae:	bf00      	nop

00000cb0 <__aeabi_i2f>:
     cb0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
     cb4:	bf48      	it	mi
     cb6:	4240      	negmi	r0, r0
     cb8:	ea5f 0c00 	movs.w	ip, r0
     cbc:	bf08      	it	eq
     cbe:	4770      	bxeq	lr
     cc0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
     cc4:	4601      	mov	r1, r0
     cc6:	f04f 0000 	mov.w	r0, #0
     cca:	e01c      	b.n	d06 <__aeabi_l2f+0x2a>

00000ccc <__aeabi_ul2f>:
     ccc:	ea50 0201 	orrs.w	r2, r0, r1
     cd0:	bf08      	it	eq
     cd2:	4770      	bxeq	lr
     cd4:	f04f 0300 	mov.w	r3, #0
     cd8:	e00a      	b.n	cf0 <__aeabi_l2f+0x14>
     cda:	bf00      	nop

00000cdc <__aeabi_l2f>:
     cdc:	ea50 0201 	orrs.w	r2, r0, r1
     ce0:	bf08      	it	eq
     ce2:	4770      	bxeq	lr
     ce4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
     ce8:	d502      	bpl.n	cf0 <__aeabi_l2f+0x14>
     cea:	4240      	negs	r0, r0
     cec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     cf0:	ea5f 0c01 	movs.w	ip, r1
     cf4:	bf02      	ittt	eq
     cf6:	4684      	moveq	ip, r0
     cf8:	4601      	moveq	r1, r0
     cfa:	2000      	moveq	r0, #0
     cfc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
     d00:	bf08      	it	eq
     d02:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
     d06:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
     d0a:	fabc f28c 	clz	r2, ip
     d0e:	3a08      	subs	r2, #8
     d10:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
     d14:	db10      	blt.n	d38 <__aeabi_l2f+0x5c>
     d16:	fa01 fc02 	lsl.w	ip, r1, r2
     d1a:	4463      	add	r3, ip
     d1c:	fa00 fc02 	lsl.w	ip, r0, r2
     d20:	f1c2 0220 	rsb	r2, r2, #32
     d24:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     d28:	fa20 f202 	lsr.w	r2, r0, r2
     d2c:	eb43 0002 	adc.w	r0, r3, r2
     d30:	bf08      	it	eq
     d32:	f020 0001 	biceq.w	r0, r0, #1
     d36:	4770      	bx	lr
     d38:	f102 0220 	add.w	r2, r2, #32
     d3c:	fa01 fc02 	lsl.w	ip, r1, r2
     d40:	f1c2 0220 	rsb	r2, r2, #32
     d44:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
     d48:	fa21 f202 	lsr.w	r2, r1, r2
     d4c:	eb43 0002 	adc.w	r0, r3, r2
     d50:	bf08      	it	eq
     d52:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
     d56:	4770      	bx	lr

00000d58 <__aeabi_fmul>:
     d58:	f04f 0cff 	mov.w	ip, #255	; 0xff
     d5c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
     d60:	bf1e      	ittt	ne
     d62:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
     d66:	ea92 0f0c 	teqne	r2, ip
     d6a:	ea93 0f0c 	teqne	r3, ip
     d6e:	d06f      	beq.n	e50 <__aeabi_fmul+0xf8>
     d70:	441a      	add	r2, r3
     d72:	ea80 0c01 	eor.w	ip, r0, r1
     d76:	0240      	lsls	r0, r0, #9
     d78:	bf18      	it	ne
     d7a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
     d7e:	d01e      	beq.n	dbe <__aeabi_fmul+0x66>
     d80:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
     d84:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
     d88:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
     d8c:	fba0 3101 	umull	r3, r1, r0, r1
     d90:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
     d94:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
     d98:	bf3e      	ittt	cc
     d9a:	0049      	lslcc	r1, r1, #1
     d9c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
     da0:	005b      	lslcc	r3, r3, #1
     da2:	ea40 0001 	orr.w	r0, r0, r1
     da6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
     daa:	2afd      	cmp	r2, #253	; 0xfd
     dac:	d81d      	bhi.n	dea <__aeabi_fmul+0x92>
     dae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
     db2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     db6:	bf08      	it	eq
     db8:	f020 0001 	biceq.w	r0, r0, #1
     dbc:	4770      	bx	lr
     dbe:	f090 0f00 	teq	r0, #0
     dc2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
     dc6:	bf08      	it	eq
     dc8:	0249      	lsleq	r1, r1, #9
     dca:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
     dce:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
     dd2:	3a7f      	subs	r2, #127	; 0x7f
     dd4:	bfc2      	ittt	gt
     dd6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
     dda:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
     dde:	4770      	bxgt	lr
     de0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     de4:	f04f 0300 	mov.w	r3, #0
     de8:	3a01      	subs	r2, #1
     dea:	dc5d      	bgt.n	ea8 <__aeabi_fmul+0x150>
     dec:	f112 0f19 	cmn.w	r2, #25
     df0:	bfdc      	itt	le
     df2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
     df6:	4770      	bxle	lr
     df8:	f1c2 0200 	rsb	r2, r2, #0
     dfc:	0041      	lsls	r1, r0, #1
     dfe:	fa21 f102 	lsr.w	r1, r1, r2
     e02:	f1c2 0220 	rsb	r2, r2, #32
     e06:	fa00 fc02 	lsl.w	ip, r0, r2
     e0a:	ea5f 0031 	movs.w	r0, r1, rrx
     e0e:	f140 0000 	adc.w	r0, r0, #0
     e12:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
     e16:	bf08      	it	eq
     e18:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
     e1c:	4770      	bx	lr
     e1e:	f092 0f00 	teq	r2, #0
     e22:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
     e26:	bf02      	ittt	eq
     e28:	0040      	lsleq	r0, r0, #1
     e2a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
     e2e:	3a01      	subeq	r2, #1
     e30:	d0f9      	beq.n	e26 <__aeabi_fmul+0xce>
     e32:	ea40 000c 	orr.w	r0, r0, ip
     e36:	f093 0f00 	teq	r3, #0
     e3a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     e3e:	bf02      	ittt	eq
     e40:	0049      	lsleq	r1, r1, #1
     e42:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
     e46:	3b01      	subeq	r3, #1
     e48:	d0f9      	beq.n	e3e <__aeabi_fmul+0xe6>
     e4a:	ea41 010c 	orr.w	r1, r1, ip
     e4e:	e78f      	b.n	d70 <__aeabi_fmul+0x18>
     e50:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
     e54:	ea92 0f0c 	teq	r2, ip
     e58:	bf18      	it	ne
     e5a:	ea93 0f0c 	teqne	r3, ip
     e5e:	d00a      	beq.n	e76 <__aeabi_fmul+0x11e>
     e60:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
     e64:	bf18      	it	ne
     e66:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
     e6a:	d1d8      	bne.n	e1e <__aeabi_fmul+0xc6>
     e6c:	ea80 0001 	eor.w	r0, r0, r1
     e70:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
     e74:	4770      	bx	lr
     e76:	f090 0f00 	teq	r0, #0
     e7a:	bf17      	itett	ne
     e7c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
     e80:	4608      	moveq	r0, r1
     e82:	f091 0f00 	teqne	r1, #0
     e86:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
     e8a:	d014      	beq.n	eb6 <__aeabi_fmul+0x15e>
     e8c:	ea92 0f0c 	teq	r2, ip
     e90:	d101      	bne.n	e96 <__aeabi_fmul+0x13e>
     e92:	0242      	lsls	r2, r0, #9
     e94:	d10f      	bne.n	eb6 <__aeabi_fmul+0x15e>
     e96:	ea93 0f0c 	teq	r3, ip
     e9a:	d103      	bne.n	ea4 <__aeabi_fmul+0x14c>
     e9c:	024b      	lsls	r3, r1, #9
     e9e:	bf18      	it	ne
     ea0:	4608      	movne	r0, r1
     ea2:	d108      	bne.n	eb6 <__aeabi_fmul+0x15e>
     ea4:	ea80 0001 	eor.w	r0, r0, r1
     ea8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
     eac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     eb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     eb4:	4770      	bx	lr
     eb6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     eba:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
     ebe:	4770      	bx	lr

00000ec0 <__aeabi_fdiv>:
     ec0:	f04f 0cff 	mov.w	ip, #255	; 0xff
     ec4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
     ec8:	bf1e      	ittt	ne
     eca:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
     ece:	ea92 0f0c 	teqne	r2, ip
     ed2:	ea93 0f0c 	teqne	r3, ip
     ed6:	d069      	beq.n	fac <__aeabi_fdiv+0xec>
     ed8:	eba2 0203 	sub.w	r2, r2, r3
     edc:	ea80 0c01 	eor.w	ip, r0, r1
     ee0:	0249      	lsls	r1, r1, #9
     ee2:	ea4f 2040 	mov.w	r0, r0, lsl #9
     ee6:	d037      	beq.n	f58 <__aeabi_fdiv+0x98>
     ee8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
     eec:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
     ef0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
     ef4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
     ef8:	428b      	cmp	r3, r1
     efa:	bf38      	it	cc
     efc:	005b      	lslcc	r3, r3, #1
     efe:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
     f02:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
     f06:	428b      	cmp	r3, r1
     f08:	bf24      	itt	cs
     f0a:	1a5b      	subcs	r3, r3, r1
     f0c:	ea40 000c 	orrcs.w	r0, r0, ip
     f10:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
     f14:	bf24      	itt	cs
     f16:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
     f1a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
     f1e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
     f22:	bf24      	itt	cs
     f24:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
     f28:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
     f2c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
     f30:	bf24      	itt	cs
     f32:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
     f36:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
     f3a:	011b      	lsls	r3, r3, #4
     f3c:	bf18      	it	ne
     f3e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
     f42:	d1e0      	bne.n	f06 <__aeabi_fdiv+0x46>
     f44:	2afd      	cmp	r2, #253	; 0xfd
     f46:	f63f af50 	bhi.w	dea <__aeabi_fmul+0x92>
     f4a:	428b      	cmp	r3, r1
     f4c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     f50:	bf08      	it	eq
     f52:	f020 0001 	biceq.w	r0, r0, #1
     f56:	4770      	bx	lr
     f58:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
     f5c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
     f60:	327f      	adds	r2, #127	; 0x7f
     f62:	bfc2      	ittt	gt
     f64:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
     f68:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
     f6c:	4770      	bxgt	lr
     f6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     f72:	f04f 0300 	mov.w	r3, #0
     f76:	3a01      	subs	r2, #1
     f78:	e737      	b.n	dea <__aeabi_fmul+0x92>
     f7a:	f092 0f00 	teq	r2, #0
     f7e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
     f82:	bf02      	ittt	eq
     f84:	0040      	lsleq	r0, r0, #1
     f86:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
     f8a:	3a01      	subeq	r2, #1
     f8c:	d0f9      	beq.n	f82 <__aeabi_fdiv+0xc2>
     f8e:	ea40 000c 	orr.w	r0, r0, ip
     f92:	f093 0f00 	teq	r3, #0
     f96:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     f9a:	bf02      	ittt	eq
     f9c:	0049      	lsleq	r1, r1, #1
     f9e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
     fa2:	3b01      	subeq	r3, #1
     fa4:	d0f9      	beq.n	f9a <__aeabi_fdiv+0xda>
     fa6:	ea41 010c 	orr.w	r1, r1, ip
     faa:	e795      	b.n	ed8 <__aeabi_fdiv+0x18>
     fac:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
     fb0:	ea92 0f0c 	teq	r2, ip
     fb4:	d108      	bne.n	fc8 <__aeabi_fdiv+0x108>
     fb6:	0242      	lsls	r2, r0, #9
     fb8:	f47f af7d 	bne.w	eb6 <__aeabi_fmul+0x15e>
     fbc:	ea93 0f0c 	teq	r3, ip
     fc0:	f47f af70 	bne.w	ea4 <__aeabi_fmul+0x14c>
     fc4:	4608      	mov	r0, r1
     fc6:	e776      	b.n	eb6 <__aeabi_fmul+0x15e>
     fc8:	ea93 0f0c 	teq	r3, ip
     fcc:	d104      	bne.n	fd8 <__aeabi_fdiv+0x118>
     fce:	024b      	lsls	r3, r1, #9
     fd0:	f43f af4c 	beq.w	e6c <__aeabi_fmul+0x114>
     fd4:	4608      	mov	r0, r1
     fd6:	e76e      	b.n	eb6 <__aeabi_fmul+0x15e>
     fd8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
     fdc:	bf18      	it	ne
     fde:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
     fe2:	d1ca      	bne.n	f7a <__aeabi_fdiv+0xba>
     fe4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
     fe8:	f47f af5c 	bne.w	ea4 <__aeabi_fmul+0x14c>
     fec:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
     ff0:	f47f af3c 	bne.w	e6c <__aeabi_fmul+0x114>
     ff4:	e75f      	b.n	eb6 <__aeabi_fmul+0x15e>
     ff6:	bf00      	nop

00000ff8 <__gesf2>:
     ff8:	f04f 3cff 	mov.w	ip, #4294967295
     ffc:	e006      	b.n	100c <__cmpsf2+0x4>
     ffe:	bf00      	nop

00001000 <__lesf2>:
    1000:	f04f 0c01 	mov.w	ip, #1
    1004:	e002      	b.n	100c <__cmpsf2+0x4>
    1006:	bf00      	nop

00001008 <__cmpsf2>:
    1008:	f04f 0c01 	mov.w	ip, #1
    100c:	f84d cd04 	str.w	ip, [sp, #-4]!
    1010:	ea4f 0240 	mov.w	r2, r0, lsl #1
    1014:	ea4f 0341 	mov.w	r3, r1, lsl #1
    1018:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    101c:	bf18      	it	ne
    101e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    1022:	d011      	beq.n	1048 <__cmpsf2+0x40>
    1024:	b001      	add	sp, #4
    1026:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
    102a:	bf18      	it	ne
    102c:	ea90 0f01 	teqne	r0, r1
    1030:	bf58      	it	pl
    1032:	ebb2 0003 	subspl.w	r0, r2, r3
    1036:	bf88      	it	hi
    1038:	17c8      	asrhi	r0, r1, #31
    103a:	bf38      	it	cc
    103c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
    1040:	bf18      	it	ne
    1042:	f040 0001 	orrne.w	r0, r0, #1
    1046:	4770      	bx	lr
    1048:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    104c:	d102      	bne.n	1054 <__cmpsf2+0x4c>
    104e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
    1052:	d105      	bne.n	1060 <__cmpsf2+0x58>
    1054:	ea7f 6c23 	mvns.w	ip, r3, asr #24
    1058:	d1e4      	bne.n	1024 <__cmpsf2+0x1c>
    105a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
    105e:	d0e1      	beq.n	1024 <__cmpsf2+0x1c>
    1060:	f85d 0b04 	ldr.w	r0, [sp], #4
    1064:	4770      	bx	lr
    1066:	bf00      	nop

00001068 <__aeabi_cfrcmple>:
    1068:	4684      	mov	ip, r0
    106a:	4608      	mov	r0, r1
    106c:	4661      	mov	r1, ip
    106e:	e7ff      	b.n	1070 <__aeabi_cfcmpeq>

00001070 <__aeabi_cfcmpeq>:
    1070:	b50f      	push	{r0, r1, r2, r3, lr}
    1072:	f7ff ffc9 	bl	1008 <__cmpsf2>
    1076:	2800      	cmp	r0, #0
    1078:	bf48      	it	mi
    107a:	f110 0f00 	cmnmi.w	r0, #0
    107e:	bd0f      	pop	{r0, r1, r2, r3, pc}

00001080 <__aeabi_fcmpeq>:
    1080:	f84d ed08 	str.w	lr, [sp, #-8]!
    1084:	f7ff fff4 	bl	1070 <__aeabi_cfcmpeq>
    1088:	bf0c      	ite	eq
    108a:	2001      	moveq	r0, #1
    108c:	2000      	movne	r0, #0
    108e:	f85d fb08 	ldr.w	pc, [sp], #8
    1092:	bf00      	nop

00001094 <__aeabi_fcmplt>:
    1094:	f84d ed08 	str.w	lr, [sp, #-8]!
    1098:	f7ff ffea 	bl	1070 <__aeabi_cfcmpeq>
    109c:	bf34      	ite	cc
    109e:	2001      	movcc	r0, #1
    10a0:	2000      	movcs	r0, #0
    10a2:	f85d fb08 	ldr.w	pc, [sp], #8
    10a6:	bf00      	nop

000010a8 <__aeabi_fcmple>:
    10a8:	f84d ed08 	str.w	lr, [sp, #-8]!
    10ac:	f7ff ffe0 	bl	1070 <__aeabi_cfcmpeq>
    10b0:	bf94      	ite	ls
    10b2:	2001      	movls	r0, #1
    10b4:	2000      	movhi	r0, #0
    10b6:	f85d fb08 	ldr.w	pc, [sp], #8
    10ba:	bf00      	nop

000010bc <__aeabi_fcmpge>:
    10bc:	f84d ed08 	str.w	lr, [sp, #-8]!
    10c0:	f7ff ffd2 	bl	1068 <__aeabi_cfrcmple>
    10c4:	bf94      	ite	ls
    10c6:	2001      	movls	r0, #1
    10c8:	2000      	movhi	r0, #0
    10ca:	f85d fb08 	ldr.w	pc, [sp], #8
    10ce:	bf00      	nop

000010d0 <__aeabi_fcmpgt>:
    10d0:	f84d ed08 	str.w	lr, [sp, #-8]!
    10d4:	f7ff ffc8 	bl	1068 <__aeabi_cfrcmple>
    10d8:	bf34      	ite	cc
    10da:	2001      	movcc	r0, #1
    10dc:	2000      	movcs	r0, #0
    10de:	f85d fb08 	ldr.w	pc, [sp], #8
    10e2:	bf00      	nop

000010e4 <__aeabi_f2iz>:
    10e4:	ea4f 0240 	mov.w	r2, r0, lsl #1
    10e8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
    10ec:	d30f      	bcc.n	110e <__aeabi_f2iz+0x2a>
    10ee:	f04f 039e 	mov.w	r3, #158	; 0x9e
    10f2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
    10f6:	d90d      	bls.n	1114 <__aeabi_f2iz+0x30>
    10f8:	ea4f 2300 	mov.w	r3, r0, lsl #8
    10fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    1100:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    1104:	fa23 f002 	lsr.w	r0, r3, r2
    1108:	bf18      	it	ne
    110a:	4240      	negne	r0, r0
    110c:	4770      	bx	lr
    110e:	f04f 0000 	mov.w	r0, #0
    1112:	4770      	bx	lr
    1114:	f112 0f61 	cmn.w	r2, #97	; 0x61
    1118:	d101      	bne.n	111e <__aeabi_f2iz+0x3a>
    111a:	0242      	lsls	r2, r0, #9
    111c:	d105      	bne.n	112a <__aeabi_f2iz+0x46>
    111e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
    1122:	bf08      	it	eq
    1124:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    1128:	4770      	bx	lr
    112a:	f04f 0000 	mov.w	r0, #0
    112e:	4770      	bx	lr

00001130 <__aeabi_uldivmod>:
    1130:	b953      	cbnz	r3, 1148 <__aeabi_uldivmod+0x18>
    1132:	b94a      	cbnz	r2, 1148 <__aeabi_uldivmod+0x18>
    1134:	2900      	cmp	r1, #0
    1136:	bf08      	it	eq
    1138:	2800      	cmpeq	r0, #0
    113a:	bf1c      	itt	ne
    113c:	f04f 31ff 	movne.w	r1, #4294967295
    1140:	f04f 30ff 	movne.w	r0, #4294967295
    1144:	f000 b9a4 	b.w	1490 <__aeabi_idiv0>
    1148:	f1ad 0c08 	sub.w	ip, sp, #8
    114c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    1150:	f000 f83e 	bl	11d0 <__udivmoddi4>
    1154:	f8dd e004 	ldr.w	lr, [sp, #4]
    1158:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    115c:	b004      	add	sp, #16
    115e:	4770      	bx	lr

00001160 <__aeabi_d2lz>:
    1160:	b538      	push	{r3, r4, r5, lr}
    1162:	4605      	mov	r5, r0
    1164:	460c      	mov	r4, r1
    1166:	4628      	mov	r0, r5
    1168:	4621      	mov	r1, r4
    116a:	2200      	movs	r2, #0
    116c:	2300      	movs	r3, #0
    116e:	f7ff fc45 	bl	9fc <__aeabi_dcmplt>
    1172:	b928      	cbnz	r0, 1180 <__aeabi_d2lz+0x20>
    1174:	4628      	mov	r0, r5
    1176:	4621      	mov	r1, r4
    1178:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    117c:	f000 b80a 	b.w	1194 <__aeabi_d2ulz>
    1180:	4628      	mov	r0, r5
    1182:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
    1186:	f000 f805 	bl	1194 <__aeabi_d2ulz>
    118a:	4240      	negs	r0, r0
    118c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    1190:	bd38      	pop	{r3, r4, r5, pc}
    1192:	bf00      	nop

00001194 <__aeabi_d2ulz>:
    1194:	b5d0      	push	{r4, r6, r7, lr}
    1196:	4b0c      	ldr	r3, [pc, #48]	; (11c8 <__aeabi_d2ulz+0x34>)
    1198:	2200      	movs	r2, #0
    119a:	4606      	mov	r6, r0
    119c:	460f      	mov	r7, r1
    119e:	f7ff f9bb 	bl	518 <__aeabi_dmul>
    11a2:	f000 f977 	bl	1494 <__aeabi_d2uiz>
    11a6:	4604      	mov	r4, r0
    11a8:	f7ff f93c 	bl	424 <__aeabi_ui2d>
    11ac:	4b07      	ldr	r3, [pc, #28]	; (11cc <__aeabi_d2ulz+0x38>)
    11ae:	2200      	movs	r2, #0
    11b0:	f7ff f9b2 	bl	518 <__aeabi_dmul>
    11b4:	4602      	mov	r2, r0
    11b6:	460b      	mov	r3, r1
    11b8:	4630      	mov	r0, r6
    11ba:	4639      	mov	r1, r7
    11bc:	f7fe fff4 	bl	1a8 <__aeabi_dsub>
    11c0:	f000 f968 	bl	1494 <__aeabi_d2uiz>
    11c4:	4621      	mov	r1, r4
    11c6:	bdd0      	pop	{r4, r6, r7, pc}
    11c8:	3df00000 	.word	0x3df00000
    11cc:	41f00000 	.word	0x41f00000

000011d0 <__udivmoddi4>:
    11d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    11d4:	9e08      	ldr	r6, [sp, #32]
    11d6:	460d      	mov	r5, r1
    11d8:	4604      	mov	r4, r0
    11da:	468e      	mov	lr, r1
    11dc:	2b00      	cmp	r3, #0
    11de:	f040 8082 	bne.w	12e6 <__udivmoddi4+0x116>
    11e2:	428a      	cmp	r2, r1
    11e4:	4617      	mov	r7, r2
    11e6:	d946      	bls.n	1276 <__udivmoddi4+0xa6>
    11e8:	fab2 f282 	clz	r2, r2
    11ec:	b14a      	cbz	r2, 1202 <__udivmoddi4+0x32>
    11ee:	f1c2 0120 	rsb	r1, r2, #32
    11f2:	fa05 f302 	lsl.w	r3, r5, r2
    11f6:	fa20 f101 	lsr.w	r1, r0, r1
    11fa:	4097      	lsls	r7, r2
    11fc:	ea41 0e03 	orr.w	lr, r1, r3
    1200:	4094      	lsls	r4, r2
    1202:	ea4f 4817 	mov.w	r8, r7, lsr #16
    1206:	0c23      	lsrs	r3, r4, #16
    1208:	fbbe fcf8 	udiv	ip, lr, r8
    120c:	b2b9      	uxth	r1, r7
    120e:	fb08 ee1c 	mls	lr, r8, ip, lr
    1212:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
    1216:	fb0c f001 	mul.w	r0, ip, r1
    121a:	4298      	cmp	r0, r3
    121c:	d90a      	bls.n	1234 <__udivmoddi4+0x64>
    121e:	18fb      	adds	r3, r7, r3
    1220:	f10c 35ff 	add.w	r5, ip, #4294967295
    1224:	f080 8116 	bcs.w	1454 <__udivmoddi4+0x284>
    1228:	4298      	cmp	r0, r3
    122a:	f240 8113 	bls.w	1454 <__udivmoddi4+0x284>
    122e:	f1ac 0c02 	sub.w	ip, ip, #2
    1232:	443b      	add	r3, r7
    1234:	1a1b      	subs	r3, r3, r0
    1236:	b2a4      	uxth	r4, r4
    1238:	fbb3 f0f8 	udiv	r0, r3, r8
    123c:	fb08 3310 	mls	r3, r8, r0, r3
    1240:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
    1244:	fb00 f101 	mul.w	r1, r0, r1
    1248:	42a1      	cmp	r1, r4
    124a:	d909      	bls.n	1260 <__udivmoddi4+0x90>
    124c:	193c      	adds	r4, r7, r4
    124e:	f100 33ff 	add.w	r3, r0, #4294967295
    1252:	f080 8101 	bcs.w	1458 <__udivmoddi4+0x288>
    1256:	42a1      	cmp	r1, r4
    1258:	f240 80fe 	bls.w	1458 <__udivmoddi4+0x288>
    125c:	3802      	subs	r0, #2
    125e:	443c      	add	r4, r7
    1260:	1a64      	subs	r4, r4, r1
    1262:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
    1266:	2100      	movs	r1, #0
    1268:	b11e      	cbz	r6, 1272 <__udivmoddi4+0xa2>
    126a:	40d4      	lsrs	r4, r2
    126c:	2300      	movs	r3, #0
    126e:	e9c6 4300 	strd	r4, r3, [r6]
    1272:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1276:	b902      	cbnz	r2, 127a <__udivmoddi4+0xaa>
    1278:	deff      	udf	#255	; 0xff
    127a:	fab2 f282 	clz	r2, r2
    127e:	2a00      	cmp	r2, #0
    1280:	d14f      	bne.n	1322 <__udivmoddi4+0x152>
    1282:	1bcb      	subs	r3, r1, r7
    1284:	ea4f 4e17 	mov.w	lr, r7, lsr #16
    1288:	fa1f f887 	uxth.w	r8, r7
    128c:	2101      	movs	r1, #1
    128e:	fbb3 fcfe 	udiv	ip, r3, lr
    1292:	0c25      	lsrs	r5, r4, #16
    1294:	fb0e 331c 	mls	r3, lr, ip, r3
    1298:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
    129c:	fb08 f30c 	mul.w	r3, r8, ip
    12a0:	42ab      	cmp	r3, r5
    12a2:	d907      	bls.n	12b4 <__udivmoddi4+0xe4>
    12a4:	197d      	adds	r5, r7, r5
    12a6:	f10c 30ff 	add.w	r0, ip, #4294967295
    12aa:	d202      	bcs.n	12b2 <__udivmoddi4+0xe2>
    12ac:	42ab      	cmp	r3, r5
    12ae:	f200 80e7 	bhi.w	1480 <__udivmoddi4+0x2b0>
    12b2:	4684      	mov	ip, r0
    12b4:	1aed      	subs	r5, r5, r3
    12b6:	b2a3      	uxth	r3, r4
    12b8:	fbb5 f0fe 	udiv	r0, r5, lr
    12bc:	fb0e 5510 	mls	r5, lr, r0, r5
    12c0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
    12c4:	fb08 f800 	mul.w	r8, r8, r0
    12c8:	45a0      	cmp	r8, r4
    12ca:	d907      	bls.n	12dc <__udivmoddi4+0x10c>
    12cc:	193c      	adds	r4, r7, r4
    12ce:	f100 33ff 	add.w	r3, r0, #4294967295
    12d2:	d202      	bcs.n	12da <__udivmoddi4+0x10a>
    12d4:	45a0      	cmp	r8, r4
    12d6:	f200 80d7 	bhi.w	1488 <__udivmoddi4+0x2b8>
    12da:	4618      	mov	r0, r3
    12dc:	eba4 0408 	sub.w	r4, r4, r8
    12e0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
    12e4:	e7c0      	b.n	1268 <__udivmoddi4+0x98>
    12e6:	428b      	cmp	r3, r1
    12e8:	d908      	bls.n	12fc <__udivmoddi4+0x12c>
    12ea:	2e00      	cmp	r6, #0
    12ec:	f000 80af 	beq.w	144e <__udivmoddi4+0x27e>
    12f0:	2100      	movs	r1, #0
    12f2:	e9c6 0500 	strd	r0, r5, [r6]
    12f6:	4608      	mov	r0, r1
    12f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    12fc:	fab3 f183 	clz	r1, r3
    1300:	2900      	cmp	r1, #0
    1302:	d14b      	bne.n	139c <__udivmoddi4+0x1cc>
    1304:	42ab      	cmp	r3, r5
    1306:	d302      	bcc.n	130e <__udivmoddi4+0x13e>
    1308:	4282      	cmp	r2, r0
    130a:	f200 80b7 	bhi.w	147c <__udivmoddi4+0x2ac>
    130e:	1a84      	subs	r4, r0, r2
    1310:	eb65 0303 	sbc.w	r3, r5, r3
    1314:	2001      	movs	r0, #1
    1316:	469e      	mov	lr, r3
    1318:	2e00      	cmp	r6, #0
    131a:	d0aa      	beq.n	1272 <__udivmoddi4+0xa2>
    131c:	e9c6 4e00 	strd	r4, lr, [r6]
    1320:	e7a7      	b.n	1272 <__udivmoddi4+0xa2>
    1322:	f1c2 0c20 	rsb	ip, r2, #32
    1326:	fa01 f302 	lsl.w	r3, r1, r2
    132a:	4097      	lsls	r7, r2
    132c:	fa20 f00c 	lsr.w	r0, r0, ip
    1330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
    1334:	fa21 fc0c 	lsr.w	ip, r1, ip
    1338:	4318      	orrs	r0, r3
    133a:	fbbc f1fe 	udiv	r1, ip, lr
    133e:	0c05      	lsrs	r5, r0, #16
    1340:	fb0e cc11 	mls	ip, lr, r1, ip
    1344:	fa1f f887 	uxth.w	r8, r7
    1348:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
    134c:	fb01 f308 	mul.w	r3, r1, r8
    1350:	42ab      	cmp	r3, r5
    1352:	fa04 f402 	lsl.w	r4, r4, r2
    1356:	d909      	bls.n	136c <__udivmoddi4+0x19c>
    1358:	197d      	adds	r5, r7, r5
    135a:	f101 3cff 	add.w	ip, r1, #4294967295
    135e:	f080 808b 	bcs.w	1478 <__udivmoddi4+0x2a8>
    1362:	42ab      	cmp	r3, r5
    1364:	f240 8088 	bls.w	1478 <__udivmoddi4+0x2a8>
    1368:	3902      	subs	r1, #2
    136a:	443d      	add	r5, r7
    136c:	1aeb      	subs	r3, r5, r3
    136e:	b285      	uxth	r5, r0
    1370:	fbb3 f0fe 	udiv	r0, r3, lr
    1374:	fb0e 3310 	mls	r3, lr, r0, r3
    1378:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
    137c:	fb00 f308 	mul.w	r3, r0, r8
    1380:	42ab      	cmp	r3, r5
    1382:	d907      	bls.n	1394 <__udivmoddi4+0x1c4>
    1384:	197d      	adds	r5, r7, r5
    1386:	f100 3cff 	add.w	ip, r0, #4294967295
    138a:	d271      	bcs.n	1470 <__udivmoddi4+0x2a0>
    138c:	42ab      	cmp	r3, r5
    138e:	d96f      	bls.n	1470 <__udivmoddi4+0x2a0>
    1390:	3802      	subs	r0, #2
    1392:	443d      	add	r5, r7
    1394:	1aeb      	subs	r3, r5, r3
    1396:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
    139a:	e778      	b.n	128e <__udivmoddi4+0xbe>
    139c:	f1c1 0c20 	rsb	ip, r1, #32
    13a0:	408b      	lsls	r3, r1
    13a2:	fa22 f70c 	lsr.w	r7, r2, ip
    13a6:	431f      	orrs	r7, r3
    13a8:	fa20 f40c 	lsr.w	r4, r0, ip
    13ac:	fa05 f301 	lsl.w	r3, r5, r1
    13b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
    13b4:	fa25 f50c 	lsr.w	r5, r5, ip
    13b8:	431c      	orrs	r4, r3
    13ba:	0c23      	lsrs	r3, r4, #16
    13bc:	fbb5 f9fe 	udiv	r9, r5, lr
    13c0:	fa1f f887 	uxth.w	r8, r7
    13c4:	fb0e 5519 	mls	r5, lr, r9, r5
    13c8:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
    13cc:	fb09 fa08 	mul.w	sl, r9, r8
    13d0:	45aa      	cmp	sl, r5
    13d2:	fa02 f201 	lsl.w	r2, r2, r1
    13d6:	fa00 f301 	lsl.w	r3, r0, r1
    13da:	d908      	bls.n	13ee <__udivmoddi4+0x21e>
    13dc:	197d      	adds	r5, r7, r5
    13de:	f109 30ff 	add.w	r0, r9, #4294967295
    13e2:	d247      	bcs.n	1474 <__udivmoddi4+0x2a4>
    13e4:	45aa      	cmp	sl, r5
    13e6:	d945      	bls.n	1474 <__udivmoddi4+0x2a4>
    13e8:	f1a9 0902 	sub.w	r9, r9, #2
    13ec:	443d      	add	r5, r7
    13ee:	eba5 050a 	sub.w	r5, r5, sl
    13f2:	b2a4      	uxth	r4, r4
    13f4:	fbb5 f0fe 	udiv	r0, r5, lr
    13f8:	fb0e 5510 	mls	r5, lr, r0, r5
    13fc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
    1400:	fb00 f808 	mul.w	r8, r0, r8
    1404:	45a0      	cmp	r8, r4
    1406:	d907      	bls.n	1418 <__udivmoddi4+0x248>
    1408:	193c      	adds	r4, r7, r4
    140a:	f100 35ff 	add.w	r5, r0, #4294967295
    140e:	d22d      	bcs.n	146c <__udivmoddi4+0x29c>
    1410:	45a0      	cmp	r8, r4
    1412:	d92b      	bls.n	146c <__udivmoddi4+0x29c>
    1414:	3802      	subs	r0, #2
    1416:	443c      	add	r4, r7
    1418:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
    141c:	eba4 0408 	sub.w	r4, r4, r8
    1420:	fba0 8902 	umull	r8, r9, r0, r2
    1424:	454c      	cmp	r4, r9
    1426:	46c6      	mov	lr, r8
    1428:	464d      	mov	r5, r9
    142a:	d319      	bcc.n	1460 <__udivmoddi4+0x290>
    142c:	d016      	beq.n	145c <__udivmoddi4+0x28c>
    142e:	b15e      	cbz	r6, 1448 <__udivmoddi4+0x278>
    1430:	ebb3 020e 	subs.w	r2, r3, lr
    1434:	eb64 0405 	sbc.w	r4, r4, r5
    1438:	fa04 fc0c 	lsl.w	ip, r4, ip
    143c:	40ca      	lsrs	r2, r1
    143e:	ea4c 0202 	orr.w	r2, ip, r2
    1442:	40cc      	lsrs	r4, r1
    1444:	e9c6 2400 	strd	r2, r4, [r6]
    1448:	2100      	movs	r1, #0
    144a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    144e:	4631      	mov	r1, r6
    1450:	4630      	mov	r0, r6
    1452:	e70e      	b.n	1272 <__udivmoddi4+0xa2>
    1454:	46ac      	mov	ip, r5
    1456:	e6ed      	b.n	1234 <__udivmoddi4+0x64>
    1458:	4618      	mov	r0, r3
    145a:	e701      	b.n	1260 <__udivmoddi4+0x90>
    145c:	4543      	cmp	r3, r8
    145e:	d2e6      	bcs.n	142e <__udivmoddi4+0x25e>
    1460:	ebb8 0e02 	subs.w	lr, r8, r2
    1464:	eb69 0507 	sbc.w	r5, r9, r7
    1468:	3801      	subs	r0, #1
    146a:	e7e0      	b.n	142e <__udivmoddi4+0x25e>
    146c:	4628      	mov	r0, r5
    146e:	e7d3      	b.n	1418 <__udivmoddi4+0x248>
    1470:	4660      	mov	r0, ip
    1472:	e78f      	b.n	1394 <__udivmoddi4+0x1c4>
    1474:	4681      	mov	r9, r0
    1476:	e7ba      	b.n	13ee <__udivmoddi4+0x21e>
    1478:	4661      	mov	r1, ip
    147a:	e777      	b.n	136c <__udivmoddi4+0x19c>
    147c:	4608      	mov	r0, r1
    147e:	e74b      	b.n	1318 <__udivmoddi4+0x148>
    1480:	f1ac 0c02 	sub.w	ip, ip, #2
    1484:	443d      	add	r5, r7
    1486:	e715      	b.n	12b4 <__udivmoddi4+0xe4>
    1488:	3802      	subs	r0, #2
    148a:	443c      	add	r4, r7
    148c:	e726      	b.n	12dc <__udivmoddi4+0x10c>
    148e:	bf00      	nop

00001490 <__aeabi_idiv0>:
    1490:	4770      	bx	lr
    1492:	bf00      	nop

00001494 <__aeabi_d2uiz>:
    1494:	004a      	lsls	r2, r1, #1
    1496:	d211      	bcs.n	14bc <__aeabi_d2uiz+0x28>
    1498:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    149c:	d211      	bcs.n	14c2 <__aeabi_d2uiz+0x2e>
    149e:	d50d      	bpl.n	14bc <__aeabi_d2uiz+0x28>
    14a0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    14a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    14a8:	d40e      	bmi.n	14c8 <__aeabi_d2uiz+0x34>
    14aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    14ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    14b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    14b6:	fa23 f002 	lsr.w	r0, r3, r2
    14ba:	4770      	bx	lr
    14bc:	f04f 0000 	mov.w	r0, #0
    14c0:	4770      	bx	lr
    14c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    14c6:	d102      	bne.n	14ce <__aeabi_d2uiz+0x3a>
    14c8:	f04f 30ff 	mov.w	r0, #4294967295
    14cc:	4770      	bx	lr
    14ce:	f04f 0000 	mov.w	r0, #0
    14d2:	4770      	bx	lr

000014d4 <__aeabi_dcmpun>:
    14d4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    14d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    14dc:	d102      	bne.n	14e4 <__aeabi_dcmpun+0x10>
    14de:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    14e2:	d10a      	bne.n	14fa <__aeabi_dcmpun+0x26>
    14e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    14e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    14ec:	d102      	bne.n	14f4 <__aeabi_dcmpun+0x20>
    14ee:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    14f2:	d102      	bne.n	14fa <__aeabi_dcmpun+0x26>
    14f4:	f04f 0000 	mov.w	r0, #0
    14f8:	4770      	bx	lr
    14fa:	f04f 0001 	mov.w	r0, #1
    14fe:	4770      	bx	lr

00001500 <strcmp>:
    1500:	f810 2b01 	ldrb.w	r2, [r0], #1
    1504:	f811 3b01 	ldrb.w	r3, [r1], #1
    1508:	2a01      	cmp	r2, #1
    150a:	bf28      	it	cs
    150c:	429a      	cmpcs	r2, r3
    150e:	d0f7      	beq.n	1500 <strcmp>
    1510:	1ad0      	subs	r0, r2, r3
    1512:	4770      	bx	lr

00001514 <strlen>:
    1514:	4603      	mov	r3, r0
    1516:	f813 2b01 	ldrb.w	r2, [r3], #1
    151a:	2a00      	cmp	r2, #0
    151c:	d1fb      	bne.n	1516 <strlen+0x2>
    151e:	1a18      	subs	r0, r3, r0
    1520:	3801      	subs	r0, #1
    1522:	4770      	bx	lr
    1524:	0000      	movs	r0, r0
	...

00001528 <_ZN6tflite24PreprocessSoftmaxScalingEddiPiS0_>:
  }
}

void PreprocessSoftmaxScaling(double beta, double input_scale,
                              int input_integer_bits,
                              int32_t* quantized_multiplier, int* left_shift) {
    1528:	b530      	push	{r4, r5, lr}
    152a:	b085      	sub	sp, #20
  if (IntegerDoubleCompare(input_beta_real_multiplier, (1ll << 31) - 1.0) > 0) {
    input_beta_real_multiplier = (1ll << 31) - 1.0;
  }
#else   // TFLITE_EMULATE_FLOAT
  const double input_beta_real_multiplier = std::min<double>(
      beta * input_scale * (1 << (31 - input_integer_bits)), (1ll << 31) - 1.0);
    152c:	f7fe fff4 	bl	518 <__aeabi_dmul>
    1530:	4604      	mov	r4, r0
    1532:	460d      	mov	r5, r1
    1534:	9b08      	ldr	r3, [sp, #32]
    1536:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
    153a:	40d8      	lsrs	r0, r3
    153c:	f7fe ff82 	bl	444 <__aeabi_i2d>
    1540:	4622      	mov	r2, r4
    1542:	462b      	mov	r3, r5
    1544:	f7fe ffe8 	bl	518 <__aeabi_dmul>
    1548:	4602      	mov	r2, r0
    154a:	460b      	mov	r3, r1
    154c:	e9cd 2300 	strd	r2, r3, [sp]
    1550:	a309      	add	r3, pc, #36	; (adr r3, 1578 <_ZN6tflite24PreprocessSoftmaxScalingEddiPiS0_+0x50>)
    1552:	e9d3 2300 	ldrd	r2, r3, [r3]
    1556:	e9cd 2302 	strd	r2, r3, [sp, #8]
    min(const _Tp& __a, const _Tp& __b)
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return __b < __a ? __b : __a;
      if (__b < __a)
    155a:	f7ff fa6d 	bl	a38 <__aeabi_dcmpgt>
    155e:	b940      	cbnz	r0, 1572 <_ZN6tflite24PreprocessSoftmaxScalingEddiPiS0_+0x4a>
	return __b;
      return __a;
    1560:	4669      	mov	r1, sp
#endif  // TFLITE_EMULATE_FLOAT

  QuantizeMultiplierGreaterThanOne(input_beta_real_multiplier,
    1562:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1564:	9a09      	ldr	r2, [sp, #36]	; 0x24
    1566:	e9d1 0100 	ldrd	r0, r1, [r1]
    156a:	f007 fddf 	bl	912c <_ZN6tflite32QuantizeMultiplierGreaterThanOneEdPiS0_>
                                   quantized_multiplier, left_shift);
}
    156e:	b005      	add	sp, #20
    1570:	bd30      	pop	{r4, r5, pc}
	return __b;
    1572:	a902      	add	r1, sp, #8
    1574:	e7f5      	b.n	1562 <_ZN6tflite24PreprocessSoftmaxScalingEddiPiS0_+0x3a>
    1576:	bf00      	nop
    1578:	ffc00000 	.word	0xffc00000
    157c:	41dfffff 	.word	0x41dfffff

00001580 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>:
TfLiteStatus GetQuantizedConvolutionMultipler(TfLiteContext* context,
                                              const TfLiteTensor* input,
                                              const TfLiteTensor* filter,
                                              const TfLiteTensor* bias,
                                              TfLiteTensor* output,
                                              double* multiplier) {
    1580:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1584:	b082      	sub	sp, #8
    1586:	4607      	mov	r7, r0
    1588:	460d      	mov	r5, r1
    158a:	4616      	mov	r6, r2
    158c:	461c      	mov	r4, r3
    158e:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  const double input_product_scale = static_cast<double>(input->params.scale) *
    1592:	68c8      	ldr	r0, [r1, #12]
    1594:	f7fe ff68 	bl	468 <__aeabi_f2d>
    1598:	4680      	mov	r8, r0
    159a:	4689      	mov	r9, r1
                                     static_cast<double>(filter->params.scale);
    159c:	68f0      	ldr	r0, [r6, #12]
    159e:	f7fe ff63 	bl	468 <__aeabi_f2d>
    15a2:	4602      	mov	r2, r0
    15a4:	460b      	mov	r3, r1
  const double input_product_scale = static_cast<double>(input->params.scale) *
    15a6:	4640      	mov	r0, r8
    15a8:	4649      	mov	r1, r9
    15aa:	f7fe ffb5 	bl	518 <__aeabi_dmul>
  // The following conditions must be guaranteed by the training pipeline.
  if (bias) {
    15ae:	b1ec      	cbz	r4, 15ec <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x6c>
    15b0:	4680      	mov	r8, r0
    15b2:	4689      	mov	r9, r1
    const double bias_scale = static_cast<double>(bias->params.scale);
    15b4:	68e0      	ldr	r0, [r4, #12]
    15b6:	f7fe ff57 	bl	468 <__aeabi_f2d>
    15ba:	4602      	mov	r2, r0
    15bc:	460b      	mov	r3, r1
    // bias * (bias_scale - input_product_scale) / output_scale should be
    // a small number for an integer.
    // Since normally bias should be within a small range.
    // We should expect (bias_scale - input_product_scale) / output_scale to
    // be a small number like 0.02.
    const double scale_diff = std::abs(input_product_scale - bias_scale);
    15be:	4640      	mov	r0, r8
    15c0:	4649      	mov	r1, r9
    15c2:	f7fe fdf1 	bl	1a8 <__aeabi_dsub>
    15c6:	4680      	mov	r8, r0
// 2735. std::abs(short), std::abs(signed char) and others should return int

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR double
  abs(double __x)
  { return __builtin_fabs(__x); }
    15c8:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
    const double output_scale = static_cast<double>(output->params.scale);
    15cc:	f8da 000c 	ldr.w	r0, [sl, #12]
    15d0:	f7fe ff4a 	bl	468 <__aeabi_f2d>
    15d4:	4602      	mov	r2, r0
    15d6:	460b      	mov	r3, r1

    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
    15d8:	4640      	mov	r0, r8
    15da:	4621      	mov	r1, r4
    15dc:	f7ff f8c6 	bl	76c <__aeabi_ddiv>
    15e0:	a30d      	add	r3, pc, #52	; (adr r3, 1618 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x98>)
    15e2:	e9d3 2300 	ldrd	r2, r3, [r3]
    15e6:	f7ff fa13 	bl	a10 <__aeabi_dcmple>
    15ea:	b150      	cbz	r0, 1602 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x82>
  }
  return GetQuantizedConvolutionMultipler(context, input, filter, output,
    15ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    15ee:	9300      	str	r3, [sp, #0]
    15f0:	4653      	mov	r3, sl
    15f2:	4632      	mov	r2, r6
    15f4:	4629      	mov	r1, r5
    15f6:	4638      	mov	r0, r7
    15f8:	f007 fedc 	bl	93b4 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd>
                                          multiplier);
}
    15fc:	b002      	add	sp, #8
    15fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
    1602:	697c      	ldr	r4, [r7, #20]
    1604:	4b06      	ldr	r3, [pc, #24]	; (1620 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa0>)
    1606:	9300      	str	r3, [sp, #0]
    1608:	f44f 739f 	mov.w	r3, #318	; 0x13e
    160c:	4a05      	ldr	r2, [pc, #20]	; (1624 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa4>)
    160e:	4906      	ldr	r1, [pc, #24]	; (1628 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa8>)
    1610:	4638      	mov	r0, r7
    1612:	47a0      	blx	r4
    1614:	2001      	movs	r0, #1
    1616:	e7f1      	b.n	15fc <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x7c>
    1618:	47ae147b 	.word	0x47ae147b
    161c:	3f947ae1 	.word	0x3f947ae1
    1620:	00026838 	.word	0x00026838
    1624:	000267a8 	.word	0x000267a8
    1628:	000265a4 	.word	0x000265a4
    162c:	00000000 	.word	0x00000000

00001630 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE>:

TfLiteStatus CalculateSoftmaxParams(TfLiteContext* context,
                                    const TfLiteTensor* input,
                                    TfLiteTensor* output,
                                    const TfLiteSoftmaxParams* params,
                                    SoftmaxParams* op_data) {
    1630:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1634:	b088      	sub	sp, #32
    1636:	4605      	mov	r5, r0
    1638:	460e      	mov	r6, r1
    163a:	461f      	mov	r7, r3
  if (input->type == kTfLiteInt8 || input->type == kTfLiteInt16) {
    163c:	780c      	ldrb	r4, [r1, #0]
    163e:	2c09      	cmp	r4, #9
    1640:	d013      	beq.n	166a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x3a>
    1642:	2c07      	cmp	r4, #7
    1644:	d011      	beq.n	166a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x3a>
      op_data->diff_min =
          -1.0 * tflite::CalculateInputRadius(kScaledDiffIntegerBits,
                                              op_data->input_left_shift);
    }
  } else {
    TF_LITE_ENSURE_TYPES_EQ(context, input->type, kTfLiteFloat32);
    1646:	2c01      	cmp	r4, #1
    1648:	f040 8133 	bne.w	18b2 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x282>
    TF_LITE_ENSURE_TYPES_EQ(context, output->type, kTfLiteFloat32);
    164c:	7810      	ldrb	r0, [r2, #0]
    164e:	2801      	cmp	r0, #1
    1650:	f040 8144 	bne.w	18dc <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2ac>
    op_data->beta = static_cast<double>(params->beta);
    1654:	6818      	ldr	r0, [r3, #0]
    1656:	f7fe ff07 	bl	468 <__aeabi_f2d>
    165a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    165c:	e9c3 0100 	strd	r0, r1, [r3]
  }
  return kTfLiteOk;
    1660:	2400      	movs	r4, #0
}
    1662:	4620      	mov	r0, r4
    1664:	b008      	add	sp, #32
    1666:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (input->type == kTfLiteInt16) {
    166a:	2c07      	cmp	r4, #7
    166c:	d01e      	beq.n	16ac <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x7c>
      TF_LITE_ENSURE_TYPES_EQ(context, input->type, kTfLiteInt8);
    166e:	2c09      	cmp	r4, #9
    1670:	f040 8086 	bne.w	1780 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x150>
      if (output->type == kTfLiteInt16) {
    1674:	7810      	ldrb	r0, [r2, #0]
    1676:	2807      	cmp	r0, #7
    1678:	f000 8097 	beq.w	17aa <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x17a>
        TF_LITE_ENSURE_TYPES_EQ(context, output->type, kTfLiteInt8);
    167c:	2809      	cmp	r0, #9
    167e:	f040 80d5 	bne.w	182c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x1fc>
        TF_LITE_ENSURE_EQ(context, output->params.zero_point, -128);
    1682:	6913      	ldr	r3, [r2, #16]
    1684:	f113 0f80 	cmn.w	r3, #128	; 0x80
    1688:	f000 80e4 	beq.w	1854 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x224>
    168c:	696c      	ldr	r4, [r5, #20]
    168e:	f06f 027f 	mvn.w	r2, #127	; 0x7f
    1692:	9203      	str	r2, [sp, #12]
    1694:	9302      	str	r3, [sp, #8]
    1696:	4b9e      	ldr	r3, [pc, #632]	; (1910 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e0>)
    1698:	9301      	str	r3, [sp, #4]
    169a:	4b9e      	ldr	r3, [pc, #632]	; (1914 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e4>)
    169c:	9300      	str	r3, [sp, #0]
    169e:	2330      	movs	r3, #48	; 0x30
    16a0:	4a9d      	ldr	r2, [pc, #628]	; (1918 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    16a2:	499e      	ldr	r1, [pc, #632]	; (191c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2ec>)
    16a4:	4628      	mov	r0, r5
    16a6:	47a0      	blx	r4
    16a8:	2401      	movs	r4, #1
    16aa:	e7da      	b.n	1662 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
      TF_LITE_ENSURE_EQ(context, output->params.zero_point, 0);
    16ac:	6913      	ldr	r3, [r2, #16]
    16ae:	2b00      	cmp	r3, #0
    16b0:	d13b      	bne.n	172a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0xfa>
      TF_LITE_ENSURE_NEAR(context, output->params.scale, 1.f / 32768,
    16b2:	f8d2 800c 	ldr.w	r8, [r2, #12]
    16b6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
    16ba:	4640      	mov	r0, r8
    16bc:	f7ff fd08 	bl	10d0 <__aeabi_fcmpgt>
    16c0:	2800      	cmp	r0, #0
    16c2:	d041      	beq.n	1748 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x118>
    16c4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
    16c8:	4640      	mov	r0, r8
    16ca:	f7ff fa3b 	bl	b44 <__aeabi_fsub>
    16ce:	4994      	ldr	r1, [pc, #592]	; (1920 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2f0>)
    16d0:	f7ff fcfe 	bl	10d0 <__aeabi_fcmpgt>
    16d4:	2800      	cmp	r0, #0
    16d6:	d13d      	bne.n	1754 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x124>
    if (input->type == kTfLiteInt16) {
    16d8:	2c07      	cmp	r4, #7
    16da:	f000 80cd 	beq.w	1878 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x248>
          static_cast<double>(params->beta),
    16de:	683f      	ldr	r7, [r7, #0]
      tflite::PreprocessSoftmaxScaling(
    16e0:	68f0      	ldr	r0, [r6, #12]
    16e2:	f7fe fec1 	bl	468 <__aeabi_f2d>
    16e6:	4604      	mov	r4, r0
    16e8:	460d      	mov	r5, r1
    16ea:	4638      	mov	r0, r7
    16ec:	f7fe febc 	bl	468 <__aeabi_f2d>
    16f0:	ab07      	add	r3, sp, #28
    16f2:	9302      	str	r3, [sp, #8]
    16f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    16f6:	3308      	adds	r3, #8
    16f8:	9301      	str	r3, [sp, #4]
    16fa:	2605      	movs	r6, #5
    16fc:	9600      	str	r6, [sp, #0]
    16fe:	4622      	mov	r2, r4
    1700:	462b      	mov	r3, r5
    1702:	f7ff ff11 	bl	1528 <_ZN6tflite24PreprocessSoftmaxScalingEddiPiS0_>
      op_data->input_left_shift = input_left_shift;
    1706:	9907      	ldr	r1, [sp, #28]
    1708:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    170a:	60d9      	str	r1, [r3, #12]
          -1.0 * tflite::CalculateInputRadius(kScaledDiffIntegerBits,
    170c:	221f      	movs	r2, #31
    170e:	4630      	mov	r0, r6
    1710:	f012 f9c0 	bl	13a94 <_ZN6tflite20CalculateInputRadiusEiii>
    1714:	f7fe fe96 	bl	444 <__aeabi_i2d>
      op_data->diff_min =
    1718:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
    171c:	4619      	mov	r1, r3
    171e:	f7ff f995 	bl	a4c <__aeabi_d2iz>
    1722:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    1724:	6198      	str	r0, [r3, #24]
  return kTfLiteOk;
    1726:	2400      	movs	r4, #0
    1728:	e79b      	b.n	1662 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
      TF_LITE_ENSURE_EQ(context, output->params.zero_point, 0);
    172a:	696c      	ldr	r4, [r5, #20]
    172c:	2200      	movs	r2, #0
    172e:	9203      	str	r2, [sp, #12]
    1730:	9302      	str	r3, [sp, #8]
    1732:	4b7c      	ldr	r3, [pc, #496]	; (1924 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2f4>)
    1734:	9301      	str	r3, [sp, #4]
    1736:	4b77      	ldr	r3, [pc, #476]	; (1914 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e4>)
    1738:	9300      	str	r3, [sp, #0]
    173a:	2325      	movs	r3, #37	; 0x25
    173c:	4a76      	ldr	r2, [pc, #472]	; (1918 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    173e:	4977      	ldr	r1, [pc, #476]	; (191c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2ec>)
    1740:	4628      	mov	r0, r5
    1742:	47a0      	blx	r4
    1744:	2401      	movs	r4, #1
    1746:	e78c      	b.n	1662 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
      TF_LITE_ENSURE_NEAR(context, output->params.scale, 1.f / 32768,
    1748:	4641      	mov	r1, r8
    174a:	f04f 5060 	mov.w	r0, #939524096	; 0x38000000
    174e:	f7ff f9f9 	bl	b44 <__aeabi_fsub>
    1752:	e7bc      	b.n	16ce <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x9e>
    1754:	696c      	ldr	r4, [r5, #20]
    1756:	2200      	movs	r2, #0
    1758:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
    175c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    1760:	4640      	mov	r0, r8
    1762:	f7fe fe81 	bl	468 <__aeabi_f2d>
    1766:	e9cd 0102 	strd	r0, r1, [sp, #8]
    176a:	4b6f      	ldr	r3, [pc, #444]	; (1928 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2f8>)
    176c:	9301      	str	r3, [sp, #4]
    176e:	4b6f      	ldr	r3, [pc, #444]	; (192c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2fc>)
    1770:	9300      	str	r3, [sp, #0]
    1772:	2326      	movs	r3, #38	; 0x26
    1774:	4a68      	ldr	r2, [pc, #416]	; (1918 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    1776:	496e      	ldr	r1, [pc, #440]	; (1930 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x300>)
    1778:	4628      	mov	r0, r5
    177a:	47a0      	blx	r4
    177c:	2401      	movs	r4, #1
    177e:	e770      	b.n	1662 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
      TF_LITE_ENSURE_TYPES_EQ(context, input->type, kTfLiteInt8);
    1780:	696e      	ldr	r6, [r5, #20]
    1782:	4620      	mov	r0, r4
    1784:	f007 fc2e 	bl	8fe4 <TfLiteTypeGetName>
    1788:	4604      	mov	r4, r0
    178a:	2009      	movs	r0, #9
    178c:	f007 fc2a 	bl	8fe4 <TfLiteTypeGetName>
    1790:	9003      	str	r0, [sp, #12]
    1792:	9402      	str	r4, [sp, #8]
    1794:	4b67      	ldr	r3, [pc, #412]	; (1934 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x304>)
    1796:	9301      	str	r3, [sp, #4]
    1798:	4b67      	ldr	r3, [pc, #412]	; (1938 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x308>)
    179a:	9300      	str	r3, [sp, #0]
    179c:	2329      	movs	r3, #41	; 0x29
    179e:	4a5e      	ldr	r2, [pc, #376]	; (1918 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    17a0:	4966      	ldr	r1, [pc, #408]	; (193c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x30c>)
    17a2:	4628      	mov	r0, r5
    17a4:	47b0      	blx	r6
    17a6:	2401      	movs	r4, #1
    17a8:	e75b      	b.n	1662 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
        TF_LITE_ENSURE_EQ(context, output->params.zero_point, -32768);
    17aa:	6913      	ldr	r3, [r2, #16]
    17ac:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
    17b0:	d00e      	beq.n	17d0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x1a0>
    17b2:	696c      	ldr	r4, [r5, #20]
    17b4:	4a62      	ldr	r2, [pc, #392]	; (1940 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x310>)
    17b6:	9203      	str	r2, [sp, #12]
    17b8:	9302      	str	r3, [sp, #8]
    17ba:	4b62      	ldr	r3, [pc, #392]	; (1944 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x314>)
    17bc:	9301      	str	r3, [sp, #4]
    17be:	4b55      	ldr	r3, [pc, #340]	; (1914 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e4>)
    17c0:	9300      	str	r3, [sp, #0]
    17c2:	232b      	movs	r3, #43	; 0x2b
    17c4:	4a54      	ldr	r2, [pc, #336]	; (1918 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    17c6:	4955      	ldr	r1, [pc, #340]	; (191c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2ec>)
    17c8:	4628      	mov	r0, r5
    17ca:	47a0      	blx	r4
    17cc:	2401      	movs	r4, #1
    17ce:	e748      	b.n	1662 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
        TF_LITE_ENSURE_NEAR(context, output->params.scale, 1.f / 65536,
    17d0:	f8d2 800c 	ldr.w	r8, [r2, #12]
    17d4:	f04f 515e 	mov.w	r1, #931135488	; 0x37800000
    17d8:	4640      	mov	r0, r8
    17da:	f7ff fc79 	bl	10d0 <__aeabi_fcmpgt>
    17de:	b1f8      	cbz	r0, 1820 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x1f0>
    17e0:	f04f 515e 	mov.w	r1, #931135488	; 0x37800000
    17e4:	4640      	mov	r0, r8
    17e6:	f7ff f9ad 	bl	b44 <__aeabi_fsub>
    17ea:	4957      	ldr	r1, [pc, #348]	; (1948 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x318>)
    17ec:	f7ff fc70 	bl	10d0 <__aeabi_fcmpgt>
    17f0:	2800      	cmp	r0, #0
    17f2:	f43f af71 	beq.w	16d8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0xa8>
    17f6:	696c      	ldr	r4, [r5, #20]
    17f8:	2200      	movs	r2, #0
    17fa:	4b54      	ldr	r3, [pc, #336]	; (194c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x31c>)
    17fc:	e9cd 2304 	strd	r2, r3, [sp, #16]
    1800:	4640      	mov	r0, r8
    1802:	f7fe fe31 	bl	468 <__aeabi_f2d>
    1806:	e9cd 0102 	strd	r0, r1, [sp, #8]
    180a:	4b51      	ldr	r3, [pc, #324]	; (1950 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x320>)
    180c:	9301      	str	r3, [sp, #4]
    180e:	4b47      	ldr	r3, [pc, #284]	; (192c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2fc>)
    1810:	9300      	str	r3, [sp, #0]
    1812:	232c      	movs	r3, #44	; 0x2c
    1814:	4a40      	ldr	r2, [pc, #256]	; (1918 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    1816:	4946      	ldr	r1, [pc, #280]	; (1930 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x300>)
    1818:	4628      	mov	r0, r5
    181a:	47a0      	blx	r4
    181c:	2401      	movs	r4, #1
    181e:	e720      	b.n	1662 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
    1820:	4641      	mov	r1, r8
    1822:	f04f 505e 	mov.w	r0, #931135488	; 0x37800000
    1826:	f7ff f98d 	bl	b44 <__aeabi_fsub>
    182a:	e7de      	b.n	17ea <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x1ba>
        TF_LITE_ENSURE_TYPES_EQ(context, output->type, kTfLiteInt8);
    182c:	696e      	ldr	r6, [r5, #20]
    182e:	f007 fbd9 	bl	8fe4 <TfLiteTypeGetName>
    1832:	4604      	mov	r4, r0
    1834:	2009      	movs	r0, #9
    1836:	f007 fbd5 	bl	8fe4 <TfLiteTypeGetName>
    183a:	9003      	str	r0, [sp, #12]
    183c:	9402      	str	r4, [sp, #8]
    183e:	4b3d      	ldr	r3, [pc, #244]	; (1934 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x304>)
    1840:	9301      	str	r3, [sp, #4]
    1842:	4b44      	ldr	r3, [pc, #272]	; (1954 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x324>)
    1844:	9300      	str	r3, [sp, #0]
    1846:	232f      	movs	r3, #47	; 0x2f
    1848:	4a33      	ldr	r2, [pc, #204]	; (1918 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    184a:	493c      	ldr	r1, [pc, #240]	; (193c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x30c>)
    184c:	4628      	mov	r0, r5
    184e:	47b0      	blx	r6
    1850:	2401      	movs	r4, #1
    1852:	e706      	b.n	1662 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
        TF_LITE_ENSURE(context, output->params.scale == 1.f / 256);
    1854:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
    1858:	68d0      	ldr	r0, [r2, #12]
    185a:	f7ff fc11 	bl	1080 <__aeabi_fcmpeq>
    185e:	2800      	cmp	r0, #0
    1860:	f47f af3a 	bne.w	16d8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0xa8>
    1864:	696c      	ldr	r4, [r5, #20]
    1866:	4b3c      	ldr	r3, [pc, #240]	; (1958 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x328>)
    1868:	9300      	str	r3, [sp, #0]
    186a:	2331      	movs	r3, #49	; 0x31
    186c:	4a2a      	ldr	r2, [pc, #168]	; (1918 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    186e:	493b      	ldr	r1, [pc, #236]	; (195c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32c>)
    1870:	4628      	mov	r0, r5
    1872:	47a0      	blx	r4
    1874:	2401      	movs	r4, #1
    1876:	e6f4      	b.n	1662 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
          static_cast<double>(input->params.scale) *
    1878:	68f0      	ldr	r0, [r6, #12]
    187a:	f7fe fdf5 	bl	468 <__aeabi_f2d>
    187e:	4604      	mov	r4, r0
    1880:	460d      	mov	r5, r1
          static_cast<double>(params->beta) /
    1882:	6838      	ldr	r0, [r7, #0]
    1884:	f7fe fdf0 	bl	468 <__aeabi_f2d>
    1888:	4602      	mov	r2, r0
    188a:	460b      	mov	r3, r1
          static_cast<double>(input->params.scale) *
    188c:	4620      	mov	r0, r4
    188e:	4629      	mov	r1, r5
    1890:	f7fe fe42 	bl	518 <__aeabi_dmul>
      double input_scale_beta_rescale =
    1894:	a31c      	add	r3, pc, #112	; (adr r3, 1908 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2d8>)
    1896:	e9d3 2300 	ldrd	r2, r3, [r3]
    189a:	f7fe ff67 	bl	76c <__aeabi_ddiv>
      QuantizeMultiplier(input_scale_beta_rescale, &op_data->input_multiplier,
    189e:	ab07      	add	r3, sp, #28
    18a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    18a2:	3208      	adds	r2, #8
    18a4:	f007 fbf4 	bl	9090 <_ZN6tflite18QuantizeMultiplierEdPiS0_>
      op_data->input_left_shift = input_left_shift;
    18a8:	9b07      	ldr	r3, [sp, #28]
    18aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    18ac:	60d3      	str	r3, [r2, #12]
  return kTfLiteOk;
    18ae:	2400      	movs	r4, #0
    18b0:	e6d7      	b.n	1662 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
    TF_LITE_ENSURE_TYPES_EQ(context, input->type, kTfLiteFloat32);
    18b2:	6946      	ldr	r6, [r0, #20]
    18b4:	4620      	mov	r0, r4
    18b6:	f007 fb95 	bl	8fe4 <TfLiteTypeGetName>
    18ba:	4604      	mov	r4, r0
    18bc:	2001      	movs	r0, #1
    18be:	f007 fb91 	bl	8fe4 <TfLiteTypeGetName>
    18c2:	9003      	str	r0, [sp, #12]
    18c4:	9402      	str	r4, [sp, #8]
    18c6:	4b26      	ldr	r3, [pc, #152]	; (1960 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x330>)
    18c8:	9301      	str	r3, [sp, #4]
    18ca:	4b1b      	ldr	r3, [pc, #108]	; (1938 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x308>)
    18cc:	9300      	str	r3, [sp, #0]
    18ce:	234e      	movs	r3, #78	; 0x4e
    18d0:	4a11      	ldr	r2, [pc, #68]	; (1918 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    18d2:	491a      	ldr	r1, [pc, #104]	; (193c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x30c>)
    18d4:	4628      	mov	r0, r5
    18d6:	47b0      	blx	r6
    18d8:	2401      	movs	r4, #1
    18da:	e6c2      	b.n	1662 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
    TF_LITE_ENSURE_TYPES_EQ(context, output->type, kTfLiteFloat32);
    18dc:	696f      	ldr	r7, [r5, #20]
    18de:	f007 fb81 	bl	8fe4 <TfLiteTypeGetName>
    18e2:	4606      	mov	r6, r0
    18e4:	2001      	movs	r0, #1
    18e6:	f007 fb7d 	bl	8fe4 <TfLiteTypeGetName>
    18ea:	9003      	str	r0, [sp, #12]
    18ec:	9602      	str	r6, [sp, #8]
    18ee:	4b1c      	ldr	r3, [pc, #112]	; (1960 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x330>)
    18f0:	9301      	str	r3, [sp, #4]
    18f2:	4b18      	ldr	r3, [pc, #96]	; (1954 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x324>)
    18f4:	9300      	str	r3, [sp, #0]
    18f6:	234f      	movs	r3, #79	; 0x4f
    18f8:	4a07      	ldr	r2, [pc, #28]	; (1918 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    18fa:	4910      	ldr	r1, [pc, #64]	; (193c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x30c>)
    18fc:	4628      	mov	r0, r5
    18fe:	47b8      	blx	r7
    1900:	e6af      	b.n	1662 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
    1902:	bf00      	nop
    1904:	f3af 8000 	nop.w
    1908:	00140014 	.word	0x00140014
    190c:	3f240014 	.word	0x3f240014
    1910:	00027588 	.word	0x00027588
    1914:	00027514 	.word	0x00027514
    1918:	000274bc 	.word	0x000274bc
    191c:	00026864 	.word	0x00026864
    1920:	3303126f 	.word	0x3303126f
    1924:	00026c50 	.word	0x00026c50
    1928:	00027550 	.word	0x00027550
    192c:	0002755c 	.word	0x0002755c
    1930:	00027530 	.word	0x00027530
    1934:	00026940 	.word	0x00026940
    1938:	00026e88 	.word	0x00026e88
    193c:	000271f0 	.word	0x000271f0
    1940:	ffff8000 	.word	0xffff8000
    1944:	00027574 	.word	0x00027574
    1948:	3283126f 	.word	0x3283126f
    194c:	3ef00000 	.word	0x3ef00000
    1950:	0002757c 	.word	0x0002757c
    1954:	00026e78 	.word	0x00026e78
    1958:	00027590 	.word	0x00027590
    195c:	000265a4 	.word	0x000265a4
    1960:	000275b4 	.word	0x000275b4
    1964:	00000000 	.word	0x00000000

00001968 <floor>:
    1968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    196a:	f3c1 570a 	ubfx	r7, r1, #20, #11
    196e:	f2a7 35ff 	subw	r5, r7, #1023	; 0x3ff
    1972:	2d13      	cmp	r5, #19
    1974:	460b      	mov	r3, r1
    1976:	460c      	mov	r4, r1
    1978:	4602      	mov	r2, r0
    197a:	4606      	mov	r6, r0
    197c:	dc20      	bgt.n	19c0 <floor+0x58>
    197e:	2d00      	cmp	r5, #0
    1980:	db40      	blt.n	1a04 <floor+0x9c>
    1982:	4f35      	ldr	r7, [pc, #212]	; (1a58 <floor+0xf0>)
    1984:	412f      	asrs	r7, r5
    1986:	ea01 0c07 	and.w	ip, r1, r7
    198a:	ea5c 0c00 	orrs.w	ip, ip, r0
    198e:	d014      	beq.n	19ba <floor+0x52>
    1990:	a32f      	add	r3, pc, #188	; (adr r3, 1a50 <floor+0xe8>)
    1992:	e9d3 2300 	ldrd	r2, r3, [r3]
    1996:	f7fe fc09 	bl	1ac <__adddf3>
    199a:	2200      	movs	r2, #0
    199c:	2300      	movs	r3, #0
    199e:	f7ff f84b 	bl	a38 <__aeabi_dcmpgt>
    19a2:	b140      	cbz	r0, 19b6 <floor+0x4e>
    19a4:	2c00      	cmp	r4, #0
    19a6:	da03      	bge.n	19b0 <floor+0x48>
    19a8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    19ac:	412b      	asrs	r3, r5
    19ae:	441c      	add	r4, r3
    19b0:	ea24 0407 	bic.w	r4, r4, r7
    19b4:	2600      	movs	r6, #0
    19b6:	4632      	mov	r2, r6
    19b8:	4623      	mov	r3, r4
    19ba:	4610      	mov	r0, r2
    19bc:	4619      	mov	r1, r3
    19be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    19c0:	2d33      	cmp	r5, #51	; 0x33
    19c2:	dd07      	ble.n	19d4 <floor+0x6c>
    19c4:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
    19c8:	d1f7      	bne.n	19ba <floor+0x52>
    19ca:	f7fe fbef 	bl	1ac <__adddf3>
    19ce:	4602      	mov	r2, r0
    19d0:	460b      	mov	r3, r1
    19d2:	e7f2      	b.n	19ba <floor+0x52>
    19d4:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
    19d8:	f04f 3cff 	mov.w	ip, #4294967295
    19dc:	fa2c f707 	lsr.w	r7, ip, r7
    19e0:	4207      	tst	r7, r0
    19e2:	d0ea      	beq.n	19ba <floor+0x52>
    19e4:	a31a      	add	r3, pc, #104	; (adr r3, 1a50 <floor+0xe8>)
    19e6:	e9d3 2300 	ldrd	r2, r3, [r3]
    19ea:	f7fe fbdf 	bl	1ac <__adddf3>
    19ee:	2200      	movs	r2, #0
    19f0:	2300      	movs	r3, #0
    19f2:	f7ff f821 	bl	a38 <__aeabi_dcmpgt>
    19f6:	2800      	cmp	r0, #0
    19f8:	d0dd      	beq.n	19b6 <floor+0x4e>
    19fa:	2c00      	cmp	r4, #0
    19fc:	db1b      	blt.n	1a36 <floor+0xce>
    19fe:	ea26 0607 	bic.w	r6, r6, r7
    1a02:	e7d8      	b.n	19b6 <floor+0x4e>
    1a04:	a312      	add	r3, pc, #72	; (adr r3, 1a50 <floor+0xe8>)
    1a06:	e9d3 2300 	ldrd	r2, r3, [r3]
    1a0a:	f7fe fbcf 	bl	1ac <__adddf3>
    1a0e:	2200      	movs	r2, #0
    1a10:	2300      	movs	r3, #0
    1a12:	f7ff f811 	bl	a38 <__aeabi_dcmpgt>
    1a16:	2800      	cmp	r0, #0
    1a18:	d0cd      	beq.n	19b6 <floor+0x4e>
    1a1a:	2c00      	cmp	r4, #0
    1a1c:	db02      	blt.n	1a24 <floor+0xbc>
    1a1e:	2600      	movs	r6, #0
    1a20:	4634      	mov	r4, r6
    1a22:	e7c8      	b.n	19b6 <floor+0x4e>
    1a24:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
    1a28:	4a0c      	ldr	r2, [pc, #48]	; (1a5c <floor+0xf4>)
    1a2a:	431e      	orrs	r6, r3
    1a2c:	2e00      	cmp	r6, #0
    1a2e:	bf18      	it	ne
    1a30:	4614      	movne	r4, r2
    1a32:	2600      	movs	r6, #0
    1a34:	e7bf      	b.n	19b6 <floor+0x4e>
    1a36:	2d14      	cmp	r5, #20
    1a38:	d008      	beq.n	1a4c <floor+0xe4>
    1a3a:	2201      	movs	r2, #1
    1a3c:	f1c5 0334 	rsb	r3, r5, #52	; 0x34
    1a40:	fa02 f303 	lsl.w	r3, r2, r3
    1a44:	199e      	adds	r6, r3, r6
    1a46:	bf28      	it	cs
    1a48:	18a4      	addcs	r4, r4, r2
    1a4a:	e7d8      	b.n	19fe <floor+0x96>
    1a4c:	3401      	adds	r4, #1
    1a4e:	e7d6      	b.n	19fe <floor+0x96>
    1a50:	8800759c 	.word	0x8800759c
    1a54:	7e37e43c 	.word	0x7e37e43c
    1a58:	000fffff 	.word	0x000fffff
    1a5c:	bff00000 	.word	0xbff00000

00001a60 <_dtoa_r>:
    1a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1a64:	6a44      	ldr	r4, [r0, #36]	; 0x24
    1a66:	b099      	sub	sp, #100	; 0x64
    1a68:	4616      	mov	r6, r2
    1a6a:	461f      	mov	r7, r3
    1a6c:	e9cd 6704 	strd	r6, r7, [sp, #16]
    1a70:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
    1a74:	4605      	mov	r5, r0
    1a76:	b93c      	cbnz	r4, 1a88 <_dtoa_r+0x28>
    1a78:	2010      	movs	r0, #16
    1a7a:	f00e fecd 	bl	10818 <malloc>
    1a7e:	e9c0 4401 	strd	r4, r4, [r0, #4]
    1a82:	6268      	str	r0, [r5, #36]	; 0x24
    1a84:	6004      	str	r4, [r0, #0]
    1a86:	60c4      	str	r4, [r0, #12]
    1a88:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1a8a:	6819      	ldr	r1, [r3, #0]
    1a8c:	b151      	cbz	r1, 1aa4 <_dtoa_r+0x44>
    1a8e:	685a      	ldr	r2, [r3, #4]
    1a90:	604a      	str	r2, [r1, #4]
    1a92:	2301      	movs	r3, #1
    1a94:	4093      	lsls	r3, r2
    1a96:	608b      	str	r3, [r1, #8]
    1a98:	4628      	mov	r0, r5
    1a9a:	f014 fda7 	bl	165ec <_Bfree>
    1a9e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1aa0:	2200      	movs	r2, #0
    1aa2:	601a      	str	r2, [r3, #0]
    1aa4:	1e3b      	subs	r3, r7, #0
    1aa6:	bfb9      	ittee	lt
    1aa8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
    1aac:	9305      	strlt	r3, [sp, #20]
    1aae:	2300      	movge	r3, #0
    1ab0:	f8c8 3000 	strge.w	r3, [r8]
    1ab4:	f8dd 9014 	ldr.w	r9, [sp, #20]
    1ab8:	4ba7      	ldr	r3, [pc, #668]	; (1d58 <_dtoa_r+0x2f8>)
    1aba:	bfbc      	itt	lt
    1abc:	2201      	movlt	r2, #1
    1abe:	f8c8 2000 	strlt.w	r2, [r8]
    1ac2:	ea33 0309 	bics.w	r3, r3, r9
    1ac6:	d119      	bne.n	1afc <_dtoa_r+0x9c>
    1ac8:	9a24      	ldr	r2, [sp, #144]	; 0x90
    1aca:	f242 730f 	movw	r3, #9999	; 0x270f
    1ace:	6013      	str	r3, [r2, #0]
    1ad0:	f3c9 0313 	ubfx	r3, r9, #0, #20
    1ad4:	4333      	orrs	r3, r6
    1ad6:	f000 856d 	beq.w	25b4 <_dtoa_r+0xb54>
    1ada:	9b26      	ldr	r3, [sp, #152]	; 0x98
    1adc:	b953      	cbnz	r3, 1af4 <_dtoa_r+0x94>
    1ade:	4b9f      	ldr	r3, [pc, #636]	; (1d5c <_dtoa_r+0x2fc>)
    1ae0:	e023      	b.n	1b2a <_dtoa_r+0xca>
    1ae2:	4b9f      	ldr	r3, [pc, #636]	; (1d60 <_dtoa_r+0x300>)
    1ae4:	9303      	str	r3, [sp, #12]
    1ae6:	3308      	adds	r3, #8
    1ae8:	9a26      	ldr	r2, [sp, #152]	; 0x98
    1aea:	6013      	str	r3, [r2, #0]
    1aec:	9803      	ldr	r0, [sp, #12]
    1aee:	b019      	add	sp, #100	; 0x64
    1af0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1af4:	4b99      	ldr	r3, [pc, #612]	; (1d5c <_dtoa_r+0x2fc>)
    1af6:	9303      	str	r3, [sp, #12]
    1af8:	3303      	adds	r3, #3
    1afa:	e7f5      	b.n	1ae8 <_dtoa_r+0x88>
    1afc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
    1b00:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
    1b04:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1b08:	2200      	movs	r2, #0
    1b0a:	2300      	movs	r3, #0
    1b0c:	f7fe ff6c 	bl	9e8 <__aeabi_dcmpeq>
    1b10:	4680      	mov	r8, r0
    1b12:	b160      	cbz	r0, 1b2e <_dtoa_r+0xce>
    1b14:	9a24      	ldr	r2, [sp, #144]	; 0x90
    1b16:	2301      	movs	r3, #1
    1b18:	6013      	str	r3, [r2, #0]
    1b1a:	9b26      	ldr	r3, [sp, #152]	; 0x98
    1b1c:	2b00      	cmp	r3, #0
    1b1e:	f000 8546 	beq.w	25ae <_dtoa_r+0xb4e>
    1b22:	4b90      	ldr	r3, [pc, #576]	; (1d64 <_dtoa_r+0x304>)
    1b24:	9a26      	ldr	r2, [sp, #152]	; 0x98
    1b26:	6013      	str	r3, [r2, #0]
    1b28:	3b01      	subs	r3, #1
    1b2a:	9303      	str	r3, [sp, #12]
    1b2c:	e7de      	b.n	1aec <_dtoa_r+0x8c>
    1b2e:	ab16      	add	r3, sp, #88	; 0x58
    1b30:	9301      	str	r3, [sp, #4]
    1b32:	ab17      	add	r3, sp, #92	; 0x5c
    1b34:	9300      	str	r3, [sp, #0]
    1b36:	4628      	mov	r0, r5
    1b38:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    1b3c:	f014 ff8e 	bl	16a5c <__d2b>
    1b40:	f3c9 540a 	ubfx	r4, r9, #20, #11
    1b44:	4683      	mov	fp, r0
    1b46:	2c00      	cmp	r4, #0
    1b48:	d07e      	beq.n	1c48 <_dtoa_r+0x1e8>
    1b4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    1b4c:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
    1b50:	f3c3 0313 	ubfx	r3, r3, #0, #20
    1b54:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1b58:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
    1b5c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
    1b60:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
    1b64:	4b80      	ldr	r3, [pc, #512]	; (1d68 <_dtoa_r+0x308>)
    1b66:	2200      	movs	r2, #0
    1b68:	f7fe fb1e 	bl	1a8 <__aeabi_dsub>
    1b6c:	a374      	add	r3, pc, #464	; (adr r3, 1d40 <_dtoa_r+0x2e0>)
    1b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
    1b72:	f7fe fcd1 	bl	518 <__aeabi_dmul>
    1b76:	a374      	add	r3, pc, #464	; (adr r3, 1d48 <_dtoa_r+0x2e8>)
    1b78:	e9d3 2300 	ldrd	r2, r3, [r3]
    1b7c:	f7fe fb16 	bl	1ac <__adddf3>
    1b80:	4606      	mov	r6, r0
    1b82:	4620      	mov	r0, r4
    1b84:	460f      	mov	r7, r1
    1b86:	f7fe fc5d 	bl	444 <__aeabi_i2d>
    1b8a:	a371      	add	r3, pc, #452	; (adr r3, 1d50 <_dtoa_r+0x2f0>)
    1b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
    1b90:	f7fe fcc2 	bl	518 <__aeabi_dmul>
    1b94:	4602      	mov	r2, r0
    1b96:	460b      	mov	r3, r1
    1b98:	4630      	mov	r0, r6
    1b9a:	4639      	mov	r1, r7
    1b9c:	f7fe fb06 	bl	1ac <__adddf3>
    1ba0:	4606      	mov	r6, r0
    1ba2:	460f      	mov	r7, r1
    1ba4:	f7fe ff52 	bl	a4c <__aeabi_d2iz>
    1ba8:	2200      	movs	r2, #0
    1baa:	4682      	mov	sl, r0
    1bac:	2300      	movs	r3, #0
    1bae:	4630      	mov	r0, r6
    1bb0:	4639      	mov	r1, r7
    1bb2:	f7fe ff23 	bl	9fc <__aeabi_dcmplt>
    1bb6:	b148      	cbz	r0, 1bcc <_dtoa_r+0x16c>
    1bb8:	4650      	mov	r0, sl
    1bba:	f7fe fc43 	bl	444 <__aeabi_i2d>
    1bbe:	4632      	mov	r2, r6
    1bc0:	463b      	mov	r3, r7
    1bc2:	f7fe ff11 	bl	9e8 <__aeabi_dcmpeq>
    1bc6:	b908      	cbnz	r0, 1bcc <_dtoa_r+0x16c>
    1bc8:	f10a 3aff 	add.w	sl, sl, #4294967295
    1bcc:	f1ba 0f16 	cmp.w	sl, #22
    1bd0:	d857      	bhi.n	1c82 <_dtoa_r+0x222>
    1bd2:	4b66      	ldr	r3, [pc, #408]	; (1d6c <_dtoa_r+0x30c>)
    1bd4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
    1bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
    1bdc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1be0:	f7fe ff0c 	bl	9fc <__aeabi_dcmplt>
    1be4:	2800      	cmp	r0, #0
    1be6:	d04e      	beq.n	1c86 <_dtoa_r+0x226>
    1be8:	f10a 3aff 	add.w	sl, sl, #4294967295
    1bec:	2300      	movs	r3, #0
    1bee:	930f      	str	r3, [sp, #60]	; 0x3c
    1bf0:	9b16      	ldr	r3, [sp, #88]	; 0x58
    1bf2:	1b1c      	subs	r4, r3, r4
    1bf4:	1e63      	subs	r3, r4, #1
    1bf6:	9309      	str	r3, [sp, #36]	; 0x24
    1bf8:	bf45      	ittet	mi
    1bfa:	f1c4 0301 	rsbmi	r3, r4, #1
    1bfe:	9306      	strmi	r3, [sp, #24]
    1c00:	2300      	movpl	r3, #0
    1c02:	2300      	movmi	r3, #0
    1c04:	bf4c      	ite	mi
    1c06:	9309      	strmi	r3, [sp, #36]	; 0x24
    1c08:	9306      	strpl	r3, [sp, #24]
    1c0a:	f1ba 0f00 	cmp.w	sl, #0
    1c0e:	db3c      	blt.n	1c8a <_dtoa_r+0x22a>
    1c10:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1c12:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
    1c16:	4453      	add	r3, sl
    1c18:	9309      	str	r3, [sp, #36]	; 0x24
    1c1a:	2300      	movs	r3, #0
    1c1c:	930a      	str	r3, [sp, #40]	; 0x28
    1c1e:	9b22      	ldr	r3, [sp, #136]	; 0x88
    1c20:	2b09      	cmp	r3, #9
    1c22:	f200 80b5 	bhi.w	1d90 <_dtoa_r+0x330>
    1c26:	2b05      	cmp	r3, #5
    1c28:	bfc4      	itt	gt
    1c2a:	3b04      	subgt	r3, #4
    1c2c:	9322      	strgt	r3, [sp, #136]	; 0x88
    1c2e:	9b22      	ldr	r3, [sp, #136]	; 0x88
    1c30:	f1a3 0302 	sub.w	r3, r3, #2
    1c34:	bfcc      	ite	gt
    1c36:	2400      	movgt	r4, #0
    1c38:	2401      	movle	r4, #1
    1c3a:	2b03      	cmp	r3, #3
    1c3c:	f200 80b4 	bhi.w	1da8 <_dtoa_r+0x348>
    1c40:	e8df f003 	tbb	[pc, r3]
    1c44:	a47a982d 	.word	0xa47a982d
    1c48:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
    1c4c:	441c      	add	r4, r3
    1c4e:	f204 4332 	addw	r3, r4, #1074	; 0x432
    1c52:	2b20      	cmp	r3, #32
    1c54:	bfc3      	ittte	gt
    1c56:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
    1c5a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
    1c5e:	fa09 f303 	lslgt.w	r3, r9, r3
    1c62:	f1c3 0320 	rsble	r3, r3, #32
    1c66:	bfc6      	itte	gt
    1c68:	fa26 f000 	lsrgt.w	r0, r6, r0
    1c6c:	4318      	orrgt	r0, r3
    1c6e:	fa06 f003 	lslle.w	r0, r6, r3
    1c72:	f7fe fbd7 	bl	424 <__aeabi_ui2d>
    1c76:	2301      	movs	r3, #1
    1c78:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    1c7c:	3c01      	subs	r4, #1
    1c7e:	9313      	str	r3, [sp, #76]	; 0x4c
    1c80:	e770      	b.n	1b64 <_dtoa_r+0x104>
    1c82:	2301      	movs	r3, #1
    1c84:	e7b3      	b.n	1bee <_dtoa_r+0x18e>
    1c86:	900f      	str	r0, [sp, #60]	; 0x3c
    1c88:	e7b2      	b.n	1bf0 <_dtoa_r+0x190>
    1c8a:	9b06      	ldr	r3, [sp, #24]
    1c8c:	eba3 030a 	sub.w	r3, r3, sl
    1c90:	9306      	str	r3, [sp, #24]
    1c92:	f1ca 0300 	rsb	r3, sl, #0
    1c96:	930a      	str	r3, [sp, #40]	; 0x28
    1c98:	2300      	movs	r3, #0
    1c9a:	930e      	str	r3, [sp, #56]	; 0x38
    1c9c:	e7bf      	b.n	1c1e <_dtoa_r+0x1be>
    1c9e:	2300      	movs	r3, #0
    1ca0:	930b      	str	r3, [sp, #44]	; 0x2c
    1ca2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    1ca4:	2b00      	cmp	r3, #0
    1ca6:	f300 8082 	bgt.w	1dae <_dtoa_r+0x34e>
    1caa:	f04f 0901 	mov.w	r9, #1
    1cae:	f8cd 9020 	str.w	r9, [sp, #32]
    1cb2:	464b      	mov	r3, r9
    1cb4:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
    1cb8:	6a6e      	ldr	r6, [r5, #36]	; 0x24
    1cba:	2200      	movs	r2, #0
    1cbc:	6072      	str	r2, [r6, #4]
    1cbe:	2204      	movs	r2, #4
    1cc0:	f102 0014 	add.w	r0, r2, #20
    1cc4:	4298      	cmp	r0, r3
    1cc6:	6871      	ldr	r1, [r6, #4]
    1cc8:	d977      	bls.n	1dba <_dtoa_r+0x35a>
    1cca:	4628      	mov	r0, r5
    1ccc:	f014 fc5a 	bl	16584 <_Balloc>
    1cd0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1cd2:	6030      	str	r0, [r6, #0]
    1cd4:	681b      	ldr	r3, [r3, #0]
    1cd6:	9303      	str	r3, [sp, #12]
    1cd8:	9b08      	ldr	r3, [sp, #32]
    1cda:	2b0e      	cmp	r3, #14
    1cdc:	f200 80ee 	bhi.w	1ebc <_dtoa_r+0x45c>
    1ce0:	2c00      	cmp	r4, #0
    1ce2:	f000 80eb 	beq.w	1ebc <_dtoa_r+0x45c>
    1ce6:	f1ba 0f00 	cmp.w	sl, #0
    1cea:	dd7a      	ble.n	1de2 <_dtoa_r+0x382>
    1cec:	4a1f      	ldr	r2, [pc, #124]	; (1d6c <_dtoa_r+0x30c>)
    1cee:	f00a 030f 	and.w	r3, sl, #15
    1cf2:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    1cf6:	e9d3 3400 	ldrd	r3, r4, [r3]
    1cfa:	f41a 7f80 	tst.w	sl, #256	; 0x100
    1cfe:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
    1d02:	ea4f 142a 	mov.w	r4, sl, asr #4
    1d06:	d05c      	beq.n	1dc2 <_dtoa_r+0x362>
    1d08:	4b19      	ldr	r3, [pc, #100]	; (1d70 <_dtoa_r+0x310>)
    1d0a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1d0e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    1d12:	f7fe fd2b 	bl	76c <__aeabi_ddiv>
    1d16:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1d1a:	f004 040f 	and.w	r4, r4, #15
    1d1e:	2703      	movs	r7, #3
    1d20:	4e13      	ldr	r6, [pc, #76]	; (1d70 <_dtoa_r+0x310>)
    1d22:	2c00      	cmp	r4, #0
    1d24:	d14f      	bne.n	1dc6 <_dtoa_r+0x366>
    1d26:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    1d2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1d2e:	f7fe fd1d 	bl	76c <__aeabi_ddiv>
    1d32:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1d36:	e06e      	b.n	1e16 <_dtoa_r+0x3b6>
    1d38:	2301      	movs	r3, #1
    1d3a:	e7b1      	b.n	1ca0 <_dtoa_r+0x240>
    1d3c:	f3af 8000 	nop.w
    1d40:	636f4361 	.word	0x636f4361
    1d44:	3fd287a7 	.word	0x3fd287a7
    1d48:	8b60c8b3 	.word	0x8b60c8b3
    1d4c:	3fc68a28 	.word	0x3fc68a28
    1d50:	509f79fb 	.word	0x509f79fb
    1d54:	3fd34413 	.word	0x3fd34413
    1d58:	7ff00000 	.word	0x7ff00000
    1d5c:	0002795b 	.word	0x0002795b
    1d60:	00027952 	.word	0x00027952
    1d64:	0002792f 	.word	0x0002792f
    1d68:	3ff80000 	.word	0x3ff80000
    1d6c:	00016ff0 	.word	0x00016ff0
    1d70:	00016fc8 	.word	0x00016fc8
    1d74:	2300      	movs	r3, #0
    1d76:	930b      	str	r3, [sp, #44]	; 0x2c
    1d78:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    1d7a:	eb0a 0903 	add.w	r9, sl, r3
    1d7e:	f109 0301 	add.w	r3, r9, #1
    1d82:	2b01      	cmp	r3, #1
    1d84:	9308      	str	r3, [sp, #32]
    1d86:	bfb8      	it	lt
    1d88:	2301      	movlt	r3, #1
    1d8a:	e795      	b.n	1cb8 <_dtoa_r+0x258>
    1d8c:	2301      	movs	r3, #1
    1d8e:	e7f2      	b.n	1d76 <_dtoa_r+0x316>
    1d90:	2401      	movs	r4, #1
    1d92:	2300      	movs	r3, #0
    1d94:	9322      	str	r3, [sp, #136]	; 0x88
    1d96:	940b      	str	r4, [sp, #44]	; 0x2c
    1d98:	f04f 39ff 	mov.w	r9, #4294967295
    1d9c:	2200      	movs	r2, #0
    1d9e:	f8cd 9020 	str.w	r9, [sp, #32]
    1da2:	2312      	movs	r3, #18
    1da4:	9223      	str	r2, [sp, #140]	; 0x8c
    1da6:	e787      	b.n	1cb8 <_dtoa_r+0x258>
    1da8:	2301      	movs	r3, #1
    1daa:	930b      	str	r3, [sp, #44]	; 0x2c
    1dac:	e7f4      	b.n	1d98 <_dtoa_r+0x338>
    1dae:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
    1db2:	f8cd 9020 	str.w	r9, [sp, #32]
    1db6:	464b      	mov	r3, r9
    1db8:	e77e      	b.n	1cb8 <_dtoa_r+0x258>
    1dba:	3101      	adds	r1, #1
    1dbc:	6071      	str	r1, [r6, #4]
    1dbe:	0052      	lsls	r2, r2, #1
    1dc0:	e77e      	b.n	1cc0 <_dtoa_r+0x260>
    1dc2:	2702      	movs	r7, #2
    1dc4:	e7ac      	b.n	1d20 <_dtoa_r+0x2c0>
    1dc6:	07e1      	lsls	r1, r4, #31
    1dc8:	d508      	bpl.n	1ddc <_dtoa_r+0x37c>
    1dca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    1dce:	e9d6 2300 	ldrd	r2, r3, [r6]
    1dd2:	f7fe fba1 	bl	518 <__aeabi_dmul>
    1dd6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1dda:	3701      	adds	r7, #1
    1ddc:	1064      	asrs	r4, r4, #1
    1dde:	3608      	adds	r6, #8
    1de0:	e79f      	b.n	1d22 <_dtoa_r+0x2c2>
    1de2:	f000 80a5 	beq.w	1f30 <_dtoa_r+0x4d0>
    1de6:	f1ca 0400 	rsb	r4, sl, #0
    1dea:	4ba4      	ldr	r3, [pc, #656]	; (207c <_dtoa_r+0x61c>)
    1dec:	4ea4      	ldr	r6, [pc, #656]	; (2080 <_dtoa_r+0x620>)
    1dee:	f004 020f 	and.w	r2, r4, #15
    1df2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    1df6:	e9d3 2300 	ldrd	r2, r3, [r3]
    1dfa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1dfe:	f7fe fb8b 	bl	518 <__aeabi_dmul>
    1e02:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1e06:	1124      	asrs	r4, r4, #4
    1e08:	2300      	movs	r3, #0
    1e0a:	2702      	movs	r7, #2
    1e0c:	2c00      	cmp	r4, #0
    1e0e:	f040 8084 	bne.w	1f1a <_dtoa_r+0x4ba>
    1e12:	2b00      	cmp	r3, #0
    1e14:	d18d      	bne.n	1d32 <_dtoa_r+0x2d2>
    1e16:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    1e18:	2b00      	cmp	r3, #0
    1e1a:	f000 808b 	beq.w	1f34 <_dtoa_r+0x4d4>
    1e1e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
    1e22:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
    1e26:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    1e2a:	4b96      	ldr	r3, [pc, #600]	; (2084 <_dtoa_r+0x624>)
    1e2c:	2200      	movs	r2, #0
    1e2e:	f7fe fde5 	bl	9fc <__aeabi_dcmplt>
    1e32:	2800      	cmp	r0, #0
    1e34:	d07e      	beq.n	1f34 <_dtoa_r+0x4d4>
    1e36:	9b08      	ldr	r3, [sp, #32]
    1e38:	2b00      	cmp	r3, #0
    1e3a:	d07b      	beq.n	1f34 <_dtoa_r+0x4d4>
    1e3c:	f1b9 0f00 	cmp.w	r9, #0
    1e40:	dd38      	ble.n	1eb4 <_dtoa_r+0x454>
    1e42:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    1e46:	4b90      	ldr	r3, [pc, #576]	; (2088 <_dtoa_r+0x628>)
    1e48:	2200      	movs	r2, #0
    1e4a:	f7fe fb65 	bl	518 <__aeabi_dmul>
    1e4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1e52:	f10a 38ff 	add.w	r8, sl, #4294967295
    1e56:	3701      	adds	r7, #1
    1e58:	464c      	mov	r4, r9
    1e5a:	4638      	mov	r0, r7
    1e5c:	f7fe faf2 	bl	444 <__aeabi_i2d>
    1e60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    1e64:	f7fe fb58 	bl	518 <__aeabi_dmul>
    1e68:	4b88      	ldr	r3, [pc, #544]	; (208c <_dtoa_r+0x62c>)
    1e6a:	2200      	movs	r2, #0
    1e6c:	f7fe f99e 	bl	1ac <__adddf3>
    1e70:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
    1e74:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1e78:	9611      	str	r6, [sp, #68]	; 0x44
    1e7a:	2c00      	cmp	r4, #0
    1e7c:	d15d      	bne.n	1f3a <_dtoa_r+0x4da>
    1e7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1e82:	4b83      	ldr	r3, [pc, #524]	; (2090 <_dtoa_r+0x630>)
    1e84:	2200      	movs	r2, #0
    1e86:	f7fe f98f 	bl	1a8 <__aeabi_dsub>
    1e8a:	4602      	mov	r2, r0
    1e8c:	460b      	mov	r3, r1
    1e8e:	e9cd 2304 	strd	r2, r3, [sp, #16]
    1e92:	9a10      	ldr	r2, [sp, #64]	; 0x40
    1e94:	4633      	mov	r3, r6
    1e96:	f7fe fdcf 	bl	a38 <__aeabi_dcmpgt>
    1e9a:	2800      	cmp	r0, #0
    1e9c:	f040 8297 	bne.w	23ce <_dtoa_r+0x96e>
    1ea0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1ea4:	9a10      	ldr	r2, [sp, #64]	; 0x40
    1ea6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
    1eaa:	f7fe fda7 	bl	9fc <__aeabi_dcmplt>
    1eae:	2800      	cmp	r0, #0
    1eb0:	f040 828b 	bne.w	23ca <_dtoa_r+0x96a>
    1eb4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
    1eb8:	e9cd 3404 	strd	r3, r4, [sp, #16]
    1ebc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    1ebe:	2b00      	cmp	r3, #0
    1ec0:	f2c0 8151 	blt.w	2166 <_dtoa_r+0x706>
    1ec4:	f1ba 0f0e 	cmp.w	sl, #14
    1ec8:	f300 814d 	bgt.w	2166 <_dtoa_r+0x706>
    1ecc:	4b6b      	ldr	r3, [pc, #428]	; (207c <_dtoa_r+0x61c>)
    1ece:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
    1ed2:	e9d3 3400 	ldrd	r3, r4, [r3]
    1ed6:	e9cd 3406 	strd	r3, r4, [sp, #24]
    1eda:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    1edc:	2b00      	cmp	r3, #0
    1ede:	f280 80db 	bge.w	2098 <_dtoa_r+0x638>
    1ee2:	9b08      	ldr	r3, [sp, #32]
    1ee4:	2b00      	cmp	r3, #0
    1ee6:	f300 80d7 	bgt.w	2098 <_dtoa_r+0x638>
    1eea:	f040 826d 	bne.w	23c8 <_dtoa_r+0x968>
    1eee:	4b68      	ldr	r3, [pc, #416]	; (2090 <_dtoa_r+0x630>)
    1ef0:	2200      	movs	r2, #0
    1ef2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    1ef6:	f7fe fb0f 	bl	518 <__aeabi_dmul>
    1efa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    1efe:	f7fe fd91 	bl	a24 <__aeabi_dcmpge>
    1f02:	9c08      	ldr	r4, [sp, #32]
    1f04:	4626      	mov	r6, r4
    1f06:	2800      	cmp	r0, #0
    1f08:	f040 8243 	bne.w	2392 <_dtoa_r+0x932>
    1f0c:	9f03      	ldr	r7, [sp, #12]
    1f0e:	2331      	movs	r3, #49	; 0x31
    1f10:	f807 3b01 	strb.w	r3, [r7], #1
    1f14:	f10a 0a01 	add.w	sl, sl, #1
    1f18:	e23f      	b.n	239a <_dtoa_r+0x93a>
    1f1a:	07e2      	lsls	r2, r4, #31
    1f1c:	d505      	bpl.n	1f2a <_dtoa_r+0x4ca>
    1f1e:	e9d6 2300 	ldrd	r2, r3, [r6]
    1f22:	f7fe faf9 	bl	518 <__aeabi_dmul>
    1f26:	3701      	adds	r7, #1
    1f28:	2301      	movs	r3, #1
    1f2a:	1064      	asrs	r4, r4, #1
    1f2c:	3608      	adds	r6, #8
    1f2e:	e76d      	b.n	1e0c <_dtoa_r+0x3ac>
    1f30:	2702      	movs	r7, #2
    1f32:	e770      	b.n	1e16 <_dtoa_r+0x3b6>
    1f34:	9c08      	ldr	r4, [sp, #32]
    1f36:	46d0      	mov	r8, sl
    1f38:	e78f      	b.n	1e5a <_dtoa_r+0x3fa>
    1f3a:	9903      	ldr	r1, [sp, #12]
    1f3c:	4b4f      	ldr	r3, [pc, #316]	; (207c <_dtoa_r+0x61c>)
    1f3e:	4421      	add	r1, r4
    1f40:	9112      	str	r1, [sp, #72]	; 0x48
    1f42:	990b      	ldr	r1, [sp, #44]	; 0x2c
    1f44:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
    1f48:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
    1f4c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    1f50:	2900      	cmp	r1, #0
    1f52:	d046      	beq.n	1fe2 <_dtoa_r+0x582>
    1f54:	494f      	ldr	r1, [pc, #316]	; (2094 <_dtoa_r+0x634>)
    1f56:	2000      	movs	r0, #0
    1f58:	f7fe fc08 	bl	76c <__aeabi_ddiv>
    1f5c:	463b      	mov	r3, r7
    1f5e:	4632      	mov	r2, r6
    1f60:	f7fe f922 	bl	1a8 <__aeabi_dsub>
    1f64:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1f68:	9f03      	ldr	r7, [sp, #12]
    1f6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1f6e:	f7fe fd6d 	bl	a4c <__aeabi_d2iz>
    1f72:	4604      	mov	r4, r0
    1f74:	f7fe fa66 	bl	444 <__aeabi_i2d>
    1f78:	4602      	mov	r2, r0
    1f7a:	460b      	mov	r3, r1
    1f7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1f80:	f7fe f912 	bl	1a8 <__aeabi_dsub>
    1f84:	3430      	adds	r4, #48	; 0x30
    1f86:	4602      	mov	r2, r0
    1f88:	460b      	mov	r3, r1
    1f8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
    1f8e:	f807 4b01 	strb.w	r4, [r7], #1
    1f92:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    1f96:	f7fe fd31 	bl	9fc <__aeabi_dcmplt>
    1f9a:	2800      	cmp	r0, #0
    1f9c:	d165      	bne.n	206a <_dtoa_r+0x60a>
    1f9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    1fa2:	4938      	ldr	r1, [pc, #224]	; (2084 <_dtoa_r+0x624>)
    1fa4:	2000      	movs	r0, #0
    1fa6:	f7fe f8ff 	bl	1a8 <__aeabi_dsub>
    1faa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    1fae:	f7fe fd25 	bl	9fc <__aeabi_dcmplt>
    1fb2:	2800      	cmp	r0, #0
    1fb4:	f040 80b6 	bne.w	2124 <_dtoa_r+0x6c4>
    1fb8:	9b12      	ldr	r3, [sp, #72]	; 0x48
    1fba:	429f      	cmp	r7, r3
    1fbc:	f43f af7a 	beq.w	1eb4 <_dtoa_r+0x454>
    1fc0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    1fc4:	4b30      	ldr	r3, [pc, #192]	; (2088 <_dtoa_r+0x628>)
    1fc6:	2200      	movs	r2, #0
    1fc8:	f7fe faa6 	bl	518 <__aeabi_dmul>
    1fcc:	4b2e      	ldr	r3, [pc, #184]	; (2088 <_dtoa_r+0x628>)
    1fce:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1fd2:	2200      	movs	r2, #0
    1fd4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1fd8:	f7fe fa9e 	bl	518 <__aeabi_dmul>
    1fdc:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1fe0:	e7c3      	b.n	1f6a <_dtoa_r+0x50a>
    1fe2:	4630      	mov	r0, r6
    1fe4:	4639      	mov	r1, r7
    1fe6:	f7fe fa97 	bl	518 <__aeabi_dmul>
    1fea:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1fee:	9b12      	ldr	r3, [sp, #72]	; 0x48
    1ff0:	9c03      	ldr	r4, [sp, #12]
    1ff2:	9314      	str	r3, [sp, #80]	; 0x50
    1ff4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1ff8:	f7fe fd28 	bl	a4c <__aeabi_d2iz>
    1ffc:	9015      	str	r0, [sp, #84]	; 0x54
    1ffe:	f7fe fa21 	bl	444 <__aeabi_i2d>
    2002:	4602      	mov	r2, r0
    2004:	460b      	mov	r3, r1
    2006:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    200a:	f7fe f8cd 	bl	1a8 <__aeabi_dsub>
    200e:	9b15      	ldr	r3, [sp, #84]	; 0x54
    2010:	3330      	adds	r3, #48	; 0x30
    2012:	f804 3b01 	strb.w	r3, [r4], #1
    2016:	9b12      	ldr	r3, [sp, #72]	; 0x48
    2018:	429c      	cmp	r4, r3
    201a:	4606      	mov	r6, r0
    201c:	460f      	mov	r7, r1
    201e:	f04f 0200 	mov.w	r2, #0
    2022:	d124      	bne.n	206e <_dtoa_r+0x60e>
    2024:	4b1b      	ldr	r3, [pc, #108]	; (2094 <_dtoa_r+0x634>)
    2026:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    202a:	f7fe f8bf 	bl	1ac <__adddf3>
    202e:	4602      	mov	r2, r0
    2030:	460b      	mov	r3, r1
    2032:	4630      	mov	r0, r6
    2034:	4639      	mov	r1, r7
    2036:	f7fe fcff 	bl	a38 <__aeabi_dcmpgt>
    203a:	2800      	cmp	r0, #0
    203c:	d171      	bne.n	2122 <_dtoa_r+0x6c2>
    203e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    2042:	4914      	ldr	r1, [pc, #80]	; (2094 <_dtoa_r+0x634>)
    2044:	2000      	movs	r0, #0
    2046:	f7fe f8af 	bl	1a8 <__aeabi_dsub>
    204a:	4602      	mov	r2, r0
    204c:	460b      	mov	r3, r1
    204e:	4630      	mov	r0, r6
    2050:	4639      	mov	r1, r7
    2052:	f7fe fcd3 	bl	9fc <__aeabi_dcmplt>
    2056:	2800      	cmp	r0, #0
    2058:	f43f af2c 	beq.w	1eb4 <_dtoa_r+0x454>
    205c:	9f14      	ldr	r7, [sp, #80]	; 0x50
    205e:	1e7b      	subs	r3, r7, #1
    2060:	9314      	str	r3, [sp, #80]	; 0x50
    2062:	f817 3c01 	ldrb.w	r3, [r7, #-1]
    2066:	2b30      	cmp	r3, #48	; 0x30
    2068:	d0f8      	beq.n	205c <_dtoa_r+0x5fc>
    206a:	46c2      	mov	sl, r8
    206c:	e049      	b.n	2102 <_dtoa_r+0x6a2>
    206e:	4b06      	ldr	r3, [pc, #24]	; (2088 <_dtoa_r+0x628>)
    2070:	f7fe fa52 	bl	518 <__aeabi_dmul>
    2074:	e9cd 0104 	strd	r0, r1, [sp, #16]
    2078:	e7bc      	b.n	1ff4 <_dtoa_r+0x594>
    207a:	bf00      	nop
    207c:	00016ff0 	.word	0x00016ff0
    2080:	00016fc8 	.word	0x00016fc8
    2084:	3ff00000 	.word	0x3ff00000
    2088:	40240000 	.word	0x40240000
    208c:	401c0000 	.word	0x401c0000
    2090:	40140000 	.word	0x40140000
    2094:	3fe00000 	.word	0x3fe00000
    2098:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
    209c:	9f03      	ldr	r7, [sp, #12]
    209e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    20a2:	4640      	mov	r0, r8
    20a4:	4649      	mov	r1, r9
    20a6:	f7fe fb61 	bl	76c <__aeabi_ddiv>
    20aa:	f7fe fccf 	bl	a4c <__aeabi_d2iz>
    20ae:	4604      	mov	r4, r0
    20b0:	f7fe f9c8 	bl	444 <__aeabi_i2d>
    20b4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    20b8:	f7fe fa2e 	bl	518 <__aeabi_dmul>
    20bc:	f104 0630 	add.w	r6, r4, #48	; 0x30
    20c0:	460b      	mov	r3, r1
    20c2:	4602      	mov	r2, r0
    20c4:	4649      	mov	r1, r9
    20c6:	4640      	mov	r0, r8
    20c8:	f7fe f86e 	bl	1a8 <__aeabi_dsub>
    20cc:	f807 6b01 	strb.w	r6, [r7], #1
    20d0:	9e03      	ldr	r6, [sp, #12]
    20d2:	9b08      	ldr	r3, [sp, #32]
    20d4:	1bbe      	subs	r6, r7, r6
    20d6:	42b3      	cmp	r3, r6
    20d8:	d138      	bne.n	214c <_dtoa_r+0x6ec>
    20da:	4602      	mov	r2, r0
    20dc:	460b      	mov	r3, r1
    20de:	f7fe f865 	bl	1ac <__adddf3>
    20e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    20e6:	4680      	mov	r8, r0
    20e8:	4689      	mov	r9, r1
    20ea:	f7fe fca5 	bl	a38 <__aeabi_dcmpgt>
    20ee:	bb58      	cbnz	r0, 2148 <_dtoa_r+0x6e8>
    20f0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    20f4:	4640      	mov	r0, r8
    20f6:	4649      	mov	r1, r9
    20f8:	f7fe fc76 	bl	9e8 <__aeabi_dcmpeq>
    20fc:	b108      	cbz	r0, 2102 <_dtoa_r+0x6a2>
    20fe:	07e1      	lsls	r1, r4, #31
    2100:	d422      	bmi.n	2148 <_dtoa_r+0x6e8>
    2102:	4628      	mov	r0, r5
    2104:	4659      	mov	r1, fp
    2106:	f014 fa71 	bl	165ec <_Bfree>
    210a:	2300      	movs	r3, #0
    210c:	703b      	strb	r3, [r7, #0]
    210e:	9b24      	ldr	r3, [sp, #144]	; 0x90
    2110:	f10a 0001 	add.w	r0, sl, #1
    2114:	6018      	str	r0, [r3, #0]
    2116:	9b26      	ldr	r3, [sp, #152]	; 0x98
    2118:	2b00      	cmp	r3, #0
    211a:	f43f ace7 	beq.w	1aec <_dtoa_r+0x8c>
    211e:	601f      	str	r7, [r3, #0]
    2120:	e4e4      	b.n	1aec <_dtoa_r+0x8c>
    2122:	4627      	mov	r7, r4
    2124:	463b      	mov	r3, r7
    2126:	461f      	mov	r7, r3
    2128:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    212c:	2a39      	cmp	r2, #57	; 0x39
    212e:	d107      	bne.n	2140 <_dtoa_r+0x6e0>
    2130:	9a03      	ldr	r2, [sp, #12]
    2132:	429a      	cmp	r2, r3
    2134:	d1f7      	bne.n	2126 <_dtoa_r+0x6c6>
    2136:	9903      	ldr	r1, [sp, #12]
    2138:	2230      	movs	r2, #48	; 0x30
    213a:	f108 0801 	add.w	r8, r8, #1
    213e:	700a      	strb	r2, [r1, #0]
    2140:	781a      	ldrb	r2, [r3, #0]
    2142:	3201      	adds	r2, #1
    2144:	701a      	strb	r2, [r3, #0]
    2146:	e790      	b.n	206a <_dtoa_r+0x60a>
    2148:	46d0      	mov	r8, sl
    214a:	e7eb      	b.n	2124 <_dtoa_r+0x6c4>
    214c:	4ba1      	ldr	r3, [pc, #644]	; (23d4 <_dtoa_r+0x974>)
    214e:	2200      	movs	r2, #0
    2150:	f7fe f9e2 	bl	518 <__aeabi_dmul>
    2154:	2200      	movs	r2, #0
    2156:	2300      	movs	r3, #0
    2158:	4680      	mov	r8, r0
    215a:	4689      	mov	r9, r1
    215c:	f7fe fc44 	bl	9e8 <__aeabi_dcmpeq>
    2160:	2800      	cmp	r0, #0
    2162:	d09c      	beq.n	209e <_dtoa_r+0x63e>
    2164:	e7cd      	b.n	2102 <_dtoa_r+0x6a2>
    2166:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    2168:	2a00      	cmp	r2, #0
    216a:	f000 80cd 	beq.w	2308 <_dtoa_r+0x8a8>
    216e:	9a22      	ldr	r2, [sp, #136]	; 0x88
    2170:	2a01      	cmp	r2, #1
    2172:	f300 80af 	bgt.w	22d4 <_dtoa_r+0x874>
    2176:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    2178:	2a00      	cmp	r2, #0
    217a:	f000 80a7 	beq.w	22cc <_dtoa_r+0x86c>
    217e:	f203 4333 	addw	r3, r3, #1075	; 0x433
    2182:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    2184:	9f06      	ldr	r7, [sp, #24]
    2186:	9a06      	ldr	r2, [sp, #24]
    2188:	441a      	add	r2, r3
    218a:	9206      	str	r2, [sp, #24]
    218c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    218e:	2101      	movs	r1, #1
    2190:	441a      	add	r2, r3
    2192:	4628      	mov	r0, r5
    2194:	9209      	str	r2, [sp, #36]	; 0x24
    2196:	f014 facc 	bl	16732 <__i2b>
    219a:	4606      	mov	r6, r0
    219c:	2f00      	cmp	r7, #0
    219e:	dd0c      	ble.n	21ba <_dtoa_r+0x75a>
    21a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    21a2:	2b00      	cmp	r3, #0
    21a4:	dd09      	ble.n	21ba <_dtoa_r+0x75a>
    21a6:	42bb      	cmp	r3, r7
    21a8:	9a06      	ldr	r2, [sp, #24]
    21aa:	bfa8      	it	ge
    21ac:	463b      	movge	r3, r7
    21ae:	1ad2      	subs	r2, r2, r3
    21b0:	9206      	str	r2, [sp, #24]
    21b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
    21b4:	1aff      	subs	r7, r7, r3
    21b6:	1ad3      	subs	r3, r2, r3
    21b8:	9309      	str	r3, [sp, #36]	; 0x24
    21ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    21bc:	b1f3      	cbz	r3, 21fc <_dtoa_r+0x79c>
    21be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    21c0:	2b00      	cmp	r3, #0
    21c2:	f000 80a5 	beq.w	2310 <_dtoa_r+0x8b0>
    21c6:	2c00      	cmp	r4, #0
    21c8:	dd10      	ble.n	21ec <_dtoa_r+0x78c>
    21ca:	4631      	mov	r1, r6
    21cc:	4622      	mov	r2, r4
    21ce:	4628      	mov	r0, r5
    21d0:	f00f fbda 	bl	11988 <__pow5mult>
    21d4:	465a      	mov	r2, fp
    21d6:	4601      	mov	r1, r0
    21d8:	4606      	mov	r6, r0
    21da:	4628      	mov	r0, r5
    21dc:	f014 fab2 	bl	16744 <__multiply>
    21e0:	4659      	mov	r1, fp
    21e2:	4680      	mov	r8, r0
    21e4:	4628      	mov	r0, r5
    21e6:	f014 fa01 	bl	165ec <_Bfree>
    21ea:	46c3      	mov	fp, r8
    21ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    21ee:	1b1a      	subs	r2, r3, r4
    21f0:	d004      	beq.n	21fc <_dtoa_r+0x79c>
    21f2:	4659      	mov	r1, fp
    21f4:	4628      	mov	r0, r5
    21f6:	f00f fbc7 	bl	11988 <__pow5mult>
    21fa:	4683      	mov	fp, r0
    21fc:	2101      	movs	r1, #1
    21fe:	4628      	mov	r0, r5
    2200:	f014 fa97 	bl	16732 <__i2b>
    2204:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    2206:	2b00      	cmp	r3, #0
    2208:	4604      	mov	r4, r0
    220a:	f340 8083 	ble.w	2314 <_dtoa_r+0x8b4>
    220e:	461a      	mov	r2, r3
    2210:	4601      	mov	r1, r0
    2212:	4628      	mov	r0, r5
    2214:	f00f fbb8 	bl	11988 <__pow5mult>
    2218:	9b22      	ldr	r3, [sp, #136]	; 0x88
    221a:	2b01      	cmp	r3, #1
    221c:	4604      	mov	r4, r0
    221e:	dd7c      	ble.n	231a <_dtoa_r+0x8ba>
    2220:	f04f 0800 	mov.w	r8, #0
    2224:	6923      	ldr	r3, [r4, #16]
    2226:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    222a:	6918      	ldr	r0, [r3, #16]
    222c:	f014 fa33 	bl	16696 <__hi0bits>
    2230:	f1c0 0020 	rsb	r0, r0, #32
    2234:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2236:	4418      	add	r0, r3
    2238:	f010 001f 	ands.w	r0, r0, #31
    223c:	f000 808e 	beq.w	235c <_dtoa_r+0x8fc>
    2240:	f1c0 0320 	rsb	r3, r0, #32
    2244:	2b04      	cmp	r3, #4
    2246:	f340 8087 	ble.w	2358 <_dtoa_r+0x8f8>
    224a:	f1c0 001c 	rsb	r0, r0, #28
    224e:	9b06      	ldr	r3, [sp, #24]
    2250:	4403      	add	r3, r0
    2252:	9306      	str	r3, [sp, #24]
    2254:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2256:	4403      	add	r3, r0
    2258:	4407      	add	r7, r0
    225a:	9309      	str	r3, [sp, #36]	; 0x24
    225c:	9b06      	ldr	r3, [sp, #24]
    225e:	2b00      	cmp	r3, #0
    2260:	dd05      	ble.n	226e <_dtoa_r+0x80e>
    2262:	4659      	mov	r1, fp
    2264:	461a      	mov	r2, r3
    2266:	4628      	mov	r0, r5
    2268:	f014 fb08 	bl	1687c <__lshift>
    226c:	4683      	mov	fp, r0
    226e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2270:	2b00      	cmp	r3, #0
    2272:	dd05      	ble.n	2280 <_dtoa_r+0x820>
    2274:	4621      	mov	r1, r4
    2276:	461a      	mov	r2, r3
    2278:	4628      	mov	r0, r5
    227a:	f014 faff 	bl	1687c <__lshift>
    227e:	4604      	mov	r4, r0
    2280:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    2282:	2b00      	cmp	r3, #0
    2284:	d06c      	beq.n	2360 <_dtoa_r+0x900>
    2286:	4621      	mov	r1, r4
    2288:	4658      	mov	r0, fp
    228a:	f014 fb56 	bl	1693a <__mcmp>
    228e:	2800      	cmp	r0, #0
    2290:	da66      	bge.n	2360 <_dtoa_r+0x900>
    2292:	2300      	movs	r3, #0
    2294:	4659      	mov	r1, fp
    2296:	220a      	movs	r2, #10
    2298:	4628      	mov	r0, r5
    229a:	f014 f9be 	bl	1661a <__multadd>
    229e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    22a0:	f10a 3aff 	add.w	sl, sl, #4294967295
    22a4:	4683      	mov	fp, r0
    22a6:	2b00      	cmp	r3, #0
    22a8:	f000 818b 	beq.w	25c2 <_dtoa_r+0xb62>
    22ac:	4631      	mov	r1, r6
    22ae:	2300      	movs	r3, #0
    22b0:	220a      	movs	r2, #10
    22b2:	4628      	mov	r0, r5
    22b4:	f014 f9b1 	bl	1661a <__multadd>
    22b8:	f1b9 0f00 	cmp.w	r9, #0
    22bc:	4606      	mov	r6, r0
    22be:	f300 8091 	bgt.w	23e4 <_dtoa_r+0x984>
    22c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
    22c4:	2b02      	cmp	r3, #2
    22c6:	f340 808d 	ble.w	23e4 <_dtoa_r+0x984>
    22ca:	e051      	b.n	2370 <_dtoa_r+0x910>
    22cc:	9b16      	ldr	r3, [sp, #88]	; 0x58
    22ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    22d2:	e756      	b.n	2182 <_dtoa_r+0x722>
    22d4:	9b08      	ldr	r3, [sp, #32]
    22d6:	1e5c      	subs	r4, r3, #1
    22d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    22da:	42a3      	cmp	r3, r4
    22dc:	bfbf      	itttt	lt
    22de:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
    22e0:	940a      	strlt	r4, [sp, #40]	; 0x28
    22e2:	1ae2      	sublt	r2, r4, r3
    22e4:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
    22e6:	bfb6      	itet	lt
    22e8:	189b      	addlt	r3, r3, r2
    22ea:	1b1c      	subge	r4, r3, r4
    22ec:	930e      	strlt	r3, [sp, #56]	; 0x38
    22ee:	9b08      	ldr	r3, [sp, #32]
    22f0:	bfb8      	it	lt
    22f2:	2400      	movlt	r4, #0
    22f4:	2b00      	cmp	r3, #0
    22f6:	bfb9      	ittee	lt
    22f8:	9b06      	ldrlt	r3, [sp, #24]
    22fa:	9a08      	ldrlt	r2, [sp, #32]
    22fc:	9f06      	ldrge	r7, [sp, #24]
    22fe:	9b08      	ldrge	r3, [sp, #32]
    2300:	bfbc      	itt	lt
    2302:	1a9f      	sublt	r7, r3, r2
    2304:	2300      	movlt	r3, #0
    2306:	e73e      	b.n	2186 <_dtoa_r+0x726>
    2308:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    230a:	9f06      	ldr	r7, [sp, #24]
    230c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    230e:	e745      	b.n	219c <_dtoa_r+0x73c>
    2310:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2312:	e76e      	b.n	21f2 <_dtoa_r+0x792>
    2314:	9b22      	ldr	r3, [sp, #136]	; 0x88
    2316:	2b01      	cmp	r3, #1
    2318:	dc19      	bgt.n	234e <_dtoa_r+0x8ee>
    231a:	9b04      	ldr	r3, [sp, #16]
    231c:	b9bb      	cbnz	r3, 234e <_dtoa_r+0x8ee>
    231e:	9b05      	ldr	r3, [sp, #20]
    2320:	f3c3 0313 	ubfx	r3, r3, #0, #20
    2324:	b99b      	cbnz	r3, 234e <_dtoa_r+0x8ee>
    2326:	9b05      	ldr	r3, [sp, #20]
    2328:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
    232c:	0d1b      	lsrs	r3, r3, #20
    232e:	051b      	lsls	r3, r3, #20
    2330:	b183      	cbz	r3, 2354 <_dtoa_r+0x8f4>
    2332:	9b06      	ldr	r3, [sp, #24]
    2334:	3301      	adds	r3, #1
    2336:	9306      	str	r3, [sp, #24]
    2338:	9b09      	ldr	r3, [sp, #36]	; 0x24
    233a:	3301      	adds	r3, #1
    233c:	9309      	str	r3, [sp, #36]	; 0x24
    233e:	f04f 0801 	mov.w	r8, #1
    2342:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    2344:	2b00      	cmp	r3, #0
    2346:	f47f af6d 	bne.w	2224 <_dtoa_r+0x7c4>
    234a:	2001      	movs	r0, #1
    234c:	e772      	b.n	2234 <_dtoa_r+0x7d4>
    234e:	f04f 0800 	mov.w	r8, #0
    2352:	e7f6      	b.n	2342 <_dtoa_r+0x8e2>
    2354:	4698      	mov	r8, r3
    2356:	e7f4      	b.n	2342 <_dtoa_r+0x8e2>
    2358:	d080      	beq.n	225c <_dtoa_r+0x7fc>
    235a:	4618      	mov	r0, r3
    235c:	301c      	adds	r0, #28
    235e:	e776      	b.n	224e <_dtoa_r+0x7ee>
    2360:	9b08      	ldr	r3, [sp, #32]
    2362:	2b00      	cmp	r3, #0
    2364:	dc38      	bgt.n	23d8 <_dtoa_r+0x978>
    2366:	9b22      	ldr	r3, [sp, #136]	; 0x88
    2368:	2b02      	cmp	r3, #2
    236a:	dd35      	ble.n	23d8 <_dtoa_r+0x978>
    236c:	f8dd 9020 	ldr.w	r9, [sp, #32]
    2370:	f1b9 0f00 	cmp.w	r9, #0
    2374:	d10d      	bne.n	2392 <_dtoa_r+0x932>
    2376:	4621      	mov	r1, r4
    2378:	464b      	mov	r3, r9
    237a:	2205      	movs	r2, #5
    237c:	4628      	mov	r0, r5
    237e:	f014 f94c 	bl	1661a <__multadd>
    2382:	4601      	mov	r1, r0
    2384:	4604      	mov	r4, r0
    2386:	4658      	mov	r0, fp
    2388:	f014 fad7 	bl	1693a <__mcmp>
    238c:	2800      	cmp	r0, #0
    238e:	f73f adbd 	bgt.w	1f0c <_dtoa_r+0x4ac>
    2392:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    2394:	9f03      	ldr	r7, [sp, #12]
    2396:	ea6f 0a03 	mvn.w	sl, r3
    239a:	f04f 0800 	mov.w	r8, #0
    239e:	4621      	mov	r1, r4
    23a0:	4628      	mov	r0, r5
    23a2:	f014 f923 	bl	165ec <_Bfree>
    23a6:	2e00      	cmp	r6, #0
    23a8:	f43f aeab 	beq.w	2102 <_dtoa_r+0x6a2>
    23ac:	f1b8 0f00 	cmp.w	r8, #0
    23b0:	d005      	beq.n	23be <_dtoa_r+0x95e>
    23b2:	45b0      	cmp	r8, r6
    23b4:	d003      	beq.n	23be <_dtoa_r+0x95e>
    23b6:	4641      	mov	r1, r8
    23b8:	4628      	mov	r0, r5
    23ba:	f014 f917 	bl	165ec <_Bfree>
    23be:	4631      	mov	r1, r6
    23c0:	4628      	mov	r0, r5
    23c2:	f014 f913 	bl	165ec <_Bfree>
    23c6:	e69c      	b.n	2102 <_dtoa_r+0x6a2>
    23c8:	2400      	movs	r4, #0
    23ca:	4626      	mov	r6, r4
    23cc:	e7e1      	b.n	2392 <_dtoa_r+0x932>
    23ce:	46c2      	mov	sl, r8
    23d0:	4626      	mov	r6, r4
    23d2:	e59b      	b.n	1f0c <_dtoa_r+0x4ac>
    23d4:	40240000 	.word	0x40240000
    23d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    23da:	f8dd 9020 	ldr.w	r9, [sp, #32]
    23de:	2b00      	cmp	r3, #0
    23e0:	f000 80f6 	beq.w	25d0 <_dtoa_r+0xb70>
    23e4:	2f00      	cmp	r7, #0
    23e6:	dd05      	ble.n	23f4 <_dtoa_r+0x994>
    23e8:	4631      	mov	r1, r6
    23ea:	463a      	mov	r2, r7
    23ec:	4628      	mov	r0, r5
    23ee:	f014 fa45 	bl	1687c <__lshift>
    23f2:	4606      	mov	r6, r0
    23f4:	f1b8 0f00 	cmp.w	r8, #0
    23f8:	d055      	beq.n	24a6 <_dtoa_r+0xa46>
    23fa:	6871      	ldr	r1, [r6, #4]
    23fc:	4628      	mov	r0, r5
    23fe:	f014 f8c1 	bl	16584 <_Balloc>
    2402:	6932      	ldr	r2, [r6, #16]
    2404:	3202      	adds	r2, #2
    2406:	4607      	mov	r7, r0
    2408:	0092      	lsls	r2, r2, #2
    240a:	f106 010c 	add.w	r1, r6, #12
    240e:	300c      	adds	r0, #12
    2410:	f013 fe08 	bl	16024 <memcpy>
    2414:	2201      	movs	r2, #1
    2416:	4639      	mov	r1, r7
    2418:	4628      	mov	r0, r5
    241a:	f014 fa2f 	bl	1687c <__lshift>
    241e:	9b03      	ldr	r3, [sp, #12]
    2420:	3301      	adds	r3, #1
    2422:	9308      	str	r3, [sp, #32]
    2424:	9b03      	ldr	r3, [sp, #12]
    2426:	444b      	add	r3, r9
    2428:	930a      	str	r3, [sp, #40]	; 0x28
    242a:	9b04      	ldr	r3, [sp, #16]
    242c:	f003 0301 	and.w	r3, r3, #1
    2430:	46b0      	mov	r8, r6
    2432:	9309      	str	r3, [sp, #36]	; 0x24
    2434:	4606      	mov	r6, r0
    2436:	9b08      	ldr	r3, [sp, #32]
    2438:	4621      	mov	r1, r4
    243a:	3b01      	subs	r3, #1
    243c:	4658      	mov	r0, fp
    243e:	9304      	str	r3, [sp, #16]
    2440:	f013 ffbc 	bl	163bc <quorem>
    2444:	4603      	mov	r3, r0
    2446:	3330      	adds	r3, #48	; 0x30
    2448:	9006      	str	r0, [sp, #24]
    244a:	4641      	mov	r1, r8
    244c:	4658      	mov	r0, fp
    244e:	930b      	str	r3, [sp, #44]	; 0x2c
    2450:	f014 fa73 	bl	1693a <__mcmp>
    2454:	4632      	mov	r2, r6
    2456:	4681      	mov	r9, r0
    2458:	4621      	mov	r1, r4
    245a:	4628      	mov	r0, r5
    245c:	f014 fa88 	bl	16970 <__mdiff>
    2460:	68c2      	ldr	r2, [r0, #12]
    2462:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2464:	4607      	mov	r7, r0
    2466:	bb02      	cbnz	r2, 24aa <_dtoa_r+0xa4a>
    2468:	4601      	mov	r1, r0
    246a:	4658      	mov	r0, fp
    246c:	f014 fa65 	bl	1693a <__mcmp>
    2470:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2472:	4602      	mov	r2, r0
    2474:	4639      	mov	r1, r7
    2476:	4628      	mov	r0, r5
    2478:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
    247c:	f014 f8b6 	bl	165ec <_Bfree>
    2480:	9b22      	ldr	r3, [sp, #136]	; 0x88
    2482:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    2484:	9f08      	ldr	r7, [sp, #32]
    2486:	ea43 0102 	orr.w	r1, r3, r2
    248a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    248c:	430b      	orrs	r3, r1
    248e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2490:	d10d      	bne.n	24ae <_dtoa_r+0xa4e>
    2492:	2b39      	cmp	r3, #57	; 0x39
    2494:	d029      	beq.n	24ea <_dtoa_r+0xa8a>
    2496:	f1b9 0f00 	cmp.w	r9, #0
    249a:	dd01      	ble.n	24a0 <_dtoa_r+0xa40>
    249c:	9b06      	ldr	r3, [sp, #24]
    249e:	3331      	adds	r3, #49	; 0x31
    24a0:	9a04      	ldr	r2, [sp, #16]
    24a2:	7013      	strb	r3, [r2, #0]
    24a4:	e77b      	b.n	239e <_dtoa_r+0x93e>
    24a6:	4630      	mov	r0, r6
    24a8:	e7b9      	b.n	241e <_dtoa_r+0x9be>
    24aa:	2201      	movs	r2, #1
    24ac:	e7e2      	b.n	2474 <_dtoa_r+0xa14>
    24ae:	f1b9 0f00 	cmp.w	r9, #0
    24b2:	db06      	blt.n	24c2 <_dtoa_r+0xa62>
    24b4:	9922      	ldr	r1, [sp, #136]	; 0x88
    24b6:	ea41 0909 	orr.w	r9, r1, r9
    24ba:	9909      	ldr	r1, [sp, #36]	; 0x24
    24bc:	ea59 0101 	orrs.w	r1, r9, r1
    24c0:	d120      	bne.n	2504 <_dtoa_r+0xaa4>
    24c2:	2a00      	cmp	r2, #0
    24c4:	ddec      	ble.n	24a0 <_dtoa_r+0xa40>
    24c6:	4659      	mov	r1, fp
    24c8:	2201      	movs	r2, #1
    24ca:	4628      	mov	r0, r5
    24cc:	9308      	str	r3, [sp, #32]
    24ce:	f014 f9d5 	bl	1687c <__lshift>
    24d2:	4621      	mov	r1, r4
    24d4:	4683      	mov	fp, r0
    24d6:	f014 fa30 	bl	1693a <__mcmp>
    24da:	2800      	cmp	r0, #0
    24dc:	9b08      	ldr	r3, [sp, #32]
    24de:	dc02      	bgt.n	24e6 <_dtoa_r+0xa86>
    24e0:	d1de      	bne.n	24a0 <_dtoa_r+0xa40>
    24e2:	07da      	lsls	r2, r3, #31
    24e4:	d5dc      	bpl.n	24a0 <_dtoa_r+0xa40>
    24e6:	2b39      	cmp	r3, #57	; 0x39
    24e8:	d1d8      	bne.n	249c <_dtoa_r+0xa3c>
    24ea:	9a04      	ldr	r2, [sp, #16]
    24ec:	2339      	movs	r3, #57	; 0x39
    24ee:	7013      	strb	r3, [r2, #0]
    24f0:	463b      	mov	r3, r7
    24f2:	461f      	mov	r7, r3
    24f4:	3b01      	subs	r3, #1
    24f6:	f817 2c01 	ldrb.w	r2, [r7, #-1]
    24fa:	2a39      	cmp	r2, #57	; 0x39
    24fc:	d050      	beq.n	25a0 <_dtoa_r+0xb40>
    24fe:	3201      	adds	r2, #1
    2500:	701a      	strb	r2, [r3, #0]
    2502:	e74c      	b.n	239e <_dtoa_r+0x93e>
    2504:	2a00      	cmp	r2, #0
    2506:	dd03      	ble.n	2510 <_dtoa_r+0xab0>
    2508:	2b39      	cmp	r3, #57	; 0x39
    250a:	d0ee      	beq.n	24ea <_dtoa_r+0xa8a>
    250c:	3301      	adds	r3, #1
    250e:	e7c7      	b.n	24a0 <_dtoa_r+0xa40>
    2510:	9a08      	ldr	r2, [sp, #32]
    2512:	990a      	ldr	r1, [sp, #40]	; 0x28
    2514:	f802 3c01 	strb.w	r3, [r2, #-1]
    2518:	428a      	cmp	r2, r1
    251a:	d02a      	beq.n	2572 <_dtoa_r+0xb12>
    251c:	4659      	mov	r1, fp
    251e:	2300      	movs	r3, #0
    2520:	220a      	movs	r2, #10
    2522:	4628      	mov	r0, r5
    2524:	f014 f879 	bl	1661a <__multadd>
    2528:	45b0      	cmp	r8, r6
    252a:	4683      	mov	fp, r0
    252c:	f04f 0300 	mov.w	r3, #0
    2530:	f04f 020a 	mov.w	r2, #10
    2534:	4641      	mov	r1, r8
    2536:	4628      	mov	r0, r5
    2538:	d107      	bne.n	254a <_dtoa_r+0xaea>
    253a:	f014 f86e 	bl	1661a <__multadd>
    253e:	4680      	mov	r8, r0
    2540:	4606      	mov	r6, r0
    2542:	9b08      	ldr	r3, [sp, #32]
    2544:	3301      	adds	r3, #1
    2546:	9308      	str	r3, [sp, #32]
    2548:	e775      	b.n	2436 <_dtoa_r+0x9d6>
    254a:	f014 f866 	bl	1661a <__multadd>
    254e:	4631      	mov	r1, r6
    2550:	4680      	mov	r8, r0
    2552:	2300      	movs	r3, #0
    2554:	220a      	movs	r2, #10
    2556:	4628      	mov	r0, r5
    2558:	f014 f85f 	bl	1661a <__multadd>
    255c:	4606      	mov	r6, r0
    255e:	e7f0      	b.n	2542 <_dtoa_r+0xae2>
    2560:	f1b9 0f00 	cmp.w	r9, #0
    2564:	9a03      	ldr	r2, [sp, #12]
    2566:	bfcc      	ite	gt
    2568:	464f      	movgt	r7, r9
    256a:	2701      	movle	r7, #1
    256c:	4417      	add	r7, r2
    256e:	f04f 0800 	mov.w	r8, #0
    2572:	4659      	mov	r1, fp
    2574:	2201      	movs	r2, #1
    2576:	4628      	mov	r0, r5
    2578:	9308      	str	r3, [sp, #32]
    257a:	f014 f97f 	bl	1687c <__lshift>
    257e:	4621      	mov	r1, r4
    2580:	4683      	mov	fp, r0
    2582:	f014 f9da 	bl	1693a <__mcmp>
    2586:	2800      	cmp	r0, #0
    2588:	dcb2      	bgt.n	24f0 <_dtoa_r+0xa90>
    258a:	d102      	bne.n	2592 <_dtoa_r+0xb32>
    258c:	9b08      	ldr	r3, [sp, #32]
    258e:	07db      	lsls	r3, r3, #31
    2590:	d4ae      	bmi.n	24f0 <_dtoa_r+0xa90>
    2592:	463b      	mov	r3, r7
    2594:	461f      	mov	r7, r3
    2596:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    259a:	2a30      	cmp	r2, #48	; 0x30
    259c:	d0fa      	beq.n	2594 <_dtoa_r+0xb34>
    259e:	e6fe      	b.n	239e <_dtoa_r+0x93e>
    25a0:	9a03      	ldr	r2, [sp, #12]
    25a2:	429a      	cmp	r2, r3
    25a4:	d1a5      	bne.n	24f2 <_dtoa_r+0xa92>
    25a6:	f10a 0a01 	add.w	sl, sl, #1
    25aa:	2331      	movs	r3, #49	; 0x31
    25ac:	e779      	b.n	24a2 <_dtoa_r+0xa42>
    25ae:	4b13      	ldr	r3, [pc, #76]	; (25fc <_dtoa_r+0xb9c>)
    25b0:	f7ff babb 	b.w	1b2a <_dtoa_r+0xca>
    25b4:	9b26      	ldr	r3, [sp, #152]	; 0x98
    25b6:	2b00      	cmp	r3, #0
    25b8:	f47f aa93 	bne.w	1ae2 <_dtoa_r+0x82>
    25bc:	4b10      	ldr	r3, [pc, #64]	; (2600 <_dtoa_r+0xba0>)
    25be:	f7ff bab4 	b.w	1b2a <_dtoa_r+0xca>
    25c2:	f1b9 0f00 	cmp.w	r9, #0
    25c6:	dc03      	bgt.n	25d0 <_dtoa_r+0xb70>
    25c8:	9b22      	ldr	r3, [sp, #136]	; 0x88
    25ca:	2b02      	cmp	r3, #2
    25cc:	f73f aed0 	bgt.w	2370 <_dtoa_r+0x910>
    25d0:	9f03      	ldr	r7, [sp, #12]
    25d2:	4621      	mov	r1, r4
    25d4:	4658      	mov	r0, fp
    25d6:	f013 fef1 	bl	163bc <quorem>
    25da:	f100 0330 	add.w	r3, r0, #48	; 0x30
    25de:	f807 3b01 	strb.w	r3, [r7], #1
    25e2:	9a03      	ldr	r2, [sp, #12]
    25e4:	1aba      	subs	r2, r7, r2
    25e6:	4591      	cmp	r9, r2
    25e8:	ddba      	ble.n	2560 <_dtoa_r+0xb00>
    25ea:	4659      	mov	r1, fp
    25ec:	2300      	movs	r3, #0
    25ee:	220a      	movs	r2, #10
    25f0:	4628      	mov	r0, r5
    25f2:	f014 f812 	bl	1661a <__multadd>
    25f6:	4683      	mov	fp, r0
    25f8:	e7eb      	b.n	25d2 <_dtoa_r+0xb72>
    25fa:	bf00      	nop
    25fc:	0002792e 	.word	0x0002792e
    2600:	00027952 	.word	0x00027952

00002604 <_Z18ee_serial_callbackc>:
 * from the UART ISR for each new character received. When the parser sees the
 * termination character, the user-defined th_command_ready() command is called.
 * It is up to the application to then dispatch this command outside the ISR
 * as soon as possible by calling ee_serial_command_parser_callback(), below.
 */
void ee_serial_callback(char c) {
    2604:	b538      	push	{r3, r4, r5, lr}
  if (c == EE_CMD_TERMINATOR) {
    2606:	2825      	cmp	r0, #37	; 0x25
    2608:	d00c      	beq.n	2624 <_Z18ee_serial_callbackc+0x20>
    g_cmd_buf[g_cmd_pos] = (char)0;
    th_command_ready(g_cmd_buf);
    g_cmd_pos = 0;
  } else {
    g_cmd_buf[g_cmd_pos] = c;
    260a:	4b0c      	ldr	r3, [pc, #48]	; (263c <_Z18ee_serial_callbackc+0x38>)
    260c:	681a      	ldr	r2, [r3, #0]
    260e:	490c      	ldr	r1, [pc, #48]	; (2640 <_Z18ee_serial_callbackc+0x3c>)
    2610:	5488      	strb	r0, [r1, r2]
    g_cmd_pos = g_cmd_pos >= EE_CMD_SIZE ? EE_CMD_SIZE : g_cmd_pos + 1;
    2612:	681b      	ldr	r3, [r3, #0]
    2614:	2b4f      	cmp	r3, #79	; 0x4f
    2616:	d80e      	bhi.n	2636 <_Z18ee_serial_callbackc+0x32>
    2618:	4b08      	ldr	r3, [pc, #32]	; (263c <_Z18ee_serial_callbackc+0x38>)
    261a:	681b      	ldr	r3, [r3, #0]
    261c:	3301      	adds	r3, #1
    261e:	4a07      	ldr	r2, [pc, #28]	; (263c <_Z18ee_serial_callbackc+0x38>)
    2620:	6013      	str	r3, [r2, #0]
  }
}
    2622:	bd38      	pop	{r3, r4, r5, pc}
    g_cmd_buf[g_cmd_pos] = (char)0;
    2624:	4c05      	ldr	r4, [pc, #20]	; (263c <_Z18ee_serial_callbackc+0x38>)
    2626:	6823      	ldr	r3, [r4, #0]
    2628:	4805      	ldr	r0, [pc, #20]	; (2640 <_Z18ee_serial_callbackc+0x3c>)
    262a:	2500      	movs	r5, #0
    262c:	54c5      	strb	r5, [r0, r3]
    th_command_ready(g_cmd_buf);
    262e:	f00f faec 	bl	11c0a <_Z16th_command_readyPVc>
    g_cmd_pos = 0;
    2632:	6025      	str	r5, [r4, #0]
    2634:	e7f5      	b.n	2622 <_Z18ee_serial_callbackc+0x1e>
    g_cmd_pos = g_cmd_pos >= EE_CMD_SIZE ? EE_CMD_SIZE : g_cmd_pos + 1;
    2636:	2350      	movs	r3, #80	; 0x50
    2638:	e7f1      	b.n	261e <_Z18ee_serial_callbackc+0x1a>
    263a:	bf00      	nop
    263c:	20006954 	.word	0x20006954
    2640:	20006900 	.word	0x20006900

00002644 <_Z23ee_benchmark_initializev>:
}

/**
 * Perform the basic setup.
 */
void ee_benchmark_initialize(void) {
    2644:	b508      	push	{r3, lr}
  th_serialport_initialize();
    2646:	f00f fafa 	bl	11c3e <_Z24th_serialport_initializev>
  th_timestamp_initialize();
    264a:	f000 fad9 	bl	2c00 <_Z23th_timestamp_initializev>
  th_final_initialize();
    264e:	f000 fae1 	bl	2c14 <_Z19th_final_initializev>
  th_printf(EE_MSG_INIT_DONE);
    2652:	4805      	ldr	r0, [pc, #20]	; (2668 <_Z23ee_benchmark_initializev+0x24>)
    2654:	f00f fae5 	bl	11c22 <_Z9th_printfPKcz>
  // Enable the command parser here (the callback is connected)
  g_state_parser_enabled = true;
    2658:	4b04      	ldr	r3, [pc, #16]	; (266c <_Z23ee_benchmark_initializev+0x28>)
    265a:	2201      	movs	r2, #1
    265c:	701a      	strb	r2, [r3, #0]
  // At this point, the serial monitor should be up and running,
  th_printf(EE_MSG_READY);
    265e:	4804      	ldr	r0, [pc, #16]	; (2670 <_Z23ee_benchmark_initializev+0x2c>)
    2660:	f00f fadf 	bl	11c22 <_Z9th_printfPKcz>
  
}
    2664:	bd08      	pop	{r3, pc}
    2666:	bf00      	nop
    2668:	000170b8 	.word	0x000170b8
    266c:	20007918 	.word	0x20007918
    2670:	000170c8 	.word	0x000170c8

00002674 <_Z8ee_inferjj>:
 *
 * For testing, you can pre-load known-good data into the buffer during the
 * th_final_initialize() function.
 *
 */
void ee_infer(size_t n, size_t n_warmup) {
    2674:	b570      	push	{r4, r5, r6, lr}
    2676:	4604      	mov	r4, r0
    2678:	460d      	mov	r5, r1
  th_load_tensor(); /* if necessary */
    267a:	f000 fa01 	bl	2a80 <_Z14th_load_tensorv>
  th_printf("m-warmup-start-%d\r\n", n_warmup);
    267e:	4629      	mov	r1, r5
    2680:	4811      	ldr	r0, [pc, #68]	; (26c8 <_Z8ee_inferjj+0x54>)
    2682:	f00f face 	bl	11c22 <_Z9th_printfPKcz>
  while (n_warmup-- > 0) {
    2686:	1e6e      	subs	r6, r5, #1
    2688:	b11d      	cbz	r5, 2692 <_Z8ee_inferjj+0x1e>
    th_infer(); /* call the API inference function */
    268a:	f000 f9e7 	bl	2a5c <_Z8th_inferv>
  while (n_warmup-- > 0) {
    268e:	4635      	mov	r5, r6
    2690:	e7f9      	b.n	2686 <_Z8ee_inferjj+0x12>
  }
  th_printf("m-warmup-done\r\n");
    2692:	480e      	ldr	r0, [pc, #56]	; (26cc <_Z8ee_inferjj+0x58>)
    2694:	f00f fac5 	bl	11c22 <_Z9th_printfPKcz>
  th_printf("m-infer-start-%d\r\n", n);
    2698:	4621      	mov	r1, r4
    269a:	480d      	ldr	r0, [pc, #52]	; (26d0 <_Z8ee_inferjj+0x5c>)
    269c:	f00f fac1 	bl	11c22 <_Z9th_printfPKcz>
  th_timestamp();
    26a0:	f000 fa96 	bl	2bd0 <_Z12th_timestampv>
  th_pre();
    26a4:	f00f faaf 	bl	11c06 <_Z6th_prev>
  while (n-- > 0) {
    26a8:	1e65      	subs	r5, r4, #1
    26aa:	b11c      	cbz	r4, 26b4 <_Z8ee_inferjj+0x40>
    th_infer(); /* call the API inference function */
    26ac:	f000 f9d6 	bl	2a5c <_Z8th_inferv>
  while (n-- > 0) {
    26b0:	462c      	mov	r4, r5
    26b2:	e7f9      	b.n	26a8 <_Z8ee_inferjj+0x34>
  }
  th_post();
    26b4:	f00f faa8 	bl	11c08 <_Z7th_postv>
  th_timestamp();
    26b8:	f000 fa8a 	bl	2bd0 <_Z12th_timestampv>
  th_printf("m-infer-done\r\n");
    26bc:	4805      	ldr	r0, [pc, #20]	; (26d4 <_Z8ee_inferjj+0x60>)
    26be:	f00f fab0 	bl	11c22 <_Z9th_printfPKcz>
  th_results();
    26c2:	f000 fa07 	bl	2ad4 <_Z10th_resultsv>
}
    26c6:	bd70      	pop	{r4, r5, r6, pc}
    26c8:	000170d4 	.word	0x000170d4
    26cc:	000170e8 	.word	0x000170e8
    26d0:	000170f8 	.word	0x000170f8
    26d4:	0001710c 	.word	0x0001710c

000026d8 <_Z15ee_buffer_parsePc>:

arg_claimed_t ee_buffer_parse(char *p_command) {
    26d8:	b570      	push	{r4, r5, r6, lr}
    26da:	b082      	sub	sp, #8
  char *p_next;

  if (strncmp(p_command, "db", EE_CMD_SIZE) != 0) {
    26dc:	2250      	movs	r2, #80	; 0x50
    26de:	4951      	ldr	r1, [pc, #324]	; (2824 <_Z15ee_buffer_parsePc+0x14c>)
    26e0:	f013 fe12 	bl	16308 <strncmp>
    26e4:	b110      	cbz	r0, 26ec <_Z15ee_buffer_parsePc+0x14>
    return EE_ARG_UNCLAIMED;
    26e6:	2001      	movs	r0, #1
        }
      }
    }
  }
  return EE_ARG_CLAIMED;
}
    26e8:	b002      	add	sp, #8
    26ea:	bd70      	pop	{r4, r5, r6, pc}
  p_next = strtok(NULL, EE_CMD_DELIMITER);
    26ec:	494e      	ldr	r1, [pc, #312]	; (2828 <_Z15ee_buffer_parsePc+0x150>)
    26ee:	f00e fdf5 	bl	112dc <strtok>
  if (p_next == NULL) {
    26f2:	4605      	mov	r5, r0
    26f4:	b1d8      	cbz	r0, 272e <_Z15ee_buffer_parsePc+0x56>
  } else if (strncmp(p_next, "load", EE_CMD_SIZE) == 0) {
    26f6:	2250      	movs	r2, #80	; 0x50
    26f8:	494c      	ldr	r1, [pc, #304]	; (282c <_Z15ee_buffer_parsePc+0x154>)
    26fa:	f013 fe05 	bl	16308 <strncmp>
    26fe:	bb50      	cbnz	r0, 2756 <_Z15ee_buffer_parsePc+0x7e>
    p_next = strtok(NULL, EE_CMD_DELIMITER);
    2700:	4949      	ldr	r1, [pc, #292]	; (2828 <_Z15ee_buffer_parsePc+0x150>)
    2702:	f00e fdeb 	bl	112dc <strtok>
    if (p_next == NULL) {
    2706:	b1b8      	cbz	r0, 2738 <_Z15ee_buffer_parsePc+0x60>
      g_buff_size = (size_t)atoi(p_next);
    2708:	f013 fc88 	bl	1601c <atoi>
    270c:	4601      	mov	r1, r0
    270e:	4b48      	ldr	r3, [pc, #288]	; (2830 <_Z15ee_buffer_parsePc+0x158>)
    2710:	6018      	str	r0, [r3, #0]
      if (g_buff_size == 0) {
    2712:	b1b0      	cbz	r0, 2742 <_Z15ee_buffer_parsePc+0x6a>
        g_buff_pos = 0;
    2714:	4b47      	ldr	r3, [pc, #284]	; (2834 <_Z15ee_buffer_parsePc+0x15c>)
    2716:	2200      	movs	r2, #0
    2718:	601a      	str	r2, [r3, #0]
        if (g_buff_size > MAX_DB_INPUT_SIZE) {
    271a:	f5b0 7ff5 	cmp.w	r0, #490	; 0x1ea
    271e:	d915      	bls.n	274c <_Z15ee_buffer_parsePc+0x74>
          th_printf("Supplied buffer size %d exceeds maximum of %d\n",
    2720:	f44f 72f5 	mov.w	r2, #490	; 0x1ea
    2724:	4844      	ldr	r0, [pc, #272]	; (2838 <_Z15ee_buffer_parsePc+0x160>)
    2726:	f00f fa7c 	bl	11c22 <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    272a:	2000      	movs	r0, #0
    272c:	e7dc      	b.n	26e8 <_Z15ee_buffer_parsePc+0x10>
    th_printf("e-[Command 'db' requires a subcommand]\r\n");
    272e:	4843      	ldr	r0, [pc, #268]	; (283c <_Z15ee_buffer_parsePc+0x164>)
    2730:	f00f fa77 	bl	11c22 <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    2734:	2000      	movs	r0, #0
    2736:	e7d7      	b.n	26e8 <_Z15ee_buffer_parsePc+0x10>
      th_printf("e-[Command 'db load' requires the # of bytes]\r\n");
    2738:	4841      	ldr	r0, [pc, #260]	; (2840 <_Z15ee_buffer_parsePc+0x168>)
    273a:	f00f fa72 	bl	11c22 <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    273e:	2000      	movs	r0, #0
    2740:	e7d2      	b.n	26e8 <_Z15ee_buffer_parsePc+0x10>
        th_printf("e-[Command 'db load' must be >0 bytes]\r\n");
    2742:	4840      	ldr	r0, [pc, #256]	; (2844 <_Z15ee_buffer_parsePc+0x16c>)
    2744:	f00f fa6d 	bl	11c22 <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    2748:	2000      	movs	r0, #0
    274a:	e7cd      	b.n	26e8 <_Z15ee_buffer_parsePc+0x10>
          th_printf("m-[Expecting %d bytes]\r\n", g_buff_size);
    274c:	483e      	ldr	r0, [pc, #248]	; (2848 <_Z15ee_buffer_parsePc+0x170>)
    274e:	f00f fa68 	bl	11c22 <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    2752:	2000      	movs	r0, #0
    2754:	e7c8      	b.n	26e8 <_Z15ee_buffer_parsePc+0x10>
  } else if (strncmp(p_next, "print", EE_CMD_SIZE) == 0) {
    2756:	2250      	movs	r2, #80	; 0x50
    2758:	493c      	ldr	r1, [pc, #240]	; (284c <_Z15ee_buffer_parsePc+0x174>)
    275a:	4628      	mov	r0, r5
    275c:	f013 fdd4 	bl	16308 <strncmp>
    2760:	bb60      	cbnz	r0, 27bc <_Z15ee_buffer_parsePc+0xe4>
    size_t i = 0;
    2762:	2400      	movs	r4, #0
    2764:	e012      	b.n	278c <_Z15ee_buffer_parsePc+0xb4>
        th_printf("m-buffer-");
    2766:	483a      	ldr	r0, [pc, #232]	; (2850 <_Z15ee_buffer_parsePc+0x178>)
    2768:	f00f fa5b 	bl	11c22 <_Z9th_printfPKcz>
    th_printf("%02x", gp_buff[i]);
    276c:	4b39      	ldr	r3, [pc, #228]	; (2854 <_Z15ee_buffer_parsePc+0x17c>)
    276e:	5d19      	ldrb	r1, [r3, r4]
    2770:	4839      	ldr	r0, [pc, #228]	; (2858 <_Z15ee_buffer_parsePc+0x180>)
    2772:	f00f fa56 	bl	11c22 <_Z9th_printfPKcz>
    if (((i + 1) % max == 0) || ((i + 1) == g_buff_size)) {
    2776:	3401      	adds	r4, #1
    2778:	f014 0f07 	tst.w	r4, #7
    277c:	d003      	beq.n	2786 <_Z15ee_buffer_parsePc+0xae>
    277e:	4b2c      	ldr	r3, [pc, #176]	; (2830 <_Z15ee_buffer_parsePc+0x158>)
    2780:	681b      	ldr	r3, [r3, #0]
    2782:	429c      	cmp	r4, r3
    2784:	d10c      	bne.n	27a0 <_Z15ee_buffer_parsePc+0xc8>
        th_printf("\r\n");
    2786:	4835      	ldr	r0, [pc, #212]	; (285c <_Z15ee_buffer_parsePc+0x184>)
    2788:	f00f fa4b 	bl	11c22 <_Z9th_printfPKcz>
    for (; i < g_buff_size; ++i) {
    278c:	4b28      	ldr	r3, [pc, #160]	; (2830 <_Z15ee_buffer_parsePc+0x158>)
    278e:	681b      	ldr	r3, [r3, #0]
    2790:	42a3      	cmp	r3, r4
    2792:	d909      	bls.n	27a8 <_Z15ee_buffer_parsePc+0xd0>
    if ((i + max) % max == 0 || i == 0) {
    2794:	f014 0f07 	tst.w	r4, #7
    2798:	d0e5      	beq.n	2766 <_Z15ee_buffer_parsePc+0x8e>
    279a:	2c00      	cmp	r4, #0
    279c:	d1e6      	bne.n	276c <_Z15ee_buffer_parsePc+0x94>
    279e:	e7e2      	b.n	2766 <_Z15ee_buffer_parsePc+0x8e>
        th_printf("-");
    27a0:	482f      	ldr	r0, [pc, #188]	; (2860 <_Z15ee_buffer_parsePc+0x188>)
    27a2:	f00f fa3e 	bl	11c22 <_Z9th_printfPKcz>
    27a6:	e7f1      	b.n	278c <_Z15ee_buffer_parsePc+0xb4>
    if (i % max != 0) {
    27a8:	f014 0f07 	tst.w	r4, #7
    27ac:	d101      	bne.n	27b2 <_Z15ee_buffer_parsePc+0xda>
  return EE_ARG_CLAIMED;
    27ae:	2000      	movs	r0, #0
    27b0:	e79a      	b.n	26e8 <_Z15ee_buffer_parsePc+0x10>
    th_printf("\r\n");
    27b2:	482a      	ldr	r0, [pc, #168]	; (285c <_Z15ee_buffer_parsePc+0x184>)
    27b4:	f00f fa35 	bl	11c22 <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    27b8:	2000      	movs	r0, #0
    27ba:	e795      	b.n	26e8 <_Z15ee_buffer_parsePc+0x10>
     numbytes = th_strnlen(p_next, EE_CMD_SIZE);
    27bc:	2150      	movs	r1, #80	; 0x50
    27be:	4628      	mov	r0, r5
    27c0:	f00f fa27 	bl	11c12 <_Z10th_strnlenPKcj>
    27c4:	4606      	mov	r6, r0
    if ((numbytes & 1) != 0) {
    27c6:	f010 0401 	ands.w	r4, r0, #1
    27ca:	d11f      	bne.n	280c <_Z15ee_buffer_parsePc+0x134>
    test[2] = 0;
    27cc:	2300      	movs	r3, #0
    27ce:	f88d 3006 	strb.w	r3, [sp, #6]
    for (size_t i = 0; i < numbytes;) {
    27d2:	42b4      	cmp	r4, r6
    27d4:	d224      	bcs.n	2820 <_Z15ee_buffer_parsePc+0x148>
      test[0] = p_next[i++];
    27d6:	1c63      	adds	r3, r4, #1
    27d8:	5d2a      	ldrb	r2, [r5, r4]
    27da:	f88d 2004 	strb.w	r2, [sp, #4]
      test[1] = p_next[i++];
    27de:	5ceb      	ldrb	r3, [r5, r3]
    27e0:	3402      	adds	r4, #2
    27e2:	f88d 3005 	strb.w	r3, [sp, #5]
      res = ee_hexdec(test);
    27e6:	a801      	add	r0, sp, #4
    27e8:	f00f f984 	bl	11af4 <_Z9ee_hexdecPc>
      if (res < 0) {
    27ec:	2800      	cmp	r0, #0
    27ee:	db11      	blt.n	2814 <_Z15ee_buffer_parsePc+0x13c>
        gp_buff[g_buff_pos] = (uint8_t)res;
    27f0:	4a10      	ldr	r2, [pc, #64]	; (2834 <_Z15ee_buffer_parsePc+0x15c>)
    27f2:	6813      	ldr	r3, [r2, #0]
    27f4:	4917      	ldr	r1, [pc, #92]	; (2854 <_Z15ee_buffer_parsePc+0x17c>)
    27f6:	54c8      	strb	r0, [r1, r3]
        g_buff_pos++;
    27f8:	3301      	adds	r3, #1
    27fa:	6013      	str	r3, [r2, #0]
        if (g_buff_pos == g_buff_size) {
    27fc:	4a0c      	ldr	r2, [pc, #48]	; (2830 <_Z15ee_buffer_parsePc+0x158>)
    27fe:	6812      	ldr	r2, [r2, #0]
    2800:	4293      	cmp	r3, r2
    2802:	d1e6      	bne.n	27d2 <_Z15ee_buffer_parsePc+0xfa>
          th_printf("m-load-done\r\n");
    2804:	4817      	ldr	r0, [pc, #92]	; (2864 <_Z15ee_buffer_parsePc+0x18c>)
    2806:	f00f fa0c 	bl	11c22 <_Z9th_printfPKcz>
          return EE_ARG_CLAIMED;
    280a:	e007      	b.n	281c <_Z15ee_buffer_parsePc+0x144>
      th_printf("e-[Insufficent number of hex digits]\r\n");
    280c:	4816      	ldr	r0, [pc, #88]	; (2868 <_Z15ee_buffer_parsePc+0x190>)
    280e:	f00f fa08 	bl	11c22 <_Z9th_printfPKcz>
      return EE_ARG_CLAIMED;
    2812:	e003      	b.n	281c <_Z15ee_buffer_parsePc+0x144>
        th_printf("e-[Invalid hex digit '%s']\r\n", test);
    2814:	a901      	add	r1, sp, #4
    2816:	4815      	ldr	r0, [pc, #84]	; (286c <_Z15ee_buffer_parsePc+0x194>)
    2818:	f00f fa03 	bl	11c22 <_Z9th_printfPKcz>
      return EE_ARG_CLAIMED;
    281c:	2000      	movs	r0, #0
    281e:	e763      	b.n	26e8 <_Z15ee_buffer_parsePc+0x10>
  return EE_ARG_CLAIMED;
    2820:	2000      	movs	r0, #0
    2822:	e761      	b.n	26e8 <_Z15ee_buffer_parsePc+0x10>
    2824:	0001711c 	.word	0x0001711c
    2828:	00017120 	.word	0x00017120
    282c:	00017150 	.word	0x00017150
    2830:	200068fc 	.word	0x200068fc
    2834:	200068f8 	.word	0x200068f8
    2838:	000171b4 	.word	0x000171b4
    283c:	00017124 	.word	0x00017124
    2840:	00017158 	.word	0x00017158
    2844:	00017188 	.word	0x00017188
    2848:	000171e4 	.word	0x000171e4
    284c:	00017200 	.word	0x00017200
    2850:	00017208 	.word	0x00017208
    2854:	20006958 	.word	0x20006958
    2858:	00017214 	.word	0x00017214
    285c:	0002771c 	.word	0x0002771c
    2860:	00017210 	.word	0x00017210
    2864:	00017264 	.word	0x00017264
    2868:	0001721c 	.word	0x0001721c
    286c:	00017244 	.word	0x00017244

00002870 <_Z16ee_profile_parsePc>:
arg_claimed_t ee_profile_parse(char *command) {
    2870:	b510      	push	{r4, lr}
    2872:	4604      	mov	r4, r0
  if (strncmp(command, "profile", EE_CMD_SIZE) == 0) {
    2874:	2250      	movs	r2, #80	; 0x50
    2876:	493b      	ldr	r1, [pc, #236]	; (2964 <_Z16ee_profile_parsePc+0xf4>)
    2878:	f013 fd46 	bl	16308 <strncmp>
    287c:	b948      	cbnz	r0, 2892 <_Z16ee_profile_parsePc+0x22>
    th_printf("m-profile-[%s]\r\n", EE_FW_VERSION);
    287e:	493a      	ldr	r1, [pc, #232]	; (2968 <_Z16ee_profile_parsePc+0xf8>)
    2880:	483a      	ldr	r0, [pc, #232]	; (296c <_Z16ee_profile_parsePc+0xfc>)
    2882:	f00f f9ce 	bl	11c22 <_Z9th_printfPKcz>
    th_printf("m-model-[%s]\r\n", TH_MODEL_VERSION);
    2886:	493a      	ldr	r1, [pc, #232]	; (2970 <_Z16ee_profile_parsePc+0x100>)
    2888:	483a      	ldr	r0, [pc, #232]	; (2974 <_Z16ee_profile_parsePc+0x104>)
    288a:	f00f f9ca 	bl	11c22 <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    288e:	2000      	movs	r0, #0
}
    2890:	bd10      	pop	{r4, pc}
  } else if (strncmp(command, "help", EE_CMD_SIZE) == 0) {
    2892:	2250      	movs	r2, #80	; 0x50
    2894:	4938      	ldr	r1, [pc, #224]	; (2978 <_Z16ee_profile_parsePc+0x108>)
    2896:	4620      	mov	r0, r4
    2898:	f013 fd36 	bl	16308 <strncmp>
    289c:	bb30      	cbnz	r0, 28ec <_Z16ee_profile_parsePc+0x7c>
    th_printf("%s\r\n", EE_FW_VERSION);
    289e:	4932      	ldr	r1, [pc, #200]	; (2968 <_Z16ee_profile_parsePc+0xf8>)
    28a0:	4836      	ldr	r0, [pc, #216]	; (297c <_Z16ee_profile_parsePc+0x10c>)
    28a2:	f00f f9be 	bl	11c22 <_Z9th_printfPKcz>
    th_printf("\r\n");
    28a6:	4836      	ldr	r0, [pc, #216]	; (2980 <_Z16ee_profile_parsePc+0x110>)
    28a8:	f00f f9bb 	bl	11c22 <_Z9th_printfPKcz>
    th_printf("help         : Print this information\r\n");
    28ac:	4835      	ldr	r0, [pc, #212]	; (2984 <_Z16ee_profile_parsePc+0x114>)
    28ae:	f00f f9b8 	bl	11c22 <_Z9th_printfPKcz>
    th_printf("name         : Print the name of the device\r\n");
    28b2:	4835      	ldr	r0, [pc, #212]	; (2988 <_Z16ee_profile_parsePc+0x118>)
    28b4:	f00f f9b5 	bl	11c22 <_Z9th_printfPKcz>
    th_printf("timestsamp   : Generate a timetsamp\r\n");
    28b8:	4834      	ldr	r0, [pc, #208]	; (298c <_Z16ee_profile_parsePc+0x11c>)
    28ba:	f00f f9b2 	bl	11c22 <_Z9th_printfPKcz>
    th_printf("db SUBCMD    : Manipulate a generic byte buffer\r\n");
    28be:	4834      	ldr	r0, [pc, #208]	; (2990 <_Z16ee_profile_parsePc+0x120>)
    28c0:	f00f f9af 	bl	11c22 <_Z9th_printfPKcz>
    th_printf("  load N     : Allocate N bytes and set load counter\r\n");
    28c4:	4833      	ldr	r0, [pc, #204]	; (2994 <_Z16ee_profile_parsePc+0x124>)
    28c6:	f00f f9ac 	bl	11c22 <_Z9th_printfPKcz>
    th_printf("  db HH[HH]* : Load 8-bit hex byte(s) until N bytes\r\n");
    28ca:	4833      	ldr	r0, [pc, #204]	; (2998 <_Z16ee_profile_parsePc+0x128>)
    28cc:	f00f f9a9 	bl	11c22 <_Z9th_printfPKcz>
    th_printf("  print [N=16] [offset=0]\r\n");
    28d0:	4832      	ldr	r0, [pc, #200]	; (299c <_Z16ee_profile_parsePc+0x12c>)
    28d2:	f00f f9a6 	bl	11c22 <_Z9th_printfPKcz>
    th_printf("             : Print N bytes at offset as hex\r\n");
    28d6:	4832      	ldr	r0, [pc, #200]	; (29a0 <_Z16ee_profile_parsePc+0x130>)
    28d8:	f00f f9a3 	bl	11c22 <_Z9th_printfPKcz>
    th_printf(
    28dc:	4831      	ldr	r0, [pc, #196]	; (29a4 <_Z16ee_profile_parsePc+0x134>)
    28de:	f00f f9a0 	bl	11c22 <_Z9th_printfPKcz>
    th_printf("results      : Return the result fp32 vector\r\n");
    28e2:	4831      	ldr	r0, [pc, #196]	; (29a8 <_Z16ee_profile_parsePc+0x138>)
    28e4:	f00f f99d 	bl	11c22 <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    28e8:	2000      	movs	r0, #0
    28ea:	e7d1      	b.n	2890 <_Z16ee_profile_parsePc+0x20>
  } else if (ee_buffer_parse(command) == EE_ARG_CLAIMED) {
    28ec:	4620      	mov	r0, r4
    28ee:	f7ff fef3 	bl	26d8 <_Z15ee_buffer_parsePc>
    28f2:	2800      	cmp	r0, #0
    28f4:	d0cc      	beq.n	2890 <_Z16ee_profile_parsePc+0x20>
  } else if (strncmp(command, "infer", EE_CMD_SIZE) == 0) {
    28f6:	2250      	movs	r2, #80	; 0x50
    28f8:	492c      	ldr	r1, [pc, #176]	; (29ac <_Z16ee_profile_parsePc+0x13c>)
    28fa:	4620      	mov	r0, r4
    28fc:	f013 fd04 	bl	16308 <strncmp>
    2900:	bb18      	cbnz	r0, 294a <_Z16ee_profile_parsePc+0xda>
    p_next = strtok(NULL, EE_CMD_DELIMITER);
    2902:	492b      	ldr	r1, [pc, #172]	; (29b0 <_Z16ee_profile_parsePc+0x140>)
    2904:	f00e fcea 	bl	112dc <strtok>
    if (p_next) {
    2908:	b1b0      	cbz	r0, 2938 <_Z16ee_profile_parsePc+0xc8>
      i = atoi(p_next);
    290a:	f013 fb87 	bl	1601c <atoi>
      if (i <= 0) {
    290e:	1e04      	subs	r4, r0, #0
    2910:	dd0d      	ble.n	292e <_Z16ee_profile_parsePc+0xbe>
      p_next = strtok(NULL, EE_CMD_DELIMITER);
    2912:	4927      	ldr	r1, [pc, #156]	; (29b0 <_Z16ee_profile_parsePc+0x140>)
    2914:	2000      	movs	r0, #0
    2916:	f00e fce1 	bl	112dc <strtok>
      if (p_next) {
    291a:	b1a0      	cbz	r0, 2946 <_Z16ee_profile_parsePc+0xd6>
        i = atoi(p_next);
    291c:	f013 fb7e 	bl	1601c <atoi>
        if (i < 0) {
    2920:	1e01      	subs	r1, r0, #0
    2922:	da0b      	bge.n	293c <_Z16ee_profile_parsePc+0xcc>
          th_printf("e-[Inference warmup must be >=0]\r\n");
    2924:	4823      	ldr	r0, [pc, #140]	; (29b4 <_Z16ee_profile_parsePc+0x144>)
    2926:	f00f f97c 	bl	11c22 <_Z9th_printfPKcz>
          return EE_ARG_CLAIMED;
    292a:	2000      	movs	r0, #0
    292c:	e7b0      	b.n	2890 <_Z16ee_profile_parsePc+0x20>
        th_printf("e-[Inference iterations must be >0]\r\n");
    292e:	4822      	ldr	r0, [pc, #136]	; (29b8 <_Z16ee_profile_parsePc+0x148>)
    2930:	f00f f977 	bl	11c22 <_Z9th_printfPKcz>
        return EE_ARG_CLAIMED;
    2934:	2000      	movs	r0, #0
    2936:	e7ab      	b.n	2890 <_Z16ee_profile_parsePc+0x20>
    size_t w = 10;
    2938:	210a      	movs	r1, #10
    size_t n = 1;
    293a:	2401      	movs	r4, #1
    ee_infer(n, w);
    293c:	4620      	mov	r0, r4
    293e:	f7ff fe99 	bl	2674 <_Z8ee_inferjj>
  return EE_ARG_CLAIMED;
    2942:	2000      	movs	r0, #0
    2944:	e7a4      	b.n	2890 <_Z16ee_profile_parsePc+0x20>
    size_t w = 10;
    2946:	210a      	movs	r1, #10
    2948:	e7f8      	b.n	293c <_Z16ee_profile_parsePc+0xcc>
  } else if (strncmp(command, "results", EE_CMD_SIZE) == 0) {
    294a:	2250      	movs	r2, #80	; 0x50
    294c:	491b      	ldr	r1, [pc, #108]	; (29bc <_Z16ee_profile_parsePc+0x14c>)
    294e:	4620      	mov	r0, r4
    2950:	f013 fcda 	bl	16308 <strncmp>
    2954:	b108      	cbz	r0, 295a <_Z16ee_profile_parsePc+0xea>
    return EE_ARG_UNCLAIMED;
    2956:	2001      	movs	r0, #1
    2958:	e79a      	b.n	2890 <_Z16ee_profile_parsePc+0x20>
    th_results();
    295a:	f000 f8bb 	bl	2ad4 <_Z10th_resultsv>
  return EE_ARG_CLAIMED;
    295e:	2000      	movs	r0, #0
    2960:	e796      	b.n	2890 <_Z16ee_profile_parsePc+0x20>
    2962:	bf00      	nop
    2964:	00017274 	.word	0x00017274
    2968:	0001727c 	.word	0x0001727c
    296c:	000172a0 	.word	0x000172a0
    2970:	000172b4 	.word	0x000172b4
    2974:	000172bc 	.word	0x000172bc
    2978:	000172cc 	.word	0x000172cc
    297c:	000172d4 	.word	0x000172d4
    2980:	0002771c 	.word	0x0002771c
    2984:	000172dc 	.word	0x000172dc
    2988:	00017304 	.word	0x00017304
    298c:	00017334 	.word	0x00017334
    2990:	0001735c 	.word	0x0001735c
    2994:	00017390 	.word	0x00017390
    2998:	000173c8 	.word	0x000173c8
    299c:	00017400 	.word	0x00017400
    29a0:	0001741c 	.word	0x0001741c
    29a4:	0001744c 	.word	0x0001744c
    29a8:	00017494 	.word	0x00017494
    29ac:	000174c4 	.word	0x000174c4
    29b0:	00017120 	.word	0x00017120
    29b4:	000174f4 	.word	0x000174f4
    29b8:	000174cc 	.word	0x000174cc
    29bc:	00017518 	.word	0x00017518

000029c0 <_Z33ee_serial_command_parser_callbackPc>:
  if (g_state_parser_enabled != true) {
    29c0:	4b14      	ldr	r3, [pc, #80]	; (2a14 <_Z33ee_serial_command_parser_callbackPc+0x54>)
    29c2:	781b      	ldrb	r3, [r3, #0]
    29c4:	b903      	cbnz	r3, 29c8 <_Z33ee_serial_command_parser_callbackPc+0x8>
    29c6:	4770      	bx	lr
void ee_serial_command_parser_callback(char *p_command) {
    29c8:	b510      	push	{r4, lr}
  tok = strtok(p_command, EE_CMD_DELIMITER);
    29ca:	4913      	ldr	r1, [pc, #76]	; (2a18 <_Z33ee_serial_command_parser_callbackPc+0x58>)
    29cc:	f00e fc86 	bl	112dc <strtok>
    29d0:	4604      	mov	r4, r0
  if (strncmp(tok, EE_CMD_NAME, EE_CMD_SIZE) == 0) {
    29d2:	2250      	movs	r2, #80	; 0x50
    29d4:	4911      	ldr	r1, [pc, #68]	; (2a1c <_Z33ee_serial_command_parser_callbackPc+0x5c>)
    29d6:	f013 fc97 	bl	16308 <strncmp>
    29da:	b940      	cbnz	r0, 29ee <_Z33ee_serial_command_parser_callbackPc+0x2e>
    th_printf(EE_MSG_NAME, EE_DEVICE_NAME, TH_VENDOR_NAME_STRING);
    29dc:	4a10      	ldr	r2, [pc, #64]	; (2a20 <_Z33ee_serial_command_parser_callbackPc+0x60>)
    29de:	4911      	ldr	r1, [pc, #68]	; (2a24 <_Z33ee_serial_command_parser_callbackPc+0x64>)
    29e0:	4811      	ldr	r0, [pc, #68]	; (2a28 <_Z33ee_serial_command_parser_callbackPc+0x68>)
    29e2:	f00f f91e 	bl	11c22 <_Z9th_printfPKcz>
  th_printf(EE_MSG_READY);
    29e6:	4811      	ldr	r0, [pc, #68]	; (2a2c <_Z33ee_serial_command_parser_callbackPc+0x6c>)
    29e8:	f00f f91b 	bl	11c22 <_Z9th_printfPKcz>
}
    29ec:	bd10      	pop	{r4, pc}
  } else if (strncmp(tok, EE_CMD_TIMESTAMP, EE_CMD_SIZE) == 0) {
    29ee:	2250      	movs	r2, #80	; 0x50
    29f0:	490f      	ldr	r1, [pc, #60]	; (2a30 <_Z33ee_serial_command_parser_callbackPc+0x70>)
    29f2:	4620      	mov	r0, r4
    29f4:	f013 fc88 	bl	16308 <strncmp>
    29f8:	b910      	cbnz	r0, 2a00 <_Z33ee_serial_command_parser_callbackPc+0x40>
    th_timestamp();
    29fa:	f000 f8e9 	bl	2bd0 <_Z12th_timestampv>
    29fe:	e7f2      	b.n	29e6 <_Z33ee_serial_command_parser_callbackPc+0x26>
  } else if (ee_profile_parse(tok) == EE_ARG_CLAIMED) {
    2a00:	4620      	mov	r0, r4
    2a02:	f7ff ff35 	bl	2870 <_Z16ee_profile_parsePc>
    2a06:	2800      	cmp	r0, #0
    2a08:	d0ed      	beq.n	29e6 <_Z33ee_serial_command_parser_callbackPc+0x26>
    th_printf(EE_ERR_CMD, tok);
    2a0a:	4621      	mov	r1, r4
    2a0c:	4809      	ldr	r0, [pc, #36]	; (2a34 <_Z33ee_serial_command_parser_callbackPc+0x74>)
    2a0e:	f00f f908 	bl	11c22 <_Z9th_printfPKcz>
    2a12:	e7e8      	b.n	29e6 <_Z33ee_serial_command_parser_callbackPc+0x26>
    2a14:	20007918 	.word	0x20007918
    2a18:	00017120 	.word	0x00017120
    2a1c:	00017520 	.word	0x00017520
    2a20:	00017528 	.word	0x00017528
    2a24:	00017534 	.word	0x00017534
    2a28:	00017538 	.word	0x00017538
    2a2c:	000170c8 	.word	0x000170c8
    2a30:	0001754c 	.word	0x0001754c
    2a34:	00017558 	.word	0x00017558

00002a38 <_Z13ee_get_bufferPhj>:
 * typically the length of the provided buffer.
 *
 * @return number of bytes copied from internal buffer.
 *
 */
size_t ee_get_buffer(uint8_t* buffer, size_t max_len) {
    2a38:	b510      	push	{r4, lr}
  int len = max_len < g_buff_pos ? max_len : g_buff_pos;
    2a3a:	4b06      	ldr	r3, [pc, #24]	; (2a54 <_Z13ee_get_bufferPhj+0x1c>)
    2a3c:	681c      	ldr	r4, [r3, #0]
    2a3e:	428c      	cmp	r4, r1
    2a40:	d900      	bls.n	2a44 <_Z13ee_get_bufferPhj+0xc>
    2a42:	460c      	mov	r4, r1
  if (buffer != nullptr) {
    2a44:	b118      	cbz	r0, 2a4e <_Z13ee_get_bufferPhj+0x16>
    memcpy(buffer, gp_buff, len * sizeof(uint8_t));
    2a46:	4622      	mov	r2, r4
    2a48:	4903      	ldr	r1, [pc, #12]	; (2a58 <_Z13ee_get_bufferPhj+0x20>)
    2a4a:	f013 faeb 	bl	16024 <memcpy>
  }
  return len;
    2a4e:	4620      	mov	r0, r4
    2a50:	bd10      	pop	{r4, pc}
    2a52:	bf00      	nop
    2a54:	200068f8 	.word	0x200068f8
    2a58:	20006958 	.word	0x20006958

00002a5c <_Z8th_inferv>:
  }
  th_printf("]\r\n");
}

// Implement this method with the logic to perform one inference cycle.
void th_infer() { runner->Invoke(); }
    2a5c:	b510      	push	{r4, lr}
    2a5e:	4b06      	ldr	r3, [pc, #24]	; (2a78 <_Z8th_inferv+0x1c>)
    2a60:	681c      	ldr	r4, [r3, #0]
    interpreter_.AllocateTensors();
  }

  void Invoke() {
    // Run the model on this input and make sure it succeeds.
    TfLiteStatus invoke_status = interpreter_.Invoke();
    2a62:	f104 000c 	add.w	r0, r4, #12
    2a66:	f004 ff8d 	bl	7984 <_ZN6tflite16MicroInterpreter6InvokeEv>
    if (invoke_status != kTfLiteOk) {
    2a6a:	b900      	cbnz	r0, 2a6e <_Z8th_inferv+0x12>
    2a6c:	bd10      	pop	{r4, pc}
      TF_LITE_REPORT_ERROR(reporter_, "Invoke failed.");
    2a6e:	4903      	ldr	r1, [pc, #12]	; (2a7c <_Z8th_inferv+0x20>)
    2a70:	68a0      	ldr	r0, [r4, #8]
    2a72:	f011 f8b0 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    2a76:	e7f9      	b.n	2a6c <_Z8th_inferv+0x10>
    2a78:	20006ce0 	.word	0x20006ce0
    2a7c:	00017574 	.word	0x00017574

00002a80 <_Z14th_load_tensorv>:
void th_load_tensor() {
    2a80:	b500      	push	{lr}
    2a82:	b0fd      	sub	sp, #500	; 0x1f4
  size_t bytes = ee_get_buffer(reinterpret_cast<uint8_t *>(input),
    2a84:	f44f 71f5 	mov.w	r1, #490	; 0x1ea
    2a88:	a801      	add	r0, sp, #4
    2a8a:	f7ff ffd5 	bl	2a38 <_Z13ee_get_bufferPhj>
  if (bytes / sizeof(int8_t) != kKwsInputSize) {
    2a8e:	f5b0 7ff5 	cmp.w	r0, #490	; 0x1ea
    2a92:	d008      	beq.n	2aa6 <_Z14th_load_tensorv+0x26>
    2a94:	4601      	mov	r1, r0
    th_printf("Input db has %d elemented, expected %d\n", bytes / sizeof(int8_t),
    2a96:	f44f 72f5 	mov.w	r2, #490	; 0x1ea
    2a9a:	480c      	ldr	r0, [pc, #48]	; (2acc <_Z14th_load_tensorv+0x4c>)
    2a9c:	f00f f8c1 	bl	11c22 <_Z9th_printfPKcz>
}
    2aa0:	b07d      	add	sp, #500	; 0x1f4
    2aa2:	f85d fb04 	ldr.w	pc, [sp], #4
  runner->SetInput(input);
    2aa6:	4b0a      	ldr	r3, [pc, #40]	; (2ad0 <_Z14th_load_tensorv+0x50>)
    2aa8:	6818      	ldr	r0, [r3, #0]
    }
  }

  void SetInput(const inputT* custom_input) {
    // Populate input tensor with an image with no person.
    TfLiteTensor* input = interpreter_.input(0);
    2aaa:	2100      	movs	r1, #0
    2aac:	300c      	adds	r0, #12
    2aae:	f004 f9e7 	bl	6e80 <_ZN6tflite16MicroInterpreter5inputEj>

namespace tflite {

template <typename T>
inline T* GetTensorData(TfLiteTensor* tensor) {
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
    2ab2:	4603      	mov	r3, r0
    2ab4:	b100      	cbz	r0, 2ab8 <_Z14th_load_tensorv+0x38>
    2ab6:	6840      	ldr	r0, [r0, #4]
    inputT* input_buffer = tflite::GetTensorData<inputT>(input);
    int input_length = input->bytes / sizeof(inputT);
    2ab8:	6999      	ldr	r1, [r3, #24]
    for (int i = 0; i < input_length; i++) {
    2aba:	2300      	movs	r3, #0
    2abc:	4299      	cmp	r1, r3
    2abe:	ddef      	ble.n	2aa0 <_Z14th_load_tensorv+0x20>
      input_buffer[i] = custom_input[i];
    2ac0:	aa01      	add	r2, sp, #4
    2ac2:	56d2      	ldrsb	r2, [r2, r3]
    2ac4:	54c2      	strb	r2, [r0, r3]
    for (int i = 0; i < input_length; i++) {
    2ac6:	3301      	adds	r3, #1
    2ac8:	e7f8      	b.n	2abc <_Z14th_load_tensorv+0x3c>
    2aca:	bf00      	nop
    2acc:	00017584 	.word	0x00017584
    2ad0:	20006ce0 	.word	0x20006ce0

00002ad4 <_Z10th_resultsv>:
void th_results() {
    2ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  th_printf("m-results-[");
    2ad6:	4830      	ldr	r0, [pc, #192]	; (2b98 <_Z10th_resultsv+0xc4>)
    2ad8:	f00f f8a3 	bl	11c22 <_Z9th_printfPKcz>
  for (size_t i = 0; i < kCategoryCount; i++) {
    2adc:	2400      	movs	r4, #0
    2ade:	e049      	b.n	2b74 <_Z10th_resultsv+0xa0>
        DequantizeInt8ToFloat(runner->GetOutput()[i], runner->output_scale(),
    2ae0:	571f      	ldrsb	r7, [r3, r4]
    2ae2:	4d2e      	ldr	r5, [pc, #184]	; (2b9c <_Z10th_resultsv+0xc8>)
    2ae4:	6828      	ldr	r0, [r5, #0]

  int input_size() { return interpreter_.input(0)->bytes / sizeof(inputT); }

  int output_size() { return interpreter_.output(0)->bytes / sizeof(outputT); }

  float output_scale() { return interpreter_.output(0)->params.scale; }
    2ae6:	2100      	movs	r1, #0
    2ae8:	300c      	adds	r0, #12
    2aea:	f004 f96d 	bl	6dc8 <_ZN6tflite16MicroInterpreter6outputEj>
    2aee:	68c6      	ldr	r6, [r0, #12]
    2af0:	6828      	ldr	r0, [r5, #0]

  int output_zero_point() { return interpreter_.output(0)->params.zero_point; }
    2af2:	2100      	movs	r1, #0
    2af4:	300c      	adds	r0, #12
    2af6:	f004 f967 	bl	6dc8 <_ZN6tflite16MicroInterpreter6outputEj>
    2afa:	6900      	ldr	r0, [r0, #16]

#include <limits.h>
#include <math.h>

inline float DequantizeInt8ToFloat(int8_t value, float scale, int zero_point) {
  return static_cast<float>(value - zero_point) * scale;
    2afc:	1a38      	subs	r0, r7, r0
    2afe:	f7fe f8d7 	bl	cb0 <__aeabi_i2f>
    2b02:	4631      	mov	r1, r6
    2b04:	f7fe f928 	bl	d58 <__aeabi_fmul>
    2b08:	4607      	mov	r7, r0
    th_printf("0.%d", static_cast<int>(converted * 10));
    2b0a:	4925      	ldr	r1, [pc, #148]	; (2ba0 <_Z10th_resultsv+0xcc>)
    2b0c:	f7fe f924 	bl	d58 <__aeabi_fmul>
    2b10:	f7fe fae8 	bl	10e4 <__aeabi_f2iz>
    2b14:	4601      	mov	r1, r0
    2b16:	4823      	ldr	r0, [pc, #140]	; (2ba4 <_Z10th_resultsv+0xd0>)
    2b18:	f00f f883 	bl	11c22 <_Z9th_printfPKcz>
    th_printf("%d", static_cast<int>(converted * 100) % 10);
    2b1c:	4922      	ldr	r1, [pc, #136]	; (2ba8 <_Z10th_resultsv+0xd4>)
    2b1e:	4638      	mov	r0, r7
    2b20:	f7fe f91a 	bl	d58 <__aeabi_fmul>
    2b24:	f7fe fade 	bl	10e4 <__aeabi_f2iz>
    2b28:	4e20      	ldr	r6, [pc, #128]	; (2bac <_Z10th_resultsv+0xd8>)
    2b2a:	fb86 3100 	smull	r3, r1, r6, r0
    2b2e:	17c3      	asrs	r3, r0, #31
    2b30:	ebc3 03a1 	rsb	r3, r3, r1, asr #2
    2b34:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    2b38:	4d1d      	ldr	r5, [pc, #116]	; (2bb0 <_Z10th_resultsv+0xdc>)
    2b3a:	eba0 0143 	sub.w	r1, r0, r3, lsl #1
    2b3e:	4628      	mov	r0, r5
    2b40:	f00f f86f 	bl	11c22 <_Z9th_printfPKcz>
    th_printf("%d", static_cast<int>(converted * 1000) % 10);
    2b44:	491b      	ldr	r1, [pc, #108]	; (2bb4 <_Z10th_resultsv+0xe0>)
    2b46:	4638      	mov	r0, r7
    2b48:	f7fe f906 	bl	d58 <__aeabi_fmul>
    2b4c:	f7fe faca 	bl	10e4 <__aeabi_f2iz>
    2b50:	fb86 3600 	smull	r3, r6, r6, r0
    2b54:	17c3      	asrs	r3, r0, #31
    2b56:	ebc3 03a6 	rsb	r3, r3, r6, asr #2
    2b5a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    2b5e:	eba0 0143 	sub.w	r1, r0, r3, lsl #1
    2b62:	4628      	mov	r0, r5
    2b64:	f00f f85d 	bl	11c22 <_Z9th_printfPKcz>
    if (i < (kCategoryCount - 1)) {
    2b68:	2c0a      	cmp	r4, #10
    2b6a:	d802      	bhi.n	2b72 <_Z10th_resultsv+0x9e>
      th_printf(",");
    2b6c:	4812      	ldr	r0, [pc, #72]	; (2bb8 <_Z10th_resultsv+0xe4>)
    2b6e:	f00f f858 	bl	11c22 <_Z9th_printfPKcz>
  for (size_t i = 0; i < kCategoryCount; i++) {
    2b72:	3401      	adds	r4, #1
    2b74:	2c0b      	cmp	r4, #11
    2b76:	d80a      	bhi.n	2b8e <_Z10th_resultsv+0xba>
        DequantizeInt8ToFloat(runner->GetOutput()[i], runner->output_scale(),
    2b78:	4b08      	ldr	r3, [pc, #32]	; (2b9c <_Z10th_resultsv+0xc8>)
    2b7a:	6818      	ldr	r0, [r3, #0]
    return tflite::GetTensorData<outputT>(interpreter_.output(0));
    2b7c:	2100      	movs	r1, #0
    2b7e:	300c      	adds	r0, #12
    2b80:	f004 f922 	bl	6dc8 <_ZN6tflite16MicroInterpreter6outputEj>
    2b84:	4603      	mov	r3, r0
    2b86:	2800      	cmp	r0, #0
    2b88:	d0aa      	beq.n	2ae0 <_Z10th_resultsv+0xc>
    2b8a:	6843      	ldr	r3, [r0, #4]
    2b8c:	e7a8      	b.n	2ae0 <_Z10th_resultsv+0xc>
  th_printf("]\r\n");
    2b8e:	480b      	ldr	r0, [pc, #44]	; (2bbc <_Z10th_resultsv+0xe8>)
    2b90:	f00f f847 	bl	11c22 <_Z9th_printfPKcz>
}
    2b94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2b96:	bf00      	nop
    2b98:	000175ac 	.word	0x000175ac
    2b9c:	20006ce0 	.word	0x20006ce0
    2ba0:	41200000 	.word	0x41200000
    2ba4:	000175b8 	.word	0x000175b8
    2ba8:	42c80000 	.word	0x42c80000
    2bac:	66666667 	.word	0x66666667
    2bb0:	0002650c 	.word	0x0002650c
    2bb4:	447a0000 	.word	0x447a0000
    2bb8:	000175c0 	.word	0x000175c0
    2bbc:	00017418 	.word	0x00017418

00002bc0 <_Z12PIN_functionv>:
           ((uint32_t)input << GPIO_PIN_CNF_INPUT_Pos) |
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
           ((uint32_t)sense << GPIO_PIN_CNF_SENSE_Pos);

    reg->PIN_CNF[pin_number] = cnf;
    2bc0:	4b02      	ldr	r3, [pc, #8]	; (2bcc <_Z12PIN_functionv+0xc>)
    2bc2:	2203      	movs	r2, #3
    2bc4:	f8c3 271c 	str.w	r2, [r3, #1820]	; 0x71c
#define PIN7(port, bit) ((port)*32 + (bit))

void PIN_function() {
  nrf_gpio_cfg_output(PIN7(1,7));
  //nrf_gpio_pin_clear(PIN7);
}
    2bc8:	4770      	bx	lr
    2bca:	bf00      	nop
    2bcc:	50000300 	.word	0x50000300

00002bd0 <_Z12th_timestampv>:



void th_timestamp(void) {
    2bd0:	b508      	push	{r3, lr}
#if EE_CFG_ENERGY_MODE == 1
/* USER CODE 1 BEGIN */
/* Step 1. Pull pin low */
       // 100000
       PIN_function();
    2bd2:	f7ff fff5 	bl	2bc0 <_Z12PIN_functionv>
}


NRF_STATIC_INLINE void nrf_gpio_port_out_clear(NRF_GPIO_Type * p_reg, uint32_t clr_mask)
{
    p_reg->OUTCLR = clr_mask;
    2bd6:	4b08      	ldr	r3, [pc, #32]	; (2bf8 <_Z12th_timestampv+0x28>)
    2bd8:	2280      	movs	r2, #128	; 0x80
    2bda:	f8c3 250c 	str.w	r2, [r3, #1292]	; 0x50c
       nrf_gpio_pin_clear(PIN7(1,7));
      // th_printf("start --------------");
       for (int i=0; i<20000000; ++i) {
    2bde:	2300      	movs	r3, #0
    2be0:	4a06      	ldr	r2, [pc, #24]	; (2bfc <_Z12th_timestampv+0x2c>)
    2be2:	4293      	cmp	r3, r2
    2be4:	dc02      	bgt.n	2bec <_Z12th_timestampv+0x1c>
                asm("nop");
    2be6:	bf00      	nop
       for (int i=0; i<20000000; ++i) {
    2be8:	3301      	adds	r3, #1
    2bea:	e7f9      	b.n	2be0 <_Z12th_timestampv+0x10>
    p_reg->OUTSET = set_mask;
    2bec:	4b02      	ldr	r3, [pc, #8]	; (2bf8 <_Z12th_timestampv+0x28>)
    2bee:	2280      	movs	r2, #128	; 0x80
    2bf0:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
    //   microSeconds = us_ticker_read();
       /* USER CODE 2 END */
       /* This message must NOT be changed. */
       th_printf(EE_MSG_TIMESTAMP, microSeconds);
#endif
}
    2bf4:	bd08      	pop	{r3, pc}
    2bf6:	bf00      	nop
    2bf8:	50000300 	.word	0x50000300
    2bfc:	01312cff 	.word	0x01312cff

00002c00 <_Z23th_timestamp_initializev>:

void th_timestamp_initialize(void) {
    2c00:	b508      	push	{r3, lr}
  /* USER CODE 1 BEGIN */
  // Setting up BOTH perf and energy here
  /* USER CODE 1 END */
  /* This message must NOT be changed. */
  th_printf(EE_MSG_TIMESTAMP_MODE);
    2c02:	4803      	ldr	r0, [pc, #12]	; (2c10 <_Z23th_timestamp_initializev+0x10>)
    2c04:	f00f f80d 	bl	11c22 <_Z9th_printfPKcz>
  /* Always call the timestamp on initialize so that the open-drain output
     is set to "1" (so that we catch a falling edge) */
  th_timestamp();
    2c08:	f7ff ffe2 	bl	2bd0 <_Z12th_timestampv>
}
    2c0c:	bd08      	pop	{r3, pc}
    2c0e:	bf00      	nop
    2c10:	000175c4 	.word	0x000175c4

00002c14 <_Z19th_final_initializev>:
void th_final_initialize(void) {
    2c14:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c16:	b08d      	sub	sp, #52	; 0x34
  static tflite::MicroMutableOpResolver<6> resolver;
    2c18:	4bb0      	ldr	r3, [pc, #704]	; (2edc <_Z19th_final_initializev+0x2c8>)
    2c1a:	681b      	ldr	r3, [r3, #0]
    2c1c:	f013 0f01 	tst.w	r3, #1
    2c20:	d012      	beq.n	2c48 <_Z19th_final_initializev+0x34>
  resolver.AddFullyConnected();
    2c22:	a804      	add	r0, sp, #16
    2c24:	f009 fbe2 	bl	c3ec <_ZN6tflite24Register_FULLY_CONNECTEDEv>
                             "AddBuiltin function.");
      }
      return kTfLiteError;
    }

    if (FindOp(op) != nullptr) {
    2c28:	48ad      	ldr	r0, [pc, #692]	; (2ee0 <_Z19th_final_initializev+0x2cc>)
    2c2a:	6803      	ldr	r3, [r0, #0]
    2c2c:	699b      	ldr	r3, [r3, #24]
    2c2e:	2109      	movs	r1, #9
    2c30:	4798      	blx	r3
    2c32:	b1d8      	cbz	r0, 2c6c <_Z19th_final_initializev+0x58>
      if (error_reporter_ != nullptr) {
    2c34:	4baa      	ldr	r3, [pc, #680]	; (2ee0 <_Z19th_final_initializev+0x2cc>)
    2c36:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2c3a:	2800      	cmp	r0, #0
    2c3c:	d03a      	beq.n	2cb4 <_Z19th_final_initializev+0xa0>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2c3e:	2209      	movs	r2, #9
    2c40:	49a8      	ldr	r1, [pc, #672]	; (2ee4 <_Z19th_final_initializev+0x2d0>)
    2c42:	f010 ffc8 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
                             "Calling AddBuiltin with the same op more than "
                             "once is not supported (Op: #%d).",
                             op);
      }
      return kTfLiteError;
    2c46:	e035      	b.n	2cb4 <_Z19th_final_initializev+0xa0>
      : error_reporter_(error_reporter) {}
    2c48:	48a5      	ldr	r0, [pc, #660]	; (2ee0 <_Z19th_final_initializev+0x2cc>)
    2c4a:	4ba7      	ldr	r3, [pc, #668]	; (2ee8 <_Z19th_final_initializev+0x2d4>)
    2c4c:	6003      	str	r3, [r0, #0]
    2c4e:	2300      	movs	r3, #0
    2c50:	f8c0 30c4 	str.w	r3, [r0, #196]	; 0xc4
    2c54:	f8c0 30e8 	str.w	r3, [r0, #232]	; 0xe8
    2c58:	f8c0 30ec 	str.w	r3, [r0, #236]	; 0xec
  static tflite::MicroMutableOpResolver<6> resolver;
    2c5c:	4b9f      	ldr	r3, [pc, #636]	; (2edc <_Z19th_final_initializev+0x2c8>)
    2c5e:	2201      	movs	r2, #1
    2c60:	601a      	str	r2, [r3, #0]
    2c62:	4aa2      	ldr	r2, [pc, #648]	; (2eec <_Z19th_final_initializev+0x2d8>)
    2c64:	49a2      	ldr	r1, [pc, #648]	; (2ef0 <_Z19th_final_initializev+0x2dc>)
    2c66:	f00f fc99 	bl	1259c <__aeabi_atexit>
    2c6a:	e7da      	b.n	2c22 <_Z19th_final_initializev+0xe>
    }

    if (registrations_len_ >= tOpCount) {
    2c6c:	4b9c      	ldr	r3, [pc, #624]	; (2ee0 <_Z19th_final_initializev+0x2cc>)
    2c6e:	f8d3 60c4 	ldr.w	r6, [r3, #196]	; 0xc4
    2c72:	2e05      	cmp	r6, #5
    2c74:	d830      	bhi.n	2cd8 <_Z19th_final_initializev+0xc4>
                             op, tOpCount);
      }
      return kTfLiteError;
    }

    registrations_[registrations_len_] = registration;
    2c76:	4f9a      	ldr	r7, [pc, #616]	; (2ee0 <_Z19th_final_initializev+0x2cc>)
    2c78:	eb07 1c46 	add.w	ip, r7, r6, lsl #5
    2c7c:	f10c 0404 	add.w	r4, ip, #4
    2c80:	ad04      	add	r5, sp, #16
    2c82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2c84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2c86:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    2c8a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    // Strictly speaking, the builtin_code is not necessary for TFLM but filling
    // it in regardless.
    registrations_[registrations_len_].builtin_code = op;
    2c8e:	2209      	movs	r2, #9
    2c90:	f8cc 2018 	str.w	r2, [ip, #24]
    registrations_len_++;
    2c94:	3601      	adds	r6, #1
    2c96:	f8c7 60c4 	str.w	r6, [r7, #196]	; 0xc4

    builtin_codes_[num_buitin_ops_] = op;
    2c9a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    2c9e:	18f9      	adds	r1, r7, r3
    2ca0:	f881 20c8 	strb.w	r2, [r1, #200]	; 0xc8
    builtin_parsers_[num_buitin_ops_] = parser;
    2ca4:	f103 0234 	add.w	r2, r3, #52	; 0x34
    2ca8:	4992      	ldr	r1, [pc, #584]	; (2ef4 <_Z19th_final_initializev+0x2e0>)
    2caa:	f847 1022 	str.w	r1, [r7, r2, lsl #2]
    num_buitin_ops_++;
    2cae:	3301      	adds	r3, #1
    2cb0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  resolver.AddConv2D();
    2cb4:	a804      	add	r0, sp, #16
    2cb6:	f007 fe05 	bl	a8c4 <_ZN6tflite16Register_CONV_2DEv>
    if (FindOp(op) != nullptr) {
    2cba:	4889      	ldr	r0, [pc, #548]	; (2ee0 <_Z19th_final_initializev+0x2cc>)
    2cbc:	6803      	ldr	r3, [r0, #0]
    2cbe:	699b      	ldr	r3, [r3, #24]
    2cc0:	2103      	movs	r1, #3
    2cc2:	4798      	blx	r3
    2cc4:	b190      	cbz	r0, 2cec <_Z19th_final_initializev+0xd8>
      if (error_reporter_ != nullptr) {
    2cc6:	4b86      	ldr	r3, [pc, #536]	; (2ee0 <_Z19th_final_initializev+0x2cc>)
    2cc8:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2ccc:	b390      	cbz	r0, 2d34 <_Z19th_final_initializev+0x120>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2cce:	2203      	movs	r2, #3
    2cd0:	4984      	ldr	r1, [pc, #528]	; (2ee4 <_Z19th_final_initializev+0x2d0>)
    2cd2:	f010 ff80 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2cd6:	e02d      	b.n	2d34 <_Z19th_final_initializev+0x120>
      if (error_reporter_) {
    2cd8:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2cdc:	2800      	cmp	r0, #0
    2cde:	d0e9      	beq.n	2cb4 <_Z19th_final_initializev+0xa0>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2ce0:	2306      	movs	r3, #6
    2ce2:	2209      	movs	r2, #9
    2ce4:	4984      	ldr	r1, [pc, #528]	; (2ef8 <_Z19th_final_initializev+0x2e4>)
    2ce6:	f010 ff76 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2cea:	e7e3      	b.n	2cb4 <_Z19th_final_initializev+0xa0>
    if (registrations_len_ >= tOpCount) {
    2cec:	4b7c      	ldr	r3, [pc, #496]	; (2ee0 <_Z19th_final_initializev+0x2cc>)
    2cee:	f8d3 60c4 	ldr.w	r6, [r3, #196]	; 0xc4
    2cf2:	2e05      	cmp	r6, #5
    2cf4:	d830      	bhi.n	2d58 <_Z19th_final_initializev+0x144>
    registrations_[registrations_len_] = registration;
    2cf6:	4f7a      	ldr	r7, [pc, #488]	; (2ee0 <_Z19th_final_initializev+0x2cc>)
    2cf8:	eb07 1c46 	add.w	ip, r7, r6, lsl #5
    2cfc:	f10c 0404 	add.w	r4, ip, #4
    2d00:	ad04      	add	r5, sp, #16
    2d02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2d04:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2d06:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    2d0a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    registrations_[registrations_len_].builtin_code = op;
    2d0e:	2203      	movs	r2, #3
    2d10:	f8cc 2018 	str.w	r2, [ip, #24]
    registrations_len_++;
    2d14:	3601      	adds	r6, #1
    2d16:	f8c7 60c4 	str.w	r6, [r7, #196]	; 0xc4
    builtin_codes_[num_buitin_ops_] = op;
    2d1a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    2d1e:	18f9      	adds	r1, r7, r3
    2d20:	f881 20c8 	strb.w	r2, [r1, #200]	; 0xc8
    builtin_parsers_[num_buitin_ops_] = parser;
    2d24:	f103 0234 	add.w	r2, r3, #52	; 0x34
    2d28:	4974      	ldr	r1, [pc, #464]	; (2efc <_Z19th_final_initializev+0x2e8>)
    2d2a:	f847 1022 	str.w	r1, [r7, r2, lsl #2]
    num_buitin_ops_++;
    2d2e:	3301      	adds	r3, #1
    2d30:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
                      Register_DEPTHWISE_CONV_2D(), ParseDepthwiseConv2D);
    2d34:	a804      	add	r0, sp, #16
    2d36:	f008 fc93 	bl	b660 <_ZN6tflite26Register_DEPTHWISE_CONV_2DEv>
    if (FindOp(op) != nullptr) {
    2d3a:	4869      	ldr	r0, [pc, #420]	; (2ee0 <_Z19th_final_initializev+0x2cc>)
    2d3c:	6803      	ldr	r3, [r0, #0]
    2d3e:	699b      	ldr	r3, [r3, #24]
    2d40:	2104      	movs	r1, #4
    2d42:	4798      	blx	r3
    2d44:	b190      	cbz	r0, 2d6c <_Z19th_final_initializev+0x158>
      if (error_reporter_ != nullptr) {
    2d46:	4b66      	ldr	r3, [pc, #408]	; (2ee0 <_Z19th_final_initializev+0x2cc>)
    2d48:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2d4c:	b390      	cbz	r0, 2db4 <_Z19th_final_initializev+0x1a0>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2d4e:	2204      	movs	r2, #4
    2d50:	4964      	ldr	r1, [pc, #400]	; (2ee4 <_Z19th_final_initializev+0x2d0>)
    2d52:	f010 ff40 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2d56:	e02d      	b.n	2db4 <_Z19th_final_initializev+0x1a0>
      if (error_reporter_) {
    2d58:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2d5c:	2800      	cmp	r0, #0
    2d5e:	d0e9      	beq.n	2d34 <_Z19th_final_initializev+0x120>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2d60:	2306      	movs	r3, #6
    2d62:	2203      	movs	r2, #3
    2d64:	4964      	ldr	r1, [pc, #400]	; (2ef8 <_Z19th_final_initializev+0x2e4>)
    2d66:	f010 ff36 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2d6a:	e7e3      	b.n	2d34 <_Z19th_final_initializev+0x120>
    if (registrations_len_ >= tOpCount) {
    2d6c:	4b5c      	ldr	r3, [pc, #368]	; (2ee0 <_Z19th_final_initializev+0x2cc>)
    2d6e:	f8d3 60c4 	ldr.w	r6, [r3, #196]	; 0xc4
    2d72:	2e05      	cmp	r6, #5
    2d74:	d830      	bhi.n	2dd8 <_Z19th_final_initializev+0x1c4>
    registrations_[registrations_len_] = registration;
    2d76:	4f5a      	ldr	r7, [pc, #360]	; (2ee0 <_Z19th_final_initializev+0x2cc>)
    2d78:	eb07 1c46 	add.w	ip, r7, r6, lsl #5
    2d7c:	f10c 0404 	add.w	r4, ip, #4
    2d80:	ad04      	add	r5, sp, #16
    2d82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2d84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2d86:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    2d8a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    registrations_[registrations_len_].builtin_code = op;
    2d8e:	2204      	movs	r2, #4
    2d90:	f8cc 2018 	str.w	r2, [ip, #24]
    registrations_len_++;
    2d94:	3601      	adds	r6, #1
    2d96:	f8c7 60c4 	str.w	r6, [r7, #196]	; 0xc4
    builtin_codes_[num_buitin_ops_] = op;
    2d9a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    2d9e:	18f9      	adds	r1, r7, r3
    2da0:	f881 20c8 	strb.w	r2, [r1, #200]	; 0xc8
    builtin_parsers_[num_buitin_ops_] = parser;
    2da4:	f103 0234 	add.w	r2, r3, #52	; 0x34
    2da8:	4955      	ldr	r1, [pc, #340]	; (2f00 <_Z19th_final_initializev+0x2ec>)
    2daa:	f847 1022 	str.w	r1, [r7, r2, lsl #2]
    num_buitin_ops_++;
    2dae:	3301      	adds	r3, #1
    2db0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
                      tflite::ops::micro::Register_RESHAPE(), ParseReshape);
    2db4:	a804      	add	r0, sp, #16
    2db6:	f00a fd2f 	bl	d818 <_ZN6tflite3ops5micro16Register_RESHAPEEv>
    if (FindOp(op) != nullptr) {
    2dba:	4849      	ldr	r0, [pc, #292]	; (2ee0 <_Z19th_final_initializev+0x2cc>)
    2dbc:	6803      	ldr	r3, [r0, #0]
    2dbe:	699b      	ldr	r3, [r3, #24]
    2dc0:	2116      	movs	r1, #22
    2dc2:	4798      	blx	r3
    2dc4:	b190      	cbz	r0, 2dec <_Z19th_final_initializev+0x1d8>
      if (error_reporter_ != nullptr) {
    2dc6:	4b46      	ldr	r3, [pc, #280]	; (2ee0 <_Z19th_final_initializev+0x2cc>)
    2dc8:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2dcc:	b390      	cbz	r0, 2e34 <_Z19th_final_initializev+0x220>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2dce:	2216      	movs	r2, #22
    2dd0:	4944      	ldr	r1, [pc, #272]	; (2ee4 <_Z19th_final_initializev+0x2d0>)
    2dd2:	f010 ff00 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2dd6:	e02d      	b.n	2e34 <_Z19th_final_initializev+0x220>
      if (error_reporter_) {
    2dd8:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2ddc:	2800      	cmp	r0, #0
    2dde:	d0e9      	beq.n	2db4 <_Z19th_final_initializev+0x1a0>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2de0:	2306      	movs	r3, #6
    2de2:	2204      	movs	r2, #4
    2de4:	4944      	ldr	r1, [pc, #272]	; (2ef8 <_Z19th_final_initializev+0x2e4>)
    2de6:	f010 fef6 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2dea:	e7e3      	b.n	2db4 <_Z19th_final_initializev+0x1a0>
    if (registrations_len_ >= tOpCount) {
    2dec:	4b3c      	ldr	r3, [pc, #240]	; (2ee0 <_Z19th_final_initializev+0x2cc>)
    2dee:	f8d3 60c4 	ldr.w	r6, [r3, #196]	; 0xc4
    2df2:	2e05      	cmp	r6, #5
    2df4:	d830      	bhi.n	2e58 <_Z19th_final_initializev+0x244>
    registrations_[registrations_len_] = registration;
    2df6:	4f3a      	ldr	r7, [pc, #232]	; (2ee0 <_Z19th_final_initializev+0x2cc>)
    2df8:	eb07 1c46 	add.w	ip, r7, r6, lsl #5
    2dfc:	f10c 0404 	add.w	r4, ip, #4
    2e00:	ad04      	add	r5, sp, #16
    2e02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2e04:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2e06:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    2e0a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    registrations_[registrations_len_].builtin_code = op;
    2e0e:	2216      	movs	r2, #22
    2e10:	f8cc 2018 	str.w	r2, [ip, #24]
    registrations_len_++;
    2e14:	3601      	adds	r6, #1
    2e16:	f8c7 60c4 	str.w	r6, [r7, #196]	; 0xc4
    builtin_codes_[num_buitin_ops_] = op;
    2e1a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    2e1e:	18f9      	adds	r1, r7, r3
    2e20:	f881 20c8 	strb.w	r2, [r1, #200]	; 0xc8
    builtin_parsers_[num_buitin_ops_] = parser;
    2e24:	f103 0234 	add.w	r2, r3, #52	; 0x34
    2e28:	4936      	ldr	r1, [pc, #216]	; (2f04 <_Z19th_final_initializev+0x2f0>)
    2e2a:	f847 1022 	str.w	r1, [r7, r2, lsl #2]
    num_buitin_ops_++;
    2e2e:	3301      	adds	r3, #1
    2e30:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  resolver.AddSoftmax();
    2e34:	a804      	add	r0, sp, #16
    2e36:	f00a fcff 	bl	d838 <_ZN6tflite16Register_SOFTMAXEv>
    if (FindOp(op) != nullptr) {
    2e3a:	4829      	ldr	r0, [pc, #164]	; (2ee0 <_Z19th_final_initializev+0x2cc>)
    2e3c:	6803      	ldr	r3, [r0, #0]
    2e3e:	699b      	ldr	r3, [r3, #24]
    2e40:	2119      	movs	r1, #25
    2e42:	4798      	blx	r3
    2e44:	b190      	cbz	r0, 2e6c <_Z19th_final_initializev+0x258>
      if (error_reporter_ != nullptr) {
    2e46:	4b26      	ldr	r3, [pc, #152]	; (2ee0 <_Z19th_final_initializev+0x2cc>)
    2e48:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2e4c:	b390      	cbz	r0, 2eb4 <_Z19th_final_initializev+0x2a0>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2e4e:	2219      	movs	r2, #25
    2e50:	4924      	ldr	r1, [pc, #144]	; (2ee4 <_Z19th_final_initializev+0x2d0>)
    2e52:	f010 fec0 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2e56:	e02d      	b.n	2eb4 <_Z19th_final_initializev+0x2a0>
      if (error_reporter_) {
    2e58:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2e5c:	2800      	cmp	r0, #0
    2e5e:	d0e9      	beq.n	2e34 <_Z19th_final_initializev+0x220>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2e60:	2306      	movs	r3, #6
    2e62:	2216      	movs	r2, #22
    2e64:	4924      	ldr	r1, [pc, #144]	; (2ef8 <_Z19th_final_initializev+0x2e4>)
    2e66:	f010 feb6 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2e6a:	e7e3      	b.n	2e34 <_Z19th_final_initializev+0x220>
    if (registrations_len_ >= tOpCount) {
    2e6c:	4b1c      	ldr	r3, [pc, #112]	; (2ee0 <_Z19th_final_initializev+0x2cc>)
    2e6e:	f8d3 60c4 	ldr.w	r6, [r3, #196]	; 0xc4
    2e72:	2e05      	cmp	r6, #5
    2e74:	d84a      	bhi.n	2f0c <_Z19th_final_initializev+0x2f8>
    registrations_[registrations_len_] = registration;
    2e76:	4f1a      	ldr	r7, [pc, #104]	; (2ee0 <_Z19th_final_initializev+0x2cc>)
    2e78:	eb07 1c46 	add.w	ip, r7, r6, lsl #5
    2e7c:	f10c 0404 	add.w	r4, ip, #4
    2e80:	ad04      	add	r5, sp, #16
    2e82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2e84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2e86:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    2e8a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    registrations_[registrations_len_].builtin_code = op;
    2e8e:	2219      	movs	r2, #25
    2e90:	f8cc 2018 	str.w	r2, [ip, #24]
    registrations_len_++;
    2e94:	3601      	adds	r6, #1
    2e96:	f8c7 60c4 	str.w	r6, [r7, #196]	; 0xc4
    builtin_codes_[num_buitin_ops_] = op;
    2e9a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    2e9e:	18f9      	adds	r1, r7, r3
    2ea0:	f881 20c8 	strb.w	r2, [r1, #200]	; 0xc8
    builtin_parsers_[num_buitin_ops_] = parser;
    2ea4:	f103 0234 	add.w	r2, r3, #52	; 0x34
    2ea8:	4917      	ldr	r1, [pc, #92]	; (2f08 <_Z19th_final_initializev+0x2f4>)
    2eaa:	f847 1022 	str.w	r1, [r7, r2, lsl #2]
    num_buitin_ops_++;
    2eae:	3301      	adds	r3, #1
    2eb0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
                      tflite::Register_AVERAGE_POOL_2D(), ParsePool);
    2eb4:	a804      	add	r0, sp, #16
    2eb6:	f00a fb33 	bl	d520 <_ZN6tflite24Register_AVERAGE_POOL_2DEv>
    if (FindOp(op) != nullptr) {
    2eba:	4809      	ldr	r0, [pc, #36]	; (2ee0 <_Z19th_final_initializev+0x2cc>)
    2ebc:	6803      	ldr	r3, [r0, #0]
    2ebe:	699b      	ldr	r3, [r3, #24]
    2ec0:	2101      	movs	r1, #1
    2ec2:	4798      	blx	r3
    2ec4:	b360      	cbz	r0, 2f20 <_Z19th_final_initializev+0x30c>
      if (error_reporter_ != nullptr) {
    2ec6:	4b06      	ldr	r3, [pc, #24]	; (2ee0 <_Z19th_final_initializev+0x2cc>)
    2ec8:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2ecc:	2800      	cmp	r0, #0
    2ece:	d04b      	beq.n	2f68 <_Z19th_final_initializev+0x354>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2ed0:	2201      	movs	r2, #1
    2ed2:	4904      	ldr	r1, [pc, #16]	; (2ee4 <_Z19th_final_initializev+0x2d0>)
    2ed4:	f010 fe7f 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2ed8:	e046      	b.n	2f68 <_Z19th_final_initializev+0x354>
    2eda:	bf00      	nop
    2edc:	20006b48 	.word	0x20006b48
    2ee0:	20006bf0 	.word	0x20006bf0
    2ee4:	000175e0 	.word	0x000175e0
    2ee8:	0001767c 	.word	0x0001767c
    2eec:	20006d48 	.word	0x20006d48
    2ef0:	00011b85 	.word	0x00011b85
    2ef4:	00009d19 	.word	0x00009d19
    2ef8:	00017630 	.word	0x00017630
    2efc:	00009b1d 	.word	0x00009b1d
    2f00:	00009ec9 	.word	0x00009ec9
    2f04:	000097fd 	.word	0x000097fd
    2f08:	0000a0fd 	.word	0x0000a0fd
      if (error_reporter_) {
    2f0c:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2f10:	2800      	cmp	r0, #0
    2f12:	d0cf      	beq.n	2eb4 <_Z19th_final_initializev+0x2a0>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2f14:	2306      	movs	r3, #6
    2f16:	2219      	movs	r2, #25
    2f18:	492f      	ldr	r1, [pc, #188]	; (2fd8 <_Z19th_final_initializev+0x3c4>)
    2f1a:	f010 fe5c 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2f1e:	e7c9      	b.n	2eb4 <_Z19th_final_initializev+0x2a0>
    if (registrations_len_ >= tOpCount) {
    2f20:	4b2e      	ldr	r3, [pc, #184]	; (2fdc <_Z19th_final_initializev+0x3c8>)
    2f22:	f8d3 60c4 	ldr.w	r6, [r3, #196]	; 0xc4
    2f26:	2e05      	cmp	r6, #5
    2f28:	d828      	bhi.n	2f7c <_Z19th_final_initializev+0x368>
    registrations_[registrations_len_] = registration;
    2f2a:	4f2c      	ldr	r7, [pc, #176]	; (2fdc <_Z19th_final_initializev+0x3c8>)
    2f2c:	eb07 1c46 	add.w	ip, r7, r6, lsl #5
    2f30:	f10c 0404 	add.w	r4, ip, #4
    2f34:	ad04      	add	r5, sp, #16
    2f36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2f38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2f3a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    2f3e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    registrations_[registrations_len_].builtin_code = op;
    2f42:	2201      	movs	r2, #1
    2f44:	f8cc 2018 	str.w	r2, [ip, #24]
    registrations_len_++;
    2f48:	4416      	add	r6, r2
    2f4a:	f8c7 60c4 	str.w	r6, [r7, #196]	; 0xc4
    builtin_codes_[num_buitin_ops_] = op;
    2f4e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    2f52:	18f9      	adds	r1, r7, r3
    2f54:	f881 20c8 	strb.w	r2, [r1, #200]	; 0xc8
    builtin_parsers_[num_buitin_ops_] = parser;
    2f58:	f103 0234 	add.w	r2, r3, #52	; 0x34
    2f5c:	4920      	ldr	r1, [pc, #128]	; (2fe0 <_Z19th_final_initializev+0x3cc>)
    2f5e:	f847 1022 	str.w	r1, [r7, r2, lsl #2]
    num_buitin_ops_++;
    2f62:	3301      	adds	r3, #1
    2f64:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
         g_kws_model_data, resolver, tensor_arena, kTensorArenaSize);
    2f68:	4b1e      	ldr	r3, [pc, #120]	; (2fe4 <_Z19th_final_initializev+0x3d0>)
    2f6a:	681b      	ldr	r3, [r3, #0]
    2f6c:	f013 0f01 	tst.w	r3, #1
    2f70:	d00e      	beq.n	2f90 <_Z19th_final_initializev+0x37c>
  runner = &model_runner;
    2f72:	4b1d      	ldr	r3, [pc, #116]	; (2fe8 <_Z19th_final_initializev+0x3d4>)
    2f74:	4a1d      	ldr	r2, [pc, #116]	; (2fec <_Z19th_final_initializev+0x3d8>)
    2f76:	601a      	str	r2, [r3, #0]
}
    2f78:	b00d      	add	sp, #52	; 0x34
    2f7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (error_reporter_) {
    2f7c:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2f80:	2800      	cmp	r0, #0
    2f82:	d0f1      	beq.n	2f68 <_Z19th_final_initializev+0x354>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2f84:	2306      	movs	r3, #6
    2f86:	2201      	movs	r2, #1
    2f88:	4913      	ldr	r1, [pc, #76]	; (2fd8 <_Z19th_final_initializev+0x3c4>)
    2f8a:	f010 fe24 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2f8e:	e7eb      	b.n	2f68 <_Z19th_final_initializev+0x354>
  value = nullptr;
  type = BuiltinOptions_NONE;
}

inline const tflite::Model *GetModel(const void *buf) {
  return flatbuffers::GetRoot<tflite::Model>(buf);
    2f90:	4817      	ldr	r0, [pc, #92]	; (2ff0 <_Z19th_final_initializev+0x3dc>)
    2f92:	f00e fe86 	bl	11ca2 <_ZN11flatbuffers7GetRootIN6tflite5ModelEEEPKT_PKv>
    2f96:	4601      	mov	r1, r0
                     reporter_) {
    2f98:	4c14      	ldr	r4, [pc, #80]	; (2fec <_Z19th_final_initializev+0x3d8>)
    2f9a:	6020      	str	r0, [r4, #0]
namespace tflite {

// Get a pointer to a singleton global error reporter.
ErrorReporter* GetMicroErrorReporter();

class MicroErrorReporter : public ErrorReporter {
    2f9c:	4623      	mov	r3, r4
    2f9e:	4a15      	ldr	r2, [pc, #84]	; (2ff4 <_Z19th_final_initializev+0x3e0>)
    2fa0:	f843 2f04 	str.w	r2, [r3, #4]!
    2fa4:	60a3      	str	r3, [r4, #8]
    2fa6:	f104 050c 	add.w	r5, r4, #12
    2faa:	2200      	movs	r2, #0
    2fac:	9202      	str	r2, [sp, #8]
    2fae:	9301      	str	r3, [sp, #4]
    2fb0:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
    2fb4:	9300      	str	r3, [sp, #0]
    2fb6:	4b10      	ldr	r3, [pc, #64]	; (2ff8 <_Z19th_final_initializev+0x3e4>)
    2fb8:	4a08      	ldr	r2, [pc, #32]	; (2fdc <_Z19th_final_initializev+0x3c8>)
    2fba:	4628      	mov	r0, r5
    2fbc:	f010 fa70 	bl	134a0 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_13ErrorReporterEPNS_13MicroProfilerE>
    interpreter_.AllocateTensors();
    2fc0:	4628      	mov	r0, r5
    2fc2:	f004 f9c7 	bl	7354 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>
         g_kws_model_data, resolver, tensor_arena, kTensorArenaSize);
    2fc6:	4b07      	ldr	r3, [pc, #28]	; (2fe4 <_Z19th_final_initializev+0x3d0>)
    2fc8:	2201      	movs	r2, #1
    2fca:	601a      	str	r2, [r3, #0]
    2fcc:	4a0b      	ldr	r2, [pc, #44]	; (2ffc <_Z19th_final_initializev+0x3e8>)
    2fce:	490c      	ldr	r1, [pc, #48]	; (3000 <_Z19th_final_initializev+0x3ec>)
    2fd0:	4620      	mov	r0, r4
    2fd2:	f00f fae3 	bl	1259c <__aeabi_atexit>
    2fd6:	e7cc      	b.n	2f72 <_Z19th_final_initializev+0x35e>
    2fd8:	00017630 	.word	0x00017630
    2fdc:	20006bf0 	.word	0x20006bf0
    2fe0:	00009925 	.word	0x00009925
    2fe4:	20006b44 	.word	0x20006b44
    2fe8:	20006ce0 	.word	0x20006ce0
    2fec:	20006b4c 	.word	0x20006b4c
    2ff0:	000176a0 	.word	0x000176a0
    2ff4:	00024ce8 	.word	0x00024ce8
    2ff8:	20000370 	.word	0x20000370
    2ffc:	20006d48 	.word	0x20006d48
    3000:	00011b87 	.word	0x00011b87

00003004 <char_out>:
struct out_context {
	int count;
};

static int char_out(int c, void *ctx_p)
{
    3004:	b508      	push	{r3, lr}
	struct out_context *ctx = ctx_p;

	ctx->count++;
    3006:	680b      	ldr	r3, [r1, #0]
    3008:	3301      	adds	r3, #1
    300a:	600b      	str	r3, [r1, #0]
	return _char_out(c);
    300c:	4b01      	ldr	r3, [pc, #4]	; (3014 <char_out+0x10>)
    300e:	681b      	ldr	r3, [r3, #0]
    3010:	4798      	blx	r3
}
    3012:	bd08      	pop	{r3, pc}
    3014:	20000000 	.word	0x20000000

00003018 <__printk_hook_install>:
	_char_out = fn;
    3018:	4b01      	ldr	r3, [pc, #4]	; (3020 <__printk_hook_install+0x8>)
    301a:	6018      	str	r0, [r3, #0]
}
    301c:	4770      	bx	lr
    301e:	bf00      	nop
    3020:	20000000 	.word	0x20000000

00003024 <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
    3024:	b500      	push	{lr}
    3026:	b083      	sub	sp, #12
    3028:	4602      	mov	r2, r0
    302a:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
    302c:	2100      	movs	r1, #0
    302e:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
    3030:	a901      	add	r1, sp, #4
    3032:	4803      	ldr	r0, [pc, #12]	; (3040 <vprintk+0x1c>)
    3034:	f000 f94e 	bl	32d4 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
    3038:	b003      	add	sp, #12
    303a:	f85d fb04 	ldr.w	pc, [sp], #4
    303e:	bf00      	nop
    3040:	00003005 	.word	0x00003005

00003044 <vsnprintk>:

	return ret;
}

int vsnprintk(char *str, size_t size, const char *fmt, va_list ap)
{
    3044:	b510      	push	{r4, lr}
    3046:	b084      	sub	sp, #16
    3048:	4604      	mov	r4, r0
	struct str_context ctx = { str, size, 0 };
    304a:	9001      	str	r0, [sp, #4]
    304c:	9102      	str	r1, [sp, #8]
    304e:	2100      	movs	r1, #0
    3050:	9103      	str	r1, [sp, #12]

	cbvprintf(str_out, &ctx, fmt, ap);
    3052:	a901      	add	r1, sp, #4
    3054:	4805      	ldr	r0, [pc, #20]	; (306c <vsnprintk+0x28>)
    3056:	f000 f93d 	bl	32d4 <cbvprintf>

	if (ctx.count < ctx.max) {
    305a:	9b03      	ldr	r3, [sp, #12]
    305c:	9a02      	ldr	r2, [sp, #8]
    305e:	4293      	cmp	r3, r2
    3060:	da01      	bge.n	3066 <vsnprintk+0x22>
		str[ctx.count] = '\0';
    3062:	2200      	movs	r2, #0
    3064:	54e2      	strb	r2, [r4, r3]
	}

	return ctx.count;
}
    3066:	9803      	ldr	r0, [sp, #12]
    3068:	b004      	add	sp, #16
    306a:	bd10      	pop	{r4, pc}
    306c:	00011cf7 	.word	0x00011cf7

00003070 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    3070:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3074:	b083      	sub	sp, #12
    3076:	4604      	mov	r4, r0
    3078:	4608      	mov	r0, r1
    307a:	4615      	mov	r5, r2
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    307c:	8ba3      	ldrh	r3, [r4, #28]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    307e:	f013 0f08 	tst.w	r3, #8
    3082:	d105      	bne.n	3090 <process_event+0x20>
    3084:	f003 0607 	and.w	r6, r3, #7
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
    3088:	2300      	movs	r3, #0
    308a:	9300      	str	r3, [sp, #0]
	list->tail = NULL;
    308c:	9301      	str	r3, [sp, #4]
}
    308e:	e069      	b.n	3164 <process_event+0xf4>
		if (evt == EVT_COMPLETE) {
    3090:	2901      	cmp	r1, #1
    3092:	d009      	beq.n	30a8 <process_event+0x38>
			mgr->flags |= ONOFF_FLAG_COMPLETE;
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
    3094:	f043 0320 	orr.w	r3, r3, #32
    3098:	83a3      	strh	r3, [r4, #28]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    309a:	f385 8811 	msr	BASEPRI, r5
    309e:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
    30a2:	b003      	add	sp, #12
    30a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    30a8:	f043 0310 	orr.w	r3, r3, #16
    30ac:	83a3      	strh	r3, [r4, #28]
    30ae:	e7f4      	b.n	309a <process_event+0x2a>
			evt = process_recheck(mgr);
    30b0:	4620      	mov	r0, r4
    30b2:	f00e fe7b 	bl	11dac <process_recheck>
    30b6:	e057      	b.n	3168 <process_event+0xf8>
			res = mgr->last_res;
    30b8:	f8d4 9018 	ldr.w	r9, [r4, #24]
			process_complete(mgr, &clients, res);
    30bc:	464a      	mov	r2, r9
    30be:	4669      	mov	r1, sp
    30c0:	4620      	mov	r0, r4
    30c2:	f00e fe8c 	bl	11dde <process_complete>
		onoff_transition_fn transit = NULL;
    30c6:	2700      	movs	r7, #0
    30c8:	e05a      	b.n	3180 <process_event+0x110>
			transit = mgr->transitions->start;
    30ca:	6923      	ldr	r3, [r4, #16]
    30cc:	681f      	ldr	r7, [r3, #0]
			set_state(mgr, ONOFF_STATE_TO_ON);
    30ce:	2106      	movs	r1, #6
    30d0:	4620      	mov	r0, r4
    30d2:	f00e fe44 	bl	11d5e <set_state>
		res = 0;
    30d6:	f04f 0900 	mov.w	r9, #0
    30da:	e051      	b.n	3180 <process_event+0x110>
			transit = mgr->transitions->stop;
    30dc:	6923      	ldr	r3, [r4, #16]
    30de:	685f      	ldr	r7, [r3, #4]
			set_state(mgr, ONOFF_STATE_TO_OFF);
    30e0:	2104      	movs	r1, #4
    30e2:	4620      	mov	r0, r4
    30e4:	f00e fe3b 	bl	11d5e <set_state>
		res = 0;
    30e8:	f04f 0900 	mov.w	r9, #0
    30ec:	e048      	b.n	3180 <process_event+0x110>
			transit = mgr->transitions->reset;
    30ee:	6923      	ldr	r3, [r4, #16]
    30f0:	689f      	ldr	r7, [r3, #8]
			set_state(mgr, ONOFF_STATE_RESETTING);
    30f2:	2105      	movs	r1, #5
    30f4:	4620      	mov	r0, r4
    30f6:	f00e fe32 	bl	11d5e <set_state>
		res = 0;
    30fa:	f04f 0900 	mov.w	r9, #0
    30fe:	e03f      	b.n	3180 <process_event+0x110>
				   && !sys_slist_is_empty(&mgr->monitors);
    3100:	2200      	movs	r2, #0
    3102:	e046      	b.n	3192 <process_event+0x122>
    3104:	2200      	movs	r2, #0
    3106:	e044      	b.n	3192 <process_event+0x122>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    3108:	f043 0308 	orr.w	r3, r3, #8
			mgr->flags = flags;
    310c:	83a3      	strh	r3, [r4, #28]
    310e:	f385 8811 	msr	BASEPRI, r5
    3112:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    3116:	2900      	cmp	r1, #0
    3118:	d144      	bne.n	31a4 <process_event+0x134>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    311a:	9b00      	ldr	r3, [sp, #0]
			if (!sys_slist_is_empty(&clients)) {
    311c:	b12b      	cbz	r3, 312a <process_event+0xba>
				notify_all(mgr, &clients, state, res);
    311e:	464b      	mov	r3, r9
    3120:	4642      	mov	r2, r8
    3122:	4669      	mov	r1, sp
    3124:	4620      	mov	r0, r4
    3126:	f00e fed0 	bl	11eca <notify_all>
			if (transit != NULL) {
    312a:	b117      	cbz	r7, 3132 <process_event+0xc2>
				transit(mgr, transition_complete);
    312c:	4925      	ldr	r1, [pc, #148]	; (31c4 <process_event+0x154>)
    312e:	4620      	mov	r0, r4
    3130:	47b8      	blx	r7
	__asm__ volatile(
    3132:	f04f 0320 	mov.w	r3, #32
    3136:	f3ef 8511 	mrs	r5, BASEPRI
    313a:	f383 8812 	msr	BASEPRI_MAX, r3
    313e:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    3142:	8ba3      	ldrh	r3, [r4, #28]
    3144:	f023 0308 	bic.w	r3, r3, #8
    3148:	83a3      	strh	r3, [r4, #28]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    314a:	8ba3      	ldrh	r3, [r4, #28]
    314c:	f013 0f10 	tst.w	r3, #16
    3150:	d02e      	beq.n	31b0 <process_event+0x140>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    3152:	f023 0310 	bic.w	r3, r3, #16
    3156:	83a3      	strh	r3, [r4, #28]
			evt = EVT_COMPLETE;
    3158:	2001      	movs	r0, #1
		state = mgr->flags & ONOFF_STATE_MASK;
    315a:	8ba6      	ldrh	r6, [r4, #28]
    315c:	f006 0607 	and.w	r6, r6, #7
	} while (evt != EVT_NOP);
    3160:	2800      	cmp	r0, #0
    3162:	d09a      	beq.n	309a <process_event+0x2a>
		if (evt == EVT_RECHECK) {
    3164:	2802      	cmp	r0, #2
    3166:	d0a3      	beq.n	30b0 <process_event+0x40>
		if (evt == EVT_NOP) {
    3168:	2800      	cmp	r0, #0
    316a:	d096      	beq.n	309a <process_event+0x2a>
		if (evt == EVT_COMPLETE) {
    316c:	2801      	cmp	r0, #1
    316e:	d0a3      	beq.n	30b8 <process_event+0x48>
		} else if (evt == EVT_START) {
    3170:	2803      	cmp	r0, #3
    3172:	d0aa      	beq.n	30ca <process_event+0x5a>
		} else if (evt == EVT_STOP) {
    3174:	2804      	cmp	r0, #4
    3176:	d0b1      	beq.n	30dc <process_event+0x6c>
		} else if (evt == EVT_RESET) {
    3178:	2805      	cmp	r0, #5
    317a:	d0b8      	beq.n	30ee <process_event+0x7e>
		onoff_transition_fn transit = NULL;
    317c:	2700      	movs	r7, #0
		res = 0;
    317e:	46b9      	mov	r9, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    3180:	8ba3      	ldrh	r3, [r4, #28]
    3182:	f003 0807 	and.w	r8, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    3186:	45b0      	cmp	r8, r6
    3188:	d0ba      	beq.n	3100 <process_event+0x90>
    318a:	68a2      	ldr	r2, [r4, #8]
    318c:	2a00      	cmp	r2, #0
    318e:	d0b9      	beq.n	3104 <process_event+0x94>
    3190:	2201      	movs	r2, #1
		if (do_monitors
    3192:	4611      	mov	r1, r2
    3194:	2a00      	cmp	r2, #0
    3196:	d1b7      	bne.n	3108 <process_event+0x98>
    3198:	9a00      	ldr	r2, [sp, #0]
		    || !sys_slist_is_empty(&clients)
    319a:	2a00      	cmp	r2, #0
    319c:	d1b4      	bne.n	3108 <process_event+0x98>
		    || (transit != NULL)) {
    319e:	2f00      	cmp	r7, #0
    31a0:	d1b2      	bne.n	3108 <process_event+0x98>
    31a2:	e7d2      	b.n	314a <process_event+0xda>
				notify_monitors(mgr, state, res);
    31a4:	464a      	mov	r2, r9
    31a6:	4641      	mov	r1, r8
    31a8:	4620      	mov	r0, r4
    31aa:	f00e fde0 	bl	11d6e <notify_monitors>
    31ae:	e7b4      	b.n	311a <process_event+0xaa>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    31b0:	f013 0f20 	tst.w	r3, #32
    31b4:	d004      	beq.n	31c0 <process_event+0x150>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    31b6:	f023 0320 	bic.w	r3, r3, #32
    31ba:	83a3      	strh	r3, [r4, #28]
			evt = EVT_RECHECK;
    31bc:	2002      	movs	r0, #2
    31be:	e7cc      	b.n	315a <process_event+0xea>
		evt = EVT_NOP;
    31c0:	2000      	movs	r0, #0
    31c2:	e7ca      	b.n	315a <process_event+0xea>
    31c4:	00011ef9 	.word	0x00011ef9

000031c8 <extract_decimal>:
 * the referenced text.
 *
 * @return the decoded integer value.
 */
static size_t extract_decimal(const char **str)
{
    31c8:	b410      	push	{r4}
    31ca:	4604      	mov	r4, r0
	const char *sp = *str;
    31cc:	6802      	ldr	r2, [r0, #0]
	size_t val = 0;
    31ce:	2000      	movs	r0, #0

	while (isdigit((int)(unsigned char)*sp)) {
    31d0:	7813      	ldrb	r3, [r2, #0]
    31d2:	4907      	ldr	r1, [pc, #28]	; (31f0 <extract_decimal+0x28>)
    31d4:	5c59      	ldrb	r1, [r3, r1]
    31d6:	f011 0f04 	tst.w	r1, #4
    31da:	d006      	beq.n	31ea <extract_decimal+0x22>
		val = 10U * val + *sp++ - '0';
    31dc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    31e0:	3201      	adds	r2, #1
    31e2:	eb03 0040 	add.w	r0, r3, r0, lsl #1
    31e6:	3830      	subs	r0, #48	; 0x30
    31e8:	e7f2      	b.n	31d0 <extract_decimal+0x8>
	}
	*str = sp;
    31ea:	6022      	str	r2, [r4, #0]
	return val;
}
    31ec:	bc10      	pop	{r4}
    31ee:	4770      	bx	lr
    31f0:	0002780d 	.word	0x0002780d

000031f4 <encode_uint>:
 */
static char *encode_uint(uint_value_type value,
			 struct conversion *conv,
			 char *bps,
			 const char *bpe)
{
    31f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    31f8:	b083      	sub	sp, #12
    31fa:	4604      	mov	r4, r0
    31fc:	460d      	mov	r5, r1
    31fe:	9201      	str	r2, [sp, #4]
    3200:	469a      	mov	sl, r3
    3202:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
	bool upcase = isupper((int)conv->specifier);
    3206:	78d3      	ldrb	r3, [r2, #3]
    3208:	4a31      	ldr	r2, [pc, #196]	; (32d0 <encode_uint+0xdc>)
    320a:	f813 b002 	ldrb.w	fp, [r3, r2]
    320e:	f00b 0b03 	and.w	fp, fp, #3
	switch (specifier) {
    3212:	2b6f      	cmp	r3, #111	; 0x6f
    3214:	d00f      	beq.n	3236 <encode_uint+0x42>
    3216:	d906      	bls.n	3226 <encode_uint+0x32>
    3218:	2b70      	cmp	r3, #112	; 0x70
    321a:	d00f      	beq.n	323c <encode_uint+0x48>
    321c:	2b78      	cmp	r3, #120	; 0x78
    321e:	d110      	bne.n	3242 <encode_uint+0x4e>
		return 16;
    3220:	f04f 0910 	mov.w	r9, #16
    3224:	e023      	b.n	326e <encode_uint+0x7a>
	switch (specifier) {
    3226:	2b58      	cmp	r3, #88	; 0x58
    3228:	d002      	beq.n	3230 <encode_uint+0x3c>
    322a:	f04f 090a 	mov.w	r9, #10
    322e:	e01e      	b.n	326e <encode_uint+0x7a>
		return 16;
    3230:	f04f 0910 	mov.w	r9, #16
    3234:	e01b      	b.n	326e <encode_uint+0x7a>
		return 8;
    3236:	f04f 0908 	mov.w	r9, #8
    323a:	e018      	b.n	326e <encode_uint+0x7a>
		return 16;
    323c:	f04f 0910 	mov.w	r9, #16
    3240:	e015      	b.n	326e <encode_uint+0x7a>
	switch (specifier) {
    3242:	f04f 090a 	mov.w	r9, #10
	const unsigned int radix = conversion_radix(conv->specifier);
	char *bp = bps + (bpe - bps);
    3246:	e012      	b.n	326e <encode_uint+0x7a>

	do {
		unsigned int lsv = (unsigned int)(value % radix);

		*--bp = (lsv <= 9) ? ('0' + lsv)
    3248:	b2d2      	uxtb	r2, r2
    324a:	3230      	adds	r2, #48	; 0x30
    324c:	b2d2      	uxtb	r2, r2
    324e:	f808 2d01 	strb.w	r2, [r8, #-1]!
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
		value /= radix;
    3252:	4632      	mov	r2, r6
    3254:	463b      	mov	r3, r7
    3256:	4620      	mov	r0, r4
    3258:	4629      	mov	r1, r5
    325a:	f7fd ff69 	bl	1130 <__aeabi_uldivmod>
	} while ((value != 0) && (bps < bp));
    325e:	42bd      	cmp	r5, r7
    3260:	bf08      	it	eq
    3262:	42b4      	cmpeq	r4, r6
    3264:	d318      	bcc.n	3298 <encode_uint+0xa4>
    3266:	45d0      	cmp	r8, sl
    3268:	d916      	bls.n	3298 <encode_uint+0xa4>
		value /= radix;
    326a:	4604      	mov	r4, r0
    326c:	460d      	mov	r5, r1
		unsigned int lsv = (unsigned int)(value % radix);
    326e:	464e      	mov	r6, r9
    3270:	2700      	movs	r7, #0
    3272:	464a      	mov	r2, r9
    3274:	463b      	mov	r3, r7
    3276:	4620      	mov	r0, r4
    3278:	4629      	mov	r1, r5
    327a:	f7fd ff59 	bl	1130 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    327e:	2a09      	cmp	r2, #9
    3280:	d9e2      	bls.n	3248 <encode_uint+0x54>
    3282:	f1bb 0f01 	cmp.w	fp, #1
    3286:	d003      	beq.n	3290 <encode_uint+0x9c>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    3288:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    328a:	3257      	adds	r2, #87	; 0x57
    328c:	b2d2      	uxtb	r2, r2
    328e:	e7de      	b.n	324e <encode_uint+0x5a>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    3290:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    3292:	3237      	adds	r2, #55	; 0x37
    3294:	b2d2      	uxtb	r2, r2
    3296:	e7da      	b.n	324e <encode_uint+0x5a>

	/* Record required alternate forms.  This can be determined
	 * from the radix without re-checking specifier.
	 */
	if (conv->flag_hash) {
    3298:	9b01      	ldr	r3, [sp, #4]
    329a:	781b      	ldrb	r3, [r3, #0]
    329c:	f013 0f20 	tst.w	r3, #32
    32a0:	d005      	beq.n	32ae <encode_uint+0xba>
		if (radix == 8) {
    32a2:	f1b9 0f08 	cmp.w	r9, #8
    32a6:	d006      	beq.n	32b6 <encode_uint+0xc2>
			conv->altform_0 = true;
		} else if (radix == 16) {
    32a8:	f1b9 0f10 	cmp.w	r9, #16
    32ac:	d009      	beq.n	32c2 <encode_uint+0xce>
			;
		}
	}

	return bp;
}
    32ae:	4640      	mov	r0, r8
    32b0:	b003      	add	sp, #12
    32b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			conv->altform_0 = true;
    32b6:	9a01      	ldr	r2, [sp, #4]
    32b8:	7893      	ldrb	r3, [r2, #2]
    32ba:	f043 0308 	orr.w	r3, r3, #8
    32be:	7093      	strb	r3, [r2, #2]
    32c0:	e7f5      	b.n	32ae <encode_uint+0xba>
			conv->altform_0c = true;
    32c2:	9a01      	ldr	r2, [sp, #4]
    32c4:	7893      	ldrb	r3, [r2, #2]
    32c6:	f043 0310 	orr.w	r3, r3, #16
    32ca:	7093      	strb	r3, [r2, #2]
    32cc:	e7ef      	b.n	32ae <encode_uint+0xba>
    32ce:	bf00      	nop
    32d0:	0002780d 	.word	0x0002780d

000032d4 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
    32d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    32d8:	b093      	sub	sp, #76	; 0x4c
    32da:	4606      	mov	r6, r0
    32dc:	460d      	mov	r5, r1
    32de:	4692      	mov	sl, r2
    32e0:	9303      	str	r3, [sp, #12]
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    32e2:	2400      	movs	r4, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    32e4:	f89a 0000 	ldrb.w	r0, [sl]
    32e8:	2800      	cmp	r0, #0
    32ea:	f000 84d6 	beq.w	3c9a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x202>
		if (*fp != '%') {
    32ee:	2825      	cmp	r0, #37	; 0x25
    32f0:	d008      	beq.n	3304 <cbvprintf+0x30>
			OUTC(*fp++);
    32f2:	f10a 0a01 	add.w	sl, sl, #1
    32f6:	4629      	mov	r1, r5
    32f8:	47b0      	blx	r6
    32fa:	2800      	cmp	r0, #0
    32fc:	f2c0 84ce 	blt.w	3c9c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x204>
    3300:	3401      	adds	r4, #1
			continue;
    3302:	e7ef      	b.n	32e4 <cbvprintf+0x10>
		 * mitigate LLVM code generation bug.
		 */
		struct {
			union argument_value value;
			struct conversion conv;
		} state = {
    3304:	2300      	movs	r3, #0
    3306:	9306      	str	r3, [sp, #24]
    3308:	9307      	str	r3, [sp, #28]
    330a:	930b      	str	r3, [sp, #44]	; 0x2c
	*conv = (struct conversion) {
    330c:	9308      	str	r3, [sp, #32]
    330e:	9309      	str	r3, [sp, #36]	; 0x24
    3310:	930a      	str	r3, [sp, #40]	; 0x28
	++sp;
    3312:	f10a 0801 	add.w	r8, sl, #1
	if (*sp == '%') {
    3316:	f89a 3001 	ldrb.w	r3, [sl, #1]
    331a:	2b25      	cmp	r3, #37	; 0x25
    331c:	d001      	beq.n	3322 <cbvprintf+0x4e>
	bool loop = true;
    331e:	2701      	movs	r7, #1
    3320:	e02c      	b.n	337c <cbvprintf+0xa8>
		conv->specifier = *sp++;
    3322:	f10a 0802 	add.w	r8, sl, #2
    3326:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
		return sp;
    332a:	e1a8      	b.n	367e <cbvprintf+0x3aa>
			conv->flag_dash = true;
    332c:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3330:	f043 0304 	orr.w	r3, r3, #4
    3334:	f88d 3020 	strb.w	r3, [sp, #32]
		if (loop) {
    3338:	b1ff      	cbz	r7, 337a <cbvprintf+0xa6>
			++sp;
    333a:	f108 0801 	add.w	r8, r8, #1
    333e:	e01c      	b.n	337a <cbvprintf+0xa6>
			conv->flag_plus = true;
    3340:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3344:	f043 0308 	orr.w	r3, r3, #8
    3348:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
    334c:	e7f4      	b.n	3338 <cbvprintf+0x64>
			conv->flag_space = true;
    334e:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3352:	f043 0310 	orr.w	r3, r3, #16
    3356:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
    335a:	e7ed      	b.n	3338 <cbvprintf+0x64>
			conv->flag_hash = true;
    335c:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3360:	f043 0320 	orr.w	r3, r3, #32
    3364:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
    3368:	e7e6      	b.n	3338 <cbvprintf+0x64>
			conv->flag_zero = true;
    336a:	f89d 3020 	ldrb.w	r3, [sp, #32]
    336e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    3372:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
    3376:	e7df      	b.n	3338 <cbvprintf+0x64>
		switch (*sp) {
    3378:	2700      	movs	r7, #0
	} while (loop);
    337a:	b34f      	cbz	r7, 33d0 <cbvprintf+0xfc>
		switch (*sp) {
    337c:	f898 3000 	ldrb.w	r3, [r8]
    3380:	3b20      	subs	r3, #32
    3382:	2b10      	cmp	r3, #16
    3384:	d8f8      	bhi.n	3378 <cbvprintf+0xa4>
    3386:	a201      	add	r2, pc, #4	; (adr r2, 338c <cbvprintf+0xb8>)
    3388:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    338c:	0000334f 	.word	0x0000334f
    3390:	00003379 	.word	0x00003379
    3394:	00003379 	.word	0x00003379
    3398:	0000335d 	.word	0x0000335d
    339c:	00003379 	.word	0x00003379
    33a0:	00003379 	.word	0x00003379
    33a4:	00003379 	.word	0x00003379
    33a8:	00003379 	.word	0x00003379
    33ac:	00003379 	.word	0x00003379
    33b0:	00003379 	.word	0x00003379
    33b4:	00003379 	.word	0x00003379
    33b8:	00003341 	.word	0x00003341
    33bc:	00003379 	.word	0x00003379
    33c0:	0000332d 	.word	0x0000332d
    33c4:	00003379 	.word	0x00003379
    33c8:	00003379 	.word	0x00003379
    33cc:	0000336b 	.word	0x0000336b
	if (conv->flag_zero && conv->flag_dash) {
    33d0:	f89d 3020 	ldrb.w	r3, [sp, #32]
    33d4:	f003 0344 	and.w	r3, r3, #68	; 0x44
    33d8:	2b44      	cmp	r3, #68	; 0x44
    33da:	d06d      	beq.n	34b8 <cbvprintf+0x1e4>
	sp = extract_width(conv, sp);
    33dc:	f8cd 8014 	str.w	r8, [sp, #20]
	conv->width_present = true;
    33e0:	f89d 3020 	ldrb.w	r3, [sp, #32]
    33e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    33e8:	f88d 3020 	strb.w	r3, [sp, #32]
	if (*sp == '*') {
    33ec:	f898 3000 	ldrb.w	r3, [r8]
    33f0:	2b2a      	cmp	r3, #42	; 0x2a
    33f2:	d068      	beq.n	34c6 <cbvprintf+0x1f2>
	size_t width = extract_decimal(&sp);
    33f4:	a805      	add	r0, sp, #20
    33f6:	f7ff fee7 	bl	31c8 <extract_decimal>
	if (sp != wp) {
    33fa:	9b05      	ldr	r3, [sp, #20]
    33fc:	4598      	cmp	r8, r3
    33fe:	d012      	beq.n	3426 <cbvprintf+0x152>
		conv->width_present = true;
    3400:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3404:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    3408:	f88d 3020 	strb.w	r3, [sp, #32]
		conv->width_value = width;
    340c:	9009      	str	r0, [sp, #36]	; 0x24
		conv->unsupported |= ((conv->width_value < 0)
    340e:	f3c3 0340 	ubfx	r3, r3, #1, #1
				      || (width != (size_t)conv->width_value));
    3412:	2800      	cmp	r0, #0
    3414:	db60      	blt.n	34d8 <cbvprintf+0x204>
    3416:	2200      	movs	r2, #0
		conv->unsupported |= ((conv->width_value < 0)
    3418:	4313      	orrs	r3, r2
    341a:	f89d 2020 	ldrb.w	r2, [sp, #32]
    341e:	f363 0241 	bfi	r2, r3, #1, #1
    3422:	f88d 2020 	strb.w	r2, [sp, #32]
	return sp;
    3426:	9b05      	ldr	r3, [sp, #20]
	sp = extract_prec(conv, sp);
    3428:	9305      	str	r3, [sp, #20]
	conv->prec_present = (*sp == '.');
    342a:	781b      	ldrb	r3, [r3, #0]
    342c:	2b2e      	cmp	r3, #46	; 0x2e
    342e:	bf14      	ite	ne
    3430:	2300      	movne	r3, #0
    3432:	2301      	moveq	r3, #1
    3434:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
    3438:	f363 0241 	bfi	r2, r3, #1, #1
    343c:	f88d 2021 	strb.w	r2, [sp, #33]	; 0x21
	if (!conv->prec_present) {
    3440:	2b00      	cmp	r3, #0
    3442:	d04b      	beq.n	34dc <cbvprintf+0x208>
	++sp;
    3444:	9b05      	ldr	r3, [sp, #20]
    3446:	1c5a      	adds	r2, r3, #1
    3448:	9205      	str	r2, [sp, #20]
	if (*sp == '*') {
    344a:	785b      	ldrb	r3, [r3, #1]
    344c:	2b2a      	cmp	r3, #42	; 0x2a
    344e:	d048      	beq.n	34e2 <cbvprintf+0x20e>
	size_t prec = extract_decimal(&sp);
    3450:	a805      	add	r0, sp, #20
    3452:	f7ff feb9 	bl	31c8 <extract_decimal>
	conv->prec_value = prec;
    3456:	900a      	str	r0, [sp, #40]	; 0x28
	conv->unsupported |= ((conv->prec_value < 0)
    3458:	f89d 3020 	ldrb.w	r3, [sp, #32]
    345c:	f3c3 0340 	ubfx	r3, r3, #1, #1
			      || (prec != (size_t)conv->prec_value));
    3460:	2800      	cmp	r0, #0
    3462:	db47      	blt.n	34f4 <cbvprintf+0x220>
    3464:	2200      	movs	r2, #0
	conv->unsupported |= ((conv->prec_value < 0)
    3466:	4313      	orrs	r3, r2
    3468:	f89d 2020 	ldrb.w	r2, [sp, #32]
    346c:	f363 0241 	bfi	r2, r3, #1, #1
    3470:	f88d 2020 	strb.w	r2, [sp, #32]
	return sp;
    3474:	f8dd 8014 	ldr.w	r8, [sp, #20]
	switch (*sp) {
    3478:	f898 3000 	ldrb.w	r3, [r8]
    347c:	3b4c      	subs	r3, #76	; 0x4c
    347e:	2b2e      	cmp	r3, #46	; 0x2e
    3480:	f200 80dc 	bhi.w	363c <cbvprintf+0x368>
    3484:	e8df f003 	tbb	[pc, r3]
    3488:	dadadaca 	.word	0xdadadaca
    348c:	dadadada 	.word	0xdadadada
    3490:	dadadada 	.word	0xdadadada
    3494:	dadadada 	.word	0xdadadada
    3498:	dadadada 	.word	0xdadadada
    349c:	dadadada 	.word	0xdadadada
    34a0:	dadadada 	.word	0xdadadada
    34a4:	da6ada38 	.word	0xda6ada38
    34a8:	dadada51 	.word	0xdadada51
    34ac:	dadadada 	.word	0xdadadada
    34b0:	dadadac0 	.word	0xdadadac0
    34b4:	dada      	.short	0xdada
    34b6:	b6          	.byte	0xb6
    34b7:	00          	.byte	0x00
		conv->flag_zero = false;
    34b8:	f89d 3020 	ldrb.w	r3, [sp, #32]
    34bc:	f36f 1386 	bfc	r3, #6, #1
    34c0:	f88d 3020 	strb.w	r3, [sp, #32]
    34c4:	e78a      	b.n	33dc <cbvprintf+0x108>
		conv->width_star = true;
    34c6:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    34ca:	f043 0301 	orr.w	r3, r3, #1
    34ce:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		return ++sp;
    34d2:	4643      	mov	r3, r8
    34d4:	3301      	adds	r3, #1
    34d6:	e7a7      	b.n	3428 <cbvprintf+0x154>
				      || (width != (size_t)conv->width_value));
    34d8:	2201      	movs	r2, #1
    34da:	e79d      	b.n	3418 <cbvprintf+0x144>
		return sp;
    34dc:	f8dd 8014 	ldr.w	r8, [sp, #20]
    34e0:	e7ca      	b.n	3478 <cbvprintf+0x1a4>
		conv->prec_star = true;
    34e2:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    34e6:	f043 0304 	orr.w	r3, r3, #4
    34ea:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		return ++sp;
    34ee:	f102 0801 	add.w	r8, r2, #1
    34f2:	e7c1      	b.n	3478 <cbvprintf+0x1a4>
			      || (prec != (size_t)conv->prec_value));
    34f4:	2201      	movs	r2, #1
    34f6:	e7b6      	b.n	3466 <cbvprintf+0x192>
		if (*++sp == 'h') {
    34f8:	f108 0201 	add.w	r2, r8, #1
    34fc:	f898 3001 	ldrb.w	r3, [r8, #1]
    3500:	2b68      	cmp	r3, #104	; 0x68
    3502:	d008      	beq.n	3516 <cbvprintf+0x242>
			conv->length_mod = LENGTH_H;
    3504:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3508:	2102      	movs	r1, #2
    350a:	f361 03c6 	bfi	r3, r1, #3, #4
    350e:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		if (*++sp == 'h') {
    3512:	4690      	mov	r8, r2
    3514:	e02b      	b.n	356e <cbvprintf+0x29a>
			conv->length_mod = LENGTH_HH;
    3516:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    351a:	2201      	movs	r2, #1
    351c:	f362 03c6 	bfi	r3, r2, #3, #4
    3520:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
			++sp;
    3524:	f108 0802 	add.w	r8, r8, #2
    3528:	e021      	b.n	356e <cbvprintf+0x29a>
		if (*++sp == 'l') {
    352a:	f108 0201 	add.w	r2, r8, #1
    352e:	f898 3001 	ldrb.w	r3, [r8, #1]
    3532:	2b6c      	cmp	r3, #108	; 0x6c
    3534:	d008      	beq.n	3548 <cbvprintf+0x274>
			conv->length_mod = LENGTH_L;
    3536:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    353a:	2103      	movs	r1, #3
    353c:	f361 03c6 	bfi	r3, r1, #3, #4
    3540:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		if (*++sp == 'l') {
    3544:	4690      	mov	r8, r2
    3546:	e012      	b.n	356e <cbvprintf+0x29a>
			conv->length_mod = LENGTH_LL;
    3548:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    354c:	2204      	movs	r2, #4
    354e:	f362 03c6 	bfi	r3, r2, #3, #4
    3552:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
			++sp;
    3556:	f108 0802 	add.w	r8, r8, #2
    355a:	e008      	b.n	356e <cbvprintf+0x29a>
		conv->length_mod = LENGTH_J;
    355c:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3560:	2205      	movs	r2, #5
    3562:	f362 03c6 	bfi	r3, r2, #3, #4
    3566:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
    356a:	f108 0801 	add.w	r8, r8, #1
	conv->specifier = *sp++;
    356e:	f818 3b01 	ldrb.w	r3, [r8], #1
    3572:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
	switch (conv->specifier) {
    3576:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
    357a:	2a37      	cmp	r2, #55	; 0x37
    357c:	f200 8150 	bhi.w	3820 <cbvprintf+0x54c>
    3580:	e8df f012 	tbh	[pc, r2, lsl #1]
    3584:	014e0126 	.word	0x014e0126
    3588:	014e014e 	.word	0x014e014e
    358c:	01260126 	.word	0x01260126
    3590:	014e0126 	.word	0x014e0126
    3594:	014e014e 	.word	0x014e014e
    3598:	014e014e 	.word	0x014e014e
    359c:	014e014e 	.word	0x014e014e
    35a0:	014e014e 	.word	0x014e014e
    35a4:	014e014e 	.word	0x014e014e
    35a8:	014e014e 	.word	0x014e014e
    35ac:	014e014e 	.word	0x014e014e
    35b0:	0113014e 	.word	0x0113014e
    35b4:	014e014e 	.word	0x014e014e
    35b8:	014e014e 	.word	0x014e014e
    35bc:	014e014e 	.word	0x014e014e
    35c0:	014e014e 	.word	0x014e014e
    35c4:	014e0126 	.word	0x014e0126
    35c8:	00630113 	.word	0x00630113
    35cc:	01260126 	.word	0x01260126
    35d0:	014e0126 	.word	0x014e0126
    35d4:	014e0063 	.word	0x014e0063
    35d8:	014e014e 	.word	0x014e014e
    35dc:	012f014e 	.word	0x012f014e
    35e0:	013f0113 	.word	0x013f0113
    35e4:	014e014e 	.word	0x014e014e
    35e8:	014e013f 	.word	0x014e013f
    35ec:	014e0113 	.word	0x014e0113
    35f0:	0113014e 	.word	0x0113014e
		conv->length_mod = LENGTH_Z;
    35f4:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    35f8:	2206      	movs	r2, #6
    35fa:	f362 03c6 	bfi	r3, r2, #3, #4
    35fe:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
    3602:	f108 0801 	add.w	r8, r8, #1
		break;
    3606:	e7b2      	b.n	356e <cbvprintf+0x29a>
		conv->length_mod = LENGTH_T;
    3608:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    360c:	2207      	movs	r2, #7
    360e:	f362 03c6 	bfi	r3, r2, #3, #4
    3612:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
    3616:	f108 0801 	add.w	r8, r8, #1
		break;
    361a:	e7a8      	b.n	356e <cbvprintf+0x29a>
		conv->length_mod = LENGTH_UPPER_L;
    361c:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3620:	2208      	movs	r2, #8
    3622:	f362 03c6 	bfi	r3, r2, #3, #4
    3626:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
    362a:	f108 0801 	add.w	r8, r8, #1
		conv->unsupported = true;
    362e:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3632:	f043 0302 	orr.w	r3, r3, #2
    3636:	f88d 3020 	strb.w	r3, [sp, #32]
		break;
    363a:	e798      	b.n	356e <cbvprintf+0x29a>
		conv->length_mod = LENGTH_NONE;
    363c:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3640:	f36f 03c6 	bfc	r3, #3, #4
    3644:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		break;
    3648:	e791      	b.n	356e <cbvprintf+0x29a>
		conv->specifier_cat = SPECIFIER_SINT;
    364a:	f89d 2022 	ldrb.w	r2, [sp, #34]	; 0x22
    364e:	2101      	movs	r1, #1
    3650:	f361 0202 	bfi	r2, r1, #0, #3
    3654:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
		if (conv->length_mod == LENGTH_UPPER_L) {
    3658:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
    365c:	f002 0278 	and.w	r2, r2, #120	; 0x78
    3660:	2a40      	cmp	r2, #64	; 0x40
    3662:	f000 80aa 	beq.w	37ba <cbvprintf+0x4e6>
		if (conv->specifier == 'c') {
    3666:	2b63      	cmp	r3, #99	; 0x63
    3668:	f000 80ae 	beq.w	37c8 <cbvprintf+0x4f4>
	conv->unsupported |= unsupported;
    366c:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3670:	f3c3 0240 	ubfx	r2, r3, #1, #1
    3674:	4317      	orrs	r7, r2
    3676:	f367 0341 	bfi	r3, r7, #1, #1
    367a:	f88d 3020 	strb.w	r3, [sp, #32]
		fp = extract_conversion(conv, sp);

		/* If dynamic width is specified, process it,
		 * otherwise set width if present.
		 */
		if (conv->width_star) {
    367e:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3682:	f013 0f01 	tst.w	r3, #1
    3686:	f000 80da 	beq.w	383e <cbvprintf+0x56a>
			width = va_arg(ap, int);
    368a:	9b03      	ldr	r3, [sp, #12]
    368c:	1d1a      	adds	r2, r3, #4
    368e:	9203      	str	r2, [sp, #12]
    3690:	681f      	ldr	r7, [r3, #0]

			if (width < 0) {
    3692:	2f00      	cmp	r7, #0
    3694:	f2c0 80cb 	blt.w	382e <cbvprintf+0x55a>

		/* If dynamic precision is specified, process it, otherwise
		 * set precision if present.  For floating point where
		 * precision is not present use 6.
		 */
		if (conv->prec_star) {
    3698:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    369c:	f013 0f04 	tst.w	r3, #4
    36a0:	f000 80df 	beq.w	3862 <cbvprintf+0x58e>
			int arg = va_arg(ap, int);
    36a4:	9b03      	ldr	r3, [sp, #12]
    36a6:	1d1a      	adds	r2, r3, #4
    36a8:	9203      	str	r2, [sp, #12]
    36aa:	f8d3 b000 	ldr.w	fp, [r3]

			if (arg < 0) {
    36ae:	f1bb 0f00 	cmp.w	fp, #0
    36b2:	f2c0 80cd 	blt.w	3850 <cbvprintf+0x57c>
		}

		/* Reuse width and precision memory in conv for value
		 * padding counts.
		 */
		conv->pad0_value = 0;
    36b6:	2300      	movs	r3, #0
    36b8:	9309      	str	r3, [sp, #36]	; 0x24
		conv->pad0_pre_exp = 0;
    36ba:	930a      	str	r3, [sp, #40]	; 0x28
		 * This can't be extracted to a helper function because
		 * passing a pointer to va_list doesn't work on x86_64.  See
		 * https://stackoverflow.com/a/8048892.
		 */
		enum specifier_cat_enum specifier_cat
			= (enum specifier_cat_enum)conv->specifier_cat;
    36bc:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    36c0:	f003 0307 	and.w	r3, r3, #7
		enum length_mod_enum length_mod
			= (enum length_mod_enum)conv->length_mod;
    36c4:	f89d 1021 	ldrb.w	r1, [sp, #33]	; 0x21
    36c8:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		/* Extract the value based on the argument category and length.
		 *
		 * Note that the length modifier doesn't affect the value of a
		 * pointer argument.
		 */
		if (specifier_cat == SPECIFIER_SINT) {
    36cc:	2b01      	cmp	r3, #1
    36ce:	f000 80d1 	beq.w	3874 <cbvprintf+0x5a0>
			if (length_mod == LENGTH_HH) {
				value->sint = (char)value->sint;
			} else if (length_mod == LENGTH_H) {
				value->sint = (short)value->sint;
			}
		} else if (specifier_cat == SPECIFIER_UINT) {
    36d2:	2b02      	cmp	r3, #2
    36d4:	f000 8116 	beq.w	3904 <cbvprintf+0x630>
			if (length_mod == LENGTH_HH) {
				value->uint = (unsigned char)value->uint;
			} else if (length_mod == LENGTH_H) {
				value->uint = (unsigned short)value->uint;
			}
		} else if (specifier_cat == SPECIFIER_FP) {
    36d8:	2b04      	cmp	r3, #4
    36da:	f000 8167 	beq.w	39ac <cbvprintf+0x6d8>
			if (length_mod == LENGTH_UPPER_L) {
				value->ldbl = va_arg(ap, long double);
			} else {
				value->dbl = va_arg(ap, double);
			}
		} else if (specifier_cat == SPECIFIER_PTR) {
    36de:	2b03      	cmp	r3, #3
    36e0:	f000 817e 	beq.w	39e0 <cbvprintf+0x70c>
		/* We've now consumed all arguments related to this
		 * specification.  If the conversion is invalid, or is
		 * something we don't support, then output the original
		 * specification and move on.
		 */
		if (conv->invalid || conv->unsupported) {
    36e4:	f89d 9020 	ldrb.w	r9, [sp, #32]
    36e8:	f019 0303 	ands.w	r3, r9, #3
    36ec:	9302      	str	r3, [sp, #8]
    36ee:	f040 817d 	bne.w	39ec <cbvprintf+0x718>
		}

		/* Do formatting, either into the buffer or
		 * referencing external data.
		 */
		switch (conv->specifier) {
    36f2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
    36f6:	3b25      	subs	r3, #37	; 0x25
    36f8:	2b53      	cmp	r3, #83	; 0x53
    36fa:	f200 8233 	bhi.w	3b64 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xcc>
    36fe:	e8df f013 	tbh	[pc, r3, lsl #1]
    3702:	0181      	.short	0x0181
    3704:	02310231 	.word	0x02310231
    3708:	02310231 	.word	0x02310231
    370c:	02310231 	.word	0x02310231
    3710:	02310231 	.word	0x02310231
    3714:	02310231 	.word	0x02310231
    3718:	02310231 	.word	0x02310231
    371c:	02310231 	.word	0x02310231
    3720:	02310231 	.word	0x02310231
    3724:	02310231 	.word	0x02310231
    3728:	02310231 	.word	0x02310231
    372c:	02310231 	.word	0x02310231
    3730:	02310231 	.word	0x02310231
    3734:	02310231 	.word	0x02310231
    3738:	02310231 	.word	0x02310231
    373c:	02310231 	.word	0x02310231
    3740:	02310231 	.word	0x02310231
    3744:	02310231 	.word	0x02310231
    3748:	02310231 	.word	0x02310231
    374c:	02310231 	.word	0x02310231
    3750:	02310231 	.word	0x02310231
    3754:	02310231 	.word	0x02310231
    3758:	02310231 	.word	0x02310231
    375c:	02310231 	.word	0x02310231
    3760:	02310231 	.word	0x02310231
    3764:	02310231 	.word	0x02310231
    3768:	023101c7 	.word	0x023101c7
    376c:	02310231 	.word	0x02310231
    3770:	02310231 	.word	0x02310231
    3774:	02310231 	.word	0x02310231
    3778:	02310231 	.word	0x02310231
    377c:	01a10231 	.word	0x01a10231
    3780:	023101ab 	.word	0x023101ab
    3784:	02310231 	.word	0x02310231
    3788:	01ab0231 	.word	0x01ab0231
    378c:	02310231 	.word	0x02310231
    3790:	02310231 	.word	0x02310231
    3794:	01c70208 	.word	0x01c70208
    3798:	023101ea 	.word	0x023101ea
    379c:	018f0231 	.word	0x018f0231
    37a0:	01c70231 	.word	0x01c70231
    37a4:	02310231 	.word	0x02310231
    37a8:	01c7      	.short	0x01c7
		conv->specifier_cat = SPECIFIER_UINT;
    37aa:	f89d 2022 	ldrb.w	r2, [sp, #34]	; 0x22
    37ae:	2102      	movs	r1, #2
    37b0:	f361 0202 	bfi	r2, r1, #0, #3
    37b4:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
    37b8:	e74e      	b.n	3658 <cbvprintf+0x384>
			conv->invalid = true;
    37ba:	f89d 1020 	ldrb.w	r1, [sp, #32]
    37be:	f041 0101 	orr.w	r1, r1, #1
    37c2:	f88d 1020 	strb.w	r1, [sp, #32]
    37c6:	e74e      	b.n	3666 <cbvprintf+0x392>
			unsupported = (conv->length_mod != LENGTH_NONE);
    37c8:	1e17      	subs	r7, r2, #0
    37ca:	bf18      	it	ne
    37cc:	2701      	movne	r7, #1
    37ce:	e74d      	b.n	366c <cbvprintf+0x398>
		conv->specifier_cat = SPECIFIER_FP;
    37d0:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    37d4:	2204      	movs	r2, #4
    37d6:	f362 0302 	bfi	r3, r2, #0, #3
    37da:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
			unsupported = true;
    37de:	2701      	movs	r7, #1
			break;
    37e0:	e744      	b.n	366c <cbvprintf+0x398>
		conv->specifier_cat = SPECIFIER_PTR;
    37e2:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    37e6:	2203      	movs	r2, #3
    37e8:	f362 0302 	bfi	r3, r2, #0, #3
    37ec:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
		if (conv->length_mod == LENGTH_UPPER_L) {
    37f0:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    37f4:	f003 0378 	and.w	r3, r3, #120	; 0x78
    37f8:	2b40      	cmp	r3, #64	; 0x40
    37fa:	f47f af37 	bne.w	366c <cbvprintf+0x398>
			unsupported = true;
    37fe:	2701      	movs	r7, #1
    3800:	e734      	b.n	366c <cbvprintf+0x398>
		conv->specifier_cat = SPECIFIER_PTR;
    3802:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    3806:	2203      	movs	r2, #3
    3808:	f362 0302 	bfi	r3, r2, #0, #3
    380c:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
		if (conv->length_mod != LENGTH_NONE) {
    3810:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3814:	f013 0f78 	tst.w	r3, #120	; 0x78
    3818:	f43f af28 	beq.w	366c <cbvprintf+0x398>
			unsupported = true;
    381c:	2701      	movs	r7, #1
    381e:	e725      	b.n	366c <cbvprintf+0x398>
		conv->invalid = true;
    3820:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3824:	f043 0301 	orr.w	r3, r3, #1
    3828:	f88d 3020 	strb.w	r3, [sp, #32]
		break;
    382c:	e71e      	b.n	366c <cbvprintf+0x398>
				conv->flag_dash = true;
    382e:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3832:	f043 0304 	orr.w	r3, r3, #4
    3836:	f88d 3020 	strb.w	r3, [sp, #32]
				width = -width;
    383a:	427f      	negs	r7, r7
    383c:	e72c      	b.n	3698 <cbvprintf+0x3c4>
		} else if (conv->width_present) {
    383e:	f99d 3020 	ldrsb.w	r3, [sp, #32]
    3842:	2b00      	cmp	r3, #0
    3844:	db02      	blt.n	384c <cbvprintf+0x578>
		int width = -1;
    3846:	f04f 37ff 	mov.w	r7, #4294967295
    384a:	e725      	b.n	3698 <cbvprintf+0x3c4>
			width = conv->width_value;
    384c:	9f09      	ldr	r7, [sp, #36]	; 0x24
    384e:	e723      	b.n	3698 <cbvprintf+0x3c4>
				conv->prec_present = false;
    3850:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3854:	f36f 0341 	bfc	r3, #1, #1
    3858:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		int precision = -1;
    385c:	f04f 3bff 	mov.w	fp, #4294967295
    3860:	e729      	b.n	36b6 <cbvprintf+0x3e2>
		} else if (conv->prec_present) {
    3862:	f013 0f02 	tst.w	r3, #2
    3866:	d002      	beq.n	386e <cbvprintf+0x59a>
			precision = conv->prec_value;
    3868:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
    386c:	e723      	b.n	36b6 <cbvprintf+0x3e2>
		int precision = -1;
    386e:	f04f 3bff 	mov.w	fp, #4294967295
    3872:	e720      	b.n	36b6 <cbvprintf+0x3e2>
			switch (length_mod) {
    3874:	1ecb      	subs	r3, r1, #3
    3876:	2b04      	cmp	r3, #4
    3878:	d804      	bhi.n	3884 <cbvprintf+0x5b0>
    387a:	e8df f003 	tbb	[pc, r3]
    387e:	1d0b      	.short	0x1d0b
    3880:	3529      	.short	0x3529
    3882:	35          	.byte	0x35
    3883:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
    3884:	9b03      	ldr	r3, [sp, #12]
    3886:	1d1a      	adds	r2, r3, #4
    3888:	9203      	str	r2, [sp, #12]
    388a:	681a      	ldr	r2, [r3, #0]
    388c:	17d3      	asrs	r3, r2, #31
    388e:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    3892:	e006      	b.n	38a2 <cbvprintf+0x5ce>
					value->sint = va_arg(ap, long);
    3894:	9b03      	ldr	r3, [sp, #12]
    3896:	1d1a      	adds	r2, r3, #4
    3898:	9203      	str	r2, [sp, #12]
    389a:	681a      	ldr	r2, [r3, #0]
    389c:	17d3      	asrs	r3, r2, #31
    389e:	e9cd 2306 	strd	r2, r3, [sp, #24]
			if (length_mod == LENGTH_HH) {
    38a2:	2901      	cmp	r1, #1
    38a4:	d028      	beq.n	38f8 <cbvprintf+0x624>
			} else if (length_mod == LENGTH_H) {
    38a6:	2902      	cmp	r1, #2
    38a8:	f47f af1c 	bne.w	36e4 <cbvprintf+0x410>
				value->sint = (short)value->sint;
    38ac:	f9bd 2018 	ldrsh.w	r2, [sp, #24]
    38b0:	17d3      	asrs	r3, r2, #31
    38b2:	e9cd 2306 	strd	r2, r3, [sp, #24]
    38b6:	e715      	b.n	36e4 <cbvprintf+0x410>
					(sint_value_type)va_arg(ap, long long);
    38b8:	9b03      	ldr	r3, [sp, #12]
    38ba:	3307      	adds	r3, #7
    38bc:	f023 0307 	bic.w	r3, r3, #7
    38c0:	f103 0208 	add.w	r2, r3, #8
    38c4:	9203      	str	r2, [sp, #12]
    38c6:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
    38ca:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    38ce:	e7e8      	b.n	38a2 <cbvprintf+0x5ce>
					(sint_value_type)va_arg(ap, intmax_t);
    38d0:	9b03      	ldr	r3, [sp, #12]
    38d2:	3307      	adds	r3, #7
    38d4:	f023 0307 	bic.w	r3, r3, #7
    38d8:	f103 0208 	add.w	r2, r3, #8
    38dc:	9203      	str	r2, [sp, #12]
    38de:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
    38e2:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    38e6:	e7dc      	b.n	38a2 <cbvprintf+0x5ce>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    38e8:	9b03      	ldr	r3, [sp, #12]
    38ea:	1d1a      	adds	r2, r3, #4
    38ec:	9203      	str	r2, [sp, #12]
    38ee:	681a      	ldr	r2, [r3, #0]
    38f0:	17d3      	asrs	r3, r2, #31
				value->sint =
    38f2:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    38f6:	e7d4      	b.n	38a2 <cbvprintf+0x5ce>
				value->sint = (char)value->sint;
    38f8:	f89d 3018 	ldrb.w	r3, [sp, #24]
    38fc:	9306      	str	r3, [sp, #24]
    38fe:	2300      	movs	r3, #0
    3900:	9307      	str	r3, [sp, #28]
    3902:	e6ef      	b.n	36e4 <cbvprintf+0x410>
			switch (length_mod) {
    3904:	1ecb      	subs	r3, r1, #3
    3906:	2b04      	cmp	r3, #4
    3908:	d804      	bhi.n	3914 <cbvprintf+0x640>
    390a:	e8df f003 	tbb	[pc, r3]
    390e:	1f0b      	.short	0x1f0b
    3910:	4135      	.short	0x4135
    3912:	41          	.byte	0x41
    3913:	00          	.byte	0x00
				value->uint = va_arg(ap, unsigned int);
    3914:	9b03      	ldr	r3, [sp, #12]
    3916:	1d1a      	adds	r2, r3, #4
    3918:	9203      	str	r2, [sp, #12]
    391a:	681b      	ldr	r3, [r3, #0]
    391c:	9306      	str	r3, [sp, #24]
    391e:	2300      	movs	r3, #0
    3920:	9307      	str	r3, [sp, #28]
				break;
    3922:	e01e      	b.n	3962 <cbvprintf+0x68e>
				    && (conv->specifier == 'c')) {
    3924:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
				if ((!WCHAR_IS_SIGNED)
    3928:	2b63      	cmp	r3, #99	; 0x63
    392a:	d007      	beq.n	393c <cbvprintf+0x668>
					value->uint = va_arg(ap, unsigned long);
    392c:	9b03      	ldr	r3, [sp, #12]
    392e:	1d1a      	adds	r2, r3, #4
    3930:	9203      	str	r2, [sp, #12]
    3932:	681b      	ldr	r3, [r3, #0]
    3934:	9306      	str	r3, [sp, #24]
    3936:	2300      	movs	r3, #0
    3938:	9307      	str	r3, [sp, #28]
    393a:	e012      	b.n	3962 <cbvprintf+0x68e>
					value->uint = (wchar_t)va_arg(ap,
    393c:	9b03      	ldr	r3, [sp, #12]
    393e:	1d1a      	adds	r2, r3, #4
    3940:	9203      	str	r2, [sp, #12]
    3942:	681b      	ldr	r3, [r3, #0]
    3944:	9306      	str	r3, [sp, #24]
    3946:	2300      	movs	r3, #0
    3948:	9307      	str	r3, [sp, #28]
    394a:	e00a      	b.n	3962 <cbvprintf+0x68e>
					(uint_value_type)va_arg(ap,
    394c:	9b03      	ldr	r3, [sp, #12]
    394e:	3307      	adds	r3, #7
    3950:	f023 0307 	bic.w	r3, r3, #7
    3954:	f103 0208 	add.w	r2, r3, #8
    3958:	9203      	str	r2, [sp, #12]
    395a:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
    395e:	e9cd 2306 	strd	r2, r3, [sp, #24]
			if (length_mod == LENGTH_HH) {
    3962:	2901      	cmp	r1, #1
    3964:	d01c      	beq.n	39a0 <cbvprintf+0x6cc>
			} else if (length_mod == LENGTH_H) {
    3966:	2902      	cmp	r1, #2
    3968:	f47f aebc 	bne.w	36e4 <cbvprintf+0x410>
				value->uint = (unsigned short)value->uint;
    396c:	f8bd 3018 	ldrh.w	r3, [sp, #24]
    3970:	9306      	str	r3, [sp, #24]
    3972:	2300      	movs	r3, #0
    3974:	9307      	str	r3, [sp, #28]
    3976:	e6b5      	b.n	36e4 <cbvprintf+0x410>
					(uint_value_type)va_arg(ap,
    3978:	9b03      	ldr	r3, [sp, #12]
    397a:	3307      	adds	r3, #7
    397c:	f023 0307 	bic.w	r3, r3, #7
    3980:	f103 0208 	add.w	r2, r3, #8
    3984:	9203      	str	r2, [sp, #12]
    3986:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
    398a:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    398e:	e7e8      	b.n	3962 <cbvprintf+0x68e>
					(uint_value_type)va_arg(ap, size_t);
    3990:	9b03      	ldr	r3, [sp, #12]
    3992:	1d1a      	adds	r2, r3, #4
    3994:	9203      	str	r2, [sp, #12]
    3996:	681b      	ldr	r3, [r3, #0]
				value->uint =
    3998:	9306      	str	r3, [sp, #24]
    399a:	2300      	movs	r3, #0
    399c:	9307      	str	r3, [sp, #28]
				break;
    399e:	e7e0      	b.n	3962 <cbvprintf+0x68e>
				value->uint = (unsigned char)value->uint;
    39a0:	f89d 3018 	ldrb.w	r3, [sp, #24]
    39a4:	9306      	str	r3, [sp, #24]
    39a6:	2300      	movs	r3, #0
    39a8:	9307      	str	r3, [sp, #28]
    39aa:	e69b      	b.n	36e4 <cbvprintf+0x410>
			if (length_mod == LENGTH_UPPER_L) {
    39ac:	2908      	cmp	r1, #8
    39ae:	d00b      	beq.n	39c8 <cbvprintf+0x6f4>
				value->dbl = va_arg(ap, double);
    39b0:	9b03      	ldr	r3, [sp, #12]
    39b2:	3307      	adds	r3, #7
    39b4:	f023 0307 	bic.w	r3, r3, #7
    39b8:	f103 0208 	add.w	r2, r3, #8
    39bc:	9203      	str	r2, [sp, #12]
    39be:	e9d3 2300 	ldrd	r2, r3, [r3]
    39c2:	e9cd 2306 	strd	r2, r3, [sp, #24]
    39c6:	e68d      	b.n	36e4 <cbvprintf+0x410>
				value->ldbl = va_arg(ap, long double);
    39c8:	9b03      	ldr	r3, [sp, #12]
    39ca:	3307      	adds	r3, #7
    39cc:	f023 0307 	bic.w	r3, r3, #7
    39d0:	f103 0208 	add.w	r2, r3, #8
    39d4:	9203      	str	r2, [sp, #12]
    39d6:	e9d3 2300 	ldrd	r2, r3, [r3]
    39da:	e9cd 2306 	strd	r2, r3, [sp, #24]
    39de:	e681      	b.n	36e4 <cbvprintf+0x410>
			value->ptr = va_arg(ap, void *);
    39e0:	9b03      	ldr	r3, [sp, #12]
    39e2:	1d1a      	adds	r2, r3, #4
    39e4:	9203      	str	r2, [sp, #12]
    39e6:	681b      	ldr	r3, [r3, #0]
    39e8:	9306      	str	r3, [sp, #24]
    39ea:	e67b      	b.n	36e4 <cbvprintf+0x410>
			OUTS(sp, fp);
    39ec:	4643      	mov	r3, r8
    39ee:	4652      	mov	r2, sl
    39f0:	4629      	mov	r1, r5
    39f2:	4630      	mov	r0, r6
    39f4:	f00e fc06 	bl	12204 <outs>
    39f8:	2800      	cmp	r0, #0
    39fa:	f2c0 814f 	blt.w	3c9c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x204>
    39fe:	4404      	add	r4, r0
		fp = extract_conversion(conv, sp);
    3a00:	46c2      	mov	sl, r8
			continue;
    3a02:	e46f      	b.n	32e4 <cbvprintf+0x10>
		case '%':
			OUTC('%');
    3a04:	4629      	mov	r1, r5
    3a06:	2025      	movs	r0, #37	; 0x25
    3a08:	47b0      	blx	r6
    3a0a:	2800      	cmp	r0, #0
    3a0c:	f2c0 8146 	blt.w	3c9c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x204>
    3a10:	3401      	adds	r4, #1
		char sign = 0;
    3a12:	f8dd 9008 	ldr.w	r9, [sp, #8]
		const char *bpe = buf + sizeof(buf);
    3a16:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
		const char *bps = NULL;
    3a1a:	f04f 0a00 	mov.w	sl, #0
			break;
    3a1e:	e0a7      	b.n	3b70 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xd8>
		case 's': {
			bps = (const char *)value->ptr;
    3a20:	f8dd a018 	ldr.w	sl, [sp, #24]

			size_t len;

			if (precision >= 0) {
    3a24:	f1bb 0f00 	cmp.w	fp, #0
    3a28:	db08      	blt.n	3a3c <cbvprintf+0x768>
				len = strnlen(bps, precision);
    3a2a:	4659      	mov	r1, fp
    3a2c:	4650      	mov	r0, sl
    3a2e:	f012 fc90 	bl	16352 <strnlen>
			} else {
				len = strlen(bps);
			}

			bpe = bps + len;
    3a32:	eb0a 0b00 	add.w	fp, sl, r0
		char sign = 0;
    3a36:	f8dd 9008 	ldr.w	r9, [sp, #8]
			precision = -1;

			break;
    3a3a:	e099      	b.n	3b70 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xd8>
				len = strlen(bps);
    3a3c:	4650      	mov	r0, sl
    3a3e:	f7fd fd69 	bl	1514 <strlen>
    3a42:	e7f6      	b.n	3a32 <cbvprintf+0x75e>
		}
		case 'c':
			bps = buf;
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    3a44:	9b06      	ldr	r3, [sp, #24]
    3a46:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
		char sign = 0;
    3a4a:	f8dd 9008 	ldr.w	r9, [sp, #8]
			bpe = buf + 1;
    3a4e:	f10d 0b31 	add.w	fp, sp, #49	; 0x31
			bps = buf;
    3a52:	f10d 0a30 	add.w	sl, sp, #48	; 0x30
			break;
    3a56:	e08b      	b.n	3b70 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xd8>
		case 'd':
		case 'i':
			if (conv->flag_plus) {
    3a58:	f019 0f08 	tst.w	r9, #8
    3a5c:	d105      	bne.n	3a6a <cbvprintf+0x796>
				sign = '+';
			} else if (conv->flag_space) {
    3a5e:	f019 0910 	ands.w	r9, r9, #16
    3a62:	d004      	beq.n	3a6e <cbvprintf+0x79a>
				sign = ' ';
    3a64:	f04f 0920 	mov.w	r9, #32
    3a68:	e001      	b.n	3a6e <cbvprintf+0x79a>
				sign = '+';
    3a6a:	f04f 092b 	mov.w	r9, #43	; 0x2b

			/* sint/uint overlay in the union, and so
			 * can't appear in read and write operations
			 * in the same statement.
			 */
			sint = value->sint;
    3a6e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
			if (sint < 0) {
    3a72:	2a00      	cmp	r2, #0
    3a74:	f173 0100 	sbcs.w	r1, r3, #0
    3a78:	db02      	blt.n	3a80 <cbvprintf+0x7ac>
				sign = '-';
				value->uint = (uint_value_type)-sint;
			} else {
				value->uint = (uint_value_type)sint;
    3a7a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    3a7e:	e009      	b.n	3a94 <cbvprintf+0x7c0>
				value->uint = (uint_value_type)-sint;
    3a80:	4252      	negs	r2, r2
    3a82:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    3a86:	e9cd 2306 	strd	r2, r3, [sp, #24]
				sign = '-';
    3a8a:	f04f 092d 	mov.w	r9, #45	; 0x2d
    3a8e:	e001      	b.n	3a94 <cbvprintf+0x7c0>
		switch (conv->specifier) {
    3a90:	f8dd 9008 	ldr.w	r9, [sp, #8]
			__fallthrough;
		case 'o':
		case 'u':
		case 'x':
		case 'X':
			bps = encode_uint(value->uint, conv, buf, bpe);
    3a94:	f10d 0346 	add.w	r3, sp, #70	; 0x46
    3a98:	9300      	str	r3, [sp, #0]
    3a9a:	ab0c      	add	r3, sp, #48	; 0x30
    3a9c:	aa08      	add	r2, sp, #32
    3a9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    3aa2:	f7ff fba7 	bl	31f4 <encode_uint>
    3aa6:	4682      	mov	sl, r0
			/* Update pad0 values based on precision and converted
			 * length.  Note that a non-empty sign is not in the
			 * converted sequence, but it does not affect the
			 * padding size.
			 */
			if (precision >= 0) {
    3aa8:	f1bb 0f00 	cmp.w	fp, #0
    3aac:	f2c0 8090 	blt.w	3bd0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x138>
				size_t len = bpe - bps;
    3ab0:	f10d 0346 	add.w	r3, sp, #70	; 0x46
    3ab4:	eba3 030a 	sub.w	r3, r3, sl

				/* Zero-padding flag is ignored for integer
				 * conversions with precision.
				 */
				conv->flag_zero = false;
    3ab8:	f89d 2020 	ldrb.w	r2, [sp, #32]
    3abc:	f36f 1286 	bfc	r2, #6, #1
    3ac0:	f88d 2020 	strb.w	r2, [sp, #32]

				/* Set pad0_value to satisfy precision */
				if (len < (size_t)precision) {
    3ac4:	459b      	cmp	fp, r3
    3ac6:	f240 8086 	bls.w	3bd6 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x13e>
					conv->pad0_value = precision - (int)len;
    3aca:	ebab 0303 	sub.w	r3, fp, r3
    3ace:	9309      	str	r3, [sp, #36]	; 0x24
		const char *bpe = buf + sizeof(buf);
    3ad0:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
    3ad4:	e04c      	b.n	3b70 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xd8>
		case 'p':
			/* Implementation-defined: null is "(nil)", non-null
			 * has 0x prefix followed by significant address hex
			 * digits, no leading zeros.
			 */
			if (value->ptr != NULL) {
    3ad6:	9806      	ldr	r0, [sp, #24]
    3ad8:	b930      	cbnz	r0, 3ae8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x50>
		char sign = 0;
    3ada:	f8dd 9008 	ldr.w	r9, [sp, #8]

				goto prec_int_pad0;
			}

			bps = "(nil)";
			bpe = bps + 5;
    3ade:	f8df b1c4 	ldr.w	fp, [pc, #452]	; 3ca4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x20c>
			bps = "(nil)";
    3ae2:	f1ab 0a05 	sub.w	sl, fp, #5
    3ae6:	e043      	b.n	3b70 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xd8>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    3ae8:	f10d 0346 	add.w	r3, sp, #70	; 0x46
    3aec:	9300      	str	r3, [sp, #0]
    3aee:	ab0c      	add	r3, sp, #48	; 0x30
    3af0:	aa08      	add	r2, sp, #32
    3af2:	2100      	movs	r1, #0
    3af4:	f7ff fb7e 	bl	31f4 <encode_uint>
    3af8:	4682      	mov	sl, r0
				conv->altform_0c = true;
    3afa:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    3afe:	f043 0310 	orr.w	r3, r3, #16
    3b02:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
				conv->specifier = 'x';
    3b06:	2378      	movs	r3, #120	; 0x78
    3b08:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
		char sign = 0;
    3b0c:	f8dd 9008 	ldr.w	r9, [sp, #8]
				goto prec_int_pad0;
    3b10:	e7ca      	b.n	3aa8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x10>

			break;
		case 'n':
			if (IS_ENABLED(CONFIG_CBPRINTF_N_SPECIFIER)) {
				store_count(conv, value->ptr, count);
    3b12:	9a06      	ldr	r2, [sp, #24]
	switch ((enum length_mod_enum)conv->length_mod) {
    3b14:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3b18:	f3c3 03c3 	ubfx	r3, r3, #3, #4
    3b1c:	2b07      	cmp	r3, #7
    3b1e:	d806      	bhi.n	3b2e <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x96>
    3b20:	e8df f003 	tbb	[pc, r3]
    3b24:	100e0c04 	.word	0x100e0c04
    3b28:	1e1c1712 	.word	0x1e1c1712
		*(int *)dp = count;
    3b2c:	6014      	str	r4, [r2, #0]
		char sign = 0;
    3b2e:	f8dd 9008 	ldr.w	r9, [sp, #8]
		const char *bpe = buf + sizeof(buf);
    3b32:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
		const char *bps = NULL;
    3b36:	f04f 0a00 	mov.w	sl, #0
}
    3b3a:	e019      	b.n	3b70 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xd8>
		*(signed char *)dp = (signed char)count;
    3b3c:	7014      	strb	r4, [r2, #0]
		break;
    3b3e:	e7f6      	b.n	3b2e <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x96>
		*(short *)dp = (short)count;
    3b40:	8014      	strh	r4, [r2, #0]
		break;
    3b42:	e7f4      	b.n	3b2e <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x96>
		*(long *)dp = (long)count;
    3b44:	6014      	str	r4, [r2, #0]
		break;
    3b46:	e7f2      	b.n	3b2e <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x96>
		*(long long *)dp = (long long)count;
    3b48:	4620      	mov	r0, r4
    3b4a:	17e1      	asrs	r1, r4, #31
    3b4c:	e9c2 0100 	strd	r0, r1, [r2]
		break;
    3b50:	e7ed      	b.n	3b2e <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x96>
		*(intmax_t *)dp = (intmax_t)count;
    3b52:	4620      	mov	r0, r4
    3b54:	17e1      	asrs	r1, r4, #31
    3b56:	e9c2 0100 	strd	r0, r1, [r2]
		break;
    3b5a:	e7e8      	b.n	3b2e <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x96>
		*(size_t *)dp = (size_t)count;
    3b5c:	6014      	str	r4, [r2, #0]
		break;
    3b5e:	e7e6      	b.n	3b2e <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x96>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    3b60:	6014      	str	r4, [r2, #0]
		break;
    3b62:	e7e4      	b.n	3b2e <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x96>
		switch (conv->specifier) {
    3b64:	f8dd 9008 	ldr.w	r9, [sp, #8]
    3b68:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
    3b6c:	f04f 0a00 	mov.w	sl, #0
		}

		/* If we don't have a converted value to emit, move
		 * on.
		 */
		if (bps == NULL) {
    3b70:	f1ba 0f00 	cmp.w	sl, #0
    3b74:	f000 808e 	beq.w	3c94 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1fc>
		 *   * any exponent content from the converted value
		 * * for non-FP:
		 *   * any pad0_prefix
		 *   * the converted value
		 */
		size_t nj_len = (bpe - bps);
    3b78:	ebab 020a 	sub.w	r2, fp, sl
		int pad_len = 0;

		if (sign != 0) {
    3b7c:	f1b9 0f00 	cmp.w	r9, #0
    3b80:	d000      	beq.n	3b84 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xec>
			nj_len += 1U;
    3b82:	3201      	adds	r2, #1
		}

		if (conv->altform_0c) {
    3b84:	f89d 1022 	ldrb.w	r1, [sp, #34]	; 0x22
    3b88:	f011 0f10 	tst.w	r1, #16
    3b8c:	d026      	beq.n	3bdc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x144>
			nj_len += 2U;
    3b8e:	3202      	adds	r2, #2
		} else if (conv->altform_0) {
			nj_len += 1U;
		}

		nj_len += conv->pad0_value;
    3b90:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3b92:	4413      	add	r3, r2
		if (conv->pad_fp) {
    3b94:	f011 0f40 	tst.w	r1, #64	; 0x40
    3b98:	d001      	beq.n	3b9e <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x106>
			nj_len += conv->pad0_pre_exp;
    3b9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3b9c:	4413      	add	r3, r2
		 * result in no padding.
		 *
		 * If a non-negative padding width is present and we're doing
		 * right-justification, emit the padding now.
		 */
		if (width > 0) {
    3b9e:	2f00      	cmp	r7, #0
    3ba0:	dd32      	ble.n	3c08 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x170>
			width -= (int)nj_len;
    3ba2:	1aff      	subs	r7, r7, r3

			if (!conv->flag_dash) {
    3ba4:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3ba8:	f013 0f04 	tst.w	r3, #4
    3bac:	d12c      	bne.n	3c08 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x170>
				char pad = ' ';

				/* If we're zero-padding we have to emit the
				 * sign first.
				 */
				if (conv->flag_zero) {
    3bae:	f013 0f40 	tst.w	r3, #64	; 0x40
    3bb2:	d018      	beq.n	3be6 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x14e>
					if (sign != 0) {
    3bb4:	f1b9 0f00 	cmp.w	r9, #0
    3bb8:	d018      	beq.n	3bec <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x154>
						OUTC(sign);
    3bba:	4629      	mov	r1, r5
    3bbc:	4648      	mov	r0, r9
    3bbe:	47b0      	blx	r6
    3bc0:	2800      	cmp	r0, #0
    3bc2:	db6b      	blt.n	3c9c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x204>
    3bc4:	3401      	adds	r4, #1
						sign = 0;
    3bc6:	f8dd 9008 	ldr.w	r9, [sp, #8]
					}
					pad = '0';
    3bca:	2330      	movs	r3, #48	; 0x30
    3bcc:	9302      	str	r3, [sp, #8]
    3bce:	e00f      	b.n	3bf0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x158>
		const char *bpe = buf + sizeof(buf);
    3bd0:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
    3bd4:	e7cc      	b.n	3b70 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xd8>
    3bd6:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
    3bda:	e7c9      	b.n	3b70 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xd8>
		} else if (conv->altform_0) {
    3bdc:	f011 0f08 	tst.w	r1, #8
    3be0:	d0d6      	beq.n	3b90 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xf8>
			nj_len += 1U;
    3be2:	3201      	adds	r2, #1
    3be4:	e7d4      	b.n	3b90 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xf8>
				char pad = ' ';
    3be6:	2320      	movs	r3, #32
    3be8:	9302      	str	r3, [sp, #8]
    3bea:	e001      	b.n	3bf0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x158>
					pad = '0';
    3bec:	2330      	movs	r3, #48	; 0x30
    3bee:	9302      	str	r3, [sp, #8]
    3bf0:	463b      	mov	r3, r7
				}

				while (width-- > 0) {
    3bf2:	1e5f      	subs	r7, r3, #1
    3bf4:	2b00      	cmp	r3, #0
    3bf6:	dd07      	ble.n	3c08 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x170>
					OUTC(pad);
    3bf8:	4629      	mov	r1, r5
    3bfa:	9802      	ldr	r0, [sp, #8]
    3bfc:	47b0      	blx	r6
    3bfe:	2800      	cmp	r0, #0
    3c00:	db4c      	blt.n	3c9c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x204>
    3c02:	3401      	adds	r4, #1
				while (width-- > 0) {
    3c04:	463b      	mov	r3, r7
    3c06:	e7f4      	b.n	3bf2 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x15a>
		}

		/* If we have a sign that hasn't been emitted, now's the
		 * time....
		 */
		if (sign != 0) {
    3c08:	f1b9 0f00 	cmp.w	r9, #0
    3c0c:	d005      	beq.n	3c1a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x182>
			OUTC(sign);
    3c0e:	4629      	mov	r1, r5
    3c10:	4648      	mov	r0, r9
    3c12:	47b0      	blx	r6
    3c14:	2800      	cmp	r0, #0
    3c16:	db41      	blt.n	3c9c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x204>
    3c18:	3401      	adds	r4, #1
				OUTC('0');
			}

			OUTS(cp, bpe);
		} else {
			if (conv->altform_0c | conv->altform_0) {
    3c1a:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    3c1e:	f3c3 1200 	ubfx	r2, r3, #4, #1
    3c22:	f3c3 03c0 	ubfx	r3, r3, #3, #1
    3c26:	4313      	orrs	r3, r2
    3c28:	d005      	beq.n	3c36 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x19e>
				OUTC('0');
    3c2a:	4629      	mov	r1, r5
    3c2c:	2030      	movs	r0, #48	; 0x30
    3c2e:	47b0      	blx	r6
    3c30:	2800      	cmp	r0, #0
    3c32:	db33      	blt.n	3c9c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x204>
    3c34:	3401      	adds	r4, #1
			}

			if (conv->altform_0c) {
    3c36:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    3c3a:	f013 0f10 	tst.w	r3, #16
    3c3e:	d006      	beq.n	3c4e <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1b6>
				OUTC(conv->specifier);
    3c40:	4629      	mov	r1, r5
    3c42:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
    3c46:	47b0      	blx	r6
    3c48:	2800      	cmp	r0, #0
    3c4a:	db27      	blt.n	3c9c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x204>
    3c4c:	3401      	adds	r4, #1
			}

			pad_len = conv->pad0_value;
    3c4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
			while (pad_len-- > 0) {
    3c50:	f103 39ff 	add.w	r9, r3, #4294967295
    3c54:	2b00      	cmp	r3, #0
    3c56:	dd07      	ble.n	3c68 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1d0>
				OUTC('0');
    3c58:	4629      	mov	r1, r5
    3c5a:	2030      	movs	r0, #48	; 0x30
    3c5c:	47b0      	blx	r6
    3c5e:	2800      	cmp	r0, #0
    3c60:	db1c      	blt.n	3c9c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x204>
    3c62:	3401      	adds	r4, #1
			while (pad_len-- > 0) {
    3c64:	464b      	mov	r3, r9
    3c66:	e7f3      	b.n	3c50 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1b8>
			}

			OUTS(bps, bpe);
    3c68:	465b      	mov	r3, fp
    3c6a:	4652      	mov	r2, sl
    3c6c:	4629      	mov	r1, r5
    3c6e:	4630      	mov	r0, r6
    3c70:	f00e fac8 	bl	12204 <outs>
    3c74:	2800      	cmp	r0, #0
    3c76:	db11      	blt.n	3c9c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x204>
    3c78:	4404      	add	r4, r0
		}

		/* Finish left justification */
		while (width > 0) {
    3c7a:	2f00      	cmp	r7, #0
    3c7c:	dd07      	ble.n	3c8e <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1f6>
			OUTC(' ');
    3c7e:	4629      	mov	r1, r5
    3c80:	2020      	movs	r0, #32
    3c82:	47b0      	blx	r6
    3c84:	2800      	cmp	r0, #0
    3c86:	db09      	blt.n	3c9c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x204>
    3c88:	3401      	adds	r4, #1
			--width;
    3c8a:	3f01      	subs	r7, #1
    3c8c:	e7f5      	b.n	3c7a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1e2>
		fp = extract_conversion(conv, sp);
    3c8e:	46c2      	mov	sl, r8
    3c90:	f7ff bb28 	b.w	32e4 <cbvprintf+0x10>
    3c94:	46c2      	mov	sl, r8
    3c96:	f7ff bb25 	b.w	32e4 <cbvprintf+0x10>
		}
	}

	return count;
    3c9a:	4620      	mov	r0, r4
#undef OUTS
#undef OUTC
}
    3c9c:	b013      	add	sp, #76	; 0x4c
    3c9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3ca2:	bf00      	nop
    3ca4:	00024955 	.word	0x00024955

00003ca8 <sys_reboot>:

extern void sys_arch_reboot(int type);
extern void sys_clock_disable(void);

FUNC_NORETURN void sys_reboot(int type)
{
    3ca8:	b508      	push	{r3, lr}
    3caa:	4604      	mov	r4, r0
    3cac:	f04f 0220 	mov.w	r2, #32
    3cb0:	f3ef 8311 	mrs	r3, BASEPRI
    3cb4:	f382 8812 	msr	BASEPRI_MAX, r2
    3cb8:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
#ifdef CONFIG_SYS_CLOCK_EXISTS
	sys_clock_disable();
    3cbc:	f00f f8e6 	bl	12e8c <sys_clock_disable>
#endif

	sys_arch_reboot(type);
    3cc0:	4620      	mov	r0, r4
    3cc2:	f000 fdf5 	bl	48b0 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    3cc6:	4803      	ldr	r0, [pc, #12]	; (3cd4 <sys_reboot+0x2c>)
    3cc8:	f00e f82d 	bl	11d26 <printk>
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    3ccc:	f000 fa02 	bl	40d4 <arch_cpu_idle>
    3cd0:	e7fc      	b.n	3ccc <sys_reboot+0x24>
    3cd2:	bf00      	nop
    3cd4:	00024958 	.word	0x00024958

00003cd8 <tty_init>:
	return out_size;
}

int tty_init(struct tty_serial *tty, const struct device *uart_dev)
{
	if (!uart_dev) {
    3cd8:	b1c1      	cbz	r1, 3d0c <tty_init+0x34>
{
    3cda:	b508      	push	{r3, lr}
    3cdc:	4602      	mov	r2, r0
    3cde:	4608      	mov	r0, r1
		return -ENODEV;
	}

	tty->uart_dev = uart_dev;
    3ce0:	6011      	str	r1, [r2, #0]

	/* We start in unbuffer mode. */
	tty->rx_ringbuf = NULL;
    3ce2:	2300      	movs	r3, #0
    3ce4:	6153      	str	r3, [r2, #20]
	tty->rx_ringbuf_sz = 0U;
    3ce6:	6193      	str	r3, [r2, #24]
	tty->tx_ringbuf = NULL;
    3ce8:	6353      	str	r3, [r2, #52]	; 0x34
	tty->tx_ringbuf_sz = 0U;
    3cea:	6393      	str	r3, [r2, #56]	; 0x38

	tty->rx_get = tty->rx_put = tty->tx_get = tty->tx_put = 0U;
    3cec:	87d3      	strh	r3, [r2, #62]	; 0x3e
    3cee:	8793      	strh	r3, [r2, #60]	; 0x3c
    3cf0:	83d3      	strh	r3, [r2, #30]
    3cf2:	8393      	strh	r3, [r2, #28]

	tty->rx_timeout = SYS_FOREVER_MS;
    3cf4:	f04f 33ff 	mov.w	r3, #4294967295
    3cf8:	6213      	str	r3, [r2, #32]
	tty->tx_timeout = SYS_FOREVER_MS;
    3cfa:	6413      	str	r3, [r2, #64]	; 0x40
static inline void uart_irq_callback_user_data_set(const struct device *dev,
						   uart_irq_callback_user_data_t cb,
						   void *user_data)
{
#ifdef CONFIG_UART_INTERRUPT_DRIVEN
	const struct uart_driver_api *api =
    3cfc:	688b      	ldr	r3, [r1, #8]
		(const struct uart_driver_api *)dev->api;

	if ((api != NULL) && (api->irq_callback_set != NULL)) {
    3cfe:	b143      	cbz	r3, 3d12 <tty_init+0x3a>
    3d00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3d02:	b143      	cbz	r3, 3d16 <tty_init+0x3e>
		api->irq_callback_set(dev, cb, user_data);
    3d04:	4905      	ldr	r1, [pc, #20]	; (3d1c <tty_init+0x44>)
    3d06:	4798      	blx	r3

	uart_irq_callback_user_data_set(uart_dev, tty_uart_isr, tty);

	return 0;
    3d08:	2000      	movs	r0, #0
}
    3d0a:	bd08      	pop	{r3, pc}
		return -ENODEV;
    3d0c:	f06f 0012 	mvn.w	r0, #18
}
    3d10:	4770      	bx	lr
	return 0;
    3d12:	2000      	movs	r0, #0
    3d14:	e7f9      	b.n	3d0a <tty_init+0x32>
    3d16:	2000      	movs	r0, #0
    3d18:	e7f7      	b.n	3d0a <tty_init+0x32>
    3d1a:	bf00      	nop
    3d1c:	00012419 	.word	0x00012419

00003d20 <console_getchar>:
{
	return tty_write(&console_serial, &c, 1);
}

int console_getchar(void)
{
    3d20:	b500      	push	{lr}
    3d22:	b083      	sub	sp, #12
	uint8_t c;
	int res;

	res = tty_read(&console_serial, &c, 1);
    3d24:	2201      	movs	r2, #1
    3d26:	f10d 0107 	add.w	r1, sp, #7
    3d2a:	4805      	ldr	r0, [pc, #20]	; (3d40 <console_getchar+0x20>)
    3d2c:	f00e fbba 	bl	124a4 <tty_read>
	if (res < 0) {
    3d30:	2800      	cmp	r0, #0
    3d32:	db01      	blt.n	3d38 <console_getchar+0x18>
		return res;
	}

	return c;
    3d34:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
    3d38:	b003      	add	sp, #12
    3d3a:	f85d fb04 	ldr.w	pc, [sp], #4
    3d3e:	bf00      	nop
    3d40:	20006cf4 	.word	0x20006cf4

00003d44 <console_init>:

int console_init(void)
{
    3d44:	b538      	push	{r3, r4, r5, lr}
 *
 * @return a non-positive integer as documented in device_usable_check().
 */
static inline int z_device_usable_check(const struct device *dev)
{
	return z_device_ready(dev) ? 0 : -ENODEV;
    3d46:	4810      	ldr	r0, [pc, #64]	; (3d88 <console_init+0x44>)
    3d48:	f011 feeb 	bl	15b22 <z_device_ready>
    3d4c:	b1b0      	cbz	r0, 3d7c <console_init+0x38>
	uart_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
	if (!device_is_ready(uart_dev)) {
		return -ENODEV;
	}

	ret = tty_init(&console_serial, uart_dev);
    3d4e:	490e      	ldr	r1, [pc, #56]	; (3d88 <console_init+0x44>)
    3d50:	480e      	ldr	r0, [pc, #56]	; (3d8c <console_init+0x48>)
    3d52:	f7ff ffc1 	bl	3cd8 <tty_init>

	if (ret) {
    3d56:	4604      	mov	r4, r0
    3d58:	b970      	cbnz	r0, 3d78 <console_init+0x34>
		return ret;
	}

	/* Checks device driver supports for interrupt driven data transfers. */
	if (CONFIG_CONSOLE_GETCHAR_BUFSIZE + CONFIG_CONSOLE_PUTCHAR_BUFSIZE) {
		const struct uart_driver_api *api =
    3d5a:	4b0b      	ldr	r3, [pc, #44]	; (3d88 <console_init+0x44>)
    3d5c:	689b      	ldr	r3, [r3, #8]
			(const struct uart_driver_api *)uart_dev->api;
		if (!api->irq_callback_set) {
    3d5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3d60:	b17b      	cbz	r3, 3d82 <console_init+0x3e>
			return -ENOTSUP;
		}
	}

	tty_set_tx_buf(&console_serial, console_txbuf, sizeof(console_txbuf));
    3d62:	4d0a      	ldr	r5, [pc, #40]	; (3d8c <console_init+0x48>)
    3d64:	2210      	movs	r2, #16
    3d66:	490a      	ldr	r1, [pc, #40]	; (3d90 <console_init+0x4c>)
    3d68:	4628      	mov	r0, r5
    3d6a:	f00e fbdc 	bl	12526 <tty_set_tx_buf>
	tty_set_rx_buf(&console_serial, console_rxbuf, sizeof(console_rxbuf));
    3d6e:	2210      	movs	r2, #16
    3d70:	4908      	ldr	r1, [pc, #32]	; (3d94 <console_init+0x50>)
    3d72:	4628      	mov	r0, r5
    3d74:	f00e fbbc 	bl	124f0 <tty_set_rx_buf>

	return 0;
}
    3d78:	4620      	mov	r0, r4
    3d7a:	bd38      	pop	{r3, r4, r5, pc}
		return -ENODEV;
    3d7c:	f06f 0412 	mvn.w	r4, #18
    3d80:	e7fa      	b.n	3d78 <console_init+0x34>
			return -ENOTSUP;
    3d82:	f06f 0485 	mvn.w	r4, #133	; 0x85
    3d86:	e7f7      	b.n	3d78 <console_init+0x34>
    3d88:	00016c88 	.word	0x00016c88
    3d8c:	20006cf4 	.word	0x20006cf4
    3d90:	20006d38 	.word	0x20006d38
    3d94:	20006ce4 	.word	0x20006ce4

00003d98 <__do_init_array_aux>:
 * @brief Execute initialization routines referenced in .init_array section
 *
 * @return N/A
 */
void __do_init_array_aux(void)
{
    3d98:	b510      	push	{r4, lr}
	for (func_ptr *func = __init_array_start;
    3d9a:	4c04      	ldr	r4, [pc, #16]	; (3dac <__do_init_array_aux+0x14>)
    3d9c:	4b04      	ldr	r3, [pc, #16]	; (3db0 <__do_init_array_aux+0x18>)
    3d9e:	429c      	cmp	r4, r3
    3da0:	d203      	bcs.n	3daa <__do_init_array_aux+0x12>
		func < __init_array_end;
		func++) {
		(*func)();
    3da2:	f854 3b04 	ldr.w	r3, [r4], #4
    3da6:	4798      	blx	r3
		func++) {
    3da8:	e7f8      	b.n	3d9c <__do_init_array_aux+0x4>
	}
}
    3daa:	bd10      	pop	{r4, pc}
    3dac:	00016e70 	.word	0x00016e70
    3db0:	00016e70 	.word	0x00016e70

00003db4 <__do_global_ctors_aux>:
 */
void __do_global_ctors_aux(void)
{
	unsigned int nCtors;

	nCtors = (unsigned long)__CTOR_LIST__[0];
    3db4:	4b06      	ldr	r3, [pc, #24]	; (3dd0 <__do_global_ctors_aux+0x1c>)
    3db6:	681b      	ldr	r3, [r3, #0]

	while (nCtors >= 1U) {
    3db8:	b14b      	cbz	r3, 3dce <__do_global_ctors_aux+0x1a>
{
    3dba:	b510      	push	{r4, lr}
		__CTOR_LIST__[nCtors--]();
    3dbc:	1e5c      	subs	r4, r3, #1
    3dbe:	4a04      	ldr	r2, [pc, #16]	; (3dd0 <__do_global_ctors_aux+0x1c>)
    3dc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    3dc4:	4798      	blx	r3
    3dc6:	4623      	mov	r3, r4
	while (nCtors >= 1U) {
    3dc8:	2c00      	cmp	r4, #0
    3dca:	d1f7      	bne.n	3dbc <__do_global_ctors_aux+0x8>
	}
}
    3dcc:	bd10      	pop	{r4, pc}
    3dce:	4770      	bx	lr
    3dd0:	00016e68 	.word	0x00016e68

00003dd4 <pm_system_resume>:
	 * and it may schedule another thread.
	 *
	 * Call pm_idle_exit_notification_disable() if this
	 * notification is not required.
	 */
	if (!post_ops_done) {
    3dd4:	4b1b      	ldr	r3, [pc, #108]	; (3e44 <pm_system_resume+0x70>)
    3dd6:	681b      	ldr	r3, [r3, #0]
    3dd8:	2b00      	cmp	r3, #0
    3dda:	d132      	bne.n	3e42 <pm_system_resume+0x6e>
{
    3ddc:	b530      	push	{r4, r5, lr}
    3dde:	b085      	sub	sp, #20
		post_ops_done = 1;
    3de0:	4b18      	ldr	r3, [pc, #96]	; (3e44 <pm_system_resume+0x70>)
    3de2:	2201      	movs	r2, #1
    3de4:	601a      	str	r2, [r3, #0]
		exit_pos_ops(z_power_state);
    3de6:	4b18      	ldr	r3, [pc, #96]	; (3e48 <pm_system_resume+0x74>)
    3de8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    3dec:	ab04      	add	r3, sp, #16
    3dee:	e903 0007 	stmdb	r3, {r0, r1, r2}
	if (pm_power_state_exit_post_ops != NULL) {
    3df2:	4b16      	ldr	r3, [pc, #88]	; (3e4c <pm_system_resume+0x78>)
    3df4:	b163      	cbz	r3, 3e10 <pm_system_resume+0x3c>
		pm_power_state_exit_post_ops(info);
    3df6:	f00e fcd0 	bl	1279a <pm_power_state_exit_post_ops>
    3dfa:	f04f 0320 	mov.w	r3, #32
    3dfe:	f3ef 8511 	mrs	r5, BASEPRI
    3e02:	f383 8812 	msr	BASEPRI_MAX, r3
    3e06:	f3bf 8f6f 	isb	sy
    3e0a:	4b11      	ldr	r3, [pc, #68]	; (3e50 <pm_system_resume+0x7c>)
    3e0c:	681c      	ldr	r4, [r3, #0]
    3e0e:	e00a      	b.n	3e26 <pm_system_resume+0x52>
	__asm__ volatile(
    3e10:	2300      	movs	r3, #0
    3e12:	f383 8811 	msr	BASEPRI, r3
    3e16:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    3e1a:	e7ee      	b.n	3dfa <pm_system_resume+0x26>
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    3e1c:	4623      	mov	r3, r4
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT(slist, snode)
    3e1e:	b10c      	cbz	r4, 3e24 <pm_system_resume+0x50>
	return node->next;
    3e20:	6823      	ldr	r3, [r4, #0]
    3e22:	b143      	cbz	r3, 3e36 <pm_system_resume+0x62>
{
    3e24:	461c      	mov	r4, r3
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    3e26:	b134      	cbz	r4, 3e36 <pm_system_resume+0x62>
			callback = notifier->state_exit;
    3e28:	68a3      	ldr	r3, [r4, #8]
		if (callback) {
    3e2a:	2b00      	cmp	r3, #0
    3e2c:	d0f6      	beq.n	3e1c <pm_system_resume+0x48>
			callback(z_power_state.state);
    3e2e:	4a06      	ldr	r2, [pc, #24]	; (3e48 <pm_system_resume+0x74>)
    3e30:	7810      	ldrb	r0, [r2, #0]
    3e32:	4798      	blx	r3
    3e34:	e7f2      	b.n	3e1c <pm_system_resume+0x48>
	__asm__ volatile(
    3e36:	f385 8811 	msr	BASEPRI, r5
    3e3a:	f3bf 8f6f 	isb	sy
		pm_state_notify(false);
	}
}
    3e3e:	b005      	add	sp, #20
    3e40:	bd30      	pop	{r4, r5, pc}
    3e42:	4770      	bx	lr
    3e44:	20000004 	.word	0x20000004
    3e48:	20006d54 	.word	0x20006d54
    3e4c:	0001279b 	.word	0x0001279b
    3e50:	20006d4c 	.word	0x20006d4c

00003e54 <pm_system_suspend>:
	return PM_STATE_ACTIVE;
}
#endif

enum pm_state pm_system_suspend(int32_t ticks)
{
    3e54:	b570      	push	{r4, r5, r6, lr}
    3e56:	b088      	sub	sp, #32
    3e58:	4606      	mov	r6, r0
	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);
	z_power_state = pm_policy_next_state(ticks);
    3e5a:	4c2a      	ldr	r4, [pc, #168]	; (3f04 <pm_system_suspend+0xb0>)
    3e5c:	466d      	mov	r5, sp
    3e5e:	4601      	mov	r1, r0
    3e60:	4628      	mov	r0, r5
    3e62:	f00e fb7c 	bl	1255e <pm_policy_next_state>
    3e66:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
    3e6a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	if (z_power_state.state == PM_STATE_ACTIVE) {
    3e6e:	7820      	ldrb	r0, [r4, #0]
    3e70:	2800      	cmp	r0, #0
    3e72:	d045      	beq.n	3f00 <pm_system_suspend+0xac>
		LOG_DBG("No PM operations done.");
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks, z_power_state.state);
		return z_power_state.state;
	}
	post_ops_done = 0;
    3e74:	4b24      	ldr	r3, [pc, #144]	; (3f08 <pm_system_suspend+0xb4>)
    3e76:	2200      	movs	r2, #0
    3e78:	601a      	str	r2, [r3, #0]

	if (ticks != K_TICKS_FOREVER) {
    3e7a:	f1b6 3fff 	cmp.w	r6, #4294967295
    3e7e:	d10c      	bne.n	3e9a <pm_system_suspend+0x46>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    3e80:	f00b fb7a 	bl	f578 <k_sched_lock>
	__asm__ volatile(
    3e84:	f04f 0320 	mov.w	r3, #32
    3e88:	f3ef 8511 	mrs	r5, BASEPRI
    3e8c:	f383 8812 	msr	BASEPRI_MAX, r3
    3e90:	f3bf 8f6f 	isb	sy
	return list->head;
    3e94:	4b1d      	ldr	r3, [pc, #116]	; (3f0c <pm_system_suspend+0xb8>)
    3e96:	681c      	ldr	r4, [r3, #0]
    3e98:	e016      	b.n	3ec8 <pm_system_suspend+0x74>
		     k_us_to_ticks_ceil32(z_power_state.exit_latency_us), true);
    3e9a:	68a3      	ldr	r3, [r4, #8]
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    3e9c:	0c59      	lsrs	r1, r3, #17
    3e9e:	03d8      	lsls	r0, r3, #15
    3ea0:	4c1b      	ldr	r4, [pc, #108]	; (3f10 <pm_system_suspend+0xbc>)
    3ea2:	4a1c      	ldr	r2, [pc, #112]	; (3f14 <pm_system_suspend+0xc0>)
    3ea4:	2300      	movs	r3, #0
    3ea6:	1900      	adds	r0, r0, r4
    3ea8:	f04f 0400 	mov.w	r4, #0
    3eac:	eb44 0101 	adc.w	r1, r4, r1
    3eb0:	f7fd f93e 	bl	1130 <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
    3eb4:	2101      	movs	r1, #1
    3eb6:	1a30      	subs	r0, r6, r0
    3eb8:	f012 f854 	bl	15f64 <z_set_timeout_expiry>
    3ebc:	e7e0      	b.n	3e80 <pm_system_suspend+0x2c>
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    3ebe:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
    3ec0:	b10c      	cbz	r4, 3ec6 <pm_system_suspend+0x72>
	return node->next;
    3ec2:	6823      	ldr	r3, [r4, #0]
    3ec4:	b143      	cbz	r3, 3ed8 <pm_system_suspend+0x84>
{
    3ec6:	461c      	mov	r4, r3
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    3ec8:	b134      	cbz	r4, 3ed8 <pm_system_suspend+0x84>
			callback = notifier->state_entry;
    3eca:	6863      	ldr	r3, [r4, #4]
		if (callback) {
    3ecc:	2b00      	cmp	r3, #0
    3ece:	d0f6      	beq.n	3ebe <pm_system_suspend+0x6a>
			callback(z_power_state.state);
    3ed0:	4a0c      	ldr	r2, [pc, #48]	; (3f04 <pm_system_suspend+0xb0>)
    3ed2:	7810      	ldrb	r0, [r2, #0]
    3ed4:	4798      	blx	r3
    3ed6:	e7f2      	b.n	3ebe <pm_system_suspend+0x6a>
	__asm__ volatile(
    3ed8:	f385 8811 	msr	BASEPRI, r5
    3edc:	f3bf 8f6f 	isb	sy
	pm_debug_start_timer();
	/* Enter power state */
	pm_state_notify(true);
	pm_state_set(z_power_state);
    3ee0:	4b08      	ldr	r3, [pc, #32]	; (3f04 <pm_system_suspend+0xb0>)
    3ee2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    3ee6:	ab08      	add	r3, sp, #32
    3ee8:	e903 0007 	stmdb	r3, {r0, r1, r2}
	if (pm_power_state_set != NULL) {
    3eec:	4b0a      	ldr	r3, [pc, #40]	; (3f18 <pm_system_suspend+0xc4>)
    3eee:	b10b      	cbz	r3, 3ef4 <pm_system_suspend+0xa0>
		pm_power_state_set(info);
    3ef0:	f00e fc40 	bl	12774 <pm_power_state_set>
		/* Turn on peripherals and restore device states as necessary */
		pm_resume_devices();
	}
#endif
	pm_log_debug_info(z_power_state.state);
	pm_system_resume();
    3ef4:	f7ff ff6e 	bl	3dd4 <pm_system_resume>
	k_sched_unlock();
    3ef8:	f00b fd3c 	bl	f974 <k_sched_unlock>
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks, z_power_state.state);
	return z_power_state.state;
    3efc:	4b01      	ldr	r3, [pc, #4]	; (3f04 <pm_system_suspend+0xb0>)
    3efe:	7818      	ldrb	r0, [r3, #0]
}
    3f00:	b008      	add	sp, #32
    3f02:	bd70      	pop	{r4, r5, r6, pc}
    3f04:	20006d54 	.word	0x20006d54
    3f08:	20000004 	.word	0x20000004
    3f0c:	20006d4c 	.word	0x20006d4c
    3f10:	000f423f 	.word	0x000f423f
    3f14:	000f4240 	.word	0x000f4240
    3f18:	00012775 	.word	0x00012775

00003f1c <nrf_cc3xx_platform_abort_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
    3f1c:	b508      	push	{r3, lr}
	nrf_cc3xx_platform_set_abort(&apis);
    3f1e:	4802      	ldr	r0, [pc, #8]	; (3f28 <nrf_cc3xx_platform_abort_init+0xc>)
    3f20:	f00c f894 	bl	1004c <nrf_cc3xx_platform_set_abort>
}
    3f24:	bd08      	pop	{r3, pc}
    3f26:	bf00      	nop
    3f28:	00024984 	.word	0x00024984

00003f2c <mutex_unlock_platform>:
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    3f2c:	b1d0      	cbz	r0, 3f64 <mutex_unlock_platform+0x38>
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    3f2e:	b508      	push	{r3, lr}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    3f30:	6842      	ldr	r2, [r0, #4]
    3f32:	2a04      	cmp	r2, #4
    3f34:	d005      	beq.n	3f42 <mutex_unlock_platform+0x16>

#endif /* defined(NRF5340_XXAA_APPLICATION) */

    default:
        /* Ensure that the mutex has been initialized */
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    3f36:	b1d2      	cbz	r2, 3f6e <mutex_unlock_platform+0x42>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
        }

        p_mutex = (struct k_mutex *)mutex->mutex;
    3f38:	6800      	ldr	r0, [r0, #0]
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke1(*(uintptr_t *)&mutex, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
    3f3a:	f00b fa0d 	bl	f358 <z_impl_k_mutex_unlock>

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    3f3e:	2000      	movs	r0, #0
    }
}
    3f40:	bd08      	pop	{r3, pc}
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
    3f42:	6803      	ldr	r3, [r0, #0]
 * @return true if @a new_value is written, false otherwise.
 */
static inline bool atomic_cas(atomic_t *target, atomic_val_t old_value,
			  atomic_val_t new_value)
{
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    3f44:	2200      	movs	r2, #0
    3f46:	f3bf 8f5b 	dmb	ish
    3f4a:	e853 1f00 	ldrex	r1, [r3]
    3f4e:	2901      	cmp	r1, #1
    3f50:	d103      	bne.n	3f5a <mutex_unlock_platform+0x2e>
    3f52:	e843 2000 	strex	r0, r2, [r3]
    3f56:	2800      	cmp	r0, #0
    3f58:	d1f7      	bne.n	3f4a <mutex_unlock_platform+0x1e>
    3f5a:	f3bf 8f5b 	dmb	ish
                       NRF_CC3XX_PLATFORM_SUCCESS :
    3f5e:	d104      	bne.n	3f6a <mutex_unlock_platform+0x3e>
    3f60:	4610      	mov	r0, r2
    3f62:	e7ed      	b.n	3f40 <mutex_unlock_platform+0x14>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    3f64:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    3f68:	4770      	bx	lr
                       NRF_CC3XX_PLATFORM_SUCCESS :
    3f6a:	4802      	ldr	r0, [pc, #8]	; (3f74 <mutex_unlock_platform+0x48>)
    3f6c:	e7e8      	b.n	3f40 <mutex_unlock_platform+0x14>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    3f6e:	4802      	ldr	r0, [pc, #8]	; (3f78 <mutex_unlock_platform+0x4c>)
    3f70:	e7e6      	b.n	3f40 <mutex_unlock_platform+0x14>
    3f72:	bf00      	nop
    3f74:	ffff8fe9 	.word	0xffff8fe9
    3f78:	ffff8fea 	.word	0xffff8fea

00003f7c <mutex_lock_platform>:
    if(mutex == NULL) {
    3f7c:	b320      	cbz	r0, 3fc8 <mutex_lock_platform+0x4c>
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    3f7e:	b508      	push	{r3, lr}
    switch (mutex->flags) {
    3f80:	6842      	ldr	r2, [r0, #4]
    3f82:	2a04      	cmp	r2, #4
    3f84:	d002      	beq.n	3f8c <mutex_lock_platform+0x10>
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    3f86:	b992      	cbnz	r2, 3fae <mutex_lock_platform+0x32>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    3f88:	4811      	ldr	r0, [pc, #68]	; (3fd0 <mutex_lock_platform+0x54>)
    3f8a:	e00f      	b.n	3fac <mutex_lock_platform+0x30>
        return atomic_cas((atomic_t *)mutex->mutex, 0, 1) ?
    3f8c:	6803      	ldr	r3, [r0, #0]
    3f8e:	2201      	movs	r2, #1
    3f90:	f3bf 8f5b 	dmb	ish
    3f94:	e853 1f00 	ldrex	r1, [r3]
    3f98:	2900      	cmp	r1, #0
    3f9a:	d103      	bne.n	3fa4 <mutex_lock_platform+0x28>
    3f9c:	e843 2000 	strex	r0, r2, [r3]
    3fa0:	2800      	cmp	r0, #0
    3fa2:	d1f7      	bne.n	3f94 <mutex_lock_platform+0x18>
    3fa4:	f3bf 8f5b 	dmb	ish
                       NRF_CC3XX_PLATFORM_SUCCESS :
    3fa8:	d10c      	bne.n	3fc4 <mutex_lock_platform+0x48>
    3faa:	2000      	movs	r0, #0
}
    3fac:	bd08      	pop	{r3, pc}
        p_mutex = (struct k_mutex *)mutex->mutex;
    3fae:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    3fb0:	f04f 32ff 	mov.w	r2, #4294967295
    3fb4:	f04f 33ff 	mov.w	r3, #4294967295
    3fb8:	f00b f944 	bl	f244 <z_impl_k_mutex_lock>
        if (ret == 0) {
    3fbc:	2800      	cmp	r0, #0
    3fbe:	d0f5      	beq.n	3fac <mutex_lock_platform+0x30>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
    3fc0:	4804      	ldr	r0, [pc, #16]	; (3fd4 <mutex_lock_platform+0x58>)
    3fc2:	e7f3      	b.n	3fac <mutex_lock_platform+0x30>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    3fc4:	4803      	ldr	r0, [pc, #12]	; (3fd4 <mutex_lock_platform+0x58>)
    3fc6:	e7f1      	b.n	3fac <mutex_lock_platform+0x30>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    3fc8:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    3fcc:	4770      	bx	lr
    3fce:	bf00      	nop
    3fd0:	ffff8fea 	.word	0xffff8fea
    3fd4:	ffff8fe9 	.word	0xffff8fe9

00003fd8 <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    3fd8:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    3fda:	4604      	mov	r4, r0
    3fdc:	b190      	cbz	r0, 4004 <mutex_free_platform+0x2c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    3fde:	6863      	ldr	r3, [r4, #4]
    3fe0:	2b04      	cmp	r3, #4
    3fe2:	d00e      	beq.n	4002 <mutex_free_platform+0x2a>
    3fe4:	2b08      	cmp	r3, #8
    3fe6:	d00c      	beq.n	4002 <mutex_free_platform+0x2a>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    3fe8:	b15b      	cbz	r3, 4002 <mutex_free_platform+0x2a>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    3fea:	f013 0f02 	tst.w	r3, #2
    3fee:	d10e      	bne.n	400e <mutex_free_platform+0x36>
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    3ff0:	6823      	ldr	r3, [r4, #0]

__BEGIN_DECLS
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
__ssp_bos_icheck3(memmove, void *, const void *)
__ssp_bos_icheck3_restrict(mempcpy, void *, const void *)
__ssp_bos_icheck3(memset, void *, int)
    3ff2:	2200      	movs	r2, #0
    3ff4:	601a      	str	r2, [r3, #0]
    3ff6:	605a      	str	r2, [r3, #4]
    3ff8:	609a      	str	r2, [r3, #8]
    3ffa:	60da      	str	r2, [r3, #12]
    3ffc:	611a      	str	r2, [r3, #16]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    3ffe:	2300      	movs	r3, #0
    4000:	6063      	str	r3, [r4, #4]
}
    4002:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    4004:	4b05      	ldr	r3, [pc, #20]	; (401c <mutex_free_platform+0x44>)
    4006:	685b      	ldr	r3, [r3, #4]
    4008:	4805      	ldr	r0, [pc, #20]	; (4020 <mutex_free_platform+0x48>)
    400a:	4798      	blx	r3
    400c:	e7e7      	b.n	3fde <mutex_free_platform+0x6>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    400e:	4621      	mov	r1, r4
    4010:	4804      	ldr	r0, [pc, #16]	; (4024 <mutex_free_platform+0x4c>)
    4012:	f011 fdd3 	bl	15bbc <k_mem_slab_free>
        mutex->mutex = NULL;
    4016:	2300      	movs	r3, #0
    4018:	6023      	str	r3, [r4, #0]
    401a:	e7f0      	b.n	3ffe <mutex_free_platform+0x26>
    401c:	20000098 	.word	0x20000098
    4020:	0002498c 	.word	0x0002498c
    4024:	20006d60 	.word	0x20006d60

00004028 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    4028:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    402a:	4604      	mov	r4, r0
    402c:	b178      	cbz	r0, 404e <mutex_init_platform+0x26>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    402e:	6863      	ldr	r3, [r4, #4]
    4030:	2b04      	cmp	r3, #4
    4032:	d00b      	beq.n	404c <mutex_init_platform+0x24>
    4034:	2b08      	cmp	r3, #8
    4036:	d009      	beq.n	404c <mutex_init_platform+0x24>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    4038:	b90b      	cbnz	r3, 403e <mutex_init_platform+0x16>
        mutex->mutex == NULL) {
    403a:	6823      	ldr	r3, [r4, #0]
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    403c:	b163      	cbz	r3, 4058 <mutex_init_platform+0x30>
    p_mutex = (struct k_mutex *)mutex->mutex;
    403e:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    4040:	f011 fe37 	bl	15cb2 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    4044:	6863      	ldr	r3, [r4, #4]
    4046:	f043 0301 	orr.w	r3, r3, #1
    404a:	6063      	str	r3, [r4, #4]
}
    404c:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    404e:	4b10      	ldr	r3, [pc, #64]	; (4090 <mutex_init_platform+0x68>)
    4050:	685b      	ldr	r3, [r3, #4]
    4052:	4810      	ldr	r0, [pc, #64]	; (4094 <mutex_init_platform+0x6c>)
    4054:	4798      	blx	r3
    4056:	e7ea      	b.n	402e <mutex_init_platform+0x6>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    4058:	f04f 32ff 	mov.w	r2, #4294967295
    405c:	f04f 33ff 	mov.w	r3, #4294967295
    4060:	4621      	mov	r1, r4
    4062:	480d      	ldr	r0, [pc, #52]	; (4098 <mutex_init_platform+0x70>)
    4064:	f00a ffc6 	bl	eff4 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    4068:	b908      	cbnz	r0, 406e <mutex_init_platform+0x46>
    406a:	6823      	ldr	r3, [r4, #0]
    406c:	b91b      	cbnz	r3, 4076 <mutex_init_platform+0x4e>
            platform_abort_apis.abort_fn(
    406e:	4b08      	ldr	r3, [pc, #32]	; (4090 <mutex_init_platform+0x68>)
    4070:	685b      	ldr	r3, [r3, #4]
    4072:	480a      	ldr	r0, [pc, #40]	; (409c <mutex_init_platform+0x74>)
    4074:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    4076:	6823      	ldr	r3, [r4, #0]
    4078:	2200      	movs	r2, #0
    407a:	601a      	str	r2, [r3, #0]
    407c:	605a      	str	r2, [r3, #4]
    407e:	609a      	str	r2, [r3, #8]
    4080:	60da      	str	r2, [r3, #12]
    4082:	611a      	str	r2, [r3, #16]
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    4084:	6863      	ldr	r3, [r4, #4]
    4086:	f043 0302 	orr.w	r3, r3, #2
    408a:	6063      	str	r3, [r4, #4]
    408c:	e7d7      	b.n	403e <mutex_init_platform+0x16>
    408e:	bf00      	nop
    4090:	20000098 	.word	0x20000098
    4094:	0002498c 	.word	0x0002498c
    4098:	20006d60 	.word	0x20006d60
    409c:	000249b4 	.word	0x000249b4

000040a0 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    40a0:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    40a2:	2340      	movs	r3, #64	; 0x40
    40a4:	2214      	movs	r2, #20
    40a6:	4904      	ldr	r1, [pc, #16]	; (40b8 <nrf_cc3xx_platform_mutex_init+0x18>)
    40a8:	4804      	ldr	r0, [pc, #16]	; (40bc <nrf_cc3xx_platform_mutex_init+0x1c>)
    40aa:	f011 fd78 	bl	15b9e <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    40ae:	4904      	ldr	r1, [pc, #16]	; (40c0 <nrf_cc3xx_platform_mutex_init+0x20>)
    40b0:	4804      	ldr	r0, [pc, #16]	; (40c4 <nrf_cc3xx_platform_mutex_init+0x24>)
    40b2:	f00c f82d 	bl	10110 <nrf_cc3xx_platform_set_mutexes>
}
    40b6:	bd08      	pop	{r3, pc}
    40b8:	20006d80 	.word	0x20006d80
    40bc:	20006d60 	.word	0x20006d60
    40c0:	000249f4 	.word	0x000249f4
    40c4:	000249e4 	.word	0x000249e4

000040c8 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    40c8:	4901      	ldr	r1, [pc, #4]	; (40d0 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    40ca:	2210      	movs	r2, #16
	str	r2, [r1]
    40cc:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    40ce:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    40d0:	e000ed10 	.word	0xe000ed10

000040d4 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    40d4:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    40d6:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    40d8:	f380 8811 	msr	BASEPRI, r0
	isb
    40dc:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    40e0:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    40e4:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    40e6:	b662      	cpsie	i
	isb
    40e8:	f3bf 8f6f 	isb	sy

	bx	lr
    40ec:	4770      	bx	lr
    40ee:	bf00      	nop

000040f0 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    40f0:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    40f2:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    40f4:	f381 8811 	msr	BASEPRI, r1

	wfe
    40f8:	bf20      	wfe

	msr	BASEPRI, r0
    40fa:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    40fe:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    4100:	4770      	bx	lr
    4102:	bf00      	nop

00004104 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    4104:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    4106:	2b00      	cmp	r3, #0
    4108:	db08      	blt.n	411c <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    410a:	f000 001f 	and.w	r0, r0, #31
    410e:	095b      	lsrs	r3, r3, #5
    4110:	2201      	movs	r2, #1
    4112:	fa02 f000 	lsl.w	r0, r2, r0
    4116:	4a02      	ldr	r2, [pc, #8]	; (4120 <arch_irq_enable+0x1c>)
    4118:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    411c:	4770      	bx	lr
    411e:	bf00      	nop
    4120:	e000e100 	.word	0xe000e100

00004124 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    4124:	0942      	lsrs	r2, r0, #5
    4126:	4b05      	ldr	r3, [pc, #20]	; (413c <arch_irq_is_enabled+0x18>)
    4128:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    412c:	f000 001f 	and.w	r0, r0, #31
    4130:	2301      	movs	r3, #1
    4132:	fa03 f000 	lsl.w	r0, r3, r0
}
    4136:	4010      	ands	r0, r2
    4138:	4770      	bx	lr
    413a:	bf00      	nop
    413c:	e000e100 	.word	0xe000e100

00004140 <z_arm_irq_priority_set>:
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    4140:	3101      	adds	r1, #1
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    4142:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    4144:	2b00      	cmp	r3, #0
    4146:	db08      	blt.n	415a <z_arm_irq_priority_set+0x1a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    4148:	0149      	lsls	r1, r1, #5
    414a:	b2c9      	uxtb	r1, r1
    414c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    4150:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    4154:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    4158:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    415a:	f000 000f 	and.w	r0, r0, #15
    415e:	0149      	lsls	r1, r1, #5
    4160:	b2c9      	uxtb	r1, r1
    4162:	4b01      	ldr	r3, [pc, #4]	; (4168 <z_arm_irq_priority_set+0x28>)
    4164:	5419      	strb	r1, [r3, r0]
}
    4166:	4770      	bx	lr
    4168:	e000ed14 	.word	0xe000ed14

0000416c <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    416c:	bf30      	wfi
    b z_SysNmiOnReset
    416e:	f7ff bffd 	b.w	416c <z_SysNmiOnReset>
    4172:	bf00      	nop

00004174 <z_arm_prep_c>:
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    4174:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    4176:	4b0b      	ldr	r3, [pc, #44]	; (41a4 <z_arm_prep_c+0x30>)
    4178:	4a0b      	ldr	r2, [pc, #44]	; (41a8 <z_arm_prep_c+0x34>)
    417a:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    417e:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    4180:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    4184:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    4188:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    418c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    4190:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    4194:	f00a fece 	bl	ef34 <z_bss_zero>
	z_data_copy();
    4198:	f00b fd5c 	bl	fc54 <z_data_copy>
#if defined(CONFIG_ARMV7_R) && defined(CONFIG_INIT_STACKS)
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    419c:	f000 fa18 	bl	45d0 <z_arm_interrupt_init>
	z_cstart();
    41a0:	f00a fed4 	bl	ef4c <z_cstart>
    41a4:	e000ed00 	.word	0xe000ed00
    41a8:	00000000 	.word	0x00000000

000041ac <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    41ac:	4a0a      	ldr	r2, [pc, #40]	; (41d8 <arch_swap+0x2c>)
    41ae:	6893      	ldr	r3, [r2, #8]
    41b0:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	_current->arch.swap_return_value = _k_neg_eagain;
    41b4:	4909      	ldr	r1, [pc, #36]	; (41dc <arch_swap+0x30>)
    41b6:	6809      	ldr	r1, [r1, #0]
    41b8:	f8c3 10ac 	str.w	r1, [r3, #172]	; 0xac

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    41bc:	4908      	ldr	r1, [pc, #32]	; (41e0 <arch_swap+0x34>)
    41be:	684b      	ldr	r3, [r1, #4]
    41c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    41c4:	604b      	str	r3, [r1, #4]
    41c6:	2300      	movs	r3, #0
    41c8:	f383 8811 	msr	BASEPRI, r3
    41cc:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    41d0:	6893      	ldr	r3, [r2, #8]
}
    41d2:	f8d3 00ac 	ldr.w	r0, [r3, #172]	; 0xac
    41d6:	4770      	bx	lr
    41d8:	200078ac 	.word	0x200078ac
    41dc:	0002765c 	.word	0x0002765c
    41e0:	e000ed00 	.word	0xe000ed00

000041e4 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    41e4:	4913      	ldr	r1, [pc, #76]	; (4234 <z_arm_pendsv+0x50>)
    ldr r2, [r1, #_kernel_offset_to_current]
    41e6:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    41e8:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    41ec:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    41ee:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    41f2:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    41f6:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    41f8:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    41fc:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    4200:	4f0d      	ldr	r7, [pc, #52]	; (4238 <z_arm_pendsv+0x54>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    4202:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    4206:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    4208:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    420a:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    420c:	f8d2 00a8 	ldr.w	r0, [r2, #168]	; 0xa8
    movs r3, #0
    4210:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    4212:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    4216:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    421a:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    421c:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    421e:	f000 fa79 	bl	4714 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    4222:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    4226:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    422a:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    422e:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    4232:	4770      	bx	lr
    ldr r1, =_kernel
    4234:	200078ac 	.word	0x200078ac
    ldr v4, =_SCS_ICSR
    4238:	e000ed04 	.word	0xe000ed04

0000423c <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    423c:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    4240:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    4242:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    4246:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    424a:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    424c:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    4250:	2902      	cmp	r1, #2
    beq _oops
    4252:	d0ff      	beq.n	4254 <_oops>

00004254 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    4254:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    4256:	f00e f98f 	bl	12578 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    425a:	bd01      	pop	{r0, pc}

0000425c <arch_new_thread>:
 * of the ESF.
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     char *stack_ptr, k_thread_entry_t entry,
		     void *p1, void *p2, void *p3)
{
    425c:	b410      	push	{r4}
		thread->stack_info.size -= FP_GUARD_EXTRA_SIZE;
	}
#endif /* FP_GUARD_EXTRA_SIZE */
#endif /* CONFIG_MPU_STACK_GUARD */

	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    425e:	f1a2 0420 	sub.w	r4, r2, #32
		iframe->pc = (uint32_t)arch_user_mode_enter;
	} else {
		iframe->pc = (uint32_t)z_thread_entry;
	}
#else
	iframe->pc = (uint32_t)z_thread_entry;
    4262:	490d      	ldr	r1, [pc, #52]	; (4298 <arch_new_thread+0x3c>)
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
    4264:	f021 0101 	bic.w	r1, r1, #1
    4268:	f842 1c08 	str.w	r1, [r2, #-8]
#endif
	iframe->a1 = (uint32_t)entry;
    426c:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    4270:	9b01      	ldr	r3, [sp, #4]
    4272:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
    4276:	9b02      	ldr	r3, [sp, #8]
    4278:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    427c:	9b03      	ldr	r3, [sp, #12]
    427e:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    4282:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    4286:	f842 3c04 	str.w	r3, [r2, #-4]
#if defined(CONFIG_COMPILER_ISA_THUMB2)
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
    428a:	6504      	str	r4, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    428c:	2300      	movs	r3, #0
    428e:	f8c0 30a8 	str.w	r3, [r0, #168]	; 0xa8
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    4292:	bc10      	pop	{r4}
    4294:	4770      	bx	lr
    4296:	bf00      	nop
    4298:	00012005 	.word	0x00012005

0000429c <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    429c:	4b16      	ldr	r3, [pc, #88]	; (42f8 <z_check_thread_stack_fail+0x5c>)
    429e:	689a      	ldr	r2, [r3, #8]

	if (thread == NULL) {
    42a0:	b1da      	cbz	r2, 42da <z_check_thread_stack_fail+0x3e>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    42a2:	f110 0f16 	cmn.w	r0, #22
    42a6:	d01a      	beq.n	42de <z_check_thread_stack_fail+0x42>
{
    42a8:	b410      	push	{r4}
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    42aa:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
    42ae:	f1a3 0420 	sub.w	r4, r3, #32
    42b2:	4284      	cmp	r4, r0
    42b4:	d805      	bhi.n	42c2 <z_check_thread_stack_fail+0x26>
    42b6:	4283      	cmp	r3, r0
    42b8:	d908      	bls.n	42cc <z_check_thread_stack_fail+0x30>
    42ba:	428b      	cmp	r3, r1
    42bc:	d808      	bhi.n	42d0 <z_check_thread_stack_fail+0x34>
    42be:	2100      	movs	r1, #0
    42c0:	e000      	b.n	42c4 <z_check_thread_stack_fail+0x28>
    42c2:	2100      	movs	r1, #0
    42c4:	b931      	cbnz	r1, 42d4 <z_check_thread_stack_fail+0x38>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    42c6:	2000      	movs	r0, #0
}
    42c8:	bc10      	pop	{r4}
    42ca:	4770      	bx	lr
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    42cc:	2100      	movs	r1, #0
    42ce:	e7f9      	b.n	42c4 <z_check_thread_stack_fail+0x28>
    42d0:	2101      	movs	r1, #1
    42d2:	e7f7      	b.n	42c4 <z_check_thread_stack_fail+0x28>
		return thread->stack_info.start;
    42d4:	f8d2 0098 	ldr.w	r0, [r2, #152]	; 0x98
    42d8:	e7f6      	b.n	42c8 <z_check_thread_stack_fail+0x2c>
		return 0;
    42da:	2000      	movs	r0, #0
    42dc:	4770      	bx	lr
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    42de:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
    42e2:	428b      	cmp	r3, r1
    42e4:	bf94      	ite	ls
    42e6:	2100      	movls	r1, #0
    42e8:	2101      	movhi	r1, #1
    42ea:	b909      	cbnz	r1, 42f0 <z_check_thread_stack_fail+0x54>
	return 0;
    42ec:	2000      	movs	r0, #0
}
    42ee:	4770      	bx	lr
		return thread->stack_info.start;
    42f0:	f8d2 0098 	ldr.w	r0, [r2, #152]	; 0x98
    42f4:	4770      	bx	lr
    42f6:	bf00      	nop
    42f8:	200078ac 	.word	0x200078ac

000042fc <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    42fc:	b508      	push	{r3, lr}
    42fe:	460d      	mov	r5, r1
    4300:	4614      	mov	r4, r2
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    4302:	4b08      	ldr	r3, [pc, #32]	; (4324 <arch_switch_to_main_thread+0x28>)
    4304:	6098      	str	r0, [r3, #8]
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    4306:	f000 fa05 	bl	4714 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    430a:	4620      	mov	r0, r4
    430c:	f385 8809 	msr	PSP, r5
    4310:	2100      	movs	r1, #0
    4312:	b663      	cpsie	if
    4314:	f381 8811 	msr	BASEPRI, r1
    4318:	f3bf 8f6f 	isb	sy
    431c:	2200      	movs	r2, #0
    431e:	2300      	movs	r3, #0
    4320:	f00d fe70 	bl	12004 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    4324:	200078ac 	.word	0x200078ac

00004328 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    4328:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    432a:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    432c:	4a0b      	ldr	r2, [pc, #44]	; (435c <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    432e:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    4330:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    4332:	bf1e      	ittt	ne
	movne	r1, #0
    4334:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    4336:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    4338:	f011 fc93 	blne	15c62 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    433c:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    433e:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    4342:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    4346:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    434a:	4905      	ldr	r1, [pc, #20]	; (4360 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    434c:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    434e:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    4350:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    4352:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    4356:	4903      	ldr	r1, [pc, #12]	; (4364 <_isr_wrapper+0x3c>)
	bx r1
    4358:	4708      	bx	r1
    435a:	0000      	.short	0x0000
	ldr r2, =_kernel
    435c:	200078ac 	.word	0x200078ac
	ldr r1, =_sw_isr_table
    4360:	00016ce8 	.word	0x00016ce8
	ldr r1, =z_arm_int_exit
    4364:	00004369 	.word	0x00004369

00004368 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    4368:	4b04      	ldr	r3, [pc, #16]	; (437c <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    436a:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    436c:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    436e:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    4370:	d003      	beq.n	437a <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    4372:	4903      	ldr	r1, [pc, #12]	; (4380 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    4374:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    4378:	600a      	str	r2, [r1, #0]

0000437a <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    437a:	4770      	bx	lr
	ldr r3, =_kernel
    437c:	200078ac 	.word	0x200078ac
	ldr r1, =_SCS_ICSR
    4380:	e000ed04 	.word	0xe000ed04

00004384 <bus_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return N/A
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
{
    4384:	b510      	push	{r4, lr}
    4386:	4614      	mov	r4, r2
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    4388:	4b12      	ldr	r3, [pc, #72]	; (43d4 <bus_fault+0x50>)
    438a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    438c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    438e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4390:	f413 7f00 	tst.w	r3, #512	; 0x200
    4394:	d00b      	beq.n	43ae <bus_fault+0x2a>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    4396:	4b0f      	ldr	r3, [pc, #60]	; (43d4 <bus_fault+0x50>)
    4398:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    439a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    439c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    43a0:	d005      	beq.n	43ae <bus_fault+0x2a>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    43a2:	b121      	cbz	r1, 43ae <bus_fault+0x2a>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    43a4:	4a0b      	ldr	r2, [pc, #44]	; (43d4 <bus_fault+0x50>)
    43a6:	6a93      	ldr	r3, [r2, #40]	; 0x28
    43a8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    43ac:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    43ae:	4b09      	ldr	r3, [pc, #36]	; (43d4 <bus_fault+0x50>)
    43b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    43b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    43b4:	f413 7f80 	tst.w	r3, #256	; 0x100
    43b8:	d101      	bne.n	43be <bus_fault+0x3a>
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    43ba:	4b06      	ldr	r3, [pc, #24]	; (43d4 <bus_fault+0x50>)
    43bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    43be:	4a05      	ldr	r2, [pc, #20]	; (43d4 <bus_fault+0x50>)
    43c0:	6a93      	ldr	r3, [r2, #40]	; 0x28
    43c2:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    43c6:	6293      	str	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    43c8:	2101      	movs	r1, #1
    43ca:	f00e f8ee 	bl	125aa <memory_fault_recoverable>
    43ce:	7020      	strb	r0, [r4, #0]

	return reason;
}
    43d0:	2000      	movs	r0, #0
    43d2:	bd10      	pop	{r4, pc}
    43d4:	e000ed00 	.word	0xe000ed00

000043d8 <usage_fault>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    43d8:	4b07      	ldr	r3, [pc, #28]	; (43f8 <usage_fault+0x20>)
    43da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    43dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    43de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    43e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    43e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    43e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    43e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    43e8:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    43ec:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    43f0:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    43f2:	2000      	movs	r0, #0
    43f4:	4770      	bx	lr
    43f6:	bf00      	nop
    43f8:	e000ed00 	.word	0xe000ed00

000043fc <mem_manage_fault>:
{
    43fc:	b570      	push	{r4, r5, r6, lr}
    43fe:	4605      	mov	r5, r0
    4400:	4616      	mov	r6, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    4402:	4b20      	ldr	r3, [pc, #128]	; (4484 <mem_manage_fault+0x88>)
    4404:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    4406:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    4408:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    440a:	f013 0f02 	tst.w	r3, #2
    440e:	d00c      	beq.n	442a <mem_manage_fault+0x2e>
		uint32_t temp = SCB->MMFAR;
    4410:	4b1c      	ldr	r3, [pc, #112]	; (4484 <mem_manage_fault+0x88>)
    4412:	6b58      	ldr	r0, [r3, #52]	; 0x34
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    4414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4416:	f013 0f80 	tst.w	r3, #128	; 0x80
    441a:	d025      	beq.n	4468 <mem_manage_fault+0x6c>
			if (from_hard_fault != 0) {
    441c:	b139      	cbz	r1, 442e <mem_manage_fault+0x32>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    441e:	4a19      	ldr	r2, [pc, #100]	; (4484 <mem_manage_fault+0x88>)
    4420:	6a93      	ldr	r3, [r2, #40]	; 0x28
    4422:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    4426:	6293      	str	r3, [r2, #40]	; 0x28
    4428:	e001      	b.n	442e <mem_manage_fault+0x32>
	uint32_t mmfar = -EINVAL;
    442a:	f06f 0015 	mvn.w	r0, #21
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    442e:	4b15      	ldr	r3, [pc, #84]	; (4484 <mem_manage_fault+0x88>)
    4430:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    4432:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    4434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4436:	f013 0f10 	tst.w	r3, #16
    443a:	d104      	bne.n	4446 <mem_manage_fault+0x4a>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    443c:	4b11      	ldr	r3, [pc, #68]	; (4484 <mem_manage_fault+0x88>)
    443e:	6a9c      	ldr	r4, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    4440:	f014 0402 	ands.w	r4, r4, #2
    4444:	d004      	beq.n	4450 <mem_manage_fault+0x54>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    4446:	4b0f      	ldr	r3, [pc, #60]	; (4484 <mem_manage_fault+0x88>)
    4448:	685c      	ldr	r4, [r3, #4]
    444a:	f414 6400 	ands.w	r4, r4, #2048	; 0x800
    444e:	d10e      	bne.n	446e <mem_manage_fault+0x72>
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    4450:	4a0c      	ldr	r2, [pc, #48]	; (4484 <mem_manage_fault+0x88>)
    4452:	6a93      	ldr	r3, [r2, #40]	; 0x28
    4454:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    4458:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    445a:	2101      	movs	r1, #1
    445c:	4628      	mov	r0, r5
    445e:	f00e f8a4 	bl	125aa <memory_fault_recoverable>
    4462:	7030      	strb	r0, [r6, #0]
}
    4464:	4620      	mov	r0, r4
    4466:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t mmfar = -EINVAL;
    4468:	f06f 0015 	mvn.w	r0, #21
    446c:	e7df      	b.n	442e <mem_manage_fault+0x32>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    446e:	4629      	mov	r1, r5
    4470:	f7ff ff14 	bl	429c <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    4474:	4604      	mov	r4, r0
    4476:	2800      	cmp	r0, #0
    4478:	d0ea      	beq.n	4450 <mem_manage_fault+0x54>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    447a:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    447e:	2402      	movs	r4, #2
    4480:	e7e6      	b.n	4450 <mem_manage_fault+0x54>
    4482:	bf00      	nop
    4484:	e000ed00 	.word	0xe000ed00

00004488 <hard_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t hard_fault(z_arch_esf_t *esf, bool *recoverable)
{
    4488:	b510      	push	{r4, lr}
    448a:	4604      	mov	r4, r0
		reason = esf->basic.r0;
	}

	*recoverable = memory_fault_recoverable(esf, true);
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	*recoverable = false;
    448c:	2300      	movs	r3, #0
    448e:	700b      	strb	r3, [r1, #0]

	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    4490:	4b1b      	ldr	r3, [pc, #108]	; (4500 <hard_fault+0x78>)
    4492:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    4494:	f010 0002 	ands.w	r0, r0, #2
    4498:	d12d      	bne.n	44f6 <hard_fault+0x6e>
		PR_EXC("  Bus fault on vector table read");
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    449a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    449c:	2b00      	cmp	r3, #0
    449e:	db2b      	blt.n	44f8 <hard_fault+0x70>
		PR_EXC("  Debug event");
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    44a0:	4b17      	ldr	r3, [pc, #92]	; (4500 <hard_fault+0x78>)
    44a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    44a4:	f013 4380 	ands.w	r3, r3, #1073741824	; 0x40000000
    44a8:	d027      	beq.n	44fa <hard_fault+0x72>
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    44aa:	69a3      	ldr	r3, [r4, #24]
	uint16_t fault_insn = *(ret_addr - 1);
    44ac:	f833 2c02 	ldrh.w	r2, [r3, #-2]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    44b0:	f64d 7302 	movw	r3, #57090	; 0xdf02
    44b4:	429a      	cmp	r2, r3
    44b6:	d010      	beq.n	44da <hard_fault+0x52>
		PR_EXC("  Fault escalation (see below)");
		if (z_arm_is_synchronous_svc(esf)) {
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
			reason = esf->basic.r0;
		} else if (SCB_MMFSR != 0) {
    44b8:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    44bc:	f603 6326 	addw	r3, r3, #3622	; 0xe26
    44c0:	781b      	ldrb	r3, [r3, #0]
    44c2:	b963      	cbnz	r3, 44de <hard_fault+0x56>
			reason = mem_manage_fault(esf, 1, recoverable);
		} else if (SCB_BFSR != 0) {
    44c4:	4b0f      	ldr	r3, [pc, #60]	; (4504 <hard_fault+0x7c>)
    44c6:	781b      	ldrb	r3, [r3, #0]
    44c8:	b97b      	cbnz	r3, 44ea <hard_fault+0x62>
			reason = bus_fault(esf, 1, recoverable);
		} else if (SCB_UFSR != 0) {
    44ca:	4b0f      	ldr	r3, [pc, #60]	; (4508 <hard_fault+0x80>)
    44cc:	881b      	ldrh	r3, [r3, #0]
    44ce:	b29b      	uxth	r3, r3
    44d0:	b193      	cbz	r3, 44f8 <hard_fault+0x70>
			reason = usage_fault(esf);
    44d2:	4620      	mov	r0, r4
    44d4:	f7ff ff80 	bl	43d8 <usage_fault>
    44d8:	e00e      	b.n	44f8 <hard_fault+0x70>
			reason = esf->basic.r0;
    44da:	6820      	ldr	r0, [r4, #0]
    44dc:	e00c      	b.n	44f8 <hard_fault+0x70>
			reason = mem_manage_fault(esf, 1, recoverable);
    44de:	460a      	mov	r2, r1
    44e0:	2101      	movs	r1, #1
    44e2:	4620      	mov	r0, r4
    44e4:	f7ff ff8a 	bl	43fc <mem_manage_fault>
    44e8:	e006      	b.n	44f8 <hard_fault+0x70>
			reason = bus_fault(esf, 1, recoverable);
    44ea:	460a      	mov	r2, r1
    44ec:	2101      	movs	r1, #1
    44ee:	4620      	mov	r0, r4
    44f0:	f7ff ff48 	bl	4384 <bus_fault>
    44f4:	e000      	b.n	44f8 <hard_fault+0x70>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    44f6:	2000      	movs	r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	return reason;
}
    44f8:	bd10      	pop	{r4, pc}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    44fa:	4618      	mov	r0, r3
	return reason;
    44fc:	e7fc      	b.n	44f8 <hard_fault+0x70>
    44fe:	bf00      	nop
    4500:	e000ed00 	.word	0xe000ed00
    4504:	e000ed29 	.word	0xe000ed29
    4508:	e000ed2a 	.word	0xe000ed2a

0000450c <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    450c:	b5f0      	push	{r4, r5, r6, r7, lr}
    450e:	b08b      	sub	sp, #44	; 0x2c
    4510:	460c      	mov	r4, r1
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    4512:	4b25      	ldr	r3, [pc, #148]	; (45a8 <z_arm_fault+0x9c>)
    4514:	6859      	ldr	r1, [r3, #4]
    4516:	f3c1 0108 	ubfx	r1, r1, #0, #9
    451a:	2300      	movs	r3, #0
    451c:	f383 8811 	msr	BASEPRI, r3
    4520:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    4524:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    4528:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    452c:	d115      	bne.n	455a <z_arm_fault+0x4e>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    452e:	f002 030c 	and.w	r3, r2, #12
    4532:	2b08      	cmp	r3, #8
    4534:	d014      	beq.n	4560 <z_arm_fault+0x54>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    4536:	f012 0f08 	tst.w	r2, #8
    453a:	d00b      	beq.n	4554 <z_arm_fault+0x48>
	*nested_exc = false;
    453c:	2700      	movs	r7, #0

#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
    453e:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    4542:	4620      	mov	r0, r4
    4544:	f00e f836 	bl	125b4 <fault_handle>
    4548:	4606      	mov	r6, r0
	if (recoverable) {
    454a:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    454e:	b153      	cbz	r3, 4566 <z_arm_fault+0x5a>
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
	}

	z_arm_fatal_error(reason, &esf_copy);
}
    4550:	b00b      	add	sp, #44	; 0x2c
    4552:	bdf0      	pop	{r4, r5, r6, r7, pc}
			ptr_esf = (z_arch_esf_t *)msp;
    4554:	4604      	mov	r4, r0
			*nested_exc = true;
    4556:	2701      	movs	r7, #1
    4558:	e7f1      	b.n	453e <z_arm_fault+0x32>
	*nested_exc = false;
    455a:	2700      	movs	r7, #0
		return NULL;
    455c:	463c      	mov	r4, r7
    455e:	e7ee      	b.n	453e <z_arm_fault+0x32>
	*nested_exc = false;
    4560:	2700      	movs	r7, #0
		return NULL;
    4562:	463c      	mov	r4, r7
    4564:	e7eb      	b.n	453e <z_arm_fault+0x32>
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    4566:	ad01      	add	r5, sp, #4
    4568:	6820      	ldr	r0, [r4, #0]
    456a:	6861      	ldr	r1, [r4, #4]
    456c:	68a2      	ldr	r2, [r4, #8]
    456e:	68e3      	ldr	r3, [r4, #12]
    4570:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    4572:	6920      	ldr	r0, [r4, #16]
    4574:	6961      	ldr	r1, [r4, #20]
    4576:	69a2      	ldr	r2, [r4, #24]
    4578:	69e3      	ldr	r3, [r4, #28]
    457a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
	if (nested_exc) {
    457c:	b14f      	cbz	r7, 4592 <z_arm_fault+0x86>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    457e:	9b08      	ldr	r3, [sp, #32]
    4580:	f3c3 0208 	ubfx	r2, r3, #0, #9
    4584:	b95a      	cbnz	r2, 459e <z_arm_fault+0x92>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    4586:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    458a:	ea6f 2343 	mvn.w	r3, r3, lsl #9
    458e:	9308      	str	r3, [sp, #32]
    4590:	e005      	b.n	459e <z_arm_fault+0x92>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    4592:	9b08      	ldr	r3, [sp, #32]
    4594:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    4598:	f023 0301 	bic.w	r3, r3, #1
    459c:	9308      	str	r3, [sp, #32]
	z_arm_fatal_error(reason, &esf_copy);
    459e:	a901      	add	r1, sp, #4
    45a0:	4630      	mov	r0, r6
    45a2:	f00d ffe5 	bl	12570 <z_arm_fatal_error>
    45a6:	e7d3      	b.n	4550 <z_arm_fault+0x44>
    45a8:	e000ed00 	.word	0xe000ed00

000045ac <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    45ac:	4a02      	ldr	r2, [pc, #8]	; (45b8 <z_arm_fault_init+0xc>)
    45ae:	6953      	ldr	r3, [r2, #20]
    45b0:	f043 0310 	orr.w	r3, r3, #16
    45b4:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    45b6:	4770      	bx	lr
    45b8:	e000ed00 	.word	0xe000ed00

000045bc <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    45bc:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    45c0:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    45c4:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    45c6:	4672      	mov	r2, lr
	bl z_arm_fault
    45c8:	f7ff ffa0 	bl	450c <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    45cc:	bd01      	pop	{r0, pc}
    45ce:	bf00      	nop

000045d0 <z_arm_interrupt_init>:
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    45d0:	2200      	movs	r2, #0

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    45d2:	e006      	b.n	45e2 <z_arm_interrupt_init+0x12>
    45d4:	f002 010f 	and.w	r1, r2, #15
    45d8:	4b09      	ldr	r3, [pc, #36]	; (4600 <z_arm_interrupt_init+0x30>)
    45da:	440b      	add	r3, r1
    45dc:	2120      	movs	r1, #32
    45de:	7619      	strb	r1, [r3, #24]
    45e0:	3201      	adds	r2, #1
    45e2:	2a2f      	cmp	r2, #47	; 0x2f
    45e4:	dc0a      	bgt.n	45fc <z_arm_interrupt_init+0x2c>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
    45e6:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
    45e8:	2b00      	cmp	r3, #0
    45ea:	dbf3      	blt.n	45d4 <z_arm_interrupt_init+0x4>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    45ec:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    45f0:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    45f4:	2120      	movs	r1, #32
    45f6:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    45fa:	e7f1      	b.n	45e0 <z_arm_interrupt_init+0x10>
	}
}
    45fc:	4770      	bx	lr
    45fe:	bf00      	nop
    4600:	e000ecfc 	.word	0xe000ecfc

00004604 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    4604:	2000      	movs	r0, #0
    msr CONTROL, r0
    4606:	f380 8814 	msr	CONTROL, r0
    isb
    460a:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    460e:	f012 fae5 	bl	16bdc <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    4612:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    4614:	490d      	ldr	r1, [pc, #52]	; (464c <__start+0x48>)
    str r0, [r1]
    4616:	6008      	str	r0, [r1, #0]
    dsb
    4618:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    461c:	480c      	ldr	r0, [pc, #48]	; (4650 <__start+0x4c>)
    msr msp, r0
    461e:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    4622:	f000 f829 	bl	4678 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    4626:	2020      	movs	r0, #32
    msr BASEPRI, r0
    4628:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    462c:	4809      	ldr	r0, [pc, #36]	; (4654 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    462e:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    4632:	1840      	adds	r0, r0, r1
    msr PSP, r0
    4634:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    4638:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    463c:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    463e:	4308      	orrs	r0, r1
    msr CONTROL, r0
    4640:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    4644:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    4648:	f7ff fd94 	bl	4174 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    464c:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    4650:	2000fae0 	.word	0x2000fae0
    ldr r0, =z_interrupt_stacks
    4654:	2000fc60 	.word	0x2000fc60

00004658 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    4658:	4b06      	ldr	r3, [pc, #24]	; (4674 <z_arm_clear_arm_mpu_config+0x1c>)
    465a:	6818      	ldr	r0, [r3, #0]
	int num_regions =
    465c:	f3c0 2007 	ubfx	r0, r0, #8, #8

	for (i = 0; i < num_regions; i++) {
    4660:	2300      	movs	r3, #0
    4662:	4283      	cmp	r3, r0
    4664:	da05      	bge.n	4672 <z_arm_clear_arm_mpu_config+0x1a>
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
    4666:	4a03      	ldr	r2, [pc, #12]	; (4674 <z_arm_clear_arm_mpu_config+0x1c>)
    4668:	6093      	str	r3, [r2, #8]
  MPU->RASR = 0U;
    466a:	2100      	movs	r1, #0
    466c:	6111      	str	r1, [r2, #16]
    466e:	3301      	adds	r3, #1
    4670:	e7f7      	b.n	4662 <z_arm_clear_arm_mpu_config+0xa>
		ARM_MPU_ClrRegion(i);
	}
}
    4672:	4770      	bx	lr
    4674:	e000ed90 	.word	0xe000ed90

00004678 <z_arm_init_arch_hw_at_boot>:
 * components and core registers.
 *
 * @return N/A
 */
void z_arm_init_arch_hw_at_boot(void)
{
    4678:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    467a:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    467c:	2400      	movs	r4, #0
    467e:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    4682:	f7ff ffe9 	bl	4658 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    4686:	4623      	mov	r3, r4
    4688:	e008      	b.n	469c <z_arm_init_arch_hw_at_boot+0x24>
		NVIC->ICER[i] = 0xFFFFFFFF;
    468a:	f103 0120 	add.w	r1, r3, #32
    468e:	4a0e      	ldr	r2, [pc, #56]	; (46c8 <z_arm_init_arch_hw_at_boot+0x50>)
    4690:	f04f 30ff 	mov.w	r0, #4294967295
    4694:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    4698:	3301      	adds	r3, #1
    469a:	b2db      	uxtb	r3, r3
    469c:	2b07      	cmp	r3, #7
    469e:	d9f4      	bls.n	468a <z_arm_init_arch_hw_at_boot+0x12>
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    46a0:	2300      	movs	r3, #0
    46a2:	e008      	b.n	46b6 <z_arm_init_arch_hw_at_boot+0x3e>
		NVIC->ICPR[i] = 0xFFFFFFFF;
    46a4:	f103 0160 	add.w	r1, r3, #96	; 0x60
    46a8:	4a07      	ldr	r2, [pc, #28]	; (46c8 <z_arm_init_arch_hw_at_boot+0x50>)
    46aa:	f04f 30ff 	mov.w	r0, #4294967295
    46ae:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    46b2:	3301      	adds	r3, #1
    46b4:	b2db      	uxtb	r3, r3
    46b6:	2b07      	cmp	r3, #7
    46b8:	d9f4      	bls.n	46a4 <z_arm_init_arch_hw_at_boot+0x2c>
  __ASM volatile ("cpsie i" : : : "memory");
    46ba:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    46bc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    46c0:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    46c4:	bd10      	pop	{r4, pc}
    46c6:	bf00      	nop
    46c8:	e000e100 	.word	0xe000e100

000046cc <z_impl_k_thread_abort>:
#include <kswap.h>
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
    46cc:	b508      	push	{r3, lr}
	if (_current == thread) {
    46ce:	4b08      	ldr	r3, [pc, #32]	; (46f0 <z_impl_k_thread_abort+0x24>)
    46d0:	689b      	ldr	r3, [r3, #8]
    46d2:	4283      	cmp	r3, r0
    46d4:	d002      	beq.n	46dc <z_impl_k_thread_abort+0x10>
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
		}
	}

	z_thread_abort(thread);
    46d6:	f00b fa95 	bl	fc04 <z_thread_abort>
}
    46da:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    46dc:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    46e0:	2b00      	cmp	r3, #0
    46e2:	d0f8      	beq.n	46d6 <z_impl_k_thread_abort+0xa>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    46e4:	4a03      	ldr	r2, [pc, #12]	; (46f4 <z_impl_k_thread_abort+0x28>)
    46e6:	6853      	ldr	r3, [r2, #4]
    46e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    46ec:	6053      	str	r3, [r2, #4]
    46ee:	e7f2      	b.n	46d6 <z_impl_k_thread_abort+0xa>
    46f0:	200078ac 	.word	0x200078ac
    46f4:	e000ed00 	.word	0xe000ed00

000046f8 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    46f8:	b508      	push	{r3, lr}
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    46fa:	4b03      	ldr	r3, [pc, #12]	; (4708 <z_arm_configure_static_mpu_regions+0x10>)
    46fc:	4a03      	ldr	r2, [pc, #12]	; (470c <z_arm_configure_static_mpu_regions+0x14>)
    46fe:	2101      	movs	r1, #1
    4700:	4803      	ldr	r0, [pc, #12]	; (4710 <z_arm_configure_static_mpu_regions+0x18>)
    4702:	f00d ffdd 	bl	126c0 <arm_core_mpu_configure_static_mpu_regions>
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    4706:	bd08      	pop	{r3, pc}
    4708:	20040000 	.word	0x20040000
    470c:	20000000 	.word	0x20000000
    4710:	00024a08 	.word	0x00024a08

00004714 <z_arm_configure_dynamic_mpu_regions>:
 *
 * This function is not inherently thread-safe, but the memory domain
 * spinlock needs to be held anyway.
 */
void z_arm_configure_dynamic_mpu_regions(struct k_thread *thread)
{
    4714:	b508      	push	{r3, lr}
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    4716:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
    471a:	3b20      	subs	r3, #32
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    471c:	4804      	ldr	r0, [pc, #16]	; (4730 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    471e:	6003      	str	r3, [r0, #0]
	dynamic_regions[region_num].size = guard_size;
    4720:	2320      	movs	r3, #32
    4722:	6043      	str	r3, [r0, #4]
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    4724:	4b03      	ldr	r3, [pc, #12]	; (4734 <z_arm_configure_dynamic_mpu_regions+0x20>)
    4726:	6083      	str	r3, [r0, #8]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    4728:	2101      	movs	r1, #1
    472a:	f00d ffcd 	bl	126c8 <arm_core_mpu_configure_dynamic_mpu_regions>
						   region_num);
}
    472e:	bd08      	pop	{r3, pc}
    4730:	20007280 	.word	0x20007280
    4734:	150b0000 	.word	0x150b0000

00004738 <region_init>:
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    4738:	4a06      	ldr	r2, [pc, #24]	; (4754 <region_init+0x1c>)
    473a:	6090      	str	r0, [r2, #8]

	set_region_base_address(region_conf->base & MPU_RBAR_ADDR_Msk);
	set_region_attributes(region_conf->attr.rasr);
	set_region_size(region_conf->size | MPU_RASR_ENABLE_Msk);
#else
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    473c:	680b      	ldr	r3, [r1, #0]
    473e:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    4742:	4303      	orrs	r3, r0
    4744:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    4748:	60d3      	str	r3, [r2, #12]
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    474a:	688b      	ldr	r3, [r1, #8]
    474c:	f043 0301 	orr.w	r3, r3, #1
    4750:	6113      	str	r3, [r2, #16]
	LOG_DBG("[%d] 0x%08x 0x%08x",
		index, region_conf->base, region_conf->attr.rasr);
#endif
}
    4752:	4770      	bx	lr
    4754:	e000ed90 	.word	0xe000ed90

00004758 <mpu_configure_static_mpu_regions>:
 */
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
    4758:	b510      	push	{r4, lr}
	int mpu_reg_index = static_regions_num;
    475a:	4c03      	ldr	r4, [pc, #12]	; (4768 <mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    475c:	2301      	movs	r3, #1
    475e:	7822      	ldrb	r2, [r4, #0]
    4760:	f00d ff86 	bl	12670 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    4764:	7020      	strb	r0, [r4, #0]

	return mpu_reg_index;
}
    4766:	bd10      	pop	{r4, pc}
    4768:	20007919 	.word	0x20007919

0000476c <mpu_configure_dynamic_mpu_regions>:
 * If the dynamic MPU regions configuration has not been successfully
 * performed, the error signal is propagated to the caller of the function.
 */
static int mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    476c:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    476e:	2300      	movs	r3, #0
    4770:	4a08      	ldr	r2, [pc, #32]	; (4794 <mpu_configure_dynamic_mpu_regions+0x28>)
    4772:	7812      	ldrb	r2, [r2, #0]
    4774:	f00d ff7c 	bl	12670 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    4778:	f110 0f16 	cmn.w	r0, #22
    477c:	d008      	beq.n	4790 <mpu_configure_dynamic_mpu_regions+0x24>

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    477e:	4603      	mov	r3, r0
    4780:	2b07      	cmp	r3, #7
    4782:	dc05      	bgt.n	4790 <mpu_configure_dynamic_mpu_regions+0x24>
  MPU->RNR = rnr;
    4784:	4a04      	ldr	r2, [pc, #16]	; (4798 <mpu_configure_dynamic_mpu_regions+0x2c>)
    4786:	6093      	str	r3, [r2, #8]
  MPU->RASR = 0U;
    4788:	2100      	movs	r1, #0
    478a:	6111      	str	r1, [r2, #16]
    478c:	3301      	adds	r3, #1
    478e:	e7f7      	b.n	4780 <mpu_configure_dynamic_mpu_regions+0x14>
			ARM_MPU_ClrRegion(i);
		}
	}

	return mpu_reg_index;
}
    4790:	bd08      	pop	{r3, pc}
    4792:	bf00      	nop
    4794:	20007919 	.word	0x20007919
    4798:	e000ed90 	.word	0xe000ed90

0000479c <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    479c:	4b03      	ldr	r3, [pc, #12]	; (47ac <arm_core_mpu_enable+0x10>)
    479e:	2205      	movs	r2, #5
    47a0:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    47a2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    47a6:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    47aa:	4770      	bx	lr
    47ac:	e000ed90 	.word	0xe000ed90

000047b0 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    47b0:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    47b4:	4b01      	ldr	r3, [pc, #4]	; (47bc <arm_core_mpu_disable+0xc>)
    47b6:	2200      	movs	r2, #0
    47b8:	605a      	str	r2, [r3, #4]
}
    47ba:	4770      	bx	lr
    47bc:	e000ed90 	.word	0xe000ed90

000047c0 <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
    47c0:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    47c2:	4b0e      	ldr	r3, [pc, #56]	; (47fc <z_arm_mpu_init+0x3c>)
    47c4:	681d      	ldr	r5, [r3, #0]
    47c6:	2d08      	cmp	r5, #8
    47c8:	d815      	bhi.n	47f6 <z_arm_mpu_init+0x36>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    47ca:	f7ff fff1 	bl	47b0 <arm_core_mpu_disable>

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    47ce:	2400      	movs	r4, #0
    47d0:	42a5      	cmp	r5, r4
    47d2:	d90a      	bls.n	47ea <z_arm_mpu_init+0x2a>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    47d4:	4b09      	ldr	r3, [pc, #36]	; (47fc <z_arm_mpu_init+0x3c>)
    47d6:	6859      	ldr	r1, [r3, #4]
    47d8:	eb04 0244 	add.w	r2, r4, r4, lsl #1
    47dc:	0093      	lsls	r3, r2, #2
    47de:	4419      	add	r1, r3
    47e0:	4620      	mov	r0, r4
    47e2:	f7ff ffa9 	bl	4738 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    47e6:	3401      	adds	r4, #1
    47e8:	e7f2      	b.n	47d0 <z_arm_mpu_init+0x10>
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    47ea:	4b05      	ldr	r3, [pc, #20]	; (4800 <z_arm_mpu_init+0x40>)
    47ec:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
    47ee:	f7ff ffd5 	bl	479c <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    47f2:	2000      	movs	r0, #0
}
    47f4:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
    47f6:	f04f 30ff 	mov.w	r0, #4294967295
    47fa:	e7fb      	b.n	47f4 <z_arm_mpu_init+0x34>
    47fc:	00024a2c 	.word	0x00024a2c
    4800:	20007919 	.word	0x20007919

00004804 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    4804:	4b01      	ldr	r3, [pc, #4]	; (480c <__stdout_hook_install+0x8>)
    4806:	6018      	str	r0, [r3, #0]
}
    4808:	4770      	bx	lr
    480a:	bf00      	nop
    480c:	2000002c 	.word	0x2000002c

00004810 <z_impl_zephyr_read_stdin>:
{
	_stdin_hook = hook;
}

int z_impl_zephyr_read_stdin(char *buf, int nbytes)
{
    4810:	b570      	push	{r4, r5, r6, lr}
    4812:	4606      	mov	r6, r0
    4814:	460d      	mov	r5, r1
	int i = 0;

	for (i = 0; i < nbytes; i++) {
    4816:	2400      	movs	r4, #0
    4818:	e000      	b.n	481c <z_impl_zephyr_read_stdin+0xc>
    481a:	3401      	adds	r4, #1
    481c:	42ac      	cmp	r4, r5
    481e:	da08      	bge.n	4832 <z_impl_zephyr_read_stdin+0x22>
		*(buf + i) = _stdin_hook();
    4820:	4b05      	ldr	r3, [pc, #20]	; (4838 <z_impl_zephyr_read_stdin+0x28>)
    4822:	681b      	ldr	r3, [r3, #0]
    4824:	4798      	blx	r3
    4826:	5530      	strb	r0, [r6, r4]
		if ((*(buf + i) == '\n') || (*(buf + i) == '\r')) {
    4828:	280a      	cmp	r0, #10
    482a:	d001      	beq.n	4830 <z_impl_zephyr_read_stdin+0x20>
    482c:	280d      	cmp	r0, #13
    482e:	d1f4      	bne.n	481a <z_impl_zephyr_read_stdin+0xa>
			i++;
    4830:	3401      	adds	r4, #1
			break;
		}
	}
	return i;
}
    4832:	4620      	mov	r0, r4
    4834:	bd70      	pop	{r4, r5, r6, pc}
    4836:	bf00      	nop
    4838:	20000028 	.word	0x20000028

0000483c <z_impl_zephyr_write_stdout>:
}
#include <syscalls/zephyr_read_stdin_mrsh.c>
#endif

int z_impl_zephyr_write_stdout(const void *buffer, int nbytes)
{
    483c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    483e:	4605      	mov	r5, r0
    4840:	460f      	mov	r7, r1
	const char *buf = buffer;
	int i;

	for (i = 0; i < nbytes; i++) {
    4842:	2400      	movs	r4, #0
    4844:	e004      	b.n	4850 <z_impl_zephyr_write_stdout+0x14>
		if (*(buf + i) == '\n') {
			_stdout_hook('\r');
		}
		_stdout_hook(*(buf + i));
    4846:	4b09      	ldr	r3, [pc, #36]	; (486c <z_impl_zephyr_write_stdout+0x30>)
    4848:	681b      	ldr	r3, [r3, #0]
    484a:	7830      	ldrb	r0, [r6, #0]
    484c:	4798      	blx	r3
	for (i = 0; i < nbytes; i++) {
    484e:	3401      	adds	r4, #1
    4850:	42bc      	cmp	r4, r7
    4852:	da08      	bge.n	4866 <z_impl_zephyr_write_stdout+0x2a>
		if (*(buf + i) == '\n') {
    4854:	192e      	adds	r6, r5, r4
    4856:	5d2b      	ldrb	r3, [r5, r4]
    4858:	2b0a      	cmp	r3, #10
    485a:	d1f4      	bne.n	4846 <z_impl_zephyr_write_stdout+0xa>
			_stdout_hook('\r');
    485c:	4b03      	ldr	r3, [pc, #12]	; (486c <z_impl_zephyr_write_stdout+0x30>)
    485e:	681b      	ldr	r3, [r3, #0]
    4860:	200d      	movs	r0, #13
    4862:	4798      	blx	r3
    4864:	e7ef      	b.n	4846 <z_impl_zephyr_write_stdout+0xa>
	}
	return nbytes;
}
    4866:	4638      	mov	r0, r7
    4868:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    486a:	bf00      	nop
    486c:	2000002c 	.word	0x2000002c

00004870 <_exit>:
	return 0;
}
__weak FUNC_ALIAS(_fstat, fstat, int);

__weak void _exit(int status)
{
    4870:	b508      	push	{r3, lr}
	_write(1, "exit\n", 5);
    4872:	2205      	movs	r2, #5
    4874:	4902      	ldr	r1, [pc, #8]	; (4880 <_exit+0x10>)
    4876:	2001      	movs	r0, #1
    4878:	f00d ff37 	bl	126ea <_write>
	while (1) {
    487c:	e7fe      	b.n	487c <_exit+0xc>
    487e:	bf00      	nop
    4880:	00024a14 	.word	0x00024a14

00004884 <_sbrk>:
		;
	}
}

void *_sbrk(intptr_t count)
{
    4884:	4602      	mov	r2, r0
	void *ret, *ptr;

	ptr = ((char *)HEAP_BASE) + heap_sz;
    4886:	4b08      	ldr	r3, [pc, #32]	; (48a8 <_sbrk+0x24>)
    4888:	6819      	ldr	r1, [r3, #0]
    488a:	4b08      	ldr	r3, [pc, #32]	; (48ac <_sbrk+0x28>)
    488c:	18c8      	adds	r0, r1, r3

	if ((heap_sz + count) < MAX_HEAP_SIZE) {
    488e:	440a      	add	r2, r1
    4890:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
    4894:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
    4898:	429a      	cmp	r2, r3
    489a:	d202      	bcs.n	48a2 <_sbrk+0x1e>
		heap_sz += count;
    489c:	4b02      	ldr	r3, [pc, #8]	; (48a8 <_sbrk+0x24>)
    489e:	601a      	str	r2, [r3, #0]
		ret = ptr;
    48a0:	4770      	bx	lr
	} else {
		ret = (void *)-1;
    48a2:	f04f 30ff 	mov.w	r0, #4294967295
	}

	return ret;
}
    48a6:	4770      	bx	lr
    48a8:	2000728c 	.word	0x2000728c
    48ac:	20010480 	.word	0x20010480

000048b0 <sys_arch_reboot>:
    }
    else
    {
        p_gpregret = &((volatile uint32_t *)&p_reg->GPREGRET)[0];
    }
    *p_gpregret = val;
    48b0:	b2c0      	uxtb	r0, r0
    48b2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    48b6:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    48ba:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    48be:	4905      	ldr	r1, [pc, #20]	; (48d4 <sys_arch_reboot+0x24>)
    48c0:	68ca      	ldr	r2, [r1, #12]
    48c2:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    48c6:	4b04      	ldr	r3, [pc, #16]	; (48d8 <sys_arch_reboot+0x28>)
    48c8:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    48ca:	60cb      	str	r3, [r1, #12]
    48cc:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    48d0:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    48d2:	e7fd      	b.n	48d0 <sys_arch_reboot+0x20>
    48d4:	e000ed00 	.word	0xe000ed00
    48d8:	05fa0004 	.word	0x05fa0004

000048dc <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    48dc:	b130      	cbz	r0, 48ec <arch_busy_wait+0x10>

	return 0;
}

void arch_busy_wait(uint32_t time_us)
{
    48de:	b508      	push	{r3, lr}
    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    48e0:	0180      	lsls	r0, r0, #6
    48e2:	4b03      	ldr	r3, [pc, #12]	; (48f0 <arch_busy_wait+0x14>)
    48e4:	f043 0301 	orr.w	r3, r3, #1
    48e8:	4798      	blx	r3
	nrfx_coredep_delay_us(time_us);
}
    48ea:	bd08      	pop	{r3, pc}
    48ec:	4770      	bx	lr
    48ee:	bf00      	nop
    48f0:	00016fc0 	.word	0x00016fc0

000048f4 <get_hf_flags>:
static uint32_t *get_hf_flags(void)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;

	return &data->subsys[CLOCK_CONTROL_NRF_TYPE_HFCLK].flags;
}
    48f4:	4800      	ldr	r0, [pc, #0]	; (48f8 <get_hf_flags+0x4>)
    48f6:	4770      	bx	lr
    48f8:	200072e8 	.word	0x200072e8

000048fc <get_subsys>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    48fc:	4b01      	ldr	r3, [pc, #4]	; (4904 <get_subsys+0x8>)
    48fe:	1ac0      	subs	r0, r0, r3

	return (clock_control_subsys_t)offset;
}
    4900:	1140      	asrs	r0, r0, #5
    4902:	4770      	bx	lr
    4904:	200072a0 	.word	0x200072a0

00004908 <onoff_stop>:

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    4908:	b538      	push	{r3, r4, r5, lr}
    490a:	4605      	mov	r5, r0
    490c:	460c      	mov	r4, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    490e:	f7ff fff5 	bl	48fc <get_subsys>
    4912:	4601      	mov	r1, r0
    4914:	2240      	movs	r2, #64	; 0x40
    4916:	4803      	ldr	r0, [pc, #12]	; (4924 <onoff_stop+0x1c>)
    4918:	f00d ffbf 	bl	1289a <stop>
    491c:	4601      	mov	r1, r0
	notify(mgr, res);
    491e:	4628      	mov	r0, r5
    4920:	47a0      	blx	r4
}
    4922:	bd38      	pop	{r3, r4, r5, pc}
    4924:	00016c58 	.word	0x00016c58

00004928 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    4928:	b530      	push	{r4, r5, lr}
    492a:	b083      	sub	sp, #12
    492c:	4605      	mov	r5, r0
    492e:	460c      	mov	r4, r1
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    4930:	f7ff ffe4 	bl	48fc <get_subsys>
    4934:	4601      	mov	r1, r0
    4936:	2340      	movs	r3, #64	; 0x40
    4938:	9300      	str	r3, [sp, #0]
    493a:	4623      	mov	r3, r4
    493c:	4a05      	ldr	r2, [pc, #20]	; (4954 <onoff_start+0x2c>)
    493e:	4806      	ldr	r0, [pc, #24]	; (4958 <onoff_start+0x30>)
    4940:	f00d ffc5 	bl	128ce <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    4944:	1e01      	subs	r1, r0, #0
    4946:	db01      	blt.n	494c <onoff_start+0x24>
		notify(mgr, err);
	}
}
    4948:	b003      	add	sp, #12
    494a:	bd30      	pop	{r4, r5, pc}
		notify(mgr, err);
    494c:	4628      	mov	r0, r5
    494e:	47a0      	blx	r4
}
    4950:	e7fa      	b.n	4948 <onoff_start+0x20>
    4952:	bf00      	nop
    4954:	00012917 	.word	0x00012917
    4958:	00016c58 	.word	0x00016c58

0000495c <clock_event_handler>:
		__ASSERT_NO_MSG(false);
	}
}

static void clock_event_handler(nrfx_clock_evt_type_t event)
{
    495c:	b508      	push	{r3, lr}
	const struct device *dev = CLOCK_DEVICE;

	switch (event) {
    495e:	b110      	cbz	r0, 4966 <clock_event_handler+0xa>
    4960:	2801      	cmp	r0, #1
    4962:	d00d      	beq.n	4980 <clock_event_handler+0x24>
		break;
	default:
		__ASSERT_NO_MSG(0);
		break;
	}
}
    4964:	bd08      	pop	{r3, pc}
				get_sub_data(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    4966:	2100      	movs	r1, #0
    4968:	4808      	ldr	r0, [pc, #32]	; (498c <clock_event_handler+0x30>)
    496a:	f00d ff21 	bl	127b0 <get_sub_data>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    496e:	6883      	ldr	r3, [r0, #8]
    4970:	f013 0f07 	tst.w	r3, #7
    4974:	d1f6      	bne.n	4964 <clock_event_handler+0x8>
			clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    4976:	2100      	movs	r1, #0
    4978:	4804      	ldr	r0, [pc, #16]	; (498c <clock_event_handler+0x30>)
    497a:	f00d ff7c 	bl	12876 <clkstarted_handle>
    497e:	e7f1      	b.n	4964 <clock_event_handler+0x8>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    4980:	2101      	movs	r1, #1
    4982:	4802      	ldr	r0, [pc, #8]	; (498c <clock_event_handler+0x30>)
    4984:	f00d ff77 	bl	12876 <clkstarted_handle>
}
    4988:	e7ec      	b.n	4964 <clock_event_handler+0x8>
    498a:	bf00      	nop
    498c:	00016c58 	.word	0x00016c58

00004990 <generic_hfclk_start>:
{
    4990:	b510      	push	{r4, lr}
	__asm__ volatile(
    4992:	f04f 0320 	mov.w	r3, #32
    4996:	f3ef 8411 	mrs	r4, BASEPRI
    499a:	f383 8812 	msr	BASEPRI_MAX, r3
    499e:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    49a2:	4a13      	ldr	r2, [pc, #76]	; (49f0 <generic_hfclk_start+0x60>)
    49a4:	6813      	ldr	r3, [r2, #0]
    49a6:	f043 0302 	orr.w	r3, r3, #2
    49aa:	6013      	str	r3, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    49ac:	f013 0f01 	tst.w	r3, #1
    49b0:	d108      	bne.n	49c4 <generic_hfclk_start+0x34>
	bool already_started = false;
    49b2:	2300      	movs	r3, #0
	__asm__ volatile(
    49b4:	f384 8811 	msr	BASEPRI, r4
    49b8:	f3bf 8f6f 	isb	sy
	if (already_started) {
    49bc:	b99b      	cbnz	r3, 49e6 <generic_hfclk_start+0x56>
	hfclk_start();
    49be:	f00d ffb2 	bl	12926 <hfclk_start>
}
    49c2:	bd10      	pop	{r4, pc}
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    49c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    49c8:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    49cc:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    49d0:	f012 0f01 	tst.w	r2, #1
    49d4:	d101      	bne.n	49da <generic_hfclk_start+0x4a>
	bool already_started = false;
    49d6:	2300      	movs	r3, #0
    49d8:	e7ec      	b.n	49b4 <generic_hfclk_start+0x24>
			set_on_state(get_hf_flags());
    49da:	f7ff ff8b 	bl	48f4 <get_hf_flags>
    49de:	f00d ff37 	bl	12850 <set_on_state>
			already_started = true;
    49e2:	2301      	movs	r3, #1
    49e4:	e7e6      	b.n	49b4 <generic_hfclk_start+0x24>
		clkstarted_handle(CLOCK_DEVICE,
    49e6:	2100      	movs	r1, #0
    49e8:	4802      	ldr	r0, [pc, #8]	; (49f4 <generic_hfclk_start+0x64>)
    49ea:	f00d ff44 	bl	12876 <clkstarted_handle>
		return;
    49ee:	e7e8      	b.n	49c2 <generic_hfclk_start+0x32>
    49f0:	200072f8 	.word	0x200072f8
    49f4:	00016c58 	.word	0x00016c58

000049f8 <generic_hfclk_stop>:
{
    49f8:	b508      	push	{r3, lr}
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    49fa:	4b0a      	ldr	r3, [pc, #40]	; (4a24 <generic_hfclk_stop+0x2c>)
    49fc:	f3bf 8f5b 	dmb	ish
    4a00:	e853 2f00 	ldrex	r2, [r3]
    4a04:	f022 0102 	bic.w	r1, r2, #2
    4a08:	e843 1000 	strex	r0, r1, [r3]
    4a0c:	2800      	cmp	r0, #0
    4a0e:	d1f7      	bne.n	4a00 <generic_hfclk_stop+0x8>
    4a10:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    4a14:	f012 0f01 	tst.w	r2, #1
    4a18:	d000      	beq.n	4a1c <generic_hfclk_stop+0x24>
}
    4a1a:	bd08      	pop	{r3, pc}
	hfclk_stop();
    4a1c:	f00d ff8d 	bl	1293a <hfclk_stop>
    4a20:	e7fb      	b.n	4a1a <generic_hfclk_stop+0x22>
    4a22:	bf00      	nop
    4a24:	200072f8 	.word	0x200072f8

00004a28 <api_blocking_start>:
{
    4a28:	b500      	push	{lr}
    4a2a:	b085      	sub	sp, #20
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    4a2c:	f8cd d000 	str.w	sp, [sp]
    4a30:	f8cd d004 	str.w	sp, [sp, #4]
    4a34:	2300      	movs	r3, #0
    4a36:	9302      	str	r3, [sp, #8]
    4a38:	2301      	movs	r3, #1
    4a3a:	9303      	str	r3, [sp, #12]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    4a3c:	466b      	mov	r3, sp
    4a3e:	4a07      	ldr	r2, [pc, #28]	; (4a5c <api_blocking_start+0x34>)
    4a40:	f00d ff61 	bl	12906 <api_start>
	if (err < 0) {
    4a44:	2800      	cmp	r0, #0
    4a46:	db05      	blt.n	4a54 <api_blocking_start+0x2c>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke3(*(uintptr_t *)&sem, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    4a48:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    4a4c:	2300      	movs	r3, #0
    4a4e:	4668      	mov	r0, sp
    4a50:	f00a fcea 	bl	f428 <z_impl_k_sem_take>
}
    4a54:	b005      	add	sp, #20
    4a56:	f85d fb04 	ldr.w	pc, [sp], #4
    4a5a:	bf00      	nop
    4a5c:	0001294f 	.word	0x0001294f

00004a60 <clk_init>:
#endif /* NRF_CLOCK_HAS_HFCLKAUDIO */
#endif
}

static int clk_init(const struct device *dev)
{
    4a60:	b570      	push	{r4, r5, r6, lr}
    4a62:	4606      	mov	r6, r0
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    4a64:	2200      	movs	r2, #0
    4a66:	2101      	movs	r1, #1
    4a68:	4610      	mov	r0, r2
    4a6a:	f7ff fb69 	bl	4140 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    4a6e:	2000      	movs	r0, #0
    4a70:	f7ff fb48 	bl	4104 <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    4a74:	4811      	ldr	r0, [pc, #68]	; (4abc <clk_init+0x5c>)
    4a76:	f001 f969 	bl	5d4c <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    4a7a:	4b11      	ldr	r3, [pc, #68]	; (4ac0 <clk_init+0x60>)
    4a7c:	4298      	cmp	r0, r3
    4a7e:	d11a      	bne.n	4ab6 <clk_init+0x56>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    4a80:	f00e fa93 	bl	12faa <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
    4a84:	2400      	movs	r4, #0
    4a86:	e003      	b.n	4a90 <clk_init+0x30>
					 &transitions);
		if (err < 0) {
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    4a88:	2301      	movs	r3, #1
    4a8a:	60ab      	str	r3, [r5, #8]
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
    4a8c:	441c      	add	r4, r3
    4a8e:	b2e4      	uxtb	r4, r4
	for (enum clock_control_nrf_type i = 0;
    4a90:	2c01      	cmp	r4, #1
    4a92:	d80e      	bhi.n	4ab2 <clk_init+0x52>
						get_sub_data(dev, i);
    4a94:	4621      	mov	r1, r4
    4a96:	4630      	mov	r0, r6
    4a98:	f00d fe8a 	bl	127b0 <get_sub_data>
    4a9c:	4605      	mov	r5, r0
		err = onoff_manager_init(get_onoff_manager(dev, i),
    4a9e:	4621      	mov	r1, r4
    4aa0:	4630      	mov	r0, r6
    4aa2:	f00d fe90 	bl	127c6 <get_onoff_manager>
    4aa6:	4907      	ldr	r1, [pc, #28]	; (4ac4 <clk_init+0x64>)
    4aa8:	f00d fa34 	bl	11f14 <onoff_manager_init>
		if (err < 0) {
    4aac:	2800      	cmp	r0, #0
    4aae:	daeb      	bge.n	4a88 <clk_init+0x28>
    4ab0:	e000      	b.n	4ab4 <clk_init+0x54>
	}

	return 0;
    4ab2:	2000      	movs	r0, #0
}
    4ab4:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    4ab6:	f06f 0004 	mvn.w	r0, #4
    4aba:	e7fb      	b.n	4ab4 <clk_init+0x54>
    4abc:	0000495d 	.word	0x0000495d
    4ac0:	0bad0000 	.word	0x0bad0000
    4ac4:	00024a78 	.word	0x00024a78

00004ac8 <lfclk_spinwait>:
{
    4ac8:	b570      	push	{r4, r5, r6, lr}
    4aca:	4605      	mov	r5, r0
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    4acc:	2801      	cmp	r0, #1
    4ace:	d107      	bne.n	4ae0 <lfclk_spinwait+0x18>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    4ad0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4ad4:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    4ad8:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    4adc:	2b01      	cmp	r3, #1
    4ade:	d058      	beq.n	4b92 <lfclk_spinwait+0xca>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    4ae0:	f011 f8aa 	bl	15c38 <k_is_in_isr>
    4ae4:	b928      	cbnz	r0, 4af2 <lfclk_spinwait+0x2a>
	return !z_sys_post_kernel;
    4ae6:	4b2e      	ldr	r3, [pc, #184]	; (4ba0 <lfclk_spinwait+0xd8>)
    4ae8:	781b      	ldrb	r3, [r3, #0]
    4aea:	2b00      	cmp	r3, #0
    4aec:	d041      	beq.n	4b72 <lfclk_spinwait+0xaa>
    4aee:	2300      	movs	r3, #0
    4af0:	e000      	b.n	4af4 <lfclk_spinwait+0x2c>
    4af2:	2301      	movs	r3, #1
	int key = isr_mode ? irq_lock() : 0;
    4af4:	461c      	mov	r4, r3
    4af6:	2b00      	cmp	r3, #0
    4af8:	d03d      	beq.n	4b76 <lfclk_spinwait+0xae>
	__asm__ volatile(
    4afa:	f04f 0320 	mov.w	r3, #32
    4afe:	f3ef 8611 	mrs	r6, BASEPRI
    4b02:	f383 8812 	msr	BASEPRI_MAX, r3
    4b06:	f3bf 8f6f 	isb	sy
	if (!isr_mode) {
    4b0a:	b924      	cbnz	r4, 4b16 <lfclk_spinwait+0x4e>
    p_reg->INTENCLR = mask;
    4b0c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4b10:	2202      	movs	r2, #2
    4b12:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    4b16:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    4b1a:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    4b1e:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    4b22:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    4b26:	f412 3f80 	tst.w	r2, #65536	; 0x10000
    4b2a:	d12b      	bne.n	4b84 <lfclk_spinwait+0xbc>
    return false;
    4b2c:	2200      	movs	r2, #0
	while (!(nrfx_clock_is_running(d, (void *)&type)
    4b2e:	b11a      	cbz	r2, 4b38 <lfclk_spinwait+0x70>
    4b30:	2b01      	cmp	r3, #1
    4b32:	d029      	beq.n	4b88 <lfclk_spinwait+0xc0>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    4b34:	2d01      	cmp	r5, #1
    4b36:	d027      	beq.n	4b88 <lfclk_spinwait+0xc0>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    4b38:	b1fc      	cbz	r4, 4b7a <lfclk_spinwait+0xb2>
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    4b3a:	4630      	mov	r0, r6
    4b3c:	f7ff fad8 	bl	40f0 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    4b40:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4b44:	f8d3 3518 	ldr.w	r3, [r3, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    4b48:	2b00      	cmp	r3, #0
    4b4a:	d1e4      	bne.n	4b16 <lfclk_spinwait+0x4e>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    4b4c:	4b15      	ldr	r3, [pc, #84]	; (4ba4 <lfclk_spinwait+0xdc>)
    4b4e:	681b      	ldr	r3, [r3, #0]
		    && nrf_clock_event_check(NRF_CLOCK,
    4b50:	2b00      	cmp	r3, #0
    4b52:	d0e0      	beq.n	4b16 <lfclk_spinwait+0x4e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4b54:	4b13      	ldr	r3, [pc, #76]	; (4ba4 <lfclk_spinwait+0xdc>)
    4b56:	2200      	movs	r2, #0
    4b58:	601a      	str	r2, [r3, #0]
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    4b5a:	681b      	ldr	r3, [r3, #0]
    p_reg->LFCLKSRC = (uint32_t)(source);
    4b5c:	2301      	movs	r3, #1
    4b5e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    4b62:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    4b66:	4a10      	ldr	r2, [pc, #64]	; (4ba8 <lfclk_spinwait+0xe0>)
    4b68:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4b6c:	4a0f      	ldr	r2, [pc, #60]	; (4bac <lfclk_spinwait+0xe4>)
    4b6e:	6013      	str	r3, [r2, #0]
}
    4b70:	e7d1      	b.n	4b16 <lfclk_spinwait+0x4e>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    4b72:	2301      	movs	r3, #1
    4b74:	e7be      	b.n	4af4 <lfclk_spinwait+0x2c>
	int key = isr_mode ? irq_lock() : 0;
    4b76:	2600      	movs	r6, #0
    4b78:	e7c7      	b.n	4b0a <lfclk_spinwait+0x42>
	return z_impl_k_sleep(timeout);
    4b7a:	2021      	movs	r0, #33	; 0x21
    4b7c:	2100      	movs	r1, #0
    4b7e:	f00b f80f 	bl	fba0 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    4b82:	e7dd      	b.n	4b40 <lfclk_spinwait+0x78>
                return true;
    4b84:	2201      	movs	r2, #1
    4b86:	e7d2      	b.n	4b2e <lfclk_spinwait+0x66>
	if (isr_mode) {
    4b88:	b124      	cbz	r4, 4b94 <lfclk_spinwait+0xcc>
	__asm__ volatile(
    4b8a:	f386 8811 	msr	BASEPRI, r6
    4b8e:	f3bf 8f6f 	isb	sy
}
    4b92:	bd70      	pop	{r4, r5, r6, pc}
    p_reg->INTENSET = mask;
    4b94:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4b98:	2202      	movs	r2, #2
    4b9a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    4b9e:	e7f8      	b.n	4b92 <lfclk_spinwait+0xca>
    4ba0:	2000791b 	.word	0x2000791b
    4ba4:	40000104 	.word	0x40000104
    4ba8:	e000e100 	.word	0xe000e100
    4bac:	40000008 	.word	0x40000008

00004bb0 <z_nrf_clock_control_lf_on>:
{
    4bb0:	b510      	push	{r4, lr}
    4bb2:	4604      	mov	r4, r0
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    4bb4:	4b10      	ldr	r3, [pc, #64]	; (4bf8 <z_nrf_clock_control_lf_on+0x48>)
    4bb6:	2101      	movs	r1, #1
    4bb8:	f3bf 8f5b 	dmb	ish
    4bbc:	e853 2f00 	ldrex	r2, [r3]
    4bc0:	e843 1000 	strex	r0, r1, [r3]
    4bc4:	2800      	cmp	r0, #0
    4bc6:	d1f9      	bne.n	4bbc <z_nrf_clock_control_lf_on+0xc>
    4bc8:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    4bcc:	b11a      	cbz	r2, 4bd6 <z_nrf_clock_control_lf_on+0x26>
	switch (start_mode) {
    4bce:	1e63      	subs	r3, r4, #1
    4bd0:	2b01      	cmp	r3, #1
    4bd2:	d90c      	bls.n	4bee <z_nrf_clock_control_lf_on+0x3e>
}
    4bd4:	bd10      	pop	{r4, pc}
				get_onoff_manager(CLOCK_DEVICE,
    4bd6:	4809      	ldr	r0, [pc, #36]	; (4bfc <z_nrf_clock_control_lf_on+0x4c>)
    4bd8:	f00d fdf5 	bl	127c6 <get_onoff_manager>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    4bdc:	4908      	ldr	r1, [pc, #32]	; (4c00 <z_nrf_clock_control_lf_on+0x50>)
    4bde:	2300      	movs	r3, #0
    4be0:	604b      	str	r3, [r1, #4]
    4be2:	60cb      	str	r3, [r1, #12]
    4be4:	2301      	movs	r3, #1
    4be6:	608b      	str	r3, [r1, #8]
		err = onoff_request(mgr, &cli);
    4be8:	f00d f9b0 	bl	11f4c <onoff_request>
    4bec:	e7ef      	b.n	4bce <z_nrf_clock_control_lf_on+0x1e>
		lfclk_spinwait(start_mode);
    4bee:	4620      	mov	r0, r4
    4bf0:	f7ff ff6a 	bl	4ac8 <lfclk_spinwait>
		break;
    4bf4:	e7ee      	b.n	4bd4 <z_nrf_clock_control_lf_on+0x24>
    4bf6:	bf00      	nop
    4bf8:	200072fc 	.word	0x200072fc
    4bfc:	00016c58 	.word	0x00016c58
    4c00:	20007290 	.word	0x20007290

00004c04 <console_out>:
 *
 * @return The character passed as input.
 */

static int console_out(int c)
{
    4c04:	b538      	push	{r3, r4, r5, lr}
    4c06:	4604      	mov	r4, r0
#ifdef CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS

	int handled_by_debug_server = HANDLE_DEBUG_HOOK_OUT(c);
    4c08:	b2c5      	uxtb	r5, r0
    4c0a:	4b0b      	ldr	r3, [pc, #44]	; (4c38 <console_out+0x34>)
    4c0c:	681b      	ldr	r3, [r3, #0]
    4c0e:	4628      	mov	r0, r5
    4c10:	4798      	blx	r3

	if (handled_by_debug_server) {
    4c12:	2801      	cmp	r0, #1
    4c14:	d007      	beq.n	4c26 <console_out+0x22>
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
    4c16:	2c0a      	cmp	r4, #10
    4c18:	d007      	beq.n	4c2a <console_out+0x26>
		uart_poll_out(uart_console_dev, '\r');
	}
	uart_poll_out(uart_console_dev, c);
    4c1a:	4b08      	ldr	r3, [pc, #32]	; (4c3c <console_out+0x38>)
    4c1c:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
    4c1e:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
    4c20:	685b      	ldr	r3, [r3, #4]
    4c22:	4629      	mov	r1, r5
    4c24:	4798      	blx	r3

	return c;
}
    4c26:	4620      	mov	r0, r4
    4c28:	bd38      	pop	{r3, r4, r5, pc}
		uart_poll_out(uart_console_dev, '\r');
    4c2a:	4b04      	ldr	r3, [pc, #16]	; (4c3c <console_out+0x38>)
    4c2c:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
    4c2e:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
    4c30:	685b      	ldr	r3, [r3, #4]
    4c32:	210d      	movs	r1, #13
    4c34:	4798      	blx	r3
		return;
	}
#endif
	compiler_barrier();
	z_impl_uart_poll_out(dev, out_char);
}
    4c36:	e7f0      	b.n	4c1a <console_out+0x16>
    4c38:	20000030 	.word	0x20000030
    4c3c:	20007300 	.word	0x20007300

00004c40 <uart_console_hook_install>:
 *
 * @return N/A
 */

static void uart_console_hook_install(void)
{
    4c40:	b510      	push	{r4, lr}
	__stdout_hook_install(console_out);
    4c42:	4c04      	ldr	r4, [pc, #16]	; (4c54 <uart_console_hook_install+0x14>)
    4c44:	4620      	mov	r0, r4
    4c46:	f7ff fddd 	bl	4804 <__stdout_hook_install>
	__printk_hook_install(console_out);
    4c4a:	4620      	mov	r0, r4
    4c4c:	f7fe f9e4 	bl	3018 <__printk_hook_install>
}
    4c50:	bd10      	pop	{r4, pc}
    4c52:	bf00      	nop
    4c54:	00004c05 	.word	0x00004c05

00004c58 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    4c58:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    4c5a:	4806      	ldr	r0, [pc, #24]	; (4c74 <uart_console_init+0x1c>)
    4c5c:	4b06      	ldr	r3, [pc, #24]	; (4c78 <uart_console_init+0x20>)
    4c5e:	6018      	str	r0, [r3, #0]
    4c60:	f010 ff5f 	bl	15b22 <z_device_ready>
    4c64:	b118      	cbz	r0, 4c6e <uart_console_init+0x16>
	if (!device_is_ready(uart_console_dev)) {
		return -ENODEV;
	}

	uart_console_hook_install();
    4c66:	f7ff ffeb 	bl	4c40 <uart_console_hook_install>

	return 0;
    4c6a:	2000      	movs	r0, #0
}
    4c6c:	bd08      	pop	{r3, pc}
		return -ENODEV;
    4c6e:	f06f 0012 	mvn.w	r0, #18
    4c72:	e7fb      	b.n	4c6c <uart_console_init+0x14>
    4c74:	00016c88 	.word	0x00016c88
    4c78:	20007300 	.word	0x20007300

00004c7c <gpio_nrfx_config>:
	return res;
}

static int gpio_nrfx_config(const struct device *port,
			    gpio_pin_t pin, gpio_flags_t flags)
{
    4c7c:	b4f0      	push	{r4, r5, r6, r7}
	return port->config;
    4c7e:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4c80:	685f      	ldr	r7, [r3, #4]
	nrf_gpio_pin_pull_t pull;
	nrf_gpio_pin_drive_t drive;
	nrf_gpio_pin_dir_t dir;
	nrf_gpio_pin_input_t input;

	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    4c82:	4b37      	ldr	r3, [pc, #220]	; (4d60 <gpio_nrfx_config+0xe4>)
    4c84:	4013      	ands	r3, r2
    4c86:	4c37      	ldr	r4, [pc, #220]	; (4d64 <gpio_nrfx_config+0xe8>)
    4c88:	42a3      	cmp	r3, r4
    4c8a:	d027      	beq.n	4cdc <gpio_nrfx_config+0x60>
    4c8c:	d812      	bhi.n	4cb4 <gpio_nrfx_config+0x38>
    4c8e:	2b06      	cmp	r3, #6
    4c90:	d026      	beq.n	4ce0 <gpio_nrfx_config+0x64>
    4c92:	d904      	bls.n	4c9e <gpio_nrfx_config+0x22>
    4c94:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    4c98:	d109      	bne.n	4cae <gpio_nrfx_config+0x32>
	case GPIO_DS_DFLT_LOW | GPIO_OPEN_DRAIN:
		drive = NRF_GPIO_PIN_S0D1;
		break;

	case GPIO_DS_ALT_LOW | GPIO_DS_DFLT_HIGH:
		drive = NRF_GPIO_PIN_H0S1;
    4c9a:	2401      	movs	r4, #1
    4c9c:	e016      	b.n	4ccc <gpio_nrfx_config+0x50>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    4c9e:	b30b      	cbz	r3, 4ce4 <gpio_nrfx_config+0x68>
    4ca0:	2b02      	cmp	r3, #2
    4ca2:	d101      	bne.n	4ca8 <gpio_nrfx_config+0x2c>
	case GPIO_DS_ALT_LOW | GPIO_OPEN_DRAIN:
		drive = NRF_GPIO_PIN_H0D1;
		break;

	case GPIO_DS_DFLT_HIGH | GPIO_OPEN_SOURCE:
		drive = NRF_GPIO_PIN_D0S1;
    4ca4:	2404      	movs	r4, #4
    4ca6:	e011      	b.n	4ccc <gpio_nrfx_config+0x50>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    4ca8:	f06f 0015 	mvn.w	r0, #21
    4cac:	e046      	b.n	4d3c <gpio_nrfx_config+0xc0>
    4cae:	f06f 0015 	mvn.w	r0, #21
    4cb2:	e043      	b.n	4d3c <gpio_nrfx_config+0xc0>
    4cb4:	4c2c      	ldr	r4, [pc, #176]	; (4d68 <gpio_nrfx_config+0xec>)
    4cb6:	42a3      	cmp	r3, r4
    4cb8:	d016      	beq.n	4ce8 <gpio_nrfx_config+0x6c>
    4cba:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    4cbe:	d101      	bne.n	4cc4 <gpio_nrfx_config+0x48>
		drive = NRF_GPIO_PIN_H0H1;
    4cc0:	2403      	movs	r4, #3
    4cc2:	e003      	b.n	4ccc <gpio_nrfx_config+0x50>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    4cc4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    4cc8:	d146      	bne.n	4d58 <gpio_nrfx_config+0xdc>
		drive = NRF_GPIO_PIN_S0H1;
    4cca:	2402      	movs	r4, #2

	default:
		return -EINVAL;
	}

	if ((flags & GPIO_PULL_UP) != 0) {
    4ccc:	f012 0f10 	tst.w	r2, #16
    4cd0:	d10c      	bne.n	4cec <gpio_nrfx_config+0x70>
		pull = NRF_GPIO_PIN_PULLUP;
	} else if ((flags & GPIO_PULL_DOWN) != 0) {
    4cd2:	f012 0f20 	tst.w	r2, #32
    4cd6:	d033      	beq.n	4d40 <gpio_nrfx_config+0xc4>
		pull = NRF_GPIO_PIN_PULLDOWN;
    4cd8:	2501      	movs	r5, #1
    4cda:	e008      	b.n	4cee <gpio_nrfx_config+0x72>
		drive = NRF_GPIO_PIN_H0D1;
    4cdc:	2407      	movs	r4, #7
    4cde:	e7f5      	b.n	4ccc <gpio_nrfx_config+0x50>
		drive = NRF_GPIO_PIN_S0D1;
    4ce0:	2406      	movs	r4, #6
    4ce2:	e7f3      	b.n	4ccc <gpio_nrfx_config+0x50>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    4ce4:	2400      	movs	r4, #0
    4ce6:	e7f1      	b.n	4ccc <gpio_nrfx_config+0x50>
		drive = NRF_GPIO_PIN_D0H1;
    4ce8:	2405      	movs	r4, #5
    4cea:	e7ef      	b.n	4ccc <gpio_nrfx_config+0x50>
		pull = NRF_GPIO_PIN_PULLUP;
    4cec:	2503      	movs	r5, #3
	} else {
		pull = NRF_GPIO_PIN_NOPULL;
	}

	dir = ((flags & GPIO_OUTPUT) != 0)
    4cee:	f3c2 2340 	ubfx	r3, r2, #9, #1
	      ? NRF_GPIO_PIN_DIR_OUTPUT
	      : NRF_GPIO_PIN_DIR_INPUT;

	input = ((flags & GPIO_INPUT) != 0)
		? NRF_GPIO_PIN_INPUT_CONNECT
		: NRF_GPIO_PIN_INPUT_DISCONNECT;
    4cf2:	f412 7f80 	tst.w	r2, #256	; 0x100
    4cf6:	bf0c      	ite	eq
    4cf8:	2601      	moveq	r6, #1
    4cfa:	2600      	movne	r6, #0

	if ((flags & GPIO_OUTPUT) != 0) {
    4cfc:	f412 7f00 	tst.w	r2, #512	; 0x200
    4d00:	d006      	beq.n	4d10 <gpio_nrfx_config+0x94>
		if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
    4d02:	f412 6f00 	tst.w	r2, #2048	; 0x800
    4d06:	d01d      	beq.n	4d44 <gpio_nrfx_config+0xc8>
			nrf_gpio_port_out_set(reg, BIT(pin));
    4d08:	2201      	movs	r2, #1
    4d0a:	408a      	lsls	r2, r1
    4d0c:	f8c7 2508 	str.w	r2, [r7, #1288]	; 0x508
	return port->config;
    4d10:	6842      	ldr	r2, [r0, #4]
		} else if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
			nrf_gpio_port_out_clear(reg, BIT(pin));
		}
	}

	nrf_gpio_cfg(NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin),
    4d12:	7a12      	ldrb	r2, [r2, #8]
    4d14:	f001 011f 	and.w	r1, r1, #31
    4d18:	ea41 1242 	orr.w	r2, r1, r2, lsl #5
NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;

    return pin_number >> 5;
    4d1c:	0952      	lsrs	r2, r2, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4d1e:	2a01      	cmp	r2, #1
    4d20:	d018      	beq.n	4d54 <gpio_nrfx_config+0xd8>
        case 0: return NRF_P0;
    4d22:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    4d26:	ea43 0346 	orr.w	r3, r3, r6, lsl #1
           ((uint32_t)input << GPIO_PIN_CNF_INPUT_Pos) |
    4d2a:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    4d2e:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    reg->PIN_CNF[pin_number] = cnf;
    4d32:	f501 71e0 	add.w	r1, r1, #448	; 0x1c0
    4d36:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		     dir, input, pull, drive, NRF_GPIO_PIN_NOSENSE);

	return 0;
    4d3a:	2000      	movs	r0, #0
}
    4d3c:	bcf0      	pop	{r4, r5, r6, r7}
    4d3e:	4770      	bx	lr
		pull = NRF_GPIO_PIN_NOPULL;
    4d40:	2500      	movs	r5, #0
    4d42:	e7d4      	b.n	4cee <gpio_nrfx_config+0x72>
		} else if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
    4d44:	f412 6f80 	tst.w	r2, #1024	; 0x400
    4d48:	d0e2      	beq.n	4d10 <gpio_nrfx_config+0x94>
			nrf_gpio_port_out_clear(reg, BIT(pin));
    4d4a:	2201      	movs	r2, #1
    4d4c:	408a      	lsls	r2, r1
    p_reg->OUTCLR = clr_mask;
    4d4e:	f8c7 250c 	str.w	r2, [r7, #1292]	; 0x50c
}
    4d52:	e7dd      	b.n	4d10 <gpio_nrfx_config+0x94>
        case 1: return NRF_P1;
    4d54:	4a05      	ldr	r2, [pc, #20]	; (4d6c <gpio_nrfx_config+0xf0>)
    4d56:	e7e6      	b.n	4d26 <gpio_nrfx_config+0xaa>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    4d58:	f06f 0015 	mvn.w	r0, #21
    4d5c:	e7ee      	b.n	4d3c <gpio_nrfx_config+0xc0>
    4d5e:	bf00      	nop
    4d60:	00f00006 	.word	0x00f00006
    4d64:	00100006 	.word	0x00100006
    4d68:	00400002 	.word	0x00400002
    4d6c:	50000300 	.word	0x50000300

00004d70 <cfg_level_pins>:
	 */
	return out;
}

static void cfg_level_pins(const struct device *port)
{
    4d70:	b4f0      	push	{r4, r5, r6, r7}
	return port->data;
    4d72:	6905      	ldr	r5, [r0, #16]
	return port->config;
    4d74:	6846      	ldr	r6, [r0, #4]
	uint32_t out = data->pin_int_en;
    4d76:	68e9      	ldr	r1, [r5, #12]
	out &= ~data->trig_edge & ~data->double_edge;
    4d78:	696a      	ldr	r2, [r5, #20]
    4d7a:	69ab      	ldr	r3, [r5, #24]
    4d7c:	4313      	orrs	r3, r2
    4d7e:	ea21 0103 	bic.w	r1, r1, r3
	const struct gpio_nrfx_data *data = get_port_data(port);
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
	uint32_t pin = 0U;
	uint32_t bit = 1U << pin;
    4d82:	2301      	movs	r3, #1
	uint32_t pin = 0U;
    4d84:	2000      	movs	r0, #0
	uint32_t level_pins = get_level_pins(port);

	/* Configure sense detection on all pins that use it. */
	while (level_pins) {
    4d86:	e011      	b.n	4dac <cfg_level_pins+0x3c>
		return NRF_GPIO_PIN_SENSE_HIGH;
    4d88:	f04f 0c02 	mov.w	ip, #2
    4d8c:	e01d      	b.n	4dca <cfg_level_pins+0x5a>
    4d8e:	4f14      	ldr	r7, [pc, #80]	; (4de0 <cfg_level_pins+0x70>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    4d90:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    4d94:	f857 2024 	ldr.w	r2, [r7, r4, lsl #2]
    4d98:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    4d9c:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
    4da0:	f847 2024 	str.w	r2, [r7, r4, lsl #2]
		if (level_pins & bit) {
			uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
			uint32_t sense = sense_for_pin(data, pin);

			nrf_gpio_cfg_sense_set(abs_pin, sense);
			level_pins &= ~bit;
    4da4:	ea21 0103 	bic.w	r1, r1, r3
		}
		++pin;
    4da8:	3001      	adds	r0, #1
		bit <<= 1;
    4daa:	005b      	lsls	r3, r3, #1
	while (level_pins) {
    4dac:	b1a9      	cbz	r1, 4dda <cfg_level_pins+0x6a>
		if (level_pins & bit) {
    4dae:	420b      	tst	r3, r1
    4db0:	d0fa      	beq.n	4da8 <cfg_level_pins+0x38>
			uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    4db2:	7a34      	ldrb	r4, [r6, #8]
    4db4:	f000 021f 	and.w	r2, r0, #31
    4db8:	ea42 1244 	orr.w	r2, r2, r4, lsl #5
	if ((BIT(pin) & data->int_active_level) != 0U) {
    4dbc:	692c      	ldr	r4, [r5, #16]
    4dbe:	40c4      	lsrs	r4, r0
    4dc0:	f014 0f01 	tst.w	r4, #1
    4dc4:	d1e0      	bne.n	4d88 <cfg_level_pins+0x18>
	return NRF_GPIO_PIN_SENSE_LOW;
    4dc6:	f04f 0c03 	mov.w	ip, #3
    *p_pin = pin_number & 0x1F;
    4dca:	f002 041f 	and.w	r4, r2, #31
    return pin_number >> 5;
    4dce:	0952      	lsrs	r2, r2, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4dd0:	2a01      	cmp	r2, #1
    4dd2:	d0dc      	beq.n	4d8e <cfg_level_pins+0x1e>
        case 0: return NRF_P0;
    4dd4:	f04f 47a0 	mov.w	r7, #1342177280	; 0x50000000
    4dd8:	e7da      	b.n	4d90 <cfg_level_pins+0x20>
	}
}
    4dda:	bcf0      	pop	{r4, r5, r6, r7}
    4ddc:	4770      	bx	lr
    4dde:	bf00      	nop
    4de0:	50000300 	.word	0x50000300

00004de4 <check_level_trigger_pins>:
 *
 * @return Bitmask where 1 marks pin as trigger source.
 */
static uint32_t check_level_trigger_pins(const struct device *port,
					 uint32_t *sense_levels)
{
    4de4:	b5f0      	push	{r4, r5, r6, r7, lr}
    4de6:	468c      	mov	ip, r1
	return port->data;
    4de8:	6903      	ldr	r3, [r0, #16]
	return port->config;
    4dea:	6841      	ldr	r1, [r0, #4]
	uint32_t out = data->pin_int_en;
    4dec:	68df      	ldr	r7, [r3, #12]
	out &= ~data->trig_edge & ~data->double_edge;
    4dee:	695a      	ldr	r2, [r3, #20]
    4df0:	6998      	ldr	r0, [r3, #24]
    4df2:	4302      	orrs	r2, r0
    4df4:	ea27 0702 	bic.w	r7, r7, r2
	struct gpio_nrfx_data *data = get_port_data(port);
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
	uint32_t level_pins = get_level_pins(port);
	uint32_t port_in = nrf_gpio_port_in_read(cfg->port);
    4df8:	684a      	ldr	r2, [r1, #4]
    return p_reg->IN;
    4dfa:	f8d2 2510 	ldr.w	r2, [r2, #1296]	; 0x510

	/* Extract which pins have logic level same as interrupt trigger level.
	 */
	uint32_t pin_states = ~(port_in ^ data->int_active_level);
    4dfe:	6918      	ldr	r0, [r3, #16]
    4e00:	4050      	eors	r0, r2

	/* Discard pins that aren't configured for level. */
	uint32_t out = pin_states & level_pins;
    4e02:	ea27 0000 	bic.w	r0, r7, r0
	uint32_t pin = 0U;
	uint32_t bit = 1U << pin;

	uint32_t port_latch = 0;

	uint32_t check_pins = level_pins;
    4e06:	463c      	mov	r4, r7
	uint32_t bit = 1U << pin;
    4e08:	2301      	movs	r3, #1
	uint32_t pin = 0U;
    4e0a:	2500      	movs	r5, #0
#if IS_ENABLED(CONFIG_GPIO_NRF_INT_EDGE_USING_SENSE)
	/* Read LATCH, which will tell us which pin has changed its state. */
	port_latch = cfg->port->LATCH;
#endif

	while (check_pins) {
    4e0c:	e015      	b.n	4e3a <check_level_trigger_pins+0x56>
        case 1: return NRF_P1;
    4e0e:	f8df e074 	ldr.w	lr, [pc, #116]	; 4e84 <check_level_trigger_pins+0xa0>
    4e12:	e025      	b.n	4e60 <check_level_trigger_pins+0x7c>
    *p_pin = pin_number & 0x1F;
    4e14:	f002 061f 	and.w	r6, r2, #31
    return pin_number >> 5;
    4e18:	0952      	lsrs	r2, r2, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4e1a:	2a01      	cmp	r2, #1
    4e1c:	d02e      	beq.n	4e7c <check_level_trigger_pins+0x98>
        case 0: return NRF_P0;
    4e1e:	f04f 4ea0 	mov.w	lr, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    4e22:	f506 72e0 	add.w	r2, r6, #448	; 0x1c0
    4e26:	f85e 6022 	ldr.w	r6, [lr, r2, lsl #2]
    4e2a:	f426 3640 	bic.w	r6, r6, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    4e2e:	f84e 6022 	str.w	r6, [lr, r2, lsl #2]
					*sense_levels |= bit;
				}
			}

			nrf_gpio_cfg_sense_set(abs_pin, NRF_GPIO_PIN_NOSENSE);
			check_pins &= ~bit;
    4e32:	ea24 0403 	bic.w	r4, r4, r3
		}
		++pin;
    4e36:	3501      	adds	r5, #1
		bit <<= 1;
    4e38:	005b      	lsls	r3, r3, #1
	while (check_pins) {
    4e3a:	b314      	cbz	r4, 4e82 <check_level_trigger_pins+0x9e>
		if (check_pins & bit) {
    4e3c:	4223      	tst	r3, r4
    4e3e:	d0fa      	beq.n	4e36 <check_level_trigger_pins+0x52>
			uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    4e40:	7a0e      	ldrb	r6, [r1, #8]
    4e42:	f005 021f 	and.w	r2, r5, #31
    4e46:	ea42 1246 	orr.w	r2, r2, r6, lsl #5
			if (!(level_pins & bit)) {
    4e4a:	423b      	tst	r3, r7
    4e4c:	d1e2      	bne.n	4e14 <check_level_trigger_pins+0x30>
    *p_pin = pin_number & 0x1F;
    4e4e:	f002 061f 	and.w	r6, r2, #31
    return pin_number >> 5;
    4e52:	ea4f 1e52 	mov.w	lr, r2, lsr #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4e56:	f1be 0f01 	cmp.w	lr, #1
    4e5a:	d0d8      	beq.n	4e0e <check_level_trigger_pins+0x2a>
        case 0: return NRF_P0;
    4e5c:	f04f 4ea0 	mov.w	lr, #1342177280	; 0x50000000
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    4e60:	f506 76e0 	add.w	r6, r6, #448	; 0x1c0
    4e64:	f85e 6026 	ldr.w	r6, [lr, r6, lsl #2]
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    4e68:	f3c6 4601 	ubfx	r6, r6, #16, #2
				if (high) {
    4e6c:	2e02      	cmp	r6, #2
    4e6e:	d1d1      	bne.n	4e14 <check_level_trigger_pins+0x30>
					*sense_levels |= bit;
    4e70:	f8dc 6000 	ldr.w	r6, [ip]
    4e74:	431e      	orrs	r6, r3
    4e76:	f8cc 6000 	str.w	r6, [ip]
    4e7a:	e7cb      	b.n	4e14 <check_level_trigger_pins+0x30>
        case 1: return NRF_P1;
    4e7c:	f8df e004 	ldr.w	lr, [pc, #4]	; 4e84 <check_level_trigger_pins+0xa0>
    4e80:	e7cf      	b.n	4e22 <check_level_trigger_pins+0x3e>
	 */
	cfg->port->LATCH = port_latch;
#endif

	return out;
}
    4e82:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4e84:	50000300 	.word	0x50000300

00004e88 <gpiote_pin_cleanup>:
{
    4e88:	b510      	push	{r4, lr}
    p_reg->INTENCLR = mask;
}

NRF_STATIC_INLINE uint32_t nrf_gpiote_int_enable_check(NRF_GPIOTE_Type const * p_reg, uint32_t mask)
{
    return p_reg->INTENSET & mask;
    4e8a:	4b14      	ldr	r3, [pc, #80]	; (4edc <gpiote_pin_cleanup+0x54>)
    4e8c:	f8d3 4304 	ldr.w	r4, [r3, #772]	; 0x304
    4e90:	b2e4      	uxtb	r4, r4
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    4e92:	2300      	movs	r3, #0
    4e94:	e000      	b.n	4e98 <gpiote_pin_cleanup+0x10>
    4e96:	3301      	adds	r3, #1
    4e98:	2b07      	cmp	r3, #7
    4e9a:	d81d      	bhi.n	4ed8 <gpiote_pin_cleanup+0x50>
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
}

NRF_STATIC_INLINE uint32_t nrf_gpiote_event_pin_get(NRF_GPIOTE_Type const * p_reg, uint32_t idx)
{
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    4e9c:	f503 72a2 	add.w	r2, r3, #324	; 0x144
    4ea0:	490e      	ldr	r1, [pc, #56]	; (4edc <gpiote_pin_cleanup+0x54>)
    4ea2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    4ea6:	f3c2 2205 	ubfx	r2, r2, #8, #6
		if ((nrf_gpiote_event_pin_get(NRF_GPIOTE, i) == abs_pin)
    4eaa:	4290      	cmp	r0, r2
    4eac:	d1f3      	bne.n	4e96 <gpiote_pin_cleanup+0xe>
		    && (intenset & BIT(i))) {
    4eae:	fa24 f203 	lsr.w	r2, r4, r3
    4eb2:	f012 0f01 	tst.w	r2, #1
    4eb6:	d0ee      	beq.n	4e96 <gpiote_pin_cleanup+0xe>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Event;
    4eb8:	460a      	mov	r2, r1
    4eba:	f503 70a2 	add.w	r0, r3, #324	; 0x144
    4ebe:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
    4ec2:	f021 0101 	bic.w	r1, r1, #1
    4ec6:	f842 1020 	str.w	r1, [r2, r0, lsl #2]
			nrf_gpiote_int_disable(NRF_GPIOTE, BIT(i));
    4eca:	2101      	movs	r1, #1
    4ecc:	4099      	lsls	r1, r3
    p_reg->INTENCLR = mask;
    4ece:	f8c2 1308 	str.w	r1, [r2, #776]	; 0x308
			nrfx_gpiote_channel_free(i);
    4ed2:	b2d8      	uxtb	r0, r3
    4ed4:	f001 f872 	bl	5fbc <nrfx_gpiote_channel_free>
}
    4ed8:	bd10      	pop	{r4, pc}
    4eda:	bf00      	nop
    4edc:	40006000 	.word	0x40006000

00004ee0 <gpiote_channel_alloc>:
{
    4ee0:	b570      	push	{r4, r5, r6, lr}
    4ee2:	b082      	sub	sp, #8
    4ee4:	4604      	mov	r4, r0
    4ee6:	460d      	mov	r5, r1
	if (nrfx_gpiote_channel_alloc(&channel) != NRFX_SUCCESS) {
    4ee8:	f10d 0007 	add.w	r0, sp, #7
    4eec:	f001 f882 	bl	5ff4 <nrfx_gpiote_channel_alloc>
    4ef0:	4b1c      	ldr	r3, [pc, #112]	; (4f64 <gpiote_channel_alloc+0x84>)
    4ef2:	4298      	cmp	r0, r3
    4ef4:	d132      	bne.n	4f5c <gpiote_channel_alloc+0x7c>
	nrf_gpiote_event_t evt = offsetof(NRF_GPIOTE_Type, EVENTS_IN[channel]);
    4ef6:	f89d 3007 	ldrb.w	r3, [sp, #7]
    4efa:	f103 0240 	add.w	r2, r3, #64	; 0x40
    4efe:	0092      	lsls	r2, r2, #2
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    4f00:	4e19      	ldr	r6, [pc, #100]	; (4f68 <gpiote_channel_alloc+0x88>)
    4f02:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    4f06:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
    4f0a:	f421 314f 	bic.w	r1, r1, #211968	; 0x33c00
    4f0e:	f421 7140 	bic.w	r1, r1, #768	; 0x300
    4f12:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4f16:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
    4f1a:	0224      	lsls	r4, r4, #8
    4f1c:	f404 547c 	and.w	r4, r4, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
    4f20:	042d      	lsls	r5, r5, #16
    4f22:	f405 3540 	and.w	r5, r5, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4f26:	432c      	orrs	r4, r5
    4f28:	430c      	orrs	r4, r1
    4f2a:	f846 4023 	str.w	r4, [r6, r3, lsl #2]
    return ((uint32_t)p_reg + event);
    4f2e:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
    4f32:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4f36:	2000      	movs	r0, #0
    4f38:	6018      	str	r0, [r3, #0]
    4f3a:	681b      	ldr	r3, [r3, #0]
	nrf_gpiote_event_enable(NRF_GPIOTE, channel);
    4f3c:	f89d 1007 	ldrb.w	r1, [sp, #7]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    4f40:	f501 73a2 	add.w	r3, r1, #324	; 0x144
    4f44:	f856 2023 	ldr.w	r2, [r6, r3, lsl #2]
    4f48:	f042 0201 	orr.w	r2, r2, #1
    4f4c:	f846 2023 	str.w	r2, [r6, r3, lsl #2]
	nrf_gpiote_int_enable(NRF_GPIOTE, BIT(channel));
    4f50:	2301      	movs	r3, #1
    4f52:	408b      	lsls	r3, r1
    p_reg->INTENSET = mask;
    4f54:	f8c6 3304 	str.w	r3, [r6, #772]	; 0x304
}
    4f58:	b002      	add	sp, #8
    4f5a:	bd70      	pop	{r4, r5, r6, pc}
		return -ENODEV;
    4f5c:	f06f 0012 	mvn.w	r0, #18
    4f60:	e7fa      	b.n	4f58 <gpiote_channel_alloc+0x78>
    4f62:	bf00      	nop
    4f64:	0bad0000 	.word	0x0bad0000
    4f68:	40006000 	.word	0x40006000

00004f6c <gpiote_pin_int_cfg>:
{
    4f6c:	b570      	push	{r4, r5, r6, lr}
    4f6e:	460d      	mov	r5, r1
	return port->data;
    4f70:	6906      	ldr	r6, [r0, #16]
	return port->config;
    4f72:	6843      	ldr	r3, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    4f74:	7a1b      	ldrb	r3, [r3, #8]
    4f76:	f001 041f 	and.w	r4, r1, #31
    4f7a:	ea44 1443 	orr.w	r4, r4, r3, lsl #5
	gpiote_pin_cleanup(abs_pin);
    4f7e:	4620      	mov	r0, r4
    4f80:	f7ff ff82 	bl	4e88 <gpiote_pin_cleanup>
    *p_pin = pin_number & 0x1F;
    4f84:	f004 001f 	and.w	r0, r4, #31
    return pin_number >> 5;
    4f88:	0963      	lsrs	r3, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4f8a:	2b01      	cmp	r3, #1
    4f8c:	d020      	beq.n	4fd0 <gpiote_pin_int_cfg+0x64>
        case 0: return NRF_P0;
    4f8e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    4f92:	f500 71e0 	add.w	r1, r0, #448	; 0x1c0
    4f96:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
    4f9a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    4f9e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	if (data->pin_int_en & BIT(pin)) {
    4fa2:	68f3      	ldr	r3, [r6, #12]
    4fa4:	40eb      	lsrs	r3, r5
    4fa6:	f013 0f01 	tst.w	r3, #1
    4faa:	d02f      	beq.n	500c <gpiote_pin_int_cfg+0xa0>
		if (data->trig_edge & BIT(pin)) {
    4fac:	6973      	ldr	r3, [r6, #20]
    4fae:	40eb      	lsrs	r3, r5
    4fb0:	f013 0f01 	tst.w	r3, #1
    4fb4:	d015      	beq.n	4fe2 <gpiote_pin_int_cfg+0x76>
				if (data->double_edge & BIT(pin)) {
    4fb6:	69b3      	ldr	r3, [r6, #24]
    4fb8:	40eb      	lsrs	r3, r5
    4fba:	f013 0f01 	tst.w	r3, #1
    4fbe:	d109      	bne.n	4fd4 <gpiote_pin_int_cfg+0x68>
				} else if ((data->int_active_level & BIT(pin)) != 0U) {
    4fc0:	6931      	ldr	r1, [r6, #16]
    4fc2:	fa21 f505 	lsr.w	r5, r1, r5
    4fc6:	f015 0f01 	tst.w	r5, #1
    4fca:	d008      	beq.n	4fde <gpiote_pin_int_cfg+0x72>
					pol = NRF_GPIOTE_POLARITY_LOTOHI;
    4fcc:	2101      	movs	r1, #1
    4fce:	e002      	b.n	4fd6 <gpiote_pin_int_cfg+0x6a>
        case 1: return NRF_P1;
    4fd0:	4a0f      	ldr	r2, [pc, #60]	; (5010 <gpiote_pin_int_cfg+0xa4>)
    4fd2:	e7de      	b.n	4f92 <gpiote_pin_int_cfg+0x26>
					pol = NRF_GPIOTE_POLARITY_TOGGLE;
    4fd4:	2103      	movs	r1, #3
				res = gpiote_channel_alloc(abs_pin, pol);
    4fd6:	4620      	mov	r0, r4
    4fd8:	f7ff ff82 	bl	4ee0 <gpiote_channel_alloc>
    4fdc:	e017      	b.n	500e <gpiote_pin_int_cfg+0xa2>
					pol = NRF_GPIOTE_POLARITY_HITOLO;
    4fde:	2102      	movs	r1, #2
    4fe0:	e7f9      	b.n	4fd6 <gpiote_pin_int_cfg+0x6a>
	if ((BIT(pin) & data->int_active_level) != 0U) {
    4fe2:	6931      	ldr	r1, [r6, #16]
    4fe4:	fa21 f505 	lsr.w	r5, r1, r5
    4fe8:	f015 0f01 	tst.w	r5, #1
    4fec:	d10c      	bne.n	5008 <gpiote_pin_int_cfg+0x9c>
	return NRF_GPIO_PIN_SENSE_LOW;
    4fee:	2103      	movs	r1, #3
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    4ff0:	f500 70e0 	add.w	r0, r0, #448	; 0x1c0
    4ff4:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
    4ff8:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    4ffc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    5000:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
	int res = 0;
    5004:	2000      	movs	r0, #0
}
    5006:	e002      	b.n	500e <gpiote_pin_int_cfg+0xa2>
		return NRF_GPIO_PIN_SENSE_HIGH;
    5008:	2102      	movs	r1, #2
    500a:	e7f1      	b.n	4ff0 <gpiote_pin_int_cfg+0x84>
	int res = 0;
    500c:	2000      	movs	r0, #0
}
    500e:	bd70      	pop	{r4, r5, r6, pc}
    5010:	50000300 	.word	0x50000300

00005014 <gpio_nrfx_pin_interrupt_configure>:
{
    5014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return port->data;
    5016:	6904      	ldr	r4, [r0, #16]
	return port->config;
    5018:	6845      	ldr	r5, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    501a:	7a2e      	ldrb	r6, [r5, #8]
    501c:	f001 051f 	and.w	r5, r1, #31
    5020:	ea45 1546 	orr.w	r5, r5, r6, lsl #5
	if (!IS_ENABLED(CONFIG_GPIO_NRF_INT_EDGE_USING_SENSE) &&
    5024:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    5028:	d025      	beq.n	5076 <gpio_nrfx_pin_interrupt_configure+0x62>
	WRITE_BIT(data->pin_int_en, pin, mode != GPIO_INT_MODE_DISABLED);
    502a:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
    502e:	d035      	beq.n	509c <gpio_nrfx_pin_interrupt_configure+0x88>
    5030:	68e5      	ldr	r5, [r4, #12]
    5032:	2601      	movs	r6, #1
    5034:	408e      	lsls	r6, r1
    5036:	4335      	orrs	r5, r6
    5038:	60e5      	str	r5, [r4, #12]
	WRITE_BIT(data->trig_edge, pin, mode == GPIO_INT_MODE_EDGE);
    503a:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    503e:	d033      	beq.n	50a8 <gpio_nrfx_pin_interrupt_configure+0x94>
    5040:	6962      	ldr	r2, [r4, #20]
    5042:	2501      	movs	r5, #1
    5044:	408d      	lsls	r5, r1
    5046:	ea22 0205 	bic.w	r2, r2, r5
    504a:	6162      	str	r2, [r4, #20]
	WRITE_BIT(data->double_edge, pin, trig == GPIO_INT_TRIG_BOTH);
    504c:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    5050:	d02f      	beq.n	50b2 <gpio_nrfx_pin_interrupt_configure+0x9e>
    5052:	69a2      	ldr	r2, [r4, #24]
    5054:	2501      	movs	r5, #1
    5056:	408d      	lsls	r5, r1
    5058:	ea22 0205 	bic.w	r2, r2, r5
    505c:	61a2      	str	r2, [r4, #24]
	WRITE_BIT(data->int_active_level, pin, trig == GPIO_INT_TRIG_HIGH);
    505e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
    5062:	d02b      	beq.n	50bc <gpio_nrfx_pin_interrupt_configure+0xa8>
    5064:	6923      	ldr	r3, [r4, #16]
    5066:	2201      	movs	r2, #1
    5068:	408a      	lsls	r2, r1
    506a:	ea23 0302 	bic.w	r3, r3, r2
    506e:	6123      	str	r3, [r4, #16]
	return gpiote_pin_int_cfg(port, pin);
    5070:	f7ff ff7c 	bl	4f6c <gpiote_pin_int_cfg>
}
    5074:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    *p_pin = pin_number & 0x1F;
    5076:	f005 061f 	and.w	r6, r5, #31
    return pin_number >> 5;
    507a:	096d      	lsrs	r5, r5, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    507c:	2d01      	cmp	r5, #1
    507e:	d00b      	beq.n	5098 <gpio_nrfx_pin_interrupt_configure+0x84>
        case 0: return NRF_P0;
    5080:	f04f 47a0 	mov.w	r7, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    5084:	f506 75e0 	add.w	r5, r6, #448	; 0x1c0
    5088:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    508c:	f015 0f01 	tst.w	r5, #1
    5090:	d0cb      	beq.n	502a <gpio_nrfx_pin_interrupt_configure+0x16>
		return -ENOTSUP;
    5092:	f06f 0085 	mvn.w	r0, #133	; 0x85
    5096:	e7ed      	b.n	5074 <gpio_nrfx_pin_interrupt_configure+0x60>
        case 1: return NRF_P1;
    5098:	4f0b      	ldr	r7, [pc, #44]	; (50c8 <gpio_nrfx_pin_interrupt_configure+0xb4>)
    509a:	e7f3      	b.n	5084 <gpio_nrfx_pin_interrupt_configure+0x70>
	WRITE_BIT(data->pin_int_en, pin, mode != GPIO_INT_MODE_DISABLED);
    509c:	68e5      	ldr	r5, [r4, #12]
    509e:	2601      	movs	r6, #1
    50a0:	408e      	lsls	r6, r1
    50a2:	ea25 0506 	bic.w	r5, r5, r6
    50a6:	e7c7      	b.n	5038 <gpio_nrfx_pin_interrupt_configure+0x24>
	WRITE_BIT(data->trig_edge, pin, mode == GPIO_INT_MODE_EDGE);
    50a8:	6962      	ldr	r2, [r4, #20]
    50aa:	2501      	movs	r5, #1
    50ac:	408d      	lsls	r5, r1
    50ae:	432a      	orrs	r2, r5
    50b0:	e7cb      	b.n	504a <gpio_nrfx_pin_interrupt_configure+0x36>
	WRITE_BIT(data->double_edge, pin, trig == GPIO_INT_TRIG_BOTH);
    50b2:	69a2      	ldr	r2, [r4, #24]
    50b4:	2501      	movs	r5, #1
    50b6:	408d      	lsls	r5, r1
    50b8:	432a      	orrs	r2, r5
    50ba:	e7cf      	b.n	505c <gpio_nrfx_pin_interrupt_configure+0x48>
	WRITE_BIT(data->int_active_level, pin, trig == GPIO_INT_TRIG_HIGH);
    50bc:	6923      	ldr	r3, [r4, #16]
    50be:	2201      	movs	r2, #1
    50c0:	408a      	lsls	r2, r1
    50c2:	4313      	orrs	r3, r2
    50c4:	e7d3      	b.n	506e <gpio_nrfx_pin_interrupt_configure+0x5a>
    50c6:	bf00      	nop
    50c8:	50000300 	.word	0x50000300

000050cc <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    50cc:	b508      	push	{r3, lr}
	static bool gpio_initialized;

	if (!gpio_initialized) {
    50ce:	4b0b      	ldr	r3, [pc, #44]	; (50fc <gpio_nrfx_init+0x30>)
    50d0:	781b      	ldrb	r3, [r3, #0]
    50d2:	b10b      	cbz	r3, 50d8 <gpio_nrfx_init+0xc>
		irq_enable(DT_IRQN(GPIOTE_NODE));
		nrf_gpiote_int_enable(NRF_GPIOTE, NRF_GPIOTE_INT_PORT_MASK);
	}

	return 0;
}
    50d4:	2000      	movs	r0, #0
    50d6:	bd08      	pop	{r3, pc}
		gpio_initialized = true;
    50d8:	4b08      	ldr	r3, [pc, #32]	; (50fc <gpio_nrfx_init+0x30>)
    50da:	2201      	movs	r2, #1
    50dc:	701a      	strb	r2, [r3, #0]
		IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    50de:	2200      	movs	r2, #0
    50e0:	2105      	movs	r1, #5
    50e2:	2006      	movs	r0, #6
    50e4:	f7ff f82c 	bl	4140 <z_arm_irq_priority_set>
		irq_enable(DT_IRQN(GPIOTE_NODE));
    50e8:	2006      	movs	r0, #6
    50ea:	f7ff f80b 	bl	4104 <arch_irq_enable>
    50ee:	4b04      	ldr	r3, [pc, #16]	; (5100 <gpio_nrfx_init+0x34>)
    50f0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    50f4:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    50f8:	e7ec      	b.n	50d4 <gpio_nrfx_init+0x8>
    50fa:	bf00      	nop
    50fc:	2000791a 	.word	0x2000791a
    5100:	40006000 	.word	0x40006000

00005104 <gpiote_event_handler>:
{
    5104:	b570      	push	{r4, r5, r6, lr}
    5106:	b084      	sub	sp, #16
	uint32_t fired_triggers[GPIO_COUNT] = {0};
    5108:	2300      	movs	r3, #0
    510a:	9302      	str	r3, [sp, #8]
    510c:	9303      	str	r3, [sp, #12]
	uint32_t sense_levels[GPIO_COUNT] = {0};
    510e:	9300      	str	r3, [sp, #0]
    5110:	9301      	str	r3, [sp, #4]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5112:	4b46      	ldr	r3, [pc, #280]	; (522c <gpiote_event_handler+0x128>)
    5114:	681c      	ldr	r4, [r3, #0]
	if (port_event) {
    5116:	b90c      	cbnz	r4, 511c <gpiote_event_handler+0x18>
{
    5118:	2100      	movs	r1, #0
    511a:	e011      	b.n	5140 <gpiote_event_handler+0x3c>
			check_level_trigger_pins(DEVICE_DT_GET(GPIO(0)),
    511c:	4d44      	ldr	r5, [pc, #272]	; (5230 <gpiote_event_handler+0x12c>)
    511e:	4669      	mov	r1, sp
    5120:	4628      	mov	r0, r5
    5122:	f7ff fe5f 	bl	4de4 <check_level_trigger_pins>
		fired_triggers[0] =
    5126:	9002      	str	r0, [sp, #8]
			check_level_trigger_pins(DEVICE_DT_GET(GPIO(1)),
    5128:	a901      	add	r1, sp, #4
    512a:	f105 0018 	add.w	r0, r5, #24
    512e:	f7ff fe59 	bl	4de4 <check_level_trigger_pins>
		fired_triggers[1] =
    5132:	9003      	str	r0, [sp, #12]
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    5134:	4b3d      	ldr	r3, [pc, #244]	; (522c <gpiote_event_handler+0x128>)
    5136:	2200      	movs	r2, #0
    5138:	601a      	str	r2, [r3, #0]
    513a:	681b      	ldr	r3, [r3, #0]
}
    513c:	e7ec      	b.n	5118 <gpiote_event_handler+0x14>
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    513e:	3101      	adds	r1, #1
    5140:	2907      	cmp	r1, #7
    5142:	d82d      	bhi.n	51a0 <gpiote_event_handler+0x9c>
		nrf_gpiote_event_t evt =
    5144:	f101 0340 	add.w	r3, r1, #64	; 0x40
    5148:	009b      	lsls	r3, r3, #2
    514a:	b29a      	uxth	r2, r3
		if (nrf_gpiote_int_enable_check(NRF_GPIOTE, BIT(i)) &&
    514c:	2301      	movs	r3, #1
    514e:	408b      	lsls	r3, r1
    return p_reg->INTENSET & mask;
    5150:	4838      	ldr	r0, [pc, #224]	; (5234 <gpiote_event_handler+0x130>)
    5152:	f8d0 0304 	ldr.w	r0, [r0, #772]	; 0x304
    5156:	4203      	tst	r3, r0
    5158:	d0f1      	beq.n	513e <gpiote_event_handler+0x3a>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    515a:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
    515e:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    5162:	681b      	ldr	r3, [r3, #0]
    5164:	2b00      	cmp	r3, #0
    5166:	d0ea      	beq.n	513e <gpiote_event_handler+0x3a>
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    5168:	f501 73a2 	add.w	r3, r1, #324	; 0x144
    516c:	4831      	ldr	r0, [pc, #196]	; (5234 <gpiote_event_handler+0x130>)
    516e:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
			fired_triggers[abs_pin / 32U] |= BIT(abs_pin % 32);
    5172:	f3c0 3340 	ubfx	r3, r0, #13, #1
    5176:	f3c0 2004 	ubfx	r0, r0, #8, #5
    517a:	2501      	movs	r5, #1
    517c:	fa05 f000 	lsl.w	r0, r5, r0
    5180:	ad04      	add	r5, sp, #16
    5182:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    5186:	f853 5c08 	ldr.w	r5, [r3, #-8]
    518a:	4305      	orrs	r5, r0
    518c:	f843 5c08 	str.w	r5, [r3, #-8]
    return ((uint32_t)p_reg + event);
    5190:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
    5194:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    5198:	2200      	movs	r2, #0
    519a:	601a      	str	r2, [r3, #0]
    519c:	681b      	ldr	r3, [r3, #0]
}
    519e:	e7ce      	b.n	513e <gpiote_event_handler+0x3a>
	if (fired_triggers[0]) {
    51a0:	9e02      	ldr	r6, [sp, #8]
    51a2:	b92e      	cbnz	r6, 51b0 <gpiote_event_handler+0xac>
	if (fired_triggers[1]) {
    51a4:	9e03      	ldr	r6, [sp, #12]
    51a6:	b9ee      	cbnz	r6, 51e4 <gpiote_event_handler+0xe0>
	if (port_event) {
    51a8:	2c00      	cmp	r4, #0
    51aa:	d135      	bne.n	5218 <gpiote_event_handler+0x114>
}
    51ac:	b004      	add	sp, #16
    51ae:	bd70      	pop	{r4, r5, r6, pc}
	return list->head;
    51b0:	4b21      	ldr	r3, [pc, #132]	; (5238 <gpiote_event_handler+0x134>)
    51b2:	6859      	ldr	r1, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    51b4:	b119      	cbz	r1, 51be <gpiote_event_handler+0xba>
    51b6:	460d      	mov	r5, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    51b8:	b149      	cbz	r1, 51ce <gpiote_event_handler+0xca>
	return node->next;
    51ba:	680d      	ldr	r5, [r1, #0]
    51bc:	e007      	b.n	51ce <gpiote_event_handler+0xca>
    51be:	460d      	mov	r5, r1
    51c0:	e005      	b.n	51ce <gpiote_event_handler+0xca>
    51c2:	b16d      	cbz	r5, 51e0 <gpiote_event_handler+0xdc>
    51c4:	462b      	mov	r3, r5
Z_GENLIST_PEEK_NEXT(slist, snode)
    51c6:	b105      	cbz	r5, 51ca <gpiote_event_handler+0xc6>
	return node->next;
    51c8:	682b      	ldr	r3, [r5, #0]
    51ca:	4629      	mov	r1, r5
    51cc:	461d      	mov	r5, r3
    51ce:	2900      	cmp	r1, #0
    51d0:	d0e8      	beq.n	51a4 <gpiote_event_handler+0xa0>
		if (cb->pin_mask & pins) {
    51d2:	688a      	ldr	r2, [r1, #8]
    51d4:	4032      	ands	r2, r6
    51d6:	d0f4      	beq.n	51c2 <gpiote_event_handler+0xbe>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    51d8:	684b      	ldr	r3, [r1, #4]
    51da:	4815      	ldr	r0, [pc, #84]	; (5230 <gpiote_event_handler+0x12c>)
    51dc:	4798      	blx	r3
    51de:	e7f0      	b.n	51c2 <gpiote_event_handler+0xbe>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    51e0:	462b      	mov	r3, r5
    51e2:	e7f2      	b.n	51ca <gpiote_event_handler+0xc6>
	return list->head;
    51e4:	4b15      	ldr	r3, [pc, #84]	; (523c <gpiote_event_handler+0x138>)
    51e6:	6859      	ldr	r1, [r3, #4]
    51e8:	b119      	cbz	r1, 51f2 <gpiote_event_handler+0xee>
    51ea:	460d      	mov	r5, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    51ec:	b149      	cbz	r1, 5202 <gpiote_event_handler+0xfe>
	return node->next;
    51ee:	680d      	ldr	r5, [r1, #0]
    51f0:	e007      	b.n	5202 <gpiote_event_handler+0xfe>
    51f2:	460d      	mov	r5, r1
    51f4:	e005      	b.n	5202 <gpiote_event_handler+0xfe>
    51f6:	b16d      	cbz	r5, 5214 <gpiote_event_handler+0x110>
    51f8:	462b      	mov	r3, r5
Z_GENLIST_PEEK_NEXT(slist, snode)
    51fa:	b105      	cbz	r5, 51fe <gpiote_event_handler+0xfa>
	return node->next;
    51fc:	682b      	ldr	r3, [r5, #0]
    51fe:	4629      	mov	r1, r5
    5200:	461d      	mov	r5, r3
    5202:	2900      	cmp	r1, #0
    5204:	d0d0      	beq.n	51a8 <gpiote_event_handler+0xa4>
		if (cb->pin_mask & pins) {
    5206:	688a      	ldr	r2, [r1, #8]
    5208:	4032      	ands	r2, r6
    520a:	d0f4      	beq.n	51f6 <gpiote_event_handler+0xf2>
			cb->handler(port, cb, cb->pin_mask & pins);
    520c:	684b      	ldr	r3, [r1, #4]
    520e:	480c      	ldr	r0, [pc, #48]	; (5240 <gpiote_event_handler+0x13c>)
    5210:	4798      	blx	r3
    5212:	e7f0      	b.n	51f6 <gpiote_event_handler+0xf2>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    5214:	462b      	mov	r3, r5
    5216:	e7f2      	b.n	51fe <gpiote_event_handler+0xfa>
		cfg_level_pins(DEVICE_DT_GET(GPIO(0)));
    5218:	4c05      	ldr	r4, [pc, #20]	; (5230 <gpiote_event_handler+0x12c>)
    521a:	4620      	mov	r0, r4
    521c:	f7ff fda8 	bl	4d70 <cfg_level_pins>
		cfg_level_pins(DEVICE_DT_GET(GPIO(1)));
    5220:	f104 0018 	add.w	r0, r4, #24
    5224:	f7ff fda4 	bl	4d70 <cfg_level_pins>
}
    5228:	e7c0      	b.n	51ac <gpiote_event_handler+0xa8>
    522a:	bf00      	nop
    522c:	4000617c 	.word	0x4000617c
    5230:	00016cb8 	.word	0x00016cb8
    5234:	40006000 	.word	0x40006000
    5238:	20007304 	.word	0x20007304
    523c:	20007320 	.word	0x20007320
    5240:	00016cd0 	.word	0x00016cd0

00005244 <baudrate_set>:
	return dev->data;
}

static inline const struct uarte_nrfx_config *get_dev_config(const struct device *dev)
{
	return dev->config;
    5244:	6843      	ldr	r3, [r0, #4]

static inline NRF_UARTE_Type *get_uarte_instance(const struct device *dev)
{
	const struct uarte_nrfx_config *config = get_dev_config(dev);

	return config->uarte_regs;
    5246:	681a      	ldr	r2, [r3, #0]
static int baudrate_set(const struct device *dev, uint32_t baudrate)
{
	nrf_uarte_baudrate_t nrf_baudrate; /* calculated baudrate divisor */
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);

	switch (baudrate) {
    5248:	f5b1 4f16 	cmp.w	r1, #38400	; 0x9600
    524c:	d06f      	beq.n	532e <baudrate_set+0xea>
    524e:	d83a      	bhi.n	52c6 <baudrate_set+0x82>
    5250:	f5b1 5f16 	cmp.w	r1, #9600	; 0x2580
    5254:	d06e      	beq.n	5334 <baudrate_set+0xf0>
    5256:	d90a      	bls.n	526e <baudrate_set+0x2a>
    5258:	f5b1 4fe1 	cmp.w	r1, #28800	; 0x7080
    525c:	d075      	beq.n	534a <baudrate_set+0x106>
    525e:	d924      	bls.n	52aa <baudrate_set+0x66>
    5260:	f647 2312 	movw	r3, #31250	; 0x7a12
    5264:	4299      	cmp	r1, r3
    5266:	d12b      	bne.n	52c0 <baudrate_set+0x7c>
		break;
	case 28800:
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
		break;
	case 31250:
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    5268:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    526c:	e013      	b.n	5296 <baudrate_set+0x52>
	switch (baudrate) {
    526e:	f5b1 6f96 	cmp.w	r1, #1200	; 0x4b0
    5272:	d061      	beq.n	5338 <baudrate_set+0xf4>
    5274:	d907      	bls.n	5286 <baudrate_set+0x42>
    5276:	f5b1 6f16 	cmp.w	r1, #2400	; 0x960
    527a:	d063      	beq.n	5344 <baudrate_set+0x100>
    527c:	f5b1 5f96 	cmp.w	r1, #4800	; 0x12c0
    5280:	d110      	bne.n	52a4 <baudrate_set+0x60>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    5282:	4b3c      	ldr	r3, [pc, #240]	; (5374 <baudrate_set+0x130>)
    5284:	e007      	b.n	5296 <baudrate_set+0x52>
	switch (baudrate) {
    5286:	f5b1 7f96 	cmp.w	r1, #300	; 0x12c
    528a:	d058      	beq.n	533e <baudrate_set+0xfa>
    528c:	f5b1 7f16 	cmp.w	r1, #600	; 0x258
    5290:	d105      	bne.n	529e <baudrate_set+0x5a>
		nrf_baudrate = 0x00027000;
    5292:	f44f 331c 	mov.w	r3, #159744	; 0x27000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    5296:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
		return -EINVAL;
	}

	nrf_uarte_baudrate_set(uarte, nrf_baudrate);

	return 0;
    529a:	2000      	movs	r0, #0
    529c:	4770      	bx	lr
	switch (baudrate) {
    529e:	f06f 0015 	mvn.w	r0, #21
    52a2:	4770      	bx	lr
    52a4:	f06f 0015 	mvn.w	r0, #21
    52a8:	4770      	bx	lr
    52aa:	f5b1 5f61 	cmp.w	r1, #14400	; 0x3840
    52ae:	d04e      	beq.n	534e <baudrate_set+0x10a>
    52b0:	f5b1 4f96 	cmp.w	r1, #19200	; 0x4b00
    52b4:	d101      	bne.n	52ba <baudrate_set+0x76>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    52b6:	4b30      	ldr	r3, [pc, #192]	; (5378 <baudrate_set+0x134>)
    52b8:	e7ed      	b.n	5296 <baudrate_set+0x52>
	switch (baudrate) {
    52ba:	f06f 0015 	mvn.w	r0, #21
    52be:	4770      	bx	lr
    52c0:	f06f 0015 	mvn.w	r0, #21
    52c4:	4770      	bx	lr
    52c6:	f5b1 3f61 	cmp.w	r1, #230400	; 0x38400
    52ca:	d042      	beq.n	5352 <baudrate_set+0x10e>
    52cc:	d909      	bls.n	52e2 <baudrate_set+0x9e>
    52ce:	f5b1 2f61 	cmp.w	r1, #921600	; 0xe1000
    52d2:	d046      	beq.n	5362 <baudrate_set+0x11e>
    52d4:	d91f      	bls.n	5316 <baudrate_set+0xd2>
    52d6:	4b29      	ldr	r3, [pc, #164]	; (537c <baudrate_set+0x138>)
    52d8:	4299      	cmp	r1, r3
    52da:	d148      	bne.n	536e <baudrate_set+0x12a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    52dc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    52e0:	e7d9      	b.n	5296 <baudrate_set+0x52>
	switch (baudrate) {
    52e2:	f5b1 3f96 	cmp.w	r1, #76800	; 0x12c00
    52e6:	d037      	beq.n	5358 <baudrate_set+0x114>
    52e8:	d905      	bls.n	52f6 <baudrate_set+0xb2>
    52ea:	f5b1 3fe1 	cmp.w	r1, #115200	; 0x1c200
    52ee:	d10f      	bne.n	5310 <baudrate_set+0xcc>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    52f0:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    52f4:	e7cf      	b.n	5296 <baudrate_set+0x52>
	switch (baudrate) {
    52f6:	f64d 23c0 	movw	r3, #56000	; 0xdac0
    52fa:	4299      	cmp	r1, r3
    52fc:	d02e      	beq.n	535c <baudrate_set+0x118>
    52fe:	f5b1 4f61 	cmp.w	r1, #57600	; 0xe100
    5302:	d102      	bne.n	530a <baudrate_set+0xc6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    5304:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    5308:	e7c5      	b.n	5296 <baudrate_set+0x52>
	switch (baudrate) {
    530a:	f06f 0015 	mvn.w	r0, #21
    530e:	4770      	bx	lr
    5310:	f06f 0015 	mvn.w	r0, #21
    5314:	4770      	bx	lr
    5316:	4b1a      	ldr	r3, [pc, #104]	; (5380 <baudrate_set+0x13c>)
    5318:	4299      	cmp	r1, r3
    531a:	d025      	beq.n	5368 <baudrate_set+0x124>
    531c:	f5b1 2fe1 	cmp.w	r1, #460800	; 0x70800
    5320:	d102      	bne.n	5328 <baudrate_set+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    5322:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    5326:	e7b6      	b.n	5296 <baudrate_set+0x52>
	switch (baudrate) {
    5328:	f06f 0015 	mvn.w	r0, #21
    532c:	4770      	bx	lr
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    532e:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    5332:	e7b0      	b.n	5296 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    5334:	4b13      	ldr	r3, [pc, #76]	; (5384 <baudrate_set+0x140>)
    5336:	e7ae      	b.n	5296 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    5338:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    533c:	e7ab      	b.n	5296 <baudrate_set+0x52>
	switch (baudrate) {
    533e:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    5342:	e7a8      	b.n	5296 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    5344:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    5348:	e7a5      	b.n	5296 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    534a:	4b0f      	ldr	r3, [pc, #60]	; (5388 <baudrate_set+0x144>)
    534c:	e7a3      	b.n	5296 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    534e:	4b0f      	ldr	r3, [pc, #60]	; (538c <baudrate_set+0x148>)
    5350:	e7a1      	b.n	5296 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    5352:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    5356:	e79e      	b.n	5296 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    5358:	4b0d      	ldr	r3, [pc, #52]	; (5390 <baudrate_set+0x14c>)
    535a:	e79c      	b.n	5296 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    535c:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    5360:	e799      	b.n	5296 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    5362:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    5366:	e796      	b.n	5296 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    5368:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    536c:	e793      	b.n	5296 <baudrate_set+0x52>
	switch (baudrate) {
    536e:	f06f 0015 	mvn.w	r0, #21
}
    5372:	4770      	bx	lr
    5374:	0013b000 	.word	0x0013b000
    5378:	004ea000 	.word	0x004ea000
    537c:	000f4240 	.word	0x000f4240
    5380:	0003d090 	.word	0x0003d090
    5384:	00275000 	.word	0x00275000
    5388:	0075c000 	.word	0x0075c000
    538c:	003af000 	.word	0x003af000
    5390:	013a9000 	.word	0x013a9000

00005394 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    5394:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5398:	4605      	mov	r5, r0
    539a:	460f      	mov	r7, r1
	return dev->data;
    539c:	f8d0 8010 	ldr.w	r8, [r0, #16]
	struct uarte_nrfx_data *data = get_dev_data(dev);
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    53a0:	f010 fc4a 	bl	15c38 <k_is_in_isr>
    53a4:	b920      	cbnz	r0, 53b0 <uarte_nrfx_poll_out+0x1c>
	return !z_sys_post_kernel;
    53a6:	4b16      	ldr	r3, [pc, #88]	; (5400 <uarte_nrfx_poll_out+0x6c>)
    53a8:	781b      	ldrb	r3, [r3, #0]
    53aa:	b1ab      	cbz	r3, 53d8 <uarte_nrfx_poll_out+0x44>
    53ac:	2300      	movs	r3, #0
    53ae:	e000      	b.n	53b2 <uarte_nrfx_poll_out+0x1e>
    53b0:	2301      	movs	r3, #1
	int key;

	if (isr_mode) {
    53b2:	b19b      	cbz	r3, 53dc <uarte_nrfx_poll_out+0x48>
	__asm__ volatile(
    53b4:	f04f 0320 	mov.w	r3, #32
    53b8:	f3ef 8411 	mrs	r4, BASEPRI
    53bc:	f383 8812 	msr	BASEPRI_MAX, r3
    53c0:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
    53c4:	4626      	mov	r6, r4
			if (is_tx_ready(dev)) {
    53c6:	4628      	mov	r0, r5
    53c8:	f00d fbf8 	bl	12bbc <is_tx_ready>
    53cc:	b950      	cbnz	r0, 53e4 <uarte_nrfx_poll_out+0x50>
	__asm__ volatile(
    53ce:	f384 8811 	msr	BASEPRI, r4
    53d2:	f3bf 8f6f 	isb	sy
}
    53d6:	e7ed      	b.n	53b4 <uarte_nrfx_poll_out+0x20>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    53d8:	2301      	movs	r3, #1
    53da:	e7ea      	b.n	53b2 <uarte_nrfx_poll_out+0x1e>
			}

			irq_unlock(key);
		}
	} else {
		key = wait_tx_ready(dev);
    53dc:	4628      	mov	r0, r5
    53de:	f00d fd0e 	bl	12dfe <wait_tx_ready>
    53e2:	4606      	mov	r6, r0
	}

	data->char_out = c;
    53e4:	4641      	mov	r1, r8
    53e6:	f801 7f14 	strb.w	r7, [r1, #20]!
	tx_start(dev, &data->char_out, 1);
    53ea:	2201      	movs	r2, #1
    53ec:	4628      	mov	r0, r5
    53ee:	f00d fbff 	bl	12bf0 <tx_start>
	__asm__ volatile(
    53f2:	f386 8811 	msr	BASEPRI, r6
    53f6:	f3bf 8f6f 	isb	sy

	irq_unlock(key);
}
    53fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    53fe:	bf00      	nop
    5400:	2000791b 	.word	0x2000791b

00005404 <endtx_stoptx_ppi_init>:
#endif /* UARTE_INTERRUPT_DRIVEN */
};

static int endtx_stoptx_ppi_init(NRF_UARTE_Type *uarte,
				 struct uarte_nrfx_data *data)
{
    5404:	b538      	push	{r3, r4, r5, lr}
    5406:	4604      	mov	r4, r0
    5408:	460d      	mov	r5, r1
	nrfx_err_t ret;

	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    540a:	f101 0016 	add.w	r0, r1, #22
    540e:	f000 fe3f 	bl	6090 <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    5412:	4b0c      	ldr	r3, [pc, #48]	; (5444 <endtx_stoptx_ppi_init+0x40>)
    5414:	4298      	cmp	r0, r3
    5416:	d111      	bne.n	543c <endtx_stoptx_ppi_init+0x38>
		LOG_ERR("Failed to allocate PPI Channel");
		return -EIO;
	}

	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    5418:	7dab      	ldrb	r3, [r5, #22]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    541a:	f504 7190 	add.w	r1, r4, #288	; 0x120
    return (uint32_t)p_reg + (uint32_t)task;
    541e:	340c      	adds	r4, #12
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    5420:	4a09      	ldr	r2, [pc, #36]	; (5448 <endtx_stoptx_ppi_init+0x44>)
    5422:	33a2      	adds	r3, #162	; 0xa2
    5424:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
    p_reg->CH[(uint32_t) channel].TEP = tep;
    5428:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    542c:	605c      	str	r4, [r3, #4]
		nrf_uarte_event_address_get(uarte, NRF_UARTE_EVENT_ENDTX),
		nrf_uarte_task_address_get(uarte, NRF_UARTE_TASK_STOPTX));
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    542e:	7da9      	ldrb	r1, [r5, #22]
    5430:	2301      	movs	r3, #1
    5432:	408b      	lsls	r3, r1
    p_reg->CHENSET = mask;
    5434:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504

	return 0;
    5438:	2000      	movs	r0, #0
}
    543a:	bd38      	pop	{r3, r4, r5, pc}
		return -EIO;
    543c:	f06f 0004 	mvn.w	r0, #4
    5440:	e7fb      	b.n	543a <endtx_stoptx_ppi_init+0x36>
    5442:	bf00      	nop
    5444:	0bad0000 	.word	0x0bad0000
    5448:	4001f000 	.word	0x4001f000

0000544c <uarte_instance_init>:

static int uarte_instance_init(const struct device *dev,
			       uint8_t interrupts_active)
{
    544c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return dev->config;
    544e:	6844      	ldr	r4, [r0, #4]
	return config->uarte_regs;
    5450:	6825      	ldr	r5, [r4, #0]
	return dev->data;
    5452:	6906      	ldr	r6, [r0, #16]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    5454:	2300      	movs	r3, #0
    5456:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
	struct uarte_nrfx_data *data = get_dev_data(dev);
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);

	nrf_uarte_disable(uarte);

	data->dev = dev;
    545a:	6030      	str	r0, [r6, #0]

	nrf_gpio_pin_write(cfg->pseltxd, 1);
    545c:	68a3      	ldr	r3, [r4, #8]
    *p_pin = pin_number & 0x1F;
    545e:	f003 011f 	and.w	r1, r3, #31
    return pin_number >> 5;
    5462:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5464:	2b01      	cmp	r3, #1
    5466:	f000 8097 	beq.w	5598 <uarte_instance_init+0x14c>
        case 0: return NRF_P0;
    546a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    546e:	2301      	movs	r3, #1
    5470:	408b      	lsls	r3, r1
    p_reg->OUTSET = set_mask;
    5472:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
	nrf_gpio_cfg_output(cfg->pseltxd);
    5476:	68a3      	ldr	r3, [r4, #8]
    *p_pin = pin_number & 0x1F;
    5478:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    547c:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    547e:	2b01      	cmp	r3, #1
    5480:	f000 808c 	beq.w	559c <uarte_instance_init+0x150>
        case 0: return NRF_P0;
    5484:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    5488:	f502 73e0 	add.w	r3, r2, #448	; 0x1c0
    548c:	2203      	movs	r2, #3
    548e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (cfg->pselrxd !=  NRF_UARTE_PSEL_DISCONNECTED) {
    5492:	68e3      	ldr	r3, [r4, #12]
    5494:	f1b3 3fff 	cmp.w	r3, #4294967295
    5498:	d00c      	beq.n	54b4 <uarte_instance_init+0x68>
		nrf_gpio_cfg_input(cfg->pselrxd, cfg->rxd_pull);
    549a:	7e21      	ldrb	r1, [r4, #24]
    *p_pin = pin_number & 0x1F;
    549c:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    54a0:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    54a2:	2b01      	cmp	r3, #1
    54a4:	d07c      	beq.n	55a0 <uarte_instance_init+0x154>
        case 0: return NRF_P0;
    54a6:	f04f 47a0 	mov.w	r7, #1342177280	; 0x50000000
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    54aa:	0089      	lsls	r1, r1, #2
    reg->PIN_CNF[pin_number] = cnf;
    54ac:	f502 73e0 	add.w	r3, r2, #448	; 0x1c0
    54b0:	f847 1023 	str.w	r1, [r7, r3, lsl #2]
	}

	nrf_uarte_txrx_pins_set(uarte, cfg->pseltxd, cfg->pselrxd);
    54b4:	68a2      	ldr	r2, [r4, #8]
    54b6:	68e3      	ldr	r3, [r4, #12]
    p_reg->PSEL.TXD = pseltxd;
    54b8:	f8c5 250c 	str.w	r2, [r5, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    54bc:	f8c5 3514 	str.w	r3, [r5, #1300]	; 0x514

	if (cfg->pselcts != NRF_UARTE_PSEL_DISCONNECTED) {
    54c0:	6923      	ldr	r3, [r4, #16]
    54c2:	f1b3 3fff 	cmp.w	r3, #4294967295
    54c6:	d00c      	beq.n	54e2 <uarte_instance_init+0x96>
		nrf_gpio_cfg_input(cfg->pselcts, cfg->cts_pull);
    54c8:	7e61      	ldrb	r1, [r4, #25]
    *p_pin = pin_number & 0x1F;
    54ca:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    54ce:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    54d0:	2b01      	cmp	r3, #1
    54d2:	d067      	beq.n	55a4 <uarte_instance_init+0x158>
        case 0: return NRF_P0;
    54d4:	f04f 47a0 	mov.w	r7, #1342177280	; 0x50000000
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    54d8:	0089      	lsls	r1, r1, #2
    reg->PIN_CNF[pin_number] = cnf;
    54da:	f502 73e0 	add.w	r3, r2, #448	; 0x1c0
    54de:	f847 1023 	str.w	r1, [r7, r3, lsl #2]
	}

	if (cfg->pselrts != NRF_UARTE_PSEL_DISCONNECTED) {
    54e2:	6963      	ldr	r3, [r4, #20]
    54e4:	f1b3 3fff 	cmp.w	r3, #4294967295
    54e8:	d017      	beq.n	551a <uarte_instance_init+0xce>
    *p_pin = pin_number & 0x1F;
    54ea:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    54ee:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    54f0:	2b01      	cmp	r3, #1
    54f2:	d059      	beq.n	55a8 <uarte_instance_init+0x15c>
        case 0: return NRF_P0;
    54f4:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    54f8:	2301      	movs	r3, #1
    54fa:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    54fc:	f8c1 3508 	str.w	r3, [r1, #1288]	; 0x508
		nrf_gpio_pin_write(cfg->pselrts, 1);
		nrf_gpio_cfg_output(cfg->pselrts);
    5500:	6963      	ldr	r3, [r4, #20]
    *p_pin = pin_number & 0x1F;
    5502:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    5506:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5508:	2b01      	cmp	r3, #1
    550a:	d04f      	beq.n	55ac <uarte_instance_init+0x160>
        case 0: return NRF_P0;
    550c:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    5510:	f502 73e0 	add.w	r3, r2, #448	; 0x1c0
    5514:	2203      	movs	r2, #3
    5516:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}

	nrf_uarte_hwfc_pins_set(uarte, cfg->pselrts, cfg->pselcts);
    551a:	6962      	ldr	r2, [r4, #20]
    551c:	6923      	ldr	r3, [r4, #16]
    p_reg->PSEL.RTS = pselrts;
    551e:	f8c5 2508 	str.w	r2, [r5, #1288]	; 0x508
    p_reg->PSEL.CTS = pselcts;
    5522:	f8c5 3510 	str.w	r3, [r5, #1296]	; 0x510
	return dev->data;
    5526:	6901      	ldr	r1, [r0, #16]

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    5528:	3104      	adds	r1, #4
    552a:	f00d fada 	bl	12ae2 <uarte_nrfx_configure>
	if (err) {
    552e:	4607      	mov	r7, r0
    5530:	bb80      	cbnz	r0, 5594 <uarte_instance_init+0x148>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    5532:	6863      	ldr	r3, [r4, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    5534:	f013 0f08 	tst.w	r3, #8
    5538:	d13a      	bne.n	55b0 <uarte_instance_init+0x164>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    553a:	2308      	movs	r3, #8
    553c:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (cfg->pselrxd != NRF_UARTE_PSEL_DISCONNECTED) {
    5540:	68e3      	ldr	r3, [r4, #12]
    5542:	f1b3 3fff 	cmp.w	r3, #4294967295
    5546:	d00c      	beq.n	5562 <uarte_instance_init+0x116>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5548:	2300      	movs	r3, #0
    554a:	f8c5 3110 	str.w	r3, [r5, #272]	; 0x110
    554e:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    5552:	f106 0315 	add.w	r3, r6, #21

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    5556:	f8c5 3534 	str.w	r3, [r5, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    555a:	2301      	movs	r3, #1
    555c:	f8c5 3538 	str.w	r3, [r5, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5560:	602b      	str	r3, [r5, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    5562:	6863      	ldr	r3, [r4, #4]
    5564:	f013 0f08 	tst.w	r3, #8
    5568:	d103      	bne.n	5572 <uarte_instance_init+0x126>
    p_reg->INTENSET = mask;
    556a:	f44f 7380 	mov.w	r3, #256	; 0x100
    556e:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    5572:	6863      	ldr	r3, [r4, #4]
    5574:	f013 0f10 	tst.w	r3, #16
    5578:	d003      	beq.n	5582 <uarte_instance_init+0x136>
    557a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    557e:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    5582:	3614      	adds	r6, #20
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    5584:	f8c5 6544 	str.w	r6, [r5, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    5588:	2300      	movs	r3, #0
    558a:	f8c5 3548 	str.w	r3, [r5, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    558e:	2301      	movs	r3, #1
    5590:	60ab      	str	r3, [r5, #8]
    5592:	60eb      	str	r3, [r5, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    5594:	4638      	mov	r0, r7
    5596:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        case 1: return NRF_P1;
    5598:	4a09      	ldr	r2, [pc, #36]	; (55c0 <uarte_instance_init+0x174>)
    559a:	e768      	b.n	546e <uarte_instance_init+0x22>
    559c:	4908      	ldr	r1, [pc, #32]	; (55c0 <uarte_instance_init+0x174>)
    559e:	e773      	b.n	5488 <uarte_instance_init+0x3c>
    55a0:	4f07      	ldr	r7, [pc, #28]	; (55c0 <uarte_instance_init+0x174>)
    55a2:	e782      	b.n	54aa <uarte_instance_init+0x5e>
    55a4:	4f06      	ldr	r7, [pc, #24]	; (55c0 <uarte_instance_init+0x174>)
    55a6:	e797      	b.n	54d8 <uarte_instance_init+0x8c>
    55a8:	4905      	ldr	r1, [pc, #20]	; (55c0 <uarte_instance_init+0x174>)
    55aa:	e7a5      	b.n	54f8 <uarte_instance_init+0xac>
    55ac:	4904      	ldr	r1, [pc, #16]	; (55c0 <uarte_instance_init+0x174>)
    55ae:	e7af      	b.n	5510 <uarte_instance_init+0xc4>
		err = endtx_stoptx_ppi_init(uarte, data);
    55b0:	4631      	mov	r1, r6
    55b2:	4628      	mov	r0, r5
    55b4:	f7ff ff26 	bl	5404 <endtx_stoptx_ppi_init>
		if (err < 0) {
    55b8:	2800      	cmp	r0, #0
    55ba:	dabe      	bge.n	553a <uarte_instance_init+0xee>
			return err;
    55bc:	4607      	mov	r7, r0
    55be:	e7e9      	b.n	5594 <uarte_instance_init+0x148>
    55c0:	50000300 	.word	0x50000300

000055c4 <set_comparator>:
	return (a - b) & COUNTER_MAX;
}

static void set_comparator(int32_t chan, uint32_t cyc)
{
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    55c4:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE  void nrf_rtc_cc_set(NRF_RTC_Type * p_reg, uint32_t ch, uint32_t cc_val)
{
    p_reg->CC[ch] = cc_val;
    55c8:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    55cc:	4b01      	ldr	r3, [pc, #4]	; (55d4 <set_comparator+0x10>)
    55ce:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
}
    55d2:	4770      	bx	lr
    55d4:	40011000 	.word	0x40011000

000055d8 <get_comparator>:
}

NRF_STATIC_INLINE  uint32_t nrf_rtc_cc_get(NRF_RTC_Type const * p_reg, uint32_t ch)
{
    return p_reg->CC[ch];
    55d8:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    55dc:	4b01      	ldr	r3, [pc, #4]	; (55e4 <get_comparator+0xc>)
    55de:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

static uint32_t get_comparator(int32_t chan)
{
	return nrf_rtc_cc_get(RTC, chan);
}
    55e2:	4770      	bx	lr
    55e4:	40011000 	.word	0x40011000

000055e8 <event_enable>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
}

static void event_enable(int32_t chan)
{
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    55e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    55ec:	4083      	lsls	r3, r0
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    55ee:	4a02      	ldr	r2, [pc, #8]	; (55f8 <event_enable+0x10>)
    55f0:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
}
    55f4:	4770      	bx	lr
    55f6:	bf00      	nop
    55f8:	40011000 	.word	0x40011000

000055fc <event_disable>:

static void event_disable(int32_t chan)
{
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    55fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    5600:	4083      	lsls	r3, r0
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    5602:	4a02      	ldr	r2, [pc, #8]	; (560c <event_disable+0x10>)
    5604:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
}
    5608:	4770      	bx	lr
    560a:	bf00      	nop
    560c:	40011000 	.word	0x40011000

00005610 <counter>:
     return p_reg->COUNTER;
    5610:	4b01      	ldr	r3, [pc, #4]	; (5618 <counter+0x8>)
    5612:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504

static uint32_t counter(void)
{
	return nrf_rtc_counter_get(RTC);
}
    5616:	4770      	bx	lr
    5618:	40011000 	.word	0x40011000

0000561c <compare_int_lock>:
	__ASSERT_NO_MSG(chan < CHAN_COUNT);
	return nrf_rtc_event_address_get(RTC, nrf_rtc_compare_event_get(chan));
}

static bool compare_int_lock(int32_t chan)
{
    561c:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    561e:	2301      	movs	r3, #1
    5620:	4083      	lsls	r3, r0
    5622:	43dc      	mvns	r4, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    5624:	4a10      	ldr	r2, [pc, #64]	; (5668 <compare_int_lock+0x4c>)
    5626:	f3bf 8f5b 	dmb	ish
    562a:	e852 1f00 	ldrex	r1, [r2]
    562e:	ea01 0c04 	and.w	ip, r1, r4
    5632:	e842 ce00 	strex	lr, ip, [r2]
    5636:	f1be 0f00 	cmp.w	lr, #0
    563a:	d1f6      	bne.n	562a <compare_int_lock+0xe>
    563c:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    5640:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    5644:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENCLR = mask;
    5648:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    564c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    5650:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    5654:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    5658:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    565c:	420b      	tst	r3, r1
}
    565e:	bf14      	ite	ne
    5660:	2001      	movne	r0, #1
    5662:	2000      	moveq	r0, #0
    5664:	bd10      	pop	{r4, pc}
    5666:	bf00      	nop
    5668:	20007380 	.word	0x20007380

0000566c <channel_processing_check_and_clear>:
		event_enable(chan);
	}
}

static bool channel_processing_check_and_clear(int32_t chan)
{
    566c:	b570      	push	{r4, r5, r6, lr}
    566e:	4604      	mov	r4, r0
	bool result = false;

	uint32_t mcu_critical_state = full_int_lock();
    5670:	f00d fc20 	bl	12eb4 <full_int_lock>
    5674:	4605      	mov	r5, r0

	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    5676:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    567a:	40a3      	lsls	r3, r4
    return p_reg->INTENSET & mask;
    567c:	4a17      	ldr	r2, [pc, #92]	; (56dc <channel_processing_check_and_clear+0x70>)
    567e:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    5682:	4213      	tst	r3, r2
    5684:	d105      	bne.n	5692 <channel_processing_check_and_clear+0x26>
	bool result = false;
    5686:	2600      	movs	r6, #0
		if (result) {
			event_clear(chan);
		}
	}

	full_int_unlock(mcu_critical_state);
    5688:	4628      	mov	r0, r5
    568a:	f00d fc1c 	bl	12ec6 <full_int_unlock>

	return result;
}
    568e:	4630      	mov	r0, r6
    5690:	bd70      	pop	{r4, r5, r6, pc}
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    5692:	2301      	movs	r3, #1
    5694:	40a3      	lsls	r3, r4
    5696:	43db      	mvns	r3, r3
    5698:	4a11      	ldr	r2, [pc, #68]	; (56e0 <channel_processing_check_and_clear+0x74>)
    569a:	f3bf 8f5b 	dmb	ish
    569e:	e852 1f00 	ldrex	r1, [r2]
    56a2:	ea01 0003 	and.w	r0, r1, r3
    56a6:	e842 0600 	strex	r6, r0, [r2]
    56aa:	2e00      	cmp	r6, #0
    56ac:	d1f7      	bne.n	569e <channel_processing_check_and_clear+0x32>
    56ae:	f3bf 8f5b 	dmb	ish
    56b2:	b959      	cbnz	r1, 56cc <channel_processing_check_and_clear+0x60>
			 nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    56b4:	f104 0350 	add.w	r3, r4, #80	; 0x50
    56b8:	009b      	lsls	r3, r3, #2
    56ba:	b29b      	uxth	r3, r3
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    56bc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    56c0:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    56c4:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    56c6:	b113      	cbz	r3, 56ce <channel_processing_check_and_clear+0x62>
    56c8:	2301      	movs	r3, #1
    56ca:	e000      	b.n	56ce <channel_processing_check_and_clear+0x62>
    56cc:	2301      	movs	r3, #1
		if (result) {
    56ce:	461e      	mov	r6, r3
    56d0:	2b00      	cmp	r3, #0
    56d2:	d0d9      	beq.n	5688 <channel_processing_check_and_clear+0x1c>
			event_clear(chan);
    56d4:	4620      	mov	r0, r4
    56d6:	f00d fbde 	bl	12e96 <event_clear>
    56da:	e7d5      	b.n	5688 <channel_processing_check_and_clear+0x1c>
    56dc:	40011000 	.word	0x40011000
    56e0:	2000737c 	.word	0x2000737c

000056e4 <compare_int_unlock>:
	if (key) {
    56e4:	b901      	cbnz	r1, 56e8 <compare_int_unlock+0x4>
}
    56e6:	4770      	bx	lr
		atomic_or(&int_mask, BIT(chan));
    56e8:	2301      	movs	r3, #1
    56ea:	4083      	lsls	r3, r0
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    56ec:	4a11      	ldr	r2, [pc, #68]	; (5734 <compare_int_unlock+0x50>)
    56ee:	f3bf 8f5b 	dmb	ish
    56f2:	e852 1f00 	ldrex	r1, [r2]
    56f6:	4319      	orrs	r1, r3
    56f8:	e842 1c00 	strex	ip, r1, [r2]
    56fc:	f1bc 0f00 	cmp.w	ip, #0
    5700:	d1f7      	bne.n	56f2 <compare_int_unlock+0xe>
    5702:	f3bf 8f5b 	dmb	ish
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    5706:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    570a:	4083      	lsls	r3, r0
    p_reg->INTENSET = mask;
    570c:	4a0a      	ldr	r2, [pc, #40]	; (5738 <compare_int_unlock+0x54>)
    570e:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    5712:	f3bf 8f5b 	dmb	ish
    5716:	4b09      	ldr	r3, [pc, #36]	; (573c <compare_int_unlock+0x58>)
    5718:	681b      	ldr	r3, [r3, #0]
    571a:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    571e:	fa23 f000 	lsr.w	r0, r3, r0
    5722:	f010 0f01 	tst.w	r0, #1
    5726:	d0de      	beq.n	56e6 <compare_int_unlock+0x2>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5728:	4b05      	ldr	r3, [pc, #20]	; (5740 <compare_int_unlock+0x5c>)
    572a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    572e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
    5732:	e7d8      	b.n	56e6 <compare_int_unlock+0x2>
    5734:	20007380 	.word	0x20007380
    5738:	40011000 	.word	0x40011000
    573c:	2000737c 	.word	0x2000737c
    5740:	e000e100 	.word	0xe000e100

00005744 <sys_clock_timeout_handler>:
{
    5744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5746:	4607      	mov	r7, r0
    5748:	4614      	mov	r4, r2
    574a:	461e      	mov	r6, r3
	uint32_t cc_value = absolute_time_to_cc(expire_time);
    574c:	4610      	mov	r0, r2
    574e:	4619      	mov	r1, r3
    5750:	f00d fbad 	bl	12eae <absolute_time_to_cc>
    5754:	4605      	mov	r5, r0
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    5756:	4b15      	ldr	r3, [pc, #84]	; (57ac <sys_clock_timeout_handler+0x68>)
    5758:	681a      	ldr	r2, [r3, #0]
    575a:	1aa0      	subs	r0, r4, r2
	last_count += dticks * CYC_PER_TICK;
    575c:	601c      	str	r4, [r3, #0]
    575e:	605e      	str	r6, [r3, #4]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    5760:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	if (in_anchor_range(cc_value)) {
    5764:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    5768:	d308      	bcc.n	577c <sys_clock_timeout_handler+0x38>
	return false;
    576a:	2400      	movs	r4, #0
	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    576c:	f00a fb7e 	bl	fe6c <sys_clock_announce>
	if (cc_value == get_comparator(chan)) {
    5770:	4638      	mov	r0, r7
    5772:	f7ff ff31 	bl	55d8 <get_comparator>
    5776:	42a8      	cmp	r0, r5
    5778:	d00c      	beq.n	5794 <sys_clock_timeout_handler+0x50>
}
    577a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    577c:	4b0c      	ldr	r3, [pc, #48]	; (57b0 <sys_clock_timeout_handler+0x6c>)
    577e:	6819      	ldr	r1, [r3, #0]
    5780:	0a0b      	lsrs	r3, r1, #8
    5782:	060a      	lsls	r2, r1, #24
    5784:	1952      	adds	r2, r2, r5
    5786:	f143 0300 	adc.w	r3, r3, #0
    578a:	490a      	ldr	r1, [pc, #40]	; (57b4 <sys_clock_timeout_handler+0x70>)
    578c:	e9c1 2300 	strd	r2, r3, [r1]
		return true;
    5790:	2401      	movs	r4, #1
    5792:	e7eb      	b.n	576c <sys_clock_timeout_handler+0x28>
		if (!anchor_updated) {
    5794:	b11c      	cbz	r4, 579e <sys_clock_timeout_handler+0x5a>
		event_enable(chan);
    5796:	4638      	mov	r0, r7
    5798:	f7ff ff26 	bl	55e8 <event_enable>
}
    579c:	e7ed      	b.n	577a <sys_clock_timeout_handler+0x36>
			set_comparator(chan, COUNTER_HALF_SPAN);
    579e:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
    57a2:	4638      	mov	r0, r7
    57a4:	f7ff ff0e 	bl	55c4 <set_comparator>
    57a8:	e7f5      	b.n	5796 <sys_clock_timeout_handler+0x52>
    57aa:	bf00      	nop
    57ac:	20006788 	.word	0x20006788
    57b0:	20007384 	.word	0x20007384
    57b4:	20006770 	.word	0x20006770

000057b8 <z_nrf_rtc_timer_read>:
{
    57b8:	b538      	push	{r3, r4, r5, lr}
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    57ba:	4b0d      	ldr	r3, [pc, #52]	; (57f0 <z_nrf_rtc_timer_read+0x38>)
    57bc:	681b      	ldr	r3, [r3, #0]
    57be:	0a1d      	lsrs	r5, r3, #8
    57c0:	061c      	lsls	r4, r3, #24
  __ASM volatile ("dmb 0xF":::"memory");
    57c2:	f3bf 8f5f 	dmb	sy
	uint32_t cntr = counter();
    57c6:	f7ff ff23 	bl	5610 <counter>
    57ca:	4603      	mov	r3, r0
	val += cntr;
    57cc:	1820      	adds	r0, r4, r0
    57ce:	f145 0100 	adc.w	r1, r5, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    57d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    57d6:	d20a      	bcs.n	57ee <z_nrf_rtc_timer_read+0x36>
		if (val < anchor) {
    57d8:	4b06      	ldr	r3, [pc, #24]	; (57f4 <z_nrf_rtc_timer_read+0x3c>)
    57da:	e9d3 2300 	ldrd	r2, r3, [r3]
    57de:	4299      	cmp	r1, r3
    57e0:	bf08      	it	eq
    57e2:	4290      	cmpeq	r0, r2
    57e4:	d203      	bcs.n	57ee <z_nrf_rtc_timer_read+0x36>
			val += COUNTER_SPAN;
    57e6:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    57ea:	f141 0100 	adc.w	r1, r1, #0
}
    57ee:	bd38      	pop	{r3, r4, r5, pc}
    57f0:	20007384 	.word	0x20007384
    57f4:	20006770 	.word	0x20006770

000057f8 <compare_set_nolocks>:
{
    57f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    57fc:	4606      	mov	r6, r0
    57fe:	4614      	mov	r4, r2
    5800:	461d      	mov	r5, r3
	uint32_t cc_value = absolute_time_to_cc(target_time);
    5802:	4610      	mov	r0, r2
    5804:	4619      	mov	r1, r3
    5806:	f00d fb52 	bl	12eae <absolute_time_to_cc>
    580a:	4607      	mov	r7, r0
	uint64_t curr_time = z_nrf_rtc_timer_read();
    580c:	f7ff ffd4 	bl	57b8 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    5810:	42a9      	cmp	r1, r5
    5812:	bf08      	it	eq
    5814:	42a0      	cmpeq	r0, r4
    5816:	d21e      	bcs.n	5856 <compare_set_nolocks+0x5e>
		if (target_time - curr_time > COUNTER_SPAN) {
    5818:	ebb4 0800 	subs.w	r8, r4, r0
    581c:	eb65 0901 	sbc.w	r9, r5, r1
    5820:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    5824:	2300      	movs	r3, #0
    5826:	454b      	cmp	r3, r9
    5828:	bf08      	it	eq
    582a:	4542      	cmpeq	r2, r8
    582c:	d32e      	bcc.n	588c <compare_set_nolocks+0x94>
		if (target_time != cc_data[chan].target_time) {
    582e:	4b19      	ldr	r3, [pc, #100]	; (5894 <compare_set_nolocks+0x9c>)
    5830:	eb03 1306 	add.w	r3, r3, r6, lsl #4
    5834:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    5838:	42ab      	cmp	r3, r5
    583a:	bf08      	it	eq
    583c:	42a2      	cmpeq	r2, r4
    583e:	d018      	beq.n	5872 <compare_set_nolocks+0x7a>
			uint32_t cc_set = set_absolute_alarm(chan, cc_value);
    5840:	4639      	mov	r1, r7
    5842:	4630      	mov	r0, r6
    5844:	f00d fb44 	bl	12ed0 <set_absolute_alarm>
			target_time += counter_sub(cc_set, cc_value);
    5848:	4639      	mov	r1, r7
    584a:	f00d fb20 	bl	12e8e <counter_sub>
    584e:	1824      	adds	r4, r4, r0
    5850:	f145 0500 	adc.w	r5, r5, #0
    5854:	e00d      	b.n	5872 <compare_set_nolocks+0x7a>
		atomic_or(&force_isr_mask, BIT(chan));
    5856:	2301      	movs	r3, #1
    5858:	40b3      	lsls	r3, r6
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    585a:	4a0f      	ldr	r2, [pc, #60]	; (5898 <compare_set_nolocks+0xa0>)
    585c:	f3bf 8f5b 	dmb	ish
    5860:	e852 1f00 	ldrex	r1, [r2]
    5864:	4319      	orrs	r1, r3
    5866:	e842 1000 	strex	r0, r1, [r2]
    586a:	2800      	cmp	r0, #0
    586c:	d1f8      	bne.n	5860 <compare_set_nolocks+0x68>
    586e:	f3bf 8f5b 	dmb	ish
	cc_data[chan].target_time = target_time;
    5872:	4b08      	ldr	r3, [pc, #32]	; (5894 <compare_set_nolocks+0x9c>)
    5874:	0132      	lsls	r2, r6, #4
    5876:	eb03 1606 	add.w	r6, r3, r6, lsl #4
    587a:	e9c6 4502 	strd	r4, r5, [r6, #8]
	cc_data[chan].callback = handler;
    587e:	9908      	ldr	r1, [sp, #32]
    5880:	5099      	str	r1, [r3, r2]
	cc_data[chan].user_context = user_data;
    5882:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5884:	6073      	str	r3, [r6, #4]
	return ret;
    5886:	2000      	movs	r0, #0
}
    5888:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			return -EINVAL;
    588c:	f06f 0015 	mvn.w	r0, #21
    5890:	e7fa      	b.n	5888 <compare_set_nolocks+0x90>
    5892:	bf00      	nop
    5894:	20006778 	.word	0x20006778
    5898:	2000737c 	.word	0x2000737c

0000589c <process_channel>:

static void process_channel(int32_t chan)
{
    589c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    58a0:	b082      	sub	sp, #8
    58a2:	4604      	mov	r4, r0
	if (channel_processing_check_and_clear(chan)) {
    58a4:	f7ff fee2 	bl	566c <channel_processing_check_and_clear>
    58a8:	b910      	cbnz	r0, 58b0 <process_channel+0x14>

		if (handler) {
			handler(chan, expire_time, user_context);
		}
	}
}
    58aa:	b002      	add	sp, #8
    58ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		curr_time = z_nrf_rtc_timer_read();
    58b0:	f7ff ff82 	bl	57b8 <z_nrf_rtc_timer_read>
    58b4:	4606      	mov	r6, r0
    58b6:	460f      	mov	r7, r1
		mcu_critical_state = full_int_lock();
    58b8:	f00d fafc 	bl	12eb4 <full_int_lock>
    58bc:	4682      	mov	sl, r0
		expire_time = cc_data[chan].target_time;
    58be:	4b13      	ldr	r3, [pc, #76]	; (590c <process_channel+0x70>)
    58c0:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    58c4:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    58c8:	454f      	cmp	r7, r9
    58ca:	bf08      	it	eq
    58cc:	4546      	cmpeq	r6, r8
    58ce:	d20b      	bcs.n	58e8 <process_channel+0x4c>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    58d0:	2600      	movs	r6, #0
		full_int_unlock(mcu_critical_state);
    58d2:	4650      	mov	r0, sl
    58d4:	f00d faf7 	bl	12ec6 <full_int_unlock>
		if (handler) {
    58d8:	2e00      	cmp	r6, #0
    58da:	d0e6      	beq.n	58aa <process_channel+0xe>
			handler(chan, expire_time, user_context);
    58dc:	9500      	str	r5, [sp, #0]
    58de:	4642      	mov	r2, r8
    58e0:	464b      	mov	r3, r9
    58e2:	4620      	mov	r0, r4
    58e4:	47b0      	blx	r6
}
    58e6:	e7e0      	b.n	58aa <process_channel+0xe>
			handler = cc_data[chan].callback;
    58e8:	4a08      	ldr	r2, [pc, #32]	; (590c <process_channel+0x70>)
    58ea:	0123      	lsls	r3, r4, #4
    58ec:	eb02 1104 	add.w	r1, r2, r4, lsl #4
    58f0:	58d6      	ldr	r6, [r2, r3]
			user_context = cc_data[chan].user_context;
    58f2:	684d      	ldr	r5, [r1, #4]
			cc_data[chan].callback = NULL;
    58f4:	2000      	movs	r0, #0
    58f6:	50d0      	str	r0, [r2, r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    58f8:	f04f 32ff 	mov.w	r2, #4294967295
    58fc:	f04f 33ff 	mov.w	r3, #4294967295
    5900:	e9c1 2302 	strd	r2, r3, [r1, #8]
			event_disable(chan);
    5904:	4620      	mov	r0, r4
    5906:	f7ff fe79 	bl	55fc <event_disable>
    590a:	e7e2      	b.n	58d2 <process_channel+0x36>
    590c:	20006778 	.word	0x20006778

00005910 <rtc_nrf_isr>:
 * probably better abstract that at some point (e.g. query and reset
 * it by pointer at runtime, maybe?) so we don't have this leaky
 * symbol.
 */
void rtc_nrf_isr(const void *arg)
{
    5910:	b510      	push	{r4, lr}
    return p_reg->INTENSET & mask;
    5912:	4b0d      	ldr	r3, [pc, #52]	; (5948 <rtc_nrf_isr+0x38>)
    5914:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
	ARG_UNUSED(arg);

	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    5918:	f013 0f02 	tst.w	r3, #2
    591c:	d00a      	beq.n	5934 <rtc_nrf_isr+0x24>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    591e:	4b0b      	ldr	r3, [pc, #44]	; (594c <rtc_nrf_isr+0x3c>)
    5920:	681b      	ldr	r3, [r3, #0]
    5922:	b13b      	cbz	r3, 5934 <rtc_nrf_isr+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    5924:	4b09      	ldr	r3, [pc, #36]	; (594c <rtc_nrf_isr+0x3c>)
    5926:	2200      	movs	r2, #0
    5928:	601a      	str	r2, [r3, #0]
    592a:	681b      	ldr	r3, [r3, #0]
	    nrf_rtc_event_check(RTC, NRF_RTC_EVENT_OVERFLOW)) {
		nrf_rtc_event_clear(RTC, NRF_RTC_EVENT_OVERFLOW);
		overflow_cnt++;
    592c:	4a08      	ldr	r2, [pc, #32]	; (5950 <rtc_nrf_isr+0x40>)
    592e:	6813      	ldr	r3, [r2, #0]
    5930:	3301      	adds	r3, #1
    5932:	6013      	str	r3, [r2, #0]
{
    5934:	2400      	movs	r4, #0
	}

	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    5936:	2c00      	cmp	r4, #0
    5938:	dd00      	ble.n	593c <rtc_nrf_isr+0x2c>
		process_channel(chan);
	}
}
    593a:	bd10      	pop	{r4, pc}
		process_channel(chan);
    593c:	4620      	mov	r0, r4
    593e:	f7ff ffad 	bl	589c <process_channel>
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    5942:	3401      	adds	r4, #1
    5944:	e7f7      	b.n	5936 <rtc_nrf_isr+0x26>
    5946:	bf00      	nop
    5948:	40011000 	.word	0x40011000
    594c:	40011104 	.word	0x40011104
    5950:	20007384 	.word	0x20007384

00005954 <sys_clock_driver_init>:

	atomic_or(&alloc_mask, BIT(chan));
}

int sys_clock_driver_init(const struct device *dev)
{
    5954:	b530      	push	{r4, r5, lr}
    5956:	b083      	sub	sp, #12
    p_reg->PRESCALER = val;
    5958:	2300      	movs	r3, #0
    595a:	4a1f      	ldr	r2, [pc, #124]	; (59d8 <sys_clock_driver_init+0x84>)
    595c:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			CLOCK_CONTROL_NRF_LF_START_AVAILABLE :
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    5960:	2b00      	cmp	r3, #0
    5962:	dd27      	ble.n	59b4 <sys_clock_driver_init+0x60>
    p_reg->INTENSET = mask;
    5964:	4c1c      	ldr	r4, [pc, #112]	; (59d8 <sys_clock_driver_init+0x84>)
    5966:	2502      	movs	r5, #2
    5968:	f8c4 5304 	str.w	r5, [r4, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    596c:	4b1b      	ldr	r3, [pc, #108]	; (59dc <sys_clock_driver_init+0x88>)
    596e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    5972:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    5976:	2200      	movs	r2, #0
    5978:	2101      	movs	r1, #1
    597a:	2011      	movs	r0, #17
    597c:	f7fe fbe0 	bl	4140 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    5980:	2011      	movs	r0, #17
    5982:	f7fe fbbf 	bl	4104 <arch_irq_enable>
    5986:	f8c4 5304 	str.w	r5, [r4, #772]	; 0x304
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    598a:	2301      	movs	r3, #1
    598c:	4a14      	ldr	r2, [pc, #80]	; (59e0 <sys_clock_driver_init+0x8c>)
    598e:	6013      	str	r3, [r2, #0]
    5990:	6023      	str	r3, [r4, #0]

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    5992:	4a14      	ldr	r2, [pc, #80]	; (59e4 <sys_clock_driver_init+0x90>)
    5994:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
				(COUNTER_HALF_SPAN - 1) :
				(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    5996:	2400      	movs	r4, #0
    5998:	9401      	str	r4, [sp, #4]
    599a:	4b13      	ldr	r3, [pc, #76]	; (59e8 <sys_clock_driver_init+0x94>)
    599c:	9300      	str	r3, [sp, #0]
    599e:	4a13      	ldr	r2, [pc, #76]	; (59ec <sys_clock_driver_init+0x98>)
    59a0:	2300      	movs	r3, #0
    59a2:	4620      	mov	r0, r4
    59a4:	f00d facf 	bl	12f46 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    59a8:	4628      	mov	r0, r5
    59aa:	f7ff f901 	bl	4bb0 <z_nrf_clock_control_lf_on>

	return 0;
}
    59ae:	4620      	mov	r0, r4
    59b0:	b003      	add	sp, #12
    59b2:	bd30      	pop	{r4, r5, pc}
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    59b4:	4a0e      	ldr	r2, [pc, #56]	; (59f0 <sys_clock_driver_init+0x9c>)
    59b6:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    59ba:	f04f 30ff 	mov.w	r0, #4294967295
    59be:	f04f 31ff 	mov.w	r1, #4294967295
    59c2:	e9c2 0102 	strd	r0, r1, [r2, #8]
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    59c6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    59ca:	409a      	lsls	r2, r3
    p_reg->INTENSET = mask;
    59cc:	4902      	ldr	r1, [pc, #8]	; (59d8 <sys_clock_driver_init+0x84>)
    59ce:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    59d2:	3301      	adds	r3, #1
    59d4:	e7c4      	b.n	5960 <sys_clock_driver_init+0xc>
    59d6:	bf00      	nop
    59d8:	40011000 	.word	0x40011000
    59dc:	e000e100 	.word	0xe000e100
    59e0:	40011008 	.word	0x40011008
    59e4:	20007380 	.word	0x20007380
    59e8:	00005745 	.word	0x00005745
    59ec:	007fffff 	.word	0x007fffff
    59f0:	20006778 	.word	0x20006778

000059f4 <sys_clock_set_timeout>:

void sys_clock_set_timeout(int32_t ticks, bool idle)
{
    59f4:	b510      	push	{r4, lr}
    59f6:	b082      	sub	sp, #8

	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return;
	}

	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    59f8:	f1b0 3fff 	cmp.w	r0, #4294967295
    59fc:	d007      	beq.n	5a0e <sys_clock_set_timeout+0x1a>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    59fe:	1e44      	subs	r4, r0, #1
    5a00:	2c00      	cmp	r4, #0
    5a02:	dd07      	ble.n	5a14 <sys_clock_set_timeout+0x20>
    5a04:	4b11      	ldr	r3, [pc, #68]	; (5a4c <sys_clock_set_timeout+0x58>)
    5a06:	429c      	cmp	r4, r3
    5a08:	dd05      	ble.n	5a16 <sys_clock_set_timeout+0x22>
    5a0a:	4c11      	ldr	r4, [pc, #68]	; (5a50 <sys_clock_set_timeout+0x5c>)
    5a0c:	e003      	b.n	5a16 <sys_clock_set_timeout+0x22>
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    5a0e:	f500 0000 	add.w	r0, r0, #8388608	; 0x800000
    5a12:	e7f4      	b.n	59fe <sys_clock_set_timeout+0xa>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    5a14:	2400      	movs	r4, #0

	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    5a16:	f7ff fecf 	bl	57b8 <z_nrf_rtc_timer_read>
    5a1a:	4b0e      	ldr	r3, [pc, #56]	; (5a54 <sys_clock_set_timeout+0x60>)
    5a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
    5a20:	1a80      	subs	r0, r0, r2
	/* If we haven't announced for more than half the 24-bit wrap
	 * duration, then force an announce to avoid loss of a wrap
	 * event.  This can happen if new timeouts keep being set
	 * before the existing one triggers the interrupt.
	 */
	if (unannounced >= COUNTER_HALF_SPAN) {
    5a22:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    5a26:	d300      	bcc.n	5a2a <sys_clock_set_timeout+0x36>
		ticks = 0;
    5a28:	2400      	movs	r4, #0
	}

	/* Get the cycles from last_count to the tick boundary after
	 * the requested ticks have passed starting now.
	 */
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    5a2a:	4404      	add	r4, r0
    5a2c:	3401      	adds	r4, #1
	cyc = (cyc / CYC_PER_TICK) * CYC_PER_TICK;

	/* Due to elapsed time the calculation above might produce a
	 * duration that laps the counter.  Don't let it.
	 */
	if (cyc > MAX_CYCLES) {
    5a2e:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
    5a32:	d300      	bcc.n	5a36 <sys_clock_set_timeout+0x42>
		cyc = MAX_CYCLES;
    5a34:	4c06      	ldr	r4, [pc, #24]	; (5a50 <sys_clock_set_timeout+0x5c>)
	}

	uint64_t target_time = cyc + last_count;

	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    5a36:	2000      	movs	r0, #0
    5a38:	9001      	str	r0, [sp, #4]
    5a3a:	4907      	ldr	r1, [pc, #28]	; (5a58 <sys_clock_set_timeout+0x64>)
    5a3c:	9100      	str	r1, [sp, #0]
    5a3e:	1912      	adds	r2, r2, r4
    5a40:	f143 0300 	adc.w	r3, r3, #0
    5a44:	f00d fa7f 	bl	12f46 <compare_set>
}
    5a48:	b002      	add	sp, #8
    5a4a:	bd10      	pop	{r4, pc}
    5a4c:	007ffffe 	.word	0x007ffffe
    5a50:	007fffff 	.word	0x007fffff
    5a54:	20006788 	.word	0x20006788
    5a58:	00005745 	.word	0x00005745

00005a5c <sys_clock_elapsed>:

uint32_t sys_clock_elapsed(void)
{
    5a5c:	b508      	push	{r3, lr}
	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return 0;
	}

	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    5a5e:	f7ff feab 	bl	57b8 <z_nrf_rtc_timer_read>
    5a62:	4b02      	ldr	r3, [pc, #8]	; (5a6c <sys_clock_elapsed+0x10>)
    5a64:	681b      	ldr	r3, [r3, #0]
}
    5a66:	1ac0      	subs	r0, r0, r3
    5a68:	bd08      	pop	{r3, pc}
    5a6a:	bf00      	nop
    5a6c:	20006788 	.word	0x20006788

00005a70 <nrf52_errata_36>:
         || defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)\
         || defined (NRF52811_XXAA) || defined (DEVELOP_IN_NRF52811)\
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5a70:	4b03      	ldr	r3, [pc, #12]	; (5a80 <nrf52_errata_36+0x10>)
    5a72:	681b      	ldr	r3, [r3, #0]
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    5a74:	2b08      	cmp	r3, #8
    5a76:	d001      	beq.n	5a7c <nrf52_errata_36+0xc>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    5a78:	2000      	movs	r0, #0
    5a7a:	4770      	bx	lr
                        return true;
    5a7c:	2001      	movs	r0, #1
    #endif
}
    5a7e:	4770      	bx	lr
    5a80:	10000130 	.word	0x10000130

00005a84 <nrf52_errata_66>:
         || defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)\
         || defined (NRF52811_XXAA) || defined (DEVELOP_IN_NRF52811)\
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5a84:	4b03      	ldr	r3, [pc, #12]	; (5a94 <nrf52_errata_66+0x10>)
    5a86:	681b      	ldr	r3, [r3, #0]
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    5a88:	2b08      	cmp	r3, #8
    5a8a:	d001      	beq.n	5a90 <nrf52_errata_66+0xc>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    5a8c:	2000      	movs	r0, #0
    5a8e:	4770      	bx	lr
                        return true;
    5a90:	2001      	movs	r0, #1
    #endif
}
    5a92:	4770      	bx	lr
    5a94:	10000130 	.word	0x10000130

00005a98 <nrf52_errata_98>:
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5a98:	4b08      	ldr	r3, [pc, #32]	; (5abc <nrf52_errata_98+0x24>)
    5a9a:	681a      	ldr	r2, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    5a9c:	3304      	adds	r3, #4
    5a9e:	681b      	ldr	r3, [r3, #0]
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    5aa0:	2a08      	cmp	r2, #8
    5aa2:	d001      	beq.n	5aa8 <nrf52_errata_98+0x10>
                    default:
                        return false;
                }
            }
        #endif
        return false;
    5aa4:	2000      	movs	r0, #0
    5aa6:	4770      	bx	lr
                switch(var2)
    5aa8:	2b00      	cmp	r3, #0
    5aaa:	d804      	bhi.n	5ab6 <nrf52_errata_98+0x1e>
    5aac:	e8df f003 	tbb	[pc, r3]
    5ab0:	01          	.byte	0x01
    5ab1:	00          	.byte	0x00
            if (var1 == 0x08)
    5ab2:	2001      	movs	r0, #1
    5ab4:	4770      	bx	lr
                        return false;
    5ab6:	2000      	movs	r0, #0
    #endif
}
    5ab8:	4770      	bx	lr
    5aba:	bf00      	nop
    5abc:	10000130 	.word	0x10000130

00005ac0 <nrf52_errata_103>:
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5ac0:	4b08      	ldr	r3, [pc, #32]	; (5ae4 <nrf52_errata_103+0x24>)
    5ac2:	681a      	ldr	r2, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    5ac4:	3304      	adds	r3, #4
    5ac6:	681b      	ldr	r3, [r3, #0]
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    5ac8:	2a08      	cmp	r2, #8
    5aca:	d001      	beq.n	5ad0 <nrf52_errata_103+0x10>
                    default:
                        return false;
                }
            }
        #endif
        return false;
    5acc:	2000      	movs	r0, #0
    5ace:	4770      	bx	lr
                switch(var2)
    5ad0:	2b00      	cmp	r3, #0
    5ad2:	d804      	bhi.n	5ade <nrf52_errata_103+0x1e>
    5ad4:	e8df f003 	tbb	[pc, r3]
    5ad8:	01          	.byte	0x01
    5ad9:	00          	.byte	0x00
            if (var1 == 0x08)
    5ada:	2001      	movs	r0, #1
    5adc:	4770      	bx	lr
                        return false;
    5ade:	2000      	movs	r0, #0
    #endif
}
    5ae0:	4770      	bx	lr
    5ae2:	bf00      	nop
    5ae4:	10000130 	.word	0x10000130

00005ae8 <nrf52_errata_115>:
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5ae8:	4b08      	ldr	r3, [pc, #32]	; (5b0c <nrf52_errata_115+0x24>)
    5aea:	681a      	ldr	r2, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    5aec:	3304      	adds	r3, #4
    5aee:	681b      	ldr	r3, [r3, #0]
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    5af0:	2a08      	cmp	r2, #8
    5af2:	d001      	beq.n	5af8 <nrf52_errata_115+0x10>
                    default:
                        return false;
                }
            }
        #endif
        return false;
    5af4:	2000      	movs	r0, #0
    5af6:	4770      	bx	lr
                switch(var2)
    5af8:	2b00      	cmp	r3, #0
    5afa:	d804      	bhi.n	5b06 <nrf52_errata_115+0x1e>
    5afc:	e8df f003 	tbb	[pc, r3]
    5b00:	01          	.byte	0x01
    5b01:	00          	.byte	0x00
            if (var1 == 0x08)
    5b02:	2001      	movs	r0, #1
    5b04:	4770      	bx	lr
                        return false;
    5b06:	2000      	movs	r0, #0
    #endif
}
    5b08:	4770      	bx	lr
    5b0a:	bf00      	nop
    5b0c:	10000130 	.word	0x10000130

00005b10 <nrf52_errata_120>:
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5b10:	4b08      	ldr	r3, [pc, #32]	; (5b34 <nrf52_errata_120+0x24>)
    5b12:	681a      	ldr	r2, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    5b14:	3304      	adds	r3, #4
    5b16:	681b      	ldr	r3, [r3, #0]
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    5b18:	2a08      	cmp	r2, #8
    5b1a:	d001      	beq.n	5b20 <nrf52_errata_120+0x10>
                    default:
                        return false;
                }
            }
        #endif
        return false;
    5b1c:	2000      	movs	r0, #0
    5b1e:	4770      	bx	lr
                switch(var2)
    5b20:	2b00      	cmp	r3, #0
    5b22:	d804      	bhi.n	5b2e <nrf52_errata_120+0x1e>
    5b24:	e8df f003 	tbb	[pc, r3]
    5b28:	01          	.byte	0x01
    5b29:	00          	.byte	0x00
            if (var1 == 0x08)
    5b2a:	2001      	movs	r0, #1
    5b2c:	4770      	bx	lr
                        return false;
    5b2e:	2000      	movs	r0, #0
    #endif
}
    5b30:	4770      	bx	lr
    5b32:	bf00      	nop
    5b34:	10000130 	.word	0x10000130

00005b38 <nrf52_errata_136>:
         || defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)\
         || defined (NRF52811_XXAA) || defined (DEVELOP_IN_NRF52811)\
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5b38:	4b03      	ldr	r3, [pc, #12]	; (5b48 <nrf52_errata_136+0x10>)
    5b3a:	681b      	ldr	r3, [r3, #0]
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    5b3c:	2b08      	cmp	r3, #8
    5b3e:	d001      	beq.n	5b44 <nrf52_errata_136+0xc>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    5b40:	2000      	movs	r0, #0
    5b42:	4770      	bx	lr
                        return true;
    5b44:	2001      	movs	r0, #1
    #endif
}
    5b46:	4770      	bx	lr
    5b48:	10000130 	.word	0x10000130

00005b4c <nrf52_errata_249>:
        #if defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5b4c:	4b06      	ldr	r3, [pc, #24]	; (5b68 <nrf52_errata_249+0x1c>)
    5b4e:	681b      	ldr	r3, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    5b50:	4a06      	ldr	r2, [pc, #24]	; (5b6c <nrf52_errata_249+0x20>)
    5b52:	6812      	ldr	r2, [r2, #0]
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    5b54:	2b08      	cmp	r3, #8
    5b56:	d001      	beq.n	5b5c <nrf52_errata_249+0x10>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    5b58:	2000      	movs	r0, #0
    5b5a:	4770      	bx	lr
                switch(var2)
    5b5c:	2a03      	cmp	r2, #3
    5b5e:	d801      	bhi.n	5b64 <nrf52_errata_249+0x18>
    5b60:	2000      	movs	r0, #0
    5b62:	4770      	bx	lr
                        return true;
    5b64:	2001      	movs	r0, #1
    #endif
}
    5b66:	4770      	bx	lr
    5b68:	10000130 	.word	0x10000130
    5b6c:	10000134 	.word	0x10000134

00005b70 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    5b70:	4b02      	ldr	r3, [pc, #8]	; (5b7c <nvmc_wait+0xc>)
    5b72:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    5b76:	2b00      	cmp	r3, #0
    5b78:	d0fa      	beq.n	5b70 <nvmc_wait>
}
    5b7a:	4770      	bx	lr
    5b7c:	4001e000 	.word	0x4001e000

00005b80 <nvmc_config>:

/*  Configure the NVMC to "mode".
    Mode must be an enumerator of field NVMC_CONFIG_WEN */
void nvmc_config(uint32_t mode)
{
    5b80:	b508      	push	{r3, lr}
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    5b82:	4b03      	ldr	r3, [pc, #12]	; (5b90 <nvmc_config+0x10>)
    5b84:	f8c3 0504 	str.w	r0, [r3, #1284]	; 0x504
    nvmc_wait();
    5b88:	f7ff fff2 	bl	5b70 <nvmc_wait>
}
    5b8c:	bd08      	pop	{r3, pc}
    5b8e:	bf00      	nop
    5b90:	4001e000 	.word	0x4001e000

00005b94 <SystemCoreClockUpdate>:

void SystemCoreClockUpdate(void)
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    5b94:	4b01      	ldr	r3, [pc, #4]	; (5b9c <SystemCoreClockUpdate+0x8>)
    5b96:	4a02      	ldr	r2, [pc, #8]	; (5ba0 <SystemCoreClockUpdate+0xc>)
    5b98:	601a      	str	r2, [r3, #0]
}
    5b9a:	4770      	bx	lr
    5b9c:	2000008c 	.word	0x2000008c
    5ba0:	03d09000 	.word	0x03d09000

00005ba4 <SystemInit>:

void SystemInit(void)
{
    5ba4:	b538      	push	{r3, r4, r5, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    5ba6:	f7ff ff63 	bl	5a70 <nrf52_errata_36>
    5baa:	b140      	cbz	r0, 5bbe <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    5bac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5bb0:	2200      	movs	r2, #0
    5bb2:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    5bb6:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    5bba:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    5bbe:	f7ff ff61 	bl	5a84 <nrf52_errata_66>
    5bc2:	2800      	cmp	r0, #0
    5bc4:	d046      	beq.n	5c54 <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    5bc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5bca:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    5bce:	4b56      	ldr	r3, [pc, #344]	; (5d28 <SystemInit+0x184>)
    5bd0:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    5bd4:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    5bd8:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    5bdc:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    5be0:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    5be4:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    5be8:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    5bec:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    5bf0:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    5bf4:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    5bf8:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    5bfc:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    5c00:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    5c04:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    5c08:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    5c0c:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    5c10:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    5c14:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    5c18:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    5c1c:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    5c20:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    5c24:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    5c28:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    5c2c:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    5c30:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    5c34:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    5c38:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    5c3c:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    5c40:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    5c44:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    5c48:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    5c4c:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    5c50:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    5c54:	f7ff ff20 	bl	5a98 <nrf52_errata_98>
    5c58:	b110      	cbz	r0, 5c60 <SystemInit+0xbc>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    5c5a:	4b34      	ldr	r3, [pc, #208]	; (5d2c <SystemInit+0x188>)
    5c5c:	4a34      	ldr	r2, [pc, #208]	; (5d30 <SystemInit+0x18c>)
    5c5e:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    5c60:	f7ff ff2e 	bl	5ac0 <nrf52_errata_103>
    5c64:	b118      	cbz	r0, 5c6e <SystemInit+0xca>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    5c66:	4b33      	ldr	r3, [pc, #204]	; (5d34 <SystemInit+0x190>)
    5c68:	22fb      	movs	r2, #251	; 0xfb
    5c6a:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    5c6e:	f7ff ff3b 	bl	5ae8 <nrf52_errata_115>
    5c72:	b148      	cbz	r0, 5c88 <SystemInit+0xe4>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    5c74:	4930      	ldr	r1, [pc, #192]	; (5d38 <SystemInit+0x194>)
    5c76:	680b      	ldr	r3, [r1, #0]
    5c78:	f023 030f 	bic.w	r3, r3, #15
    5c7c:	4a2f      	ldr	r2, [pc, #188]	; (5d3c <SystemInit+0x198>)
    5c7e:	6812      	ldr	r2, [r2, #0]
    5c80:	f002 020f 	and.w	r2, r2, #15
    5c84:	4313      	orrs	r3, r2
    5c86:	600b      	str	r3, [r1, #0]
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    5c88:	f7ff ff42 	bl	5b10 <nrf52_errata_120>
    5c8c:	b118      	cbz	r0, 5c96 <SystemInit+0xf2>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    5c8e:	4b2c      	ldr	r3, [pc, #176]	; (5d40 <SystemInit+0x19c>)
    5c90:	f44f 7200 	mov.w	r2, #512	; 0x200
    5c94:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    5c96:	f7ff ff4f 	bl	5b38 <nrf52_errata_136>
    5c9a:	b160      	cbz	r0, 5cb6 <SystemInit+0x112>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    5c9c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5ca0:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    5ca4:	f013 0f01 	tst.w	r3, #1
    5ca8:	d005      	beq.n	5cb6 <SystemInit+0x112>
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    5caa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5cae:	f06f 0201 	mvn.w	r2, #1
    5cb2:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_errata_249())
    5cb6:	f7ff ff49 	bl	5b4c <nrf52_errata_249>
    5cba:	b138      	cbz	r0, 5ccc <SystemInit+0x128>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    5cbc:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    5cc0:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    5cc4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5cc8:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    5ccc:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    5cd0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    5cd4:	2b00      	cmp	r3, #0
    5cd6:	db08      	blt.n	5cea <SystemInit+0x146>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    5cd8:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    5cdc:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    5ce0:	2b00      	cmp	r3, #0
    5ce2:	db02      	blt.n	5cea <SystemInit+0x146>
            nvmc_config(NVMC_CONFIG_WEN_Ren);
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
    5ce4:	f7ff ff56 	bl	5b94 <SystemCoreClockUpdate>
}
    5ce8:	bd38      	pop	{r3, r4, r5, pc}
            nvmc_config(NVMC_CONFIG_WEN_Wen);
    5cea:	2001      	movs	r0, #1
    5cec:	f7ff ff48 	bl	5b80 <nvmc_config>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    5cf0:	f04f 2410 	mov.w	r4, #268439552	; 0x10001000
    5cf4:	2512      	movs	r5, #18
    5cf6:	f8c4 5200 	str.w	r5, [r4, #512]	; 0x200
            nvmc_wait();
    5cfa:	f7ff ff39 	bl	5b70 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    5cfe:	f8c4 5204 	str.w	r5, [r4, #516]	; 0x204
            nvmc_wait();
    5d02:	f7ff ff35 	bl	5b70 <nvmc_wait>
            nvmc_config(NVMC_CONFIG_WEN_Ren);
    5d06:	2000      	movs	r0, #0
    5d08:	f7ff ff3a 	bl	5b80 <nvmc_config>
  __ASM volatile ("dsb 0xF":::"memory");
    5d0c:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    5d10:	490c      	ldr	r1, [pc, #48]	; (5d44 <SystemInit+0x1a0>)
    5d12:	68ca      	ldr	r2, [r1, #12]
    5d14:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    5d18:	4b0b      	ldr	r3, [pc, #44]	; (5d48 <SystemInit+0x1a4>)
    5d1a:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    5d1c:	60cb      	str	r3, [r1, #12]
    5d1e:	f3bf 8f4f 	dsb	sy
    __NOP();
    5d22:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    5d24:	e7fd      	b.n	5d22 <SystemInit+0x17e>
    5d26:	bf00      	nop
    5d28:	4000c000 	.word	0x4000c000
    5d2c:	4000568c 	.word	0x4000568c
    5d30:	00038148 	.word	0x00038148
    5d34:	4000f000 	.word	0x4000f000
    5d38:	40000ee4 	.word	0x40000ee4
    5d3c:	10000258 	.word	0x10000258
    5d40:	40029640 	.word	0x40029640
    5d44:	e000ed00 	.word	0xe000ed00
    5d48:	05fa0004 	.word	0x05fa0004

00005d4c <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    5d4c:	4b06      	ldr	r3, [pc, #24]	; (5d68 <nrfx_clock_init+0x1c>)
    5d4e:	791b      	ldrb	r3, [r3, #4]
    5d50:	b93b      	cbnz	r3, 5d62 <nrfx_clock_init+0x16>
    else
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
    5d52:	4b05      	ldr	r3, [pc, #20]	; (5d68 <nrfx_clock_init+0x1c>)
    5d54:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    5d56:	2201      	movs	r2, #1
    5d58:	711a      	strb	r2, [r3, #4]
#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        m_clock_cb.hfclk_started = false;
    5d5a:	2200      	movs	r2, #0
    5d5c:	715a      	strb	r2, [r3, #5]
    nrfx_err_t err_code = NRFX_SUCCESS;
    5d5e:	4803      	ldr	r0, [pc, #12]	; (5d6c <nrfx_clock_init+0x20>)
    5d60:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    5d62:	4803      	ldr	r0, [pc, #12]	; (5d70 <nrfx_clock_init+0x24>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    5d64:	4770      	bx	lr
    5d66:	bf00      	nop
    5d68:	20007388 	.word	0x20007388
    5d6c:	0bad0000 	.word	0x0bad0000
    5d70:	0bad000c 	.word	0x0bad000c

00005d74 <nrfx_clock_start>:
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    5d74:	b110      	cbz	r0, 5d7c <nrfx_clock_start+0x8>
    5d76:	2801      	cmp	r0, #1
    5d78:	d025      	beq.n	5dc6 <nrfx_clock_start+0x52>
    5d7a:	4770      	bx	lr
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5d7c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    5d80:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    5d84:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5d88:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    5d8c:	f412 3f80 	tst.w	r2, #65536	; 0x10000
    5d90:	d111      	bne.n	5db6 <nrfx_clock_start+0x42>
    p_reg->LFCLKSRC = (uint32_t)(source);
    5d92:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5d96:	2200      	movs	r2, #0
    5d98:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5d9c:	4b0f      	ldr	r3, [pc, #60]	; (5ddc <nrfx_clock_start+0x68>)
    5d9e:	2200      	movs	r2, #0
    5da0:	601a      	str	r2, [r3, #0]
    5da2:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    5da4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5da8:	2202      	movs	r2, #2
    5daa:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5dae:	3308      	adds	r3, #8
    5db0:	2201      	movs	r2, #1
    5db2:	601a      	str	r2, [r3, #0]
}
    5db4:	4770      	bx	lr
    {
        case NRF_CLOCK_DOMAIN_LFCLK:
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
            {
                nrf_clock_lfclk_t lfclksrc;
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    5db6:	2b01      	cmp	r3, #1
    5db8:	d1eb      	bne.n	5d92 <nrfx_clock_start+0x1e>
    p_reg->LFCLKSRC = (uint32_t)(source);
    5dba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5dbe:	2201      	movs	r2, #1
    5dc0:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
}
    5dc4:	e7ea      	b.n	5d9c <nrfx_clock_start+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5dc6:	4b06      	ldr	r3, [pc, #24]	; (5de0 <nrfx_clock_start+0x6c>)
    5dc8:	2200      	movs	r2, #0
    5dca:	601a      	str	r2, [r3, #0]
    5dcc:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    5dce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5dd2:	2201      	movs	r2, #1
    5dd4:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5dd8:	601a      	str	r2, [r3, #0]
#endif
        default:
            NRFX_ASSERT(0);
            break;
    }
}
    5dda:	4770      	bx	lr
    5ddc:	40000104 	.word	0x40000104
    5de0:	40000100 	.word	0x40000100

00005de4 <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    5de4:	b530      	push	{r4, r5, lr}
    5de6:	b083      	sub	sp, #12
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    5de8:	4604      	mov	r4, r0
    5dea:	b118      	cbz	r0, 5df4 <nrfx_clock_stop+0x10>
    5dec:	2801      	cmp	r0, #1
    5dee:	d013      	beq.n	5e18 <nrfx_clock_stop+0x34>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    5df0:	b003      	add	sp, #12
    5df2:	bd30      	pop	{r4, r5, pc}
    p_reg->INTENCLR = mask;
    5df4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5df8:	2202      	movs	r2, #2
    5dfa:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5dfe:	f503 7382 	add.w	r3, r3, #260	; 0x104
    5e02:	2200      	movs	r2, #0
    5e04:	601a      	str	r2, [r3, #0]
    5e06:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5e08:	4b39      	ldr	r3, [pc, #228]	; (5ef0 <nrfx_clock_stop+0x10c>)
    5e0a:	2201      	movs	r2, #1
    5e0c:	601a      	str	r2, [r3, #0]
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    5e0e:	2c01      	cmp	r4, #1
    5e10:	d00f      	beq.n	5e32 <nrfx_clock_stop+0x4e>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    5e12:	f242 7510 	movw	r5, #10000	; 0x2710
    5e16:	e052      	b.n	5ebe <nrfx_clock_stop+0xda>
    p_reg->INTENCLR = mask;
    5e18:	2301      	movs	r3, #1
    5e1a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    5e1e:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5e22:	f502 7280 	add.w	r2, r2, #256	; 0x100
    5e26:	2100      	movs	r1, #0
    5e28:	6011      	str	r1, [r2, #0]
    5e2a:	6812      	ldr	r2, [r2, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5e2c:	4a31      	ldr	r2, [pc, #196]	; (5ef4 <nrfx_clock_stop+0x110>)
    5e2e:	6013      	str	r3, [r2, #0]
}
    5e30:	e7ed      	b.n	5e0e <nrfx_clock_stop+0x2a>
        nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    5e32:	2301      	movs	r3, #1
    5e34:	f88d 3007 	strb.w	r3, [sp, #7]
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    5e38:	f242 7510 	movw	r5, #10000	; 0x2710
    5e3c:	e018      	b.n	5e70 <nrfx_clock_stop+0x8c>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5e3e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    5e42:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    5e46:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    5e4a:	f8cd 3007 	str.w	r3, [sp, #7]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5e4e:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    5e52:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    5e56:	d120      	bne.n	5e9a <nrfx_clock_stop+0xb6>
    return false;
    5e58:	2300      	movs	r3, #0
    5e5a:	2b00      	cmp	r3, #0
    5e5c:	d042      	beq.n	5ee4 <nrfx_clock_stop+0x100>
    5e5e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    5e62:	2b01      	cmp	r3, #1
    5e64:	d13e      	bne.n	5ee4 <nrfx_clock_stop+0x100>
    5e66:	2001      	movs	r0, #1
    5e68:	f00d f89b 	bl	12fa2 <nrfx_busy_wait>
    5e6c:	3d01      	subs	r5, #1
    5e6e:	d039      	beq.n	5ee4 <nrfx_clock_stop+0x100>
    switch (domain)
    5e70:	2c00      	cmp	r4, #0
    5e72:	d0e4      	beq.n	5e3e <nrfx_clock_stop+0x5a>
    5e74:	2c01      	cmp	r4, #1
    5e76:	d001      	beq.n	5e7c <nrfx_clock_stop+0x98>
    5e78:	2300      	movs	r3, #0
    5e7a:	e7ee      	b.n	5e5a <nrfx_clock_stop+0x76>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    5e7c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    5e80:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
    5e84:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    5e88:	f88d 3007 	strb.w	r3, [sp, #7]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    5e8c:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
    5e90:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    5e94:	d103      	bne.n	5e9e <nrfx_clock_stop+0xba>
    return false;
    5e96:	2300      	movs	r3, #0
    5e98:	e7df      	b.n	5e5a <nrfx_clock_stop+0x76>
                return true;
    5e9a:	2301      	movs	r3, #1
    5e9c:	e7dd      	b.n	5e5a <nrfx_clock_stop+0x76>
                return true;
    5e9e:	2301      	movs	r3, #1
    5ea0:	e7db      	b.n	5e5a <nrfx_clock_stop+0x76>
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5ea2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5ea6:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
    5eaa:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    5eae:	d115      	bne.n	5edc <nrfx_clock_stop+0xf8>
    return false;
    5eb0:	2300      	movs	r3, #0
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    5eb2:	b1bb      	cbz	r3, 5ee4 <nrfx_clock_stop+0x100>
    5eb4:	2001      	movs	r0, #1
    5eb6:	f00d f874 	bl	12fa2 <nrfx_busy_wait>
    5eba:	3d01      	subs	r5, #1
    5ebc:	d012      	beq.n	5ee4 <nrfx_clock_stop+0x100>
    switch (domain)
    5ebe:	2c00      	cmp	r4, #0
    5ec0:	d0ef      	beq.n	5ea2 <nrfx_clock_stop+0xbe>
    5ec2:	2c01      	cmp	r4, #1
    5ec4:	d001      	beq.n	5eca <nrfx_clock_stop+0xe6>
    5ec6:	2300      	movs	r3, #0
    5ec8:	e7f3      	b.n	5eb2 <nrfx_clock_stop+0xce>
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    5eca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5ece:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    5ed2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    5ed6:	d103      	bne.n	5ee0 <nrfx_clock_stop+0xfc>
    return false;
    5ed8:	2300      	movs	r3, #0
    5eda:	e7ea      	b.n	5eb2 <nrfx_clock_stop+0xce>
                return true;
    5edc:	2301      	movs	r3, #1
    5ede:	e7e8      	b.n	5eb2 <nrfx_clock_stop+0xce>
                return true;
    5ee0:	2301      	movs	r3, #1
    5ee2:	e7e6      	b.n	5eb2 <nrfx_clock_stop+0xce>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    5ee4:	2c01      	cmp	r4, #1
    5ee6:	d183      	bne.n	5df0 <nrfx_clock_stop+0xc>
            m_clock_cb.hfclk_started = false;
    5ee8:	4b03      	ldr	r3, [pc, #12]	; (5ef8 <nrfx_clock_stop+0x114>)
    5eea:	2200      	movs	r2, #0
    5eec:	715a      	strb	r2, [r3, #5]
    5eee:	e77f      	b.n	5df0 <nrfx_clock_stop+0xc>
    5ef0:	4000000c 	.word	0x4000000c
    5ef4:	40000004 	.word	0x40000004
    5ef8:	20007388 	.word	0x20007388

00005efc <nrfx_power_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    5efc:	b508      	push	{r3, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    5efe:	4b1b      	ldr	r3, [pc, #108]	; (5f6c <nrfx_power_clock_irq_handler+0x70>)
    5f00:	681b      	ldr	r3, [r3, #0]
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    5f02:	b183      	cbz	r3, 5f26 <nrfx_power_clock_irq_handler+0x2a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5f04:	4b19      	ldr	r3, [pc, #100]	; (5f6c <nrfx_power_clock_irq_handler+0x70>)
    5f06:	2200      	movs	r2, #0
    5f08:	601a      	str	r2, [r3, #0]
    5f0a:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    5f0c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5f10:	2201      	movs	r2, #1
    5f12:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    5f16:	4b16      	ldr	r3, [pc, #88]	; (5f70 <nrfx_power_clock_irq_handler+0x74>)
    5f18:	795b      	ldrb	r3, [r3, #5]
    5f1a:	b923      	cbnz	r3, 5f26 <nrfx_power_clock_irq_handler+0x2a>
        {
            m_clock_cb.hfclk_started = true;
    5f1c:	4b14      	ldr	r3, [pc, #80]	; (5f70 <nrfx_power_clock_irq_handler+0x74>)
    5f1e:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    5f20:	681b      	ldr	r3, [r3, #0]
    5f22:	2000      	movs	r0, #0
    5f24:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    5f26:	4b13      	ldr	r3, [pc, #76]	; (5f74 <nrfx_power_clock_irq_handler+0x78>)
    5f28:	681b      	ldr	r3, [r3, #0]
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    5f2a:	b19b      	cbz	r3, 5f54 <nrfx_power_clock_irq_handler+0x58>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5f2c:	4b11      	ldr	r3, [pc, #68]	; (5f74 <nrfx_power_clock_irq_handler+0x78>)
    5f2e:	2200      	movs	r2, #0
    5f30:	601a      	str	r2, [r3, #0]
    5f32:	681b      	ldr	r3, [r3, #0]
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5f34:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5f38:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5f3c:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    5f40:	f012 0f03 	tst.w	r2, #3
    5f44:	d107      	bne.n	5f56 <nrfx_power_clock_irq_handler+0x5a>
    p_reg->LFCLKSRC = (uint32_t)(source);
    5f46:	2301      	movs	r3, #1
    5f48:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    5f4c:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5f50:	3208      	adds	r2, #8
    5f52:	6013      	str	r3, [r2, #0]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    5f54:	bd08      	pop	{r3, pc}
    p_reg->INTENCLR = mask;
    5f56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5f5a:	2202      	movs	r2, #2
    5f5c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    5f60:	4b03      	ldr	r3, [pc, #12]	; (5f70 <nrfx_power_clock_irq_handler+0x74>)
    5f62:	681b      	ldr	r3, [r3, #0]
    5f64:	2001      	movs	r0, #1
    5f66:	4798      	blx	r3
}
    5f68:	e7f4      	b.n	5f54 <nrfx_power_clock_irq_handler+0x58>
    5f6a:	bf00      	nop
    5f6c:	40000100 	.word	0x40000100
    5f70:	20007388 	.word	0x20007388
    5f74:	40000104 	.word	0x40000104

00005f78 <is_allocated_channel>:
    NRFX_LOG_INFO("Uninitialized.");
}

static bool is_allocated_channel(uint8_t index)
{
    return m_cb.allocated_channels_mask & (1UL << index);
    5f78:	4b04      	ldr	r3, [pc, #16]	; (5f8c <is_allocated_channel+0x14>)
    5f7a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
    5f7c:	2301      	movs	r3, #1
    5f7e:	4083      	lsls	r3, r0
    5f80:	421a      	tst	r2, r3
}
    5f82:	bf14      	ite	ne
    5f84:	2001      	movne	r0, #1
    5f86:	2000      	moveq	r0, #0
    5f88:	4770      	bx	lr
    5f8a:	bf00      	nop
    5f8c:	20007390 	.word	0x20007390

00005f90 <channel_allocated_set>:
    return NRFX_GPIOTE_APP_CHANNELS_MASK & (1UL << index);
}

static void channel_allocated_set(uint8_t index)
{
    m_cb.allocated_channels_mask |= (1UL << index);
    5f90:	2301      	movs	r3, #1
    5f92:	fa03 f000 	lsl.w	r0, r3, r0
    5f96:	4a02      	ldr	r2, [pc, #8]	; (5fa0 <channel_allocated_set+0x10>)
    5f98:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
    5f9a:	4303      	orrs	r3, r0
    5f9c:	65d3      	str	r3, [r2, #92]	; 0x5c
}
    5f9e:	4770      	bx	lr
    5fa0:	20007390 	.word	0x20007390

00005fa4 <channel_allocated_clr>:

static void channel_allocated_clr(uint8_t index)
{
    m_cb.allocated_channels_mask &= ~(1UL << index);
    5fa4:	2301      	movs	r3, #1
    5fa6:	fa03 f000 	lsl.w	r0, r3, r0
    5faa:	4a03      	ldr	r2, [pc, #12]	; (5fb8 <channel_allocated_clr+0x14>)
    5fac:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
    5fae:	ea23 0300 	bic.w	r3, r3, r0
    5fb2:	65d3      	str	r3, [r2, #92]	; 0x5c
}
    5fb4:	4770      	bx	lr
    5fb6:	bf00      	nop
    5fb8:	20007390 	.word	0x20007390

00005fbc <nrfx_gpiote_channel_free>:

nrfx_err_t nrfx_gpiote_channel_free(uint8_t channel)
{
    5fbc:	b538      	push	{r3, r4, r5, lr}
    5fbe:	4604      	mov	r4, r0
    nrfx_err_t err_code = NRFX_SUCCESS;

    if (!is_app_channel(channel))
    5fc0:	f00c fffc 	bl	12fbc <is_app_channel>
    5fc4:	b908      	cbnz	r0, 5fca <nrfx_gpiote_channel_free+0xe>
    {
        err_code = NRFX_ERROR_INVALID_PARAM;
    5fc6:	4809      	ldr	r0, [pc, #36]	; (5fec <nrfx_gpiote_channel_free+0x30>)
        NRFX_CRITICAL_SECTION_EXIT();
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    5fc8:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    5fca:	f04f 0320 	mov.w	r3, #32
    5fce:	f3ef 8511 	mrs	r5, BASEPRI
    5fd2:	f383 8812 	msr	BASEPRI_MAX, r3
    5fd6:	f3bf 8f6f 	isb	sy
        channel_allocated_clr(channel);
    5fda:	4620      	mov	r0, r4
    5fdc:	f7ff ffe2 	bl	5fa4 <channel_allocated_clr>
	__asm__ volatile(
    5fe0:	f385 8811 	msr	BASEPRI, r5
    5fe4:	f3bf 8f6f 	isb	sy
    nrfx_err_t err_code = NRFX_SUCCESS;
    5fe8:	4801      	ldr	r0, [pc, #4]	; (5ff0 <nrfx_gpiote_channel_free+0x34>)
}
    5fea:	e7ed      	b.n	5fc8 <nrfx_gpiote_channel_free+0xc>
    5fec:	0bad0004 	.word	0x0bad0004
    5ff0:	0bad0000 	.word	0x0bad0000

00005ff4 <nrfx_gpiote_channel_alloc>:

nrfx_err_t nrfx_gpiote_channel_alloc(uint8_t * p_channel)
{
    5ff4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5ff8:	4680      	mov	r8, r0
    nrfx_err_t err_code = NRFX_ERROR_NO_MEM;
    uint32_t mask = NRFX_GPIOTE_APP_CHANNELS_MASK;

    for (uint8_t ch_idx = 0; mask != 0; ch_idx++)
    5ffa:	2400      	movs	r4, #0
    uint32_t mask = NRFX_GPIOTE_APP_CHANNELS_MASK;
    5ffc:	25ff      	movs	r5, #255	; 0xff
    nrfx_err_t err_code = NRFX_ERROR_NO_MEM;
    5ffe:	4f17      	ldr	r7, [pc, #92]	; (605c <nrfx_gpiote_channel_alloc+0x68>)
    for (uint8_t ch_idx = 0; mask != 0; ch_idx++)
    6000:	e013      	b.n	602a <nrfx_gpiote_channel_alloc+0x36>
    {
        NRFX_CRITICAL_SECTION_ENTER();
        if ((mask & (1UL << ch_idx)) && (!is_allocated_channel(ch_idx)))
        {
            channel_allocated_set(ch_idx);
    6002:	4620      	mov	r0, r4
    6004:	f7ff ffc4 	bl	5f90 <channel_allocated_set>
            *p_channel = ch_idx;
    6008:	f888 4000 	strb.w	r4, [r8]
            err_code = NRFX_SUCCESS;
    600c:	4f14      	ldr	r7, [pc, #80]	; (6060 <nrfx_gpiote_channel_alloc+0x6c>)
	__asm__ volatile(
    600e:	f386 8811 	msr	BASEPRI, r6
    6012:	f3bf 8f6f 	isb	sy
        }
        NRFX_CRITICAL_SECTION_EXIT();

        if (err_code == NRFX_SUCCESS)
    6016:	4b12      	ldr	r3, [pc, #72]	; (6060 <nrfx_gpiote_channel_alloc+0x6c>)
    6018:	429f      	cmp	r7, r3
    601a:	d01b      	beq.n	6054 <nrfx_gpiote_channel_alloc+0x60>
        {
            NRFX_LOG_INFO("Allocated channel: %d.", ch_idx);
            break;
        }

        mask &= ~(1UL << ch_idx);
    601c:	2301      	movs	r3, #1
    601e:	fa03 f309 	lsl.w	r3, r3, r9
    6022:	ea25 0503 	bic.w	r5, r5, r3
    for (uint8_t ch_idx = 0; mask != 0; ch_idx++)
    6026:	3401      	adds	r4, #1
    6028:	b2e4      	uxtb	r4, r4
    602a:	b19d      	cbz	r5, 6054 <nrfx_gpiote_channel_alloc+0x60>
	__asm__ volatile(
    602c:	f04f 0320 	mov.w	r3, #32
    6030:	f3ef 8611 	mrs	r6, BASEPRI
    6034:	f383 8812 	msr	BASEPRI_MAX, r3
    6038:	f3bf 8f6f 	isb	sy
        if ((mask & (1UL << ch_idx)) && (!is_allocated_channel(ch_idx)))
    603c:	46a1      	mov	r9, r4
    603e:	fa25 f304 	lsr.w	r3, r5, r4
    6042:	f013 0f01 	tst.w	r3, #1
    6046:	d0e2      	beq.n	600e <nrfx_gpiote_channel_alloc+0x1a>
    6048:	4620      	mov	r0, r4
    604a:	f7ff ff95 	bl	5f78 <is_allocated_channel>
    604e:	2800      	cmp	r0, #0
    6050:	d1dd      	bne.n	600e <nrfx_gpiote_channel_alloc+0x1a>
    6052:	e7d6      	b.n	6002 <nrfx_gpiote_channel_alloc+0xe>
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    6054:	4638      	mov	r0, r7
    6056:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    605a:	bf00      	nop
    605c:	0bad0002 	.word	0x0bad0002
    6060:	0bad0000 	.word	0x0bad0000

00006064 <is_allocated_channel>:
NRFX_STATIC_INLINE uint32_t nrfx_ppi_task_addr_group_disable_get(nrf_ppi_channel_group_t group);

#ifndef NRFX_DECLARE_ONLY
NRFX_STATIC_INLINE uint32_t nrfx_ppi_channel_to_mask(nrf_ppi_channel_t channel)
{
    return (1uL << (uint32_t) channel);
    6064:	2301      	movs	r3, #1
    6066:	4083      	lsls	r3, r0
 * @retval true  The channel is allocated.
 * @retval false The channel is not allocated.
 */
static bool is_allocated_channel(nrf_ppi_channel_t channel)
{
    return ((m_channels_allocated & nrfx_ppi_channel_to_mask(channel)) != 0);
    6068:	4a03      	ldr	r2, [pc, #12]	; (6078 <is_allocated_channel+0x14>)
    606a:	6812      	ldr	r2, [r2, #0]
    606c:	4213      	tst	r3, r2
}
    606e:	bf14      	ite	ne
    6070:	2001      	movne	r0, #1
    6072:	2000      	moveq	r0, #0
    6074:	4770      	bx	lr
    6076:	bf00      	nop
    6078:	200073f0 	.word	0x200073f0

0000607c <channel_allocated_set>:
    607c:	2301      	movs	r3, #1
    607e:	fa03 f000 	lsl.w	r0, r3, r0
 *
 * @param[in] channel_num Specifies the channel to set the "allocated" indication.
 */
static void channel_allocated_set(nrf_ppi_channel_t channel)
{
    m_channels_allocated |= nrfx_ppi_channel_to_mask(channel);
    6082:	4a02      	ldr	r2, [pc, #8]	; (608c <channel_allocated_set+0x10>)
    6084:	6813      	ldr	r3, [r2, #0]
    6086:	4303      	orrs	r3, r0
    6088:	6013      	str	r3, [r2, #0]
}
    608a:	4770      	bx	lr
    608c:	200073f0 	.word	0x200073f0

00006090 <nrfx_ppi_channel_alloc>:
    group_allocated_clr_all();
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    6090:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    6094:	4681      	mov	r9, r0
    nrfx_err_t err_code = NRFX_ERROR_NO_MEM;
    uint32_t mask = NRFX_PPI_PROG_APP_CHANNELS_MASK;

    for (uint8_t ch_idx = NRF_PPI_CHANNEL0; mask != 0; ch_idx++)
    6096:	2400      	movs	r4, #0
    uint32_t mask = NRFX_PPI_PROG_APP_CHANNELS_MASK;
    6098:	4e15      	ldr	r6, [pc, #84]	; (60f0 <nrfx_ppi_channel_alloc+0x60>)
    nrfx_err_t err_code = NRFX_ERROR_NO_MEM;
    609a:	f8df 805c 	ldr.w	r8, [pc, #92]	; 60f8 <nrfx_ppi_channel_alloc+0x68>
    for (uint8_t ch_idx = NRF_PPI_CHANNEL0; mask != 0; ch_idx++)
    609e:	e011      	b.n	60c4 <nrfx_ppi_channel_alloc+0x34>
    {
        nrf_ppi_channel_t channel = (nrf_ppi_channel_t)ch_idx;
        NRFX_CRITICAL_SECTION_ENTER();
        if ((mask & nrfx_ppi_channel_to_mask(channel)) && (!is_allocated_channel(channel)))
        {
            channel_allocated_set(channel);
    60a0:	4620      	mov	r0, r4
    60a2:	f7ff ffeb 	bl	607c <channel_allocated_set>
            *p_channel = channel;
    60a6:	f889 4000 	strb.w	r4, [r9]
            err_code   = NRFX_SUCCESS;
    60aa:	f8df 8048 	ldr.w	r8, [pc, #72]	; 60f4 <nrfx_ppi_channel_alloc+0x64>
	__asm__ volatile(
    60ae:	f387 8811 	msr	BASEPRI, r7
    60b2:	f3bf 8f6f 	isb	sy
        }
        NRFX_CRITICAL_SECTION_EXIT();
        if (err_code == NRFX_SUCCESS)
    60b6:	4b0f      	ldr	r3, [pc, #60]	; (60f4 <nrfx_ppi_channel_alloc+0x64>)
    60b8:	4598      	cmp	r8, r3
    60ba:	d016      	beq.n	60ea <nrfx_ppi_channel_alloc+0x5a>
        {
            NRFX_LOG_INFO("Allocated channel: %d.", channel);
            break;
        }
        mask &= ~nrfx_ppi_channel_to_mask(channel);
    60bc:	ea26 0605 	bic.w	r6, r6, r5
    for (uint8_t ch_idx = NRF_PPI_CHANNEL0; mask != 0; ch_idx++)
    60c0:	3401      	adds	r4, #1
    60c2:	b2e4      	uxtb	r4, r4
    60c4:	b18e      	cbz	r6, 60ea <nrfx_ppi_channel_alloc+0x5a>
	__asm__ volatile(
    60c6:	f04f 0320 	mov.w	r3, #32
    60ca:	f3ef 8711 	mrs	r7, BASEPRI
    60ce:	f383 8812 	msr	BASEPRI_MAX, r3
    60d2:	f3bf 8f6f 	isb	sy
    60d6:	2501      	movs	r5, #1
    60d8:	40a5      	lsls	r5, r4
        if ((mask & nrfx_ppi_channel_to_mask(channel)) && (!is_allocated_channel(channel)))
    60da:	4235      	tst	r5, r6
    60dc:	d0e7      	beq.n	60ae <nrfx_ppi_channel_alloc+0x1e>
    60de:	4620      	mov	r0, r4
    60e0:	f7ff ffc0 	bl	6064 <is_allocated_channel>
    60e4:	2800      	cmp	r0, #0
    60e6:	d1e2      	bne.n	60ae <nrfx_ppi_channel_alloc+0x1e>
    60e8:	e7da      	b.n	60a0 <nrfx_ppi_channel_alloc+0x10>
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    60ea:	4640      	mov	r0, r8
    60ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    60f0:	000fffff 	.word	0x000fffff
    60f4:	0bad0000 	.word	0x0bad0000
    60f8:	0bad0002 	.word	0x0bad0002

000060fc <_DoInit>:
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    60fc:	4b14      	ldr	r3, [pc, #80]	; (6150 <_DoInit+0x54>)
    60fe:	2203      	movs	r2, #3
    6100:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    6102:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    6104:	4913      	ldr	r1, [pc, #76]	; (6154 <_DoInit+0x58>)
    6106:	6199      	str	r1, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    6108:	4a13      	ldr	r2, [pc, #76]	; (6158 <_DoInit+0x5c>)
    610a:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    610c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    6110:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
    6112:	2200      	movs	r2, #0
    6114:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    6116:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    6118:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
    611a:	6619      	str	r1, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    611c:	490f      	ldr	r1, [pc, #60]	; (615c <_DoInit+0x60>)
    611e:	6659      	str	r1, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    6120:	2110      	movs	r1, #16
    6122:	6699      	str	r1, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    6124:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    6126:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    6128:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    612a:	4a0d      	ldr	r2, [pc, #52]	; (6160 <_DoInit+0x64>)
    612c:	6810      	ldr	r0, [r2, #0]
    612e:	f8c3 0007 	str.w	r0, [r3, #7]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    6132:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
    6136:	4a0b      	ldr	r2, [pc, #44]	; (6164 <_DoInit+0x68>)
    6138:	e892 0003 	ldmia.w	r2, {r0, r1}
    613c:	6018      	str	r0, [r3, #0]
    613e:	8099      	strh	r1, [r3, #4]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    6140:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
    6144:	2220      	movs	r2, #32
    6146:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    6148:	f3bf 8f5f 	dmb	sy
}
    614c:	4770      	bx	lr
    614e:	bf00      	nop
    6150:	200073f4 	.word	0x200073f4
    6154:	00024b70 	.word	0x00024b70
    6158:	200074ac 	.word	0x200074ac
    615c:	2000749c 	.word	0x2000749c
    6160:	00024b7c 	.word	0x00024b7c
    6164:	00024b80 	.word	0x00024b80

00006168 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj>:
}

SimpleMemoryAllocator::~SimpleMemoryAllocator() {}

TfLiteStatus SimpleMemoryAllocator::SetHeadBufferSize(size_t size,
                                                      size_t alignment) {
    6168:	b570      	push	{r4, r5, r6, lr}
    616a:	b082      	sub	sp, #8
    616c:	4604      	mov	r4, r0
  if (head_ != temp_) {
    616e:	6905      	ldr	r5, [r0, #16]
    6170:	6983      	ldr	r3, [r0, #24]
    6172:	429d      	cmp	r5, r3
    6174:	d006      	beq.n	6184 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x1c>
    TF_LITE_REPORT_ERROR(
    6176:	490f      	ldr	r1, [pc, #60]	; (61b4 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x4c>)
    6178:	6840      	ldr	r0, [r0, #4]
    617a:	f00d fd2c 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
        error_reporter_,
        "Internal error: SetHeadBufferSize() needs to be called "
        "after ResetTempAllocations().");
    return kTfLiteError;
    617e:	2001      	movs	r0, #1
  }
  head_ = aligned_result + size;
  temp_ = head_;

  return kTfLiteOk;
}
    6180:	b002      	add	sp, #8
    6182:	bd70      	pop	{r4, r5, r6, pc}
    6184:	460e      	mov	r6, r1
  uint8_t* const aligned_result = AlignPointerUp(buffer_head_, alignment);
    6186:	4611      	mov	r1, r2
    6188:	6880      	ldr	r0, [r0, #8]
    618a:	f00c ff64 	bl	13056 <_ZN6tflite14AlignPointerUpEPhj>
  const size_t available_memory = tail_ - aligned_result;
    618e:	6963      	ldr	r3, [r4, #20]
    6190:	1a1b      	subs	r3, r3, r0
  if (available_memory < size) {
    6192:	42b3      	cmp	r3, r6
    6194:	d304      	bcc.n	61a0 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x38>
  head_ = aligned_result + size;
    6196:	4430      	add	r0, r6
    6198:	6120      	str	r0, [r4, #16]
  temp_ = head_;
    619a:	61a0      	str	r0, [r4, #24]
  return kTfLiteOk;
    619c:	2000      	movs	r0, #0
    619e:	e7ef      	b.n	6180 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x18>
    TF_LITE_REPORT_ERROR(
    61a0:	1af2      	subs	r2, r6, r3
    61a2:	9200      	str	r2, [sp, #0]
    61a4:	4632      	mov	r2, r6
    61a6:	4904      	ldr	r1, [pc, #16]	; (61b8 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x50>)
    61a8:	6860      	ldr	r0, [r4, #4]
    61aa:	f00d fd14 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    61ae:	2001      	movs	r0, #1
    61b0:	e7e6      	b.n	6180 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x18>
    61b2:	bf00      	nop
    61b4:	00024b88 	.word	0x00024b88
    61b8:	00024be0 	.word	0x00024be0

000061bc <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj>:
  }
  tail_ = aligned_result;
  return aligned_result;
}

uint8_t* SimpleMemoryAllocator::AllocateTemp(size_t size, size_t alignment) {
    61bc:	b530      	push	{r4, r5, lr}
    61be:	b083      	sub	sp, #12
    61c0:	4605      	mov	r5, r0
    61c2:	460c      	mov	r4, r1
  uint8_t* const aligned_result = AlignPointerUp(temp_, alignment);
    61c4:	4611      	mov	r1, r2
    61c6:	6980      	ldr	r0, [r0, #24]
    61c8:	f00c ff45 	bl	13056 <_ZN6tflite14AlignPointerUpEPhj>
  const size_t available_memory = tail_ - aligned_result;
    61cc:	696b      	ldr	r3, [r5, #20]
    61ce:	1a1b      	subs	r3, r3, r0
  if (available_memory < size) {
    61d0:	42a3      	cmp	r3, r4
    61d2:	d303      	bcc.n	61dc <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj+0x20>
                         "Failed to allocate temp memory. Requested: %u, "
                         "available %u, missing: %u",
                         size, available_memory, size - available_memory);
    return nullptr;
  }
  temp_ = aligned_result + size;
    61d4:	4404      	add	r4, r0
    61d6:	61ac      	str	r4, [r5, #24]
  return aligned_result;
}
    61d8:	b003      	add	sp, #12
    61da:	bd30      	pop	{r4, r5, pc}
    TF_LITE_REPORT_ERROR(error_reporter_,
    61dc:	1ae2      	subs	r2, r4, r3
    61de:	9200      	str	r2, [sp, #0]
    61e0:	4622      	mov	r2, r4
    61e2:	4903      	ldr	r1, [pc, #12]	; (61f0 <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj+0x34>)
    61e4:	6868      	ldr	r0, [r5, #4]
    61e6:	f00d fcf6 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    61ea:	2000      	movs	r0, #0
    61ec:	e7f4      	b.n	61d8 <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj+0x1c>
    61ee:	bf00      	nop
    61f0:	00024c24 	.word	0x00024c24

000061f4 <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj>:
                                                 size_t alignment) {
    61f4:	b530      	push	{r4, r5, lr}
    61f6:	b083      	sub	sp, #12
    61f8:	4604      	mov	r4, r0
    61fa:	460d      	mov	r5, r1
  uint8_t* const aligned_result = AlignPointerDown(tail_ - size, alignment);
    61fc:	6940      	ldr	r0, [r0, #20]
    61fe:	4611      	mov	r1, r2
    6200:	1b40      	subs	r0, r0, r5
    6202:	f00c ff2f 	bl	13064 <_ZN6tflite16AlignPointerDownEPhj>
  if (aligned_result < head_) {
    6206:	6923      	ldr	r3, [r4, #16]
    6208:	4283      	cmp	r3, r0
    620a:	d802      	bhi.n	6212 <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj+0x1e>
  tail_ = aligned_result;
    620c:	6160      	str	r0, [r4, #20]
}
    620e:	b003      	add	sp, #12
    6210:	bd30      	pop	{r4, r5, pc}
    const size_t missing_memory = head_ - aligned_result;
    6212:	1a1b      	subs	r3, r3, r0
    TF_LITE_REPORT_ERROR(error_reporter_,
    6214:	9300      	str	r3, [sp, #0]
    6216:	1aeb      	subs	r3, r5, r3
    6218:	462a      	mov	r2, r5
    621a:	4903      	ldr	r1, [pc, #12]	; (6228 <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj+0x34>)
    621c:	6860      	ldr	r0, [r4, #4]
    621e:	f00d fcda 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    6222:	2000      	movs	r0, #0
    6224:	e7f3      	b.n	620e <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj+0x1a>
    6226:	bf00      	nop
    6228:	00024c70 	.word	0x00024c70

0000622c <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhS3_>:
SimpleMemoryAllocator::SimpleMemoryAllocator(ErrorReporter* error_reporter,
    622c:	b430      	push	{r4, r5}
      temp_(buffer_head_) {}
    622e:	4d05      	ldr	r5, [pc, #20]	; (6244 <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhS3_+0x18>)
    6230:	6005      	str	r5, [r0, #0]
    6232:	6041      	str	r1, [r0, #4]
    6234:	6082      	str	r2, [r0, #8]
    6236:	60c3      	str	r3, [r0, #12]
    6238:	6102      	str	r2, [r0, #16]
    623a:	6143      	str	r3, [r0, #20]
    623c:	6182      	str	r2, [r0, #24]
    623e:	bc30      	pop	{r4, r5}
    6240:	4770      	bx	lr
    6242:	bf00      	nop
    6244:	00024cc4 	.word	0x00024cc4

00006248 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj>:
    ErrorReporter* error_reporter, uint8_t* buffer_head, size_t buffer_size) {
    6248:	b510      	push	{r4, lr}
    624a:	b088      	sub	sp, #32
  TFLITE_DCHECK(error_reporter != nullptr);
    624c:	b300      	cbz	r0, 6290 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x48>
    624e:	460c      	mov	r4, r1
    6250:	4613      	mov	r3, r2
    6252:	4601      	mov	r1, r0
  TFLITE_DCHECK(buffer_head != nullptr);
    6254:	b1f4      	cbz	r4, 6294 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x4c>
      SimpleMemoryAllocator(error_reporter, buffer_head, buffer_size);
    6256:	4622      	mov	r2, r4
    6258:	a801      	add	r0, sp, #4
    625a:	f00c feca 	bl	12ff2 <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhj>
  uint8_t* allocator_buffer = tmp.AllocateFromTail(
    625e:	2204      	movs	r2, #4
    6260:	211c      	movs	r1, #28
    6262:	eb0d 0002 	add.w	r0, sp, r2
    6266:	f7ff ffc5 	bl	61f4 <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj>
  return new (allocator_buffer) SimpleMemoryAllocator(tmp);
    626a:	4603      	mov	r3, r0
    626c:	b168      	cbz	r0, 628a <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x42>
namespace tflite {

// TODO(petewarden): This allocator never frees up or reuses  any memory, even
// though we have enough information about lifetimes of the tensors to do so.
// This makes it pretty wasteful, so we should use a more intelligent method.
class SimpleMemoryAllocator {
    626e:	4a0a      	ldr	r2, [pc, #40]	; (6298 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x50>)
    6270:	6002      	str	r2, [r0, #0]
    6272:	9a02      	ldr	r2, [sp, #8]
    6274:	6042      	str	r2, [r0, #4]
    6276:	9a03      	ldr	r2, [sp, #12]
    6278:	6082      	str	r2, [r0, #8]
    627a:	9a04      	ldr	r2, [sp, #16]
    627c:	60c2      	str	r2, [r0, #12]
    627e:	9a05      	ldr	r2, [sp, #20]
    6280:	6102      	str	r2, [r0, #16]
    6282:	9a06      	ldr	r2, [sp, #24]
    6284:	6142      	str	r2, [r0, #20]
    6286:	9a07      	ldr	r2, [sp, #28]
    6288:	6182      	str	r2, [r0, #24]
}
    628a:	4618      	mov	r0, r3
    628c:	b008      	add	sp, #32
    628e:	bd10      	pop	{r4, pc}
  TFLITE_DCHECK(error_reporter != nullptr);
    6290:	f00f febd 	bl	1600e <abort>
  TFLITE_DCHECK(buffer_head != nullptr);
    6294:	f00f febb 	bl	1600e <abort>
    6298:	00024cc4 	.word	0x00024cc4

0000629c <DebugLog>:

#ifndef TF_LITE_STRIP_ERROR_STRINGS
#include <cstdio>
#endif

extern "C" void DebugLog(const char* s) {
    629c:	b508      	push	{r3, lr}
    629e:	4602      	mov	r2, r0
#ifndef TF_LITE_STRIP_ERROR_STRINGS
  // Reusing TF_LITE_STRIP_ERROR_STRINGS to disable DebugLog completely to get
  // maximum reduction in binary size. This is because we have DebugLog calls
  // via TF_LITE_CHECK that are not stubbed out by TF_LITE_REPORT_ERROR.
  fprintf(stderr, "%s", s);
    62a0:	4b03      	ldr	r3, [pc, #12]	; (62b0 <DebugLog+0x14>)
    62a2:	681b      	ldr	r3, [r3, #0]
    62a4:	4903      	ldr	r1, [pc, #12]	; (62b4 <DebugLog+0x18>)
    62a6:	68d8      	ldr	r0, [r3, #12]
    62a8:	f00a faa4 	bl	107f4 <fiprintf>
#endif
}
    62ac:	bd08      	pop	{r3, pc}
    62ae:	bf00      	nop
    62b0:	200000f8 	.word	0x200000f8
    62b4:	00024cdc 	.word	0x00024cdc

000062b8 <_ZN12_GLOBAL__N_13LogEPKcSt9__va_list>:

namespace {
uint8_t micro_error_reporter_buffer[sizeof(tflite::MicroErrorReporter)];
tflite::MicroErrorReporter* error_reporter_ = nullptr;

void Log(const char* format, va_list args) {
    62b8:	b500      	push	{lr}
    62ba:	b0c1      	sub	sp, #260	; 0x104
    62bc:	4602      	mov	r2, r0
    62be:	460b      	mov	r3, r1
  // Only pulling in the implementation of this function for builds where we
  // expect to make use of it to be extra cautious about not increasing the code
  // size.
  static constexpr int kMaxLogLen = 256;
  char log_buffer[kMaxLogLen];
  MicroVsnprintf(log_buffer, kMaxLogLen, format, args);
    62c0:	f44f 7180 	mov.w	r1, #256	; 0x100
    62c4:	4668      	mov	r0, sp
    62c6:	f000 f917 	bl	64f8 <MicroVsnprintf>
  DebugLog(log_buffer);
    62ca:	4668      	mov	r0, sp
    62cc:	f7ff ffe6 	bl	629c <DebugLog>
  DebugLog("\r\n");
    62d0:	4802      	ldr	r0, [pc, #8]	; (62dc <_ZN12_GLOBAL__N_13LogEPKcSt9__va_list+0x24>)
    62d2:	f7ff ffe3 	bl	629c <DebugLog>
#endif
}
    62d6:	b041      	add	sp, #260	; 0x104
    62d8:	f85d fb04 	ldr.w	pc, [sp], #4
    62dc:	0002771c 	.word	0x0002771c

000062e0 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE>:
  return kTfLiteOk;
}

TfLiteStatus BytesRequiredForTensor(const tflite::Tensor& flatbuffer_tensor,
                                    size_t* bytes, size_t* type_size,
                                    ErrorReporter* error_reporter) {
    62e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    62e4:	b083      	sub	sp, #12
    62e6:	4680      	mov	r8, r0
    62e8:	468b      	mov	fp, r1
    62ea:	4692      	mov	sl, r2
    62ec:	4699      	mov	r9, r3
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_SHAPE);
    62ee:	4606      	mov	r6, r0
// "tables" use an offset table (possibly shared) that allows fields to be
// omitted and added at will, but uses an extra indirection to read.
class Table {
 public:
  const uint8_t *GetVTable() const {
    return data_ - ReadScalar<soffset_t>(data_);
    62f0:	f00c ff2e 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    62f4:	eba8 0400 	sub.w	r4, r8, r0
  // if the field was not present.
  voffset_t GetOptionalFieldOffset(voffset_t field) const {
    // The vtable offset is always at the start.
    auto vtable = GetVTable();
    // The first element is the size of the vtable (fields + type id + itself).
    auto vtsize = ReadScalar<voffset_t>(vtable);
    62f8:	4620      	mov	r0, r4
    62fa:	f00c ff2f 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    // If the field we're accessing is outside the vtable, we're reading older
    // data, so it's the same as if the offset was 0 (not present).
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    62fe:	2804      	cmp	r0, #4
    6300:	d90d      	bls.n	631e <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x3e>
    6302:	1d20      	adds	r0, r4, #4
    6304:	f00c ff2a 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
  }

  template<typename P> P GetPointer(voffset_t field) {
    auto field_offset = GetOptionalFieldOffset(field);
    auto p = data_ + field_offset;
    6308:	eb08 0400 	add.w	r4, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    630c:	b148      	cbz	r0, 6322 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x42>
    630e:	4620      	mov	r0, r4
    6310:	f00c ff18 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6314:	4404      	add	r4, r0
  int element_count = 1;
  // If flatbuffer_tensor.shape == nullptr, then flatbuffer_tensor is a scalar
  // so has 1 element.
  if (flatbuffer_tensor.shape() != nullptr) {
    6316:	b3ac      	cbz	r4, 6384 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xa4>
    for (size_t n = 0; n < flatbuffer_tensor.shape()->Length(); ++n) {
    6318:	2500      	movs	r5, #0
  int element_count = 1;
    631a:	2701      	movs	r7, #1
    631c:	e01e      	b.n	635c <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x7c>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    631e:	2000      	movs	r0, #0
    6320:	e7f2      	b.n	6308 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x28>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6322:	2400      	movs	r4, #0
    6324:	e7f7      	b.n	6316 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x36>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6326:	1d20      	adds	r0, r4, #4
    6328:	f00c ff18 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    632c:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    632e:	b300      	cbz	r0, 6372 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x92>
    6330:	4620      	mov	r0, r4
    6332:	f00c ff07 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6336:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6338:	6820      	ldr	r0, [r4, #0]
    633a:	f00b fcaa 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    for (size_t n = 0; n < flatbuffer_tensor.shape()->Length(); ++n) {
    633e:	4285      	cmp	r5, r0
    6340:	d221      	bcs.n	6386 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xa6>
    6342:	6820      	ldr	r0, [r4, #0]
    6344:	f00b fca5 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6348:	4285      	cmp	r5, r0
    634a:	d214      	bcs.n	6376 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x96>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    634c:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    634e:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
    6352:	f00c fefc 	bl	1314e <_ZN11flatbuffers12EndianScalarIiEET_S1_>
      element_count *= flatbuffer_tensor.shape()->Get(n);
    6356:	fb00 f707 	mul.w	r7, r0, r7
    for (size_t n = 0; n < flatbuffer_tensor.shape()->Length(); ++n) {
    635a:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    635c:	4630      	mov	r0, r6
    635e:	f00c fef7 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6362:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6364:	4620      	mov	r0, r4
    6366:	f00c fef9 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    636a:	2804      	cmp	r0, #4
    636c:	d8db      	bhi.n	6326 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x46>
    636e:	2000      	movs	r0, #0
    6370:	e7dc      	b.n	632c <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x4c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6372:	2400      	movs	r4, #0
    6374:	e7e0      	b.n	6338 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x58>
    FLATBUFFERS_ASSERT(i < size());
    6376:	4b1a      	ldr	r3, [pc, #104]	; (63e0 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x100>)
    6378:	4a1a      	ldr	r2, [pc, #104]	; (63e4 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x104>)
    637a:	f44f 7183 	mov.w	r1, #262	; 0x106
    637e:	481a      	ldr	r0, [pc, #104]	; (63e8 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x108>)
    6380:	f00a fa1a 	bl	107b8 <__assert_func>
  int element_count = 1;
    6384:	2701      	movs	r7, #1
    return data_ - ReadScalar<soffset_t>(data_);
    6386:	4640      	mov	r0, r8
    6388:	f00c fee2 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    638c:	eba8 0400 	sub.w	r4, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6390:	4620      	mov	r0, r4
    6392:	f00c fee3 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6396:	2806      	cmp	r0, #6
    6398:	d910      	bls.n	63bc <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xdc>
    639a:	1da0      	adds	r0, r4, #6
    639c:	f00c fede 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    63a0:	b170      	cbz	r0, 63c0 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xe0>
    63a2:	4440      	add	r0, r8
    63a4:	f00c fee0 	bl	13168 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    }
  }

  TfLiteType tf_lite_type;
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
    63a8:	464a      	mov	r2, r9
    63aa:	f10d 0107 	add.w	r1, sp, #7
    63ae:	b2c0      	uxtb	r0, r0
    63b0:	f003 f98a 	bl	96c8 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
    63b4:	b130      	cbz	r0, 63c4 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xe4>
                                          &tf_lite_type, error_reporter));
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(tf_lite_type, type_size));
  *bytes = element_count * (*type_size);
  return kTfLiteOk;
}
    63b6:	b003      	add	sp, #12
    63b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    63bc:	2000      	movs	r0, #0
    63be:	e7ef      	b.n	63a0 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xc0>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    63c0:	2000      	movs	r0, #0
    63c2:	e7f1      	b.n	63a8 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xc8>
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(tf_lite_type, type_size));
    63c4:	4651      	mov	r1, sl
    63c6:	f89d 0007 	ldrb.w	r0, [sp, #7]
    63ca:	f00c fe57 	bl	1307c <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
    63ce:	2800      	cmp	r0, #0
    63d0:	d1f1      	bne.n	63b6 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xd6>
  *bytes = element_count * (*type_size);
    63d2:	f8da 3000 	ldr.w	r3, [sl]
    63d6:	fb07 f703 	mul.w	r7, r7, r3
    63da:	f8cb 7000 	str.w	r7, [fp]
  return kTfLiteOk;
    63de:	e7ea      	b.n	63b6 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xd6>
    63e0:	00024cf4 	.word	0x00024cf4
    63e4:	00024d00 	.word	0x00024d00
    63e8:	00024dc0 	.word	0x00024dc0

000063ec <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc>:

// Populates the provided buffer with ASCII representation of the float number.
// Avoids the use of any floating point instructions (since these aren't
// supported on many microcontrollers) and as a consequence prints values with
// power-of-two exponents.
char* FastFloatToBufferLeft(float f, char* buffer) {
    63ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    63ee:	b089      	sub	sp, #36	; 0x24
    63f0:	9001      	str	r0, [sp, #4]
    63f2:	460e      	mov	r6, r1
  char* current = buffer;
  char* current_end = buffer + (kFastToBufferSize - 1);
    63f4:	f101 052f 	add.w	r5, r1, #47	; 0x2f
  const uint32_t exponent_mask = 0x7f800000;
  const int32_t exponent_shift = 23;
  const int32_t exponent_bias = 127;
  const uint32_t fraction_mask = 0x007fffff;
  uint32_t u;
  memcpy(&u, &f, sizeof(int32_t));
    63f8:	2204      	movs	r2, #4
    63fa:	eb0d 0102 	add.w	r1, sp, r2
    63fe:	a807      	add	r0, sp, #28
    6400:	f00f fe10 	bl	16024 <memcpy>
  const int32_t exponent =
      ((u & exponent_mask) >> exponent_shift) - exponent_bias;
    6404:	9b07      	ldr	r3, [sp, #28]
    6406:	f3c3 54c7 	ubfx	r4, r3, #23, #8
    640a:	3c7f      	subs	r4, #127	; 0x7f
  const uint32_t fraction = (u & fraction_mask);
    640c:	f3c3 0716 	ubfx	r7, r3, #0, #23
  // Expect ~0x2B1B9D3 for fraction.
  if (u & sign_mask) {
    6410:	2b00      	cmp	r3, #0
    6412:	db0e      	blt.n	6432 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x46>
    *current = '-';
    current += 1;
  }
  *current = 0;
    6414:	2300      	movs	r3, #0
    6416:	7033      	strb	r3, [r6, #0]
  // These are special cases for infinities and not-a-numbers.
  if (exponent == 128) {
    6418:	2c80      	cmp	r4, #128	; 0x80
    641a:	d00e      	beq.n	643a <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x4e>
  // conversion function. This scale should be 10000000/8388608 = 1.1920928955.
  // We can approximate this using multiply-adds and right-shifts using the
  // values in this array. The 1. portion of the number string is printed out
  // in a fixed way before the fraction, below.
  const int32_t scale_shifts_size = 13;
  const int8_t scale_shifts[13] = {3,  4,  8,  11, 13, 14, 17,
    641c:	4b32      	ldr	r3, [pc, #200]	; (64e8 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xfc>)
    641e:	f10d 0c0c 	add.w	ip, sp, #12
    6422:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    6424:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6428:	f88c 3000 	strb.w	r3, [ip]
                                   18, 19, 20, 21, 22, 23};
  uint32_t scaled_fraction = fraction;
    642c:	463a      	mov	r2, r7
  for (int i = 0; i < scale_shifts_size; ++i) {
    642e:	2300      	movs	r3, #0
    6430:	e01a      	b.n	6468 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x7c>
    *current = '-';
    6432:	232d      	movs	r3, #45	; 0x2d
    6434:	f806 3b01 	strb.w	r3, [r6], #1
    current += 1;
    6438:	e7ec      	b.n	6414 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x28>
    if (fraction == 0) {
    643a:	b937      	cbnz	r7, 644a <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x5e>
      current = StrCatStr(current, (current_end - current), "Inf");
    643c:	4a2b      	ldr	r2, [pc, #172]	; (64ec <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x100>)
    643e:	1ba9      	subs	r1, r5, r6
    6440:	4630      	mov	r0, r6
    6442:	f00c fea8 	bl	13196 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
    6446:	4607      	mov	r7, r0
      return current;
    6448:	e04a      	b.n	64e0 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xf4>
      current = StrCatStr(current, (current_end - current), "NaN");
    644a:	4a29      	ldr	r2, [pc, #164]	; (64f0 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x104>)
    644c:	1ba9      	subs	r1, r5, r6
    644e:	4630      	mov	r0, r6
    6450:	f00c fea1 	bl	13196 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
    6454:	4607      	mov	r7, r0
      return current;
    6456:	e043      	b.n	64e0 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xf4>
    scaled_fraction += (fraction >> scale_shifts[i]);
    6458:	a908      	add	r1, sp, #32
    645a:	18c8      	adds	r0, r1, r3
    645c:	f910 0c14 	ldrsb.w	r0, [r0, #-20]
    6460:	fa27 f000 	lsr.w	r0, r7, r0
    6464:	4402      	add	r2, r0
  for (int i = 0; i < scale_shifts_size; ++i) {
    6466:	3301      	adds	r3, #1
    6468:	2b0c      	cmp	r3, #12
    646a:	ddf5      	ble.n	6458 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x6c>
  }
  *current = '1';
    646c:	2331      	movs	r3, #49	; 0x31
    646e:	7033      	strb	r3, [r6, #0]
  current += 1;
  *current = '.';
    6470:	232e      	movs	r3, #46	; 0x2e
    6472:	7073      	strb	r3, [r6, #1]
  current += 1;
    6474:	1cb7      	adds	r7, r6, #2
  *current = 0;
    6476:	2300      	movs	r3, #0
    6478:	70b3      	strb	r3, [r6, #2]
  // For example, 2500 would be written into the buffer as 0002500 since it
  // represents .00025.
  constexpr int kMaxFractionalDigits = 7;

  // Abort early if there is not enough space in the buffer.
  if (current_end - current <= kMaxFractionalDigits) {
    647a:	1be9      	subs	r1, r5, r7
    647c:	2907      	cmp	r1, #7
    647e:	dd2f      	ble.n	64e0 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xf4>
    return current;
  }

  // Pre-fill buffer with zeros to ensure zero-truncation works properly.
  for (int i = 1; i < kMaxFractionalDigits; i++) {
    6480:	2301      	movs	r3, #1
    6482:	2b06      	cmp	r3, #6
    6484:	dc03      	bgt.n	648e <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xa2>
    *(current + i) = '0';
    6486:	2030      	movs	r0, #48	; 0x30
    6488:	54f8      	strb	r0, [r7, r3]
  for (int i = 1; i < kMaxFractionalDigits; i++) {
    648a:	3301      	adds	r3, #1
    648c:	e7f9      	b.n	6482 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x96>
  }

  // Track how large the fraction is to add leading zeros.
  char* previous = current;
  current = StrCatUInt32(current, (current_end - current), scaled_fraction, 10);
    648e:	230a      	movs	r3, #10
    6490:	4638      	mov	r0, r7
    6492:	f00c fecd 	bl	13230 <_ZN12_GLOBAL__N_112StrCatUInt32EPciji>
  int fraction_digits = current - previous;
    6496:	1bc1      	subs	r1, r0, r7
  int leading_zeros = kMaxFractionalDigits - fraction_digits;

  // Overwrite the null terminator from StrCatUInt32 to ensure zero-trunctaion
  // works properly.
  *current = '0';
    6498:	2330      	movs	r3, #48	; 0x30
    649a:	7003      	strb	r3, [r0, #0]

  // Shift fraction values and prepend zeros if necessary.
  if (leading_zeros != 0) {
    649c:	f1d1 0607 	rsbs	r6, r1, #7
    64a0:	d00c      	beq.n	64bc <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xd0>
    for (int i = 0; i < fraction_digits; i++) {
    64a2:	2300      	movs	r3, #0
    64a4:	428b      	cmp	r3, r1
    64a6:	da06      	bge.n	64b6 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xca>
      current--;
      *(current + leading_zeros) = *current;
    64a8:	f810 2d01 	ldrb.w	r2, [r0, #-1]!
    64ac:	5582      	strb	r2, [r0, r6]
      *current = '0';
    64ae:	2230      	movs	r2, #48	; 0x30
    64b0:	7002      	strb	r2, [r0, #0]
    for (int i = 0; i < fraction_digits; i++) {
    64b2:	3301      	adds	r3, #1
    64b4:	e7f6      	b.n	64a4 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xb8>
    }
    current += kMaxFractionalDigits;
    64b6:	3007      	adds	r0, #7
    64b8:	e000      	b.n	64bc <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xd0>
  }

  // Truncate trailing zeros for cleaner logs. Ensure we leave at least one
  // fractional character for the case when scaled_fraction is 0.
  while (*(current - 1) == '0' && (current - 1) > previous) {
    current--;
    64ba:	4618      	mov	r0, r3
  while (*(current - 1) == '0' && (current - 1) > previous) {
    64bc:	f810 3c01 	ldrb.w	r3, [r0, #-1]
    64c0:	2b30      	cmp	r3, #48	; 0x30
    64c2:	d102      	bne.n	64ca <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xde>
    64c4:	1e43      	subs	r3, r0, #1
    64c6:	42bb      	cmp	r3, r7
    64c8:	d8f7      	bhi.n	64ba <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xce>
  }
  *current = 0;
    64ca:	2300      	movs	r3, #0
    64cc:	7003      	strb	r3, [r0, #0]
  current = StrCatStr(current, (current_end - current), "*2^");
    64ce:	4a09      	ldr	r2, [pc, #36]	; (64f4 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x108>)
    64d0:	1a29      	subs	r1, r5, r0
    64d2:	f00c fe60 	bl	13196 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
  current = StrCatInt32(current, (current_end - current), exponent);
    64d6:	4622      	mov	r2, r4
    64d8:	1a29      	subs	r1, r5, r0
    64da:	f00c fe9a 	bl	13212 <_ZN12_GLOBAL__N_111StrCatInt32EPcii>
    64de:	4607      	mov	r7, r0
  return current;
}
    64e0:	4638      	mov	r0, r7
    64e2:	b009      	add	sp, #36	; 0x24
    64e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    64e6:	bf00      	nop
    64e8:	00024e34 	.word	0x00024e34
    64ec:	00024e28 	.word	0x00024e28
    64f0:	00024e2c 	.word	0x00024e2c
    64f4:	00024e30 	.word	0x00024e30

000064f8 <MicroVsnprintf>:
}

}  // namespace

extern "C" int MicroVsnprintf(char* output, int len, const char* format,
                              va_list args) {
    64f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    64fa:	b083      	sub	sp, #12
    64fc:	4607      	mov	r7, r0
    64fe:	4615      	mov	r5, r2
    6500:	9301      	str	r3, [sp, #4]
  int output_index = 0;
  const char* current = format;
  // One extra character must be left for the null terminator.
  const int usable_length = len - 1;
    6502:	1e4e      	subs	r6, r1, #1
  int output_index = 0;
    6504:	2400      	movs	r4, #0
    6506:	e07c      	b.n	6602 <MicroVsnprintf+0x10a>
    if (*current == '%') {
      current++;
      switch (*current) {
        case 'd':
          // Cut off log message if format could exceed log buffer length.
          if (usable_length - output_index < kMaxIntCharsNeeded) {
    6508:	1b33      	subs	r3, r6, r4
    650a:	2b0a      	cmp	r3, #10
    650c:	dd09      	ble.n	6522 <MicroVsnprintf+0x2a>
            output[output_index++] = '\0';
            return output_index;
          }
          output_index +=
              FormatInt32(&output[output_index], va_arg(args, int32_t));
    650e:	9b01      	ldr	r3, [sp, #4]
    6510:	1d1a      	adds	r2, r3, #4
    6512:	9201      	str	r2, [sp, #4]
    6514:	6819      	ldr	r1, [r3, #0]
    6516:	1938      	adds	r0, r7, r4
    6518:	f00c fe9a 	bl	13250 <_ZN12_GLOBAL__N_111FormatInt32EPci>
          output_index +=
    651c:	4404      	add	r4, r0
          current++;
    651e:	1caa      	adds	r2, r5, #2
          break;
    6520:	e06e      	b.n	6600 <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    6522:	1c60      	adds	r0, r4, #1
    6524:	2300      	movs	r3, #0
    6526:	553b      	strb	r3, [r7, r4]
            return output_index;
    6528:	e0b1      	b.n	668e <MicroVsnprintf+0x196>
        case 'u':
          if (usable_length - output_index < kMaxIntCharsNeeded) {
    652a:	1b33      	subs	r3, r6, r4
    652c:	2b0a      	cmp	r3, #10
    652e:	dd09      	ble.n	6544 <MicroVsnprintf+0x4c>
            output[output_index++] = '\0';
            return output_index;
          }
          output_index +=
              FormatUInt32(&output[output_index], va_arg(args, uint32_t));
    6530:	9b01      	ldr	r3, [sp, #4]
    6532:	1d1a      	adds	r2, r3, #4
    6534:	9201      	str	r2, [sp, #4]
    6536:	6819      	ldr	r1, [r3, #0]
    6538:	1938      	adds	r0, r7, r4
    653a:	f00c fe91 	bl	13260 <_ZN12_GLOBAL__N_112FormatUInt32EPcj>
          output_index +=
    653e:	4404      	add	r4, r0
          current++;
    6540:	1caa      	adds	r2, r5, #2
          break;
    6542:	e05d      	b.n	6600 <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    6544:	1c60      	adds	r0, r4, #1
    6546:	2300      	movs	r3, #0
    6548:	553b      	strb	r3, [r7, r4]
            return output_index;
    654a:	e0a0      	b.n	668e <MicroVsnprintf+0x196>
        case 'x':
          if (usable_length - output_index < kMaxHexCharsNeeded) {
    654c:	1b33      	subs	r3, r6, r4
    654e:	2b09      	cmp	r3, #9
    6550:	dd0f      	ble.n	6572 <MicroVsnprintf+0x7a>
            output[output_index++] = '\0';
            return output_index;
          }
          output[output_index++] = '0';
    6552:	1c63      	adds	r3, r4, #1
    6554:	2230      	movs	r2, #48	; 0x30
    6556:	553a      	strb	r2, [r7, r4]
          output[output_index++] = 'x';
    6558:	3402      	adds	r4, #2
    655a:	2278      	movs	r2, #120	; 0x78
    655c:	54fa      	strb	r2, [r7, r3]
          output_index +=
              FormatHex(&output[output_index], va_arg(args, uint32_t));
    655e:	9b01      	ldr	r3, [sp, #4]
    6560:	1d1a      	adds	r2, r3, #4
    6562:	9201      	str	r2, [sp, #4]
    6564:	6819      	ldr	r1, [r3, #0]
    6566:	1938      	adds	r0, r7, r4
    6568:	f00c fe83 	bl	13272 <_ZN12_GLOBAL__N_19FormatHexEPcj>
          output_index +=
    656c:	4404      	add	r4, r0
          current++;
    656e:	1caa      	adds	r2, r5, #2
          break;
    6570:	e046      	b.n	6600 <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    6572:	1c60      	adds	r0, r4, #1
    6574:	2300      	movs	r3, #0
    6576:	553b      	strb	r3, [r7, r4]
            return output_index;
    6578:	e089      	b.n	668e <MicroVsnprintf+0x196>
        case 'f':
          if (usable_length - output_index < kMaxFloatCharsNeeded) {
    657a:	1b30      	subs	r0, r6, r4
    657c:	f7fa fb98 	bl	cb0 <__aeabi_i2f>
    6580:	4944      	ldr	r1, [pc, #272]	; (6694 <MicroVsnprintf+0x19c>)
    6582:	f7fa fd87 	bl	1094 <__aeabi_fcmplt>
    6586:	b988      	cbnz	r0, 65ac <MicroVsnprintf+0xb4>
            output[output_index++] = '\0';
            return output_index;
          }
          output_index +=
              FormatFloat(&output[output_index], va_arg(args, double));
    6588:	9b01      	ldr	r3, [sp, #4]
    658a:	3307      	adds	r3, #7
    658c:	f023 0307 	bic.w	r3, r3, #7
    6590:	f103 0208 	add.w	r2, r3, #8
    6594:	9201      	str	r2, [sp, #4]
    6596:	e9d3 0100 	ldrd	r0, r1, [r3]
    659a:	f7fa fa7f 	bl	a9c <__aeabi_d2f>
    659e:	4601      	mov	r1, r0
    65a0:	1938      	adds	r0, r7, r4
    65a2:	f00c fe6f 	bl	13284 <_ZN12_GLOBAL__N_111FormatFloatEPcf>
          output_index +=
    65a6:	4404      	add	r4, r0
          current++;
    65a8:	1caa      	adds	r2, r5, #2
          break;
    65aa:	e029      	b.n	6600 <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    65ac:	1c60      	adds	r0, r4, #1
    65ae:	2300      	movs	r3, #0
    65b0:	553b      	strb	r3, [r7, r4]
            return output_index;
    65b2:	e06c      	b.n	668e <MicroVsnprintf+0x196>
        case '%':
          output[output_index++] = *current++;
    65b4:	1caa      	adds	r2, r5, #2
    65b6:	553b      	strb	r3, [r7, r4]
    65b8:	3401      	adds	r4, #1
          break;
    65ba:	e021      	b.n	6600 <MicroVsnprintf+0x108>
        case 'c':
          if (usable_length - output_index < 1) {
    65bc:	1b33      	subs	r3, r6, r4
    65be:	2b00      	cmp	r3, #0
    65c0:	dd07      	ble.n	65d2 <MicroVsnprintf+0xda>
            output[output_index++] = '\0';
            return output_index;
          }
          output[output_index++] = va_arg(args, int32_t);
    65c2:	9b01      	ldr	r3, [sp, #4]
    65c4:	1d1a      	adds	r2, r3, #4
    65c6:	9201      	str	r2, [sp, #4]
    65c8:	681b      	ldr	r3, [r3, #0]
    65ca:	553b      	strb	r3, [r7, r4]
          current++;
    65cc:	1caa      	adds	r2, r5, #2
          output[output_index++] = va_arg(args, int32_t);
    65ce:	3401      	adds	r4, #1
          break;
    65d0:	e016      	b.n	6600 <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    65d2:	1c60      	adds	r0, r4, #1
    65d4:	2300      	movs	r3, #0
    65d6:	553b      	strb	r3, [r7, r4]
            return output_index;
    65d8:	e059      	b.n	668e <MicroVsnprintf+0x196>
        case 's':
          char* string = va_arg(args, char*);
    65da:	9b01      	ldr	r3, [sp, #4]
    65dc:	1d1a      	adds	r2, r3, #4
    65de:	9201      	str	r2, [sp, #4]
    65e0:	6819      	ldr	r1, [r3, #0]
          int string_idx = 0;
    65e2:	2300      	movs	r3, #0
          while (string_idx + output_index < usable_length &&
    65e4:	18e2      	adds	r2, r4, r3
    65e6:	42b2      	cmp	r2, r6
    65e8:	da05      	bge.n	65f6 <MicroVsnprintf+0xfe>
                 string[string_idx] != '\0') {
    65ea:	5cca      	ldrb	r2, [r1, r3]
          while (string_idx + output_index < usable_length &&
    65ec:	b11a      	cbz	r2, 65f6 <MicroVsnprintf+0xfe>
            output[output_index++] = string[string_idx++];
    65ee:	3301      	adds	r3, #1
    65f0:	553a      	strb	r2, [r7, r4]
    65f2:	3401      	adds	r4, #1
          while (string_idx + output_index < usable_length &&
    65f4:	e7f6      	b.n	65e4 <MicroVsnprintf+0xec>
          }
          current++;
    65f6:	1caa      	adds	r2, r5, #2
    65f8:	e002      	b.n	6600 <MicroVsnprintf+0x108>
      }
    } else {
      output[output_index++] = *current++;
    65fa:	1c6a      	adds	r2, r5, #1
    65fc:	553b      	strb	r3, [r7, r4]
    65fe:	3401      	adds	r4, #1
          output[output_index++] = va_arg(args, int32_t);
    6600:	4615      	mov	r5, r2
  while (*current != '\0' && output_index < usable_length) {
    6602:	782b      	ldrb	r3, [r5, #0]
    6604:	2b00      	cmp	r3, #0
    6606:	d03f      	beq.n	6688 <MicroVsnprintf+0x190>
    6608:	42b4      	cmp	r4, r6
    660a:	da3d      	bge.n	6688 <MicroVsnprintf+0x190>
    if (*current == '%') {
    660c:	2b25      	cmp	r3, #37	; 0x25
    660e:	d1f4      	bne.n	65fa <MicroVsnprintf+0x102>
      current++;
    6610:	1c6a      	adds	r2, r5, #1
      switch (*current) {
    6612:	786b      	ldrb	r3, [r5, #1]
    6614:	2b25      	cmp	r3, #37	; 0x25
    6616:	d0cd      	beq.n	65b4 <MicroVsnprintf+0xbc>
    6618:	d3f2      	bcc.n	6600 <MicroVsnprintf+0x108>
    661a:	2b78      	cmp	r3, #120	; 0x78
    661c:	d8f0      	bhi.n	6600 <MicroVsnprintf+0x108>
    661e:	2b63      	cmp	r3, #99	; 0x63
    6620:	d3ee      	bcc.n	6600 <MicroVsnprintf+0x108>
    6622:	3b63      	subs	r3, #99	; 0x63
    6624:	2b15      	cmp	r3, #21
    6626:	d8eb      	bhi.n	6600 <MicroVsnprintf+0x108>
    6628:	a101      	add	r1, pc, #4	; (adr r1, 6630 <MicroVsnprintf+0x138>)
    662a:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
    662e:	bf00      	nop
    6630:	000065bd 	.word	0x000065bd
    6634:	00006509 	.word	0x00006509
    6638:	00006601 	.word	0x00006601
    663c:	0000657b 	.word	0x0000657b
    6640:	00006601 	.word	0x00006601
    6644:	00006601 	.word	0x00006601
    6648:	00006601 	.word	0x00006601
    664c:	00006601 	.word	0x00006601
    6650:	00006601 	.word	0x00006601
    6654:	00006601 	.word	0x00006601
    6658:	00006601 	.word	0x00006601
    665c:	00006601 	.word	0x00006601
    6660:	00006601 	.word	0x00006601
    6664:	00006601 	.word	0x00006601
    6668:	00006601 	.word	0x00006601
    666c:	00006601 	.word	0x00006601
    6670:	000065db 	.word	0x000065db
    6674:	00006601 	.word	0x00006601
    6678:	0000652b 	.word	0x0000652b
    667c:	00006601 	.word	0x00006601
    6680:	00006601 	.word	0x00006601
    6684:	0000654d 	.word	0x0000654d
    }
  }
  output[output_index++] = '\0';
    6688:	1c60      	adds	r0, r4, #1
    668a:	2300      	movs	r3, #0
    668c:	553b      	strb	r3, [r7, r4]
  return output_index;
}
    668e:	b003      	add	sp, #12
    6690:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6692:	bf00      	nop
    6694:	41600000 	.word	0x41600000

00006698 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>:
  } else {
    return 0;
  }
}
// TODO(b/192589496): Ops must always be there. Remove this function when fixed
uint32_t NumSubgraphOperators(const Model* model, int subgraph_idx) {
    6698:	b570      	push	{r4, r5, r6, lr}
    669a:	4604      	mov	r4, r0
    669c:	460d      	mov	r5, r1
    return data_ - ReadScalar<soffset_t>(data_);
    669e:	f00c fd57 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    66a2:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    66a4:	4630      	mov	r0, r6
    66a6:	f00c fd59 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    66aa:	2808      	cmp	r0, #8
    66ac:	d918      	bls.n	66e0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x48>
    66ae:	f106 0008 	add.w	r0, r6, #8
    66b2:	f00c fd53 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    66b6:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    66b8:	b1a0      	cbz	r0, 66e4 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x4c>
    66ba:	4620      	mov	r0, r4
    66bc:	f00c fd42 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    66c0:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    66c2:	6820      	ldr	r0, [r4, #0]
    66c4:	f00b fae5 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    66c8:	4285      	cmp	r5, r0
    66ca:	d20d      	bcs.n	66e8 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x50>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    66cc:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    66ce:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    66d2:	4620      	mov	r0, r4
    66d4:	f00c fd36 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
  return NumSubgraphOperators(subgraph);
    66d8:	4420      	add	r0, r4
    66da:	f00c fde9 	bl	132b0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
}
    66de:	bd70      	pop	{r4, r5, r6, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    66e0:	2000      	movs	r0, #0
    66e2:	e7e8      	b.n	66b6 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x1e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    66e4:	2400      	movs	r4, #0
    66e6:	e7ec      	b.n	66c2 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x2a>
    FLATBUFFERS_ASSERT(i < size());
    66e8:	4b03      	ldr	r3, [pc, #12]	; (66f8 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x60>)
    66ea:	4a04      	ldr	r2, [pc, #16]	; (66fc <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x64>)
    66ec:	f44f 7183 	mov.w	r1, #262	; 0x106
    66f0:	4803      	ldr	r0, [pc, #12]	; (6700 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x68>)
    66f2:	f00a f861 	bl	107b8 <__assert_func>
    66f6:	bf00      	nop
    66f8:	00024cf4 	.word	0x00024cf4
    66fc:	00024e44 	.word	0x00024e44
    6700:	00024dc0 	.word	0x00024dc0

00006704 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>:
namespace tflite {
namespace {

#ifndef TF_LITE_STRIP_ERROR_STRINGS
const char* OpNameFromRegistration(const TfLiteRegistration* registration) {
  if (registration->builtin_code == BuiltinOperator_CUSTOM) {
    6704:	6943      	ldr	r3, [r0, #20]
    6706:	2b20      	cmp	r3, #32
    6708:	d007      	beq.n	671a <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x16>
    return registration->custom_name;
  } else {
    return EnumNameBuiltinOperator(BuiltinOperator(registration->builtin_code));
    670a:	b2da      	uxtb	r2, r3
  return (v < low) || (high < v);
    670c:	2a91      	cmp	r2, #145	; 0x91
    670e:	d806      	bhi.n	671e <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x1a>
  const size_t index = static_cast<size_t>(e);
    6710:	4613      	mov	r3, r2
  return EnumNamesBuiltinOperator()[index];
    6712:	4a04      	ldr	r2, [pc, #16]	; (6724 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x20>)
    6714:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
    6718:	4770      	bx	lr
    return registration->custom_name;
    671a:	6980      	ldr	r0, [r0, #24]
    671c:	4770      	bx	lr
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_BROADCAST_ARGS)) return "";
    671e:	4802      	ldr	r0, [pc, #8]	; (6728 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x24>)
  }
}
    6720:	4770      	bx	lr
    6722:	bf00      	nop
    6724:	00025850 	.word	0x00025850
    6728:	00017260 	.word	0x00017260

0000672c <_ZN6tflite10MicroGraph16PrepareSubgraphsEv>:
  current_subgraph_index_ = previous_subgraph_idx;

  return kTfLiteOk;
}

TfLiteStatus MicroGraph::PrepareSubgraphs() {
    672c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    6730:	4605      	mov	r5, r0
  int previous_subgraph_idx = current_subgraph_index_;
    6732:	f8d0 8014 	ldr.w	r8, [r0, #20]

  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    6736:	2600      	movs	r6, #0
    6738:	e024      	b.n	6784 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x58>
          MicroPrintf("Node %s (number %df) failed to prepare with status %d",
                      OpNameFromRegistration(registration), i, prepare_status);
          return kTfLiteError;
        }
      }
      allocator_->FinishPrepareNodeAllocations(/*node_id=*/i);
    673a:	4621      	mov	r1, r4
    673c:	68e8      	ldr	r0, [r5, #12]
    673e:	f00c fff3 	bl	13728 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi>
    for (size_t i = 0; i < operators_size; ++i) {
    6742:	3401      	adds	r4, #1
    6744:	42bc      	cmp	r4, r7
    6746:	d21c      	bcs.n	6782 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x56>
          &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
    6748:	692b      	ldr	r3, [r5, #16]
    674a:	f853 3036 	ldr.w	r3, [r3, r6, lsl #3]
    674e:	212c      	movs	r1, #44	; 0x2c
    6750:	fb01 3104 	mla	r1, r1, r4, r3
      const TfLiteRegistration* registration =
    6754:	f8d1 9028 	ldr.w	r9, [r1, #40]	; 0x28
      if (registration->prepare != nullptr) {
    6758:	f8d9 3008 	ldr.w	r3, [r9, #8]
    675c:	2b00      	cmp	r3, #0
    675e:	d0ec      	beq.n	673a <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0xe>
        TfLiteStatus prepare_status = registration->prepare(context_, node);
    6760:	6868      	ldr	r0, [r5, #4]
    6762:	4798      	blx	r3
        if (prepare_status != kTfLiteOk) {
    6764:	4682      	mov	sl, r0
    6766:	2800      	cmp	r0, #0
    6768:	d0e7      	beq.n	673a <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0xe>
          MicroPrintf("Node %s (number %df) failed to prepare with status %d",
    676a:	4648      	mov	r0, r9
    676c:	f7ff ffca 	bl	6704 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>
    6770:	4601      	mov	r1, r0
    6772:	4653      	mov	r3, sl
    6774:	4622      	mov	r2, r4
    6776:	480c      	ldr	r0, [pc, #48]	; (67a8 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x7c>)
    6778:	f00c fc5f 	bl	1303a <_Z11MicroPrintfPKcz>
          return kTfLiteError;
    677c:	2001      	movs	r0, #1
    }
  }
  current_subgraph_index_ = previous_subgraph_idx;

  return kTfLiteOk;
}
    677e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    6782:	3601      	adds	r6, #1
    6784:	69ab      	ldr	r3, [r5, #24]
  uoffset_t size() const { return EndianScalar(length_); }
    6786:	6818      	ldr	r0, [r3, #0]
    6788:	f00b fa83 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    678c:	4286      	cmp	r6, r0
    678e:	d207      	bcs.n	67a0 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x74>
    current_subgraph_index_ = subgraph_idx;
    6790:	616e      	str	r6, [r5, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
    6792:	4631      	mov	r1, r6
    6794:	68a8      	ldr	r0, [r5, #8]
    6796:	f7ff ff7f 	bl	6698 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
    679a:	4607      	mov	r7, r0
    for (size_t i = 0; i < operators_size; ++i) {
    679c:	2400      	movs	r4, #0
    679e:	e7d1      	b.n	6744 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x18>
  current_subgraph_index_ = previous_subgraph_idx;
    67a0:	f8c5 8014 	str.w	r8, [r5, #20]
  return kTfLiteOk;
    67a4:	2000      	movs	r0, #0
    67a6:	e7ea      	b.n	677e <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x52>
    67a8:	00024f3c 	.word	0x00024f3c

000067ac <_ZN6tflite10MicroGraph14InvokeSubgraphEi>:
  current_subgraph_index_ = previous_subgraph_idx;

  return kTfLiteOk;
}

TfLiteStatus MicroGraph::InvokeSubgraph(int subgraph_idx) {
    67ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    67b0:	b083      	sub	sp, #12
    67b2:	4606      	mov	r6, r0
    67b4:	460c      	mov	r4, r1
  int previous_subgraph_idx = current_subgraph_index_;
    67b6:	f8d0 b014 	ldr.w	fp, [r0, #20]
  current_subgraph_index_ = subgraph_idx;
    67ba:	6141      	str	r1, [r0, #20]

  if (static_cast<size_t>(subgraph_idx) >= subgraphs_->size()) {
    67bc:	6983      	ldr	r3, [r0, #24]
    67be:	6818      	ldr	r0, [r3, #0]
    67c0:	f00b fa67 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    67c4:	4284      	cmp	r4, r0
    67c6:	d207      	bcs.n	67d8 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x2c>
    67c8:	46a2      	mov	sl, r4
    MicroPrintf("Accessing subgraph %d but only %d subgraphs found",
                subgraph_idx, subgraphs_->size());
    return kTfLiteError;
  }
  uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
    67ca:	4621      	mov	r1, r4
    67cc:	68b0      	ldr	r0, [r6, #8]
    67ce:	f7ff ff63 	bl	6698 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
    67d2:	4681      	mov	r9, r0
  for (size_t i = 0; i < operators_size; ++i) {
    67d4:	2700      	movs	r7, #0
    67d6:	e01d      	b.n	6814 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x68>
    MicroPrintf("Accessing subgraph %d but only %d subgraphs found",
    67d8:	4602      	mov	r2, r0
    67da:	4621      	mov	r1, r4
    67dc:	4827      	ldr	r0, [pc, #156]	; (687c <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0xd0>)
    67de:	f00c fc2c 	bl	1303a <_Z11MicroPrintfPKcz>
    return kTfLiteError;
    67e2:	2501      	movs	r5, #1
      return invoke_status;
    }
  }
  current_subgraph_index_ = previous_subgraph_idx;
  return kTfLiteOk;
}
    67e4:	4628      	mov	r0, r5
    67e6:	b003      	add	sp, #12
    67e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    TFLITE_DCHECK(registration->invoke);
    67ec:	f00f fc0f 	bl	1600e <abort>
      MicroPrintf("Node %s (number %d) failed to invoke with status %d",
    67f0:	4640      	mov	r0, r8
    67f2:	f7ff ff87 	bl	6704 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>
    67f6:	4601      	mov	r1, r0
    67f8:	462b      	mov	r3, r5
    67fa:	463a      	mov	r2, r7
    67fc:	4820      	ldr	r0, [pc, #128]	; (6880 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0xd4>)
    67fe:	f00c fc1c 	bl	1303a <_Z11MicroPrintfPKcz>
      event_handle_ = profiler_->BeginEvent(tag);
    }
  }

  ~ScopedMicroProfiler() {
    if (profiler_ != nullptr) {
    6802:	2c00      	cmp	r4, #0
    6804:	d0ee      	beq.n	67e4 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x38>
      profiler_->EndEvent(event_handle_);
    6806:	6823      	ldr	r3, [r4, #0]
    6808:	68db      	ldr	r3, [r3, #12]
    680a:	9900      	ldr	r1, [sp, #0]
    680c:	4620      	mov	r0, r4
    680e:	4798      	blx	r3
    6810:	e7e8      	b.n	67e4 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x38>
  for (size_t i = 0; i < operators_size; ++i) {
    6812:	3701      	adds	r7, #1
    6814:	454f      	cmp	r7, r9
    6816:	d22d      	bcs.n	6874 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0xc8>
        &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
    6818:	6933      	ldr	r3, [r6, #16]
    681a:	f853 303a 	ldr.w	r3, [r3, sl, lsl #3]
    681e:	252c      	movs	r5, #44	; 0x2c
    6820:	fb05 3507 	mla	r5, r5, r7, r3
    const TfLiteRegistration* registration = subgraph_allocations_[subgraph_idx]
    6824:	f8d5 8028 	ldr.w	r8, [r5, #40]	; 0x28
        reinterpret_cast<MicroProfiler*>(context_->profiler));
    6828:	4640      	mov	r0, r8
    682a:	f7ff ff6b 	bl	6704 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>
    682e:	4601      	mov	r1, r0
    6830:	6873      	ldr	r3, [r6, #4]
    6832:	6b5c      	ldr	r4, [r3, #52]	; 0x34
      : profiler_(profiler) {
    6834:	2300      	movs	r3, #0
    6836:	9300      	str	r3, [sp, #0]
    if (profiler_ != nullptr) {
    6838:	b124      	cbz	r4, 6844 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x98>
      event_handle_ = profiler_->BeginEvent(tag);
    683a:	6823      	ldr	r3, [r4, #0]
    683c:	689b      	ldr	r3, [r3, #8]
    683e:	4620      	mov	r0, r4
    6840:	4798      	blx	r3
    6842:	9000      	str	r0, [sp, #0]
    TFLITE_DCHECK(registration->invoke);
    6844:	f8d8 300c 	ldr.w	r3, [r8, #12]
    6848:	2b00      	cmp	r3, #0
    684a:	d0cf      	beq.n	67ec <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x40>
    TfLiteStatus invoke_status = registration->invoke(context_, node);
    684c:	4629      	mov	r1, r5
    684e:	6870      	ldr	r0, [r6, #4]
    6850:	4798      	blx	r3
    6852:	4605      	mov	r5, r0
    allocator_->ResetTempAllocations();
    6854:	68f0      	ldr	r0, [r6, #12]
    6856:	6803      	ldr	r3, [r0, #0]
    6858:	689b      	ldr	r3, [r3, #8]
    685a:	4798      	blx	r3
    if (invoke_status == kTfLiteError) {
    685c:	2d01      	cmp	r5, #1
    685e:	d0c7      	beq.n	67f0 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x44>
    } else if (invoke_status != kTfLiteOk) {
    6860:	2d00      	cmp	r5, #0
    6862:	d1ce      	bne.n	6802 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x56>
    if (profiler_ != nullptr) {
    6864:	2c00      	cmp	r4, #0
    6866:	d0d4      	beq.n	6812 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x66>
      profiler_->EndEvent(event_handle_);
    6868:	6823      	ldr	r3, [r4, #0]
    686a:	68db      	ldr	r3, [r3, #12]
    686c:	9900      	ldr	r1, [sp, #0]
    686e:	4620      	mov	r0, r4
    6870:	4798      	blx	r3
    6872:	e7ce      	b.n	6812 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x66>
  current_subgraph_index_ = previous_subgraph_idx;
    6874:	f8c6 b014 	str.w	fp, [r6, #20]
  return kTfLiteOk;
    6878:	2500      	movs	r5, #0
    687a:	e7b3      	b.n	67e4 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x38>
    687c:	00024f74 	.word	0x00024f74
    6880:	00024fa8 	.word	0x00024fa8

00006884 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE>:
MicroGraph::MicroGraph(TfLiteContext* context, const Model* model,
    6884:	b570      	push	{r4, r5, r6, lr}
    6886:	4604      	mov	r4, r0
    6888:	4615      	mov	r5, r2
      current_subgraph_index_(0) {
    688a:	4a11      	ldr	r2, [pc, #68]	; (68d0 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x4c>)
    688c:	6002      	str	r2, [r0, #0]
    688e:	6041      	str	r1, [r0, #4]
    6890:	6085      	str	r5, [r0, #8]
    6892:	60c3      	str	r3, [r0, #12]
    6894:	2300      	movs	r3, #0
    6896:	6103      	str	r3, [r0, #16]
    6898:	6143      	str	r3, [r0, #20]
  if (model != nullptr) {
    689a:	b19d      	cbz	r5, 68c4 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x40>
    return data_ - ReadScalar<soffset_t>(data_);
    689c:	4628      	mov	r0, r5
    689e:	f00c fc57 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    68a2:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    68a4:	4630      	mov	r0, r6
    68a6:	f00c fc59 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    68aa:	2808      	cmp	r0, #8
    68ac:	d90c      	bls.n	68c8 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x44>
    68ae:	f106 0008 	add.w	r0, r6, #8
    68b2:	f00c fc53 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    68b6:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    68b8:	b140      	cbz	r0, 68cc <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x48>
    68ba:	4628      	mov	r0, r5
    68bc:	f00c fc42 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    68c0:	4405      	add	r5, r0
    subgraphs_ = model->subgraphs();
    68c2:	61a5      	str	r5, [r4, #24]
}
    68c4:	4620      	mov	r0, r4
    68c6:	bd70      	pop	{r4, r5, r6, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    68c8:	2000      	movs	r0, #0
    68ca:	e7f4      	b.n	68b6 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x32>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    68cc:	2500      	movs	r5, #0
    68ce:	e7f8      	b.n	68c2 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x3e>
    68d0:	00025aa4 	.word	0x00025aa4

000068d4 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi>:
  int tensor_idx =
      model_->subgraphs()->Get(subgraph_idx)->inputs()->Get(input_idx);
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
}

size_t MicroGraph::NumSubgraphOutputs(int subgraph_idx) {
    68d4:	b570      	push	{r4, r5, r6, lr}
    68d6:	460d      	mov	r5, r1
  return model_->subgraphs()->Get(subgraph_idx)->outputs()->size();
    68d8:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    68da:	4620      	mov	r0, r4
    68dc:	f00c fc38 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    68e0:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    68e2:	4630      	mov	r0, r6
    68e4:	f00c fc3a 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    68e8:	2808      	cmp	r0, #8
    68ea:	d92c      	bls.n	6946 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x72>
    68ec:	f106 0008 	add.w	r0, r6, #8
    68f0:	f00c fc34 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    68f4:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    68f6:	b340      	cbz	r0, 694a <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x76>
    68f8:	4620      	mov	r0, r4
    68fa:	f00c fc23 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    68fe:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6900:	6820      	ldr	r0, [r4, #0]
    6902:	f00b f9c6 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6906:	4285      	cmp	r5, r0
    6908:	d221      	bcs.n	694e <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x7a>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    690a:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    690c:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6910:	4620      	mov	r0, r4
    6912:	f00c fc17 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6916:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6918:	4620      	mov	r0, r4
    691a:	f00c fc19 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    691e:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6920:	4628      	mov	r0, r5
    6922:	f00c fc1b 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6926:	2808      	cmp	r0, #8
    6928:	d918      	bls.n	695c <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x88>
    692a:	f105 0008 	add.w	r0, r5, #8
    692e:	f00c fc15 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6932:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6934:	b1a0      	cbz	r0, 6960 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x8c>
    6936:	4620      	mov	r0, r4
    6938:	f00c fc04 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    693c:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    693e:	6820      	ldr	r0, [r4, #0]
    6940:	f00b f9a7 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
    6944:	bd70      	pop	{r4, r5, r6, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6946:	2000      	movs	r0, #0
    6948:	e7d4      	b.n	68f4 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x20>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    694a:	2400      	movs	r4, #0
    694c:	e7d8      	b.n	6900 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x2c>
    FLATBUFFERS_ASSERT(i < size());
    694e:	4b05      	ldr	r3, [pc, #20]	; (6964 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x90>)
    6950:	4a05      	ldr	r2, [pc, #20]	; (6968 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x94>)
    6952:	f44f 7183 	mov.w	r1, #262	; 0x106
    6956:	4805      	ldr	r0, [pc, #20]	; (696c <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x98>)
    6958:	f009 ff2e 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    695c:	2000      	movs	r0, #0
    695e:	e7e8      	b.n	6932 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x5e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6960:	2400      	movs	r4, #0
    6962:	e7ec      	b.n	693e <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x6a>
    6964:	00024cf4 	.word	0x00024cf4
    6968:	00024e44 	.word	0x00024e44
    696c:	00024dc0 	.word	0x00024dc0

00006970 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi>:
size_t MicroGraph::NumSubgraphInputs(int subgraph_idx) {
    6970:	b570      	push	{r4, r5, r6, lr}
    6972:	460d      	mov	r5, r1
  return model_->subgraphs()->Get(subgraph_idx)->inputs()->size();
    6974:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    6976:	4620      	mov	r0, r4
    6978:	f00c fbea 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    697c:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    697e:	4630      	mov	r0, r6
    6980:	f00c fbec 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6984:	2808      	cmp	r0, #8
    6986:	d92b      	bls.n	69e0 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x70>
    6988:	f106 0008 	add.w	r0, r6, #8
    698c:	f00c fbe6 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6990:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6992:	b338      	cbz	r0, 69e4 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x74>
    6994:	4620      	mov	r0, r4
    6996:	f00c fbd5 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    699a:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    699c:	6820      	ldr	r0, [r4, #0]
    699e:	f00b f978 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    69a2:	4285      	cmp	r5, r0
    69a4:	d220      	bcs.n	69e8 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x78>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    69a6:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    69a8:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    69ac:	4620      	mov	r0, r4
    69ae:	f00c fbc9 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    69b2:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    69b4:	4620      	mov	r0, r4
    69b6:	f00c fbcb 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    69ba:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    69bc:	4628      	mov	r0, r5
    69be:	f00c fbcd 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    69c2:	2806      	cmp	r0, #6
    69c4:	d917      	bls.n	69f6 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x86>
    69c6:	1da8      	adds	r0, r5, #6
    69c8:	f00c fbc8 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    69cc:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    69ce:	b1a0      	cbz	r0, 69fa <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x8a>
    69d0:	4620      	mov	r0, r4
    69d2:	f00c fbb7 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    69d6:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    69d8:	6820      	ldr	r0, [r4, #0]
    69da:	f00b f95a 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
    69de:	bd70      	pop	{r4, r5, r6, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    69e0:	2000      	movs	r0, #0
    69e2:	e7d5      	b.n	6990 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x20>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    69e4:	2400      	movs	r4, #0
    69e6:	e7d9      	b.n	699c <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x2c>
    FLATBUFFERS_ASSERT(i < size());
    69e8:	4b05      	ldr	r3, [pc, #20]	; (6a00 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x90>)
    69ea:	4a06      	ldr	r2, [pc, #24]	; (6a04 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x94>)
    69ec:	f44f 7183 	mov.w	r1, #262	; 0x106
    69f0:	4805      	ldr	r0, [pc, #20]	; (6a08 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x98>)
    69f2:	f009 fee1 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    69f6:	2000      	movs	r0, #0
    69f8:	e7e8      	b.n	69cc <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x5c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    69fa:	2400      	movs	r4, #0
    69fc:	e7ec      	b.n	69d8 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x68>
    69fe:	bf00      	nop
    6a00:	00024cf4 	.word	0x00024cf4
    6a04:	00024e44 	.word	0x00024e44
    6a08:	00024dc0 	.word	0x00024dc0

00006a0c <_ZN6tflite10MicroGraph17GetSubgraphOutputEii>:

TfLiteEvalTensor* MicroGraph::GetSubgraphOutput(int subgraph_idx,
                                                int output_idx) {
    6a0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6a10:	4606      	mov	r6, r0
    6a12:	460d      	mov	r5, r1
    6a14:	4617      	mov	r7, r2
  int tensor_idx =
      model_->subgraphs()->Get(subgraph_idx)->outputs()->Get(output_idx);
    6a16:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    6a18:	4620      	mov	r0, r4
    6a1a:	f00c fb99 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6a1e:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6a22:	4640      	mov	r0, r8
    6a24:	f00c fb9a 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6a28:	2808      	cmp	r0, #8
    6a2a:	d93d      	bls.n	6aa8 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x9c>
    6a2c:	f108 0008 	add.w	r0, r8, #8
    6a30:	f00c fb94 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6a34:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6a36:	b3c8      	cbz	r0, 6aac <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xa0>
    6a38:	4620      	mov	r0, r4
    6a3a:	f00c fb83 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6a3e:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6a40:	6820      	ldr	r0, [r4, #0]
    6a42:	f00b f926 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6a46:	4285      	cmp	r5, r0
    6a48:	d232      	bcs.n	6ab0 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xa4>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6a4a:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6a4c:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6a50:	4620      	mov	r0, r4
    6a52:	f00c fb77 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6a56:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6a58:	4620      	mov	r0, r4
    6a5a:	f00c fb79 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6a5e:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6a62:	4640      	mov	r0, r8
    6a64:	f00c fb7a 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6a68:	2808      	cmp	r0, #8
    6a6a:	d928      	bls.n	6abe <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xb2>
    6a6c:	f108 0008 	add.w	r0, r8, #8
    6a70:	f00c fb74 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6a74:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6a76:	b320      	cbz	r0, 6ac2 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xb6>
    6a78:	4620      	mov	r0, r4
    6a7a:	f00c fb63 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6a7e:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6a80:	6820      	ldr	r0, [r4, #0]
    6a82:	f00b f906 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6a86:	4287      	cmp	r7, r0
    6a88:	d21d      	bcs.n	6ac6 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xba>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6a8a:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    6a8c:	f854 0027 	ldr.w	r0, [r4, r7, lsl #2]
    6a90:	f00c fb5d 	bl	1314e <_ZN11flatbuffers12EndianScalarIiEET_S1_>
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
    6a94:	6931      	ldr	r1, [r6, #16]
    6a96:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
    6a9a:	686b      	ldr	r3, [r5, #4]
    6a9c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
}
    6aa0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    6aa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6aa8:	2000      	movs	r0, #0
    6aaa:	e7c3      	b.n	6a34 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x28>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6aac:	2400      	movs	r4, #0
    6aae:	e7c7      	b.n	6a40 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x34>
    FLATBUFFERS_ASSERT(i < size());
    6ab0:	4b08      	ldr	r3, [pc, #32]	; (6ad4 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xc8>)
    6ab2:	4a09      	ldr	r2, [pc, #36]	; (6ad8 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xcc>)
    6ab4:	f44f 7183 	mov.w	r1, #262	; 0x106
    6ab8:	4808      	ldr	r0, [pc, #32]	; (6adc <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xd0>)
    6aba:	f009 fe7d 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6abe:	2000      	movs	r0, #0
    6ac0:	e7d8      	b.n	6a74 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x68>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6ac2:	2400      	movs	r4, #0
    6ac4:	e7dc      	b.n	6a80 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x74>
    FLATBUFFERS_ASSERT(i < size());
    6ac6:	4b03      	ldr	r3, [pc, #12]	; (6ad4 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xc8>)
    6ac8:	4a05      	ldr	r2, [pc, #20]	; (6ae0 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xd4>)
    6aca:	f44f 7183 	mov.w	r1, #262	; 0x106
    6ace:	4803      	ldr	r0, [pc, #12]	; (6adc <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xd0>)
    6ad0:	f009 fe72 	bl	107b8 <__assert_func>
    6ad4:	00024cf4 	.word	0x00024cf4
    6ad8:	00024e44 	.word	0x00024e44
    6adc:	00024dc0 	.word	0x00024dc0
    6ae0:	00024d00 	.word	0x00024d00

00006ae4 <_ZN6tflite10MicroGraph16GetSubgraphInputEii>:
                                               int input_idx) {
    6ae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6ae8:	4606      	mov	r6, r0
    6aea:	460d      	mov	r5, r1
    6aec:	4617      	mov	r7, r2
      model_->subgraphs()->Get(subgraph_idx)->inputs()->Get(input_idx);
    6aee:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    6af0:	4620      	mov	r0, r4
    6af2:	f00c fb2d 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6af6:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6afa:	4640      	mov	r0, r8
    6afc:	f00c fb2e 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6b00:	2808      	cmp	r0, #8
    6b02:	d93d      	bls.n	6b80 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x9c>
    6b04:	f108 0008 	add.w	r0, r8, #8
    6b08:	f00c fb28 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6b0c:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6b0e:	b3c8      	cbz	r0, 6b84 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xa0>
    6b10:	4620      	mov	r0, r4
    6b12:	f00c fb17 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6b16:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6b18:	6820      	ldr	r0, [r4, #0]
    6b1a:	f00b f8ba 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6b1e:	4285      	cmp	r5, r0
    6b20:	d232      	bcs.n	6b88 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xa4>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6b22:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6b24:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6b28:	4620      	mov	r0, r4
    6b2a:	f00c fb0b 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6b2e:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6b30:	4620      	mov	r0, r4
    6b32:	f00c fb0d 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6b36:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6b3a:	4640      	mov	r0, r8
    6b3c:	f00c fb0e 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6b40:	2806      	cmp	r0, #6
    6b42:	d928      	bls.n	6b96 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xb2>
    6b44:	f108 0006 	add.w	r0, r8, #6
    6b48:	f00c fb08 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6b4c:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6b4e:	b320      	cbz	r0, 6b9a <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xb6>
    6b50:	4620      	mov	r0, r4
    6b52:	f00c faf7 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6b56:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6b58:	6820      	ldr	r0, [r4, #0]
    6b5a:	f00b f89a 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6b5e:	4287      	cmp	r7, r0
    6b60:	d21d      	bcs.n	6b9e <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xba>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6b62:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    6b64:	f854 0027 	ldr.w	r0, [r4, r7, lsl #2]
    6b68:	f00c faf1 	bl	1314e <_ZN11flatbuffers12EndianScalarIiEET_S1_>
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
    6b6c:	6931      	ldr	r1, [r6, #16]
    6b6e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
    6b72:	686b      	ldr	r3, [r5, #4]
    6b74:	eb00 0040 	add.w	r0, r0, r0, lsl #1
}
    6b78:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    6b7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6b80:	2000      	movs	r0, #0
    6b82:	e7c3      	b.n	6b0c <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x28>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6b84:	2400      	movs	r4, #0
    6b86:	e7c7      	b.n	6b18 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x34>
    FLATBUFFERS_ASSERT(i < size());
    6b88:	4b08      	ldr	r3, [pc, #32]	; (6bac <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xc8>)
    6b8a:	4a09      	ldr	r2, [pc, #36]	; (6bb0 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xcc>)
    6b8c:	f44f 7183 	mov.w	r1, #262	; 0x106
    6b90:	4808      	ldr	r0, [pc, #32]	; (6bb4 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xd0>)
    6b92:	f009 fe11 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6b96:	2000      	movs	r0, #0
    6b98:	e7d8      	b.n	6b4c <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x68>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6b9a:	2400      	movs	r4, #0
    6b9c:	e7dc      	b.n	6b58 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x74>
    FLATBUFFERS_ASSERT(i < size());
    6b9e:	4b03      	ldr	r3, [pc, #12]	; (6bac <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xc8>)
    6ba0:	4a05      	ldr	r2, [pc, #20]	; (6bb8 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xd4>)
    6ba2:	f44f 7183 	mov.w	r1, #262	; 0x106
    6ba6:	4803      	ldr	r0, [pc, #12]	; (6bb4 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xd0>)
    6ba8:	f009 fe06 	bl	107b8 <__assert_func>
    6bac:	00024cf4 	.word	0x00024cf4
    6bb0:	00024e44 	.word	0x00024e44
    6bb4:	00024dc0 	.word	0x00024dc0
    6bb8:	00024d00 	.word	0x00024d00

00006bbc <_ZN6tflite10MicroGraph20ResetVariableTensorsEv>:
TfLiteStatus MicroGraph::ResetVariableTensors() {
    6bbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6bc0:	b083      	sub	sp, #12
    6bc2:	4680      	mov	r8, r0
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    6bc4:	2700      	movs	r7, #0
    6bc6:	e0c8      	b.n	6d5a <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x19e>
    6bc8:	4b71      	ldr	r3, [pc, #452]	; (6d90 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1d4>)
    6bca:	4a72      	ldr	r2, [pc, #456]	; (6d94 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1d8>)
    6bcc:	f44f 7183 	mov.w	r1, #262	; 0x106
    6bd0:	4871      	ldr	r0, [pc, #452]	; (6d98 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1dc>)
    6bd2:	f009 fdf1 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6bd6:	2000      	movs	r0, #0
    6bd8:	e01d      	b.n	6c16 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x5a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6bda:	2400      	movs	r4, #0
    6bdc:	e022      	b.n	6c24 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x68>
    FLATBUFFERS_ASSERT(i < size());
    6bde:	4b6c      	ldr	r3, [pc, #432]	; (6d90 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1d4>)
    6be0:	4a6e      	ldr	r2, [pc, #440]	; (6d9c <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1e0>)
    6be2:	f44f 7183 	mov.w	r1, #262	; 0x106
    6be6:	486c      	ldr	r0, [pc, #432]	; (6d98 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1dc>)
    6be8:	f009 fde6 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6bec:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    6bee:	b118      	cbz	r0, 6bf8 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x3c>
    6bf0:	4420      	add	r0, r4
    6bf2:	f00c fb7c 	bl	132ee <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    6bf6:	e000      	b.n	6bfa <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x3e>
    6bf8:	2000      	movs	r0, #0
      if (tensor->is_variable()) {
    6bfa:	bba0      	cbnz	r0, 6c66 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xaa>
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
    6bfc:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    6bfe:	4630      	mov	r0, r6
    6c00:	f00c faa6 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6c04:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6c06:	4620      	mov	r0, r4
    6c08:	f00c faa8 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6c0c:	2804      	cmp	r0, #4
    6c0e:	d9e2      	bls.n	6bd6 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1a>
    6c10:	1d20      	adds	r0, r4, #4
    6c12:	f00c faa3 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6c16:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6c18:	2800      	cmp	r0, #0
    6c1a:	d0de      	beq.n	6bda <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1e>
    6c1c:	4620      	mov	r0, r4
    6c1e:	f00c fa91 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6c22:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6c24:	6820      	ldr	r0, [r4, #0]
    6c26:	f00b f834 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    6c2a:	4285      	cmp	r5, r0
    6c2c:	f080 8094 	bcs.w	6d58 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x19c>
    6c30:	6820      	ldr	r0, [r4, #0]
    6c32:	f00b f82e 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6c36:	4285      	cmp	r5, r0
    6c38:	d2d1      	bcs.n	6bde <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x22>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6c3a:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6c3c:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6c40:	4620      	mov	r0, r4
    6c42:	f00c fa7f 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6c46:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6c48:	4620      	mov	r0, r4
    6c4a:	f00c fa81 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6c4e:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6c52:	4648      	mov	r0, r9
    6c54:	f00c fa82 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6c58:	280e      	cmp	r0, #14
    6c5a:	d9c7      	bls.n	6bec <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x30>
    6c5c:	f109 000e 	add.w	r0, r9, #14
    6c60:	f00c fa7c 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    6c64:	e7c3      	b.n	6bee <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x32>
        TF_LITE_ENSURE_STATUS(TfLiteEvalTensorByteLength(
    6c66:	f8d8 3010 	ldr.w	r3, [r8, #16]
    6c6a:	ea4f 0ac7 	mov.w	sl, r7, lsl #3
    6c6e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
    6c72:	6858      	ldr	r0, [r3, #4]
    6c74:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    6c78:	ea4f 0b83 	mov.w	fp, r3, lsl #2
    6c7c:	a901      	add	r1, sp, #4
    6c7e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    6c82:	f00c fa3e 	bl	13102 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
    6c86:	4603      	mov	r3, r0
    6c88:	2800      	cmp	r0, #0
    6c8a:	d17d      	bne.n	6d88 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1cc>
    return data_ - ReadScalar<soffset_t>(data_);
    6c8c:	4620      	mov	r0, r4
    6c8e:	f00c fa5f 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6c92:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6c96:	4648      	mov	r0, r9
    6c98:	f00c fa60 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6c9c:	2806      	cmp	r0, #6
    6c9e:	d914      	bls.n	6cca <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x10e>
    6ca0:	f109 0006 	add.w	r0, r9, #6
    6ca4:	f00c fa5a 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    6ca8:	b188      	cbz	r0, 6cce <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x112>
    6caa:	4420      	add	r0, r4
    6cac:	f00c fa5c 	bl	13168 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
        if (tensor->type() == tflite::TensorType_INT8) {
    6cb0:	2809      	cmp	r0, #9
    6cb2:	d00e      	beq.n	6cd2 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x116>
        int value = 0;
    6cb4:	2100      	movs	r1, #0
        memset(subgraph_allocations_[subgraph_idx].tensors[i].data.raw, value,
    6cb6:	f8d8 3010 	ldr.w	r3, [r8, #16]
    6cba:	4453      	add	r3, sl
    6cbc:	685b      	ldr	r3, [r3, #4]
    6cbe:	9a01      	ldr	r2, [sp, #4]
    6cc0:	f853 000b 	ldr.w	r0, [r3, fp]
    6cc4:	f00f f9bc 	bl	16040 <memset>
    6cc8:	e798      	b.n	6bfc <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x40>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6cca:	2000      	movs	r0, #0
    6ccc:	e7ec      	b.n	6ca8 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xec>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    6cce:	2000      	movs	r0, #0
    6cd0:	e7ee      	b.n	6cb0 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xf4>
    return data_ - ReadScalar<soffset_t>(data_);
    6cd2:	4620      	mov	r0, r4
    6cd4:	f00c fa3c 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6cd8:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6cdc:	4648      	mov	r0, r9
    6cde:	f00c fa3d 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6ce2:	280c      	cmp	r0, #12
    6ce4:	d928      	bls.n	6d38 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x17c>
    6ce6:	f109 000c 	add.w	r0, r9, #12
    6cea:	f00c fa37 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6cee:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6cf0:	b320      	cbz	r0, 6d3c <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x180>
    6cf2:	4620      	mov	r0, r4
    6cf4:	f00c fa26 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6cf8:	4404      	add	r4, r0
    return GetPointer<const flatbuffers::Vector<int64_t> *>(VT_ZERO_POINT);
    6cfa:	46a1      	mov	r9, r4
    return data_ - ReadScalar<soffset_t>(data_);
    6cfc:	4620      	mov	r0, r4
    6cfe:	f00c fa27 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6d02:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6d04:	4620      	mov	r0, r4
    6d06:	f00c fa29 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6d0a:	280a      	cmp	r0, #10
    6d0c:	d918      	bls.n	6d40 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x184>
    6d0e:	f104 000a 	add.w	r0, r4, #10
    6d12:	f00c fa23 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6d16:	4481      	add	r9, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6d18:	b1a0      	cbz	r0, 6d44 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x188>
    6d1a:	4648      	mov	r0, r9
    6d1c:	f00c fa12 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6d20:	4481      	add	r9, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6d22:	f8d9 0000 	ldr.w	r0, [r9]
    6d26:	f00a ffb4 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6d2a:	b170      	cbz	r0, 6d4a <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x18e>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    6d2c:	e9d9 0101 	ldrd	r0, r1, [r9, #4]
    6d30:	f00c fae2 	bl	132f8 <_ZN11flatbuffers12EndianScalarIxEET_S1_>
    6d34:	4601      	mov	r1, r0
    6d36:	e7be      	b.n	6cb6 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xfa>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6d38:	2000      	movs	r0, #0
    6d3a:	e7d8      	b.n	6cee <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x132>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6d3c:	2400      	movs	r4, #0
    6d3e:	e7dc      	b.n	6cfa <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x13e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6d40:	2000      	movs	r0, #0
    6d42:	e7e8      	b.n	6d16 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x15a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6d44:	f04f 0900 	mov.w	r9, #0
    6d48:	e7eb      	b.n	6d22 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x166>
    FLATBUFFERS_ASSERT(i < size());
    6d4a:	4b11      	ldr	r3, [pc, #68]	; (6d90 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1d4>)
    6d4c:	4a14      	ldr	r2, [pc, #80]	; (6da0 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1e4>)
    6d4e:	f44f 7183 	mov.w	r1, #262	; 0x106
    6d52:	4811      	ldr	r0, [pc, #68]	; (6d98 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1dc>)
    6d54:	f009 fd30 	bl	107b8 <__assert_func>
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    6d58:	3701      	adds	r7, #1
    6d5a:	f8d8 6018 	ldr.w	r6, [r8, #24]
  uoffset_t size() const { return EndianScalar(length_); }
    6d5e:	6830      	ldr	r0, [r6, #0]
    6d60:	f00a ff97 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    6d64:	4287      	cmp	r7, r0
    6d66:	d20e      	bcs.n	6d86 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1ca>
    6d68:	6830      	ldr	r0, [r6, #0]
    6d6a:	f00a ff92 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6d6e:	4287      	cmp	r7, r0
    6d70:	f4bf af2a 	bcs.w	6bc8 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xc>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6d74:	3604      	adds	r6, #4
    p += i * sizeof(uoffset_t);
    6d76:	eb06 0687 	add.w	r6, r6, r7, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6d7a:	4630      	mov	r0, r6
    6d7c:	f00c f9e2 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6d80:	4406      	add	r6, r0
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
    6d82:	2500      	movs	r5, #0
    6d84:	e73b      	b.n	6bfe <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x42>
  return kTfLiteOk;
    6d86:	2300      	movs	r3, #0
}
    6d88:	4618      	mov	r0, r3
    6d8a:	b003      	add	sp, #12
    6d8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6d90:	00024cf4 	.word	0x00024cf4
    6d94:	00024e44 	.word	0x00024e44
    6d98:	00024dc0 	.word	0x00024dc0
    6d9c:	00024fdc 	.word	0x00024fdc
    6da0:	000250d0 	.word	0x000250d0

00006da4 <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE>:
    graph_.FreeSubgraphs();
  }
}

void MicroInterpreter::Init(MicroProfiler* profiler) {
  context_.impl_ = static_cast<void*>(this);
    6da4:	6180      	str	r0, [r0, #24]
  context_.ReportError = ReportOpError;
    6da6:	4b05      	ldr	r3, [pc, #20]	; (6dbc <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE+0x18>)
    6da8:	6203      	str	r3, [r0, #32]
  context_.GetTensor = GetTensor;
    6daa:	4b05      	ldr	r3, [pc, #20]	; (6dc0 <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE+0x1c>)
    6dac:	65c3      	str	r3, [r0, #92]	; 0x5c
  context_.ReportError = ReportOpError;
  context_.GetTensor = GetTensor;
  context_.GetEvalTensor = GetEvalTensor;
    6dae:	4b05      	ldr	r3, [pc, #20]	; (6dc4 <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE+0x20>)
    6db0:	6603      	str	r3, [r0, #96]	; 0x60
  context_.profiler = profiler;
    6db2:	6401      	str	r1, [r0, #64]	; 0x40

  initialization_status_ = kTfLiteOk;
    6db4:	2300      	movs	r3, #0
    6db6:	f880 3089 	strb.w	r3, [r0, #137]	; 0x89
}
    6dba:	4770      	bx	lr
    6dbc:	0001347f 	.word	0x0001347f
    6dc0:	0001342d 	.word	0x0001342d
    6dc4:	0001344b 	.word	0x0001344b

00006dc8 <_ZN6tflite16MicroInterpreter6outputEj>:
    return nullptr;
  }
  return input_tensors_[index];
}

TfLiteTensor* MicroInterpreter::output(size_t index) {
    6dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6dca:	4605      	mov	r5, r0
    6dcc:	460e      	mov	r6, r1
    return nullptr;
  }

  TfLiteTensor* output(size_t index);
  size_t outputs_size() const {
    return model_->subgraphs()->Get(0)->outputs()->size();
    6dce:	6804      	ldr	r4, [r0, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    6dd0:	4620      	mov	r0, r4
    6dd2:	f00c f9bd 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6dd6:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6dd8:	4638      	mov	r0, r7
    6dda:	f00c f9bf 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6dde:	2808      	cmp	r0, #8
    6de0:	d92f      	bls.n	6e42 <_ZN6tflite16MicroInterpreter6outputEj+0x7a>
    6de2:	f107 0008 	add.w	r0, r7, #8
    6de6:	f00c f9b9 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6dea:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6dec:	b358      	cbz	r0, 6e46 <_ZN6tflite16MicroInterpreter6outputEj+0x7e>
    6dee:	4620      	mov	r0, r4
    6df0:	f00c f9a8 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6df4:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6df6:	6820      	ldr	r0, [r4, #0]
    6df8:	f00a ff4b 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6dfc:	b328      	cbz	r0, 6e4a <_ZN6tflite16MicroInterpreter6outputEj+0x82>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6dfe:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6e00:	4620      	mov	r0, r4
    6e02:	f00c f99f 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6e06:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6e08:	4620      	mov	r0, r4
    6e0a:	f00c f9a1 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6e0e:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6e10:	4638      	mov	r0, r7
    6e12:	f00c f9a3 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6e16:	2808      	cmp	r0, #8
    6e18:	d91e      	bls.n	6e58 <_ZN6tflite16MicroInterpreter6outputEj+0x90>
    6e1a:	f107 0008 	add.w	r0, r7, #8
    6e1e:	f00c f99d 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6e22:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6e24:	b1d0      	cbz	r0, 6e5c <_ZN6tflite16MicroInterpreter6outputEj+0x94>
    6e26:	4620      	mov	r0, r4
    6e28:	f00c f98c 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6e2c:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6e2e:	6820      	ldr	r0, [r4, #0]
    6e30:	f00a ff2f 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  const size_t length = outputs_size();
  if (index >= length) {
    6e34:	4286      	cmp	r6, r0
    6e36:	d213      	bcs.n	6e60 <_ZN6tflite16MicroInterpreter6outputEj+0x98>
    TF_LITE_REPORT_ERROR(error_reporter_,
                         "Output index %d out of range (length is %d)", index,
                         length);
    return nullptr;
  }
  return output_tensors_[index];
    6e38:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
    6e3c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
}
    6e40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6e42:	2000      	movs	r0, #0
    6e44:	e7d1      	b.n	6dea <_ZN6tflite16MicroInterpreter6outputEj+0x22>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6e46:	2400      	movs	r4, #0
    6e48:	e7d5      	b.n	6df6 <_ZN6tflite16MicroInterpreter6outputEj+0x2e>
    FLATBUFFERS_ASSERT(i < size());
    6e4a:	4b09      	ldr	r3, [pc, #36]	; (6e70 <_ZN6tflite16MicroInterpreter6outputEj+0xa8>)
    6e4c:	4a09      	ldr	r2, [pc, #36]	; (6e74 <_ZN6tflite16MicroInterpreter6outputEj+0xac>)
    6e4e:	f44f 7183 	mov.w	r1, #262	; 0x106
    6e52:	4809      	ldr	r0, [pc, #36]	; (6e78 <_ZN6tflite16MicroInterpreter6outputEj+0xb0>)
    6e54:	f009 fcb0 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6e58:	2000      	movs	r0, #0
    6e5a:	e7e2      	b.n	6e22 <_ZN6tflite16MicroInterpreter6outputEj+0x5a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6e5c:	2400      	movs	r4, #0
    6e5e:	e7e6      	b.n	6e2e <_ZN6tflite16MicroInterpreter6outputEj+0x66>
    TF_LITE_REPORT_ERROR(error_reporter_,
    6e60:	4603      	mov	r3, r0
    6e62:	4632      	mov	r2, r6
    6e64:	4905      	ldr	r1, [pc, #20]	; (6e7c <_ZN6tflite16MicroInterpreter6outputEj+0xb4>)
    6e66:	68a8      	ldr	r0, [r5, #8]
    6e68:	f00c feb5 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    6e6c:	2000      	movs	r0, #0
    6e6e:	e7e7      	b.n	6e40 <_ZN6tflite16MicroInterpreter6outputEj+0x78>
    6e70:	00024cf4 	.word	0x00024cf4
    6e74:	00024e44 	.word	0x00024e44
    6e78:	00024dc0 	.word	0x00024dc0
    6e7c:	00025ad4 	.word	0x00025ad4

00006e80 <_ZN6tflite16MicroInterpreter5inputEj>:
TfLiteTensor* MicroInterpreter::input(size_t index) {
    6e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6e82:	4605      	mov	r5, r0
    6e84:	460e      	mov	r6, r1
    return model_->subgraphs()->Get(0)->inputs()->size();
    6e86:	6804      	ldr	r4, [r0, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    6e88:	4620      	mov	r0, r4
    6e8a:	f00c f961 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6e8e:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6e90:	4638      	mov	r0, r7
    6e92:	f00c f963 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6e96:	2808      	cmp	r0, #8
    6e98:	d92e      	bls.n	6ef8 <_ZN6tflite16MicroInterpreter5inputEj+0x78>
    6e9a:	f107 0008 	add.w	r0, r7, #8
    6e9e:	f00c f95d 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6ea2:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6ea4:	b350      	cbz	r0, 6efc <_ZN6tflite16MicroInterpreter5inputEj+0x7c>
    6ea6:	4620      	mov	r0, r4
    6ea8:	f00c f94c 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6eac:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6eae:	6820      	ldr	r0, [r4, #0]
    6eb0:	f00a feef 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6eb4:	b320      	cbz	r0, 6f00 <_ZN6tflite16MicroInterpreter5inputEj+0x80>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6eb6:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6eb8:	4620      	mov	r0, r4
    6eba:	f00c f943 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6ebe:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6ec0:	4620      	mov	r0, r4
    6ec2:	f00c f945 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6ec6:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6ec8:	4638      	mov	r0, r7
    6eca:	f00c f947 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6ece:	2806      	cmp	r0, #6
    6ed0:	d91d      	bls.n	6f0e <_ZN6tflite16MicroInterpreter5inputEj+0x8e>
    6ed2:	1db8      	adds	r0, r7, #6
    6ed4:	f00c f942 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6ed8:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6eda:	b1d0      	cbz	r0, 6f12 <_ZN6tflite16MicroInterpreter5inputEj+0x92>
    6edc:	4620      	mov	r0, r4
    6ede:	f00c f931 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6ee2:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6ee4:	6820      	ldr	r0, [r4, #0]
    6ee6:	f00a fed4 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  if (index >= length) {
    6eea:	4286      	cmp	r6, r0
    6eec:	d213      	bcs.n	6f16 <_ZN6tflite16MicroInterpreter5inputEj+0x96>
  return input_tensors_[index];
    6eee:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
    6ef2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
}
    6ef6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6ef8:	2000      	movs	r0, #0
    6efa:	e7d2      	b.n	6ea2 <_ZN6tflite16MicroInterpreter5inputEj+0x22>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6efc:	2400      	movs	r4, #0
    6efe:	e7d6      	b.n	6eae <_ZN6tflite16MicroInterpreter5inputEj+0x2e>
    FLATBUFFERS_ASSERT(i < size());
    6f00:	4b09      	ldr	r3, [pc, #36]	; (6f28 <_ZN6tflite16MicroInterpreter5inputEj+0xa8>)
    6f02:	4a0a      	ldr	r2, [pc, #40]	; (6f2c <_ZN6tflite16MicroInterpreter5inputEj+0xac>)
    6f04:	f44f 7183 	mov.w	r1, #262	; 0x106
    6f08:	4809      	ldr	r0, [pc, #36]	; (6f30 <_ZN6tflite16MicroInterpreter5inputEj+0xb0>)
    6f0a:	f009 fc55 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6f0e:	2000      	movs	r0, #0
    6f10:	e7e2      	b.n	6ed8 <_ZN6tflite16MicroInterpreter5inputEj+0x58>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6f12:	2400      	movs	r4, #0
    6f14:	e7e6      	b.n	6ee4 <_ZN6tflite16MicroInterpreter5inputEj+0x64>
    TF_LITE_REPORT_ERROR(error_reporter_,
    6f16:	4603      	mov	r3, r0
    6f18:	4632      	mov	r2, r6
    6f1a:	4906      	ldr	r1, [pc, #24]	; (6f34 <_ZN6tflite16MicroInterpreter5inputEj+0xb4>)
    6f1c:	68a8      	ldr	r0, [r5, #8]
    6f1e:	f00c fe5a 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    6f22:	2000      	movs	r0, #0
    6f24:	e7e7      	b.n	6ef6 <_ZN6tflite16MicroInterpreter5inputEj+0x76>
    6f26:	bf00      	nop
    6f28:	00024cf4 	.word	0x00024cf4
    6f2c:	00024e44 	.word	0x00024e44
    6f30:	00024dc0 	.word	0x00024dc0
    6f34:	00025b00 	.word	0x00025b00

00006f38 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv>:
TfLiteStatus MicroInterpreter::PrepareNodeAndRegistrationDataFromFlatbuffer() {
    6f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6f3c:	b08b      	sub	sp, #44	; 0x2c
    6f3e:	4683      	mov	fp, r0
  for (int subgraph_idx = 0; subgraph_idx < graph_.NumSubgraphs();
    6f40:	2300      	movs	r3, #0
    6f42:	9305      	str	r3, [sp, #20]
    6f44:	f10b 006c 	add.w	r0, fp, #108	; 0x6c
    6f48:	f00c fa46 	bl	133d8 <_ZN6tflite10MicroGraph12NumSubgraphsEv>
    6f4c:	9b05      	ldr	r3, [sp, #20]
    6f4e:	4298      	cmp	r0, r3
    6f50:	f340 81f6 	ble.w	7340 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x408>
    const SubGraph* subgraph = model_->subgraphs()->Get(subgraph_idx);
    6f54:	f8db 5000 	ldr.w	r5, [fp]
    return data_ - ReadScalar<soffset_t>(data_);
    6f58:	4628      	mov	r0, r5
    6f5a:	f00c f8f9 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6f5e:	1a2c      	subs	r4, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6f60:	4620      	mov	r0, r4
    6f62:	f00c f8fb 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6f66:	2808      	cmp	r0, #8
    6f68:	d927      	bls.n	6fba <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x82>
    6f6a:	f104 0008 	add.w	r0, r4, #8
    6f6e:	f00c f8f5 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6f72:	182c      	adds	r4, r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6f74:	b318      	cbz	r0, 6fbe <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x86>
    6f76:	4620      	mov	r0, r4
    6f78:	f00c f8e4 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6f7c:	4404      	add	r4, r0
    6f7e:	9e05      	ldr	r6, [sp, #20]
    6f80:	9600      	str	r6, [sp, #0]
  uoffset_t size() const { return EndianScalar(length_); }
    6f82:	6820      	ldr	r0, [r4, #0]
    6f84:	f00a fe85 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6f88:	4286      	cmp	r6, r0
    6f8a:	d21a      	bcs.n	6fc2 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x8a>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6f8c:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6f8e:	9b05      	ldr	r3, [sp, #20]
    6f90:	eb04 0483 	add.w	r4, r4, r3, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6f94:	4620      	mov	r0, r4
    6f96:	f00c f8d5 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    TFLITE_DCHECK(subgraph != nullptr);
    6f9a:	1823      	adds	r3, r4, r0
    6f9c:	9302      	str	r3, [sp, #8]
    6f9e:	d017      	beq.n	6fd0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x98>
    return data_ - ReadScalar<soffset_t>(data_);
    6fa0:	4628      	mov	r0, r5
    6fa2:	f00c f8d5 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6fa6:	1a2c      	subs	r4, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6fa8:	4620      	mov	r0, r4
    6faa:	f00c f8d7 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6fae:	2806      	cmp	r0, #6
    6fb0:	d910      	bls.n	6fd4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x9c>
    6fb2:	1da0      	adds	r0, r4, #6
    6fb4:	f00c f8d2 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    6fb8:	e00d      	b.n	6fd6 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x9e>
    6fba:	2000      	movs	r0, #0
    6fbc:	e7d9      	b.n	6f72 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6fbe:	2400      	movs	r4, #0
    6fc0:	e7dd      	b.n	6f7e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x46>
    FLATBUFFERS_ASSERT(i < size());
    6fc2:	4b4e      	ldr	r3, [pc, #312]	; (70fc <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c4>)
    6fc4:	4a4e      	ldr	r2, [pc, #312]	; (7100 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c8>)
    6fc6:	f44f 7183 	mov.w	r1, #262	; 0x106
    6fca:	484e      	ldr	r0, [pc, #312]	; (7104 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1cc>)
    6fcc:	f009 fbf4 	bl	107b8 <__assert_func>
    6fd0:	f00f f81d 	bl	1600e <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6fd4:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    6fd6:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6fd8:	b178      	cbz	r0, 6ffa <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xc2>
    6fda:	4628      	mov	r0, r5
    6fdc:	f00c f8b2 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6fe0:	eb05 0900 	add.w	r9, r5, r0
        allocator_.GetBuiltinDataAllocator();
    6fe4:	f8db 0068 	ldr.w	r0, [fp, #104]	; 0x68
    6fe8:	f00c fbbd 	bl	13766 <_ZN6tflite14MicroAllocator23GetBuiltinDataAllocatorEv>
    6fec:	9004      	str	r0, [sp, #16]
    uint32_t operators_size = NumSubgraphOperators(subgraph);
    6fee:	9802      	ldr	r0, [sp, #8]
    6ff0:	f00c f95e 	bl	132b0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
    6ff4:	9003      	str	r0, [sp, #12]
    for (size_t i = 0; i < operators_size; ++i) {
    6ff6:	2700      	movs	r7, #0
    6ff8:	e0dd      	b.n	71b6 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x27e>
    6ffa:	f04f 0900 	mov.w	r9, #0
    6ffe:	e7f1      	b.n	6fe4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xac>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7000:	2000      	movs	r0, #0
    7002:	e0eb      	b.n	71dc <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2a4>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7004:	2400      	movs	r4, #0
    7006:	e0f2      	b.n	71ee <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2b6>
    FLATBUFFERS_ASSERT(i < size());
    7008:	4b3c      	ldr	r3, [pc, #240]	; (70fc <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c4>)
    700a:	4a3f      	ldr	r2, [pc, #252]	; (7108 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1d0>)
    700c:	f44f 7183 	mov.w	r1, #262	; 0x106
    7010:	483c      	ldr	r0, [pc, #240]	; (7104 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1cc>)
    7012:	f009 fbd1 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7016:	2000      	movs	r0, #0
    7018:	e103      	b.n	7222 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2ea>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    701a:	2600      	movs	r6, #0
    701c:	e108      	b.n	7230 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2f8>
        MicroPrintf("Missing registration for opcode_index %d\n", index);
    701e:	4631      	mov	r1, r6
    7020:	483a      	ldr	r0, [pc, #232]	; (710c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1d4>)
    7022:	f00c f80a 	bl	1303a <_Z11MicroPrintfPKcz>
        return kTfLiteError;
    7026:	2301      	movs	r3, #1
    7028:	461c      	mov	r4, r3
}
    702a:	4620      	mov	r0, r4
    702c:	b00b      	add	sp, #44	; 0x2c
    702e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    FLATBUFFERS_ASSERT(i < size());
    7032:	4b32      	ldr	r3, [pc, #200]	; (70fc <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c4>)
    7034:	4a36      	ldr	r2, [pc, #216]	; (7110 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1d8>)
    7036:	f44f 7183 	mov.w	r1, #262	; 0x106
    703a:	4832      	ldr	r0, [pc, #200]	; (7104 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1cc>)
    703c:	f009 fbbc 	bl	107b8 <__assert_func>
    7040:	4604      	mov	r4, r0
        MicroPrintf("Failed to get registration from op code %s\n ",
    7042:	4650      	mov	r0, sl
    7044:	f00c fde5 	bl	13c12 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>
  return (v < low) || (high < v);
    7048:	2891      	cmp	r0, #145	; 0x91
    704a:	d806      	bhi.n	705a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x122>
  return EnumNamesBuiltinOperator()[index];
    704c:	4b31      	ldr	r3, [pc, #196]	; (7114 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1dc>)
    704e:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
    7052:	4831      	ldr	r0, [pc, #196]	; (7118 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e0>)
    7054:	f00b fff1 	bl	1303a <_Z11MicroPrintfPKcz>
        return status;
    7058:	e7e7      	b.n	702a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_BROADCAST_ARGS)) return "";
    705a:	4930      	ldr	r1, [pc, #192]	; (711c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e4>)
    705c:	e7f9      	b.n	7052 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x11a>
        MicroPrintf("Skipping op for opcode_index %d\n", index);
    705e:	4631      	mov	r1, r6
    7060:	482f      	ldr	r0, [pc, #188]	; (7120 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e8>)
    7062:	f00b ffea 	bl	1303a <_Z11MicroPrintfPKcz>
        return kTfLiteError;
    7066:	2301      	movs	r3, #1
    7068:	461c      	mov	r4, r3
    706a:	e7de      	b.n	702a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    return data_ - ReadScalar<soffset_t>(data_);
    706c:	4620      	mov	r0, r4
    706e:	f00c f86f 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7072:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7074:	4630      	mov	r0, r6
    7076:	f00c f871 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    707a:	280e      	cmp	r0, #14
    707c:	d904      	bls.n	7088 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x150>
    707e:	f106 000e 	add.w	r0, r6, #14
    7082:	f00c f86b 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7086:	e000      	b.n	708a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x152>
    7088:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    708a:	1826      	adds	r6, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    708c:	b160      	cbz	r0, 70a8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x170>
    708e:	4630      	mov	r0, r6
    7090:	f00c f858 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7094:	4430      	add	r0, r6
        if (op->custom_options() != nullptr) {
    7096:	b360      	cbz	r0, 70f2 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1ba>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7098:	4603      	mov	r3, r0
  uoffset_t size() const { return EndianScalar(length_); }
    709a:	f853 0b04 	ldr.w	r0, [r3], #4
    709e:	9301      	str	r3, [sp, #4]
    70a0:	f00a fdf7 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    70a4:	4682      	mov	sl, r0
    70a6:	e131      	b.n	730c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3d4>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    70a8:	2000      	movs	r0, #0
    70aa:	e7f4      	b.n	7096 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x15e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    70ac:	2000      	movs	r0, #0
    70ae:	e10b      	b.n	72c8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x390>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    70b0:	2300      	movs	r3, #0
    70b2:	9301      	str	r3, [sp, #4]
    70b4:	e113      	b.n	72de <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3a6>
  return (v < low) || (high < v);
    70b6:	f1ba 0f91 	cmp.w	sl, #145	; 0x91
    70ba:	d809      	bhi.n	70d0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x198>
  const size_t index = static_cast<size_t>(e);
    70bc:	b2f2      	uxtb	r2, r6
  return EnumNamesBuiltinOperator()[index];
    70be:	4b15      	ldr	r3, [pc, #84]	; (7114 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1dc>)
    70c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
          MicroPrintf(
    70c4:	4817      	ldr	r0, [pc, #92]	; (7124 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1ec>)
    70c6:	f00b ffb8 	bl	1303a <_Z11MicroPrintfPKcz>
          return kTfLiteError;
    70ca:	2301      	movs	r3, #1
    70cc:	461c      	mov	r4, r3
    70ce:	e7ac      	b.n	702a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_BROADCAST_ARGS)) return "";
    70d0:	4912      	ldr	r1, [pc, #72]	; (711c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e4>)
    70d2:	e7f7      	b.n	70c4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x18c>
    70d4:	f1ba 0f91 	cmp.w	sl, #145	; 0x91
    70d8:	d804      	bhi.n	70e4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1ac>
  const size_t index = static_cast<size_t>(e);
    70da:	b2f3      	uxtb	r3, r6
  return EnumNamesBuiltinOperator()[index];
    70dc:	4a0d      	ldr	r2, [pc, #52]	; (7114 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1dc>)
    70de:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    70e2:	e000      	b.n	70e6 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1ae>
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_BROADCAST_ARGS)) return "";
    70e4:	490d      	ldr	r1, [pc, #52]	; (711c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e4>)
          MicroPrintf("Did not find a parser for %s",
    70e6:	4810      	ldr	r0, [pc, #64]	; (7128 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1f0>)
    70e8:	f00b ffa7 	bl	1303a <_Z11MicroPrintfPKcz>
          return kTfLiteError;
    70ec:	2301      	movs	r3, #1
    70ee:	461c      	mov	r4, r3
    70f0:	e79b      	b.n	702a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
      const char* custom_data = nullptr;
    70f2:	9001      	str	r0, [sp, #4]
      size_t custom_data_size = 0;
    70f4:	f04f 0a00 	mov.w	sl, #0
    70f8:	e108      	b.n	730c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3d4>
    70fa:	bf00      	nop
    70fc:	00024cf4 	.word	0x00024cf4
    7100:	00024e44 	.word	0x00024e44
    7104:	00024dc0 	.word	0x00024dc0
    7108:	00025b2c 	.word	0x00025b2c
    710c:	00025c24 	.word	0x00025c24
    7110:	00025c50 	.word	0x00025c50
    7114:	00025850 	.word	0x00025850
    7118:	00025d50 	.word	0x00025d50
    711c:	00017260 	.word	0x00017260
    7120:	00025d80 	.word	0x00025d80
    7124:	00025da4 	.word	0x00025da4
    7128:	00025dec 	.word	0x00025dec
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    712c:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    712e:	1826      	adds	r6, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7130:	2800      	cmp	r0, #0
    7132:	f000 80fb 	beq.w	732c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3f4>
    7136:	4630      	mov	r0, r6
    7138:	f00c f804 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    713c:	1831      	adds	r1, r6, r0
      TF_LITE_ENSURE_STATUS(allocator_.FlatBufferVectorToTfLiteTypeArray(
    713e:	aa08      	add	r2, sp, #32
    7140:	4640      	mov	r0, r8
    7142:	f00c fb1c 	bl	1377e <_ZN6tflite14MicroAllocator33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIiEEPP14TfLiteIntArray>
    7146:	2800      	cmp	r0, #0
    7148:	f040 80ff 	bne.w	734a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x412>
      TF_LITE_ENSURE_STATUS(allocator_.FlatBufferVectorToTfLiteTypeArray(
    714c:	f8db 8068 	ldr.w	r8, [fp, #104]	; 0x68
    return data_ - ReadScalar<soffset_t>(data_);
    7150:	4620      	mov	r0, r4
    7152:	f00b fffd 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7156:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7158:	4630      	mov	r0, r6
    715a:	f00b ffff 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    715e:	2808      	cmp	r0, #8
    7160:	f240 80e6 	bls.w	7330 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3f8>
    7164:	f106 0008 	add.w	r0, r6, #8
    7168:	f00b fff8 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    716c:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    716e:	2800      	cmp	r0, #0
    7170:	f000 80e0 	beq.w	7334 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3fc>
    7174:	4620      	mov	r0, r4
    7176:	f00b ffe5 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    717a:	1821      	adds	r1, r4, r0
    717c:	aa09      	add	r2, sp, #36	; 0x24
    717e:	4640      	mov	r0, r8
    7180:	f00c fafd 	bl	1377e <_ZN6tflite14MicroAllocator33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIiEEPP14TfLiteIntArray>
    7184:	2800      	cmp	r0, #0
    7186:	f040 80e2 	bne.w	734e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x416>
  // to be the subgraph of that operator.
  int GetCurrentSubgraphIndex() { return current_subgraph_index_; }

  // Gets the list of alloctions for each subgraph. This is the source of truth
  // for all per-subgraph allocation data.
  SubgraphAllocations* GetAllocations() { return subgraph_allocations_; }
    718a:	f8db 307c 	ldr.w	r3, [fp, #124]	; 0x7c
          graph_.GetAllocations()[subgraph_idx].node_and_registrations[i].node);
    718e:	9a00      	ldr	r2, [sp, #0]
    7190:	f853 6032 	ldr.w	r6, [r3, r2, lsl #3]
    7194:	1974      	adds	r4, r6, r5
      *node = {};
    7196:	2228      	movs	r2, #40	; 0x28
    7198:	2100      	movs	r1, #0
    719a:	4620      	mov	r0, r4
    719c:	f00e ff50 	bl	16040 <memset>
      node->inputs = inputs_array;
    71a0:	9b08      	ldr	r3, [sp, #32]
    71a2:	5173      	str	r3, [r6, r5]
      node->outputs = outputs_array;
    71a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    71a6:	6063      	str	r3, [r4, #4]
      node->builtin_data = reinterpret_cast<void*>(builtin_data);
    71a8:	9b07      	ldr	r3, [sp, #28]
    71aa:	6163      	str	r3, [r4, #20]
      node->custom_initial_data = custom_data;
    71ac:	9b01      	ldr	r3, [sp, #4]
    71ae:	61a3      	str	r3, [r4, #24]
      node->custom_initial_data_size = custom_data_size;
    71b0:	f8c4 a01c 	str.w	sl, [r4, #28]
    for (size_t i = 0; i < operators_size; ++i) {
    71b4:	3701      	adds	r7, #1
    71b6:	9b03      	ldr	r3, [sp, #12]
    71b8:	429f      	cmp	r7, r3
    71ba:	f080 80bd 	bcs.w	7338 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x400>
    return data_ - ReadScalar<soffset_t>(data_);
    71be:	9c02      	ldr	r4, [sp, #8]
    71c0:	4620      	mov	r0, r4
    71c2:	f00b ffc5 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    71c6:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    71c8:	4620      	mov	r0, r4
    71ca:	f00b ffc7 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    71ce:	280a      	cmp	r0, #10
    71d0:	f67f af16 	bls.w	7000 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xc8>
    71d4:	f104 000a 	add.w	r0, r4, #10
    71d8:	f00b ffc0 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    71dc:	9b02      	ldr	r3, [sp, #8]
    71de:	181c      	adds	r4, r3, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    71e0:	2800      	cmp	r0, #0
    71e2:	f43f af0f 	beq.w	7004 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xcc>
    71e6:	4620      	mov	r0, r4
    71e8:	f00b ffac 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    71ec:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    71ee:	6820      	ldr	r0, [r4, #0]
    71f0:	f00a fd4f 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    71f4:	4287      	cmp	r7, r0
    71f6:	f4bf af07 	bcs.w	7008 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xd0>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    71fa:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    71fc:	eb04 0487 	add.w	r4, r4, r7, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7200:	4620      	mov	r0, r4
    7202:	f00b ff9f 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7206:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7208:	4620      	mov	r0, r4
    720a:	f00b ffa1 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    720e:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7210:	4628      	mov	r0, r5
    7212:	f00b ffa3 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7216:	2804      	cmp	r0, #4
    7218:	f67f aefd 	bls.w	7016 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xde>
    721c:	1d28      	adds	r0, r5, #4
    721e:	f00b ff9d 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    7222:	2800      	cmp	r0, #0
    7224:	f43f aef9 	beq.w	701a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xe2>
    7228:	4420      	add	r0, r4
    722a:	f00b ff8b 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    722e:	4606      	mov	r6, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7230:	f8d9 0000 	ldr.w	r0, [r9]
    7234:	f00a fd2d 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      if (index >= opcodes->size()) {
    7238:	42b0      	cmp	r0, r6
    723a:	f67f aef0 	bls.w	701e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xe6>
    723e:	f8d9 0000 	ldr.w	r0, [r9]
    7242:	f00a fd26 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7246:	4286      	cmp	r6, r0
    7248:	f4bf aef3 	bcs.w	7032 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xfa>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    724c:	f109 0a04 	add.w	sl, r9, #4
    p += i * sizeof(uoffset_t);
    7250:	eb0a 0a86 	add.w	sl, sl, r6, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7254:	4650      	mov	r0, sl
    7256:	f00b ff75 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    725a:	4482      	add	sl, r0
    725c:	f8db 307c 	ldr.w	r3, [fp, #124]	; 0x7c
                                          .node_and_registrations[i]
    7260:	9a00      	ldr	r2, [sp, #0]
    7262:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
    7266:	252c      	movs	r5, #44	; 0x2c
    7268:	fb05 f507 	mul.w	r5, r5, r7
    726c:	442b      	add	r3, r5
          GetRegistrationFromOpCode(opcode, op_resolver_, error_reporter_,
    726e:	3328      	adds	r3, #40	; 0x28
    7270:	f8db 2008 	ldr.w	r2, [fp, #8]
    7274:	f8db 1004 	ldr.w	r1, [fp, #4]
    7278:	4650      	mov	r0, sl
    727a:	f002 ffbd 	bl	a1f8 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration>
      if (status != kTfLiteOk) {
    727e:	2800      	cmp	r0, #0
    7280:	f47f aede 	bne.w	7040 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x108>
    7284:	f8db 307c 	ldr.w	r3, [fp, #124]	; 0x7c
                                     .node_and_registrations[i]
    7288:	9a00      	ldr	r2, [sp, #0]
    728a:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
    728e:	442b      	add	r3, r5
                                     .registration;
    7290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (registration == nullptr) {
    7292:	2b00      	cmp	r3, #0
    7294:	f43f aee3 	beq.w	705e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x126>
          static_cast<BuiltinOperator>(registration->builtin_code);
    7298:	695e      	ldr	r6, [r3, #20]
      BuiltinOperator op_type =
    729a:	fa5f fa86 	uxtb.w	sl, r6
      unsigned char* builtin_data = nullptr;
    729e:	2300      	movs	r3, #0
    72a0:	9307      	str	r3, [sp, #28]
      if (op_type == BuiltinOperator_CUSTOM) {
    72a2:	f1ba 0f20 	cmp.w	sl, #32
    72a6:	f43f aee1 	beq.w	706c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x134>
    return data_ - ReadScalar<soffset_t>(data_);
    72aa:	4620      	mov	r0, r4
    72ac:	f00b ff50 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    72b0:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    72b4:	4640      	mov	r0, r8
    72b6:	f00b ff51 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    72ba:	280e      	cmp	r0, #14
    72bc:	f67f aef6 	bls.w	70ac <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x174>
    72c0:	f108 000e 	add.w	r0, r8, #14
    72c4:	f00b ff4a 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    72c8:	eb04 0800 	add.w	r8, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    72cc:	2800      	cmp	r0, #0
    72ce:	f43f aeef 	beq.w	70b0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x178>
    72d2:	4640      	mov	r0, r8
    72d4:	f00b ff36 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    72d8:	eb08 0300 	add.w	r3, r8, r0
    72dc:	9301      	str	r3, [sp, #4]
        if (op->custom_options() != nullptr) {
    72de:	9b01      	ldr	r3, [sp, #4]
    72e0:	2b00      	cmp	r3, #0
    72e2:	f47f aee8 	bne.w	70b6 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x17e>
            op_resolver_.GetOpDataParser(op_type);
    72e6:	f8db 0004 	ldr.w	r0, [fp, #4]
    72ea:	6803      	ldr	r3, [r0, #0]
    72ec:	6a1b      	ldr	r3, [r3, #32]
    72ee:	4651      	mov	r1, sl
    72f0:	4798      	blx	r3
        if (parser == nullptr) {
    72f2:	4680      	mov	r8, r0
    72f4:	2800      	cmp	r0, #0
    72f6:	f43f aeed 	beq.w	70d4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x19c>
        TF_LITE_ENSURE_STATUS(parser(op, error_reporter_,
    72fa:	ab07      	add	r3, sp, #28
    72fc:	9a04      	ldr	r2, [sp, #16]
    72fe:	f8db 1008 	ldr.w	r1, [fp, #8]
    7302:	4620      	mov	r0, r4
    7304:	47c0      	blx	r8
    7306:	b9f0      	cbnz	r0, 7346 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x40e>
      size_t custom_data_size = 0;
    7308:	f04f 0a00 	mov.w	sl, #0
      TF_LITE_ENSURE_STATUS(allocator_.FlatBufferVectorToTfLiteTypeArray(
    730c:	f8db 8068 	ldr.w	r8, [fp, #104]	; 0x68
    return data_ - ReadScalar<soffset_t>(data_);
    7310:	4620      	mov	r0, r4
    7312:	f00b ff1d 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7316:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7318:	4630      	mov	r0, r6
    731a:	f00b ff1f 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    731e:	2806      	cmp	r0, #6
    7320:	f67f af04 	bls.w	712c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1f4>
    7324:	1db0      	adds	r0, r6, #6
    7326:	f00b ff19 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    732a:	e700      	b.n	712e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1f6>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    732c:	2100      	movs	r1, #0
    732e:	e706      	b.n	713e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x206>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7330:	2000      	movs	r0, #0
    7332:	e71b      	b.n	716c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x234>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7334:	2100      	movs	r1, #0
    7336:	e721      	b.n	717c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x244>
  for (int subgraph_idx = 0; subgraph_idx < graph_.NumSubgraphs();
    7338:	9b05      	ldr	r3, [sp, #20]
    733a:	3301      	adds	r3, #1
    733c:	9305      	str	r3, [sp, #20]
    733e:	e601      	b.n	6f44 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xc>
  return kTfLiteOk;
    7340:	2300      	movs	r3, #0
    7342:	461c      	mov	r4, r3
    7344:	e671      	b.n	702a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    7346:	4604      	mov	r4, r0
    7348:	e66f      	b.n	702a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    734a:	4604      	mov	r4, r0
    734c:	e66d      	b.n	702a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    734e:	4604      	mov	r4, r0
    7350:	e66b      	b.n	702a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    7352:	bf00      	nop

00007354 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>:
TfLiteStatus MicroInterpreter::AllocateTensors() {
    7354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7358:	b083      	sub	sp, #12
    735a:	4605      	mov	r5, r0
  SubgraphAllocations* allocations = allocator_.StartModelAllocation(model_);
    735c:	6801      	ldr	r1, [r0, #0]
    735e:	6e80      	ldr	r0, [r0, #104]	; 0x68
    7360:	f000 fe60 	bl	8024 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE>
  if (allocations == nullptr) {
    7364:	b170      	cbz	r0, 7384 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x30>
    7366:	4601      	mov	r1, r0
  graph_.SetSubgraphAllocations(allocations);
    7368:	f105 066c 	add.w	r6, r5, #108	; 0x6c
    736c:	4630      	mov	r0, r6
    736e:	f00b ffd1 	bl	13314 <_ZN6tflite10MicroGraph22SetSubgraphAllocationsEPNS_19SubgraphAllocationsE>
  TF_LITE_ENSURE_STATUS(PrepareNodeAndRegistrationDataFromFlatbuffer());
    7372:	4628      	mov	r0, r5
    7374:	f7ff fde0 	bl	6f38 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv>
    7378:	4603      	mov	r3, r0
    737a:	b158      	cbz	r0, 7394 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x40>
}
    737c:	4618      	mov	r0, r3
    737e:	b003      	add	sp, #12
    7380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    TF_LITE_REPORT_ERROR(error_reporter_,
    7384:	49bc      	ldr	r1, [pc, #752]	; (7678 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x324>)
    7386:	68a8      	ldr	r0, [r5, #8]
    7388:	f00c fc25 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    initialization_status_ = kTfLiteError;
    738c:	2301      	movs	r3, #1
    738e:	f885 3089 	strb.w	r3, [r5, #137]	; 0x89
    return kTfLiteError;
    7392:	e7f3      	b.n	737c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
  context_.AllocatePersistentBuffer = AllocatePersistentBuffer;
    7394:	4bb9      	ldr	r3, [pc, #740]	; (767c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x328>)
    7396:	646b      	str	r3, [r5, #68]	; 0x44
  context_.RequestScratchBufferInArena = nullptr;
    7398:	2400      	movs	r4, #0
    739a:	64ec      	str	r4, [r5, #76]	; 0x4c
  context_.GetScratchBuffer = nullptr;
    739c:	652c      	str	r4, [r5, #80]	; 0x50
  context_.GetExecutionPlan = GetGraph;
    739e:	4bb8      	ldr	r3, [pc, #736]	; (7680 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x32c>)
    73a0:	612b      	str	r3, [r5, #16]
  graph_.InitSubgraphs();
    73a2:	4630      	mov	r0, r6
    73a4:	f00b ffb8 	bl	13318 <_ZN6tflite10MicroGraph13InitSubgraphsEv>
  context_.RequestScratchBufferInArena = RequestScratchBufferInArena;
    73a8:	4bb6      	ldr	r3, [pc, #728]	; (7684 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x330>)
    73aa:	64eb      	str	r3, [r5, #76]	; 0x4c
  graph_.PrepareSubgraphs();
    73ac:	4630      	mov	r0, r6
    73ae:	f7ff f9bd 	bl	672c <_ZN6tflite10MicroGraph16PrepareSubgraphsEv>
  context_.AllocatePersistentBuffer = nullptr;
    73b2:	646c      	str	r4, [r5, #68]	; 0x44
  context_.RequestScratchBufferInArena = nullptr;
    73b4:	64ec      	str	r4, [r5, #76]	; 0x4c
  context_.GetScratchBuffer = GetScratchBuffer;
    73b6:	4bb4      	ldr	r3, [pc, #720]	; (7688 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x334>)
    73b8:	652b      	str	r3, [r5, #80]	; 0x50
  TF_LITE_ENSURE_OK(&context_, allocator_.FinishModelAllocation(
    73ba:	462b      	mov	r3, r5
    73bc:	f853 1b8c 	ldr.w	r1, [r3], #140
    73c0:	6fea      	ldr	r2, [r5, #124]	; 0x7c
    73c2:	6ea8      	ldr	r0, [r5, #104]	; 0x68
    73c4:	f000 fb90 	bl	7ae8 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE>
    73c8:	4603      	mov	r3, r0
    73ca:	2800      	cmp	r0, #0
    73cc:	d1d6      	bne.n	737c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
    73ce:	6eae      	ldr	r6, [r5, #104]	; 0x68
          sizeof(TfLiteTensor*) * inputs_size()));
    73d0:	6833      	ldr	r3, [r6, #0]
    73d2:	68df      	ldr	r7, [r3, #12]
    73d4:	682c      	ldr	r4, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    73d6:	4620      	mov	r0, r4
    73d8:	f00b feba 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    73dc:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    73e0:	4640      	mov	r0, r8
    73e2:	f00b febb 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    73e6:	2808      	cmp	r0, #8
    73e8:	d921      	bls.n	742e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xda>
    73ea:	f108 0008 	add.w	r0, r8, #8
    73ee:	f00b feb5 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    73f2:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    73f4:	b1e8      	cbz	r0, 7432 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xde>
    73f6:	4620      	mov	r0, r4
    73f8:	f00b fea4 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    73fc:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    73fe:	6820      	ldr	r0, [r4, #0]
    7400:	f00a fc47 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7404:	b1b8      	cbz	r0, 7436 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xe2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7406:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7408:	4620      	mov	r0, r4
    740a:	f00b fe9b 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    740e:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7410:	4620      	mov	r0, r4
    7412:	f00b fe9d 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7416:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    741a:	4640      	mov	r0, r8
    741c:	f00b fe9e 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7420:	2806      	cmp	r0, #6
    7422:	d90f      	bls.n	7444 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xf0>
    7424:	f108 0006 	add.w	r0, r8, #6
    7428:	f00b fe98 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    742c:	e00b      	b.n	7446 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xf2>
    742e:	2000      	movs	r0, #0
    7430:	e7df      	b.n	73f2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x9e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7432:	2400      	movs	r4, #0
    7434:	e7e3      	b.n	73fe <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xaa>
    FLATBUFFERS_ASSERT(i < size());
    7436:	4b95      	ldr	r3, [pc, #596]	; (768c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    7438:	4a95      	ldr	r2, [pc, #596]	; (7690 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x33c>)
    743a:	f44f 7183 	mov.w	r1, #262	; 0x106
    743e:	4895      	ldr	r0, [pc, #596]	; (7694 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    7440:	f009 f9ba 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7444:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7446:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7448:	b178      	cbz	r0, 746a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x116>
    744a:	4620      	mov	r0, r4
    744c:	f00b fe7a 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7450:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7452:	6820      	ldr	r0, [r4, #0]
    7454:	f00a fc1d 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
    7458:	0081      	lsls	r1, r0, #2
    745a:	4630      	mov	r0, r6
    745c:	47b8      	blx	r7
    745e:	4604      	mov	r4, r0
  input_tensors_ =
    7460:	f8c5 0090 	str.w	r0, [r5, #144]	; 0x90
  if (input_tensors_ == nullptr) {
    7464:	b118      	cbz	r0, 746e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x11a>
  for (size_t i = 0; i < inputs_size(); ++i) {
    7466:	2600      	movs	r6, #0
    7468:	e09c      	b.n	75a4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x250>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    746a:	2400      	movs	r4, #0
    746c:	e7f1      	b.n	7452 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xfe>
    TF_LITE_REPORT_ERROR(
    746e:	68ae      	ldr	r6, [r5, #8]
    7470:	682d      	ldr	r5, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    7472:	4628      	mov	r0, r5
    7474:	f00b fe6c 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7478:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    747a:	4638      	mov	r0, r7
    747c:	f00b fe6e 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7480:	2808      	cmp	r0, #8
    7482:	d91f      	bls.n	74c4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x170>
    7484:	f107 0008 	add.w	r0, r7, #8
    7488:	f00b fe68 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    748c:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    748e:	b1d8      	cbz	r0, 74c8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x174>
    7490:	4628      	mov	r0, r5
    7492:	f00b fe57 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7496:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7498:	6828      	ldr	r0, [r5, #0]
    749a:	f00a fbfa 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    749e:	b1a8      	cbz	r0, 74cc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x178>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    74a0:	3504      	adds	r5, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    74a2:	4628      	mov	r0, r5
    74a4:	f00b fe4e 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    74a8:	4405      	add	r5, r0
    return data_ - ReadScalar<soffset_t>(data_);
    74aa:	4628      	mov	r0, r5
    74ac:	f00b fe50 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    74b0:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    74b2:	4638      	mov	r0, r7
    74b4:	f00b fe52 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    74b8:	2806      	cmp	r0, #6
    74ba:	d90e      	bls.n	74da <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x186>
    74bc:	1db8      	adds	r0, r7, #6
    74be:	f00b fe4d 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    74c2:	e00b      	b.n	74dc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x188>
    74c4:	2000      	movs	r0, #0
    74c6:	e7e1      	b.n	748c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x138>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    74c8:	4625      	mov	r5, r4
    74ca:	e7e5      	b.n	7498 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x144>
    FLATBUFFERS_ASSERT(i < size());
    74cc:	4b6f      	ldr	r3, [pc, #444]	; (768c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    74ce:	4a70      	ldr	r2, [pc, #448]	; (7690 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x33c>)
    74d0:	f44f 7183 	mov.w	r1, #262	; 0x106
    74d4:	486f      	ldr	r0, [pc, #444]	; (7694 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    74d6:	f009 f96f 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    74da:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    74dc:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    74de:	b118      	cbz	r0, 74e8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x194>
    74e0:	4628      	mov	r0, r5
    74e2:	f00b fe2f 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    74e6:	182c      	adds	r4, r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    74e8:	6820      	ldr	r0, [r4, #0]
    74ea:	f00a fbd2 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    74ee:	0082      	lsls	r2, r0, #2
    74f0:	4969      	ldr	r1, [pc, #420]	; (7698 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x344>)
    74f2:	4630      	mov	r0, r6
    74f4:	f00c fb6f 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    74f8:	2301      	movs	r3, #1
    74fa:	e73f      	b.n	737c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    74fc:	2000      	movs	r0, #0
    74fe:	e05f      	b.n	75c0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x26c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7500:	2400      	movs	r4, #0
    7502:	e064      	b.n	75ce <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x27a>
    FLATBUFFERS_ASSERT(i < size());
    7504:	4b61      	ldr	r3, [pc, #388]	; (768c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    7506:	4a62      	ldr	r2, [pc, #392]	; (7690 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x33c>)
    7508:	f44f 7183 	mov.w	r1, #262	; 0x106
    750c:	4861      	ldr	r0, [pc, #388]	; (7694 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    750e:	f009 f953 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7512:	2000      	movs	r0, #0
    7514:	e071      	b.n	75fa <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2a6>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7516:	2400      	movs	r4, #0
    7518:	e076      	b.n	7608 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2b4>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    751a:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    751c:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    751e:	2800      	cmp	r0, #0
    7520:	f000 808f 	beq.w	7642 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2ee>
    7524:	4620      	mov	r0, r4
    7526:	f00b fe0d 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    752a:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    752c:	6820      	ldr	r0, [r4, #0]
    752e:	f00a fbb0 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7532:	2800      	cmp	r0, #0
    7534:	f000 8087 	beq.w	7646 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2f2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7538:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    753a:	4620      	mov	r0, r4
    753c:	f00b fe02 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7540:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7542:	4620      	mov	r0, r4
    7544:	f00b fe04 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7548:	eba4 0b00 	sub.w	fp, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    754c:	4658      	mov	r0, fp
    754e:	f00b fe05 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7552:	2806      	cmp	r0, #6
    7554:	d97e      	bls.n	7654 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x300>
    7556:	f10b 0006 	add.w	r0, fp, #6
    755a:	f00b fdff 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    755e:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7560:	2800      	cmp	r0, #0
    7562:	d079      	beq.n	7658 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x304>
    7564:	4620      	mov	r0, r4
    7566:	f00b fded 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    756a:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    756c:	6820      	ldr	r0, [r4, #0]
    756e:	f00a fb90 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7572:	4286      	cmp	r6, r0
    7574:	d272      	bcs.n	765c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x308>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7576:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    7578:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
    757c:	f00b fde7 	bl	1314e <_ZN11flatbuffers12EndianScalarIiEET_S1_>
    7580:	4603      	mov	r3, r0
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    7582:	f8d5 4090 	ldr.w	r4, [r5, #144]	; 0x90
    7586:	2200      	movs	r2, #0
    7588:	9200      	str	r2, [sp, #0]
    758a:	4652      	mov	r2, sl
    758c:	4639      	mov	r1, r7
    758e:	4640      	mov	r0, r8
    7590:	47c8      	blx	r9
    7592:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
    if (input_tensors_[i] == nullptr) {
    7596:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
    759a:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
    759e:	2b00      	cmp	r3, #0
    75a0:	d063      	beq.n	766a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x316>
  for (size_t i = 0; i < inputs_size(); ++i) {
    75a2:	3601      	adds	r6, #1
    75a4:	682c      	ldr	r4, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    75a6:	4620      	mov	r0, r4
    75a8:	f00b fdd2 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    75ac:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    75ae:	4638      	mov	r0, r7
    75b0:	f00b fdd4 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    75b4:	2808      	cmp	r0, #8
    75b6:	d9a1      	bls.n	74fc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1a8>
    75b8:	f107 0008 	add.w	r0, r7, #8
    75bc:	f00b fdce 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    75c0:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    75c2:	2800      	cmp	r0, #0
    75c4:	d09c      	beq.n	7500 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1ac>
    75c6:	4620      	mov	r0, r4
    75c8:	f00b fdbc 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    75cc:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    75ce:	6820      	ldr	r0, [r4, #0]
    75d0:	f00a fb5f 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    75d4:	2800      	cmp	r0, #0
    75d6:	d095      	beq.n	7504 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1b0>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    75d8:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    75da:	4620      	mov	r0, r4
    75dc:	f00b fdb2 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    75e0:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    75e2:	4620      	mov	r0, r4
    75e4:	f00b fdb4 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    75e8:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    75ea:	4638      	mov	r0, r7
    75ec:	f00b fdb6 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    75f0:	2806      	cmp	r0, #6
    75f2:	d98e      	bls.n	7512 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1be>
    75f4:	1db8      	adds	r0, r7, #6
    75f6:	f00b fdb1 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    75fa:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    75fc:	2800      	cmp	r0, #0
    75fe:	d08a      	beq.n	7516 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1c2>
    7600:	4620      	mov	r0, r4
    7602:	f00b fd9f 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7606:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7608:	6820      	ldr	r0, [r4, #0]
    760a:	f00a fb42 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    760e:	4286      	cmp	r6, r0
    7610:	d248      	bcs.n	76a4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x350>
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    7612:	f8d5 8068 	ldr.w	r8, [r5, #104]	; 0x68
        model_, graph_.GetAllocations(), inputs().Get(i), 0);
    7616:	f8d8 3000 	ldr.w	r3, [r8]
    761a:	f8d3 9000 	ldr.w	r9, [r3]
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    761e:	682f      	ldr	r7, [r5, #0]
    7620:	f8d5 a07c 	ldr.w	sl, [r5, #124]	; 0x7c
    return data_ - ReadScalar<soffset_t>(data_);
    7624:	4638      	mov	r0, r7
    7626:	f00b fd93 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    762a:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    762c:	4620      	mov	r0, r4
    762e:	f00b fd95 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7632:	2808      	cmp	r0, #8
    7634:	f67f af71 	bls.w	751a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1c6>
    7638:	f104 0008 	add.w	r0, r4, #8
    763c:	f00b fd8e 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7640:	e76c      	b.n	751c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1c8>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7642:	2400      	movs	r4, #0
    7644:	e772      	b.n	752c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1d8>
    FLATBUFFERS_ASSERT(i < size());
    7646:	4b11      	ldr	r3, [pc, #68]	; (768c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    7648:	4a11      	ldr	r2, [pc, #68]	; (7690 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x33c>)
    764a:	f44f 7183 	mov.w	r1, #262	; 0x106
    764e:	4811      	ldr	r0, [pc, #68]	; (7694 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    7650:	f009 f8b2 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7654:	2000      	movs	r0, #0
    7656:	e782      	b.n	755e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x20a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7658:	2400      	movs	r4, #0
    765a:	e787      	b.n	756c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x218>
    FLATBUFFERS_ASSERT(i < size());
    765c:	4b0b      	ldr	r3, [pc, #44]	; (768c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    765e:	4a0f      	ldr	r2, [pc, #60]	; (769c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x348>)
    7660:	f44f 7183 	mov.w	r1, #262	; 0x106
    7664:	480b      	ldr	r0, [pc, #44]	; (7694 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    7666:	f009 f8a7 	bl	107b8 <__assert_func>
      TF_LITE_REPORT_ERROR(error_reporter_,
    766a:	4632      	mov	r2, r6
    766c:	490c      	ldr	r1, [pc, #48]	; (76a0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x34c>)
    766e:	68a8      	ldr	r0, [r5, #8]
    7670:	f00c fab1 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    7674:	2301      	movs	r3, #1
    7676:	e681      	b.n	737c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
    7678:	00025e0c 	.word	0x00025e0c
    767c:	00013413 	.word	0x00013413
    7680:	00013463 	.word	0x00013463
    7684:	0001346d 	.word	0x0001346d
    7688:	00013421 	.word	0x00013421
    768c:	00024cf4 	.word	0x00024cf4
    7690:	00024e44 	.word	0x00024e44
    7694:	00024dc0 	.word	0x00024dc0
    7698:	00025e30 	.word	0x00025e30
    769c:	00024d00 	.word	0x00024d00
    76a0:	00025e7c 	.word	0x00025e7c
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
    76a4:	6eae      	ldr	r6, [r5, #104]	; 0x68
          sizeof(TfLiteTensor*) * outputs_size()));
    76a6:	6833      	ldr	r3, [r6, #0]
    76a8:	68df      	ldr	r7, [r3, #12]
    return model_->subgraphs()->Get(0)->outputs()->size();
    76aa:	682c      	ldr	r4, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    76ac:	4620      	mov	r0, r4
    76ae:	f00b fd4f 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    76b2:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    76b6:	4640      	mov	r0, r8
    76b8:	f00b fd50 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    76bc:	2808      	cmp	r0, #8
    76be:	d904      	bls.n	76ca <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x376>
    76c0:	f108 0008 	add.w	r0, r8, #8
    76c4:	f00b fd4a 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    76c8:	e000      	b.n	76cc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x378>
    76ca:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    76cc:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    76ce:	b360      	cbz	r0, 772a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3d6>
    76d0:	4620      	mov	r0, r4
    76d2:	f00b fd37 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    76d6:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    76d8:	6820      	ldr	r0, [r4, #0]
    76da:	f00a fada 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    76de:	b330      	cbz	r0, 772e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3da>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    76e0:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    76e2:	4620      	mov	r0, r4
    76e4:	f00b fd2e 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    76e8:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    76ea:	4620      	mov	r0, r4
    76ec:	f00b fd30 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    76f0:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    76f4:	4640      	mov	r0, r8
    76f6:	f00b fd31 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    76fa:	2808      	cmp	r0, #8
    76fc:	d91e      	bls.n	773c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3e8>
    76fe:	f108 0008 	add.w	r0, r8, #8
    7702:	f00b fd2b 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7706:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7708:	b1d0      	cbz	r0, 7740 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3ec>
    770a:	4620      	mov	r0, r4
    770c:	f00b fd1a 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7710:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7712:	6820      	ldr	r0, [r4, #0]
    7714:	f00a fabd 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
    7718:	0081      	lsls	r1, r0, #2
    771a:	4630      	mov	r0, r6
    771c:	47b8      	blx	r7
    771e:	4604      	mov	r4, r0
  output_tensors_ =
    7720:	f8c5 0094 	str.w	r0, [r5, #148]	; 0x94
  if (output_tensors_ == nullptr) {
    7724:	b170      	cbz	r0, 7744 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3f0>
  for (size_t i = 0; i < outputs_size(); ++i) {
    7726:	2600      	movs	r6, #0
    7728:	e0c6      	b.n	78b8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x564>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    772a:	2400      	movs	r4, #0
    772c:	e7d4      	b.n	76d8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x384>
    FLATBUFFERS_ASSERT(i < size());
    772e:	4b8f      	ldr	r3, [pc, #572]	; (796c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    7730:	4a8f      	ldr	r2, [pc, #572]	; (7970 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x61c>)
    7732:	f44f 7183 	mov.w	r1, #262	; 0x106
    7736:	488f      	ldr	r0, [pc, #572]	; (7974 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    7738:	f009 f83e 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    773c:	2000      	movs	r0, #0
    773e:	e7e2      	b.n	7706 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3b2>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7740:	2400      	movs	r4, #0
    7742:	e7e6      	b.n	7712 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3be>
    TF_LITE_REPORT_ERROR(
    7744:	68ae      	ldr	r6, [r5, #8]
    7746:	682d      	ldr	r5, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    7748:	4628      	mov	r0, r5
    774a:	f00b fd01 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    774e:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7750:	4638      	mov	r0, r7
    7752:	f00b fd03 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7756:	2808      	cmp	r0, #8
    7758:	d920      	bls.n	779c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x448>
    775a:	f107 0008 	add.w	r0, r7, #8
    775e:	f00b fcfd 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7762:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7764:	b1e0      	cbz	r0, 77a0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x44c>
    7766:	4628      	mov	r0, r5
    7768:	f00b fcec 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    776c:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    776e:	6828      	ldr	r0, [r5, #0]
    7770:	f00a fa8f 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7774:	b1b0      	cbz	r0, 77a4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x450>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7776:	3504      	adds	r5, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7778:	4628      	mov	r0, r5
    777a:	f00b fce3 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    777e:	4405      	add	r5, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7780:	4628      	mov	r0, r5
    7782:	f00b fce5 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7786:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7788:	4638      	mov	r0, r7
    778a:	f00b fce7 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    778e:	2808      	cmp	r0, #8
    7790:	d90f      	bls.n	77b2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x45e>
    7792:	f107 0008 	add.w	r0, r7, #8
    7796:	f00b fce1 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    779a:	e00b      	b.n	77b4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x460>
    779c:	2000      	movs	r0, #0
    779e:	e7e0      	b.n	7762 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x40e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    77a0:	4625      	mov	r5, r4
    77a2:	e7e4      	b.n	776e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x41a>
    FLATBUFFERS_ASSERT(i < size());
    77a4:	4b71      	ldr	r3, [pc, #452]	; (796c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    77a6:	4a72      	ldr	r2, [pc, #456]	; (7970 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x61c>)
    77a8:	f44f 7183 	mov.w	r1, #262	; 0x106
    77ac:	4871      	ldr	r0, [pc, #452]	; (7974 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    77ae:	f009 f803 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    77b2:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    77b4:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    77b6:	b118      	cbz	r0, 77c0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x46c>
    77b8:	4628      	mov	r0, r5
    77ba:	f00b fcc3 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    77be:	182c      	adds	r4, r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    77c0:	6820      	ldr	r0, [r4, #0]
    77c2:	f00a fa66 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    77c6:	0082      	lsls	r2, r0, #2
    77c8:	496b      	ldr	r1, [pc, #428]	; (7978 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x624>)
    77ca:	4630      	mov	r0, r6
    77cc:	f00c fa03 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    77d0:	2301      	movs	r3, #1
    77d2:	e5d3      	b.n	737c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    77d4:	2000      	movs	r0, #0
    77d6:	e07d      	b.n	78d4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x580>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    77d8:	2400      	movs	r4, #0
    77da:	e083      	b.n	78e4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x590>
    FLATBUFFERS_ASSERT(i < size());
    77dc:	4b63      	ldr	r3, [pc, #396]	; (796c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    77de:	4a64      	ldr	r2, [pc, #400]	; (7970 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x61c>)
    77e0:	f44f 7183 	mov.w	r1, #262	; 0x106
    77e4:	4863      	ldr	r0, [pc, #396]	; (7974 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    77e6:	f008 ffe7 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    77ea:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    77ec:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    77ee:	2800      	cmp	r0, #0
    77f0:	f000 8092 	beq.w	7918 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5c4>
    77f4:	4620      	mov	r0, r4
    77f6:	f00b fca5 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    77fa:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    77fc:	6820      	ldr	r0, [r4, #0]
    77fe:	f00a fa48 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  for (size_t i = 0; i < outputs_size(); ++i) {
    7802:	4286      	cmp	r6, r0
    7804:	f080 80a7 	bcs.w	7956 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x602>
    output_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    7808:	f8d5 8068 	ldr.w	r8, [r5, #104]	; 0x68
        model_, graph_.GetAllocations(), outputs().Get(i), 0);
    780c:	f8d8 3000 	ldr.w	r3, [r8]
    7810:	f8d3 9000 	ldr.w	r9, [r3]
    output_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    7814:	682f      	ldr	r7, [r5, #0]
    7816:	f8d5 a07c 	ldr.w	sl, [r5, #124]	; 0x7c
    return data_ - ReadScalar<soffset_t>(data_);
    781a:	4638      	mov	r0, r7
    781c:	f00b fc98 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7820:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7822:	4620      	mov	r0, r4
    7824:	f00b fc9a 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7828:	2808      	cmp	r0, #8
    782a:	d977      	bls.n	791c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5c8>
    782c:	f104 0008 	add.w	r0, r4, #8
    7830:	f00b fc94 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7834:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7836:	2800      	cmp	r0, #0
    7838:	d072      	beq.n	7920 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5cc>
    783a:	4620      	mov	r0, r4
    783c:	f00b fc82 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7840:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7842:	6820      	ldr	r0, [r4, #0]
    7844:	f00a fa25 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7848:	2800      	cmp	r0, #0
    784a:	d06b      	beq.n	7924 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5d0>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    784c:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    784e:	4620      	mov	r0, r4
    7850:	f00b fc78 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7854:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7856:	4620      	mov	r0, r4
    7858:	f00b fc7a 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    785c:	eba4 0b00 	sub.w	fp, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7860:	4658      	mov	r0, fp
    7862:	f00b fc7b 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7866:	2808      	cmp	r0, #8
    7868:	d963      	bls.n	7932 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5de>
    786a:	f10b 0008 	add.w	r0, fp, #8
    786e:	f00b fc75 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7872:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7874:	2800      	cmp	r0, #0
    7876:	d05e      	beq.n	7936 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5e2>
    7878:	4620      	mov	r0, r4
    787a:	f00b fc63 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    787e:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7880:	6820      	ldr	r0, [r4, #0]
    7882:	f00a fa06 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7886:	4286      	cmp	r6, r0
    7888:	d257      	bcs.n	793a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5e6>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    788a:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    788c:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
    7890:	f00b fc5d 	bl	1314e <_ZN11flatbuffers12EndianScalarIiEET_S1_>
    7894:	4603      	mov	r3, r0
    7896:	f8d5 4094 	ldr.w	r4, [r5, #148]	; 0x94
    789a:	2200      	movs	r2, #0
    789c:	9200      	str	r2, [sp, #0]
    789e:	4652      	mov	r2, sl
    78a0:	4639      	mov	r1, r7
    78a2:	4640      	mov	r0, r8
    78a4:	47c8      	blx	r9
    78a6:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
    if (output_tensors_[i] == nullptr) {
    78aa:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
    78ae:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
    78b2:	2b00      	cmp	r3, #0
    78b4:	d048      	beq.n	7948 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5f4>
  for (size_t i = 0; i < outputs_size(); ++i) {
    78b6:	3601      	adds	r6, #1
    78b8:	682c      	ldr	r4, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    78ba:	4620      	mov	r0, r4
    78bc:	f00b fc48 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    78c0:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    78c2:	4638      	mov	r0, r7
    78c4:	f00b fc4a 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    78c8:	2808      	cmp	r0, #8
    78ca:	d983      	bls.n	77d4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x480>
    78cc:	f107 0008 	add.w	r0, r7, #8
    78d0:	f00b fc44 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    78d4:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    78d6:	2800      	cmp	r0, #0
    78d8:	f43f af7e 	beq.w	77d8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x484>
    78dc:	4620      	mov	r0, r4
    78de:	f00b fc31 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    78e2:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    78e4:	6820      	ldr	r0, [r4, #0]
    78e6:	f00a f9d4 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    78ea:	2800      	cmp	r0, #0
    78ec:	f43f af76 	beq.w	77dc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x488>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    78f0:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    78f2:	4620      	mov	r0, r4
    78f4:	f00b fc26 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    78f8:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    78fa:	4620      	mov	r0, r4
    78fc:	f00b fc28 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7900:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7902:	4638      	mov	r0, r7
    7904:	f00b fc2a 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7908:	2808      	cmp	r0, #8
    790a:	f67f af6e 	bls.w	77ea <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x496>
    790e:	f107 0008 	add.w	r0, r7, #8
    7912:	f00b fc23 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7916:	e769      	b.n	77ec <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x498>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7918:	2400      	movs	r4, #0
    791a:	e76f      	b.n	77fc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x4a8>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    791c:	2000      	movs	r0, #0
    791e:	e789      	b.n	7834 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x4e0>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7920:	2400      	movs	r4, #0
    7922:	e78e      	b.n	7842 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x4ee>
    FLATBUFFERS_ASSERT(i < size());
    7924:	4b11      	ldr	r3, [pc, #68]	; (796c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    7926:	4a12      	ldr	r2, [pc, #72]	; (7970 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x61c>)
    7928:	f44f 7183 	mov.w	r1, #262	; 0x106
    792c:	4811      	ldr	r0, [pc, #68]	; (7974 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    792e:	f008 ff43 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7932:	2000      	movs	r0, #0
    7934:	e79d      	b.n	7872 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x51e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7936:	2400      	movs	r4, #0
    7938:	e7a2      	b.n	7880 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x52c>
    FLATBUFFERS_ASSERT(i < size());
    793a:	4b0c      	ldr	r3, [pc, #48]	; (796c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    793c:	4a0f      	ldr	r2, [pc, #60]	; (797c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x628>)
    793e:	f44f 7183 	mov.w	r1, #262	; 0x106
    7942:	480c      	ldr	r0, [pc, #48]	; (7974 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    7944:	f008 ff38 	bl	107b8 <__assert_func>
      TF_LITE_REPORT_ERROR(error_reporter_,
    7948:	4632      	mov	r2, r6
    794a:	490d      	ldr	r1, [pc, #52]	; (7980 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x62c>)
    794c:	68a8      	ldr	r0, [r5, #8]
    794e:	f00c f942 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    7952:	2301      	movs	r3, #1
    7954:	e512      	b.n	737c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
  TF_LITE_ENSURE_STATUS(ResetVariableTensors());
    7956:	4628      	mov	r0, r5
    7958:	f00b fde1 	bl	1351e <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv>
    795c:	4603      	mov	r3, r0
    795e:	2800      	cmp	r0, #0
    7960:	f47f ad0c 	bne.w	737c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
  tensors_allocated_ = true;
    7964:	2201      	movs	r2, #1
    7966:	f885 2088 	strb.w	r2, [r5, #136]	; 0x88
  return kTfLiteOk;
    796a:	e507      	b.n	737c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
    796c:	00024cf4 	.word	0x00024cf4
    7970:	00024e44 	.word	0x00024e44
    7974:	00024dc0 	.word	0x00024dc0
    7978:	00025ea4 	.word	0x00025ea4
    797c:	00024d00 	.word	0x00024d00
    7980:	00025ef0 	.word	0x00025ef0

00007984 <_ZN6tflite16MicroInterpreter6InvokeEv>:
TfLiteStatus MicroInterpreter::Invoke() {
    7984:	b510      	push	{r4, lr}
    7986:	4604      	mov	r4, r0
  if (initialization_status_ != kTfLiteOk) {
    7988:	f890 3089 	ldrb.w	r3, [r0, #137]	; 0x89
    798c:	b95b      	cbnz	r3, 79a6 <_ZN6tflite16MicroInterpreter6InvokeEv+0x22>
  if (!tensors_allocated_) {
    798e:	f890 3088 	ldrb.w	r3, [r0, #136]	; 0x88
    7992:	b913      	cbnz	r3, 799a <_ZN6tflite16MicroInterpreter6InvokeEv+0x16>
    TF_LITE_ENSURE_OK(&context_, AllocateTensors());
    7994:	f7ff fcde 	bl	7354 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>
    7998:	b920      	cbnz	r0, 79a4 <_ZN6tflite16MicroInterpreter6InvokeEv+0x20>
  return graph_.InvokeSubgraph(0);
    799a:	2100      	movs	r1, #0
    799c:	f104 006c 	add.w	r0, r4, #108	; 0x6c
    79a0:	f7fe ff04 	bl	67ac <_ZN6tflite10MicroGraph14InvokeSubgraphEi>
}
    79a4:	bd10      	pop	{r4, pc}
    TF_LITE_REPORT_ERROR(error_reporter_,
    79a6:	4903      	ldr	r1, [pc, #12]	; (79b4 <_ZN6tflite16MicroInterpreter6InvokeEv+0x30>)
    79a8:	6880      	ldr	r0, [r0, #8]
    79aa:	f00c f914 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    79ae:	2001      	movs	r0, #1
    79b0:	e7f8      	b.n	79a4 <_ZN6tflite16MicroInterpreter6InvokeEv+0x20>
    79b2:	bf00      	nop
    79b4:	00025f18 	.word	0x00025f18

000079b8 <_ZN6tflite14MicroAllocatorC1EPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>:
  return kTfLiteOk;
}

}  // namespace internal

MicroAllocator::MicroAllocator(SimpleMemoryAllocator* memory_allocator,
    79b8:	b410      	push	{r4}
                               ErrorReporter* error_reporter)
    : memory_allocator_(memory_allocator),
      error_reporter_(error_reporter),
      model_is_allocating_(false) {}
    79ba:	4c05      	ldr	r4, [pc, #20]	; (79d0 <_ZN6tflite14MicroAllocatorC1EPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x18>)
    79bc:	6004      	str	r4, [r0, #0]
    79be:	6041      	str	r1, [r0, #4]
    79c0:	60c2      	str	r2, [r0, #12]
    79c2:	2200      	movs	r2, #0
    79c4:	7402      	strb	r2, [r0, #16]
    79c6:	6142      	str	r2, [r0, #20]
    79c8:	6182      	str	r2, [r0, #24]
    79ca:	bc10      	pop	{r4}
    79cc:	4770      	bx	lr
    79ce:	bf00      	nop
    79d0:	00026664 	.word	0x00026664

000079d4 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi>:
  return memory_allocator_->AllocateFromTail(bytes, kBufferAlignment);
}

TfLiteStatus MicroAllocator::RequestScratchBufferInArena(size_t bytes,
                                                         int subgraph_idx,
                                                         int* buffer_idx) {
    79d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    79d6:	4605      	mov	r5, r0
    79d8:	460f      	mov	r7, r1
    79da:	461e      	mov	r6, r3
  // All scratch buffer requests are stored in the head section of the arena
  // when a model is in the prepare phase. First align a scratch buffer request
  // pointer to the start of the head:
  internal::ScratchBufferRequest* requests = GetScratchBufferRequests();
    79dc:	f00b fe9c 	bl	13718 <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>

  // Count the number of requested scratch buffers for the current node:
  size_t current_node_request_count = 0;
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
    79e0:	2200      	movs	r2, #0
  size_t current_node_request_count = 0;
    79e2:	4613      	mov	r3, r2
    79e4:	e000      	b.n	79e8 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x14>
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
    79e6:	3201      	adds	r2, #1
    79e8:	696c      	ldr	r4, [r5, #20]
    79ea:	4294      	cmp	r4, r2
    79ec:	d907      	bls.n	79fe <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x2a>
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
    79ee:	eb00 04c2 	add.w	r4, r0, r2, lsl #3
    79f2:	6864      	ldr	r4, [r4, #4]
    79f4:	f1b4 3fff 	cmp.w	r4, #4294967295
    79f8:	d1f5      	bne.n	79e6 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x12>
      ++current_node_request_count;
    79fa:	3301      	adds	r3, #1
    79fc:	e7f3      	b.n	79e6 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x12>
    }
  }

  // First, ensure that the per-kernel request has not exceeded the limit:
  if (current_node_request_count >= kMaxScratchBuffersPerOp) {
    79fe:	2b0b      	cmp	r3, #11
    7a00:	d80d      	bhi.n	7a1e <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x4a>
        kMaxScratchBuffersPerOp);
    return kTfLiteError;
  }

  // Initialize and assign values for the request at the current index:
  internal::ScratchBufferRequest* current_request =
    7a02:	eb00 03c4 	add.w	r3, r0, r4, lsl #3
      &requests[scratch_buffer_request_count_];
  *current_request = {};
  // Assign -1 as a sentinel value that will be updated when the node finishes
  // allocating:
  current_request->bytes = bytes;
    7a06:	f840 7034 	str.w	r7, [r0, r4, lsl #3]
  current_request->node_idx = kUnassignedScratchBufferRequestIndex;
    7a0a:	f04f 32ff 	mov.w	r2, #4294967295
    7a0e:	605a      	str	r2, [r3, #4]

  // Assign the current request index to the out-param:
  *buffer_idx = scratch_buffer_request_count_;
    7a10:	696b      	ldr	r3, [r5, #20]
    7a12:	6033      	str	r3, [r6, #0]

  // Bump the request count to prepare for the next request:
  ++scratch_buffer_request_count_;
    7a14:	696b      	ldr	r3, [r5, #20]
    7a16:	3301      	adds	r3, #1
    7a18:	616b      	str	r3, [r5, #20]
  return kTfLiteOk;
    7a1a:	2000      	movs	r0, #0
}
    7a1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TF_LITE_REPORT_ERROR(
    7a1e:	220c      	movs	r2, #12
    7a20:	4902      	ldr	r1, [pc, #8]	; (7a2c <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x58>)
    7a22:	68e8      	ldr	r0, [r5, #12]
    7a24:	f00c f8d7 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    7a28:	2001      	movs	r0, #1
    7a2a:	e7f7      	b.n	7a1c <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x48>
    7a2c:	00025f48 	.word	0x00025f48

00007a30 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE>:
size_t MicroAllocator::used_bytes() const {
  return memory_allocator_->GetUsedBytes();
}

TfLiteStatus MicroAllocator::AllocateNodeAndRegistrations(
    const Model* model, SubgraphAllocations* subgraph_allocations) {
    7a30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TFLITE_DCHECK(subgraph_allocations != nullptr);
    7a34:	b122      	cbz	r2, 7a40 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x10>
    7a36:	4607      	mov	r7, r0
    7a38:	460e      	mov	r6, r1
    7a3a:	4690      	mov	r8, r2

  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7a3c:	2500      	movs	r5, #0
    7a3e:	e029      	b.n	7a94 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x64>
  TFLITE_DCHECK(subgraph_allocations != nullptr);
    7a40:	f00e fae5 	bl	1600e <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7a44:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7a46:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7a48:	b390      	cbz	r0, 7ab0 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x80>
    7a4a:	4620      	mov	r0, r4
    7a4c:	f00b fb7a 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7a50:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7a52:	6820      	ldr	r0, [r4, #0]
    7a54:	f00a f91d 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7a58:	4285      	cmp	r5, r0
    7a5a:	d23a      	bcs.n	7ad2 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xa2>
    7a5c:	6820      	ldr	r0, [r4, #0]
    7a5e:	f00a f918 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7a62:	4285      	cmp	r5, r0
    7a64:	d226      	bcs.n	7ab4 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x84>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7a66:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7a68:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7a6c:	4620      	mov	r0, r4
    7a6e:	f00b fb69 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
       subgraph_idx++) {
    const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
    TFLITE_DCHECK(subgraph != nullptr);
    7a72:	1820      	adds	r0, r4, r0
    7a74:	d025      	beq.n	7ac2 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x92>

    uint32_t operators_size = NumSubgraphOperators(subgraph);
    7a76:	f00b fc1b 	bl	132b0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>

    // Initialize NodeAndRegistrations for the subgraph.
    NodeAndRegistration* output = reinterpret_cast<NodeAndRegistration*>(
        memory_allocator_->AllocateFromTail(
    7a7a:	687b      	ldr	r3, [r7, #4]
            sizeof(NodeAndRegistration) * operators_size,
            alignof(NodeAndRegistration)));
    7a7c:	681a      	ldr	r2, [r3, #0]
    7a7e:	68d4      	ldr	r4, [r2, #12]
        memory_allocator_->AllocateFromTail(
    7a80:	2204      	movs	r2, #4
    7a82:	212c      	movs	r1, #44	; 0x2c
    7a84:	fb01 f100 	mul.w	r1, r1, r0
    7a88:	4618      	mov	r0, r3
    7a8a:	47a0      	blx	r4
    if (output == nullptr) {
    7a8c:	b1d8      	cbz	r0, 7ac6 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x96>
      TF_LITE_REPORT_ERROR(
          error_reporter_,
          "Failed to allocate memory for node_and_registrations.");
      return kTfLiteError;
    }
    subgraph_allocations[subgraph_idx].node_and_registrations = output;
    7a8e:	f848 0035 	str.w	r0, [r8, r5, lsl #3]
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7a92:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    7a94:	4630      	mov	r0, r6
    7a96:	f00b fb5b 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7a9a:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7a9c:	4620      	mov	r0, r4
    7a9e:	f00b fb5d 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7aa2:	2808      	cmp	r0, #8
    7aa4:	d9ce      	bls.n	7a44 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x14>
    7aa6:	f104 0008 	add.w	r0, r4, #8
    7aaa:	f00b fb57 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7aae:	e7ca      	b.n	7a46 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x16>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7ab0:	2400      	movs	r4, #0
    7ab2:	e7ce      	b.n	7a52 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x22>
    FLATBUFFERS_ASSERT(i < size());
    7ab4:	4b08      	ldr	r3, [pc, #32]	; (7ad8 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xa8>)
    7ab6:	4a09      	ldr	r2, [pc, #36]	; (7adc <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xac>)
    7ab8:	f44f 7183 	mov.w	r1, #262	; 0x106
    7abc:	4808      	ldr	r0, [pc, #32]	; (7ae0 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xb0>)
    7abe:	f008 fe7b 	bl	107b8 <__assert_func>
    TFLITE_DCHECK(subgraph != nullptr);
    7ac2:	f00e faa4 	bl	1600e <abort>
      TF_LITE_REPORT_ERROR(
    7ac6:	4907      	ldr	r1, [pc, #28]	; (7ae4 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xb4>)
    7ac8:	68f8      	ldr	r0, [r7, #12]
    7aca:	f00c f884 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    7ace:	2001      	movs	r0, #1
    7ad0:	e000      	b.n	7ad4 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xa4>
  }
  return kTfLiteOk;
    7ad2:	2000      	movs	r0, #0
}
    7ad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7ad8:	00024cf4 	.word	0x00024cf4
    7adc:	00024e44 	.word	0x00024e44
    7ae0:	00024dc0 	.word	0x00024dc0
    7ae4:	00025f80 	.word	0x00025f80

00007ae8 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE>:
    ScratchBufferHandle** scratch_buffer_handles) {
    7ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7aec:	b083      	sub	sp, #12
    7aee:	4605      	mov	r5, r0
    7af0:	4698      	mov	r8, r3
  if (!model_is_allocating_) {
    7af2:	7c03      	ldrb	r3, [r0, #16]
    7af4:	b11b      	cbz	r3, 7afe <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x16>
    7af6:	460f      	mov	r7, r1
    7af8:	4691      	mov	r9, r2
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7afa:	2600      	movs	r6, #0
    7afc:	e043      	b.n	7b86 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x9e>
    TF_LITE_REPORT_ERROR(error_reporter_,
    7afe:	4930      	ldr	r1, [pc, #192]	; (7bc0 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xd8>)
    7b00:	68c0      	ldr	r0, [r0, #12]
    7b02:	f00c f868 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    7b06:	2301      	movs	r3, #1
    7b08:	e055      	b.n	7bb6 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xce>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7b0a:	f104 0008 	add.w	r0, r4, #8
    7b0e:	f00b fb25 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7b12:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7b14:	2800      	cmp	r0, #0
    7b16:	d041      	beq.n	7b9c <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xb4>
    7b18:	4620      	mov	r0, r4
    7b1a:	f00b fb13 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7b1e:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7b20:	6820      	ldr	r0, [r4, #0]
    7b22:	f00a f8b6 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7b26:	4286      	cmp	r6, r0
    7b28:	d243      	bcs.n	7bb2 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xca>
    7b2a:	6820      	ldr	r0, [r4, #0]
    7b2c:	f00a f8b1 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7b30:	4286      	cmp	r6, r0
    7b32:	d235      	bcs.n	7ba0 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xb8>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7b34:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7b36:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7b3a:	4620      	mov	r0, r4
    7b3c:	f00b fb02 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    TFLITE_DCHECK(subgraph != nullptr);
    7b40:	1824      	adds	r4, r4, r0
    7b42:	d034      	beq.n	7bae <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xc6>
    TF_LITE_ENSURE_STATUS(AllocateScratchBufferHandles(
    7b44:	682b      	ldr	r3, [r5, #0]
    7b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    7b48:	696a      	ldr	r2, [r5, #20]
    7b4a:	4641      	mov	r1, r8
    7b4c:	4628      	mov	r0, r5
    7b4e:	4798      	blx	r3
    7b50:	4603      	mov	r3, r0
    7b52:	bb80      	cbnz	r0, 7bb6 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xce>
    TF_LITE_ENSURE_STATUS(CommitStaticMemoryPlan(
    7b54:	682b      	ldr	r3, [r5, #0]
    7b56:	f8d3 b02c 	ldr.w	fp, [r3, #44]	; 0x2c
    7b5a:	eb09 0ac6 	add.w	sl, r9, r6, lsl #3
    7b5e:	9600      	str	r6, [sp, #0]
    7b60:	f8d8 3000 	ldr.w	r3, [r8]
    7b64:	f8da 2004 	ldr.w	r2, [sl, #4]
    7b68:	4639      	mov	r1, r7
    7b6a:	4628      	mov	r0, r5
    7b6c:	47d8      	blx	fp
    7b6e:	4603      	mov	r3, r0
    7b70:	bb08      	cbnz	r0, 7bb6 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xce>
    TF_LITE_ENSURE_STATUS(AllocateVariables(
    7b72:	682b      	ldr	r3, [r5, #0]
    7b74:	6a1b      	ldr	r3, [r3, #32]
    7b76:	f8da 2004 	ldr.w	r2, [sl, #4]
    7b7a:	4621      	mov	r1, r4
    7b7c:	4628      	mov	r0, r5
    7b7e:	4798      	blx	r3
    7b80:	4603      	mov	r3, r0
    7b82:	b9c0      	cbnz	r0, 7bb6 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xce>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7b84:	3601      	adds	r6, #1
    return data_ - ReadScalar<soffset_t>(data_);
    7b86:	4638      	mov	r0, r7
    7b88:	f00b fae2 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7b8c:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7b8e:	4620      	mov	r0, r4
    7b90:	f00b fae4 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7b94:	2808      	cmp	r0, #8
    7b96:	d8b8      	bhi.n	7b0a <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x22>
    7b98:	2000      	movs	r0, #0
    7b9a:	e7ba      	b.n	7b12 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x2a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7b9c:	2400      	movs	r4, #0
    7b9e:	e7bf      	b.n	7b20 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x38>
    FLATBUFFERS_ASSERT(i < size());
    7ba0:	4b08      	ldr	r3, [pc, #32]	; (7bc4 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xdc>)
    7ba2:	4a09      	ldr	r2, [pc, #36]	; (7bc8 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xe0>)
    7ba4:	f44f 7183 	mov.w	r1, #262	; 0x106
    7ba8:	4808      	ldr	r0, [pc, #32]	; (7bcc <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xe4>)
    7baa:	f008 fe05 	bl	107b8 <__assert_func>
    TFLITE_DCHECK(subgraph != nullptr);
    7bae:	f00e fa2e 	bl	1600e <abort>
  model_is_allocating_ = false;
    7bb2:	2300      	movs	r3, #0
    7bb4:	742b      	strb	r3, [r5, #16]
}
    7bb6:	4618      	mov	r0, r3
    7bb8:	b003      	add	sp, #12
    7bba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7bbe:	bf00      	nop
    7bc0:	00025fb8 	.word	0x00025fb8
    7bc4:	00024cf4 	.word	0x00024cf4
    7bc8:	00024e44 	.word	0x00024e44
    7bcc:	00024dc0 	.word	0x00024dc0

00007bd0 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>:
    const flatbuffers::Vector<flatbuffers::Offset<Buffer>>* buffers) {
    7bd0:	b570      	push	{r4, r5, r6, lr}
    7bd2:	4606      	mov	r6, r0
    7bd4:	460d      	mov	r5, r1
    return data_ - ReadScalar<soffset_t>(data_);
    7bd6:	f00b fabb 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7bda:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7bdc:	4620      	mov	r0, r4
    7bde:	f00b fabd 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7be2:	2808      	cmp	r0, #8
    7be4:	d923      	bls.n	7c2e <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x5e>
    7be6:	f104 0008 	add.w	r0, r4, #8
    7bea:	f00b fab7 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    7bee:	b300      	cbz	r0, 7c32 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x62>
    7bf0:	4430      	add	r0, r6
    7bf2:	f00b faa7 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7bf6:	4606      	mov	r6, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7bf8:	6828      	ldr	r0, [r5, #0]
    7bfa:	f00a f84a 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7bfe:	42b0      	cmp	r0, r6
    7c00:	d919      	bls.n	7c36 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x66>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7c02:	1d2c      	adds	r4, r5, #4
    p += i * sizeof(uoffset_t);
    7c04:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7c08:	4620      	mov	r0, r4
    7c0a:	f00b fa9b 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
  if (auto* buffer = (*buffers)[flatbuffer_tensor.buffer()]) {
    7c0e:	1824      	adds	r4, r4, r0
    7c10:	d025      	beq.n	7c5e <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x8e>
    return GetPointer<const flatbuffers::Vector<uint8_t> *>(VT_DATA);
    7c12:	4625      	mov	r5, r4
    return data_ - ReadScalar<soffset_t>(data_);
    7c14:	4620      	mov	r0, r4
    7c16:	f00b fa9b 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7c1a:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7c1c:	4620      	mov	r0, r4
    7c1e:	f00b fa9d 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7c22:	2804      	cmp	r0, #4
    7c24:	d90e      	bls.n	7c44 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x74>
    7c26:	1d20      	adds	r0, r4, #4
    7c28:	f00b fa98 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7c2c:	e00b      	b.n	7c46 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x76>
    7c2e:	2000      	movs	r0, #0
    7c30:	e7dd      	b.n	7bee <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x1e>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    7c32:	2600      	movs	r6, #0
    7c34:	e7e0      	b.n	7bf8 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x28>
    FLATBUFFERS_ASSERT(i < size());
    7c36:	4b0d      	ldr	r3, [pc, #52]	; (7c6c <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x9c>)
    7c38:	4a0d      	ldr	r2, [pc, #52]	; (7c70 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0xa0>)
    7c3a:	f44f 7183 	mov.w	r1, #262	; 0x106
    7c3e:	480d      	ldr	r0, [pc, #52]	; (7c74 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0xa4>)
    7c40:	f008 fdba 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7c44:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7c46:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7c48:	b158      	cbz	r0, 7c62 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x92>
    7c4a:	4628      	mov	r0, r5
    7c4c:	f00b fa7a 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7c50:	182c      	adds	r4, r5, r0
    if (auto* array = buffer->data()) {
    7c52:	b124      	cbz	r4, 7c5e <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x8e>
  uoffset_t size() const { return EndianScalar(length_); }
    7c54:	6820      	ldr	r0, [r4, #0]
    7c56:	f00a f81c 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      if (array->size()) {
    7c5a:	b120      	cbz	r0, 7c66 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x96>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7c5c:	3404      	adds	r4, #4
}
    7c5e:	4620      	mov	r0, r4
    7c60:	bd70      	pop	{r4, r5, r6, pc}
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7c62:	2400      	movs	r4, #0
    7c64:	e7f5      	b.n	7c52 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x82>
  void* out_buffer = nullptr;
    7c66:	2400      	movs	r4, #0
  return out_buffer;
    7c68:	e7f9      	b.n	7c5e <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x8e>
    7c6a:	bf00      	nop
    7c6c:	00024cf4 	.word	0x00024cf4
    7c70:	00026004 	.word	0x00026004
    7c74:	00024dc0 	.word	0x00024dc0

00007c78 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii>:
TfLiteTensor* MicroAllocator::AllocatePersistentTfLiteTensor(
    const Model* model, const SubgraphAllocations* subgraph_allocations,
    int tensor_index, int subgraph_index) {
    7c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7c7c:	b082      	sub	sp, #8
    7c7e:	4606      	mov	r6, r0
    7c80:	460f      	mov	r7, r1
    7c82:	4690      	mov	r8, r2
    7c84:	461d      	mov	r5, r3
    7c86:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
    return data_ - ReadScalar<soffset_t>(data_);
    7c8a:	4608      	mov	r0, r1
    7c8c:	f00b fa60 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7c90:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7c92:	4620      	mov	r0, r4
    7c94:	f00b fa62 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7c98:	2808      	cmp	r0, #8
    7c9a:	d93e      	bls.n	7d1a <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xa2>
    7c9c:	f104 0008 	add.w	r0, r4, #8
    7ca0:	f00b fa5c 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7ca4:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7ca6:	2800      	cmp	r0, #0
    7ca8:	d039      	beq.n	7d1e <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xa6>
    7caa:	4620      	mov	r0, r4
    7cac:	f00b fa4a 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7cb0:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7cb2:	6820      	ldr	r0, [r4, #0]
    7cb4:	f009 ffed 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7cb8:	4581      	cmp	r9, r0
    7cba:	d232      	bcs.n	7d22 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xaa>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7cbc:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7cbe:	eb04 0489 	add.w	r4, r4, r9, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7cc2:	4620      	mov	r0, r4
    7cc4:	f00b fa3e 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_index);
  TFLITE_DCHECK(subgraph != nullptr);
    7cc8:	42c4      	cmn	r4, r0
    7cca:	d031      	beq.n	7d30 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xb8>

  // This value is allocated from persistent arena space. It is guaranteed to be
  // around for the lifetime of the application.
  TfLiteTensor* tensor = AllocatePersistentTfLiteTensorInternal();
    7ccc:	6833      	ldr	r3, [r6, #0]
    7cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    7cd0:	4630      	mov	r0, r6
    7cd2:	4798      	blx	r3
    7cd4:	4604      	mov	r4, r0
  // Populate any fields from the flatbuffer, since this TfLiteTensor struct is
  // allocated in the persistent section of the arena, ensure that additional
  // allocations also take place in that section of the arena.
  if (PopulateTfLiteTensorFromFlatbuffer(
          model, tensor, tensor_index, subgraph_index,
          /*allocate_temp=*/false) != kTfLiteOk) {
    7cd6:	6833      	ldr	r3, [r6, #0]
    7cd8:	f8d3 a028 	ldr.w	sl, [r3, #40]	; 0x28
  if (PopulateTfLiteTensorFromFlatbuffer(
    7cdc:	2300      	movs	r3, #0
    7cde:	9301      	str	r3, [sp, #4]
    7ce0:	f8cd 9000 	str.w	r9, [sp]
    7ce4:	462b      	mov	r3, r5
    7ce6:	4602      	mov	r2, r0
    7ce8:	4639      	mov	r1, r7
    7cea:	4630      	mov	r0, r6
    7cec:	47d0      	blx	sl
    7cee:	bb08      	cbnz	r0, 7d34 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xbc>
                         "Failed to populate a persistent TfLiteTensor struct "
                         "from flatbuffer data!");
    return nullptr;
  }

  if (subgraph_allocations != nullptr) {
    7cf0:	f1b8 0f00 	cmp.w	r8, #0
    7cf4:	d00d      	beq.n	7d12 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x9a>
    // Tensor buffers that are allocated at runtime (e.g. non-weight buffers)
    // and not located in the flatbuffer are stored on the pre-allocated list of
    // TfLiteEvalTensors structs. These structs are the source of truth, simply
    // point the corresponding buffer to the new TfLiteTensor data value.
    tensor->data.data =
        subgraph_allocations[subgraph_index].tensors[tensor_index].data.data;
    7cf6:	eb08 08c9 	add.w	r8, r8, r9, lsl #3
    7cfa:	f8d8 3004 	ldr.w	r3, [r8, #4]
    7cfe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    7d02:	00ad      	lsls	r5, r5, #2
    7d04:	595b      	ldr	r3, [r3, r5]
    tensor->data.data =
    7d06:	6063      	str	r3, [r4, #4]
    // TfLiteEvalTensor structs must also be the source of truth for the
    // TfLiteTensor dims.
    tensor->dims =
        subgraph_allocations[subgraph_index].tensors[tensor_index].dims;
    7d08:	f8d8 3004 	ldr.w	r3, [r8, #4]
    7d0c:	441d      	add	r5, r3
    7d0e:	686b      	ldr	r3, [r5, #4]
    tensor->dims =
    7d10:	60a3      	str	r3, [r4, #8]
  }
  return tensor;
}
    7d12:	4620      	mov	r0, r4
    7d14:	b002      	add	sp, #8
    7d16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7d1a:	2000      	movs	r0, #0
    7d1c:	e7c2      	b.n	7ca4 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x2c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7d1e:	2400      	movs	r4, #0
    7d20:	e7c7      	b.n	7cb2 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x3a>
    FLATBUFFERS_ASSERT(i < size());
    7d22:	4b07      	ldr	r3, [pc, #28]	; (7d40 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xc8>)
    7d24:	4a07      	ldr	r2, [pc, #28]	; (7d44 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xcc>)
    7d26:	f44f 7183 	mov.w	r1, #262	; 0x106
    7d2a:	4807      	ldr	r0, [pc, #28]	; (7d48 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xd0>)
    7d2c:	f008 fd44 	bl	107b8 <__assert_func>
  TFLITE_DCHECK(subgraph != nullptr);
    7d30:	f00e f96d 	bl	1600e <abort>
    TF_LITE_REPORT_ERROR(error_reporter_,
    7d34:	4905      	ldr	r1, [pc, #20]	; (7d4c <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xd4>)
    7d36:	68f0      	ldr	r0, [r6, #12]
    7d38:	f00b ff4d 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    7d3c:	2400      	movs	r4, #0
    7d3e:	e7e8      	b.n	7d12 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x9a>
    7d40:	00024cf4 	.word	0x00024cf4
    7d44:	00024e44 	.word	0x00024e44
    7d48:	00024dc0 	.word	0x00024dc0
    7d4c:	000260f8 	.word	0x000260f8

00007d50 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii>:

TfLiteTensor* MicroAllocator::AllocateTempTfLiteTensor(
    const Model* model, const SubgraphAllocations* subgraph_allocations,
    int tensor_index, int subgraph_index) {
    7d50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7d54:	b082      	sub	sp, #8
    7d56:	4680      	mov	r8, r0
    7d58:	460e      	mov	r6, r1
    7d5a:	4617      	mov	r7, r2
    7d5c:	461d      	mov	r5, r3
    7d5e:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
    return data_ - ReadScalar<soffset_t>(data_);
    7d62:	4608      	mov	r0, r1
    7d64:	f00b f9f4 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7d68:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7d6a:	4620      	mov	r0, r4
    7d6c:	f00b f9f6 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7d70:	2808      	cmp	r0, #8
    7d72:	d93e      	bls.n	7df2 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xa2>
    7d74:	f104 0008 	add.w	r0, r4, #8
    7d78:	f00b f9f0 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7d7c:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7d7e:	2800      	cmp	r0, #0
    7d80:	d039      	beq.n	7df6 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xa6>
    7d82:	4620      	mov	r0, r4
    7d84:	f00b f9de 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7d88:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7d8a:	6820      	ldr	r0, [r4, #0]
    7d8c:	f009 ff81 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7d90:	4581      	cmp	r9, r0
    7d92:	d232      	bcs.n	7dfa <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xaa>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7d94:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7d96:	eb04 0489 	add.w	r4, r4, r9, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7d9a:	4620      	mov	r0, r4
    7d9c:	f00b f9d2 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_index);
  TFLITE_DCHECK(subgraph != nullptr);
    7da0:	42c4      	cmn	r4, r0
    7da2:	d031      	beq.n	7e08 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xb8>

  // This value is allocated from temporary arena space. It is guaranteed to be
  // around for at least the scope of the calling function. Since this struct
  // allocation takes place in temp space, no need to own or cleanup.
  TfLiteTensor* tensor =
      reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateTemp(
    7da4:	f8d8 0004 	ldr.w	r0, [r8, #4]
          sizeof(TfLiteTensor), alignof(TfLiteTensor)));
    7da8:	6803      	ldr	r3, [r0, #0]
    7daa:	691b      	ldr	r3, [r3, #16]
      reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateTemp(
    7dac:	2204      	movs	r2, #4
    7dae:	2140      	movs	r1, #64	; 0x40
    7db0:	4798      	blx	r3
    7db2:	4604      	mov	r4, r0
  // Populate any fields from the flatbuffer, since this TfLiteTensor struct is
  // allocated in the temp section of the arena, ensure that additional
  // allocations also take place in that section of the arena.
  if (PopulateTfLiteTensorFromFlatbuffer(model, tensor, tensor_index,
                                         subgraph_index,
                                         /*allocate_temp=*/true) != kTfLiteOk) {
    7db4:	f8d8 3000 	ldr.w	r3, [r8]
    7db8:	f8d3 a028 	ldr.w	sl, [r3, #40]	; 0x28
  if (PopulateTfLiteTensorFromFlatbuffer(model, tensor, tensor_index,
    7dbc:	2301      	movs	r3, #1
    7dbe:	9301      	str	r3, [sp, #4]
    7dc0:	f8cd 9000 	str.w	r9, [sp]
    7dc4:	462b      	mov	r3, r5
    7dc6:	4602      	mov	r2, r0
    7dc8:	4631      	mov	r1, r6
    7dca:	4640      	mov	r0, r8
    7dcc:	47d0      	blx	sl
    7dce:	b9e8      	cbnz	r0, 7e0c <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xbc>
        error_reporter_,
        "Failed to populate a temp TfLiteTensor struct from flatbuffer data!");
    return nullptr;
  }

  if (subgraph_allocations != nullptr) {
    7dd0:	b15f      	cbz	r7, 7dea <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x9a>
    // Tensor buffers that are allocated at runtime (e.g. non-weight buffers)
    // and not located in the flatbuffer are stored on the pre-allocated list of
    // TfLiteEvalTensors structs. These structs are the source of truth, simply
    // point the corresponding buffer to the new TfLiteTensor data value.
    tensor->data.data =
        subgraph_allocations[subgraph_index].tensors[tensor_index].data.data;
    7dd2:	eb07 07c9 	add.w	r7, r7, r9, lsl #3
    7dd6:	687b      	ldr	r3, [r7, #4]
    7dd8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    7ddc:	00ad      	lsls	r5, r5, #2
    7dde:	595b      	ldr	r3, [r3, r5]
    tensor->data.data =
    7de0:	6063      	str	r3, [r4, #4]
    // TfLiteEvalTensor structs must also be the source of truth for the
    // TfLiteTensor dims.
    tensor->dims =
        subgraph_allocations[subgraph_index].tensors[tensor_index].dims;
    7de2:	687b      	ldr	r3, [r7, #4]
    7de4:	441d      	add	r5, r3
    7de6:	686b      	ldr	r3, [r5, #4]
    tensor->dims =
    7de8:	60a3      	str	r3, [r4, #8]
  }
  return tensor;
}
    7dea:	4620      	mov	r0, r4
    7dec:	b002      	add	sp, #8
    7dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7df2:	2000      	movs	r0, #0
    7df4:	e7c2      	b.n	7d7c <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x2c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7df6:	2400      	movs	r4, #0
    7df8:	e7c7      	b.n	7d8a <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x3a>
    FLATBUFFERS_ASSERT(i < size());
    7dfa:	4b08      	ldr	r3, [pc, #32]	; (7e1c <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xcc>)
    7dfc:	4a08      	ldr	r2, [pc, #32]	; (7e20 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xd0>)
    7dfe:	f44f 7183 	mov.w	r1, #262	; 0x106
    7e02:	4808      	ldr	r0, [pc, #32]	; (7e24 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xd4>)
    7e04:	f008 fcd8 	bl	107b8 <__assert_func>
  TFLITE_DCHECK(subgraph != nullptr);
    7e08:	f00e f901 	bl	1600e <abort>
    TF_LITE_REPORT_ERROR(
    7e0c:	4906      	ldr	r1, [pc, #24]	; (7e28 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xd8>)
    7e0e:	f8d8 000c 	ldr.w	r0, [r8, #12]
    7e12:	f00b fee0 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    7e16:	2400      	movs	r4, #0
    7e18:	e7e7      	b.n	7dea <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x9a>
    7e1a:	bf00      	nop
    7e1c:	00024cf4 	.word	0x00024cf4
    7e20:	00024e44 	.word	0x00024e44
    7e24:	00024dc0 	.word	0x00024dc0
    7e28:	00026144 	.word	0x00026144

00007e2c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi>:
    const Model* model, const int32_t** offline_planner_offsets) {
    7e2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7e30:	4607      	mov	r7, r0
    7e32:	460c      	mov	r4, r1
    7e34:	4690      	mov	r8, r2
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::Metadata>> *>(VT_METADATA);
    7e36:	460e      	mov	r6, r1
    return data_ - ReadScalar<soffset_t>(data_);
    7e38:	4608      	mov	r0, r1
    7e3a:	f00b f989 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7e3e:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7e40:	4628      	mov	r0, r5
    7e42:	f00b f98b 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7e46:	2810      	cmp	r0, #16
    7e48:	d904      	bls.n	7e54 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x28>
    7e4a:	f105 0010 	add.w	r0, r5, #16
    7e4e:	f00b f985 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7e52:	e000      	b.n	7e56 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x2a>
    7e54:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7e56:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7e58:	b140      	cbz	r0, 7e6c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x40>
    7e5a:	4620      	mov	r0, r4
    7e5c:	f00b f972 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7e60:	4404      	add	r4, r0
  if (model->metadata()) {
    7e62:	2c00      	cmp	r4, #0
    7e64:	f000 80cc 	beq.w	8000 <CONFIG_MAIN_STACK_SIZE>
    for (size_t i = 0; i < model->metadata()->size(); ++i) {
    7e68:	2500      	movs	r5, #0
    7e6a:	e023      	b.n	7eb4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x88>
    7e6c:	2400      	movs	r4, #0
    7e6e:	e7f8      	b.n	7e62 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x36>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7e70:	2000      	movs	r0, #0
    7e72:	e02c      	b.n	7ece <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0xa2>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7e74:	2400      	movs	r4, #0
    7e76:	e031      	b.n	7edc <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0xb0>
    FLATBUFFERS_ASSERT(i < size());
    7e78:	4b64      	ldr	r3, [pc, #400]	; (800c <CONFIG_MAIN_STACK_SIZE+0xc>)
    7e7a:	4a65      	ldr	r2, [pc, #404]	; (8010 <CONFIG_MAIN_STACK_SIZE+0x10>)
    7e7c:	f44f 7183 	mov.w	r1, #262	; 0x106
    7e80:	4864      	ldr	r0, [pc, #400]	; (8014 <CONFIG_MAIN_STACK_SIZE+0x14>)
    7e82:	f008 fc99 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7e86:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7e88:	eb04 0900 	add.w	r9, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7e8c:	2800      	cmp	r0, #0
    7e8e:	d046      	beq.n	7f1e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0xf2>
    7e90:	4648      	mov	r0, r9
    7e92:	f00b f957 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7e96:	4481      	add	r9, r0
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7e98:	f109 0904 	add.w	r9, r9, #4
      if (strncmp(metadata->name()->c_str(), kOfflineMemAllocMetadata,
    7e9c:	f8df a180 	ldr.w	sl, [pc, #384]	; 8020 <CONFIG_MAIN_STACK_SIZE+0x20>
    7ea0:	4650      	mov	r0, sl
    7ea2:	f7f9 fb37 	bl	1514 <strlen>
    7ea6:	4602      	mov	r2, r0
    7ea8:	4651      	mov	r1, sl
    7eaa:	4648      	mov	r0, r9
    7eac:	f00e fa2c 	bl	16308 <strncmp>
    7eb0:	b3c0      	cbz	r0, 7f24 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0xf8>
    for (size_t i = 0; i < model->metadata()->size(); ++i) {
    7eb2:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    7eb4:	4630      	mov	r0, r6
    7eb6:	f00b f94b 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7eba:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7ebc:	4620      	mov	r0, r4
    7ebe:	f00b f94d 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7ec2:	2810      	cmp	r0, #16
    7ec4:	d9d4      	bls.n	7e70 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x44>
    7ec6:	f104 0010 	add.w	r0, r4, #16
    7eca:	f00b f947 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7ece:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7ed0:	2800      	cmp	r0, #0
    7ed2:	d0cf      	beq.n	7e74 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x48>
    7ed4:	4620      	mov	r0, r4
    7ed6:	f00b f935 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7eda:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7edc:	6820      	ldr	r0, [r4, #0]
    7ede:	f009 fed8 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    7ee2:	4285      	cmp	r5, r0
    7ee4:	f080 808e 	bcs.w	8004 <CONFIG_MAIN_STACK_SIZE+0x4>
    7ee8:	6820      	ldr	r0, [r4, #0]
    7eea:	f009 fed2 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7eee:	4285      	cmp	r5, r0
    7ef0:	d2c2      	bcs.n	7e78 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x4c>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7ef2:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7ef4:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7ef8:	4620      	mov	r0, r4
    7efa:	f00b f923 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7efe:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7f00:	4620      	mov	r0, r4
    7f02:	f00b f925 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7f06:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7f0a:	4648      	mov	r0, r9
    7f0c:	f00b f926 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7f10:	2804      	cmp	r0, #4
    7f12:	d9b8      	bls.n	7e86 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x5a>
    7f14:	f109 0004 	add.w	r0, r9, #4
    7f18:	f00b f920 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7f1c:	e7b4      	b.n	7e88 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x5c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7f1e:	f04f 0900 	mov.w	r9, #0
    7f22:	e7b9      	b.n	7e98 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x6c>
    return data_ - ReadScalar<soffset_t>(data_);
    7f24:	4630      	mov	r0, r6
    7f26:	f00b f913 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7f2a:	eba6 0900 	sub.w	r9, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7f2e:	4648      	mov	r0, r9
    7f30:	f00b f914 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7f34:	280c      	cmp	r0, #12
    7f36:	d94e      	bls.n	7fd6 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1aa>
    7f38:	f109 000c 	add.w	r0, r9, #12
    7f3c:	f00b f90e 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7f40:	eb06 0900 	add.w	r9, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7f44:	2800      	cmp	r0, #0
    7f46:	d048      	beq.n	7fda <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1ae>
    7f48:	4648      	mov	r0, r9
    7f4a:	f00b f8fb 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7f4e:	4481      	add	r9, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7f50:	4620      	mov	r0, r4
    7f52:	f00b f8fd 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7f56:	eba4 0a00 	sub.w	sl, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7f5a:	4650      	mov	r0, sl
    7f5c:	f00b f8fe 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7f60:	2806      	cmp	r0, #6
    7f62:	d93d      	bls.n	7fe0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1b4>
    7f64:	f10a 0006 	add.w	r0, sl, #6
    7f68:	f00b f8f8 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    7f6c:	b3d0      	cbz	r0, 7fe4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1b8>
    7f6e:	4420      	add	r0, r4
    7f70:	f00b f8e8 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7f74:	4682      	mov	sl, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7f76:	f8d9 0000 	ldr.w	r0, [r9]
    7f7a:	f009 fe8a 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7f7e:	4550      	cmp	r0, sl
    7f80:	d933      	bls.n	7fea <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1be>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7f82:	f109 0404 	add.w	r4, r9, #4
    p += i * sizeof(uoffset_t);
    7f86:	eb04 048a 	add.w	r4, r4, sl, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7f8a:	4620      	mov	r0, r4
    7f8c:	f00b f8da 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7f90:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7f92:	4620      	mov	r0, r4
    7f94:	f00b f8dc 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7f98:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7f9c:	4648      	mov	r0, r9
    7f9e:	f00b f8dd 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7fa2:	2804      	cmp	r0, #4
    7fa4:	d928      	bls.n	7ff8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1cc>
    7fa6:	f109 0004 	add.w	r0, r9, #4
    7faa:	f00b f8d7 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7fae:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7fb0:	b320      	cbz	r0, 7ffc <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1d0>
    7fb2:	4620      	mov	r0, r4
    7fb4:	f00b f8c6 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7fb8:	4420      	add	r0, r4
        const size_t nbr_tensors = static_cast<size_t>(metadata_buffer[2]);
    7fba:	68c2      	ldr	r2, [r0, #12]
            reinterpret_cast<const int32_t*>(&metadata_buffer[3]);
    7fbc:	3010      	adds	r0, #16
        *offline_planner_offsets =
    7fbe:	f8c8 0000 	str.w	r0, [r8]
        if (tensor_count_ != nbr_tensors) {
    7fc2:	687b      	ldr	r3, [r7, #4]
    7fc4:	4293      	cmp	r3, r2
    7fc6:	f43f af74 	beq.w	7eb2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x86>
          TF_LITE_REPORT_ERROR(reporter_,
    7fca:	4913      	ldr	r1, [pc, #76]	; (8018 <CONFIG_MAIN_STACK_SIZE+0x18>)
    7fcc:	68f8      	ldr	r0, [r7, #12]
    7fce:	f00b fe02 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
          return kTfLiteError;
    7fd2:	2001      	movs	r0, #1
    7fd4:	e017      	b.n	8006 <CONFIG_MAIN_STACK_SIZE+0x6>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7fd6:	2000      	movs	r0, #0
    7fd8:	e7b2      	b.n	7f40 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x114>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7fda:	f04f 0900 	mov.w	r9, #0
    7fde:	e7b7      	b.n	7f50 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x124>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7fe0:	2000      	movs	r0, #0
    7fe2:	e7c3      	b.n	7f6c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x140>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    7fe4:	f04f 0a00 	mov.w	sl, #0
    7fe8:	e7c5      	b.n	7f76 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x14a>
    FLATBUFFERS_ASSERT(i < size());
    7fea:	4b08      	ldr	r3, [pc, #32]	; (800c <CONFIG_MAIN_STACK_SIZE+0xc>)
    7fec:	4a0b      	ldr	r2, [pc, #44]	; (801c <CONFIG_MAIN_STACK_SIZE+0x1c>)
    7fee:	f44f 7183 	mov.w	r1, #262	; 0x106
    7ff2:	4808      	ldr	r0, [pc, #32]	; (8014 <CONFIG_MAIN_STACK_SIZE+0x14>)
    7ff4:	f008 fbe0 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7ff8:	2000      	movs	r0, #0
    7ffa:	e7d8      	b.n	7fae <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x182>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7ffc:	2000      	movs	r0, #0
    7ffe:	e7dc      	b.n	7fba <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x18e>
  return kTfLiteOk;
    8000:	2000      	movs	r0, #0
    8002:	e000      	b.n	8006 <CONFIG_MAIN_STACK_SIZE+0x6>
    8004:	2000      	movs	r0, #0
}
    8006:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    800a:	bf00      	nop
    800c:	00024cf4 	.word	0x00024cf4
    8010:	00026188 	.word	0x00026188
    8014:	00024dc0 	.word	0x00024dc0
    8018:	00026280 	.word	0x00026280
    801c:	00026004 	.word	0x00026004
    8020:	0002662c 	.word	0x0002662c

00008024 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE>:
SubgraphAllocations* MicroAllocator::StartModelAllocation(const Model* model) {
    8024:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TFLITE_DCHECK(model != nullptr);
    8028:	b349      	cbz	r1, 807e <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x5a>
    802a:	4604      	mov	r4, r0
    802c:	460d      	mov	r5, r1
  if (model_is_allocating_) {
    802e:	7c03      	ldrb	r3, [r0, #16]
    8030:	bb3b      	cbnz	r3, 8082 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x5e>
  model_is_allocating_ = true;
    8032:	2301      	movs	r3, #1
    8034:	7403      	strb	r3, [r0, #16]
  uint8_t* data_allocator_buffer = memory_allocator_->AllocateFromTail(
    8036:	6840      	ldr	r0, [r0, #4]
      sizeof(MicroBuiltinDataAllocator), alignof(MicroBuiltinDataAllocator));
    8038:	6803      	ldr	r3, [r0, #0]
    803a:	68db      	ldr	r3, [r3, #12]
  uint8_t* data_allocator_buffer = memory_allocator_->AllocateFromTail(
    803c:	2204      	movs	r2, #4
    803e:	2108      	movs	r1, #8
    8040:	4798      	blx	r3
      new (data_allocator_buffer) MicroBuiltinDataAllocator(memory_allocator_);
    8042:	4603      	mov	r3, r0
    8044:	b118      	cbz	r0, 804e <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x2a>
    8046:	6862      	ldr	r2, [r4, #4]
      : memory_allocator_(memory_allocator) {}
    8048:	4926      	ldr	r1, [pc, #152]	; (80e4 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xc0>)
    804a:	6001      	str	r1, [r0, #0]
    804c:	6042      	str	r2, [r0, #4]
  builtin_data_allocator_ =
    804e:	60a3      	str	r3, [r4, #8]
  if (InitScratchBufferData() != kTfLiteOk) {
    8050:	4620      	mov	r0, r4
    8052:	f00b fb57 	bl	13704 <_ZN6tflite14MicroAllocator21InitScratchBufferDataEv>
    8056:	2800      	cmp	r0, #0
    8058:	d142      	bne.n	80e0 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xbc>
      memory_allocator_->AllocateFromTail(
    805a:	6867      	ldr	r7, [r4, #4]
          alignof(SubgraphAllocations)));
    805c:	683b      	ldr	r3, [r7, #0]
    805e:	f8d3 800c 	ldr.w	r8, [r3, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    8062:	4628      	mov	r0, r5
    8064:	f00b f874 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8068:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    806a:	4630      	mov	r0, r6
    806c:	f00b f876 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8070:	2808      	cmp	r0, #8
    8072:	d90c      	bls.n	808e <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x6a>
    8074:	f106 0008 	add.w	r0, r6, #8
    8078:	f00b f870 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    807c:	e008      	b.n	8090 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x6c>
  TFLITE_DCHECK(model != nullptr);
    807e:	f00d ffc6 	bl	1600e <abort>
    TF_LITE_REPORT_ERROR(error_reporter_,
    8082:	4919      	ldr	r1, [pc, #100]	; (80e8 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xc4>)
    8084:	68c0      	ldr	r0, [r0, #12]
    8086:	f00b fda6 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    808a:	2600      	movs	r6, #0
    808c:	e01d      	b.n	80ca <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa6>
    808e:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8090:	182e      	adds	r6, r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8092:	b1e8      	cbz	r0, 80d0 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xac>
    8094:	4630      	mov	r0, r6
    8096:	f00b f855 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    809a:	4406      	add	r6, r0
  uoffset_t size() const { return EndianScalar(length_); }
    809c:	6830      	ldr	r0, [r6, #0]
    809e:	f009 fdf8 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      memory_allocator_->AllocateFromTail(
    80a2:	2204      	movs	r2, #4
    80a4:	00c1      	lsls	r1, r0, #3
    80a6:	4638      	mov	r0, r7
    80a8:	47c0      	blx	r8
  if (output == nullptr) {
    80aa:	4606      	mov	r6, r0
    80ac:	b190      	cbz	r0, 80d4 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xb0>
  if (AllocateTfLiteEvalTensors(model, output) != kTfLiteOk ||
    80ae:	6823      	ldr	r3, [r4, #0]
    80b0:	69db      	ldr	r3, [r3, #28]
    80b2:	4602      	mov	r2, r0
    80b4:	4629      	mov	r1, r5
    80b6:	4620      	mov	r0, r4
    80b8:	4798      	blx	r3
    80ba:	b978      	cbnz	r0, 80dc <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xb8>
      AllocateNodeAndRegistrations(model, output) != kTfLiteOk) {
    80bc:	6823      	ldr	r3, [r4, #0]
    80be:	699b      	ldr	r3, [r3, #24]
    80c0:	4632      	mov	r2, r6
    80c2:	4629      	mov	r1, r5
    80c4:	4620      	mov	r0, r4
    80c6:	4798      	blx	r3
  if (AllocateTfLiteEvalTensors(model, output) != kTfLiteOk ||
    80c8:	b940      	cbnz	r0, 80dc <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xb8>
}
    80ca:	4630      	mov	r0, r6
    80cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    80d0:	2600      	movs	r6, #0
    80d2:	e7e3      	b.n	809c <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x78>
    MicroPrintf("Failed to allocate memory for model metadata.");
    80d4:	4805      	ldr	r0, [pc, #20]	; (80ec <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xc8>)
    80d6:	f00a ffb0 	bl	1303a <_Z11MicroPrintfPKcz>
    return nullptr;
    80da:	e7f6      	b.n	80ca <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa6>
    return nullptr;
    80dc:	2600      	movs	r6, #0
    80de:	e7f4      	b.n	80ca <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa6>
    return nullptr;
    80e0:	2600      	movs	r6, #0
    80e2:	e7f2      	b.n	80ca <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa6>
    80e4:	0002664c 	.word	0x0002664c
    80e8:	000262cc 	.word	0x000262cc
    80ec:	00026324 	.word	0x00026324

000080f0 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor>:
    subgraph_allocations[subgraph_idx].tensors = tensors;
  }
  return kTfLiteOk;
}
TfLiteStatus MicroAllocator::AllocateVariables(const SubGraph* subgraph,
                                               TfLiteEvalTensor* eval_tensors) {
    80f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    80f4:	b083      	sub	sp, #12
    80f6:	4680      	mov	r8, r0
    80f8:	460e      	mov	r6, r1
    80fa:	4617      	mov	r7, r2
  for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
    80fc:	2500      	movs	r5, #0
    80fe:	e013      	b.n	8128 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x38>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8100:	2000      	movs	r0, #0
    8102:	e01d      	b.n	8140 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x50>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8104:	2400      	movs	r4, #0
    8106:	e022      	b.n	814e <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x5e>
    FLATBUFFERS_ASSERT(i < size());
    8108:	4b31      	ldr	r3, [pc, #196]	; (81d0 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xe0>)
    810a:	4a32      	ldr	r2, [pc, #200]	; (81d4 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xe4>)
    810c:	f44f 7183 	mov.w	r1, #262	; 0x106
    8110:	4831      	ldr	r0, [pc, #196]	; (81d8 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xe8>)
    8112:	f008 fb51 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8116:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8118:	b118      	cbz	r0, 8122 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x32>
    811a:	4420      	add	r0, r4
    811c:	f00b f8e7 	bl	132ee <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    8120:	e000      	b.n	8124 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x34>
    8122:	2000      	movs	r0, #0
    auto* tensor = subgraph->tensors()->Get(i);
    if (tensor->is_variable()) {
    8124:	bb98      	cbnz	r0, 818e <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x9e>
  for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
    8126:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    8128:	4630      	mov	r0, r6
    812a:	f00b f811 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    812e:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8130:	4620      	mov	r0, r4
    8132:	f00b f813 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8136:	2804      	cmp	r0, #4
    8138:	d9e2      	bls.n	8100 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x10>
    813a:	1d20      	adds	r0, r4, #4
    813c:	f00b f80e 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8140:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8142:	2800      	cmp	r0, #0
    8144:	d0de      	beq.n	8104 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x14>
    8146:	4620      	mov	r0, r4
    8148:	f00a fffc 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    814c:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    814e:	6820      	ldr	r0, [r4, #0]
    8150:	f009 fd9f 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    8154:	4285      	cmp	r5, r0
    8156:	d236      	bcs.n	81c6 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xd6>
    8158:	6820      	ldr	r0, [r4, #0]
    815a:	f009 fd9a 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    815e:	4285      	cmp	r5, r0
    8160:	d2d2      	bcs.n	8108 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x18>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8162:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    8164:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8168:	4620      	mov	r0, r4
    816a:	f00a ffeb 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    816e:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    8170:	4620      	mov	r0, r4
    8172:	f00a ffed 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8176:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    817a:	4648      	mov	r0, r9
    817c:	f00a ffee 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8180:	280e      	cmp	r0, #14
    8182:	d9c8      	bls.n	8116 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x26>
    8184:	f109 000e 	add.w	r0, r9, #14
    8188:	f00a ffe8 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    818c:	e7c4      	b.n	8118 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x28>
      size_t buffer_size;
      TF_LITE_ENSURE_STATUS(
    818e:	eb05 0045 	add.w	r0, r5, r5, lsl #1
    8192:	0084      	lsls	r4, r0, #2
    8194:	a901      	add	r1, sp, #4
    8196:	eb07 0080 	add.w	r0, r7, r0, lsl #2
    819a:	f00a ffb2 	bl	13102 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
    819e:	4603      	mov	r3, r0
    81a0:	b990      	cbnz	r0, 81c8 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xd8>
          TfLiteEvalTensorByteLength(&eval_tensors[i], &buffer_size));

      eval_tensors[i].data.data =
          memory_allocator_->AllocateFromTail(buffer_size, kBufferAlignment);
    81a2:	f8d8 0004 	ldr.w	r0, [r8, #4]
    81a6:	6803      	ldr	r3, [r0, #0]
    81a8:	68db      	ldr	r3, [r3, #12]
    81aa:	2210      	movs	r2, #16
    81ac:	9901      	ldr	r1, [sp, #4]
    81ae:	4798      	blx	r3
      eval_tensors[i].data.data =
    81b0:	5138      	str	r0, [r7, r4]

      if (eval_tensors[i].data.data == nullptr) {
    81b2:	2800      	cmp	r0, #0
    81b4:	d1b7      	bne.n	8126 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x36>
        TF_LITE_REPORT_ERROR(error_reporter_,
    81b6:	9a01      	ldr	r2, [sp, #4]
    81b8:	4908      	ldr	r1, [pc, #32]	; (81dc <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xec>)
    81ba:	f8d8 000c 	ldr.w	r0, [r8, #12]
    81be:	f00b fd0a 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
                             "Failed to allocate variable tensor of size %d",
                             buffer_size);
        return kTfLiteError;
    81c2:	2301      	movs	r3, #1
    81c4:	e000      	b.n	81c8 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xd8>
      }
    }
  }
  return kTfLiteOk;
    81c6:	2300      	movs	r3, #0
}
    81c8:	4618      	mov	r0, r3
    81ca:	b003      	add	sp, #12
    81cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    81d0:	00024cf4 	.word	0x00024cf4
    81d4:	00024fdc 	.word	0x00024fdc
    81d8:	00024dc0 	.word	0x00024dc0
    81dc:	00026354 	.word	0x00026354

000081e0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor>:
                                               TfLiteEvalTensor* eval_tensors) {
    81e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    81e4:	b083      	sub	sp, #12
  TFLITE_DCHECK(eval_tensors != nullptr);
    81e6:	b12b      	cbz	r3, 81f4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x14>
    81e8:	4604      	mov	r4, r0
    81ea:	4688      	mov	r8, r1
    81ec:	4692      	mov	sl, r2
    81ee:	4699      	mov	r9, r3
  for (size_t i = 0; i < tensor_count_; ++i) {
    81f0:	2600      	movs	r6, #0
    81f2:	e04b      	b.n	828c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xac>
  TFLITE_DCHECK(eval_tensors != nullptr);
    81f4:	f00d ff0b 	bl	1600e <abort>
    return data_ - ReadScalar<soffset_t>(data_);
    81f8:	4640      	mov	r0, r8
    81fa:	f00a ffa9 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    81fe:	eba8 0b00 	sub.w	fp, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8202:	4658      	mov	r0, fp
    8204:	f00a ffaa 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8208:	2804      	cmp	r0, #4
    820a:	d92e      	bls.n	826a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x8a>
    820c:	f10b 0004 	add.w	r0, fp, #4
    8210:	f00a ffa4 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8214:	eb08 0b00 	add.w	fp, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8218:	b120      	cbz	r0, 8224 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x44>
    821a:	4658      	mov	r0, fp
    821c:	f00a ff92 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8220:	eb0b 0700 	add.w	r7, fp, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8224:	6838      	ldr	r0, [r7, #0]
    8226:	f009 fd34 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    822a:	4286      	cmp	r6, r0
    822c:	d21f      	bcs.n	826e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x8e>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    822e:	3704      	adds	r7, #4
    p += i * sizeof(uoffset_t);
    8230:	eb07 0786 	add.w	r7, r7, r6, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8234:	4638      	mov	r0, r7
    8236:	f00a ff85 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    823a:	4407      	add	r7, r0
    return data_ - ReadScalar<soffset_t>(data_);
    823c:	4638      	mov	r0, r7
    823e:	f00a ff87 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8242:	eba7 0b00 	sub.w	fp, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8246:	4658      	mov	r0, fp
    8248:	f00a ff88 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    824c:	280e      	cmp	r0, #14
    824e:	d915      	bls.n	827c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x9c>
    8250:	f10b 000e 	add.w	r0, fp, #14
    8254:	f00a ff82 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8258:	b118      	cbz	r0, 8262 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x82>
    825a:	4438      	add	r0, r7
    825c:	f00b f847 	bl	132ee <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    8260:	9001      	str	r0, [sp, #4]
    current->needs_allocating = (eval_tensors[i].data.data == nullptr) &&
    8262:	9b01      	ldr	r3, [sp, #4]
    8264:	b963      	cbnz	r3, 8280 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xa0>
    8266:	2301      	movs	r3, #1
    8268:	e02c      	b.n	82c4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xe4>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    826a:	2000      	movs	r0, #0
    826c:	e7d2      	b.n	8214 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x34>
    FLATBUFFERS_ASSERT(i < size());
    826e:	4bb6      	ldr	r3, [pc, #728]	; (8548 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x368>)
    8270:	4ab6      	ldr	r2, [pc, #728]	; (854c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x36c>)
    8272:	f44f 7183 	mov.w	r1, #262	; 0x106
    8276:	48b6      	ldr	r0, [pc, #728]	; (8550 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x370>)
    8278:	f008 fa9e 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    827c:	2000      	movs	r0, #0
    827e:	e7eb      	b.n	8258 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x78>
    8280:	2300      	movs	r3, #0
    8282:	e01f      	b.n	82c4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xe4>
      current->offline_offset = kOnlinePlannedBuffer;
    8284:	f04f 33ff 	mov.w	r3, #4294967295
    8288:	612b      	str	r3, [r5, #16]
  for (size_t i = 0; i < tensor_count_; ++i) {
    828a:	3601      	adds	r6, #1
    828c:	6863      	ldr	r3, [r4, #4]
    828e:	42b3      	cmp	r3, r6
    8290:	d920      	bls.n	82d4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xf4>
    AllocationInfo* current = &info_[i];
    8292:	6825      	ldr	r5, [r4, #0]
    8294:	eb06 0346 	add.w	r3, r6, r6, lsl #1
    8298:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
    current->output_ptr = &(eval_tensors[i].data.data);
    829c:	009f      	lsls	r7, r3, #2
    829e:	eb09 0083 	add.w	r0, r9, r3, lsl #2
    82a2:	6068      	str	r0, [r5, #4]
    TF_LITE_ENSURE_STATUS(
    82a4:	4629      	mov	r1, r5
    82a6:	f00a ff2c 	bl	13102 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
    82aa:	9001      	str	r0, [sp, #4]
    82ac:	2800      	cmp	r0, #0
    82ae:	f040 8146 	bne.w	853e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x35e>
    current->first_created = -1;
    82b2:	f04f 33ff 	mov.w	r3, #4294967295
    82b6:	60ab      	str	r3, [r5, #8]
    current->last_used = -1;
    82b8:	60eb      	str	r3, [r5, #12]
    current->needs_allocating = (eval_tensors[i].data.data == nullptr) &&
    82ba:	f859 7007 	ldr.w	r7, [r9, r7]
    82be:	2f00      	cmp	r7, #0
    82c0:	d09a      	beq.n	81f8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x18>
    82c2:	2300      	movs	r3, #0
    82c4:	752b      	strb	r3, [r5, #20]
    if (offline_offsets) {
    82c6:	f1ba 0f00 	cmp.w	sl, #0
    82ca:	d0db      	beq.n	8284 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xa4>
      current->offline_offset = offline_offsets[i];
    82cc:	f85a 3026 	ldr.w	r3, [sl, r6, lsl #2]
    82d0:	612b      	str	r3, [r5, #16]
    82d2:	e7da      	b.n	828a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xaa>
  uint32_t operators_size = NumSubgraphOperators(subgraph);
    82d4:	4640      	mov	r0, r8
    82d6:	f00a ffeb 	bl	132b0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
    82da:	4607      	mov	r7, r0
  for (size_t i = 0; i < subgraph->inputs()->size(); ++i) {
    82dc:	f04f 0900 	mov.w	r9, #0
    82e0:	e01f      	b.n	8322 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x142>
    82e2:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    82e4:	eb08 0500 	add.w	r5, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    82e8:	b350      	cbz	r0, 8340 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x160>
    82ea:	4628      	mov	r0, r5
    82ec:	f00a ff2a 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    82f0:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    82f2:	6828      	ldr	r0, [r5, #0]
    82f4:	f009 fccd 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    82f8:	4581      	cmp	r9, r0
    82fa:	d22a      	bcs.n	8352 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x172>
    82fc:	6828      	ldr	r0, [r5, #0]
    82fe:	f009 fcc8 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8302:	4581      	cmp	r9, r0
    8304:	d21e      	bcs.n	8344 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x164>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8306:	3504      	adds	r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    8308:	f855 0029 	ldr.w	r0, [r5, r9, lsl #2]
    830c:	f00a ff1f 	bl	1314e <_ZN11flatbuffers12EndianScalarIiEET_S1_>
    AllocationInfo* current = &info_[tensor_index];
    8310:	6823      	ldr	r3, [r4, #0]
    8312:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    8316:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    current->first_created = 0;
    831a:	2300      	movs	r3, #0
    831c:	6083      	str	r3, [r0, #8]
  for (size_t i = 0; i < subgraph->inputs()->size(); ++i) {
    831e:	f109 0901 	add.w	r9, r9, #1
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_INPUTS);
    8322:	4646      	mov	r6, r8
    return data_ - ReadScalar<soffset_t>(data_);
    8324:	4640      	mov	r0, r8
    8326:	f00a ff13 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    832a:	eba8 0500 	sub.w	r5, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    832e:	4628      	mov	r0, r5
    8330:	f00a ff14 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8334:	2806      	cmp	r0, #6
    8336:	d9d4      	bls.n	82e2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x102>
    8338:	1da8      	adds	r0, r5, #6
    833a:	f00a ff0f 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    833e:	e7d1      	b.n	82e4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x104>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8340:	2500      	movs	r5, #0
    8342:	e7d6      	b.n	82f2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x112>
    FLATBUFFERS_ASSERT(i < size());
    8344:	4b80      	ldr	r3, [pc, #512]	; (8548 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x368>)
    8346:	4a83      	ldr	r2, [pc, #524]	; (8554 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x374>)
    8348:	f44f 7183 	mov.w	r1, #262	; 0x106
    834c:	4880      	ldr	r0, [pc, #512]	; (8550 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x370>)
    834e:	f008 fa33 	bl	107b8 <__assert_func>
  for (size_t i = 0; i < subgraph->outputs()->size(); ++i) {
    8352:	f04f 0800 	mov.w	r8, #0
    8356:	e01e      	b.n	8396 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1b6>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8358:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    835a:	1835      	adds	r5, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    835c:	b348      	cbz	r0, 83b2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1d2>
    835e:	4628      	mov	r0, r5
    8360:	f00a fef0 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8364:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8366:	6828      	ldr	r0, [r5, #0]
    8368:	f009 fc93 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    836c:	4580      	cmp	r8, r0
    836e:	d229      	bcs.n	83c4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1e4>
    8370:	6828      	ldr	r0, [r5, #0]
    8372:	f009 fc8e 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8376:	4580      	cmp	r8, r0
    8378:	d21d      	bcs.n	83b6 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1d6>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    837a:	3504      	adds	r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    837c:	f855 0028 	ldr.w	r0, [r5, r8, lsl #2]
    8380:	f00a fee5 	bl	1314e <_ZN11flatbuffers12EndianScalarIiEET_S1_>
    AllocationInfo* current = &info_[tensor_index];
    8384:	6823      	ldr	r3, [r4, #0]
    8386:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    838a:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    current->last_used = operators_size - 1;
    838e:	1e7b      	subs	r3, r7, #1
    8390:	60c3      	str	r3, [r0, #12]
  for (size_t i = 0; i < subgraph->outputs()->size(); ++i) {
    8392:	f108 0801 	add.w	r8, r8, #1
    return data_ - ReadScalar<soffset_t>(data_);
    8396:	4630      	mov	r0, r6
    8398:	f00a feda 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    839c:	1a35      	subs	r5, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    839e:	4628      	mov	r0, r5
    83a0:	f00a fedc 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    83a4:	2808      	cmp	r0, #8
    83a6:	d9d7      	bls.n	8358 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x178>
    83a8:	f105 0008 	add.w	r0, r5, #8
    83ac:	f00a fed6 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    83b0:	e7d3      	b.n	835a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x17a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    83b2:	2500      	movs	r5, #0
    83b4:	e7d7      	b.n	8366 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x186>
    FLATBUFFERS_ASSERT(i < size());
    83b6:	4b64      	ldr	r3, [pc, #400]	; (8548 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x368>)
    83b8:	4a66      	ldr	r2, [pc, #408]	; (8554 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x374>)
    83ba:	f44f 7183 	mov.w	r1, #262	; 0x106
    83be:	4864      	ldr	r0, [pc, #400]	; (8550 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x370>)
    83c0:	f008 f9fa 	bl	107b8 <__assert_func>
  for (int i = (operators_size - 1); i >= 0; --i) {
    83c4:	3f01      	subs	r7, #1
    83c6:	e08d      	b.n	84e4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x304>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    83c8:	2000      	movs	r0, #0
    83ca:	e09b      	b.n	8504 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x324>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    83cc:	f04f 0900 	mov.w	r9, #0
    83d0:	e0a1      	b.n	8516 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x336>
    FLATBUFFERS_ASSERT(i < size());
    83d2:	4b5d      	ldr	r3, [pc, #372]	; (8548 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x368>)
    83d4:	4a60      	ldr	r2, [pc, #384]	; (8558 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x378>)
    83d6:	f44f 7183 	mov.w	r1, #262	; 0x106
    83da:	485d      	ldr	r0, [pc, #372]	; (8550 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x370>)
    83dc:	f008 f9ec 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    83e0:	2000      	movs	r0, #0
    83e2:	e019      	b.n	8418 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x238>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    83e4:	2500      	movs	r5, #0
    83e6:	e01f      	b.n	8428 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x248>
    FLATBUFFERS_ASSERT(i < size());
    83e8:	4b57      	ldr	r3, [pc, #348]	; (8548 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x368>)
    83ea:	4a5a      	ldr	r2, [pc, #360]	; (8554 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x374>)
    83ec:	f44f 7183 	mov.w	r1, #262	; 0x106
    83f0:	4857      	ldr	r0, [pc, #348]	; (8550 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x370>)
    83f2:	f008 f9e1 	bl	107b8 <__assert_func>
        current->last_used = i;
    83f6:	60c7      	str	r7, [r0, #12]
    for (size_t n = 0; n < op->inputs()->size(); ++n) {
    83f8:	f10a 0a01 	add.w	sl, sl, #1
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_INPUTS);
    83fc:	46c8      	mov	r8, r9
    return data_ - ReadScalar<soffset_t>(data_);
    83fe:	4648      	mov	r0, r9
    8400:	f00a fea6 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8404:	eba9 0500 	sub.w	r5, r9, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8408:	4628      	mov	r0, r5
    840a:	f00a fea7 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    840e:	2806      	cmp	r0, #6
    8410:	d9e6      	bls.n	83e0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x200>
    8412:	1da8      	adds	r0, r5, #6
    8414:	f00a fea2 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8418:	eb09 0500 	add.w	r5, r9, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    841c:	2800      	cmp	r0, #0
    841e:	d0e1      	beq.n	83e4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x204>
    8420:	4628      	mov	r0, r5
    8422:	f00a fe8f 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8426:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8428:	6828      	ldr	r0, [r5, #0]
    842a:	f009 fc32 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    842e:	4582      	cmp	sl, r0
    8430:	d215      	bcs.n	845e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x27e>
    8432:	6828      	ldr	r0, [r5, #0]
    8434:	f009 fc2d 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8438:	4582      	cmp	sl, r0
    843a:	d2d5      	bcs.n	83e8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x208>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    843c:	3504      	adds	r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    843e:	f855 002a 	ldr.w	r0, [r5, sl, lsl #2]
    8442:	f00a fe84 	bl	1314e <_ZN11flatbuffers12EndianScalarIiEET_S1_>
      AllocationInfo* current = &info_[tensor_index];
    8446:	6823      	ldr	r3, [r4, #0]
    8448:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    844c:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
      if (((current->last_used == -1) || (current->last_used < i))) {
    8450:	68c3      	ldr	r3, [r0, #12]
    8452:	f1b3 3fff 	cmp.w	r3, #4294967295
    8456:	d0ce      	beq.n	83f6 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x216>
    8458:	42bb      	cmp	r3, r7
    845a:	dacd      	bge.n	83f8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x218>
    845c:	e7cb      	b.n	83f6 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x216>
    for (size_t n = 0; n < op->outputs()->size(); ++n) {
    845e:	f04f 0900 	mov.w	r9, #0
    8462:	e00d      	b.n	8480 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x2a0>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8464:	2000      	movs	r0, #0
    8466:	e019      	b.n	849c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x2bc>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8468:	2500      	movs	r5, #0
    846a:	e01f      	b.n	84ac <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x2cc>
    FLATBUFFERS_ASSERT(i < size());
    846c:	4b36      	ldr	r3, [pc, #216]	; (8548 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x368>)
    846e:	4a39      	ldr	r2, [pc, #228]	; (8554 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x374>)
    8470:	f44f 7183 	mov.w	r1, #262	; 0x106
    8474:	4836      	ldr	r0, [pc, #216]	; (8550 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x370>)
    8476:	f008 f99f 	bl	107b8 <__assert_func>
        current->first_created = i;
    847a:	6087      	str	r7, [r0, #8]
    for (size_t n = 0; n < op->outputs()->size(); ++n) {
    847c:	f109 0901 	add.w	r9, r9, #1
    return data_ - ReadScalar<soffset_t>(data_);
    8480:	4640      	mov	r0, r8
    8482:	f00a fe65 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8486:	eba8 0500 	sub.w	r5, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    848a:	4628      	mov	r0, r5
    848c:	f00a fe66 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8490:	2808      	cmp	r0, #8
    8492:	d9e7      	bls.n	8464 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x284>
    8494:	f105 0008 	add.w	r0, r5, #8
    8498:	f00a fe60 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    849c:	eb08 0500 	add.w	r5, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    84a0:	2800      	cmp	r0, #0
    84a2:	d0e1      	beq.n	8468 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x288>
    84a4:	4628      	mov	r0, r5
    84a6:	f00a fe4d 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    84aa:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    84ac:	6828      	ldr	r0, [r5, #0]
    84ae:	f009 fbf0 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    84b2:	4581      	cmp	r9, r0
    84b4:	d215      	bcs.n	84e2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x302>
    84b6:	6828      	ldr	r0, [r5, #0]
    84b8:	f009 fbeb 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    84bc:	4581      	cmp	r9, r0
    84be:	d2d5      	bcs.n	846c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x28c>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    84c0:	3504      	adds	r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    84c2:	f855 0029 	ldr.w	r0, [r5, r9, lsl #2]
    84c6:	f00a fe42 	bl	1314e <_ZN11flatbuffers12EndianScalarIiEET_S1_>
      AllocationInfo* current = &info_[tensor_index];
    84ca:	6823      	ldr	r3, [r4, #0]
    84cc:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    84d0:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
      if ((current->first_created == -1) || (current->first_created > i)) {
    84d4:	6883      	ldr	r3, [r0, #8]
    84d6:	f1b3 3fff 	cmp.w	r3, #4294967295
    84da:	d0ce      	beq.n	847a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x29a>
    84dc:	42bb      	cmp	r3, r7
    84de:	ddcd      	ble.n	847c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x29c>
    84e0:	e7cb      	b.n	847a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x29a>
  for (int i = (operators_size - 1); i >= 0; --i) {
    84e2:	3f01      	subs	r7, #1
    84e4:	2f00      	cmp	r7, #0
    84e6:	db28      	blt.n	853a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x35a>
    return data_ - ReadScalar<soffset_t>(data_);
    84e8:	4630      	mov	r0, r6
    84ea:	f00a fe31 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    84ee:	1a35      	subs	r5, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    84f0:	4628      	mov	r0, r5
    84f2:	f00a fe33 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    84f6:	280a      	cmp	r0, #10
    84f8:	f67f af66 	bls.w	83c8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1e8>
    84fc:	f105 000a 	add.w	r0, r5, #10
    8500:	f00a fe2c 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8504:	eb06 0900 	add.w	r9, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8508:	2800      	cmp	r0, #0
    850a:	f43f af5f 	beq.w	83cc <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1ec>
    850e:	4648      	mov	r0, r9
    8510:	f00a fe18 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8514:	4481      	add	r9, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8516:	f8d9 0000 	ldr.w	r0, [r9]
    851a:	f009 fbba 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    851e:	4287      	cmp	r7, r0
    8520:	f4bf af57 	bcs.w	83d2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1f2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8524:	f109 0904 	add.w	r9, r9, #4
    p += i * sizeof(uoffset_t);
    8528:	eb09 0987 	add.w	r9, r9, r7, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    852c:	4648      	mov	r0, r9
    852e:	f00a fe09 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8532:	4481      	add	r9, r0
    for (size_t n = 0; n < op->inputs()->size(); ++n) {
    8534:	f04f 0a00 	mov.w	sl, #0
    8538:	e760      	b.n	83fc <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x21c>
  return kTfLiteOk;
    853a:	2300      	movs	r3, #0
    853c:	9301      	str	r3, [sp, #4]
}
    853e:	9801      	ldr	r0, [sp, #4]
    8540:	b003      	add	sp, #12
    8542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8546:	bf00      	nop
    8548:	00024cf4 	.word	0x00024cf4
    854c:	00024fdc 	.word	0x00024fdc
    8550:	00024dc0 	.word	0x00024dc0
    8554:	00024d00 	.word	0x00024d00
    8558:	00025b2c 	.word	0x00025b2c

0000855c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor>:
    ErrorReporter* error_reporter, TfLiteTensor* result) {
    855c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8560:	b083      	sub	sp, #12
    8562:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
    8566:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  TFLITE_DCHECK(result != nullptr);
    8568:	b31d      	cbz	r5, 85b2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x56>
    856a:	4607      	mov	r7, r0
    856c:	4688      	mov	r8, r1
    856e:	4614      	mov	r4, r2
    8570:	469a      	mov	sl, r3
  *result = {};
    8572:	2240      	movs	r2, #64	; 0x40
    8574:	2100      	movs	r1, #0
    8576:	4628      	mov	r0, r5
    8578:	f00d fd62 	bl	16040 <memset>
    return data_ - ReadScalar<soffset_t>(data_);
    857c:	4620      	mov	r0, r4
    857e:	f00a fde7 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8582:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8584:	4630      	mov	r0, r6
    8586:	f00a fde9 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    858a:	2806      	cmp	r0, #6
    858c:	d913      	bls.n	85b6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x5a>
    858e:	1db0      	adds	r0, r6, #6
    8590:	f00a fde4 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8594:	b188      	cbz	r0, 85ba <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x5e>
    8596:	4420      	add	r0, r4
    8598:	f00a fde6 	bl	13168 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
    859c:	464a      	mov	r2, r9
    859e:	4629      	mov	r1, r5
    85a0:	b2c0      	uxtb	r0, r0
    85a2:	f001 f891 	bl	96c8 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
    85a6:	4606      	mov	r6, r0
    85a8:	b148      	cbz	r0, 85be <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x62>
}
    85aa:	4630      	mov	r0, r6
    85ac:	b003      	add	sp, #12
    85ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TFLITE_DCHECK(result != nullptr);
    85b2:	f00d fd2c 	bl	1600e <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    85b6:	2000      	movs	r0, #0
    85b8:	e7ec      	b.n	8594 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x38>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    85ba:	2000      	movs	r0, #0
    85bc:	e7ee      	b.n	859c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x40>
    return data_ - ReadScalar<soffset_t>(data_);
    85be:	4620      	mov	r0, r4
    85c0:	f00a fdc6 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    85c4:	eba4 0b00 	sub.w	fp, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    85c8:	4658      	mov	r0, fp
    85ca:	f00a fdc7 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    85ce:	280e      	cmp	r0, #14
    85d0:	d93f      	bls.n	8652 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xf6>
    85d2:	f10b 000e 	add.w	r0, fp, #14
    85d6:	f00a fdc1 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    85da:	b118      	cbz	r0, 85e4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x88>
    85dc:	4420      	add	r0, r4
    85de:	f00a fe86 	bl	132ee <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    85e2:	4606      	mov	r6, r0
    return GetField<uint8_t>(VT_IS_VARIABLE, 0) != 0;
    85e4:	3e00      	subs	r6, #0
    85e6:	bf18      	it	ne
    85e8:	2601      	movne	r6, #1
  result->is_variable = flatbuffer_tensor.is_variable();
    85ea:	f885 602d 	strb.w	r6, [r5, #45]	; 0x2d
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
    85ee:	4651      	mov	r1, sl
    85f0:	4620      	mov	r0, r4
    85f2:	f7ff faed 	bl	7bd0 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>
    85f6:	6068      	str	r0, [r5, #4]
  if (result->data.data == nullptr) {
    85f8:	b368      	cbz	r0, 8656 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xfa>
    result->allocation_type = kTfLiteMmapRo;
    85fa:	2301      	movs	r3, #1
    85fc:	752b      	strb	r3, [r5, #20]
  TF_LITE_ENSURE_STATUS(BytesRequiredForTensor(
    85fe:	464b      	mov	r3, r9
    8600:	aa01      	add	r2, sp, #4
    8602:	f105 0118 	add.w	r1, r5, #24
    8606:	4620      	mov	r0, r4
    8608:	f7fd fe6a 	bl	62e0 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE>
    860c:	4606      	mov	r6, r0
    860e:	2800      	cmp	r0, #0
    8610:	d1cb      	bne.n	85aa <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return data_ - ReadScalar<soffset_t>(data_);
    8612:	4620      	mov	r0, r4
    8614:	f00a fd9c 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8618:	eba4 0a00 	sub.w	sl, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    861c:	4650      	mov	r0, sl
    861e:	f00a fd9d 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8622:	2804      	cmp	r0, #4
    8624:	d91a      	bls.n	865c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x100>
    8626:	f10a 0004 	add.w	r0, sl, #4
    862a:	f00a fd97 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    862e:	eb04 0a00 	add.w	sl, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8632:	b1a8      	cbz	r0, 8660 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x104>
    8634:	4650      	mov	r0, sl
    8636:	f00a fd85 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    863a:	eb0a 0200 	add.w	r2, sl, r0
  if (flatbuffer_tensor.shape() == nullptr) {
    863e:	b18a      	cbz	r2, 8664 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x108>
    TF_LITE_ENSURE_STATUS(FlatBufferVectorToTfLiteTypeArray(
    8640:	f105 0308 	add.w	r3, r5, #8
    8644:	4649      	mov	r1, r9
    8646:	4638      	mov	r0, r7
    8648:	f00b f88f 	bl	1376a <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
    864c:	b160      	cbz	r0, 8668 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x10c>
    864e:	4606      	mov	r6, r0
    8650:	e7ab      	b.n	85aa <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8652:	2000      	movs	r0, #0
    8654:	e7c1      	b.n	85da <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x7e>
    result->allocation_type = kTfLiteArenaRw;
    8656:	2302      	movs	r3, #2
    8658:	752b      	strb	r3, [r5, #20]
    865a:	e7d0      	b.n	85fe <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xa2>
    865c:	2000      	movs	r0, #0
    865e:	e7e6      	b.n	862e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xd2>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8660:	2200      	movs	r2, #0
    8662:	e7ec      	b.n	863e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xe2>
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
    8664:	4bb6      	ldr	r3, [pc, #728]	; (8940 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3e4>)
    8666:	60ab      	str	r3, [r5, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    8668:	4620      	mov	r0, r4
    866a:	f00a fd71 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    866e:	eba4 0a00 	sub.w	sl, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8672:	4650      	mov	r0, sl
    8674:	f00a fd72 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8678:	280c      	cmp	r0, #12
    867a:	d91a      	bls.n	86b2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x156>
    867c:	f10a 000c 	add.w	r0, sl, #12
    8680:	f00a fd6c 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8684:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8686:	b1b0      	cbz	r0, 86b6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x15a>
    8688:	4620      	mov	r0, r4
    868a:	f00a fd5b 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    868e:	4404      	add	r4, r0
      src_quantization->zero_point() &&
    8690:	2c00      	cmp	r4, #0
    8692:	d08a      	beq.n	85aa <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return GetPointer<const flatbuffers::Vector<float> *>(VT_SCALE);
    8694:	46a2      	mov	sl, r4
    return data_ - ReadScalar<soffset_t>(data_);
    8696:	4620      	mov	r0, r4
    8698:	f00a fd5a 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    869c:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    869e:	4620      	mov	r0, r4
    86a0:	f00a fd5c 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    86a4:	2808      	cmp	r0, #8
    86a6:	d908      	bls.n	86ba <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x15e>
    86a8:	f104 0008 	add.w	r0, r4, #8
    86ac:	f00a fd56 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    86b0:	e004      	b.n	86bc <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x160>
    86b2:	2000      	movs	r0, #0
    86b4:	e7e6      	b.n	8684 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x128>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    86b6:	2400      	movs	r4, #0
    86b8:	e7ea      	b.n	8690 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x134>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    86ba:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    86bc:	eb0a 0400 	add.w	r4, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    86c0:	2800      	cmp	r0, #0
    86c2:	d060      	beq.n	8786 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x22a>
    86c4:	4620      	mov	r0, r4
    86c6:	f00a fd3d 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    86ca:	4404      	add	r4, r0
  if (src_quantization && src_quantization->scale() &&
    86cc:	2c00      	cmp	r4, #0
    86ce:	f43f af6c 	beq.w	85aa <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
  uoffset_t size() const { return EndianScalar(length_); }
    86d2:	6820      	ldr	r0, [r4, #0]
    86d4:	f009 fadd 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    86d8:	2800      	cmp	r0, #0
    86da:	f43f af66 	beq.w	85aa <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return data_ - ReadScalar<soffset_t>(data_);
    86de:	4650      	mov	r0, sl
    86e0:	f00a fd36 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    86e4:	ebaa 0b00 	sub.w	fp, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    86e8:	4658      	mov	r0, fp
    86ea:	f00a fd37 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    86ee:	280a      	cmp	r0, #10
    86f0:	d94b      	bls.n	878a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x22e>
    86f2:	f10b 000a 	add.w	r0, fp, #10
    86f6:	f00a fd31 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    86fa:	eb0a 0b00 	add.w	fp, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    86fe:	2800      	cmp	r0, #0
    8700:	d045      	beq.n	878e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x232>
    8702:	4658      	mov	r0, fp
    8704:	f00a fd1e 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8708:	4458      	add	r0, fp
      (src_quantization->scale()->size() > 0) &&
    870a:	2800      	cmp	r0, #0
    870c:	f43f af4d 	beq.w	85aa <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
  uoffset_t size() const { return EndianScalar(length_); }
    8710:	6800      	ldr	r0, [r0, #0]
    8712:	f009 fabe 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      src_quantization->zero_point() &&
    8716:	2800      	cmp	r0, #0
    8718:	f43f af47 	beq.w	85aa <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    871c:	6820      	ldr	r0, [r4, #0]
    871e:	f009 fab8 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8722:	b3b0      	cbz	r0, 8792 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x236>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    8724:	6860      	ldr	r0, [r4, #4]
    8726:	f00a fde8 	bl	132fa <_ZN11flatbuffers12EndianScalarIfEET_S1_>
    result->params.scale = src_quantization->scale()->Get(0);
    872a:	60e8      	str	r0, [r5, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    872c:	4650      	mov	r0, sl
    872e:	f00a fd0f 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8732:	ebaa 0400 	sub.w	r4, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8736:	4620      	mov	r0, r4
    8738:	f00a fd10 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    873c:	280a      	cmp	r0, #10
    873e:	d92f      	bls.n	87a0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x244>
    8740:	f104 000a 	add.w	r0, r4, #10
    8744:	f00a fd0a 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8748:	eb0a 0400 	add.w	r4, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    874c:	b350      	cbz	r0, 87a4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x248>
    874e:	4620      	mov	r0, r4
    8750:	f00a fcf8 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8754:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8756:	6820      	ldr	r0, [r4, #0]
    8758:	f009 fa9b 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    875c:	b320      	cbz	r0, 87a8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x24c>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    875e:	e9d4 0101 	ldrd	r0, r1, [r4, #4]
    8762:	f00a fdc9 	bl	132f8 <_ZN11flatbuffers12EndianScalarIxEET_S1_>
    result->params.zero_point =
    8766:	6128      	str	r0, [r5, #16]
    return data_ - ReadScalar<soffset_t>(data_);
    8768:	4650      	mov	r0, sl
    876a:	f00a fcf1 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    876e:	ebaa 0400 	sub.w	r4, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8772:	4620      	mov	r0, r4
    8774:	f00a fcf2 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8778:	2808      	cmp	r0, #8
    877a:	d91c      	bls.n	87b6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x25a>
    877c:	f104 0008 	add.w	r0, r4, #8
    8780:	f00a fcec 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8784:	e018      	b.n	87b8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x25c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8786:	2400      	movs	r4, #0
    8788:	e7a0      	b.n	86cc <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x170>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    878a:	2000      	movs	r0, #0
    878c:	e7b5      	b.n	86fa <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x19e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    878e:	2000      	movs	r0, #0
    8790:	e7bb      	b.n	870a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1ae>
    FLATBUFFERS_ASSERT(i < size());
    8792:	4b6c      	ldr	r3, [pc, #432]	; (8944 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3e8>)
    8794:	4a6c      	ldr	r2, [pc, #432]	; (8948 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3ec>)
    8796:	f44f 7183 	mov.w	r1, #262	; 0x106
    879a:	486c      	ldr	r0, [pc, #432]	; (894c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f0>)
    879c:	f008 f80c 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    87a0:	2000      	movs	r0, #0
    87a2:	e7d1      	b.n	8748 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1ec>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    87a4:	2400      	movs	r4, #0
    87a6:	e7d6      	b.n	8756 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1fa>
    FLATBUFFERS_ASSERT(i < size());
    87a8:	4b66      	ldr	r3, [pc, #408]	; (8944 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3e8>)
    87aa:	4a69      	ldr	r2, [pc, #420]	; (8950 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f4>)
    87ac:	f44f 7183 	mov.w	r1, #262	; 0x106
    87b0:	4866      	ldr	r0, [pc, #408]	; (894c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f0>)
    87b2:	f008 f801 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    87b6:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    87b8:	eb0a 0400 	add.w	r4, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    87bc:	b390      	cbz	r0, 8824 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2c8>
    87be:	4620      	mov	r0, r4
    87c0:	f00a fcc0 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    87c4:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    87c6:	6820      	ldr	r0, [r4, #0]
    87c8:	f009 fa63 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    87cc:	4604      	mov	r4, r0
            ? reinterpret_cast<TfLiteAffineQuantization*>(
    87ce:	f1b8 0f00 	cmp.w	r8, #0
    87d2:	d029      	beq.n	8828 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2cc>
                                          alignof(TfLiteAffineQuantization)))
    87d4:	683b      	ldr	r3, [r7, #0]
    87d6:	691b      	ldr	r3, [r3, #16]
                  allocator->AllocateTemp(sizeof(TfLiteAffineQuantization),
    87d8:	2204      	movs	r2, #4
    87da:	210c      	movs	r1, #12
    87dc:	4638      	mov	r0, r7
    87de:	4798      	blx	r3
    87e0:	4683      	mov	fp, r0
    if (quantization == nullptr) {
    87e2:	f1bb 0f00 	cmp.w	fp, #0
    87e6:	d027      	beq.n	8838 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2dc>
            ? reinterpret_cast<TfLiteIntArray*>(allocator->AllocateTemp(
    87e8:	f1b8 0f00 	cmp.w	r8, #0
    87ec:	d02a      	beq.n	8844 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2e8>
                  alignof(TfLiteIntArray)))
    87ee:	683b      	ldr	r3, [r7, #0]
    87f0:	691e      	ldr	r6, [r3, #16]
                  TfLiteIntArrayGetSizeInBytes(channels),
    87f2:	4620      	mov	r0, r4
    87f4:	f00b f94b 	bl	13a8e <TfLiteIntArrayGetSizeInBytes>
    87f8:	4601      	mov	r1, r0
            ? reinterpret_cast<TfLiteIntArray*>(allocator->AllocateTemp(
    87fa:	2204      	movs	r2, #4
    87fc:	4638      	mov	r0, r7
    87fe:	47b0      	blx	r6
    quantization->zero_point =
    8800:	f8cb 0004 	str.w	r0, [fp, #4]
    if (quantization->zero_point == nullptr) {
    8804:	b340      	cbz	r0, 8858 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2fc>
    return data_ - ReadScalar<soffset_t>(data_);
    8806:	4650      	mov	r0, sl
    8808:	f00a fca2 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    880c:	ebaa 0600 	sub.w	r6, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8810:	4630      	mov	r0, r6
    8812:	f00a fca3 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8816:	2808      	cmp	r0, #8
    8818:	d924      	bls.n	8864 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x308>
    881a:	f106 0008 	add.w	r0, r6, #8
    881e:	f00a fc9d 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8822:	e020      	b.n	8866 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x30a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8824:	2400      	movs	r4, #0
    8826:	e7ce      	b.n	87c6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x26a>
                      alignof(TfLiteAffineQuantization)));
    8828:	683b      	ldr	r3, [r7, #0]
    882a:	68db      	ldr	r3, [r3, #12]
                  allocator->AllocateFromTail(
    882c:	2204      	movs	r2, #4
    882e:	210c      	movs	r1, #12
    8830:	4638      	mov	r0, r7
    8832:	4798      	blx	r3
    8834:	4683      	mov	fp, r0
    8836:	e7d4      	b.n	87e2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x286>
      TF_LITE_REPORT_ERROR(error_reporter,
    8838:	4946      	ldr	r1, [pc, #280]	; (8954 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f8>)
    883a:	4648      	mov	r0, r9
    883c:	f00b f9cb 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    8840:	2601      	movs	r6, #1
    8842:	e6b2      	b.n	85aa <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
                  alignof(TfLiteIntArray)));
    8844:	683b      	ldr	r3, [r7, #0]
    8846:	68de      	ldr	r6, [r3, #12]
                  TfLiteIntArrayGetSizeInBytes(channels),
    8848:	4620      	mov	r0, r4
    884a:	f00b f920 	bl	13a8e <TfLiteIntArrayGetSizeInBytes>
    884e:	4601      	mov	r1, r0
            : reinterpret_cast<TfLiteIntArray*>(allocator->AllocateFromTail(
    8850:	2204      	movs	r2, #4
    8852:	4638      	mov	r0, r7
    8854:	47b0      	blx	r6
    8856:	e7d3      	b.n	8800 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2a4>
      TF_LITE_REPORT_ERROR(error_reporter,
    8858:	493f      	ldr	r1, [pc, #252]	; (8958 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3fc>)
    885a:	4648      	mov	r0, r9
    885c:	f00b f9bb 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    8860:	2601      	movs	r6, #1
    8862:	e6a2      	b.n	85aa <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8864:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8866:	eb0a 0600 	add.w	r6, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    886a:	b1b0      	cbz	r0, 889a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x33e>
    886c:	4630      	mov	r0, r6
    886e:	f00a fc69 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8872:	1832      	adds	r2, r6, r0
    TF_LITE_ENSURE_STATUS(FlatBufferVectorToTfLiteTypeArray(
    8874:	465b      	mov	r3, fp
    8876:	4649      	mov	r1, r9
    8878:	4638      	mov	r0, r7
    887a:	f00a ff88 	bl	1378e <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
    887e:	4606      	mov	r6, r0
    8880:	2800      	cmp	r0, #0
    8882:	f47f ae92 	bne.w	85aa <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    quantization->zero_point->size = channels;
    8886:	f8db 3004 	ldr.w	r3, [fp, #4]
    888a:	601c      	str	r4, [r3, #0]
    int* zero_point_data = quantization->zero_point->data;
    888c:	f8db 3004 	ldr.w	r3, [fp, #4]
    8890:	f103 0904 	add.w	r9, r3, #4
    for (int i = 0; i < channels; i++) {
    8894:	f04f 0800 	mov.w	r8, #0
    8898:	e019      	b.n	88ce <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x372>
    889a:	2200      	movs	r2, #0
    889c:	e7ea      	b.n	8874 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x318>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    889e:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    88a0:	eb0a 0700 	add.w	r7, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    88a4:	b320      	cbz	r0, 88f0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x394>
    88a6:	4638      	mov	r0, r7
    88a8:	f00a fc4c 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    88ac:	4407      	add	r7, r0
  uoffset_t size() const { return EndianScalar(length_); }
    88ae:	6838      	ldr	r0, [r7, #0]
    88b0:	f009 f9ef 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    88b4:	4580      	cmp	r8, r0
    88b6:	d21d      	bcs.n	88f4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x398>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    88b8:	3704      	adds	r7, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    88ba:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
    88be:	e9d7 0100 	ldrd	r0, r1, [r7]
    88c2:	f00a fd19 	bl	132f8 <_ZN11flatbuffers12EndianScalarIxEET_S1_>
      zero_point_data[i] = src_quantization->zero_point()->Get(i);
    88c6:	f849 0028 	str.w	r0, [r9, r8, lsl #2]
    for (int i = 0; i < channels; i++) {
    88ca:	f108 0801 	add.w	r8, r8, #1
    88ce:	45a0      	cmp	r8, r4
    88d0:	da17      	bge.n	8902 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3a6>
    return data_ - ReadScalar<soffset_t>(data_);
    88d2:	4650      	mov	r0, sl
    88d4:	f00a fc3c 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    88d8:	ebaa 0700 	sub.w	r7, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    88dc:	4638      	mov	r0, r7
    88de:	f00a fc3d 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    88e2:	280a      	cmp	r0, #10
    88e4:	d9db      	bls.n	889e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x342>
    88e6:	f107 000a 	add.w	r0, r7, #10
    88ea:	f00a fc37 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    88ee:	e7d7      	b.n	88a0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x344>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    88f0:	2700      	movs	r7, #0
    88f2:	e7dc      	b.n	88ae <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x352>
    FLATBUFFERS_ASSERT(i < size());
    88f4:	4b13      	ldr	r3, [pc, #76]	; (8944 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3e8>)
    88f6:	4a16      	ldr	r2, [pc, #88]	; (8950 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f4>)
    88f8:	f44f 7183 	mov.w	r1, #262	; 0x106
    88fc:	4813      	ldr	r0, [pc, #76]	; (894c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f0>)
    88fe:	f007 ff5b 	bl	107b8 <__assert_func>
    return data_ - ReadScalar<soffset_t>(data_);
    8902:	4650      	mov	r0, sl
    8904:	f00a fc24 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8908:	ebaa 0400 	sub.w	r4, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    890c:	4620      	mov	r0, r4
    890e:	f00a fc25 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8912:	2810      	cmp	r0, #16
    8914:	d90f      	bls.n	8936 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3da>
    8916:	f104 0010 	add.w	r0, r4, #16
    891a:	f00a fc1f 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    891e:	b160      	cbz	r0, 893a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3de>
    8920:	4450      	add	r0, sl
    8922:	f00a fc15 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    quantization->quantized_dimension = src_quantization->quantized_dimension();
    8926:	f8cb 0008 	str.w	r0, [fp, #8]
    result->quantization = {kTfLiteAffineQuantization, quantization};
    892a:	2301      	movs	r3, #1
    892c:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
    8930:	f8c5 b034 	str.w	fp, [r5, #52]	; 0x34
    8934:	e639      	b.n	85aa <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8936:	2000      	movs	r0, #0
    8938:	e7f1      	b.n	891e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3c2>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    893a:	2000      	movs	r0, #0
    893c:	e7f3      	b.n	8926 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3ca>
    893e:	bf00      	nop
    8940:	00026628 	.word	0x00026628
    8944:	00024cf4 	.word	0x00024cf4
    8948:	00026384 	.word	0x00026384
    894c:	00024dc0 	.word	0x00024dc0
    8950:	000250d0 	.word	0x000250d0
    8954:	00026448 	.word	0x00026448
    8958:	00026478 	.word	0x00026478

0000895c <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib>:
      sizeof(TfLiteTensor), alignof(TfLiteTensor)));
}

TfLiteStatus MicroAllocator::PopulateTfLiteTensorFromFlatbuffer(
    const Model* model, TfLiteTensor* tensor, int tensor_index,
    int subgraph_idx, bool allocate_temp) {
    895c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    8960:	b082      	sub	sp, #8
    8962:	4607      	mov	r7, r0
    8964:	460e      	mov	r6, r1
    8966:	4690      	mov	r8, r2
    8968:	469a      	mov	sl, r3
    896a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  // TODO(b/162311891): This method serves as a stub to ensure quantized
  // allocations in the tail can be recorded. Once the interpreter has APIs for
  // accessing buffers on TfLiteEvalTensor this method can be dropped.
  return internal::InitializeTfLiteTensorFromFlatbuffer(
    896c:	f8d0 9004 	ldr.w	r9, [r0, #4]
    return data_ - ReadScalar<soffset_t>(data_);
    8970:	4608      	mov	r0, r1
    8972:	f00a fbed 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8976:	1a35      	subs	r5, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8978:	4628      	mov	r0, r5
    897a:	f00a fbef 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    897e:	2808      	cmp	r0, #8
    8980:	d941      	bls.n	8a06 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xaa>
    8982:	f105 0008 	add.w	r0, r5, #8
    8986:	f00a fbe9 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    898a:	1835      	adds	r5, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    898c:	b3e8      	cbz	r0, 8a0a <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xae>
    898e:	4628      	mov	r0, r5
    8990:	f00a fbd8 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8994:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8996:	6828      	ldr	r0, [r5, #0]
    8998:	f009 f97b 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    899c:	4284      	cmp	r4, r0
    899e:	d236      	bcs.n	8a0e <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xb2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    89a0:	3504      	adds	r5, #4
    p += i * sizeof(uoffset_t);
    89a2:	eb05 0484 	add.w	r4, r5, r4, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    89a6:	4620      	mov	r0, r4
    89a8:	f00a fbcc 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    89ac:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    89ae:	4620      	mov	r0, r4
    89b0:	f00a fbce 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    89b4:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    89b6:	4628      	mov	r0, r5
    89b8:	f00a fbd0 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    89bc:	2804      	cmp	r0, #4
    89be:	d92d      	bls.n	8a1c <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xc0>
    89c0:	1d28      	adds	r0, r5, #4
    89c2:	f00a fbcb 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    89c6:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    89c8:	b350      	cbz	r0, 8a20 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xc4>
    89ca:	4620      	mov	r0, r4
    89cc:	f00a fbba 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    89d0:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    89d2:	6820      	ldr	r0, [r4, #0]
    89d4:	f009 f95d 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    89d8:	4582      	cmp	sl, r0
    89da:	d223      	bcs.n	8a24 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xc8>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    89dc:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    89de:	eb04 048a 	add.w	r4, r4, sl, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    89e2:	4620      	mov	r0, r4
    89e4:	f00a fbae 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    89e8:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    89ea:	4630      	mov	r0, r6
    89ec:	f00a fbb0 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    89f0:	1a35      	subs	r5, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    89f2:	4628      	mov	r0, r5
    89f4:	f00a fbb2 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    89f8:	280c      	cmp	r0, #12
    89fa:	d91a      	bls.n	8a32 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xd6>
    89fc:	f105 000c 	add.w	r0, r5, #12
    8a00:	f00a fbac 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8a04:	e016      	b.n	8a34 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xd8>
    8a06:	2000      	movs	r0, #0
    8a08:	e7bf      	b.n	898a <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x2e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8a0a:	2500      	movs	r5, #0
    8a0c:	e7c3      	b.n	8996 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x3a>
    FLATBUFFERS_ASSERT(i < size());
    8a0e:	4b14      	ldr	r3, [pc, #80]	; (8a60 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x104>)
    8a10:	4a14      	ldr	r2, [pc, #80]	; (8a64 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x108>)
    8a12:	f44f 7183 	mov.w	r1, #262	; 0x106
    8a16:	4814      	ldr	r0, [pc, #80]	; (8a68 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x10c>)
    8a18:	f007 fece 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8a1c:	2000      	movs	r0, #0
    8a1e:	e7d2      	b.n	89c6 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x6a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8a20:	2400      	movs	r4, #0
    8a22:	e7d6      	b.n	89d2 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x76>
    FLATBUFFERS_ASSERT(i < size());
    8a24:	4b0e      	ldr	r3, [pc, #56]	; (8a60 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x104>)
    8a26:	4a11      	ldr	r2, [pc, #68]	; (8a6c <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x110>)
    8a28:	f44f 7183 	mov.w	r1, #262	; 0x106
    8a2c:	480e      	ldr	r0, [pc, #56]	; (8a68 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x10c>)
    8a2e:	f007 fec3 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8a32:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8a34:	4406      	add	r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8a36:	b180      	cbz	r0, 8a5a <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xfe>
    8a38:	4630      	mov	r0, r6
    8a3a:	f00a fb83 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8a3e:	1833      	adds	r3, r6, r0
    8a40:	f8cd 8004 	str.w	r8, [sp, #4]
    8a44:	68fa      	ldr	r2, [r7, #12]
    8a46:	9200      	str	r2, [sp, #0]
    8a48:	4622      	mov	r2, r4
    8a4a:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
    8a4e:	4648      	mov	r0, r9
    8a50:	f7ff fd84 	bl	855c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor>
      memory_allocator_, allocate_temp,
      *model->subgraphs()->Get(subgraph_idx)->tensors()->Get(tensor_index),
      model->buffers(), error_reporter_, tensor);
}
    8a54:	b002      	add	sp, #8
    8a56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    8a5a:	2300      	movs	r3, #0
    8a5c:	e7f0      	b.n	8a40 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xe4>
    8a5e:	bf00      	nop
    8a60:	00024cf4 	.word	0x00024cf4
    8a64:	00024e44 	.word	0x00024e44
    8a68:	00024dc0 	.word	0x00024dc0
    8a6c:	00024fdc 	.word	0x00024fdc

00008a70 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor>:
    ErrorReporter* error_reporter, TfLiteEvalTensor* result) {
    8a70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    8a74:	4680      	mov	r8, r0
    8a76:	460c      	mov	r4, r1
    8a78:	4691      	mov	r9, r2
    8a7a:	461f      	mov	r7, r3
    8a7c:	9d08      	ldr	r5, [sp, #32]
  *result = {};
    8a7e:	2300      	movs	r3, #0
    8a80:	602b      	str	r3, [r5, #0]
    8a82:	606b      	str	r3, [r5, #4]
    8a84:	60ab      	str	r3, [r5, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    8a86:	4608      	mov	r0, r1
    8a88:	f00a fb62 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8a8c:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8a8e:	4630      	mov	r0, r6
    8a90:	f00a fb64 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8a94:	2806      	cmp	r0, #6
    8a96:	d911      	bls.n	8abc <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x4c>
    8a98:	1db0      	adds	r0, r6, #6
    8a9a:	f00a fb5f 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8a9e:	b178      	cbz	r0, 8ac0 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x50>
    8aa0:	4420      	add	r0, r4
    8aa2:	f00a fb61 	bl	13168 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
    8aa6:	463a      	mov	r2, r7
    8aa8:	f105 0108 	add.w	r1, r5, #8
    8aac:	b2c0      	uxtb	r0, r0
    8aae:	f000 fe0b 	bl	96c8 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
    8ab2:	4606      	mov	r6, r0
    8ab4:	b130      	cbz	r0, 8ac4 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x54>
}
    8ab6:	4630      	mov	r0, r6
    8ab8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8abc:	2000      	movs	r0, #0
    8abe:	e7ee      	b.n	8a9e <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x2e>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8ac0:	2000      	movs	r0, #0
    8ac2:	e7f0      	b.n	8aa6 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x36>
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
    8ac4:	4649      	mov	r1, r9
    8ac6:	4620      	mov	r0, r4
    8ac8:	f7ff f882 	bl	7bd0 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>
    8acc:	6028      	str	r0, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    8ace:	4620      	mov	r0, r4
    8ad0:	f00a fb3e 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8ad4:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8ad8:	4648      	mov	r0, r9
    8ada:	f00a fb3f 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8ade:	2804      	cmp	r0, #4
    8ae0:	d911      	bls.n	8b06 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x96>
    8ae2:	f109 0004 	add.w	r0, r9, #4
    8ae6:	f00a fb39 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8aea:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8aec:	b168      	cbz	r0, 8b0a <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x9a>
    8aee:	4620      	mov	r0, r4
    8af0:	f00a fb28 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8af4:	1822      	adds	r2, r4, r0
  if (flatbuffer_tensor.shape() == nullptr) {
    8af6:	b152      	cbz	r2, 8b0e <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x9e>
    TF_LITE_ENSURE_STATUS(FlatBufferVectorToTfLiteTypeArray(
    8af8:	1d2b      	adds	r3, r5, #4
    8afa:	4639      	mov	r1, r7
    8afc:	4640      	mov	r0, r8
    8afe:	f00a fe34 	bl	1376a <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
    8b02:	4606      	mov	r6, r0
    8b04:	e7d7      	b.n	8ab6 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x46>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8b06:	2000      	movs	r0, #0
    8b08:	e7ef      	b.n	8aea <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x7a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8b0a:	2200      	movs	r2, #0
    8b0c:	e7f3      	b.n	8af6 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x86>
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
    8b0e:	4b01      	ldr	r3, [pc, #4]	; (8b14 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0xa4>)
    8b10:	606b      	str	r3, [r5, #4]
    8b12:	e7d0      	b.n	8ab6 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x46>
    8b14:	00026628 	.word	0x00026628

00008b18 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE>:
    const Model* model, SubgraphAllocations* subgraph_allocations) {
    8b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8b1c:	b087      	sub	sp, #28
    8b1e:	9104      	str	r1, [sp, #16]
  TFLITE_DCHECK(subgraph_allocations != nullptr);
    8b20:	9205      	str	r2, [sp, #20]
    8b22:	b192      	cbz	r2, 8b4a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x32>
    8b24:	4683      	mov	fp, r0
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    8b26:	2300      	movs	r3, #0
    8b28:	9303      	str	r3, [sp, #12]
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::SubGraph>> *>(VT_SUBGRAPHS);
    8b2a:	9c04      	ldr	r4, [sp, #16]
    8b2c:	46a0      	mov	r8, r4
    return data_ - ReadScalar<soffset_t>(data_);
    8b2e:	4620      	mov	r0, r4
    8b30:	f00a fb0e 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8b34:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8b36:	4620      	mov	r0, r4
    8b38:	f00a fb10 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8b3c:	2808      	cmp	r0, #8
    8b3e:	d906      	bls.n	8b4e <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x36>
    8b40:	f104 0008 	add.w	r0, r4, #8
    8b44:	f00a fb0a 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8b48:	e002      	b.n	8b50 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x38>
  TFLITE_DCHECK(subgraph_allocations != nullptr);
    8b4a:	f00d fa60 	bl	1600e <abort>
    8b4e:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8b50:	9b04      	ldr	r3, [sp, #16]
    8b52:	181c      	adds	r4, r3, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8b54:	2800      	cmp	r0, #0
    8b56:	d03d      	beq.n	8bd4 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xbc>
    8b58:	4620      	mov	r0, r4
    8b5a:	f00a faf3 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8b5e:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8b60:	6820      	ldr	r0, [r4, #0]
    8b62:	f009 f896 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    8b66:	9d03      	ldr	r5, [sp, #12]
    8b68:	4285      	cmp	r5, r0
    8b6a:	f080 80b3 	bcs.w	8cd4 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1bc>
    8b6e:	6820      	ldr	r0, [r4, #0]
    8b70:	f009 f88f 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8b74:	4285      	cmp	r5, r0
    8b76:	d22f      	bcs.n	8bd8 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xc0>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8b78:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    8b7a:	9b03      	ldr	r3, [sp, #12]
    8b7c:	eb04 0483 	add.w	r4, r4, r3, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8b80:	4620      	mov	r0, r4
    8b82:	f00a fadf 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    TFLITE_DCHECK(subgraph != nullptr);
    8b86:	1824      	adds	r4, r4, r0
    8b88:	d02d      	beq.n	8be6 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xce>
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::Tensor>> *>(VT_TENSORS);
    8b8a:	4627      	mov	r7, r4
    return data_ - ReadScalar<soffset_t>(data_);
    8b8c:	4620      	mov	r0, r4
    8b8e:	f00a fadf 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8b92:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8b94:	4628      	mov	r0, r5
    8b96:	f00a fae1 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8b9a:	2804      	cmp	r0, #4
    8b9c:	d925      	bls.n	8bea <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xd2>
    8b9e:	1d28      	adds	r0, r5, #4
    8ba0:	f00a fadc 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8ba4:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8ba6:	b310      	cbz	r0, 8bee <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xd6>
    8ba8:	4620      	mov	r0, r4
    8baa:	f00a facb 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8bae:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8bb0:	6820      	ldr	r0, [r4, #0]
    8bb2:	f009 f86e 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    8bb6:	4682      	mov	sl, r0
        reinterpret_cast<TfLiteEvalTensor*>(memory_allocator_->AllocateFromTail(
    8bb8:	f8db 0004 	ldr.w	r0, [fp, #4]
            sizeof(TfLiteEvalTensor) * alloc_count, alignof(TfLiteEvalTensor)));
    8bbc:	6803      	ldr	r3, [r0, #0]
    8bbe:	68db      	ldr	r3, [r3, #12]
        reinterpret_cast<TfLiteEvalTensor*>(memory_allocator_->AllocateFromTail(
    8bc0:	eb0a 014a 	add.w	r1, sl, sl, lsl #1
    8bc4:	0089      	lsls	r1, r1, #2
    8bc6:	460c      	mov	r4, r1
    8bc8:	2204      	movs	r2, #4
    8bca:	4798      	blx	r3
    if (tensors == nullptr) {
    8bcc:	9002      	str	r0, [sp, #8]
    8bce:	b180      	cbz	r0, 8bf2 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xda>
    for (size_t i = 0; i < alloc_count; ++i) {
    8bd0:	2500      	movs	r5, #0
    8bd2:	e038      	b.n	8c46 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x12e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8bd4:	2400      	movs	r4, #0
    8bd6:	e7c3      	b.n	8b60 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x48>
    FLATBUFFERS_ASSERT(i < size());
    8bd8:	4b3f      	ldr	r3, [pc, #252]	; (8cd8 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c0>)
    8bda:	4a40      	ldr	r2, [pc, #256]	; (8cdc <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c4>)
    8bdc:	f44f 7183 	mov.w	r1, #262	; 0x106
    8be0:	483f      	ldr	r0, [pc, #252]	; (8ce0 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c8>)
    8be2:	f007 fde9 	bl	107b8 <__assert_func>
    TFLITE_DCHECK(subgraph != nullptr);
    8be6:	f00d fa12 	bl	1600e <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8bea:	2000      	movs	r0, #0
    8bec:	e7da      	b.n	8ba4 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x8c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8bee:	2400      	movs	r4, #0
    8bf0:	e7de      	b.n	8bb0 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x98>
      TF_LITE_REPORT_ERROR(
    8bf2:	4622      	mov	r2, r4
    8bf4:	493b      	ldr	r1, [pc, #236]	; (8ce4 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1cc>)
    8bf6:	f8db 000c 	ldr.w	r0, [fp, #12]
    8bfa:	f00a ffec 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    8bfe:	2001      	movs	r0, #1
    8c00:	e05c      	b.n	8cbc <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1a4>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8c02:	2000      	movs	r0, #0
    8c04:	e02f      	b.n	8c66 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x14e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8c06:	2400      	movs	r4, #0
    8c08:	e034      	b.n	8c74 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x15c>
    FLATBUFFERS_ASSERT(i < size());
    8c0a:	4b33      	ldr	r3, [pc, #204]	; (8cd8 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c0>)
    8c0c:	4a36      	ldr	r2, [pc, #216]	; (8ce8 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1d0>)
    8c0e:	f44f 7183 	mov.w	r1, #262	; 0x106
    8c12:	4833      	ldr	r0, [pc, #204]	; (8ce0 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c8>)
    8c14:	f007 fdd0 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8c18:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8c1a:	eb08 0600 	add.w	r6, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8c1e:	2800      	cmp	r0, #0
    8c20:	d043      	beq.n	8caa <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x192>
    8c22:	4630      	mov	r0, r6
    8c24:	f00a fa8e 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8c28:	1832      	adds	r2, r6, r0
          error_reporter_, &tensors[i]);
    8c2a:	eb05 0345 	add.w	r3, r5, r5, lsl #1
      TfLiteStatus status = internal::InitializeTfLiteEvalTensorFromFlatbuffer(
    8c2e:	9902      	ldr	r1, [sp, #8]
    8c30:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    8c34:	9300      	str	r3, [sp, #0]
    8c36:	f8db 300c 	ldr.w	r3, [fp, #12]
    8c3a:	4621      	mov	r1, r4
    8c3c:	4648      	mov	r0, r9
    8c3e:	f7ff ff17 	bl	8a70 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor>
      if (status != kTfLiteOk) {
    8c42:	bba0      	cbnz	r0, 8cae <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x196>
    for (size_t i = 0; i < alloc_count; ++i) {
    8c44:	3501      	adds	r5, #1
    8c46:	4555      	cmp	r5, sl
    8c48:	d23b      	bcs.n	8cc2 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1aa>
      TfLiteStatus status = internal::InitializeTfLiteEvalTensorFromFlatbuffer(
    8c4a:	f8db 9004 	ldr.w	r9, [fp, #4]
    return data_ - ReadScalar<soffset_t>(data_);
    8c4e:	4638      	mov	r0, r7
    8c50:	f00a fa7e 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8c54:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8c56:	4620      	mov	r0, r4
    8c58:	f00a fa80 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8c5c:	2804      	cmp	r0, #4
    8c5e:	d9d0      	bls.n	8c02 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xea>
    8c60:	1d20      	adds	r0, r4, #4
    8c62:	f00a fa7b 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8c66:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8c68:	2800      	cmp	r0, #0
    8c6a:	d0cc      	beq.n	8c06 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xee>
    8c6c:	4620      	mov	r0, r4
    8c6e:	f00a fa69 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8c72:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8c74:	6820      	ldr	r0, [r4, #0]
    8c76:	f009 f80c 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8c7a:	4285      	cmp	r5, r0
    8c7c:	d2c5      	bcs.n	8c0a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xf2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8c7e:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    8c80:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8c84:	4620      	mov	r0, r4
    8c86:	f00a fa5d 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8c8a:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    8c8c:	4640      	mov	r0, r8
    8c8e:	f00a fa5f 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8c92:	eba8 0600 	sub.w	r6, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8c96:	4630      	mov	r0, r6
    8c98:	f00a fa60 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8c9c:	280c      	cmp	r0, #12
    8c9e:	d9bb      	bls.n	8c18 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x100>
    8ca0:	f106 000c 	add.w	r0, r6, #12
    8ca4:	f00a fa5a 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8ca8:	e7b7      	b.n	8c1a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x102>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8caa:	2200      	movs	r2, #0
    8cac:	e7bd      	b.n	8c2a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x112>
        TF_LITE_REPORT_ERROR(error_reporter_, "Failed to initialize tensor %d",
    8cae:	462a      	mov	r2, r5
    8cb0:	490e      	ldr	r1, [pc, #56]	; (8cec <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1d4>)
    8cb2:	f8db 000c 	ldr.w	r0, [fp, #12]
    8cb6:	f00a ff8e 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
        return kTfLiteError;
    8cba:	2001      	movs	r0, #1
}
    8cbc:	b007      	add	sp, #28
    8cbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    subgraph_allocations[subgraph_idx].tensors = tensors;
    8cc2:	9b05      	ldr	r3, [sp, #20]
    8cc4:	9a03      	ldr	r2, [sp, #12]
    8cc6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    8cca:	9902      	ldr	r1, [sp, #8]
    8ccc:	6059      	str	r1, [r3, #4]
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    8cce:	1c53      	adds	r3, r2, #1
    8cd0:	9303      	str	r3, [sp, #12]
    8cd2:	e72a      	b.n	8b2a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x12>
  return kTfLiteOk;
    8cd4:	2000      	movs	r0, #0
    8cd6:	e7f1      	b.n	8cbc <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1a4>
    8cd8:	00024cf4 	.word	0x00024cf4
    8cdc:	00024e44 	.word	0x00024e44
    8ce0:	00024dc0 	.word	0x00024dc0
    8ce4:	000264a8 	.word	0x000264a8
    8ce8:	00024fdc 	.word	0x00024fdc
    8cec:	000264f0 	.word	0x000264f0

00008cf0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi>:
  return error_reporter_;
}

TfLiteStatus MicroAllocator::CommitStaticMemoryPlan(
    const Model* model, TfLiteEvalTensor* eval_tensors,
    ScratchBufferHandle* scratch_buffer_handles, int subgraph_idx) {
    8cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8cf4:	b093      	sub	sp, #76	; 0x4c
    8cf6:	4606      	mov	r6, r0
    8cf8:	460f      	mov	r7, r1
    8cfa:	4690      	mov	r8, r2
    8cfc:	4699      	mov	r9, r3
    8cfe:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    return data_ - ReadScalar<soffset_t>(data_);
    8d02:	4608      	mov	r0, r1
    8d04:	f00a fa24 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8d08:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8d0a:	4620      	mov	r0, r4
    8d0c:	f00a fa26 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8d10:	2808      	cmp	r0, #8
    8d12:	d948      	bls.n	8da6 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xb6>
    8d14:	f104 0008 	add.w	r0, r4, #8
    8d18:	f00a fa20 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8d1c:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8d1e:	2800      	cmp	r0, #0
    8d20:	d043      	beq.n	8daa <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xba>
    8d22:	4620      	mov	r0, r4
    8d24:	f00a fa0e 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8d28:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8d2a:	6820      	ldr	r0, [r4, #0]
    8d2c:	f008 ffb1 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8d30:	4582      	cmp	sl, r0
    8d32:	d23c      	bcs.n	8dae <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xbe>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8d34:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    8d36:	eb04 048a 	add.w	r4, r4, sl, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8d3a:	4620      	mov	r0, r4
    8d3c:	f00a fa02 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8d40:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    8d42:	4620      	mov	r0, r4
    8d44:	f00a fa04 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8d48:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8d4a:	4628      	mov	r0, r5
    8d4c:	f00a fa06 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8d50:	2804      	cmp	r0, #4
    8d52:	d933      	bls.n	8dbc <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xcc>
    8d54:	1d28      	adds	r0, r5, #4
    8d56:	f00a fa01 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8d5a:	1825      	adds	r5, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8d5c:	b380      	cbz	r0, 8dc0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xd0>
    8d5e:	4628      	mov	r0, r5
    8d60:	f00a f9f0 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8d64:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8d66:	6828      	ldr	r0, [r5, #0]
    8d68:	f008 ff93 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  // allocated from the temp section and cleaned up at the bottom of this
  // function.

  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
  size_t allocation_info_count =
      subgraph->tensors()->size() + scratch_buffer_request_count_;
    8d6c:	6973      	ldr	r3, [r6, #20]
    8d6e:	18c5      	adds	r5, r0, r3
  size_t bytes = sizeof(AllocationInfo) * allocation_info_count;
    8d70:	eb05 0a45 	add.w	sl, r5, r5, lsl #1
    8d74:	ea4f 0aca 	mov.w	sl, sl, lsl #3

  // Allocate an array of AllocationInfo structs from the temp section. This
  // struct will be used by AllocationInfoBuilder to find buffer usage.
  AllocationInfo* allocation_info = reinterpret_cast<AllocationInfo*>(
      memory_allocator_->AllocateTemp(bytes, alignof(AllocationInfo)));
    8d78:	6870      	ldr	r0, [r6, #4]
    8d7a:	6803      	ldr	r3, [r0, #0]
    8d7c:	691b      	ldr	r3, [r3, #16]
    8d7e:	2204      	movs	r2, #4
    8d80:	4651      	mov	r1, sl
    8d82:	4798      	blx	r3
  if (allocation_info == nullptr) {
    8d84:	4683      	mov	fp, r0
    8d86:	b1e8      	cbz	r0, 8dc4 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xd4>
    return data_ - ReadScalar<soffset_t>(data_);
    8d88:	4620      	mov	r0, r4
    8d8a:	f00a f9e1 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8d8e:	eba4 0a00 	sub.w	sl, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8d92:	4650      	mov	r0, sl
    8d94:	f00a f9e2 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8d98:	2804      	cmp	r0, #4
    8d9a:	d91a      	bls.n	8dd2 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xe2>
    8d9c:	f10a 0004 	add.w	r0, sl, #4
    8da0:	f00a f9dc 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8da4:	e016      	b.n	8dd4 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xe4>
    8da6:	2000      	movs	r0, #0
    8da8:	e7b8      	b.n	8d1c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x2c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8daa:	2400      	movs	r4, #0
    8dac:	e7bd      	b.n	8d2a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x3a>
    FLATBUFFERS_ASSERT(i < size());
    8dae:	4b55      	ldr	r3, [pc, #340]	; (8f04 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x214>)
    8db0:	4a55      	ldr	r2, [pc, #340]	; (8f08 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x218>)
    8db2:	f44f 7183 	mov.w	r1, #262	; 0x106
    8db6:	4855      	ldr	r0, [pc, #340]	; (8f0c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x21c>)
    8db8:	f007 fcfe 	bl	107b8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8dbc:	2000      	movs	r0, #0
    8dbe:	e7cc      	b.n	8d5a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x6a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8dc0:	2500      	movs	r5, #0
    8dc2:	e7d0      	b.n	8d66 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x76>
    TF_LITE_REPORT_ERROR(
    8dc4:	4652      	mov	r2, sl
    8dc6:	4952      	ldr	r1, [pc, #328]	; (8f10 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x220>)
    8dc8:	68f0      	ldr	r0, [r6, #12]
    8dca:	f00a ff04 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
        error_reporter_,
        "Failed to allocate memory for allocation_info, %d bytes required",
        bytes);
    return kTfLiteError;
    8dce:	2701      	movs	r7, #1
    8dd0:	e01b      	b.n	8e0a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8dd2:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8dd4:	eb04 0a00 	add.w	sl, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8dd8:	b1d8      	cbz	r0, 8e12 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x122>
    8dda:	4650      	mov	r0, sl
    8ddc:	f00a f9b2 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8de0:	4482      	add	sl, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8de2:	f8da 0000 	ldr.w	r0, [sl]
    8de6:	f008 ff54 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  }

  // Use the AllocationInfoBuilder class to help determine where buffers are
  // used in the subgraph.
  AllocationInfoBuilder builder(allocation_info, subgraph->tensors()->size(),
                                scratch_buffer_request_count_, error_reporter_);
    8dea:	6972      	ldr	r2, [r6, #20]
    8dec:	68f3      	ldr	r3, [r6, #12]
        reporter_(reporter) {}
    8dee:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
    8df2:	900f      	str	r0, [sp, #60]	; 0x3c
    8df4:	9210      	str	r2, [sp, #64]	; 0x40
    8df6:	9311      	str	r3, [sp, #68]	; 0x44

  const int32_t* offline_planner_offsets = nullptr;
    8df8:	2300      	movs	r3, #0
    8dfa:	930d      	str	r3, [sp, #52]	; 0x34
  TF_LITE_ENSURE_STATUS(
    8dfc:	aa0d      	add	r2, sp, #52	; 0x34
    8dfe:	4639      	mov	r1, r7
    8e00:	a80e      	add	r0, sp, #56	; 0x38
    8e02:	f7ff f813 	bl	7e2c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi>
    8e06:	4607      	mov	r7, r0
    8e08:	b130      	cbz	r0, 8e18 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x128>
  // memory plan in this function. Ensure that the head is set to the largest
  // memory plan sent through the allocator:
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
      max_head_buffer_usage_, kBufferAlignment));
  return kTfLiteOk;
}
    8e0a:	4638      	mov	r0, r7
    8e0c:	b013      	add	sp, #76	; 0x4c
    8e0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8e12:	f04f 0a00 	mov.w	sl, #0
    8e16:	e7e4      	b.n	8de2 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xf2>
  TF_LITE_ENSURE_STATUS(
    8e18:	4643      	mov	r3, r8
    8e1a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    8e1c:	4621      	mov	r1, r4
    8e1e:	a80e      	add	r0, sp, #56	; 0x38
    8e20:	f7ff f9de 	bl	81e0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor>
    8e24:	4607      	mov	r7, r0
    8e26:	2800      	cmp	r0, #0
    8e28:	d1ef      	bne.n	8e0a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
      GetScratchBufferRequests();
    8e2a:	4630      	mov	r0, r6
    8e2c:	f00a fc74 	bl	13718 <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>
    8e30:	4601      	mov	r1, r0
  TF_LITE_ENSURE_STATUS(builder.AddScratchBuffers(scratch_buffer_requests,
    8e32:	464a      	mov	r2, r9
    8e34:	a80e      	add	r0, sp, #56	; 0x38
    8e36:	f00a fb7e 	bl	13536 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE>
    8e3a:	4607      	mov	r7, r0
    8e3c:	2800      	cmp	r0, #0
    8e3e:	d1e4      	bne.n	8e0a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
      memory_allocator_->GetAvailableMemory(kBufferAlignment);
    8e40:	2110      	movs	r1, #16
    8e42:	6870      	ldr	r0, [r6, #4]
    8e44:	f00a f8de 	bl	13004 <_ZNK6tflite21SimpleMemoryAllocator18GetAvailableMemoryEj>
    8e48:	4604      	mov	r4, r0
      memory_allocator_->AllocateTemp(remaining_arena_size, kBufferAlignment);
    8e4a:	6870      	ldr	r0, [r6, #4]
    8e4c:	6803      	ldr	r3, [r0, #0]
    8e4e:	691b      	ldr	r3, [r3, #16]
    8e50:	2210      	movs	r2, #16
    8e52:	4621      	mov	r1, r4
    8e54:	4798      	blx	r3
  TF_LITE_ENSURE(error_reporter_, planner_arena != nullptr);
    8e56:	4601      	mov	r1, r0
    8e58:	2800      	cmp	r0, #0
    8e5a:	d036      	beq.n	8eca <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x1da>
  GreedyMemoryPlanner planner(planner_arena, remaining_arena_size);
    8e5c:	4622      	mov	r2, r4
    8e5e:	a802      	add	r0, sp, #8
    8e60:	f000 f882 	bl	8f68 <_ZN6tflite19GreedyMemoryPlannerC1EPhi>
  TF_LITE_ENSURE_STATUS(CreatePlan(error_reporter_, &planner, allocation_info,
    8e64:	462b      	mov	r3, r5
    8e66:	465a      	mov	r2, fp
    8e68:	a902      	add	r1, sp, #8
    8e6a:	68f0      	ldr	r0, [r6, #12]
    8e6c:	f00a fbea 	bl	13644 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj>
    8e70:	4607      	mov	r7, r0
    8e72:	2800      	cmp	r0, #0
    8e74:	d141      	bne.n	8efa <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x20a>
  memory_allocator_->ResetTempAllocations();
    8e76:	6870      	ldr	r0, [r6, #4]
    8e78:	6803      	ldr	r3, [r0, #0]
    8e7a:	695b      	ldr	r3, [r3, #20]
    8e7c:	4798      	blx	r3
      memory_allocator_->GetAvailableMemory(kBufferAlignment);
    8e7e:	2110      	movs	r1, #16
    8e80:	6870      	ldr	r0, [r6, #4]
    8e82:	f00a f8bf 	bl	13004 <_ZNK6tflite21SimpleMemoryAllocator18GetAvailableMemoryEj>
    8e86:	4604      	mov	r4, r0
  if (planner.GetMaximumMemorySize() > actual_available_arena_size) {
    8e88:	a802      	add	r0, sp, #8
    8e8a:	f00a fddd 	bl	13a48 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>
    8e8e:	42a0      	cmp	r0, r4
    8e90:	d828      	bhi.n	8ee4 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x1f4>
  TF_LITE_ENSURE_STATUS(CommitPlan(error_reporter_, &planner,
    8e92:	68f4      	ldr	r4, [r6, #12]
    8e94:	6870      	ldr	r0, [r6, #4]
    8e96:	f00a f8b3 	bl	13000 <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>
    8e9a:	4602      	mov	r2, r0
    8e9c:	9500      	str	r5, [sp, #0]
    8e9e:	465b      	mov	r3, fp
    8ea0:	a902      	add	r1, sp, #8
    8ea2:	4620      	mov	r0, r4
    8ea4:	f00a fb6b 	bl	1357e <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj>
    8ea8:	4607      	mov	r7, r0
    8eaa:	bb30      	cbnz	r0, 8efa <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x20a>
  head_usage = planner.GetMaximumMemorySize();
    8eac:	a802      	add	r0, sp, #8
    8eae:	f00a fdcb 	bl	13a48 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>
  if (max_head_buffer_usage_ < head_usage) {
    8eb2:	69b3      	ldr	r3, [r6, #24]
    8eb4:	4283      	cmp	r3, r0
    8eb6:	d200      	bcs.n	8eba <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x1ca>
    max_head_buffer_usage_ = head_usage;
    8eb8:	61b0      	str	r0, [r6, #24]
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
    8eba:	6870      	ldr	r0, [r6, #4]
    8ebc:	6803      	ldr	r3, [r0, #0]
    8ebe:	689b      	ldr	r3, [r3, #8]
    8ec0:	2210      	movs	r2, #16
    8ec2:	69b1      	ldr	r1, [r6, #24]
    8ec4:	4798      	blx	r3
    8ec6:	4607      	mov	r7, r0
    8ec8:	e017      	b.n	8efa <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x20a>
  TF_LITE_ENSURE(error_reporter_, planner_arena != nullptr);
    8eca:	68f0      	ldr	r0, [r6, #12]
    8ecc:	4b11      	ldr	r3, [pc, #68]	; (8f14 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x224>)
    8ece:	9301      	str	r3, [sp, #4]
    8ed0:	f240 33d2 	movw	r3, #978	; 0x3d2
    8ed4:	9300      	str	r3, [sp, #0]
    8ed6:	4b10      	ldr	r3, [pc, #64]	; (8f18 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x228>)
    8ed8:	4a10      	ldr	r2, [pc, #64]	; (8f1c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x22c>)
    8eda:	4601      	mov	r1, r0
    8edc:	f00a fe8a 	bl	13bf4 <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    8ee0:	2701      	movs	r7, #1
    8ee2:	e792      	b.n	8e0a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
    TF_LITE_REPORT_ERROR(
    8ee4:	68f5      	ldr	r5, [r6, #12]
    8ee6:	a802      	add	r0, sp, #8
    8ee8:	f00a fdae 	bl	13a48 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>
    8eec:	4602      	mov	r2, r0
    8eee:	4623      	mov	r3, r4
    8ef0:	490b      	ldr	r1, [pc, #44]	; (8f20 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x230>)
    8ef2:	4628      	mov	r0, r5
    8ef4:	f00a fe6f 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    8ef8:	2701      	movs	r7, #1
  GreedyMemoryPlanner planner(planner_arena, remaining_arena_size);
    8efa:	a802      	add	r0, sp, #8
    8efc:	f00a fc51 	bl	137a2 <_ZN6tflite19GreedyMemoryPlannerD1Ev>
    8f00:	e783      	b.n	8e0a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
    8f02:	bf00      	nop
    8f04:	00024cf4 	.word	0x00024cf4
    8f08:	00024e44 	.word	0x00024e44
    8f0c:	00024dc0 	.word	0x00024dc0
    8f10:	00026510 	.word	0x00026510
    8f14:	000265bc 	.word	0x000265bc
    8f18:	00026554 	.word	0x00026554
    8f1c:	000265a4 	.word	0x000265a4
    8f20:	000265d8 	.word	0x000265d8

00008f24 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii>:
  // We don't own the scratch buffer, so don't deallocate anything.
}

TfLiteStatus GreedyMemoryPlanner::AddBuffer(
    tflite::ErrorReporter* error_reporter, int size, int first_time_used,
    int last_time_used) {
    8f24:	b538      	push	{r3, r4, r5, lr}
    8f26:	4604      	mov	r4, r0
    8f28:	4608      	mov	r0, r1
  if (buffer_count_ >= max_buffer_count_) {
    8f2a:	68a5      	ldr	r5, [r4, #8]
    8f2c:	6861      	ldr	r1, [r4, #4]
    8f2e:	428d      	cmp	r5, r1
    8f30:	da12      	bge.n	8f58 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii+0x34>
    TF_LITE_REPORT_ERROR(error_reporter, "Too many buffers (max is %d)",
                         max_buffer_count_);
    return kTfLiteError;
  }
  BufferRequirements* current = &requirements_[buffer_count_];
    8f32:	68e1      	ldr	r1, [r4, #12]
    8f34:	0128      	lsls	r0, r5, #4
    8f36:	eb01 1505 	add.w	r5, r1, r5, lsl #4
  current->size = size;
    8f3a:	500a      	str	r2, [r1, r0]
  current->first_time_used = first_time_used;
    8f3c:	60ab      	str	r3, [r5, #8]
  current->last_time_used = last_time_used;
    8f3e:	9b04      	ldr	r3, [sp, #16]
    8f40:	60eb      	str	r3, [r5, #12]
  current->offline_offset = kOnlinePlannedBuffer;
    8f42:	f04f 33ff 	mov.w	r3, #4294967295
    8f46:	606b      	str	r3, [r5, #4]
  ++buffer_count_;
    8f48:	68a3      	ldr	r3, [r4, #8]
    8f4a:	3301      	adds	r3, #1
    8f4c:	60a3      	str	r3, [r4, #8]
  need_to_calculate_offsets_ = true;
    8f4e:	2301      	movs	r3, #1
    8f50:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
  return kTfLiteOk;
    8f54:	2000      	movs	r0, #0
}
    8f56:	bd38      	pop	{r3, r4, r5, pc}
    TF_LITE_REPORT_ERROR(error_reporter, "Too many buffers (max is %d)",
    8f58:	460a      	mov	r2, r1
    8f5a:	4902      	ldr	r1, [pc, #8]	; (8f64 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii+0x40>)
    8f5c:	f00a fe3b 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    8f60:	2001      	movs	r0, #1
    8f62:	e7f8      	b.n	8f56 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii+0x32>
    8f64:	00026698 	.word	0x00026698

00008f68 <_ZN6tflite19GreedyMemoryPlannerC1EPhi>:
GreedyMemoryPlanner::GreedyMemoryPlanner(unsigned char* scratch_buffer,
    8f68:	b410      	push	{r4}
    : buffer_count_(0), need_to_calculate_offsets_(true) {
    8f6a:	4c0f      	ldr	r4, [pc, #60]	; (8fa8 <_ZN6tflite19GreedyMemoryPlannerC1EPhi+0x40>)
    8f6c:	6004      	str	r4, [r0, #0]
    8f6e:	2400      	movs	r4, #0
    8f70:	6084      	str	r4, [r0, #8]
    8f72:	2401      	movs	r4, #1
    8f74:	f880 4028 	strb.w	r4, [r0, #40]	; 0x28
  max_buffer_count_ = scratch_buffer_size / per_buffer_size();
    8f78:	f104 34cc 	add.w	r4, r4, #3435973836	; 0xcccccccc
    8f7c:	fba4 4202 	umull	r4, r2, r4, r2
    8f80:	0952      	lsrs	r2, r2, #5
    8f82:	6042      	str	r2, [r0, #4]
  requirements_ = reinterpret_cast<BufferRequirements*>(next_free);
    8f84:	60c1      	str	r1, [r0, #12]
  next_free += sizeof(BufferRequirements) * max_buffer_count_;
    8f86:	eb01 1102 	add.w	r1, r1, r2, lsl #4
  buffer_sizes_sorted_ = reinterpret_cast<int*>(next_free);
    8f8a:	6101      	str	r1, [r0, #16]
  next_free += sizeof(int) * max_buffer_count_;
    8f8c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  buffer_ids_sorted_ = reinterpret_cast<int*>(next_free);
    8f90:	6141      	str	r1, [r0, #20]
  next_free += sizeof(int) * max_buffer_count_;
    8f92:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  buffers_sorted_by_offset_ = reinterpret_cast<ListEntry*>(next_free);
    8f96:	6181      	str	r1, [r0, #24]
  next_free += sizeof(ListEntry) * max_buffer_count_;
    8f98:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    8f9c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  buffer_offsets_ = reinterpret_cast<int*>(next_free);
    8fa0:	6241      	str	r1, [r0, #36]	; 0x24
}
    8fa2:	bc10      	pop	{r4}
    8fa4:	4770      	bx	lr
    8fa6:	bf00      	nop
    8fa8:	000266ec 	.word	0x000266ec

00008fac <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi>:
}

int GreedyMemoryPlanner::GetBufferCount() { return buffer_count_; }

TfLiteStatus GreedyMemoryPlanner::GetOffsetForBuffer(
    tflite::ErrorReporter* error_reporter, int buffer_index, int* offset) {
    8fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8fae:	4605      	mov	r5, r0
    8fb0:	460f      	mov	r7, r1
    8fb2:	4614      	mov	r4, r2
    8fb4:	461e      	mov	r6, r3
  CalculateOffsetsIfNeeded();
    8fb6:	f00a fc6c 	bl	13892 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
  if ((buffer_index < 0) || (buffer_index >= buffer_count_)) {
    8fba:	2c00      	cmp	r4, #0
    8fbc:	db08      	blt.n	8fd0 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x24>
    8fbe:	68ab      	ldr	r3, [r5, #8]
    8fc0:	42a3      	cmp	r3, r4
    8fc2:	dd05      	ble.n	8fd0 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x24>
    TF_LITE_REPORT_ERROR(error_reporter,
                         "buffer index %d is outside range 0 to %d",
                         buffer_index, buffer_count_);
    return kTfLiteError;
  }
  *offset = buffer_offsets_[buffer_index];
    8fc4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    8fc6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
    8fca:	6033      	str	r3, [r6, #0]
  return kTfLiteOk;
    8fcc:	2000      	movs	r0, #0
}
    8fce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TF_LITE_REPORT_ERROR(error_reporter,
    8fd0:	68ab      	ldr	r3, [r5, #8]
    8fd2:	4622      	mov	r2, r4
    8fd4:	4902      	ldr	r1, [pc, #8]	; (8fe0 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x34>)
    8fd6:	4638      	mov	r0, r7
    8fd8:	f00a fdfd 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    8fdc:	2001      	movs	r0, #1
    8fde:	e7f6      	b.n	8fce <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x22>
    8fe0:	000266b8 	.word	0x000266b8

00008fe4 <TfLiteTypeGetName>:
  tensor->bytes = num_bytes;
}
#endif  // TF_LITE_STATIC_MEMORY

const char* TfLiteTypeGetName(TfLiteType type) {
  switch (type) {
    8fe4:	2810      	cmp	r0, #16
    8fe6:	d82a      	bhi.n	903e <TfLiteTypeGetName+0x5a>
    8fe8:	e8df f000 	tbb	[pc, r0]
    8fec:	110d2b09 	.word	0x110d2b09
    8ff0:	0b191f15 	.word	0x0b191f15
    8ff4:	2321131b 	.word	0x2321131b
    8ff8:	2725171d 	.word	0x2725171d
    8ffc:	0f          	.byte	0x0f
    8ffd:	00          	.byte	0x00
    case kTfLiteFloat64:
      return "FLOAT64";
    case kTfLiteResource:
      return "RESOURCE";
    case kTfLiteVariant:
      return "VARIANT";
    8ffe:	4812      	ldr	r0, [pc, #72]	; (9048 <TfLiteTypeGetName+0x64>)
    9000:	4770      	bx	lr
      return "INT16";
    9002:	4812      	ldr	r0, [pc, #72]	; (904c <TfLiteTypeGetName+0x68>)
    9004:	4770      	bx	lr
      return "INT32";
    9006:	4812      	ldr	r0, [pc, #72]	; (9050 <TfLiteTypeGetName+0x6c>)
    9008:	4770      	bx	lr
      return "UINT32";
    900a:	4812      	ldr	r0, [pc, #72]	; (9054 <TfLiteTypeGetName+0x70>)
    900c:	4770      	bx	lr
      return "UINT8";
    900e:	4812      	ldr	r0, [pc, #72]	; (9058 <TfLiteTypeGetName+0x74>)
    9010:	4770      	bx	lr
      return "INT8";
    9012:	4812      	ldr	r0, [pc, #72]	; (905c <TfLiteTypeGetName+0x78>)
    9014:	4770      	bx	lr
      return "INT64";
    9016:	4812      	ldr	r0, [pc, #72]	; (9060 <TfLiteTypeGetName+0x7c>)
    9018:	4770      	bx	lr
      return "UINT64";
    901a:	4812      	ldr	r0, [pc, #72]	; (9064 <TfLiteTypeGetName+0x80>)
    901c:	4770      	bx	lr
      return "BOOL";
    901e:	4812      	ldr	r0, [pc, #72]	; (9068 <TfLiteTypeGetName+0x84>)
    9020:	4770      	bx	lr
      return "COMPLEX64";
    9022:	4812      	ldr	r0, [pc, #72]	; (906c <TfLiteTypeGetName+0x88>)
    9024:	4770      	bx	lr
      return "COMPLEX128";
    9026:	4812      	ldr	r0, [pc, #72]	; (9070 <TfLiteTypeGetName+0x8c>)
    9028:	4770      	bx	lr
      return "STRING";
    902a:	4812      	ldr	r0, [pc, #72]	; (9074 <TfLiteTypeGetName+0x90>)
    902c:	4770      	bx	lr
      return "FLOAT16";
    902e:	4812      	ldr	r0, [pc, #72]	; (9078 <TfLiteTypeGetName+0x94>)
    9030:	4770      	bx	lr
      return "FLOAT64";
    9032:	4812      	ldr	r0, [pc, #72]	; (907c <TfLiteTypeGetName+0x98>)
    9034:	4770      	bx	lr
      return "RESOURCE";
    9036:	4812      	ldr	r0, [pc, #72]	; (9080 <TfLiteTypeGetName+0x9c>)
    9038:	4770      	bx	lr
      return "VARIANT";
    903a:	4812      	ldr	r0, [pc, #72]	; (9084 <TfLiteTypeGetName+0xa0>)
    903c:	4770      	bx	lr
  }
  return "Unknown type";
    903e:	4812      	ldr	r0, [pc, #72]	; (9088 <TfLiteTypeGetName+0xa4>)
    9040:	4770      	bx	lr
      return "FLOAT32";
    9042:	4812      	ldr	r0, [pc, #72]	; (908c <TfLiteTypeGetName+0xa8>)
}
    9044:	4770      	bx	lr
    9046:	bf00      	nop
    9048:	000267a0 	.word	0x000267a0
    904c:	0002671c 	.word	0x0002671c
    9050:	00026724 	.word	0x00026724
    9054:	0002672c 	.word	0x0002672c
    9058:	00026734 	.word	0x00026734
    905c:	0002673c 	.word	0x0002673c
    9060:	00026744 	.word	0x00026744
    9064:	0002674c 	.word	0x0002674c
    9068:	00026754 	.word	0x00026754
    906c:	0002675c 	.word	0x0002675c
    9070:	00026768 	.word	0x00026768
    9074:	00026774 	.word	0x00026774
    9078:	0002677c 	.word	0x0002677c
    907c:	00026784 	.word	0x00026784
    9080:	0002678c 	.word	0x0002678c
    9084:	00026798 	.word	0x00026798
    9088:	00026704 	.word	0x00026704
    908c:	00026714 	.word	0x00026714

00009090 <_ZN6tflite18QuantizeMultiplierEdPiS0_>:
                        int* shift) {
    9090:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
    9094:	4606      	mov	r6, r0
    9096:	460f      	mov	r7, r1
    9098:	4615      	mov	r5, r2
    909a:	461c      	mov	r4, r3
  if (double_multiplier == 0.) {
    909c:	2200      	movs	r2, #0
    909e:	2300      	movs	r3, #0
    90a0:	f7f7 fca2 	bl	9e8 <__aeabi_dcmpeq>
    90a4:	b120      	cbz	r0, 90b0 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x20>
    *quantized_multiplier = 0;
    90a6:	2300      	movs	r3, #0
    90a8:	602b      	str	r3, [r5, #0]
    *shift = 0;
    90aa:	6023      	str	r3, [r4, #0]
}
    90ac:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
  const double q = std::frexp(double_multiplier, shift);
    90b0:	4622      	mov	r2, r4
    90b2:	4630      	mov	r0, r6
    90b4:	4639      	mov	r1, r7
    90b6:	f007 f963 	bl	10380 <frexp>
  auto q_fixed = static_cast<int64_t>(TfLiteRound(q * (1ll << 31)));
    90ba:	2200      	movs	r2, #0
    90bc:	4b1a      	ldr	r3, [pc, #104]	; (9128 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x98>)
    90be:	f7f7 fa2b 	bl	518 <__aeabi_dmul>
  template <class T>                                  \
  inline T tf_name(const T x) {                       \
    return TF_LITE_GLOBAL_STD_PREFIX::std_name(x);    \
  }

DECLARE_STD_GLOBAL_SWITCH1(TfLiteRound, round);
    90c2:	f007 f995 	bl	103f0 <round>
    90c6:	f7f8 f84b 	bl	1160 <__aeabi_d2lz>
    90ca:	4606      	mov	r6, r0
    90cc:	460f      	mov	r7, r1
  TFLITE_CHECK(q_fixed <= (1ll << 31));
    90ce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    90d2:	2300      	movs	r3, #0
    90d4:	4282      	cmp	r2, r0
    90d6:	418b      	sbcs	r3, r1
    90d8:	db12      	blt.n	9100 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x70>
  if (q_fixed == (1ll << 31)) {
    90da:	2900      	cmp	r1, #0
    90dc:	bf08      	it	eq
    90de:	f1b0 4f00 	cmpeq.w	r0, #2147483648	; 0x80000000
    90e2:	d00f      	beq.n	9104 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x74>
  TFLITE_CHECK_LE(q_fixed, std::numeric_limits<int32_t>::max());
    90e4:	f1b6 4f00 	cmp.w	r6, #2147483648	; 0x80000000
    90e8:	f177 0300 	sbcs.w	r3, r7, #0
    90ec:	da19      	bge.n	9122 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x92>
  if (*shift < -31) {
    90ee:	6823      	ldr	r3, [r4, #0]
    90f0:	f113 0f1f 	cmn.w	r3, #31
    90f4:	da02      	bge.n	90fc <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x6c>
    *shift = 0;
    90f6:	2300      	movs	r3, #0
    90f8:	6023      	str	r3, [r4, #0]
    q_fixed = 0;
    90fa:	2600      	movs	r6, #0
  *quantized_multiplier = static_cast<int32_t>(q_fixed);
    90fc:	602e      	str	r6, [r5, #0]
    90fe:	e7d5      	b.n	90ac <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x1c>
  TFLITE_CHECK(q_fixed <= (1ll << 31));
    9100:	f00c ff85 	bl	1600e <abort>
    q_fixed /= 2;
    9104:	0fc9      	lsrs	r1, r1, #31
    9106:	eb16 0b01 	adds.w	fp, r6, r1
    910a:	f147 0c00 	adc.w	ip, r7, #0
    910e:	ea4f 025b 	mov.w	r2, fp, lsr #1
    9112:	ea42 76cc 	orr.w	r6, r2, ip, lsl #31
    9116:	ea4f 076c 	mov.w	r7, ip, asr #1
    ++*shift;
    911a:	6823      	ldr	r3, [r4, #0]
    911c:	3301      	adds	r3, #1
    911e:	6023      	str	r3, [r4, #0]
    9120:	e7e0      	b.n	90e4 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x54>
  TFLITE_CHECK_LE(q_fixed, std::numeric_limits<int32_t>::max());
    9122:	f00c ff74 	bl	1600e <abort>
    9126:	bf00      	nop
    9128:	41e00000 	.word	0x41e00000

0000912c <_ZN6tflite32QuantizeMultiplierGreaterThanOneEdPiS0_>:
                                      int* left_shift) {
    912c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    912e:	4606      	mov	r6, r0
    9130:	460f      	mov	r7, r1
    9132:	4615      	mov	r5, r2
    9134:	461c      	mov	r4, r3
  TFLITE_CHECK_GT(double_multiplier, 1.);
    9136:	2200      	movs	r2, #0
    9138:	4b08      	ldr	r3, [pc, #32]	; (915c <_ZN6tflite32QuantizeMultiplierGreaterThanOneEdPiS0_+0x30>)
    913a:	f7f7 fc7d 	bl	a38 <__aeabi_dcmpgt>
    913e:	b148      	cbz	r0, 9154 <_ZN6tflite32QuantizeMultiplierGreaterThanOneEdPiS0_+0x28>
  QuantizeMultiplier(double_multiplier, quantized_multiplier, left_shift);
    9140:	4623      	mov	r3, r4
    9142:	462a      	mov	r2, r5
    9144:	4630      	mov	r0, r6
    9146:	4639      	mov	r1, r7
    9148:	f7ff ffa2 	bl	9090 <_ZN6tflite18QuantizeMultiplierEdPiS0_>
  TFLITE_CHECK_GE(*left_shift, 0);
    914c:	6823      	ldr	r3, [r4, #0]
    914e:	2b00      	cmp	r3, #0
    9150:	db02      	blt.n	9158 <_ZN6tflite32QuantizeMultiplierGreaterThanOneEdPiS0_+0x2c>
}
    9152:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  TFLITE_CHECK_GT(double_multiplier, 1.);
    9154:	f00c ff5b 	bl	1600e <abort>
  TFLITE_CHECK_GE(*left_shift, 0);
    9158:	f00c ff59 	bl	1600e <abort>
    915c:	3ff00000 	.word	0x3ff00000

00009160 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_>:
  return kTfLiteOk;
}

TfLiteStatus CalculateActivationRangeQuantizedImpl(
    TfLiteContext* context, TfLiteFusedActivation activation, int32_t qmin,
    int32_t qmax, TfLiteTensor* output, int32_t* act_min, int32_t* act_max) {
    9160:	b5f0      	push	{r4, r5, r6, r7, lr}
    9162:	b087      	sub	sp, #28
    9164:	4605      	mov	r5, r0
    9166:	460c      	mov	r4, r1
    9168:	9203      	str	r2, [sp, #12]
    916a:	9302      	str	r3, [sp, #8]
    916c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  const auto scale = output->params.scale;
    916e:	68de      	ldr	r6, [r3, #12]
  const auto zero_point = output->params.zero_point;
    9170:	691f      	ldr	r7, [r3, #16]

  int32_t tmp_q;
  if (activation == kTfLiteActRelu) {
    9172:	2901      	cmp	r1, #1
    9174:	d00e      	beq.n	9194 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x34>
    TF_LITE_ENSURE_OK(context,
                      Quantize(context, scale, zero_point, 0.0, tmp_q));
    *act_min = std::max(qmin, tmp_q);
    *act_max = qmax;
  } else if (activation == kTfLiteActRelu6) {
    9176:	2903      	cmp	r1, #3
    9178:	d042      	beq.n	9200 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xa0>
                      Quantize(context, scale, zero_point, 0.0, tmp_q));
    *act_min = std::max(qmin, tmp_q);
    TF_LITE_ENSURE_OK(context,
                      Quantize(context, scale, zero_point, 6.0, tmp_q));
    *act_max = std::min(qmax, tmp_q);
  } else if (activation == kTfLiteActReluN1To1) {
    917a:	2902      	cmp	r1, #2
    917c:	f000 80a7 	beq.w	92ce <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x16e>
    *act_min = std::max(qmin, tmp_q);
    TF_LITE_ENSURE_OK(context,
                      Quantize(context, scale, zero_point, 1.0, tmp_q));
    *act_max = std::min(qmax, tmp_q);
  } else {
    *act_min = qmin;
    9180:	9b03      	ldr	r3, [sp, #12]
    9182:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    9184:	6013      	str	r3, [r2, #0]
    *act_max = qmax;
    9186:	9b02      	ldr	r3, [sp, #8]
    9188:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    918a:	6013      	str	r3, [r2, #0]
  }
  return kTfLiteOk;
    918c:	2400      	movs	r4, #0
}
    918e:	4620      	mov	r0, r4
    9190:	b007      	add	sp, #28
    9192:	bdf0      	pop	{r4, r5, r6, r7, pc}
  const float tmp = TfLiteRound(f / scale);
    9194:	4631      	mov	r1, r6
    9196:	2000      	movs	r0, #0
    9198:	f7f7 fe92 	bl	ec0 <__aeabi_fdiv>
    919c:	f7f7 f964 	bl	468 <__aeabi_f2d>
    91a0:	f007 f926 	bl	103f0 <round>
    91a4:	f7f7 fc7a 	bl	a9c <__aeabi_d2f>
    91a8:	4606      	mov	r6, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    91aa:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    91ae:	f7f7 ff85 	bl	10bc <__aeabi_fcmpge>
    91b2:	b160      	cbz	r0, 91ce <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x6e>
    91b4:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    91b8:	4630      	mov	r0, r6
    91ba:	f7f7 ff75 	bl	10a8 <__aeabi_fcmple>
    91be:	b130      	cbz	r0, 91ce <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x6e>
  q = zero_point + static_cast<int32_t>(tmp);
    91c0:	4630      	mov	r0, r6
    91c2:	f7f7 ff8f 	bl	10e4 <__aeabi_f2iz>
    91c6:	4407      	add	r7, r0
    91c8:	9705      	str	r7, [sp, #20]
  return kTfLiteOk;
    91ca:	2400      	movs	r4, #0
    91cc:	e008      	b.n	91e0 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x80>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    91ce:	696e      	ldr	r6, [r5, #20]
    91d0:	4b73      	ldr	r3, [pc, #460]	; (93a0 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    91d2:	9300      	str	r3, [sp, #0]
    91d4:	f240 1359 	movw	r3, #345	; 0x159
    91d8:	4a72      	ldr	r2, [pc, #456]	; (93a4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    91da:	4973      	ldr	r1, [pc, #460]	; (93a8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    91dc:	4628      	mov	r0, r5
    91de:	47b0      	blx	r6
    TF_LITE_ENSURE_OK(context,
    91e0:	2c00      	cmp	r4, #0
    91e2:	d1d4      	bne.n	918e <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
    max(const _Tp& __a, const _Tp& __b)
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
    91e4:	9a05      	ldr	r2, [sp, #20]
    91e6:	9b03      	ldr	r3, [sp, #12]
    91e8:	429a      	cmp	r2, r3
    91ea:	dc07      	bgt.n	91fc <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x9c>
	return __b;
      return __a;
    91ec:	ab03      	add	r3, sp, #12
    *act_min = std::max(qmin, tmp_q);
    91ee:	681b      	ldr	r3, [r3, #0]
    91f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    91f2:	6013      	str	r3, [r2, #0]
    *act_max = qmax;
    91f4:	9b02      	ldr	r3, [sp, #8]
    91f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    91f8:	6013      	str	r3, [r2, #0]
    91fa:	e7c8      	b.n	918e <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
	return __b;
    91fc:	ab05      	add	r3, sp, #20
    91fe:	e7f6      	b.n	91ee <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x8e>
  const float tmp = TfLiteRound(f / scale);
    9200:	4631      	mov	r1, r6
    9202:	2000      	movs	r0, #0
    9204:	f7f7 fe5c 	bl	ec0 <__aeabi_fdiv>
    9208:	f7f7 f92e 	bl	468 <__aeabi_f2d>
    920c:	f007 f8f0 	bl	103f0 <round>
    9210:	f7f7 fc44 	bl	a9c <__aeabi_d2f>
    9214:	4604      	mov	r4, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    9216:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    921a:	f7f7 ff4f 	bl	10bc <__aeabi_fcmpge>
    921e:	b160      	cbz	r0, 923a <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xda>
    9220:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    9224:	4620      	mov	r0, r4
    9226:	f7f7 ff3f 	bl	10a8 <__aeabi_fcmple>
    922a:	b130      	cbz	r0, 923a <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xda>
  q = zero_point + static_cast<int32_t>(tmp);
    922c:	4620      	mov	r0, r4
    922e:	f7f7 ff59 	bl	10e4 <__aeabi_f2iz>
    9232:	4438      	add	r0, r7
    9234:	9005      	str	r0, [sp, #20]
  return kTfLiteOk;
    9236:	2400      	movs	r4, #0
    9238:	e009      	b.n	924e <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xee>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    923a:	696c      	ldr	r4, [r5, #20]
    923c:	4b58      	ldr	r3, [pc, #352]	; (93a0 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    923e:	9300      	str	r3, [sp, #0]
    9240:	f240 1359 	movw	r3, #345	; 0x159
    9244:	4a57      	ldr	r2, [pc, #348]	; (93a4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    9246:	4958      	ldr	r1, [pc, #352]	; (93a8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    9248:	4628      	mov	r0, r5
    924a:	47a0      	blx	r4
    924c:	2401      	movs	r4, #1
    TF_LITE_ENSURE_OK(context,
    924e:	2c00      	cmp	r4, #0
    9250:	d19d      	bne.n	918e <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
      if (__a < __b)
    9252:	9a03      	ldr	r2, [sp, #12]
    9254:	9b05      	ldr	r3, [sp, #20]
    9256:	429a      	cmp	r2, r3
    9258:	db1f      	blt.n	929a <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x13a>
      return __a;
    925a:	ab03      	add	r3, sp, #12
    *act_min = std::max(qmin, tmp_q);
    925c:	681b      	ldr	r3, [r3, #0]
    925e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    9260:	6013      	str	r3, [r2, #0]
  const float tmp = TfLiteRound(f / scale);
    9262:	4631      	mov	r1, r6
    9264:	4851      	ldr	r0, [pc, #324]	; (93ac <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x24c>)
    9266:	f7f7 fe2b 	bl	ec0 <__aeabi_fdiv>
    926a:	f7f7 f8fd 	bl	468 <__aeabi_f2d>
    926e:	f007 f8bf 	bl	103f0 <round>
    9272:	f7f7 fc13 	bl	a9c <__aeabi_d2f>
    9276:	4606      	mov	r6, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    9278:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    927c:	f7f7 ff1e 	bl	10bc <__aeabi_fcmpge>
    9280:	b168      	cbz	r0, 929e <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x13e>
    9282:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    9286:	4630      	mov	r0, r6
    9288:	f7f7 ff0e 	bl	10a8 <__aeabi_fcmple>
    928c:	b138      	cbz	r0, 929e <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x13e>
  q = zero_point + static_cast<int32_t>(tmp);
    928e:	4630      	mov	r0, r6
    9290:	f7f7 ff28 	bl	10e4 <__aeabi_f2iz>
    9294:	4407      	add	r7, r0
    9296:	9705      	str	r7, [sp, #20]
  return kTfLiteOk;
    9298:	e00b      	b.n	92b2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x152>
	return __b;
    929a:	ab05      	add	r3, sp, #20
    929c:	e7de      	b.n	925c <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xfc>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    929e:	696c      	ldr	r4, [r5, #20]
    92a0:	4b3f      	ldr	r3, [pc, #252]	; (93a0 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    92a2:	9300      	str	r3, [sp, #0]
    92a4:	f240 1359 	movw	r3, #345	; 0x159
    92a8:	4a3e      	ldr	r2, [pc, #248]	; (93a4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    92aa:	493f      	ldr	r1, [pc, #252]	; (93a8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    92ac:	4628      	mov	r0, r5
    92ae:	47a0      	blx	r4
    92b0:	2401      	movs	r4, #1
    TF_LITE_ENSURE_OK(context,
    92b2:	2c00      	cmp	r4, #0
    92b4:	f47f af6b 	bne.w	918e <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
      if (__b < __a)
    92b8:	9a05      	ldr	r2, [sp, #20]
    92ba:	9b02      	ldr	r3, [sp, #8]
    92bc:	429a      	cmp	r2, r3
    92be:	db04      	blt.n	92ca <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x16a>
      return __a;
    92c0:	ab02      	add	r3, sp, #8
    *act_max = std::min(qmax, tmp_q);
    92c2:	681b      	ldr	r3, [r3, #0]
    92c4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    92c6:	6013      	str	r3, [r2, #0]
    92c8:	e761      	b.n	918e <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
	return __b;
    92ca:	ab05      	add	r3, sp, #20
    92cc:	e7f9      	b.n	92c2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x162>
  const float tmp = TfLiteRound(f / scale);
    92ce:	4631      	mov	r1, r6
    92d0:	4837      	ldr	r0, [pc, #220]	; (93b0 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x250>)
    92d2:	f7f7 fdf5 	bl	ec0 <__aeabi_fdiv>
    92d6:	f7f7 f8c7 	bl	468 <__aeabi_f2d>
    92da:	f007 f889 	bl	103f0 <round>
    92de:	f7f7 fbdd 	bl	a9c <__aeabi_d2f>
    92e2:	4604      	mov	r4, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    92e4:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    92e8:	f7f7 fee8 	bl	10bc <__aeabi_fcmpge>
    92ec:	b160      	cbz	r0, 9308 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x1a8>
    92ee:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    92f2:	4620      	mov	r0, r4
    92f4:	f7f7 fed8 	bl	10a8 <__aeabi_fcmple>
    92f8:	b130      	cbz	r0, 9308 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x1a8>
  q = zero_point + static_cast<int32_t>(tmp);
    92fa:	4620      	mov	r0, r4
    92fc:	f7f7 fef2 	bl	10e4 <__aeabi_f2iz>
    9300:	4438      	add	r0, r7
    9302:	9005      	str	r0, [sp, #20]
  return kTfLiteOk;
    9304:	2400      	movs	r4, #0
    9306:	e009      	b.n	931c <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x1bc>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    9308:	696c      	ldr	r4, [r5, #20]
    930a:	4b25      	ldr	r3, [pc, #148]	; (93a0 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    930c:	9300      	str	r3, [sp, #0]
    930e:	f240 1359 	movw	r3, #345	; 0x159
    9312:	4a24      	ldr	r2, [pc, #144]	; (93a4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    9314:	4924      	ldr	r1, [pc, #144]	; (93a8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    9316:	4628      	mov	r0, r5
    9318:	47a0      	blx	r4
    931a:	2401      	movs	r4, #1
    TF_LITE_ENSURE_OK(context,
    931c:	2c00      	cmp	r4, #0
    931e:	f47f af36 	bne.w	918e <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
      if (__a < __b)
    9322:	9a03      	ldr	r2, [sp, #12]
    9324:	9b05      	ldr	r3, [sp, #20]
    9326:	429a      	cmp	r2, r3
    9328:	db20      	blt.n	936c <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x20c>
      return __a;
    932a:	ab03      	add	r3, sp, #12
    *act_min = std::max(qmin, tmp_q);
    932c:	681b      	ldr	r3, [r3, #0]
    932e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    9330:	6013      	str	r3, [r2, #0]
  const float tmp = TfLiteRound(f / scale);
    9332:	4631      	mov	r1, r6
    9334:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
    9338:	f7f7 fdc2 	bl	ec0 <__aeabi_fdiv>
    933c:	f7f7 f894 	bl	468 <__aeabi_f2d>
    9340:	f007 f856 	bl	103f0 <round>
    9344:	f7f7 fbaa 	bl	a9c <__aeabi_d2f>
    9348:	4606      	mov	r6, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    934a:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    934e:	f7f7 feb5 	bl	10bc <__aeabi_fcmpge>
    9352:	b168      	cbz	r0, 9370 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x210>
    9354:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    9358:	4630      	mov	r0, r6
    935a:	f7f7 fea5 	bl	10a8 <__aeabi_fcmple>
    935e:	b138      	cbz	r0, 9370 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x210>
  q = zero_point + static_cast<int32_t>(tmp);
    9360:	4630      	mov	r0, r6
    9362:	f7f7 febf 	bl	10e4 <__aeabi_f2iz>
    9366:	4407      	add	r7, r0
    9368:	9705      	str	r7, [sp, #20]
  return kTfLiteOk;
    936a:	e00b      	b.n	9384 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x224>
	return __b;
    936c:	ab05      	add	r3, sp, #20
    936e:	e7dd      	b.n	932c <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x1cc>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    9370:	696c      	ldr	r4, [r5, #20]
    9372:	4b0b      	ldr	r3, [pc, #44]	; (93a0 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    9374:	9300      	str	r3, [sp, #0]
    9376:	f240 1359 	movw	r3, #345	; 0x159
    937a:	4a0a      	ldr	r2, [pc, #40]	; (93a4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    937c:	490a      	ldr	r1, [pc, #40]	; (93a8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    937e:	4628      	mov	r0, r5
    9380:	47a0      	blx	r4
    9382:	2401      	movs	r4, #1
    TF_LITE_ENSURE_OK(context,
    9384:	2c00      	cmp	r4, #0
    9386:	f47f af02 	bne.w	918e <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
      if (__b < __a)
    938a:	9a05      	ldr	r2, [sp, #20]
    938c:	9b02      	ldr	r3, [sp, #8]
    938e:	429a      	cmp	r2, r3
    9390:	db04      	blt.n	939c <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x23c>
      return __a;
    9392:	ab02      	add	r3, sp, #8
    *act_max = std::min(qmax, tmp_q);
    9394:	681b      	ldr	r3, [r3, #0]
    9396:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    9398:	6013      	str	r3, [r2, #0]
    939a:	e6f8      	b.n	918e <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
	return __b;
    939c:	ab05      	add	r3, sp, #20
    939e:	e7f9      	b.n	9394 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x234>
    93a0:	000267f4 	.word	0x000267f4
    93a4:	000267a8 	.word	0x000267a8
    93a8:	000265a4 	.word	0x000265a4
    93ac:	40c00000 	.word	0x40c00000
    93b0:	bf800000 	.word	0xbf800000

000093b4 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd>:
                                              double* multiplier) {
    93b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    93b8:	b082      	sub	sp, #8
    93ba:	4680      	mov	r8, r0
    93bc:	4608      	mov	r0, r1
    93be:	461d      	mov	r5, r3
      static_cast<double>(input->params.scale * filter->params.scale);
    93c0:	68d1      	ldr	r1, [r2, #12]
    93c2:	68c0      	ldr	r0, [r0, #12]
    93c4:	f7f7 fcc8 	bl	d58 <__aeabi_fmul>
    93c8:	4604      	mov	r4, r0
  const double input_product_scale =
    93ca:	f7f7 f84d 	bl	468 <__aeabi_f2d>
    93ce:	4606      	mov	r6, r0
    93d0:	460f      	mov	r7, r1
  TF_LITE_ENSURE(context, input_product_scale >= 0);
    93d2:	2100      	movs	r1, #0
    93d4:	4620      	mov	r0, r4
    93d6:	f7f7 fe71 	bl	10bc <__aeabi_fcmpge>
    93da:	b178      	cbz	r0, 93fc <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x48>
  *multiplier = input_product_scale / static_cast<double>(output->params.scale);
    93dc:	68e8      	ldr	r0, [r5, #12]
    93de:	f7f7 f843 	bl	468 <__aeabi_f2d>
    93e2:	4602      	mov	r2, r0
    93e4:	460b      	mov	r3, r1
    93e6:	4630      	mov	r0, r6
    93e8:	4639      	mov	r1, r7
    93ea:	f7f7 f9bf 	bl	76c <__aeabi_ddiv>
    93ee:	9b08      	ldr	r3, [sp, #32]
    93f0:	e9c3 0100 	strd	r0, r1, [r3]
  return kTfLiteOk;
    93f4:	2000      	movs	r0, #0
}
    93f6:	b002      	add	sp, #8
    93f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TF_LITE_ENSURE(context, input_product_scale >= 0);
    93fc:	f8d8 4014 	ldr.w	r4, [r8, #20]
    9400:	4b04      	ldr	r3, [pc, #16]	; (9414 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x60>)
    9402:	9300      	str	r3, [sp, #0]
    9404:	f240 134b 	movw	r3, #331	; 0x14b
    9408:	4a03      	ldr	r2, [pc, #12]	; (9418 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x64>)
    940a:	4904      	ldr	r1, [pc, #16]	; (941c <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x68>)
    940c:	4640      	mov	r0, r8
    940e:	47a0      	blx	r4
    9410:	2001      	movs	r0, #1
    9412:	e7f0      	b.n	93f6 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x42>
    9414:	0002681c 	.word	0x0002681c
    9418:	000267a8 	.word	0x000267a8
    941c:	000265a4 	.word	0x000265a4

00009420 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_>:

TfLiteStatus CalculateActivationRangeQuantized(TfLiteContext* context,
                                               TfLiteFusedActivation activation,
                                               TfLiteTensor* output,
                                               int32_t* act_min,
                                               int32_t* act_max) {
    9420:	b570      	push	{r4, r5, r6, lr}
    9422:	b084      	sub	sp, #16
    9424:	4614      	mov	r4, r2
    9426:	461d      	mov	r5, r3
  int32_t qmin = 0;
  int32_t qmax = 0;
  if (output->type == kTfLiteUInt8) {
    9428:	7813      	ldrb	r3, [r2, #0]
    942a:	2b03      	cmp	r3, #3
    942c:	d00d      	beq.n	944a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x2a>
    qmin = std::numeric_limits<uint8_t>::min();
    qmax = std::numeric_limits<uint8_t>::max();
  } else if (output->type == kTfLiteInt8) {
    942e:	2b09      	cmp	r3, #9
    9430:	d00e      	beq.n	9450 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x30>
    qmin = std::numeric_limits<int8_t>::min();
    qmax = std::numeric_limits<int8_t>::max();
  } else if (output->type == kTfLiteInt16) {
    9432:	2b07      	cmp	r3, #7
    9434:	d017      	beq.n	9466 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x46>
    qmin = std::numeric_limits<int16_t>::min();
    qmax = std::numeric_limits<int16_t>::max();
  } else {
    TF_LITE_ENSURE(context, false);
    9436:	6944      	ldr	r4, [r0, #20]
    9438:	4b0d      	ldr	r3, [pc, #52]	; (9470 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x50>)
    943a:	9300      	str	r3, [sp, #0]
    943c:	f240 1391 	movw	r3, #401	; 0x191
    9440:	4a0c      	ldr	r2, [pc, #48]	; (9474 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x54>)
    9442:	490d      	ldr	r1, [pc, #52]	; (9478 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x58>)
    9444:	47a0      	blx	r4
    9446:	2001      	movs	r0, #1
    9448:	e00b      	b.n	9462 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x42>
    qmax = std::numeric_limits<uint8_t>::max();
    944a:	23ff      	movs	r3, #255	; 0xff
    qmin = std::numeric_limits<uint8_t>::min();
    944c:	2200      	movs	r2, #0
    944e:	e002      	b.n	9456 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x36>
    qmax = std::numeric_limits<int8_t>::max();
    9450:	237f      	movs	r3, #127	; 0x7f
    qmin = std::numeric_limits<int8_t>::min();
    9452:	f06f 027f 	mvn.w	r2, #127	; 0x7f
  }

  return CalculateActivationRangeQuantizedImpl(context, activation, qmin, qmax,
    9456:	9e08      	ldr	r6, [sp, #32]
    9458:	9602      	str	r6, [sp, #8]
    945a:	9501      	str	r5, [sp, #4]
    945c:	9400      	str	r4, [sp, #0]
    945e:	f7ff fe7f 	bl	9160 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_>
                                               output, act_min, act_max);
}
    9462:	b004      	add	sp, #16
    9464:	bd70      	pop	{r4, r5, r6, pc}
    qmax = std::numeric_limits<int16_t>::max();
    9466:	f647 73ff 	movw	r3, #32767	; 0x7fff
    qmin = std::numeric_limits<int16_t>::min();
    946a:	4a04      	ldr	r2, [pc, #16]	; (947c <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x5c>)
    946c:	e7f3      	b.n	9456 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x36>
    946e:	bf00      	nop
    9470:	0002685c 	.word	0x0002685c
    9474:	000267a8 	.word	0x000267a8
    9478:	000265a4 	.word	0x000265a4
    947c:	ffff8000 	.word	0xffff8000

00009480 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i>:
    int num_channels) {
    9480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9484:	b08d      	sub	sp, #52	; 0x34
    9486:	4604      	mov	r4, r0
    9488:	9304      	str	r3, [sp, #16]
  TF_LITE_ENSURE_EQ(context, input->quantization.type,
    948a:	f891 6030 	ldrb.w	r6, [r1, #48]	; 0x30
    948e:	2e01      	cmp	r6, #1
    9490:	d010      	beq.n	94b4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x34>
    9492:	6947      	ldr	r7, [r0, #20]
    9494:	2501      	movs	r5, #1
    9496:	9503      	str	r5, [sp, #12]
    9498:	9602      	str	r6, [sp, #8]
    949a:	4b7d      	ldr	r3, [pc, #500]	; (9690 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x210>)
    949c:	9301      	str	r3, [sp, #4]
    949e:	4b7d      	ldr	r3, [pc, #500]	; (9694 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x214>)
    94a0:	9300      	str	r3, [sp, #0]
    94a2:	23da      	movs	r3, #218	; 0xda
    94a4:	4a7c      	ldr	r2, [pc, #496]	; (9698 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x218>)
    94a6:	497d      	ldr	r1, [pc, #500]	; (969c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x21c>)
    94a8:	47b8      	blx	r7
    94aa:	462e      	mov	r6, r5
}
    94ac:	4630      	mov	r0, r6
    94ae:	b00d      	add	sp, #52	; 0x34
    94b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    94b4:	460d      	mov	r5, r1
    94b6:	4692      	mov	sl, r2
  TF_LITE_ENSURE_EQ(context, filter->quantization.type,
    94b8:	f892 8030 	ldrb.w	r8, [r2, #48]	; 0x30
    94bc:	f1b8 0f01 	cmp.w	r8, #1
    94c0:	d00d      	beq.n	94de <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x5e>
    94c2:	6945      	ldr	r5, [r0, #20]
    94c4:	2301      	movs	r3, #1
    94c6:	9303      	str	r3, [sp, #12]
    94c8:	f8cd 8008 	str.w	r8, [sp, #8]
    94cc:	4b70      	ldr	r3, [pc, #448]	; (9690 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x210>)
    94ce:	9301      	str	r3, [sp, #4]
    94d0:	4b73      	ldr	r3, [pc, #460]	; (96a0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x220>)
    94d2:	9300      	str	r3, [sp, #0]
    94d4:	23dc      	movs	r3, #220	; 0xdc
    94d6:	4a70      	ldr	r2, [pc, #448]	; (9698 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x218>)
    94d8:	4970      	ldr	r1, [pc, #448]	; (969c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x21c>)
    94da:	47a8      	blx	r5
    94dc:	e7e6      	b.n	94ac <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
  const auto* affine_quantization =
    94de:	6b53      	ldr	r3, [r2, #52]	; 0x34
  TF_LITE_ENSURE(context, affine_quantization);
    94e0:	b1b3      	cbz	r3, 9510 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x90>
  TF_LITE_ENSURE(context, affine_quantization->scale);
    94e2:	f8d3 b000 	ldr.w	fp, [r3]
    94e6:	f1bb 0f00 	cmp.w	fp, #0
    94ea:	d01a      	beq.n	9522 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0xa2>
  const bool is_per_channel = affine_quantization->scale->size > 1;
    94ec:	f8db 7000 	ldr.w	r7, [fp]
  if (is_per_channel) {
    94f0:	2f01      	cmp	r7, #1
    94f2:	dd5a      	ble.n	95aa <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x12a>
    TF_LITE_ENSURE(context,
    94f4:	780a      	ldrb	r2, [r1, #0]
    94f6:	2a09      	cmp	r2, #9
    94f8:	d01c      	beq.n	9534 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0xb4>
    94fa:	2a07      	cmp	r2, #7
    94fc:	d01a      	beq.n	9534 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0xb4>
    94fe:	6945      	ldr	r5, [r0, #20]
    9500:	4b68      	ldr	r3, [pc, #416]	; (96a4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x224>)
    9502:	9300      	str	r3, [sp, #0]
    9504:	23ec      	movs	r3, #236	; 0xec
    9506:	4a64      	ldr	r2, [pc, #400]	; (9698 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x218>)
    9508:	4967      	ldr	r1, [pc, #412]	; (96a8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x228>)
    950a:	47a8      	blx	r5
    950c:	4646      	mov	r6, r8
    950e:	e7cd      	b.n	94ac <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
  TF_LITE_ENSURE(context, affine_quantization);
    9510:	6945      	ldr	r5, [r0, #20]
    9512:	4b66      	ldr	r3, [pc, #408]	; (96ac <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x22c>)
    9514:	9300      	str	r3, [sp, #0]
    9516:	23e7      	movs	r3, #231	; 0xe7
    9518:	4a5f      	ldr	r2, [pc, #380]	; (9698 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x218>)
    951a:	4963      	ldr	r1, [pc, #396]	; (96a8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x228>)
    951c:	47a8      	blx	r5
    951e:	4646      	mov	r6, r8
    9520:	e7c4      	b.n	94ac <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
  TF_LITE_ENSURE(context, affine_quantization->scale);
    9522:	6945      	ldr	r5, [r0, #20]
    9524:	4b62      	ldr	r3, [pc, #392]	; (96b0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x230>)
    9526:	9300      	str	r3, [sp, #0]
    9528:	23e8      	movs	r3, #232	; 0xe8
    952a:	4a5b      	ldr	r2, [pc, #364]	; (9698 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x218>)
    952c:	495e      	ldr	r1, [pc, #376]	; (96a8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x228>)
    952e:	47a8      	blx	r5
    9530:	4646      	mov	r6, r8
    9532:	e7bb      	b.n	94ac <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
    TF_LITE_ENSURE_EQ(context, filter->type, kTfLiteInt8);
    9534:	f89a 2000 	ldrb.w	r2, [sl]
    9538:	2a09      	cmp	r2, #9
    953a:	d00e      	beq.n	955a <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0xda>
    953c:	6965      	ldr	r5, [r4, #20]
    953e:	2309      	movs	r3, #9
    9540:	9303      	str	r3, [sp, #12]
    9542:	9202      	str	r2, [sp, #8]
    9544:	4b5b      	ldr	r3, [pc, #364]	; (96b4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x234>)
    9546:	9301      	str	r3, [sp, #4]
    9548:	4b5b      	ldr	r3, [pc, #364]	; (96b8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x238>)
    954a:	9300      	str	r3, [sp, #0]
    954c:	23ee      	movs	r3, #238	; 0xee
    954e:	4a52      	ldr	r2, [pc, #328]	; (9698 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x218>)
    9550:	4952      	ldr	r1, [pc, #328]	; (969c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x21c>)
    9552:	4620      	mov	r0, r4
    9554:	47a8      	blx	r5
    9556:	4646      	mov	r6, r8
    9558:	e7a8      	b.n	94ac <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
    TF_LITE_ENSURE_EQ(context, affine_quantization->scale->size, num_channels);
    955a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    955c:	4297      	cmp	r7, r2
    955e:	d00d      	beq.n	957c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0xfc>
    9560:	6965      	ldr	r5, [r4, #20]
    9562:	9203      	str	r2, [sp, #12]
    9564:	9702      	str	r7, [sp, #8]
    9566:	4b55      	ldr	r3, [pc, #340]	; (96bc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x23c>)
    9568:	9301      	str	r3, [sp, #4]
    956a:	4b55      	ldr	r3, [pc, #340]	; (96c0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x240>)
    956c:	9300      	str	r3, [sp, #0]
    956e:	23ef      	movs	r3, #239	; 0xef
    9570:	4a49      	ldr	r2, [pc, #292]	; (9698 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x218>)
    9572:	494a      	ldr	r1, [pc, #296]	; (969c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x21c>)
    9574:	4620      	mov	r0, r4
    9576:	47a8      	blx	r5
    9578:	4646      	mov	r6, r8
    957a:	e797      	b.n	94ac <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
    TF_LITE_ENSURE_EQ(
    957c:	f8da 2008 	ldr.w	r2, [sl, #8]
    9580:	689b      	ldr	r3, [r3, #8]
    9582:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    9586:	6853      	ldr	r3, [r2, #4]
    9588:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    958a:	4293      	cmp	r3, r2
    958c:	d00d      	beq.n	95aa <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x12a>
    958e:	6965      	ldr	r5, [r4, #20]
    9590:	9303      	str	r3, [sp, #12]
    9592:	9202      	str	r2, [sp, #8]
    9594:	4b4b      	ldr	r3, [pc, #300]	; (96c4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x244>)
    9596:	9301      	str	r3, [sp, #4]
    9598:	4b48      	ldr	r3, [pc, #288]	; (96bc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x23c>)
    959a:	9300      	str	r3, [sp, #0]
    959c:	23f0      	movs	r3, #240	; 0xf0
    959e:	4a3e      	ldr	r2, [pc, #248]	; (9698 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x218>)
    95a0:	493e      	ldr	r1, [pc, #248]	; (969c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x21c>)
    95a2:	4620      	mov	r0, r4
    95a4:	47a8      	blx	r5
    95a6:	4646      	mov	r6, r8
    95a8:	e780      	b.n	94ac <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
  const float input_scale = input->params.scale;
    95aa:	f8d5 900c 	ldr.w	r9, [r5, #12]
  const float output_scale = output->params.scale;
    95ae:	9b16      	ldr	r3, [sp, #88]	; 0x58
    95b0:	f8d3 800c 	ldr.w	r8, [r3, #12]
  const float* filter_scales = affine_quantization->scale->data;
    95b4:	f10b 0304 	add.w	r3, fp, #4
  for (int i = 0; i < num_channels; ++i) {
    95b8:	2600      	movs	r6, #0
    95ba:	9405      	str	r4, [sp, #20]
    95bc:	9506      	str	r5, [sp, #24]
    95be:	f8cd a01c 	str.w	sl, [sp, #28]
    95c2:	469a      	mov	sl, r3
    95c4:	e024      	b.n	9610 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x190>
    const float scale = is_per_channel ? filter_scales[i] : filter_scales[0];
    95c6:	f8db 0004 	ldr.w	r0, [fp, #4]
    const double filter_scale = static_cast<double>(scale);
    95ca:	f7f6 ff4d 	bl	468 <__aeabi_f2d>
    95ce:	4604      	mov	r4, r0
    95d0:	460d      	mov	r5, r1
    const double effective_output_scale = static_cast<double>(input_scale) *
    95d2:	4648      	mov	r0, r9
    95d4:	f7f6 ff48 	bl	468 <__aeabi_f2d>
    95d8:	4622      	mov	r2, r4
    95da:	462b      	mov	r3, r5
    95dc:	f7f6 ff9c 	bl	518 <__aeabi_dmul>
    95e0:	4604      	mov	r4, r0
    95e2:	460d      	mov	r5, r1
                                          static_cast<double>(output_scale);
    95e4:	4640      	mov	r0, r8
    95e6:	f7f6 ff3f 	bl	468 <__aeabi_f2d>
    95ea:	4602      	mov	r2, r0
    95ec:	460b      	mov	r3, r1
    const double effective_output_scale = static_cast<double>(input_scale) *
    95ee:	4620      	mov	r0, r4
    95f0:	4629      	mov	r1, r5
    95f2:	f7f7 f8bb 	bl	76c <__aeabi_ddiv>
    QuantizeMultiplier(effective_output_scale, &significand, &channel_shift);
    95f6:	ab0a      	add	r3, sp, #40	; 0x28
    95f8:	aa09      	add	r2, sp, #36	; 0x24
    95fa:	f7ff fd49 	bl	9090 <_ZN6tflite18QuantizeMultiplierEdPiS0_>
    per_channel_multiplier[i] = significand;
    95fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
    9600:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    9602:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
    per_channel_shift[i] = channel_shift;
    9606:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    9608:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    960a:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
  for (int i = 0; i < num_channels; ++i) {
    960e:	3601      	adds	r6, #1
    9610:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    9612:	429e      	cmp	r6, r3
    9614:	da04      	bge.n	9620 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x1a0>
    const float scale = is_per_channel ? filter_scales[i] : filter_scales[0];
    9616:	2f01      	cmp	r7, #1
    9618:	ddd5      	ble.n	95c6 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x146>
    961a:	f85a 0026 	ldr.w	r0, [sl, r6, lsl #2]
    961e:	e7d4      	b.n	95ca <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x14a>
    9620:	9c05      	ldr	r4, [sp, #20]
    9622:	9d06      	ldr	r5, [sp, #24]
    9624:	f8dd a01c 	ldr.w	sl, [sp, #28]
  if (input->type == kTfLiteUInt8) {
    9628:	782b      	ldrb	r3, [r5, #0]
    962a:	2b03      	cmp	r3, #3
    962c:	d008      	beq.n	9640 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x1c0>
  if (input->type == kTfLiteInt8 || input->type == kTfLiteUInt8 ||
    962e:	782b      	ldrb	r3, [r5, #0]
    9630:	2b09      	cmp	r3, #9
    9632:	d022      	beq.n	967a <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x1fa>
    9634:	2b03      	cmp	r3, #3
    9636:	d020      	beq.n	967a <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x1fa>
    9638:	2b07      	cmp	r3, #7
    963a:	d01e      	beq.n	967a <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x1fa>
  return kTfLiteOk;
    963c:	2600      	movs	r6, #0
    963e:	e735      	b.n	94ac <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
    double real_multiplier = 0.0;
    9640:	2200      	movs	r2, #0
    9642:	2300      	movs	r3, #0
    9644:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
    9648:	ab0a      	add	r3, sp, #40	; 0x28
    964a:	9301      	str	r3, [sp, #4]
    964c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    964e:	9300      	str	r3, [sp, #0]
    9650:	9b04      	ldr	r3, [sp, #16]
    9652:	4652      	mov	r2, sl
    9654:	4629      	mov	r1, r5
    9656:	4620      	mov	r0, r4
    9658:	f7f7 ff92 	bl	1580 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>
    965c:	4606      	mov	r6, r0
    965e:	2800      	cmp	r0, #0
    9660:	f47f af24 	bne.w	94ac <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
    QuantizeMultiplier(real_multiplier, multiplier, &exponent);
    9664:	ab09      	add	r3, sp, #36	; 0x24
    9666:	9a18      	ldr	r2, [sp, #96]	; 0x60
    9668:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
    966c:	f7ff fd10 	bl	9090 <_ZN6tflite18QuantizeMultiplierEdPiS0_>
    *shift = -exponent;
    9670:	9b09      	ldr	r3, [sp, #36]	; 0x24
    9672:	425b      	negs	r3, r3
    9674:	9a19      	ldr	r2, [sp, #100]	; 0x64
    9676:	6013      	str	r3, [r2, #0]
    9678:	e7d9      	b.n	962e <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x1ae>
    TF_LITE_ENSURE_STATUS(CalculateActivationRangeQuantized(
    967a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    967c:	9300      	str	r3, [sp, #0]
    967e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    9680:	9a16      	ldr	r2, [sp, #88]	; 0x58
    9682:	9917      	ldr	r1, [sp, #92]	; 0x5c
    9684:	7809      	ldrb	r1, [r1, #0]
    9686:	4620      	mov	r0, r4
    9688:	f7ff feca 	bl	9420 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_>
    968c:	4606      	mov	r6, r0
    968e:	e70d      	b.n	94ac <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
    9690:	00026880 	.word	0x00026880
    9694:	0002689c 	.word	0x0002689c
    9698:	000267a8 	.word	0x000267a8
    969c:	00026864 	.word	0x00026864
    96a0:	000268b8 	.word	0x000268b8
    96a4:	00026904 	.word	0x00026904
    96a8:	000265a4 	.word	0x000265a4
    96ac:	000268d4 	.word	0x000268d4
    96b0:	000268e8 	.word	0x000268e8
    96b4:	00026940 	.word	0x00026940
    96b8:	0002694c 	.word	0x0002694c
    96bc:	0002695c 	.word	0x0002695c
    96c0:	0002696c 	.word	0x0002696c
    96c4:	00026990 	.word	0x00026990

000096c8 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>:
}  // NOLINT[readability/fn_size]
#endif  // !defined(TF_LITE_STATIC_MEMORY)
}  // namespace

TfLiteStatus ConvertTensorType(TensorType tensor_type, TfLiteType* type,
                               ErrorReporter* error_reporter) {
    96c8:	b508      	push	{r3, lr}
    96ca:	4613      	mov	r3, r2
  switch (tensor_type) {
    96cc:	280f      	cmp	r0, #15
    96ce:	d848      	bhi.n	9762 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x9a>
    96d0:	e8df f000 	tbb	[pc, r0]
    96d4:	1f17080c 	.word	0x1f17080c
    96d8:	13332f27 	.word	0x13332f27
    96dc:	3b0f2337 	.word	0x3b0f2337
    96e0:	1b433f2b 	.word	0x1b433f2b
    case TensorType_FLOAT16:
      *type = kTfLiteFloat16;
    96e4:	230a      	movs	r3, #10
    96e6:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    96e8:	2000      	movs	r0, #0
      *type = kTfLiteNoType;
      TF_LITE_REPORT_ERROR(error_reporter,
                           "Unsupported data type %d in tensor\n", tensor_type);
      return kTfLiteError;
  }
}
    96ea:	bd08      	pop	{r3, pc}
      *type = kTfLiteFloat32;
    96ec:	2301      	movs	r3, #1
    96ee:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    96f0:	e7fb      	b.n	96ea <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteFloat64;
    96f2:	230b      	movs	r3, #11
    96f4:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    96f6:	2000      	movs	r0, #0
    96f8:	e7f7      	b.n	96ea <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt16;
    96fa:	2307      	movs	r3, #7
    96fc:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    96fe:	2000      	movs	r0, #0
    9700:	e7f3      	b.n	96ea <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt32;
    9702:	2302      	movs	r3, #2
    9704:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9706:	2000      	movs	r0, #0
    9708:	e7ef      	b.n	96ea <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteUInt32;
    970a:	2310      	movs	r3, #16
    970c:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    970e:	2000      	movs	r0, #0
    9710:	e7eb      	b.n	96ea <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteUInt8;
    9712:	2303      	movs	r3, #3
    9714:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9716:	2000      	movs	r0, #0
    9718:	e7e7      	b.n	96ea <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt8;
    971a:	2309      	movs	r3, #9
    971c:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    971e:	2000      	movs	r0, #0
    9720:	e7e3      	b.n	96ea <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt64;
    9722:	2304      	movs	r3, #4
    9724:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9726:	2000      	movs	r0, #0
    9728:	e7df      	b.n	96ea <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteUInt64;
    972a:	230d      	movs	r3, #13
    972c:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    972e:	2000      	movs	r0, #0
    9730:	e7db      	b.n	96ea <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteString;
    9732:	2305      	movs	r3, #5
    9734:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9736:	2000      	movs	r0, #0
    9738:	e7d7      	b.n	96ea <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteBool;
    973a:	2306      	movs	r3, #6
    973c:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    973e:	2000      	movs	r0, #0
    9740:	e7d3      	b.n	96ea <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteComplex64;
    9742:	2308      	movs	r3, #8
    9744:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9746:	2000      	movs	r0, #0
    9748:	e7cf      	b.n	96ea <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteComplex128;
    974a:	230c      	movs	r3, #12
    974c:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    974e:	2000      	movs	r0, #0
    9750:	e7cb      	b.n	96ea <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteResource;
    9752:	230e      	movs	r3, #14
    9754:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9756:	2000      	movs	r0, #0
    9758:	e7c7      	b.n	96ea <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteVariant;
    975a:	230f      	movs	r3, #15
    975c:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    975e:	2000      	movs	r0, #0
    9760:	e7c3      	b.n	96ea <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteNoType;
    9762:	2200      	movs	r2, #0
    9764:	700a      	strb	r2, [r1, #0]
      TF_LITE_REPORT_ERROR(error_reporter,
    9766:	4602      	mov	r2, r0
    9768:	4902      	ldr	r1, [pc, #8]	; (9774 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0xac>)
    976a:	4618      	mov	r0, r3
    976c:	f00a fa33 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    9770:	2001      	movs	r0, #1
    9772:	e7ba      	b.n	96ea <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
    9774:	000269d0 	.word	0x000269d0

00009778 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc>:
    int* buffer, ErrorReporter* error_reporter, const char* op_name) {
    9778:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    977c:	461c      	mov	r4, r3
  if (!flat_vector) {
    977e:	b1d1      	cbz	r1, 97b6 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x3e>
    9780:	4680      	mov	r8, r0
    9782:	4617      	mov	r7, r2
    9784:	460d      	mov	r5, r1
  uoffset_t size() const { return EndianScalar(length_); }
    9786:	6808      	ldr	r0, [r1, #0]
    9788:	f008 fa83 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    978c:	4606      	mov	r6, r0
    if (num_dimensions > max_size_of_buffer / sizeof(int)) {
    978e:	ebb0 0f98 	cmp.w	r0, r8, lsr #2
    9792:	d817      	bhi.n	97c4 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x4c>
      for (size_t i = 0; i < num_dimensions; ++i) {
    9794:	2400      	movs	r4, #0
    9796:	42b4      	cmp	r4, r6
    9798:	d222      	bcs.n	97e0 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x68>
    979a:	6828      	ldr	r0, [r5, #0]
    979c:	f008 fa79 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    97a0:	4284      	cmp	r4, r0
    97a2:	d216      	bcs.n	97d2 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x5a>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    97a4:	1d2b      	adds	r3, r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    97a6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
    97aa:	f009 fcd0 	bl	1314e <_ZN11flatbuffers12EndianScalarIiEET_S1_>
        buffer[i] = flat_vector->Get(i);
    97ae:	f847 0024 	str.w	r0, [r7, r4, lsl #2]
      for (size_t i = 0; i < num_dimensions; ++i) {
    97b2:	3401      	adds	r4, #1
    97b4:	e7ef      	b.n	9796 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x1e>
    TF_LITE_REPORT_ERROR(error_reporter,
    97b6:	9a06      	ldr	r2, [sp, #24]
    97b8:	490b      	ldr	r1, [pc, #44]	; (97e8 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x70>)
    97ba:	4618      	mov	r0, r3
    97bc:	f00a fa0b 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    97c0:	2001      	movs	r0, #1
    97c2:	e00e      	b.n	97e2 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x6a>
      TF_LITE_REPORT_ERROR(
    97c4:	9a06      	ldr	r2, [sp, #24]
    97c6:	4909      	ldr	r1, [pc, #36]	; (97ec <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x74>)
    97c8:	4620      	mov	r0, r4
    97ca:	f00a fa04 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    97ce:	2001      	movs	r0, #1
    97d0:	e007      	b.n	97e2 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x6a>
    FLATBUFFERS_ASSERT(i < size());
    97d2:	4b07      	ldr	r3, [pc, #28]	; (97f0 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x78>)
    97d4:	4a07      	ldr	r2, [pc, #28]	; (97f4 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x7c>)
    97d6:	f44f 7183 	mov.w	r1, #262	; 0x106
    97da:	4807      	ldr	r0, [pc, #28]	; (97f8 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x80>)
    97dc:	f006 ffec 	bl	107b8 <__assert_func>
  return kTfLiteOk;
    97e0:	2000      	movs	r0, #0
}
    97e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    97e6:	bf00      	nop
    97e8:	000269f4 	.word	0x000269f4
    97ec:	00026a24 	.word	0x00026a24
    97f0:	00024cf4 	.word	0x00024cf4
    97f4:	00024d00 	.word	0x00024d00
    97f8:	00024dc0 	.word	0x00024dc0

000097fc <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
  return kTfLiteOk;
}

TfLiteStatus ParseReshape(const Operator* op, ErrorReporter* error_reporter,
                          BuiltinDataAllocator* allocator,
                          void** builtin_data) {
    97fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9800:	b084      	sub	sp, #16
    9802:	4604      	mov	r4, r0
    9804:	4688      	mov	r8, r1
    9806:	4615      	mov	r5, r2
    9808:	461f      	mov	r7, r3
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
    980a:	f00a f9d6 	bl	13bba <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>
  template <typename T>
  T* AllocatePOD() {
    // TODO(b/154346074): Change this to is_trivially_destructible when all
    // platform targets support that properly.
    static_assert(std::is_pod<T>::value, "Builtin data structure must be POD.");
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
    980e:	682b      	ldr	r3, [r5, #0]
    9810:	681b      	ldr	r3, [r3, #0]
    9812:	2204      	movs	r2, #4
    9814:	2124      	movs	r1, #36	; 0x24
    9816:	4628      	mov	r0, r5
    9818:	4798      	blx	r3
    return new (allocated_memory) T();
    981a:	4606      	mov	r6, r0
    981c:	b118      	cbz	r0, 9826 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x2a>
    981e:	2224      	movs	r2, #36	; 0x24
    9820:	2100      	movs	r1, #0
    9822:	f00c fc0d 	bl	16040 <memset>
      constexpr _Head_base(const _Head_base&) = default;
      constexpr _Head_base(_Head_base&&) = default;

      template<typename _UHead>
        constexpr _Head_base(_UHead&& __h)
	: _M_head_impl(std::forward<_UHead>(__h)) { }
    9826:	9502      	str	r5, [sp, #8]
    9828:	9603      	str	r6, [sp, #12]
  SafeBuiltinDataAllocator safe_allocator(allocator);

  std::unique_ptr<TfLiteReshapeParams,
                  SafeBuiltinDataAllocator::BuiltinDataDeleter>
      params = safe_allocator.Allocate<TfLiteReshapeParams>();
  TF_LITE_ENSURE(error_reporter, params != nullptr);
    982a:	b336      	cbz	r6, 987a <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x7e>
    return data_ - ReadScalar<soffset_t>(data_);
    982c:	4620      	mov	r0, r4
    982e:	f009 fc8f 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9832:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9834:	4628      	mov	r0, r5
    9836:	f009 fc91 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    983a:	280a      	cmp	r0, #10
    983c:	d92a      	bls.n	9894 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x98>
    983e:	f105 000a 	add.w	r0, r5, #10
    9842:	f009 fc8b 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9846:	b338      	cbz	r0, 9898 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x9c>
    9848:	4420      	add	r0, r4
    984a:	f009 fd50 	bl	132ee <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    return builtin_options_type() == tflite::BuiltinOptions_ReshapeOptions ? static_cast<const tflite::ReshapeOptions *>(builtin_options()) : nullptr;
    984e:	2811      	cmp	r0, #17
    9850:	d128      	bne.n	98a4 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa8>
    return data_ - ReadScalar<soffset_t>(data_);
    9852:	4620      	mov	r0, r4
    9854:	f009 fc7c 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9858:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    985a:	4628      	mov	r0, r5
    985c:	f009 fc7e 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9860:	280c      	cmp	r0, #12
    9862:	d91b      	bls.n	989c <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa0>
    9864:	f105 000c 	add.w	r0, r5, #12
    9868:	f009 fc78 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    986c:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    986e:	b1b8      	cbz	r0, 98a0 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa4>
    9870:	4620      	mov	r0, r4
    9872:	f009 fc67 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    9876:	4404      	add	r4, r0
    9878:	e015      	b.n	98a6 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xaa>
    987a:	4b26      	ldr	r3, [pc, #152]	; (9914 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x118>)
    987c:	9301      	str	r3, [sp, #4]
    987e:	f240 63c3 	movw	r3, #1731	; 0x6c3
    9882:	9300      	str	r3, [sp, #0]
    9884:	4b24      	ldr	r3, [pc, #144]	; (9918 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x11c>)
    9886:	4a25      	ldr	r2, [pc, #148]	; (991c <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x120>)
    9888:	4641      	mov	r1, r8
    988a:	4640      	mov	r0, r8
    988c:	f00a f9b2 	bl	13bf4 <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    9890:	2501      	movs	r5, #1
    9892:	e030      	b.n	98f6 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xfa>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9894:	2000      	movs	r0, #0
    9896:	e7d6      	b.n	9846 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x4a>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9898:	2000      	movs	r0, #0
    989a:	e7d8      	b.n	984e <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x52>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    989c:	2000      	movs	r0, #0
    989e:	e7e5      	b.n	986c <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x70>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    98a0:	2400      	movs	r4, #0
    98a2:	e000      	b.n	98a6 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xaa>
    98a4:	2400      	movs	r4, #0

  const ReshapeOptions* schema_params = op->builtin_options_as_ReshapeOptions();

  if (schema_params != nullptr) {
    98a6:	b314      	cbz	r4, 98ee <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf2>
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_NEW_SHAPE);
    98a8:	4625      	mov	r5, r4
    return data_ - ReadScalar<soffset_t>(data_);
    98aa:	4620      	mov	r0, r4
    98ac:	f009 fc50 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    98b0:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    98b2:	4620      	mov	r0, r4
    98b4:	f009 fc52 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    98b8:	2804      	cmp	r0, #4
    98ba:	d926      	bls.n	990a <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x10e>
    98bc:	1d20      	adds	r0, r4, #4
    98be:	f009 fc4d 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    98c2:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    98c4:	b318      	cbz	r0, 990e <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x112>
    98c6:	4628      	mov	r0, r5
    98c8:	f009 fc3c 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    98cc:	182c      	adds	r4, r5, r0
    const flatbuffers::Vector<int32_t>* new_shape = schema_params->new_shape();
    if (new_shape != nullptr) {
    98ce:	b174      	cbz	r4, 98ee <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf2>
      TF_LITE_ENSURE_STATUS(
    98d0:	4b13      	ldr	r3, [pc, #76]	; (9920 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x124>)
    98d2:	9300      	str	r3, [sp, #0]
    98d4:	4643      	mov	r3, r8
    98d6:	4632      	mov	r2, r6
    98d8:	4621      	mov	r1, r4
    98da:	2020      	movs	r0, #32
    98dc:	f7ff ff4c 	bl	9778 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc>
    98e0:	4605      	mov	r5, r0
    98e2:	b940      	cbnz	r0, 98f6 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xfa>
  uoffset_t size() const { return EndianScalar(length_); }
    98e4:	6820      	ldr	r0, [r4, #0]
    98e6:	f008 f9d4 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      template<typename _Del>
      __uniq_ptr_impl(pointer __p, _Del&& __d)
	: _M_t(__p, std::forward<_Del>(__d)) { }

      pointer&   _M_ptr() { return std::get<0>(_M_t); }
      pointer    _M_ptr() const { return std::get<0>(_M_t); }
    98ea:	9b03      	ldr	r3, [sp, #12]
          FlatBufferIntVectorToArray(sizeof(params->shape), new_shape,
                                     params->shape, error_reporter, "reshape"));
      params->num_dimensions = new_shape->size();
    98ec:	6218      	str	r0, [r3, #32]
    98ee:	9b03      	ldr	r3, [sp, #12]
      /// Release ownership of any stored pointer.
      pointer
      release() noexcept
      {
	pointer __p = get();
	_M_t._M_ptr() = pointer();
    98f0:	2500      	movs	r5, #0
    98f2:	9503      	str	r5, [sp, #12]
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better undertand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
    98f4:	603b      	str	r3, [r7, #0]
	if (__ptr != nullptr)
    98f6:	9903      	ldr	r1, [sp, #12]
    98f8:	b119      	cbz	r1, 9902 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x106>
    void operator()(void* data) { allocator_->Deallocate(data); }
    98fa:	9802      	ldr	r0, [sp, #8]
    98fc:	6803      	ldr	r3, [r0, #0]
    98fe:	685b      	ldr	r3, [r3, #4]
    9900:	4798      	blx	r3
  return kTfLiteOk;
}
    9902:	4628      	mov	r0, r5
    9904:	b004      	add	sp, #16
    9906:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    990a:	2000      	movs	r0, #0
    990c:	e7d9      	b.n	98c2 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc6>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    990e:	2400      	movs	r4, #0
    9910:	e7dd      	b.n	98ce <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd2>
    9912:	bf00      	nop
    9914:	00026ac0 	.word	0x00026ac0
    9918:	00026a68 	.word	0x00026a68
    991c:	000265a4 	.word	0x000265a4
    9920:	00026ad4 	.word	0x00026ad4

00009924 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
                       BuiltinDataAllocator* allocator, void** builtin_data) {
    9924:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9928:	b084      	sub	sp, #16
    992a:	4604      	mov	r4, r0
    992c:	4688      	mov	r8, r1
    992e:	4615      	mov	r5, r2
    9930:	461e      	mov	r6, r3
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
    9932:	f00a f942 	bl	13bba <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
    9936:	682b      	ldr	r3, [r5, #0]
    9938:	681b      	ldr	r3, [r3, #0]
    993a:	2204      	movs	r2, #4
    993c:	2128      	movs	r1, #40	; 0x28
    993e:	4628      	mov	r0, r5
    9940:	4798      	blx	r3
    return new (allocated_memory) T();
    9942:	4607      	mov	r7, r0
    9944:	b118      	cbz	r0, 994e <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x2a>
    9946:	2228      	movs	r2, #40	; 0x28
    9948:	2100      	movs	r1, #0
    994a:	f00c fb79 	bl	16040 <memset>
    994e:	9502      	str	r5, [sp, #8]
    9950:	9703      	str	r7, [sp, #12]
  TF_LITE_ENSURE(error_reporter, params != nullptr);
    9952:	b337      	cbz	r7, 99a2 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x7e>
    return data_ - ReadScalar<soffset_t>(data_);
    9954:	4620      	mov	r0, r4
    9956:	f009 fbfb 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    995a:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    995c:	4628      	mov	r0, r5
    995e:	f009 fbfd 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9962:	280a      	cmp	r0, #10
    9964:	d92a      	bls.n	99bc <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x98>
    9966:	f105 000a 	add.w	r0, r5, #10
    996a:	f009 fbf7 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    996e:	b338      	cbz	r0, 99c0 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x9c>
    9970:	4420      	add	r0, r4
    9972:	f009 fcbc 	bl	132ee <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    return builtin_options_type() == tflite::BuiltinOptions_Pool2DOptions ? static_cast<const tflite::Pool2DOptions *>(builtin_options()) : nullptr;
    9976:	2805      	cmp	r0, #5
    9978:	d128      	bne.n	99cc <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa8>
    return data_ - ReadScalar<soffset_t>(data_);
    997a:	4620      	mov	r0, r4
    997c:	f009 fbe8 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9980:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9982:	4628      	mov	r0, r5
    9984:	f009 fbea 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9988:	280c      	cmp	r0, #12
    998a:	d91b      	bls.n	99c4 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa0>
    998c:	f105 000c 	add.w	r0, r5, #12
    9990:	f009 fbe4 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    9994:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9996:	b1b8      	cbz	r0, 99c8 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa4>
    9998:	4620      	mov	r0, r4
    999a:	f009 fbd3 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    999e:	4404      	add	r4, r0
    99a0:	e015      	b.n	99ce <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xaa>
    99a2:	4b5b      	ldr	r3, [pc, #364]	; (9b10 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ec>)
    99a4:	9301      	str	r3, [sp, #4]
    99a6:	f240 6361 	movw	r3, #1633	; 0x661
    99aa:	9300      	str	r3, [sp, #0]
    99ac:	4b59      	ldr	r3, [pc, #356]	; (9b14 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1f0>)
    99ae:	4a5a      	ldr	r2, [pc, #360]	; (9b18 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1f4>)
    99b0:	4641      	mov	r1, r8
    99b2:	4640      	mov	r0, r8
    99b4:	f00a f91e 	bl	13bf4 <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    99b8:	2401      	movs	r4, #1
    99ba:	e086      	b.n	9aca <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a6>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    99bc:	2000      	movs	r0, #0
    99be:	e7d6      	b.n	996e <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x4a>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    99c0:	2000      	movs	r0, #0
    99c2:	e7d8      	b.n	9976 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x52>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    99c4:	2000      	movs	r0, #0
    99c6:	e7e5      	b.n	9994 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x70>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    99c8:	2400      	movs	r4, #0
    99ca:	e000      	b.n	99ce <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xaa>
    99cc:	2400      	movs	r4, #0
  if (schema_params != nullptr) {
    99ce:	2c00      	cmp	r4, #0
    99d0:	d077      	beq.n	9ac2 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x19e>
    return static_cast<tflite::Padding>(GetField<int8_t>(VT_PADDING, 0));
    99d2:	4625      	mov	r5, r4
    return data_ - ReadScalar<soffset_t>(data_);
    99d4:	4620      	mov	r0, r4
    99d6:	f009 fbbb 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    99da:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    99dc:	4620      	mov	r0, r4
    99de:	f009 fbbd 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    99e2:	2804      	cmp	r0, #4
    99e4:	d97b      	bls.n	9ade <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ba>
    99e6:	1d20      	adds	r0, r4, #4
    99e8:	f009 fbb8 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    99ec:	2800      	cmp	r0, #0
    99ee:	d078      	beq.n	9ae2 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1be>
    99f0:	4428      	add	r0, r5
    99f2:	f009 fbb9 	bl	13168 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    params->padding = ConvertPadding(schema_params->padding());
    99f6:	b2c0      	uxtb	r0, r0
    99f8:	f00a f8d6 	bl	13ba8 <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE>
    99fc:	7038      	strb	r0, [r7, #0]
      pointer    _M_ptr() const { return std::get<0>(_M_t); }
    99fe:	9f03      	ldr	r7, [sp, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    9a00:	4628      	mov	r0, r5
    9a02:	f009 fba5 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9a06:	1a2c      	subs	r4, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9a08:	4620      	mov	r0, r4
    9a0a:	f009 fba7 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9a0e:	2806      	cmp	r0, #6
    9a10:	d969      	bls.n	9ae6 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1c2>
    9a12:	1da0      	adds	r0, r4, #6
    9a14:	f009 fba2 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9a18:	2800      	cmp	r0, #0
    9a1a:	d066      	beq.n	9aea <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1c6>
    9a1c:	4428      	add	r0, r5
    9a1e:	f009 fb97 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->stride_width = schema_params->stride_w();
    9a22:	6078      	str	r0, [r7, #4]
    9a24:	9c03      	ldr	r4, [sp, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    9a26:	4628      	mov	r0, r5
    9a28:	f009 fb92 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9a2c:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9a2e:	4638      	mov	r0, r7
    9a30:	f009 fb94 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9a34:	2808      	cmp	r0, #8
    9a36:	d95a      	bls.n	9aee <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ca>
    9a38:	f107 0008 	add.w	r0, r7, #8
    9a3c:	f009 fb8e 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9a40:	2800      	cmp	r0, #0
    9a42:	d056      	beq.n	9af2 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ce>
    9a44:	4428      	add	r0, r5
    9a46:	f009 fb83 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->stride_height = schema_params->stride_h();
    9a4a:	60a0      	str	r0, [r4, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    9a4c:	4628      	mov	r0, r5
    9a4e:	f009 fb7f 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9a52:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9a54:	4638      	mov	r0, r7
    9a56:	f009 fb81 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9a5a:	280a      	cmp	r0, #10
    9a5c:	d94b      	bls.n	9af6 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1d2>
    9a5e:	f107 000a 	add.w	r0, r7, #10
    9a62:	f009 fb7b 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9a66:	2800      	cmp	r0, #0
    9a68:	d047      	beq.n	9afa <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1d6>
    9a6a:	4428      	add	r0, r5
    9a6c:	f009 fb70 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->filter_width = schema_params->filter_width();
    9a70:	60e0      	str	r0, [r4, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    9a72:	4628      	mov	r0, r5
    9a74:	f009 fb6c 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9a78:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9a7a:	4638      	mov	r0, r7
    9a7c:	f009 fb6e 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9a80:	280c      	cmp	r0, #12
    9a82:	d93c      	bls.n	9afe <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1da>
    9a84:	f107 000c 	add.w	r0, r7, #12
    9a88:	f009 fb68 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9a8c:	2800      	cmp	r0, #0
    9a8e:	d038      	beq.n	9b02 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1de>
    9a90:	4428      	add	r0, r5
    9a92:	f009 fb5d 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->filter_height = schema_params->filter_height();
    9a96:	6120      	str	r0, [r4, #16]
    return data_ - ReadScalar<soffset_t>(data_);
    9a98:	4628      	mov	r0, r5
    9a9a:	f009 fb59 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9a9e:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9aa0:	4638      	mov	r0, r7
    9aa2:	f009 fb5b 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9aa6:	280e      	cmp	r0, #14
    9aa8:	d92d      	bls.n	9b06 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1e2>
    9aaa:	f107 000e 	add.w	r0, r7, #14
    9aae:	f009 fb55 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9ab2:	b350      	cbz	r0, 9b0a <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1e6>
    9ab4:	4428      	add	r0, r5
    9ab6:	f009 fb57 	bl	13168 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
        ConvertActivation(schema_params->fused_activation_function());
    9aba:	b2c0      	uxtb	r0, r0
    9abc:	f00a f86a 	bl	13b94 <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>
    params->activation =
    9ac0:	7520      	strb	r0, [r4, #20]
    9ac2:	9b03      	ldr	r3, [sp, #12]
	_M_t._M_ptr() = pointer();
    9ac4:	2400      	movs	r4, #0
    9ac6:	9403      	str	r4, [sp, #12]
  *builtin_data = params.release();
    9ac8:	6033      	str	r3, [r6, #0]
	if (__ptr != nullptr)
    9aca:	9903      	ldr	r1, [sp, #12]
    9acc:	b119      	cbz	r1, 9ad6 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1b2>
    void operator()(void* data) { allocator_->Deallocate(data); }
    9ace:	9802      	ldr	r0, [sp, #8]
    9ad0:	6803      	ldr	r3, [r0, #0]
    9ad2:	685b      	ldr	r3, [r3, #4]
    9ad4:	4798      	blx	r3
}
    9ad6:	4620      	mov	r0, r4
    9ad8:	b004      	add	sp, #16
    9ada:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9ade:	2000      	movs	r0, #0
    9ae0:	e784      	b.n	99ec <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc8>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9ae2:	2000      	movs	r0, #0
    9ae4:	e787      	b.n	99f6 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd2>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9ae6:	2000      	movs	r0, #0
    9ae8:	e796      	b.n	9a18 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf4>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9aea:	2000      	movs	r0, #0
    9aec:	e799      	b.n	9a22 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xfe>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9aee:	2000      	movs	r0, #0
    9af0:	e7a6      	b.n	9a40 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x11c>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9af2:	2000      	movs	r0, #0
    9af4:	e7a9      	b.n	9a4a <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x126>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9af6:	2000      	movs	r0, #0
    9af8:	e7b5      	b.n	9a66 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x142>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9afa:	2000      	movs	r0, #0
    9afc:	e7b8      	b.n	9a70 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x14c>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9afe:	2000      	movs	r0, #0
    9b00:	e7c4      	b.n	9a8c <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x168>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9b02:	2000      	movs	r0, #0
    9b04:	e7c7      	b.n	9a96 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x172>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9b06:	2000      	movs	r0, #0
    9b08:	e7d3      	b.n	9ab2 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x18e>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9b0a:	2000      	movs	r0, #0
    9b0c:	e7d5      	b.n	9aba <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x196>
    9b0e:	bf00      	nop
    9b10:	00026ac0 	.word	0x00026ac0
    9b14:	00026a68 	.word	0x00026a68
    9b18:	000265a4 	.word	0x000265a4

00009b1c <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
                         BuiltinDataAllocator* allocator, void** builtin_data) {
    9b1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9b20:	b084      	sub	sp, #16
    9b22:	4604      	mov	r4, r0
    9b24:	4688      	mov	r8, r1
    9b26:	4615      	mov	r5, r2
    9b28:	461f      	mov	r7, r3
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
    9b2a:	f00a f846 	bl	13bba <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
    9b2e:	682b      	ldr	r3, [r5, #0]
    9b30:	681b      	ldr	r3, [r3, #0]
    9b32:	2204      	movs	r2, #4
    9b34:	2118      	movs	r1, #24
    9b36:	4628      	mov	r0, r5
    9b38:	4798      	blx	r3
    return new (allocated_memory) T();
    9b3a:	4606      	mov	r6, r0
    9b3c:	b130      	cbz	r0, 9b4c <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x30>
    9b3e:	2300      	movs	r3, #0
    9b40:	6003      	str	r3, [r0, #0]
    9b42:	6043      	str	r3, [r0, #4]
    9b44:	6083      	str	r3, [r0, #8]
    9b46:	60c3      	str	r3, [r0, #12]
    9b48:	6103      	str	r3, [r0, #16]
    9b4a:	6143      	str	r3, [r0, #20]
    9b4c:	9502      	str	r5, [sp, #8]
    9b4e:	9603      	str	r6, [sp, #12]
  TF_LITE_ENSURE(error_reporter, params != nullptr);
    9b50:	b336      	cbz	r6, 9ba0 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x84>
    return data_ - ReadScalar<soffset_t>(data_);
    9b52:	4620      	mov	r0, r4
    9b54:	f009 fafc 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9b58:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9b5a:	4628      	mov	r0, r5
    9b5c:	f009 fafe 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9b60:	280a      	cmp	r0, #10
    9b62:	d92a      	bls.n	9bba <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x9e>
    9b64:	f105 000a 	add.w	r0, r5, #10
    9b68:	f009 faf8 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9b6c:	b338      	cbz	r0, 9bbe <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa2>
    9b6e:	4420      	add	r0, r4
    9b70:	f009 fbbd 	bl	132ee <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    return builtin_options_type() == tflite::BuiltinOptions_Conv2DOptions ? static_cast<const tflite::Conv2DOptions *>(builtin_options()) : nullptr;
    9b74:	2801      	cmp	r0, #1
    9b76:	d128      	bne.n	9bca <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xae>
    return data_ - ReadScalar<soffset_t>(data_);
    9b78:	4620      	mov	r0, r4
    9b7a:	f009 fae9 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9b7e:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9b80:	4628      	mov	r0, r5
    9b82:	f009 faeb 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9b86:	280c      	cmp	r0, #12
    9b88:	d91b      	bls.n	9bc2 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa6>
    9b8a:	f105 000c 	add.w	r0, r5, #12
    9b8e:	f009 fae5 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    9b92:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9b94:	b1b8      	cbz	r0, 9bc6 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xaa>
    9b96:	4620      	mov	r0, r4
    9b98:	f009 fad4 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    9b9c:	4404      	add	r4, r0
    9b9e:	e015      	b.n	9bcc <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb0>
    9ba0:	4b5a      	ldr	r3, [pc, #360]	; (9d0c <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1f0>)
    9ba2:	9301      	str	r3, [sp, #4]
    9ba4:	f240 434d 	movw	r3, #1101	; 0x44d
    9ba8:	9300      	str	r3, [sp, #0]
    9baa:	4b59      	ldr	r3, [pc, #356]	; (9d10 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1f4>)
    9bac:	4a59      	ldr	r2, [pc, #356]	; (9d14 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1f8>)
    9bae:	4641      	mov	r1, r8
    9bb0:	4640      	mov	r0, r8
    9bb2:	f00a f81f 	bl	13bf4 <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    9bb6:	2401      	movs	r4, #1
    9bb8:	e086      	b.n	9cc8 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ac>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9bba:	2000      	movs	r0, #0
    9bbc:	e7d6      	b.n	9b6c <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x50>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9bbe:	2000      	movs	r0, #0
    9bc0:	e7d8      	b.n	9b74 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x58>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9bc2:	2000      	movs	r0, #0
    9bc4:	e7e5      	b.n	9b92 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x76>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9bc6:	2400      	movs	r4, #0
    9bc8:	e000      	b.n	9bcc <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb0>
    9bca:	2400      	movs	r4, #0
  if (schema_params != nullptr) {
    9bcc:	2c00      	cmp	r4, #0
    9bce:	d077      	beq.n	9cc0 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a4>
    return static_cast<tflite::Padding>(GetField<int8_t>(VT_PADDING, 0));
    9bd0:	4625      	mov	r5, r4
    return data_ - ReadScalar<soffset_t>(data_);
    9bd2:	4620      	mov	r0, r4
    9bd4:	f009 fabc 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9bd8:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9bda:	4620      	mov	r0, r4
    9bdc:	f009 fabe 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9be0:	2804      	cmp	r0, #4
    9be2:	d97b      	bls.n	9cdc <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1c0>
    9be4:	1d20      	adds	r0, r4, #4
    9be6:	f009 fab9 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9bea:	2800      	cmp	r0, #0
    9bec:	d078      	beq.n	9ce0 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1c4>
    9bee:	4428      	add	r0, r5
    9bf0:	f009 faba 	bl	13168 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    params->padding = ConvertPadding(schema_params->padding());
    9bf4:	b2c0      	uxtb	r0, r0
    9bf6:	f009 ffd7 	bl	13ba8 <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE>
    9bfa:	7030      	strb	r0, [r6, #0]
      pointer    _M_ptr() const { return std::get<0>(_M_t); }
    9bfc:	9e03      	ldr	r6, [sp, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    9bfe:	4628      	mov	r0, r5
    9c00:	f009 faa6 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9c04:	1a2c      	subs	r4, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9c06:	4620      	mov	r0, r4
    9c08:	f009 faa8 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9c0c:	2806      	cmp	r0, #6
    9c0e:	d969      	bls.n	9ce4 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1c8>
    9c10:	1da0      	adds	r0, r4, #6
    9c12:	f009 faa3 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9c16:	2800      	cmp	r0, #0
    9c18:	d066      	beq.n	9ce8 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1cc>
    9c1a:	4428      	add	r0, r5
    9c1c:	f009 fa98 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->stride_width = schema_params->stride_w();
    9c20:	6070      	str	r0, [r6, #4]
    9c22:	9c03      	ldr	r4, [sp, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    9c24:	4628      	mov	r0, r5
    9c26:	f009 fa93 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9c2a:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9c2c:	4630      	mov	r0, r6
    9c2e:	f009 fa95 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9c32:	2808      	cmp	r0, #8
    9c34:	d95a      	bls.n	9cec <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1d0>
    9c36:	f106 0008 	add.w	r0, r6, #8
    9c3a:	f009 fa8f 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9c3e:	2800      	cmp	r0, #0
    9c40:	d056      	beq.n	9cf0 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1d4>
    9c42:	4428      	add	r0, r5
    9c44:	f009 fa84 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->stride_height = schema_params->stride_h();
    9c48:	60a0      	str	r0, [r4, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    9c4a:	4628      	mov	r0, r5
    9c4c:	f009 fa80 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9c50:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9c52:	4630      	mov	r0, r6
    9c54:	f009 fa82 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9c58:	280a      	cmp	r0, #10
    9c5a:	d94b      	bls.n	9cf4 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1d8>
    9c5c:	f106 000a 	add.w	r0, r6, #10
    9c60:	f009 fa7c 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9c64:	2800      	cmp	r0, #0
    9c66:	d047      	beq.n	9cf8 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1dc>
    9c68:	4428      	add	r0, r5
    9c6a:	f009 fa7d 	bl	13168 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
        ConvertActivation(schema_params->fused_activation_function());
    9c6e:	b2c0      	uxtb	r0, r0
    9c70:	f009 ff90 	bl	13b94 <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>
    params->activation =
    9c74:	7320      	strb	r0, [r4, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    9c76:	4628      	mov	r0, r5
    9c78:	f009 fa6a 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9c7c:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9c7e:	4630      	mov	r0, r6
    9c80:	f009 fa6c 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9c84:	280c      	cmp	r0, #12
    9c86:	d939      	bls.n	9cfc <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1e0>
    9c88:	f106 000c 	add.w	r0, r6, #12
    9c8c:	f009 fa66 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9c90:	2800      	cmp	r0, #0
    9c92:	d035      	beq.n	9d00 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1e4>
    9c94:	4428      	add	r0, r5
    9c96:	f009 fa5b 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->dilation_width_factor = schema_params->dilation_w_factor();
    9c9a:	6120      	str	r0, [r4, #16]
    return data_ - ReadScalar<soffset_t>(data_);
    9c9c:	4628      	mov	r0, r5
    9c9e:	f009 fa57 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9ca2:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9ca4:	4630      	mov	r0, r6
    9ca6:	f009 fa59 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9caa:	280e      	cmp	r0, #14
    9cac:	d92a      	bls.n	9d04 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1e8>
    9cae:	f106 000e 	add.w	r0, r6, #14
    9cb2:	f009 fa53 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9cb6:	b338      	cbz	r0, 9d08 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ec>
    9cb8:	4428      	add	r0, r5
    9cba:	f009 fa49 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->dilation_height_factor = schema_params->dilation_h_factor();
    9cbe:	6160      	str	r0, [r4, #20]
    9cc0:	9b03      	ldr	r3, [sp, #12]
	_M_t._M_ptr() = pointer();
    9cc2:	2400      	movs	r4, #0
    9cc4:	9403      	str	r4, [sp, #12]
  *builtin_data = params.release();
    9cc6:	603b      	str	r3, [r7, #0]
	if (__ptr != nullptr)
    9cc8:	9903      	ldr	r1, [sp, #12]
    9cca:	b119      	cbz	r1, 9cd4 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1b8>
    void operator()(void* data) { allocator_->Deallocate(data); }
    9ccc:	9802      	ldr	r0, [sp, #8]
    9cce:	6803      	ldr	r3, [r0, #0]
    9cd0:	685b      	ldr	r3, [r3, #4]
    9cd2:	4798      	blx	r3
}
    9cd4:	4620      	mov	r0, r4
    9cd6:	b004      	add	sp, #16
    9cd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9cdc:	2000      	movs	r0, #0
    9cde:	e784      	b.n	9bea <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xce>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9ce0:	2000      	movs	r0, #0
    9ce2:	e787      	b.n	9bf4 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd8>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9ce4:	2000      	movs	r0, #0
    9ce6:	e796      	b.n	9c16 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xfa>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9ce8:	2000      	movs	r0, #0
    9cea:	e799      	b.n	9c20 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x104>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9cec:	2000      	movs	r0, #0
    9cee:	e7a6      	b.n	9c3e <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x122>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9cf0:	2000      	movs	r0, #0
    9cf2:	e7a9      	b.n	9c48 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12c>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9cf4:	2000      	movs	r0, #0
    9cf6:	e7b5      	b.n	9c64 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x148>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9cf8:	2000      	movs	r0, #0
    9cfa:	e7b8      	b.n	9c6e <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x152>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9cfc:	2000      	movs	r0, #0
    9cfe:	e7c7      	b.n	9c90 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x174>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9d00:	2001      	movs	r0, #1
    9d02:	e7ca      	b.n	9c9a <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x17e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9d04:	2000      	movs	r0, #0
    9d06:	e7d6      	b.n	9cb6 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x19a>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9d08:	2001      	movs	r0, #1
    9d0a:	e7d8      	b.n	9cbe <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a2>
    9d0c:	00026ac0 	.word	0x00026ac0
    9d10:	00026a68 	.word	0x00026a68
    9d14:	000265a4 	.word	0x000265a4

00009d18 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
                                 void** builtin_data) {
    9d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9d1c:	b084      	sub	sp, #16
    9d1e:	4604      	mov	r4, r0
    9d20:	4688      	mov	r8, r1
    9d22:	4616      	mov	r6, r2
    9d24:	461f      	mov	r7, r3
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
    9d26:	f009 ff48 	bl	13bba <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
    9d2a:	6833      	ldr	r3, [r6, #0]
    9d2c:	681b      	ldr	r3, [r3, #0]
    9d2e:	2201      	movs	r2, #1
    9d30:	2104      	movs	r1, #4
    9d32:	4630      	mov	r0, r6
    9d34:	4798      	blx	r3
    return new (allocated_memory) T();
    9d36:	4605      	mov	r5, r0
    9d38:	b108      	cbz	r0, 9d3e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x26>
    9d3a:	2300      	movs	r3, #0
    9d3c:	6003      	str	r3, [r0, #0]
    9d3e:	9602      	str	r6, [sp, #8]
    9d40:	9503      	str	r5, [sp, #12]
  TF_LITE_ENSURE(error_reporter, params != nullptr);
    9d42:	b305      	cbz	r5, 9d86 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x6e>
    return data_ - ReadScalar<soffset_t>(data_);
    9d44:	4620      	mov	r0, r4
    9d46:	f009 fa03 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9d4a:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9d4c:	4630      	mov	r0, r6
    9d4e:	f009 fa05 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9d52:	280a      	cmp	r0, #10
    9d54:	d924      	bls.n	9da0 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x88>
    9d56:	f106 000a 	add.w	r0, r6, #10
    9d5a:	f009 f9ff 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9d5e:	b308      	cbz	r0, 9da4 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x8c>
    9d60:	4420      	add	r0, r4
    9d62:	f009 fac4 	bl	132ee <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    return builtin_options_type() == tflite::BuiltinOptions_FullyConnectedOptions ? static_cast<const tflite::FullyConnectedOptions *>(builtin_options()) : nullptr;
    9d66:	2808      	cmp	r0, #8
    9d68:	d128      	bne.n	9dbc <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa4>
    return data_ - ReadScalar<soffset_t>(data_);
    9d6a:	4620      	mov	r0, r4
    9d6c:	f009 f9f0 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9d70:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9d72:	4630      	mov	r0, r6
    9d74:	f009 f9f2 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9d78:	280c      	cmp	r0, #12
    9d7a:	d915      	bls.n	9da8 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x90>
    9d7c:	f106 000c 	add.w	r0, r6, #12
    9d80:	f009 f9ec 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    9d84:	e011      	b.n	9daa <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x92>
    9d86:	4b4c      	ldr	r3, [pc, #304]	; (9eb8 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a0>)
    9d88:	9301      	str	r3, [sp, #4]
    9d8a:	f240 531d 	movw	r3, #1309	; 0x51d
    9d8e:	9300      	str	r3, [sp, #0]
    9d90:	4b4a      	ldr	r3, [pc, #296]	; (9ebc <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a4>)
    9d92:	4a4b      	ldr	r2, [pc, #300]	; (9ec0 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a8>)
    9d94:	4641      	mov	r1, r8
    9d96:	4640      	mov	r0, r8
    9d98:	f009 ff2c 	bl	13bf4 <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    9d9c:	2401      	movs	r4, #1
    9d9e:	e07d      	b.n	9e9c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x184>
    9da0:	2000      	movs	r0, #0
    9da2:	e7dc      	b.n	9d5e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x46>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9da4:	2000      	movs	r0, #0
    9da6:	e7de      	b.n	9d66 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9da8:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    9daa:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9dac:	b120      	cbz	r0, 9db8 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa0>
    9dae:	4620      	mov	r0, r4
    9db0:	f009 f9c8 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    9db4:	4404      	add	r4, r0
    9db6:	e002      	b.n	9dbe <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa6>
    9db8:	2400      	movs	r4, #0
    9dba:	e000      	b.n	9dbe <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa6>
    9dbc:	2400      	movs	r4, #0
  if (schema_params != nullptr) {
    9dbe:	2c00      	cmp	r4, #0
    9dc0:	d069      	beq.n	9e96 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x17e>
    return static_cast<tflite::ActivationFunctionType>(GetField<int8_t>(VT_FUSED_ACTIVATION_FUNCTION, 0));
    9dc2:	4626      	mov	r6, r4
    return data_ - ReadScalar<soffset_t>(data_);
    9dc4:	4620      	mov	r0, r4
    9dc6:	f009 f9c3 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9dca:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9dcc:	4620      	mov	r0, r4
    9dce:	f009 f9c5 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9dd2:	2804      	cmp	r0, #4
    9dd4:	d903      	bls.n	9dde <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc6>
    9dd6:	1d20      	adds	r0, r4, #4
    9dd8:	f009 f9c0 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    9ddc:	e000      	b.n	9de0 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc8>
    9dde:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9de0:	b118      	cbz	r0, 9dea <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd2>
    9de2:	4430      	add	r0, r6
    9de4:	f009 f9c0 	bl	13168 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    9de8:	e000      	b.n	9dec <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd4>
    9dea:	2000      	movs	r0, #0
        ConvertActivation(schema_params->fused_activation_function());
    9dec:	b2c0      	uxtb	r0, r0
    9dee:	f009 fed1 	bl	13b94 <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>
    params->activation =
    9df2:	7028      	strb	r0, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    9df4:	4630      	mov	r0, r6
    9df6:	f009 f9ab 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9dfa:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9dfc:	4620      	mov	r0, r4
    9dfe:	f009 f9ad 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9e02:	2808      	cmp	r0, #8
    9e04:	d904      	bls.n	9e10 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf8>
    9e06:	f104 0008 	add.w	r0, r4, #8
    9e0a:	f009 f9a7 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    9e0e:	e000      	b.n	9e12 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xfa>
    9e10:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9e12:	b118      	cbz	r0, 9e1c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x104>
    9e14:	4430      	add	r0, r6
    9e16:	f009 fa6a 	bl	132ee <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    9e1a:	e000      	b.n	9e1e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x106>
    9e1c:	2000      	movs	r0, #0
    return GetField<uint8_t>(VT_KEEP_NUM_DIMS, 0) != 0;
    9e1e:	3800      	subs	r0, #0
    9e20:	bf18      	it	ne
    9e22:	2001      	movne	r0, #1
    params->keep_num_dims = schema_params->keep_num_dims();
    9e24:	70a8      	strb	r0, [r5, #2]
    return data_ - ReadScalar<soffset_t>(data_);
    9e26:	4630      	mov	r0, r6
    9e28:	f009 f992 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9e2c:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9e2e:	4620      	mov	r0, r4
    9e30:	f009 f994 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9e34:	280a      	cmp	r0, #10
    9e36:	d904      	bls.n	9e42 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12a>
    9e38:	f104 000a 	add.w	r0, r4, #10
    9e3c:	f009 f98e 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    9e40:	e000      	b.n	9e44 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12c>
    9e42:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9e44:	b118      	cbz	r0, 9e4e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x136>
    9e46:	4430      	add	r0, r6
    9e48:	f009 fa51 	bl	132ee <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    9e4c:	e000      	b.n	9e50 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x138>
    9e4e:	2000      	movs	r0, #0
    return GetField<uint8_t>(VT_ASYMMETRIC_QUANTIZE_INPUTS, 0) != 0;
    9e50:	3800      	subs	r0, #0
    9e52:	bf18      	it	ne
    9e54:	2001      	movne	r0, #1
    params->asymmetric_quantize_inputs =
    9e56:	70e8      	strb	r0, [r5, #3]
    return data_ - ReadScalar<soffset_t>(data_);
    9e58:	4630      	mov	r0, r6
    9e5a:	f009 f979 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9e5e:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9e60:	4620      	mov	r0, r4
    9e62:	f009 f97b 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9e66:	2806      	cmp	r0, #6
    9e68:	d903      	bls.n	9e72 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x15a>
    9e6a:	1da0      	adds	r0, r4, #6
    9e6c:	f009 f976 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    9e70:	e000      	b.n	9e74 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x15c>
    9e72:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9e74:	b118      	cbz	r0, 9e7e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x166>
    9e76:	4430      	add	r0, r6
    9e78:	f009 f976 	bl	13168 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    9e7c:	e000      	b.n	9e80 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x168>
    9e7e:	2000      	movs	r0, #0
    switch (schema_params->weights_format()) {
    9e80:	b138      	cbz	r0, 9e92 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x17a>
    9e82:	2801      	cmp	r0, #1
    9e84:	d014      	beq.n	9eb0 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x198>
        TF_LITE_REPORT_ERROR(error_reporter,
    9e86:	490f      	ldr	r1, [pc, #60]	; (9ec4 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ac>)
    9e88:	4640      	mov	r0, r8
    9e8a:	f009 fea4 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
        return kTfLiteError;
    9e8e:	2401      	movs	r4, #1
    9e90:	e004      	b.n	9e9c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x184>
        params->weights_format = kTfLiteFullyConnectedWeightsFormatDefault;
    9e92:	2300      	movs	r3, #0
    9e94:	706b      	strb	r3, [r5, #1]
	_M_t._M_ptr() = pointer();
    9e96:	2400      	movs	r4, #0
    9e98:	9403      	str	r4, [sp, #12]
  *builtin_data = params.release();
    9e9a:	603d      	str	r5, [r7, #0]
	if (__ptr != nullptr)
    9e9c:	9903      	ldr	r1, [sp, #12]
    9e9e:	b119      	cbz	r1, 9ea8 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x190>
    void operator()(void* data) { allocator_->Deallocate(data); }
    9ea0:	9802      	ldr	r0, [sp, #8]
    9ea2:	6803      	ldr	r3, [r0, #0]
    9ea4:	685b      	ldr	r3, [r3, #4]
    9ea6:	4798      	blx	r3
}
    9ea8:	4620      	mov	r0, r4
    9eaa:	b004      	add	sp, #16
    9eac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        params->weights_format =
    9eb0:	2301      	movs	r3, #1
    9eb2:	706b      	strb	r3, [r5, #1]
        break;
    9eb4:	e7ef      	b.n	9e96 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x17e>
    9eb6:	bf00      	nop
    9eb8:	00026ac0 	.word	0x00026ac0
    9ebc:	00026a68 	.word	0x00026a68
    9ec0:	000265a4 	.word	0x000265a4
    9ec4:	00026adc 	.word	0x00026adc

00009ec8 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
                                  void** builtin_data) {
    9ec8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9ecc:	b084      	sub	sp, #16
    9ece:	4604      	mov	r4, r0
    9ed0:	4688      	mov	r8, r1
    9ed2:	4615      	mov	r5, r2
    9ed4:	461f      	mov	r7, r3
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
    9ed6:	f009 fe70 	bl	13bba <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
    9eda:	682b      	ldr	r3, [r5, #0]
    9edc:	681b      	ldr	r3, [r3, #0]
    9ede:	2204      	movs	r2, #4
    9ee0:	211c      	movs	r1, #28
    9ee2:	4628      	mov	r0, r5
    9ee4:	4798      	blx	r3
    return new (allocated_memory) T();
    9ee6:	4606      	mov	r6, r0
    9ee8:	b138      	cbz	r0, 9efa <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x32>
    9eea:	2300      	movs	r3, #0
    9eec:	6003      	str	r3, [r0, #0]
    9eee:	6043      	str	r3, [r0, #4]
    9ef0:	6083      	str	r3, [r0, #8]
    9ef2:	60c3      	str	r3, [r0, #12]
    9ef4:	6103      	str	r3, [r0, #16]
    9ef6:	6143      	str	r3, [r0, #20]
    9ef8:	6183      	str	r3, [r0, #24]
    9efa:	9502      	str	r5, [sp, #8]
    9efc:	9603      	str	r6, [sp, #12]
  TF_LITE_ENSURE(error_reporter, params != nullptr);
    9efe:	b336      	cbz	r6, 9f4e <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x86>
    return data_ - ReadScalar<soffset_t>(data_);
    9f00:	4620      	mov	r0, r4
    9f02:	f009 f925 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9f06:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9f08:	4628      	mov	r0, r5
    9f0a:	f009 f927 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9f0e:	280a      	cmp	r0, #10
    9f10:	d92a      	bls.n	9f68 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa0>
    9f12:	f105 000a 	add.w	r0, r5, #10
    9f16:	f009 f921 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9f1a:	b338      	cbz	r0, 9f6c <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa4>
    9f1c:	4420      	add	r0, r4
    9f1e:	f009 f9e6 	bl	132ee <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    return builtin_options_type() == tflite::BuiltinOptions_DepthwiseConv2DOptions ? static_cast<const tflite::DepthwiseConv2DOptions *>(builtin_options()) : nullptr;
    9f22:	2802      	cmp	r0, #2
    9f24:	d128      	bne.n	9f78 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb0>
    return data_ - ReadScalar<soffset_t>(data_);
    9f26:	4620      	mov	r0, r4
    9f28:	f009 f912 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9f2c:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9f2e:	4628      	mov	r0, r5
    9f30:	f009 f914 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9f34:	280c      	cmp	r0, #12
    9f36:	d91b      	bls.n	9f70 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa8>
    9f38:	f105 000c 	add.w	r0, r5, #12
    9f3c:	f009 f90e 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    9f40:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9f42:	b1b8      	cbz	r0, 9f74 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xac>
    9f44:	4620      	mov	r0, r4
    9f46:	f009 f8fd 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    9f4a:	4404      	add	r4, r0
    9f4c:	e015      	b.n	9f7a <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb2>
    9f4e:	4b68      	ldr	r3, [pc, #416]	; (a0f0 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x228>)
    9f50:	9301      	str	r3, [sp, #4]
    9f52:	f240 43a2 	movw	r3, #1186	; 0x4a2
    9f56:	9300      	str	r3, [sp, #0]
    9f58:	4b66      	ldr	r3, [pc, #408]	; (a0f4 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x22c>)
    9f5a:	4a67      	ldr	r2, [pc, #412]	; (a0f8 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x230>)
    9f5c:	4641      	mov	r1, r8
    9f5e:	4640      	mov	r0, r8
    9f60:	f009 fe48 	bl	13bf4 <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    9f64:	2401      	movs	r4, #1
    9f66:	e09c      	b.n	a0a2 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1da>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9f68:	2000      	movs	r0, #0
    9f6a:	e7d6      	b.n	9f1a <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x52>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9f6c:	2000      	movs	r0, #0
    9f6e:	e7d8      	b.n	9f22 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5a>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9f70:	2000      	movs	r0, #0
    9f72:	e7e5      	b.n	9f40 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x78>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9f74:	2400      	movs	r4, #0
    9f76:	e000      	b.n	9f7a <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb2>
    9f78:	2400      	movs	r4, #0
  if (schema_params != nullptr) {
    9f7a:	2c00      	cmp	r4, #0
    9f7c:	f000 808d 	beq.w	a09a <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1d2>
    return static_cast<tflite::Padding>(GetField<int8_t>(VT_PADDING, 0));
    9f80:	4625      	mov	r5, r4
    return data_ - ReadScalar<soffset_t>(data_);
    9f82:	4620      	mov	r0, r4
    9f84:	f009 f8e4 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9f88:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9f8a:	4620      	mov	r0, r4
    9f8c:	f009 f8e6 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9f90:	2804      	cmp	r0, #4
    9f92:	f240 8090 	bls.w	a0b6 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ee>
    9f96:	1d20      	adds	r0, r4, #4
    9f98:	f009 f8e0 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9f9c:	2800      	cmp	r0, #0
    9f9e:	f000 808c 	beq.w	a0ba <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1f2>
    9fa2:	4428      	add	r0, r5
    9fa4:	f009 f8e0 	bl	13168 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    params->padding = ConvertPadding(schema_params->padding());
    9fa8:	b2c0      	uxtb	r0, r0
    9faa:	f009 fdfd 	bl	13ba8 <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE>
    9fae:	7030      	strb	r0, [r6, #0]
      pointer    _M_ptr() const { return std::get<0>(_M_t); }
    9fb0:	9e03      	ldr	r6, [sp, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    9fb2:	4628      	mov	r0, r5
    9fb4:	f009 f8cc 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9fb8:	1a2c      	subs	r4, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9fba:	4620      	mov	r0, r4
    9fbc:	f009 f8ce 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9fc0:	2806      	cmp	r0, #6
    9fc2:	d97c      	bls.n	a0be <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1f6>
    9fc4:	1da0      	adds	r0, r4, #6
    9fc6:	f009 f8c9 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9fca:	2800      	cmp	r0, #0
    9fcc:	d079      	beq.n	a0c2 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1fa>
    9fce:	4428      	add	r0, r5
    9fd0:	f009 f8be 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->stride_width = schema_params->stride_w();
    9fd4:	6070      	str	r0, [r6, #4]
    9fd6:	9c03      	ldr	r4, [sp, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    9fd8:	4628      	mov	r0, r5
    9fda:	f009 f8b9 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9fde:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9fe0:	4630      	mov	r0, r6
    9fe2:	f009 f8bb 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9fe6:	2808      	cmp	r0, #8
    9fe8:	d96d      	bls.n	a0c6 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1fe>
    9fea:	f106 0008 	add.w	r0, r6, #8
    9fee:	f009 f8b5 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9ff2:	2800      	cmp	r0, #0
    9ff4:	d069      	beq.n	a0ca <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x202>
    9ff6:	4428      	add	r0, r5
    9ff8:	f009 f8aa 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->stride_height = schema_params->stride_h();
    9ffc:	60a0      	str	r0, [r4, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    9ffe:	4628      	mov	r0, r5
    a000:	f009 f8a6 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a004:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a006:	4630      	mov	r0, r6
    a008:	f009 f8a8 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a00c:	280a      	cmp	r0, #10
    a00e:	d95e      	bls.n	a0ce <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x206>
    a010:	f106 000a 	add.w	r0, r6, #10
    a014:	f009 f8a2 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a018:	2800      	cmp	r0, #0
    a01a:	d05a      	beq.n	a0d2 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x20a>
    a01c:	4428      	add	r0, r5
    a01e:	f009 f897 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->depth_multiplier = schema_params->depth_multiplier();
    a022:	60e0      	str	r0, [r4, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    a024:	4628      	mov	r0, r5
    a026:	f009 f893 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a02a:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a02c:	4630      	mov	r0, r6
    a02e:	f009 f895 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a032:	280c      	cmp	r0, #12
    a034:	d94f      	bls.n	a0d6 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x20e>
    a036:	f106 000c 	add.w	r0, r6, #12
    a03a:	f009 f88f 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a03e:	2800      	cmp	r0, #0
    a040:	d04b      	beq.n	a0da <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x212>
    a042:	4428      	add	r0, r5
    a044:	f009 f890 	bl	13168 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
        ConvertActivation(schema_params->fused_activation_function());
    a048:	b2c0      	uxtb	r0, r0
    a04a:	f009 fda3 	bl	13b94 <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>
    params->activation =
    a04e:	7420      	strb	r0, [r4, #16]
    return data_ - ReadScalar<soffset_t>(data_);
    a050:	4628      	mov	r0, r5
    a052:	f009 f87d 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a056:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a058:	4630      	mov	r0, r6
    a05a:	f009 f87f 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a05e:	280e      	cmp	r0, #14
    a060:	d93d      	bls.n	a0de <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x216>
    a062:	f106 000e 	add.w	r0, r6, #14
    a066:	f009 f879 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a06a:	2800      	cmp	r0, #0
    a06c:	d039      	beq.n	a0e2 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x21a>
    a06e:	4428      	add	r0, r5
    a070:	f009 f86e 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->dilation_width_factor = schema_params->dilation_w_factor();
    a074:	6160      	str	r0, [r4, #20]
    return data_ - ReadScalar<soffset_t>(data_);
    a076:	4628      	mov	r0, r5
    a078:	f009 f86a 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a07c:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a07e:	4630      	mov	r0, r6
    a080:	f009 f86c 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a084:	2810      	cmp	r0, #16
    a086:	d92e      	bls.n	a0e6 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x21e>
    a088:	f106 0010 	add.w	r0, r6, #16
    a08c:	f009 f866 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a090:	b358      	cbz	r0, a0ea <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x222>
    a092:	4428      	add	r0, r5
    a094:	f009 f85c 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->dilation_height_factor = schema_params->dilation_h_factor();
    a098:	61a0      	str	r0, [r4, #24]
    a09a:	9b03      	ldr	r3, [sp, #12]
	_M_t._M_ptr() = pointer();
    a09c:	2400      	movs	r4, #0
    a09e:	9403      	str	r4, [sp, #12]
  *builtin_data = params.release();
    a0a0:	603b      	str	r3, [r7, #0]
	if (__ptr != nullptr)
    a0a2:	9903      	ldr	r1, [sp, #12]
    a0a4:	b119      	cbz	r1, a0ae <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1e6>
    void operator()(void* data) { allocator_->Deallocate(data); }
    a0a6:	9802      	ldr	r0, [sp, #8]
    a0a8:	6803      	ldr	r3, [r0, #0]
    a0aa:	685b      	ldr	r3, [r3, #4]
    a0ac:	4798      	blx	r3
}
    a0ae:	4620      	mov	r0, r4
    a0b0:	b004      	add	sp, #16
    a0b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a0b6:	2000      	movs	r0, #0
    a0b8:	e770      	b.n	9f9c <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd4>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a0ba:	2000      	movs	r0, #0
    a0bc:	e774      	b.n	9fa8 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xe0>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a0be:	2000      	movs	r0, #0
    a0c0:	e783      	b.n	9fca <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x102>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a0c2:	2000      	movs	r0, #0
    a0c4:	e786      	b.n	9fd4 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x10c>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a0c6:	2000      	movs	r0, #0
    a0c8:	e793      	b.n	9ff2 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12a>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a0ca:	2000      	movs	r0, #0
    a0cc:	e796      	b.n	9ffc <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x134>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a0ce:	2000      	movs	r0, #0
    a0d0:	e7a2      	b.n	a018 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x150>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a0d2:	2000      	movs	r0, #0
    a0d4:	e7a5      	b.n	a022 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x15a>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a0d6:	2000      	movs	r0, #0
    a0d8:	e7b1      	b.n	a03e <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x176>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a0da:	2000      	movs	r0, #0
    a0dc:	e7b4      	b.n	a048 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x180>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a0de:	2000      	movs	r0, #0
    a0e0:	e7c3      	b.n	a06a <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a2>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a0e2:	2001      	movs	r0, #1
    a0e4:	e7c6      	b.n	a074 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ac>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a0e6:	2000      	movs	r0, #0
    a0e8:	e7d2      	b.n	a090 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1c8>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a0ea:	2001      	movs	r0, #1
    a0ec:	e7d4      	b.n	a098 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1d0>
    a0ee:	bf00      	nop
    a0f0:	00026ac0 	.word	0x00026ac0
    a0f4:	00026a68 	.word	0x00026a68
    a0f8:	000265a4 	.word	0x000265a4

0000a0fc <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
  return kTfLiteOk;
}

TfLiteStatus ParseSoftmax(const Operator* op, ErrorReporter* error_reporter,
                          BuiltinDataAllocator* allocator,
                          void** builtin_data) {
    a0fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a100:	b084      	sub	sp, #16
    a102:	4604      	mov	r4, r0
    a104:	4688      	mov	r8, r1
    a106:	4615      	mov	r5, r2
    a108:	461f      	mov	r7, r3
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
    a10a:	f009 fd56 	bl	13bba <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
    a10e:	682b      	ldr	r3, [r5, #0]
    a110:	681b      	ldr	r3, [r3, #0]
    a112:	2204      	movs	r2, #4
    a114:	4611      	mov	r1, r2
    a116:	4628      	mov	r0, r5
    a118:	4798      	blx	r3
    return new (allocated_memory) T();
    a11a:	4606      	mov	r6, r0
    a11c:	b108      	cbz	r0, a122 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x26>
    a11e:	2300      	movs	r3, #0
    a120:	6003      	str	r3, [r0, #0]
    a122:	9502      	str	r5, [sp, #8]
    a124:	9603      	str	r6, [sp, #12]

  SafeBuiltinDataAllocator safe_allocator(allocator);
  std::unique_ptr<TfLiteSoftmaxParams,
                  SafeBuiltinDataAllocator::BuiltinDataDeleter>
      params = safe_allocator.Allocate<TfLiteSoftmaxParams>();
  TF_LITE_ENSURE(error_reporter, params != nullptr);
    a126:	b336      	cbz	r6, a176 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x7a>
    return data_ - ReadScalar<soffset_t>(data_);
    a128:	4620      	mov	r0, r4
    a12a:	f009 f811 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a12e:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a130:	4628      	mov	r0, r5
    a132:	f009 f813 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a136:	280a      	cmp	r0, #10
    a138:	d92a      	bls.n	a190 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x94>
    a13a:	f105 000a 	add.w	r0, r5, #10
    a13e:	f009 f80d 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a142:	b338      	cbz	r0, a194 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x98>
    a144:	4420      	add	r0, r4
    a146:	f009 f8d2 	bl	132ee <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    return builtin_options_type() == tflite::BuiltinOptions_SoftmaxOptions ? static_cast<const tflite::SoftmaxOptions *>(builtin_options()) : nullptr;
    a14a:	2809      	cmp	r0, #9
    a14c:	d128      	bne.n	a1a0 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa4>
    return data_ - ReadScalar<soffset_t>(data_);
    a14e:	4620      	mov	r0, r4
    a150:	f008 fffe 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a154:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a156:	4628      	mov	r0, r5
    a158:	f009 f800 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a15c:	280c      	cmp	r0, #12
    a15e:	d91b      	bls.n	a198 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x9c>
    a160:	f105 000c 	add.w	r0, r5, #12
    a164:	f008 fffa 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    a168:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    a16a:	b1b8      	cbz	r0, a19c <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa0>
    a16c:	4620      	mov	r0, r4
    a16e:	f008 ffe9 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    a172:	4404      	add	r4, r0
    a174:	e015      	b.n	a1a2 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa6>
    a176:	4b1d      	ldr	r3, [pc, #116]	; (a1ec <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf0>)
    a178:	9301      	str	r3, [sp, #4]
    a17a:	f240 734c 	movw	r3, #1868	; 0x74c
    a17e:	9300      	str	r3, [sp, #0]
    a180:	4b1b      	ldr	r3, [pc, #108]	; (a1f0 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf4>)
    a182:	4a1c      	ldr	r2, [pc, #112]	; (a1f4 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf8>)
    a184:	4641      	mov	r1, r8
    a186:	4640      	mov	r0, r8
    a188:	f009 fd34 	bl	13bf4 <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    a18c:	2401      	movs	r4, #1
    a18e:	e01e      	b.n	a1ce <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd2>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a190:	2000      	movs	r0, #0
    a192:	e7d6      	b.n	a142 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x46>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a194:	2000      	movs	r0, #0
    a196:	e7d8      	b.n	a14a <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a198:	2000      	movs	r0, #0
    a19a:	e7e5      	b.n	a168 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x6c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    a19c:	2400      	movs	r4, #0
    a19e:	e000      	b.n	a1a2 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa6>
    a1a0:	2400      	movs	r4, #0

  const SoftmaxOptions* schema_params = op->builtin_options_as_SoftmaxOptions();

  if (schema_params != nullptr) {
    a1a2:	b18c      	cbz	r4, a1c8 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xcc>
    return GetField<float>(VT_BETA, 0.0f);
    a1a4:	4625      	mov	r5, r4
    return data_ - ReadScalar<soffset_t>(data_);
    a1a6:	4620      	mov	r0, r4
    a1a8:	f008 ffd2 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a1ac:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a1ae:	4620      	mov	r0, r4
    a1b0:	f008 ffd4 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a1b4:	2804      	cmp	r0, #4
    a1b6:	d914      	bls.n	a1e2 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xe6>
    a1b8:	1d20      	adds	r0, r4, #4
    a1ba:	f008 ffcf 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a1be:	b190      	cbz	r0, a1e6 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xea>
    a1c0:	4428      	add	r0, r5
    a1c2:	f009 f89b 	bl	132fc <_ZN11flatbuffers10ReadScalarIfEET_PKv>
    params->beta = schema_params->beta();
    a1c6:	6030      	str	r0, [r6, #0]
	_M_t._M_ptr() = pointer();
    a1c8:	2400      	movs	r4, #0
    a1ca:	9403      	str	r4, [sp, #12]
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better undertand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
    a1cc:	603e      	str	r6, [r7, #0]
	if (__ptr != nullptr)
    a1ce:	9903      	ldr	r1, [sp, #12]
    a1d0:	b119      	cbz	r1, a1da <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xde>
    void operator()(void* data) { allocator_->Deallocate(data); }
    a1d2:	9802      	ldr	r0, [sp, #8]
    a1d4:	6803      	ldr	r3, [r0, #0]
    a1d6:	685b      	ldr	r3, [r3, #4]
    a1d8:	4798      	blx	r3
  return kTfLiteOk;
}
    a1da:	4620      	mov	r0, r4
    a1dc:	b004      	add	sp, #16
    a1de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a1e2:	2000      	movs	r0, #0
    a1e4:	e7eb      	b.n	a1be <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc2>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a1e6:	2000      	movs	r0, #0
    a1e8:	e7ed      	b.n	a1c6 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xca>
    a1ea:	bf00      	nop
    a1ec:	00026ac0 	.word	0x00026ac0
    a1f0:	00026a68 	.word	0x00026a68
    a1f4:	000265a4 	.word	0x000265a4

0000a1f8 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration>:

namespace tflite {

TfLiteStatus GetRegistrationFromOpCode(
    const OperatorCode* opcode, const OpResolver& op_resolver,
    ErrorReporter* error_reporter, const TfLiteRegistration** registration) {
    a1f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    a1fc:	4604      	mov	r4, r0
    a1fe:	4688      	mov	r8, r1
    a200:	4691      	mov	r9, r2
    a202:	461e      	mov	r6, r3
  TfLiteStatus status = kTfLiteOk;
  *registration = nullptr;
    a204:	2300      	movs	r3, #0
    a206:	6033      	str	r3, [r6, #0]
  auto builtin_code = GetBuiltinCode(opcode);
    a208:	f009 fd03 	bl	13c12 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>
    a20c:	4605      	mov	r5, r0
    return data_ - ReadScalar<soffset_t>(data_);
    a20e:	4620      	mov	r0, r4
    a210:	f008 ff9e 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a214:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a216:	4638      	mov	r0, r7
    a218:	f008 ffa0 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a21c:	2808      	cmp	r0, #8
    a21e:	d904      	bls.n	a22a <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x32>
    a220:	f107 0008 	add.w	r0, r7, #8
    a224:	f008 ff9a 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    a228:	e000      	b.n	a22c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x34>
    a22a:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a22c:	b120      	cbz	r0, a238 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x40>
    a22e:	4420      	add	r0, r4
    a230:	f008 ff8e 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a234:	4607      	mov	r7, r0
    a236:	e000      	b.n	a23a <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x42>
    a238:	2701      	movs	r7, #1
  int version = opcode->version();

  if (builtin_code > BuiltinOperator_MAX) {
    a23a:	2d91      	cmp	r5, #145	; 0x91
    a23c:	d80d      	bhi.n	a25a <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x62>
        error_reporter,
        "Op builtin_code out of range: %d. Are you using old TFLite binary "
        "with newer model?",
        builtin_code);
    status = kTfLiteError;
  } else if (builtin_code != BuiltinOperator_CUSTOM) {
    a23e:	2d20      	cmp	r5, #32
    a240:	d01c      	beq.n	a27c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x84>
    *registration = op_resolver.FindOp(builtin_code, version);
    a242:	f8d8 3000 	ldr.w	r3, [r8]
    a246:	681b      	ldr	r3, [r3, #0]
    a248:	463a      	mov	r2, r7
    a24a:	4629      	mov	r1, r5
    a24c:	4640      	mov	r0, r8
    a24e:	4798      	blx	r3
    a250:	6030      	str	r0, [r6, #0]
    if (*registration == nullptr) {
    a252:	b148      	cbz	r0, a268 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x70>
  TfLiteStatus status = kTfLiteOk;
    a254:	2000      	movs	r0, #0
      // while preparing ops.
      status = kTfLiteError;
    }
  }
  return status;
}
    a256:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    TF_LITE_REPORT_ERROR(
    a25a:	462a      	mov	r2, r5
    a25c:	491c      	ldr	r1, [pc, #112]	; (a2d0 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xd8>)
    a25e:	4648      	mov	r0, r9
    a260:	f009 fcb9 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    status = kTfLiteError;
    a264:	2001      	movs	r0, #1
    a266:	e7f6      	b.n	a256 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
      TF_LITE_REPORT_ERROR(
    a268:	463b      	mov	r3, r7
    a26a:	4a1a      	ldr	r2, [pc, #104]	; (a2d4 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xdc>)
    a26c:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
    a270:	4919      	ldr	r1, [pc, #100]	; (a2d8 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xe0>)
    a272:	4648      	mov	r0, r9
    a274:	f009 fcaf 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      status = kTfLiteError;
    a278:	2001      	movs	r0, #1
    a27a:	e7ec      	b.n	a256 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
    return data_ - ReadScalar<soffset_t>(data_);
    a27c:	4620      	mov	r0, r4
    a27e:	f008 ff67 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a282:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a284:	4628      	mov	r0, r5
    a286:	f008 ff69 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a28a:	2806      	cmp	r0, #6
    a28c:	d914      	bls.n	a2b8 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xc0>
    a28e:	1da8      	adds	r0, r5, #6
    a290:	f008 ff64 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    a294:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    a296:	b188      	cbz	r0, a2bc <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xc4>
    a298:	4620      	mov	r0, r4
    a29a:	f008 ff53 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    a29e:	1821      	adds	r1, r4, r0
  } else if (!opcode->custom_code()) {
    a2a0:	b171      	cbz	r1, a2c0 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xc8>
    *registration = op_resolver.FindOp(name, version);
    a2a2:	f8d8 3000 	ldr.w	r3, [r8]
    a2a6:	685b      	ldr	r3, [r3, #4]
    a2a8:	463a      	mov	r2, r7
    a2aa:	3104      	adds	r1, #4
    a2ac:	4640      	mov	r0, r8
    a2ae:	4798      	blx	r3
    a2b0:	6030      	str	r0, [r6, #0]
    if (*registration == nullptr) {
    a2b2:	b158      	cbz	r0, a2cc <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xd4>
  TfLiteStatus status = kTfLiteOk;
    a2b4:	2000      	movs	r0, #0
    a2b6:	e7ce      	b.n	a256 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a2b8:	2000      	movs	r0, #0
    a2ba:	e7eb      	b.n	a294 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x9c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    a2bc:	2100      	movs	r1, #0
    a2be:	e7ef      	b.n	a2a0 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xa8>
    TF_LITE_REPORT_ERROR(
    a2c0:	4906      	ldr	r1, [pc, #24]	; (a2dc <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xe4>)
    a2c2:	4648      	mov	r0, r9
    a2c4:	f009 fc87 	bl	13bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    status = kTfLiteError;
    a2c8:	2001      	movs	r0, #1
    a2ca:	e7c4      	b.n	a256 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
      status = kTfLiteError;
    a2cc:	2001      	movs	r0, #1
    a2ce:	e7c2      	b.n	a256 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
    a2d0:	00026b08 	.word	0x00026b08
    a2d4:	00025850 	.word	0x00025850
    a2d8:	00026b5c 	.word	0x00026b5c
    a2dc:	00026c00 	.word	0x00026c00

0000a2e0 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>:
// Calculates the useful range of an activation layer given its activation
// tensor.a
template <typename T>
void CalculateActivationRange(TfLiteFusedActivation activation,
                              T* activation_min, T* activation_max) {
  if (activation == kTfLiteActRelu) {
    a2e0:	2801      	cmp	r0, #1
    a2e2:	d009      	beq.n	a2f8 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x18>
    *activation_min = 0;
    *activation_max = std::numeric_limits<T>::max();
  } else if (activation == kTfLiteActRelu6) {
    a2e4:	2803      	cmp	r0, #3
    a2e6:	d00c      	beq.n	a302 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x22>
    *activation_min = 0;
    *activation_max = 6;
  } else if (activation == kTfLiteActReluN1To1) {
    a2e8:	2802      	cmp	r0, #2
    a2ea:	d00f      	beq.n	a30c <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x2c>
    *activation_min = -1;
    *activation_max = 1;
  } else {
    *activation_min = std::numeric_limits<T>::lowest();
    a2ec:	f46f 0300 	mvn.w	r3, #8388608	; 0x800000
    a2f0:	600b      	str	r3, [r1, #0]
    *activation_max = std::numeric_limits<T>::max();
    a2f2:	4b09      	ldr	r3, [pc, #36]	; (a318 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x38>)
    a2f4:	6013      	str	r3, [r2, #0]
  }
}
    a2f6:	4770      	bx	lr
    *activation_min = 0;
    a2f8:	2300      	movs	r3, #0
    a2fa:	600b      	str	r3, [r1, #0]
    *activation_max = std::numeric_limits<T>::max();
    a2fc:	4b06      	ldr	r3, [pc, #24]	; (a318 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x38>)
    a2fe:	6013      	str	r3, [r2, #0]
    a300:	4770      	bx	lr
    *activation_min = 0;
    a302:	2300      	movs	r3, #0
    a304:	600b      	str	r3, [r1, #0]
    *activation_max = 6;
    a306:	4b05      	ldr	r3, [pc, #20]	; (a31c <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x3c>)
    a308:	6013      	str	r3, [r2, #0]
    a30a:	4770      	bx	lr
    *activation_min = -1;
    a30c:	4b04      	ldr	r3, [pc, #16]	; (a320 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x40>)
    a30e:	600b      	str	r3, [r1, #0]
    *activation_max = 1;
    a310:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    a314:	6013      	str	r3, [r2, #0]
    a316:	4770      	bx	lr
    a318:	7f7fffff 	.word	0x7f7fffff
    a31c:	40c00000 	.word	0x40c00000
    a320:	bf800000 	.word	0xbf800000

0000a324 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps>:
    const ConvParams& params, const int32_t* output_multiplier,
    const int32_t* output_shift, const RuntimeShape& input_shape,
    const int16_t* input_data, const RuntimeShape& filter_shape,
    const int8_t* filter_data, const RuntimeShape& bias_shape,
    const std::int64_t* bias_data, const RuntimeShape& output_shape,
    int16_t* output_data) {
    a324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a328:	b0a5      	sub	sp, #148	; 0x94
    a32a:	9118      	str	r1, [sp, #96]	; 0x60
    a32c:	9219      	str	r2, [sp, #100]	; 0x64
    a32e:	461d      	mov	r5, r3
    a330:	f8dd e0bc 	ldr.w	lr, [sp, #188]	; 0xbc
    a334:	9b31      	ldr	r3, [sp, #196]	; 0xc4
    a336:	f8dd 90cc 	ldr.w	r9, [sp, #204]	; 0xcc
  // Get parameters.
  const int stride_width = params.stride_width;
    a33a:	f9b0 200a 	ldrsh.w	r2, [r0, #10]
    a33e:	920e      	str	r2, [sp, #56]	; 0x38
  const int stride_height = params.stride_height;
    a340:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
    a344:	920f      	str	r2, [sp, #60]	; 0x3c
  const int dilation_width_factor = params.dilation_width_factor;
    a346:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
    a34a:	9210      	str	r2, [sp, #64]	; 0x40
  const int dilation_height_factor = params.dilation_height_factor;
    a34c:	f9b0 2010 	ldrsh.w	r2, [r0, #16]
    a350:	9211      	str	r2, [sp, #68]	; 0x44
  const int pad_width = params.padding_values.width;
    a352:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
    a356:	9212      	str	r2, [sp, #72]	; 0x48
  const int pad_height = params.padding_values.height;
    a358:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
    a35c:	9213      	str	r2, [sp, #76]	; 0x4c

  // Set min and max value of the output.
  const int32_t output_activation_min = params.quantized_activation_min;
    a35e:	6a82      	ldr	r2, [r0, #40]	; 0x28
    a360:	921d      	str	r2, [sp, #116]	; 0x74
  const int32_t output_activation_max = params.quantized_activation_max;
    a362:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
    a364:	911c      	str	r1, [sp, #112]	; 0x70

  // Consistency check.
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    a366:	428a      	cmp	r2, r1
    a368:	f300 8086 	bgt.w	a478 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x154>
      delete[] dims_pointer_;
#endif  // TF_LITE_STATIC_MEMORY
    }
  }

  inline int32_t DimensionsCount() const { return size_; }
    a36c:	682a      	ldr	r2, [r5, #0]
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
    a36e:	2a04      	cmp	r2, #4
    a370:	f040 8084 	bne.w	a47c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x158>
    a374:	f8de 2000 	ldr.w	r2, [lr]
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
    a378:	2a04      	cmp	r2, #4
    a37a:	f040 8081 	bne.w	a480 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x15c>
    a37e:	f8d9 2000 	ldr.w	r2, [r9]
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
    a382:	2a04      	cmp	r2, #4
    a384:	d17e      	bne.n	a484 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x160>
  inline int32_t Dims(int i) const {
    TFLITE_DCHECK_GE(i, 0);
    TFLITE_DCHECK_LT(i, size_);
    a386:	682a      	ldr	r2, [r5, #0]
    a388:	2a00      	cmp	r2, #0
    a38a:	dd7d      	ble.n	a488 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x164>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a38c:	2a05      	cmp	r2, #5
    a38e:	dd7d      	ble.n	a48c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x168>
    a390:	686a      	ldr	r2, [r5, #4]
    a392:	6811      	ldr	r1, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
    a394:	f8d9 2000 	ldr.w	r2, [r9]
    a398:	2a00      	cmp	r2, #0
    a39a:	dd79      	ble.n	a490 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x16c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a39c:	2a05      	cmp	r2, #5
    a39e:	dd79      	ble.n	a494 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x170>
    a3a0:	f8d9 2004 	ldr.w	r2, [r9, #4]
    a3a4:	6812      	ldr	r2, [r2, #0]
}

// Get common shape dim, DCHECKing that they all agree.
inline int MatchingDim(const RuntimeShape& shape1, int index1,
                       const RuntimeShape& shape2, int index2) {
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    a3a6:	428a      	cmp	r2, r1
    a3a8:	d177      	bne.n	a49a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x176>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    a3aa:	9123      	str	r1, [sp, #140]	; 0x8c
    TFLITE_DCHECK_LT(i, size_);
    a3ac:	f8d9 2000 	ldr.w	r2, [r9]
    a3b0:	2a00      	cmp	r2, #0
    a3b2:	dd74      	ble.n	a49e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x17a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a3b4:	2a05      	cmp	r2, #5
    a3b6:	dd74      	ble.n	a4a2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x17e>
    a3b8:	f8d9 2004 	ldr.w	r2, [r9, #4]
    a3bc:	6812      	ldr	r2, [r2, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    a3be:	9222      	str	r2, [sp, #136]	; 0x88
      if (__b < __a)
    a3c0:	4291      	cmp	r1, r2
    a3c2:	dc71      	bgt.n	a4a8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x184>
      return __a;
    a3c4:	aa23      	add	r2, sp, #140	; 0x8c
    a3c6:	6812      	ldr	r2, [r2, #0]
    a3c8:	9217      	str	r2, [sp, #92]	; 0x5c
    TFLITE_DCHECK_LT(i, size_);
    a3ca:	682a      	ldr	r2, [r5, #0]
    a3cc:	2a03      	cmp	r2, #3
    a3ce:	dd6d      	ble.n	a4ac <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x188>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a3d0:	2a05      	cmp	r2, #5
    a3d2:	dd6d      	ble.n	a4b0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x18c>
    a3d4:	686a      	ldr	r2, [r5, #4]
    a3d6:	68d1      	ldr	r1, [r2, #12]
    TFLITE_DCHECK_LT(i, size_);
    a3d8:	f8de 2000 	ldr.w	r2, [lr]
    a3dc:	2a03      	cmp	r2, #3
    a3de:	dd69      	ble.n	a4b4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x190>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a3e0:	2a05      	cmp	r2, #5
    a3e2:	dd69      	ble.n	a4b8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x194>
    a3e4:	f8de 2004 	ldr.w	r2, [lr, #4]
    a3e8:	68d2      	ldr	r2, [r2, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    a3ea:	428a      	cmp	r2, r1
    a3ec:	d167      	bne.n	a4be <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x19a>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    a3ee:	9121      	str	r1, [sp, #132]	; 0x84
    TFLITE_DCHECK_LT(i, size_);
    a3f0:	f8de 2000 	ldr.w	r2, [lr]
    a3f4:	2a03      	cmp	r2, #3
    a3f6:	dd64      	ble.n	a4c2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x19e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a3f8:	2a05      	cmp	r2, #5
    a3fa:	dd64      	ble.n	a4c6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1a2>
    a3fc:	f8de 2004 	ldr.w	r2, [lr, #4]
    a400:	68d2      	ldr	r2, [r2, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    a402:	9220      	str	r2, [sp, #128]	; 0x80
      if (__b < __a)
    a404:	4291      	cmp	r1, r2
    a406:	dc61      	bgt.n	a4cc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1a8>
      return __a;
    a408:	aa21      	add	r2, sp, #132	; 0x84
    a40a:	6812      	ldr	r2, [r2, #0]
    a40c:	9216      	str	r2, [sp, #88]	; 0x58
    TFLITE_DCHECK_LT(i, size_);
    a40e:	f8de 2000 	ldr.w	r2, [lr]
    a412:	2a00      	cmp	r2, #0
    a414:	dd5c      	ble.n	a4d0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1ac>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a416:	2a05      	cmp	r2, #5
    a418:	dd5c      	ble.n	a4d4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1b0>
    a41a:	f8de 2004 	ldr.w	r2, [lr, #4]
    a41e:	6811      	ldr	r1, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
    a420:	f8d9 2000 	ldr.w	r2, [r9]
    a424:	2a03      	cmp	r2, #3
    a426:	dd58      	ble.n	a4da <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1b6>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a428:	2a05      	cmp	r2, #5
    a42a:	dd58      	ble.n	a4de <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1ba>
    a42c:	f8d9 2004 	ldr.w	r2, [r9, #4]
    a430:	68d2      	ldr	r2, [r2, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    a432:	428a      	cmp	r2, r1
    a434:	d156      	bne.n	a4e4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1c0>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    a436:	911f      	str	r1, [sp, #124]	; 0x7c
    TFLITE_DCHECK_LT(i, size_);
    a438:	f8d9 2000 	ldr.w	r2, [r9]
    a43c:	2a03      	cmp	r2, #3
    a43e:	dd53      	ble.n	a4e8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1c4>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a440:	2a05      	cmp	r2, #5
    a442:	dd53      	ble.n	a4ec <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1c8>
    a444:	f8d9 2004 	ldr.w	r2, [r9, #4]
    a448:	68d2      	ldr	r2, [r2, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    a44a:	921e      	str	r2, [sp, #120]	; 0x78
      if (__b < __a)
    a44c:	4291      	cmp	r1, r2
    a44e:	dc50      	bgt.n	a4f2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1ce>
      return __a;
    a450:	aa1f      	add	r2, sp, #124	; 0x7c
    a452:	6812      	ldr	r2, [r2, #0]
    a454:	9205      	str	r2, [sp, #20]
  const int batches = MatchingDim(input_shape, 0, output_shape, 0);
  const int input_depth = MatchingDim(input_shape, 3, filter_shape, 3);
  const int output_depth = MatchingDim(filter_shape, 0, output_shape, 3);
  if (bias_data) {
    a456:	9a32      	ldr	r2, [sp, #200]	; 0xc8
    a458:	2a00      	cmp	r2, #0
    a45a:	d051      	beq.n	a500 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1dc>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    a45c:	6818      	ldr	r0, [r3, #0]
    a45e:	2805      	cmp	r0, #5
    a460:	dd49      	ble.n	a4f6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1d2>
    a462:	685b      	ldr	r3, [r3, #4]
    for (int i = 0; i < size_; i++) {
    a464:	2100      	movs	r1, #0
    int buffer_size = 1;
    a466:	2401      	movs	r4, #1
    for (int i = 0; i < size_; i++) {
    a468:	4281      	cmp	r1, r0
    a46a:	da46      	bge.n	a4fa <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1d6>
      buffer_size *= dims_data[i];
    a46c:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
    a470:	fb02 f404 	mul.w	r4, r2, r4
    for (int i = 0; i < size_; i++) {
    a474:	3101      	adds	r1, #1
    a476:	e7f7      	b.n	a468 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x144>
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    a478:	f00b fdc9 	bl	1600e <abort>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
    a47c:	f00b fdc7 	bl	1600e <abort>
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
    a480:	f00b fdc5 	bl	1600e <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
    a484:	f00b fdc3 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    a488:	f00b fdc1 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a48c:	6869      	ldr	r1, [r5, #4]
    a48e:	e781      	b.n	a394 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x70>
    TFLITE_DCHECK_LT(i, size_);
    a490:	f00b fdbd 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a494:	f8d9 2004 	ldr.w	r2, [r9, #4]
    a498:	e785      	b.n	a3a6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x82>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    a49a:	f00b fdb8 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    a49e:	f00b fdb6 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a4a2:	f8d9 2004 	ldr.w	r2, [r9, #4]
    a4a6:	e78a      	b.n	a3be <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x9a>
	return __b;
    a4a8:	aa22      	add	r2, sp, #136	; 0x88
    a4aa:	e78c      	b.n	a3c6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0xa2>
    TFLITE_DCHECK_LT(i, size_);
    a4ac:	f00b fdaf 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a4b0:	6929      	ldr	r1, [r5, #16]
    a4b2:	e791      	b.n	a3d8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0xb4>
    TFLITE_DCHECK_LT(i, size_);
    a4b4:	f00b fdab 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a4b8:	f8de 2010 	ldr.w	r2, [lr, #16]
    a4bc:	e795      	b.n	a3ea <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0xc6>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    a4be:	f00b fda6 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    a4c2:	f00b fda4 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a4c6:	f8de 2010 	ldr.w	r2, [lr, #16]
    a4ca:	e79a      	b.n	a402 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0xde>
    a4cc:	aa20      	add	r2, sp, #128	; 0x80
    a4ce:	e79c      	b.n	a40a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0xe6>
    TFLITE_DCHECK_LT(i, size_);
    a4d0:	f00b fd9d 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a4d4:	f8de 1004 	ldr.w	r1, [lr, #4]
    a4d8:	e7a2      	b.n	a420 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0xfc>
    TFLITE_DCHECK_LT(i, size_);
    a4da:	f00b fd98 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a4de:	f8d9 2010 	ldr.w	r2, [r9, #16]
    a4e2:	e7a6      	b.n	a432 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x10e>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    a4e4:	f00b fd93 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    a4e8:	f00b fd91 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a4ec:	f8d9 2010 	ldr.w	r2, [r9, #16]
    a4f0:	e7ab      	b.n	a44a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x126>
    a4f2:	aa1e      	add	r2, sp, #120	; 0x78
    a4f4:	e7ad      	b.n	a452 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x12e>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    a4f6:	3304      	adds	r3, #4
    a4f8:	e7b4      	b.n	a464 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x140>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
    a4fa:	9b05      	ldr	r3, [sp, #20]
    a4fc:	429c      	cmp	r4, r3
    a4fe:	d160      	bne.n	a5c2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x29e>
    TFLITE_DCHECK_LT(i, size_);
    a500:	682b      	ldr	r3, [r5, #0]
    a502:	2b01      	cmp	r3, #1
    a504:	dd5f      	ble.n	a5c6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2a2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a506:	2b05      	cmp	r3, #5
    a508:	dd5f      	ble.n	a5ca <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2a6>
    a50a:	686b      	ldr	r3, [r5, #4]
    a50c:	685b      	ldr	r3, [r3, #4]
    a50e:	930b      	str	r3, [sp, #44]	; 0x2c
    TFLITE_DCHECK_LT(i, size_);
    a510:	682b      	ldr	r3, [r5, #0]
    a512:	2b02      	cmp	r3, #2
    a514:	dd5c      	ble.n	a5d0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2ac>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a516:	2b05      	cmp	r3, #5
    a518:	dd5c      	ble.n	a5d4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2b0>
    a51a:	686b      	ldr	r3, [r5, #4]
    a51c:	689b      	ldr	r3, [r3, #8]
    a51e:	930a      	str	r3, [sp, #40]	; 0x28
    TFLITE_DCHECK_LT(i, size_);
    a520:	f8de 3000 	ldr.w	r3, [lr]
    a524:	2b01      	cmp	r3, #1
    a526:	dd58      	ble.n	a5da <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2b6>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a528:	2b05      	cmp	r3, #5
    a52a:	dd58      	ble.n	a5de <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2ba>
    a52c:	f8de 3004 	ldr.w	r3, [lr, #4]
    a530:	685b      	ldr	r3, [r3, #4]
    a532:	9309      	str	r3, [sp, #36]	; 0x24
    TFLITE_DCHECK_LT(i, size_);
    a534:	f8de 3000 	ldr.w	r3, [lr]
    a538:	2b02      	cmp	r3, #2
    a53a:	dd54      	ble.n	a5e6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2c2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a53c:	2b05      	cmp	r3, #5
    a53e:	dd54      	ble.n	a5ea <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2c6>
    a540:	f8de 3004 	ldr.w	r3, [lr, #4]
    a544:	689b      	ldr	r3, [r3, #8]
    a546:	9308      	str	r3, [sp, #32]
    TFLITE_DCHECK_LT(i, size_);
    a548:	f8d9 3000 	ldr.w	r3, [r9]
    a54c:	2b01      	cmp	r3, #1
    a54e:	dd50      	ble.n	a5f2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2ce>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a550:	2b05      	cmp	r3, #5
    a552:	dd50      	ble.n	a5f6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2d2>
    a554:	f8d9 3004 	ldr.w	r3, [r9, #4]
    a558:	685b      	ldr	r3, [r3, #4]
    a55a:	9307      	str	r3, [sp, #28]
    TFLITE_DCHECK_LT(i, size_);
    a55c:	f8d9 3000 	ldr.w	r3, [r9]
    a560:	2b02      	cmp	r3, #2
    a562:	dd4c      	ble.n	a5fe <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2da>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a564:	2b05      	cmp	r3, #5
    a566:	dd4c      	ble.n	a602 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2de>
    a568:	f8d9 3004 	ldr.w	r3, [r9, #4]
    a56c:	689b      	ldr	r3, [r3, #8]
    a56e:	9306      	str	r3, [sp, #24]
  const int input_width = input_shape.Dims(2);
  const int filter_height = filter_shape.Dims(1);
  const int filter_width = filter_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  for (int batch = 0; batch < batches; ++batch) {
    a570:	2300      	movs	r3, #0
    a572:	9300      	str	r3, [sp, #0]
    a574:	46f0      	mov	r8, lr
    a576:	464c      	mov	r4, r9
    a578:	46a9      	mov	r9, r5
    a57a:	9b00      	ldr	r3, [sp, #0]
    a57c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    a57e:	4293      	cmp	r3, r2
    a580:	f280 8190 	bge.w	a8a4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x580>
    for (int out_y = 0; out_y < output_height; ++out_y) {
    a584:	2300      	movs	r3, #0
    a586:	9301      	str	r3, [sp, #4]
    a588:	46ce      	mov	lr, r9
    a58a:	46c1      	mov	r9, r8
    a58c:	9b01      	ldr	r3, [sp, #4]
    a58e:	9907      	ldr	r1, [sp, #28]
    a590:	428b      	cmp	r3, r1
    a592:	f280 8181 	bge.w	a898 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x574>
      const int in_y_origin = (out_y * stride_height) - pad_height;
    a596:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    a598:	fb02 f303 	mul.w	r3, r2, r3
    a59c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    a59e:	1a9b      	subs	r3, r3, r2
    a5a0:	9314      	str	r3, [sp, #80]	; 0x50
      for (int out_x = 0; out_x < output_width; ++out_x) {
    a5a2:	2300      	movs	r3, #0
    a5a4:	9304      	str	r3, [sp, #16]
    a5a6:	46f0      	mov	r8, lr
    a5a8:	9b04      	ldr	r3, [sp, #16]
    a5aa:	9906      	ldr	r1, [sp, #24]
    a5ac:	428b      	cmp	r3, r1
    a5ae:	f280 816e 	bge.w	a88e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x56a>
        const int in_x_origin = (out_x * stride_width) - pad_width;
    a5b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    a5b4:	fb02 f303 	mul.w	r3, r2, r3
    a5b8:	9a12      	ldr	r2, [sp, #72]	; 0x48
    a5ba:	1a9b      	subs	r3, r3, r2
    a5bc:	9315      	str	r3, [sp, #84]	; 0x54
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
    a5be:	2100      	movs	r1, #0
    a5c0:	e135      	b.n	a82e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x50a>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
    a5c2:	f00b fd24 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    a5c6:	f00b fd22 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a5ca:	68ab      	ldr	r3, [r5, #8]
    a5cc:	930b      	str	r3, [sp, #44]	; 0x2c
    a5ce:	e79f      	b.n	a510 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1ec>
    TFLITE_DCHECK_LT(i, size_);
    a5d0:	f00b fd1d 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a5d4:	68eb      	ldr	r3, [r5, #12]
    a5d6:	930a      	str	r3, [sp, #40]	; 0x28
    a5d8:	e7a2      	b.n	a520 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1fc>
    TFLITE_DCHECK_LT(i, size_);
    a5da:	f00b fd18 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a5de:	f8de 3008 	ldr.w	r3, [lr, #8]
    a5e2:	9309      	str	r3, [sp, #36]	; 0x24
    a5e4:	e7a6      	b.n	a534 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x210>
    TFLITE_DCHECK_LT(i, size_);
    a5e6:	f00b fd12 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a5ea:	f8de 300c 	ldr.w	r3, [lr, #12]
    a5ee:	9308      	str	r3, [sp, #32]
    a5f0:	e7aa      	b.n	a548 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x224>
    TFLITE_DCHECK_LT(i, size_);
    a5f2:	f00b fd0c 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a5f6:	f8d9 3008 	ldr.w	r3, [r9, #8]
    a5fa:	9307      	str	r3, [sp, #28]
    a5fc:	e7ae      	b.n	a55c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x238>
    TFLITE_DCHECK_LT(i, size_);
    a5fe:	f00b fd06 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a602:	f8d9 300c 	ldr.w	r3, [r9, #12]
    a606:	9306      	str	r3, [sp, #24]
    a608:	e7b2      	b.n	a570 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x24c>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    a60a:	f00b fd00 	bl	1600e <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    a60e:	f00b fcfe 	bl	1600e <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    a612:	f00b fcfc 	bl	1600e <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    a616:	f00b fcfa 	bl	1600e <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    a61a:	f00b fcf8 	bl	1600e <abort>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    a61e:	f00b fcf6 	bl	1600e <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    a622:	f00b fcf4 	bl	1600e <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    a626:	f00b fcf2 	bl	1600e <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    a62a:	f00b fcf0 	bl	1600e <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    a62e:	f00b fcee 	bl	1600e <abort>
    a632:	9c33      	ldr	r4, [sp, #204]	; 0xcc
          std::int64_t acc = 0;
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
            const int in_y = in_y_origin + dilation_height_factor * filter_y;
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
    a634:	3501      	adds	r5, #1
    a636:	9b08      	ldr	r3, [sp, #32]
    a638:	429d      	cmp	r5, r3
    a63a:	da68      	bge.n	a70e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x3ea>
              const int in_x = in_x_origin + dilation_width_factor * filter_x;
    a63c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    a63e:	9a15      	ldr	r2, [sp, #84]	; 0x54
    a640:	fb03 2205 	mla	r2, r3, r5, r2

              // Zero padding by omitting the areas outside the image.
              const bool is_point_inside_image =
                  (in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
    a644:	2a00      	cmp	r2, #0
    a646:	dbf5      	blt.n	a634 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x310>
    a648:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a64a:	429a      	cmp	r2, r3
    a64c:	daf2      	bge.n	a634 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x310>
    a64e:	2f00      	cmp	r7, #0
    a650:	dbf0      	blt.n	a634 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x310>
    a652:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a654:	429f      	cmp	r7, r3
    a656:	daed      	bge.n	a634 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x310>
    a658:	2300      	movs	r3, #0
    a65a:	9433      	str	r4, [sp, #204]	; 0xcc

              if (!is_point_inside_image) {
                continue;
              }

              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
    a65c:	9c16      	ldr	r4, [sp, #88]	; 0x58
    a65e:	42a3      	cmp	r3, r4
    a660:	dae7      	bge.n	a632 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x30e>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    a662:	f8d8 4000 	ldr.w	r4, [r8]
    a666:	2c04      	cmp	r4, #4
    a668:	d1cf      	bne.n	a60a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2e6>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    a66a:	2800      	cmp	r0, #0
    a66c:	dbcf      	blt.n	a60e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2ea>
    a66e:	f8d8 4004 	ldr.w	r4, [r8, #4]
    a672:	42a0      	cmp	r0, r4
    a674:	dacb      	bge.n	a60e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2ea>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    a676:	2f00      	cmp	r7, #0
    a678:	dbcb      	blt.n	a612 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2ee>
    a67a:	f8d8 a008 	ldr.w	sl, [r8, #8]
    a67e:	4557      	cmp	r7, sl
    a680:	dac7      	bge.n	a612 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2ee>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    a682:	2a00      	cmp	r2, #0
    a684:	dbc7      	blt.n	a616 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2f2>
    a686:	f8d8 e00c 	ldr.w	lr, [r8, #12]
    a68a:	4572      	cmp	r2, lr
    a68c:	dac3      	bge.n	a616 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2f2>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    a68e:	2b00      	cmp	r3, #0
    a690:	dbc3      	blt.n	a61a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2f6>
    a692:	f8d8 c010 	ldr.w	ip, [r8, #16]
    a696:	4563      	cmp	r3, ip
    a698:	dabf      	bge.n	a61a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2f6>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    a69a:	fb0a 7a00 	mla	sl, sl, r0, r7
    a69e:	fb0a 2a0e 	mla	sl, sl, lr, r2
    a6a2:	fb0a 3c0c 	mla	ip, sl, ip, r3
                int32_t input_val = input_data[Offset(input_shape, batch, in_y,
                                                      in_x, in_channel)];
    a6a6:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
    a6a8:	f934 e01c 	ldrsh.w	lr, [r4, ip, lsl #1]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    a6ac:	f8d9 4000 	ldr.w	r4, [r9]
    a6b0:	2c04      	cmp	r4, #4
    a6b2:	d1b4      	bne.n	a61e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2fa>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    a6b4:	2900      	cmp	r1, #0
    a6b6:	dbb4      	blt.n	a622 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2fe>
    a6b8:	f8d9 4004 	ldr.w	r4, [r9, #4]
    a6bc:	42a1      	cmp	r1, r4
    a6be:	dab0      	bge.n	a622 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2fe>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    a6c0:	2e00      	cmp	r6, #0
    a6c2:	dbb0      	blt.n	a626 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x302>
    a6c4:	f8d9 c008 	ldr.w	ip, [r9, #8]
    a6c8:	4566      	cmp	r6, ip
    a6ca:	daac      	bge.n	a626 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x302>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    a6cc:	2d00      	cmp	r5, #0
    a6ce:	dbac      	blt.n	a62a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x306>
    a6d0:	f8d9 b00c 	ldr.w	fp, [r9, #12]
    a6d4:	455d      	cmp	r5, fp
    a6d6:	daa8      	bge.n	a62a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x306>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    a6d8:	2b00      	cmp	r3, #0
    a6da:	dba8      	blt.n	a62e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x30a>
    a6dc:	f8d9 a010 	ldr.w	sl, [r9, #16]
    a6e0:	4553      	cmp	r3, sl
    a6e2:	daa4      	bge.n	a62e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x30a>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    a6e4:	fb0c 6c01 	mla	ip, ip, r1, r6
    a6e8:	fb0c 5c0b 	mla	ip, ip, fp, r5
    a6ec:	fb0c 3c0a 	mla	ip, ip, sl, r3
                int32_t filter_val = filter_data[Offset(
                    filter_shape, out_channel, filter_y, filter_x, in_channel)];
    a6f0:	9c30      	ldr	r4, [sp, #192]	; 0xc0
    a6f2:	f914 c00c 	ldrsb.w	ip, [r4, ip]
                // int64_t += int8_t * int16_t so the highest value we can
                // get from each accumulation is [-127, 127] * ([-32768,
                // 32767] -
                // [-32768, 32767]), which is [-8322945, 8322945].
                // log2(8322945) = 22.99.
                acc += filter_val * input_val;
    a6f6:	fb0c fe0e 	mul.w	lr, ip, lr
    a6fa:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
    a6fe:	eb1a 0a0e 	adds.w	sl, sl, lr
    a702:	eb4b 7bee 	adc.w	fp, fp, lr, asr #31
    a706:	e9cd ab02 	strd	sl, fp, [sp, #8]
              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
    a70a:	3301      	adds	r3, #1
    a70c:	e7a6      	b.n	a65c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x338>
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
    a70e:	3601      	adds	r6, #1
    a710:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a712:	429e      	cmp	r6, r3
    a714:	da06      	bge.n	a724 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x400>
            const int in_y = in_y_origin + dilation_height_factor * filter_y;
    a716:	9b11      	ldr	r3, [sp, #68]	; 0x44
    a718:	9a14      	ldr	r2, [sp, #80]	; 0x50
    a71a:	fb03 2706 	mla	r7, r3, r6, r2
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
    a71e:	2500      	movs	r5, #0
    a720:	9800      	ldr	r0, [sp, #0]
    a722:	e788      	b.n	a636 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x312>
    a724:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
              }
            }
          }
          if (bias_data) {
    a728:	9832      	ldr	r0, [sp, #200]	; 0xc8
    a72a:	b130      	cbz	r0, a73a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x416>
            acc += bias_data[out_channel];
    a72c:	eb00 05c1 	add.w	r5, r0, r1, lsl #3
    a730:	6828      	ldr	r0, [r5, #0]
    a732:	686d      	ldr	r5, [r5, #4]
    a734:	1812      	adds	r2, r2, r0
    a736:	eb45 0303 	adc.w	r3, r5, r3
          }
          int32_t scaled_acc = MultiplyByQuantizedMultiplier(
    a73a:	9818      	ldr	r0, [sp, #96]	; 0x60
    a73c:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    a740:	9d19      	ldr	r5, [sp, #100]	; 0x64
    a742:	f855 5021 	ldr.w	r5, [r5, r1, lsl #2]
  //
  // Assumptions: The following input ranges are assumed
  // - quantize_scale>=0  (the usual range is (1<<30) to (1>>31)-1)
  // - scaling is chosen so final scaled result fits in int32_t
  // - input x is in the range -(1<<47) <= x < (1<<47)
  assert(quantized_multiplier >= 0);
    a746:	2800      	cmp	r0, #0
    a748:	db7a      	blt.n	a840 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x51c>
  assert(shift >= -31 && shift < 8);
    a74a:	f105 061f 	add.w	r6, r5, #31
    a74e:	2e26      	cmp	r6, #38	; 0x26
    a750:	d87c      	bhi.n	a84c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x528>
  assert(x >= -(static_cast<int64_t>(1) << 47) &&
    a752:	1c16      	adds	r6, r2, #0
    a754:	960c      	str	r6, [sp, #48]	; 0x30
    a756:	f543 4600 	adc.w	r6, r3, #32768	; 0x8000
    a75a:	960d      	str	r6, [sp, #52]	; 0x34
    a75c:	e9dd 670c 	ldrd	r6, r7, [sp, #48]	; 0x30
    a760:	f5b7 3f80 	cmp.w	r7, #65536	; 0x10000
    a764:	bf08      	it	eq
    a766:	2e00      	cmpeq	r6, #0
    a768:	d276      	bcs.n	a858 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x534>
         x < (static_cast<int64_t>(1) << 47));

  int32_t reduced_multiplier = (quantized_multiplier < 0x7FFF0000)
                                   ? ((quantized_multiplier + (1 << 15)) >> 16)
    a76a:	4e50      	ldr	r6, [pc, #320]	; (a8ac <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x588>)
    a76c:	42b0      	cmp	r0, r6
    a76e:	dc79      	bgt.n	a864 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x540>
    a770:	f500 4000 	add.w	r0, r0, #32768	; 0x8000
    a774:	1400      	asrs	r0, r0, #16
                                   : 0x7FFF;
  int total_shift = 15 - shift;
    a776:	f1c5 0c0f 	rsb	ip, r5, #15
  x = (x * (int64_t)reduced_multiplier) + ((int64_t)1 << (total_shift - 1));
    a77a:	17c7      	asrs	r7, r0, #31
    a77c:	fb02 f607 	mul.w	r6, r2, r7
    a780:	fb00 6603 	mla	r6, r0, r3, r6
    a784:	fba2 2300 	umull	r2, r3, r2, r0
    a788:	4433      	add	r3, r6
    a78a:	f1c5 070e 	rsb	r7, r5, #14
    a78e:	2001      	movs	r0, #1
    a790:	f1a7 0a20 	sub.w	sl, r7, #32
    a794:	f1c7 0e20 	rsb	lr, r7, #32
    a798:	fa00 f60a 	lsl.w	r6, r0, sl
    a79c:	fa20 fe0e 	lsr.w	lr, r0, lr
    a7a0:	ea46 060e 	orr.w	r6, r6, lr
    a7a4:	40b8      	lsls	r0, r7
    a7a6:	1810      	adds	r0, r2, r0
    a7a8:	eb43 0606 	adc.w	r6, r3, r6
  int32_t result = x >> total_shift;
    a7ac:	3511      	adds	r5, #17
    a7ae:	f1bc 0320 	subs.w	r3, ip, #32
    a7b2:	fa20 f00c 	lsr.w	r0, r0, ip
    a7b6:	fa06 f505 	lsl.w	r5, r6, r5
    a7ba:	ea40 0005 	orr.w	r0, r0, r5
    a7be:	d402      	bmi.n	a7c6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x4a2>
    a7c0:	fa46 f303 	asr.w	r3, r6, r3
    a7c4:	4318      	orrs	r0, r3
              acc, output_multiplier[out_channel], output_shift[out_channel]);
    a7c6:	901b      	str	r0, [sp, #108]	; 0x6c
      if (__a < __b)
    a7c8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    a7ca:	4283      	cmp	r3, r0
    a7cc:	dc4d      	bgt.n	a86a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x546>
      return __a;
    a7ce:	ab1b      	add	r3, sp, #108	; 0x6c
          scaled_acc = std::max(scaled_acc, output_activation_min);
    a7d0:	681a      	ldr	r2, [r3, #0]
    a7d2:	921b      	str	r2, [sp, #108]	; 0x6c
      if (__b < __a)
    a7d4:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    a7d6:	429a      	cmp	r2, r3
    a7d8:	dc49      	bgt.n	a86e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x54a>
      return __a;
    a7da:	ab1b      	add	r3, sp, #108	; 0x6c
          scaled_acc = std::min(scaled_acc, output_activation_max);
    a7dc:	681a      	ldr	r2, [r3, #0]
    a7de:	921b      	str	r2, [sp, #108]	; 0x6c
  inline int32_t DimensionsCount() const { return size_; }
    a7e0:	6823      	ldr	r3, [r4, #0]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    a7e2:	2b04      	cmp	r3, #4
    a7e4:	d145      	bne.n	a872 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x54e>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    a7e6:	9800      	ldr	r0, [sp, #0]
    a7e8:	2800      	cmp	r0, #0
    a7ea:	db44      	blt.n	a876 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x552>
    a7ec:	6863      	ldr	r3, [r4, #4]
    a7ee:	4298      	cmp	r0, r3
    a7f0:	da41      	bge.n	a876 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x552>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    a7f2:	9b01      	ldr	r3, [sp, #4]
    a7f4:	2b00      	cmp	r3, #0
    a7f6:	db40      	blt.n	a87a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x556>
    a7f8:	68a5      	ldr	r5, [r4, #8]
    a7fa:	42ab      	cmp	r3, r5
    a7fc:	da3d      	bge.n	a87a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x556>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    a7fe:	9b04      	ldr	r3, [sp, #16]
    a800:	2b00      	cmp	r3, #0
    a802:	db3c      	blt.n	a87e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x55a>
    a804:	68e0      	ldr	r0, [r4, #12]
    a806:	4283      	cmp	r3, r0
    a808:	da39      	bge.n	a87e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x55a>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    a80a:	2900      	cmp	r1, #0
    a80c:	db39      	blt.n	a882 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x55e>
    a80e:	6923      	ldr	r3, [r4, #16]
    a810:	4299      	cmp	r1, r3
    a812:	da36      	bge.n	a882 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x55e>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    a814:	9e00      	ldr	r6, [sp, #0]
    a816:	9f01      	ldr	r7, [sp, #4]
    a818:	fb05 7506 	mla	r5, r5, r6, r7
    a81c:	9e04      	ldr	r6, [sp, #16]
    a81e:	fb05 6000 	mla	r0, r5, r0, r6
    a822:	fb00 1303 	mla	r3, r0, r3, r1
          output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =
    a826:	9834      	ldr	r0, [sp, #208]	; 0xd0
    a828:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
    a82c:	3101      	adds	r1, #1
    a82e:	9b05      	ldr	r3, [sp, #20]
    a830:	4299      	cmp	r1, r3
    a832:	da28      	bge.n	a886 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x562>
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
    a834:	2600      	movs	r6, #0
          std::int64_t acc = 0;
    a836:	2200      	movs	r2, #0
    a838:	2300      	movs	r3, #0
    a83a:	e9cd 2302 	strd	r2, r3, [sp, #8]
    a83e:	e767      	b.n	a710 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x3ec>
  assert(quantized_multiplier >= 0);
    a840:	4b1b      	ldr	r3, [pc, #108]	; (a8b0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x58c>)
    a842:	4a1c      	ldr	r2, [pc, #112]	; (a8b4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x590>)
    a844:	21b3      	movs	r1, #179	; 0xb3
    a846:	481c      	ldr	r0, [pc, #112]	; (a8b8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x594>)
    a848:	f005 ffb6 	bl	107b8 <__assert_func>
  assert(shift >= -31 && shift < 8);
    a84c:	4b1b      	ldr	r3, [pc, #108]	; (a8bc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x598>)
    a84e:	4a19      	ldr	r2, [pc, #100]	; (a8b4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x590>)
    a850:	21b4      	movs	r1, #180	; 0xb4
    a852:	4819      	ldr	r0, [pc, #100]	; (a8b8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x594>)
    a854:	f005 ffb0 	bl	107b8 <__assert_func>
  assert(x >= -(static_cast<int64_t>(1) << 47) &&
    a858:	4b19      	ldr	r3, [pc, #100]	; (a8c0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x59c>)
    a85a:	4a16      	ldr	r2, [pc, #88]	; (a8b4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x590>)
    a85c:	21b5      	movs	r1, #181	; 0xb5
    a85e:	4816      	ldr	r0, [pc, #88]	; (a8b8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x594>)
    a860:	f005 ffaa 	bl	107b8 <__assert_func>
                                   ? ((quantized_multiplier + (1 << 15)) >> 16)
    a864:	f647 70ff 	movw	r0, #32767	; 0x7fff
    a868:	e785      	b.n	a776 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x452>
	return __b;
    a86a:	ab1d      	add	r3, sp, #116	; 0x74
    a86c:	e7b0      	b.n	a7d0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x4ac>
	return __b;
    a86e:	ab1c      	add	r3, sp, #112	; 0x70
    a870:	e7b4      	b.n	a7dc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x4b8>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    a872:	f00b fbcc 	bl	1600e <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    a876:	f00b fbca 	bl	1600e <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    a87a:	f00b fbc8 	bl	1600e <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    a87e:	f00b fbc6 	bl	1600e <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    a882:	f00b fbc4 	bl	1600e <abort>
      for (int out_x = 0; out_x < output_width; ++out_x) {
    a886:	9b04      	ldr	r3, [sp, #16]
    a888:	3301      	adds	r3, #1
    a88a:	9304      	str	r3, [sp, #16]
    a88c:	e68c      	b.n	a5a8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x284>
    a88e:	46c6      	mov	lr, r8
    for (int out_y = 0; out_y < output_height; ++out_y) {
    a890:	9b01      	ldr	r3, [sp, #4]
    a892:	3301      	adds	r3, #1
    a894:	9301      	str	r3, [sp, #4]
    a896:	e679      	b.n	a58c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x268>
    a898:	46c8      	mov	r8, r9
    a89a:	46f1      	mov	r9, lr
  for (int batch = 0; batch < batches; ++batch) {
    a89c:	9b00      	ldr	r3, [sp, #0]
    a89e:	3301      	adds	r3, #1
    a8a0:	9300      	str	r3, [sp, #0]
    a8a2:	e66a      	b.n	a57a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x256>
              static_cast<int16_t>(scaled_acc);
        }
      }
    }
  }
}
    a8a4:	b025      	add	sp, #148	; 0x94
    a8a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a8aa:	bf00      	nop
    a8ac:	7ffeffff 	.word	0x7ffeffff
    a8b0:	00026c38 	.word	0x00026c38
    a8b4:	00026c54 	.word	0x00026c54
    a8b8:	00026c9c 	.word	0x00026c9c
    a8bc:	00026cec 	.word	0x00026cec
    a8c0:	00026d08 	.word	0x00026d08

0000a8c4 <_ZN6tflite16Register_CONV_2DEv>:
  return kTfLiteOk;
}

}  // namespace

TfLiteRegistration Register_CONV_2D() {
    a8c4:	b470      	push	{r4, r5, r6}
    a8c6:	4606      	mov	r6, r0
          /*prepare=*/ConvPrepare,
          /*invoke=*/Eval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    a8c8:	4604      	mov	r4, r0
    a8ca:	4d05      	ldr	r5, [pc, #20]	; (a8e0 <_ZN6tflite16Register_CONV_2DEv+0x1c>)
    a8cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    a8ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    a8d0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    a8d4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    a8d8:	4630      	mov	r0, r6
    a8da:	bc70      	pop	{r4, r5, r6}
    a8dc:	4770      	bx	lr
    a8de:	bf00      	nop
    a8e0:	00016ee0 	.word	0x00016ee0

0000a8e4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa>:
    int8_t* output_data) {
    a8e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a8e8:	b0a7      	sub	sp, #156	; 0x9c
    a8ea:	911a      	str	r1, [sp, #104]	; 0x68
    a8ec:	921b      	str	r2, [sp, #108]	; 0x6c
    a8ee:	469a      	mov	sl, r3
    a8f0:	9f31      	ldr	r7, [sp, #196]	; 0xc4
    a8f2:	9b33      	ldr	r3, [sp, #204]	; 0xcc
    a8f4:	f8dd 80d4 	ldr.w	r8, [sp, #212]	; 0xd4
  const int32_t input_offset = params.input_offset;  // r = s(q - Z)
    a8f8:	6942      	ldr	r2, [r0, #20]
    a8fa:	920c      	str	r2, [sp, #48]	; 0x30
  const int stride_width = params.stride_width;
    a8fc:	f9b0 200a 	ldrsh.w	r2, [r0, #10]
    a900:	920d      	str	r2, [sp, #52]	; 0x34
  const int stride_height = params.stride_height;
    a902:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
    a906:	920e      	str	r2, [sp, #56]	; 0x38
  const int dilation_width_factor = params.dilation_width_factor;
    a908:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
    a90c:	920f      	str	r2, [sp, #60]	; 0x3c
  const int dilation_height_factor = params.dilation_height_factor;
    a90e:	f9b0 2010 	ldrsh.w	r2, [r0, #16]
    a912:	9210      	str	r2, [sp, #64]	; 0x40
  const int pad_width = params.padding_values.width;
    a914:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
    a918:	9211      	str	r2, [sp, #68]	; 0x44
  const int pad_height = params.padding_values.height;
    a91a:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
    a91e:	9212      	str	r2, [sp, #72]	; 0x48
  const int32_t output_offset = params.output_offset;
    a920:	69c2      	ldr	r2, [r0, #28]
    a922:	9213      	str	r2, [sp, #76]	; 0x4c
  const int32_t output_activation_min = params.quantized_activation_min;
    a924:	6a81      	ldr	r1, [r0, #40]	; 0x28
    a926:	911f      	str	r1, [sp, #124]	; 0x7c
  const int32_t output_activation_max = params.quantized_activation_max;
    a928:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    a92a:	921e      	str	r2, [sp, #120]	; 0x78
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    a92c:	4291      	cmp	r1, r2
    a92e:	f300 8082 	bgt.w	aa36 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x152>
  inline int32_t DimensionsCount() const { return size_; }
    a932:	f8da 2000 	ldr.w	r2, [sl]
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
    a936:	2a04      	cmp	r2, #4
    a938:	d17f      	bne.n	aa3a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x156>
    a93a:	683a      	ldr	r2, [r7, #0]
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
    a93c:	2a04      	cmp	r2, #4
    a93e:	d17e      	bne.n	aa3e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x15a>
    a940:	f8d8 2000 	ldr.w	r2, [r8]
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
    a944:	2a04      	cmp	r2, #4
    a946:	d17c      	bne.n	aa42 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x15e>
    TFLITE_DCHECK_LT(i, size_);
    a948:	f8da 2000 	ldr.w	r2, [sl]
    a94c:	2a00      	cmp	r2, #0
    a94e:	dd7a      	ble.n	aa46 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x162>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a950:	2a05      	cmp	r2, #5
    a952:	dd7a      	ble.n	aa4a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x166>
    a954:	f8da 2004 	ldr.w	r2, [sl, #4]
    a958:	6812      	ldr	r2, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
    a95a:	f8d8 1000 	ldr.w	r1, [r8]
    a95e:	2900      	cmp	r1, #0
    a960:	dd76      	ble.n	aa50 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x16c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a962:	2905      	cmp	r1, #5
    a964:	dd76      	ble.n	aa54 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x170>
    a966:	f8d8 1004 	ldr.w	r1, [r8, #4]
    a96a:	6809      	ldr	r1, [r1, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    a96c:	4291      	cmp	r1, r2
    a96e:	d174      	bne.n	aa5a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x176>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    a970:	9225      	str	r2, [sp, #148]	; 0x94
    TFLITE_DCHECK_LT(i, size_);
    a972:	f8d8 1000 	ldr.w	r1, [r8]
    a976:	2900      	cmp	r1, #0
    a978:	dd71      	ble.n	aa5e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x17a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a97a:	2905      	cmp	r1, #5
    a97c:	dd71      	ble.n	aa62 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x17e>
    a97e:	f8d8 1004 	ldr.w	r1, [r8, #4]
    a982:	6809      	ldr	r1, [r1, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    a984:	9124      	str	r1, [sp, #144]	; 0x90
      if (__b < __a)
    a986:	428a      	cmp	r2, r1
    a988:	dc6e      	bgt.n	aa68 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x184>
      return __a;
    a98a:	aa25      	add	r2, sp, #148	; 0x94
    a98c:	6812      	ldr	r2, [r2, #0]
    a98e:	9217      	str	r2, [sp, #92]	; 0x5c
    TFLITE_DCHECK_LT(i, size_);
    a990:	f8da 2000 	ldr.w	r2, [sl]
    a994:	2a03      	cmp	r2, #3
    a996:	dd69      	ble.n	aa6c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x188>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a998:	2a05      	cmp	r2, #5
    a99a:	dd69      	ble.n	aa70 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x18c>
    a99c:	f8da 2004 	ldr.w	r2, [sl, #4]
    a9a0:	68d2      	ldr	r2, [r2, #12]
    TFLITE_DCHECK_LT(i, size_);
    a9a2:	6839      	ldr	r1, [r7, #0]
    a9a4:	2903      	cmp	r1, #3
    a9a6:	dd66      	ble.n	aa76 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x192>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a9a8:	2905      	cmp	r1, #5
    a9aa:	dd66      	ble.n	aa7a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x196>
    a9ac:	6879      	ldr	r1, [r7, #4]
    a9ae:	68c9      	ldr	r1, [r1, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    a9b0:	4291      	cmp	r1, r2
    a9b2:	d164      	bne.n	aa7e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x19a>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    a9b4:	9223      	str	r2, [sp, #140]	; 0x8c
    TFLITE_DCHECK_LT(i, size_);
    a9b6:	6839      	ldr	r1, [r7, #0]
    a9b8:	2903      	cmp	r1, #3
    a9ba:	dd62      	ble.n	aa82 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x19e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a9bc:	2905      	cmp	r1, #5
    a9be:	dd62      	ble.n	aa86 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1a2>
    a9c0:	6879      	ldr	r1, [r7, #4]
    a9c2:	68c9      	ldr	r1, [r1, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    a9c4:	9122      	str	r1, [sp, #136]	; 0x88
      if (__b < __a)
    a9c6:	428a      	cmp	r2, r1
    a9c8:	dc5f      	bgt.n	aa8a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1a6>
      return __a;
    a9ca:	aa23      	add	r2, sp, #140	; 0x8c
    a9cc:	6812      	ldr	r2, [r2, #0]
    a9ce:	9216      	str	r2, [sp, #88]	; 0x58
    TFLITE_DCHECK_LT(i, size_);
    a9d0:	683a      	ldr	r2, [r7, #0]
    a9d2:	2a00      	cmp	r2, #0
    a9d4:	dd5b      	ble.n	aa8e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1aa>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a9d6:	2a05      	cmp	r2, #5
    a9d8:	dd5b      	ble.n	aa92 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1ae>
    a9da:	687a      	ldr	r2, [r7, #4]
    a9dc:	6812      	ldr	r2, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
    a9de:	f8d8 1000 	ldr.w	r1, [r8]
    a9e2:	2903      	cmp	r1, #3
    a9e4:	dd57      	ble.n	aa96 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1b2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a9e6:	2905      	cmp	r1, #5
    a9e8:	dd57      	ble.n	aa9a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1b6>
    a9ea:	f8d8 1004 	ldr.w	r1, [r8, #4]
    a9ee:	68c9      	ldr	r1, [r1, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    a9f0:	4291      	cmp	r1, r2
    a9f2:	d155      	bne.n	aaa0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1bc>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    a9f4:	9221      	str	r2, [sp, #132]	; 0x84
    TFLITE_DCHECK_LT(i, size_);
    a9f6:	f8d8 1000 	ldr.w	r1, [r8]
    a9fa:	2903      	cmp	r1, #3
    a9fc:	dd52      	ble.n	aaa4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1c0>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a9fe:	2905      	cmp	r1, #5
    aa00:	dd52      	ble.n	aaa8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1c4>
    aa02:	f8d8 1004 	ldr.w	r1, [r8, #4]
    aa06:	68c9      	ldr	r1, [r1, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    aa08:	9120      	str	r1, [sp, #128]	; 0x80
      if (__b < __a)
    aa0a:	428a      	cmp	r2, r1
    aa0c:	dc4f      	bgt.n	aaae <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1ca>
      return __a;
    aa0e:	aa21      	add	r2, sp, #132	; 0x84
    aa10:	6812      	ldr	r2, [r2, #0]
    aa12:	9203      	str	r2, [sp, #12]
  if (bias_data) {
    aa14:	9a34      	ldr	r2, [sp, #208]	; 0xd0
    aa16:	2a00      	cmp	r2, #0
    aa18:	d050      	beq.n	aabc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1d8>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    aa1a:	681c      	ldr	r4, [r3, #0]
    aa1c:	2c05      	cmp	r4, #5
    aa1e:	dd48      	ble.n	aab2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1ce>
    aa20:	685b      	ldr	r3, [r3, #4]
    for (int i = 0; i < size_; i++) {
    aa22:	2200      	movs	r2, #0
    int buffer_size = 1;
    aa24:	2101      	movs	r1, #1
    for (int i = 0; i < size_; i++) {
    aa26:	42a2      	cmp	r2, r4
    aa28:	da45      	bge.n	aab6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1d2>
      buffer_size *= dims_data[i];
    aa2a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    aa2e:	fb00 f101 	mul.w	r1, r0, r1
    for (int i = 0; i < size_; i++) {
    aa32:	3201      	adds	r2, #1
    aa34:	e7f7      	b.n	aa26 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x142>
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    aa36:	f00b faea 	bl	1600e <abort>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
    aa3a:	f00b fae8 	bl	1600e <abort>
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
    aa3e:	f00b fae6 	bl	1600e <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
    aa42:	f00b fae4 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    aa46:	f00b fae2 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    aa4a:	f8da 2004 	ldr.w	r2, [sl, #4]
    aa4e:	e784      	b.n	a95a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x76>
    TFLITE_DCHECK_LT(i, size_);
    aa50:	f00b fadd 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    aa54:	f8d8 1004 	ldr.w	r1, [r8, #4]
    aa58:	e788      	b.n	a96c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x88>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    aa5a:	f00b fad8 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    aa5e:	f00b fad6 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    aa62:	f8d8 1004 	ldr.w	r1, [r8, #4]
    aa66:	e78d      	b.n	a984 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xa0>
	return __b;
    aa68:	aa24      	add	r2, sp, #144	; 0x90
    aa6a:	e78f      	b.n	a98c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xa8>
    TFLITE_DCHECK_LT(i, size_);
    aa6c:	f00b facf 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    aa70:	f8da 2010 	ldr.w	r2, [sl, #16]
    aa74:	e795      	b.n	a9a2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xbe>
    TFLITE_DCHECK_LT(i, size_);
    aa76:	f00b faca 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    aa7a:	6939      	ldr	r1, [r7, #16]
    aa7c:	e798      	b.n	a9b0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xcc>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    aa7e:	f00b fac6 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    aa82:	f00b fac4 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    aa86:	6939      	ldr	r1, [r7, #16]
    aa88:	e79c      	b.n	a9c4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xe0>
    aa8a:	aa22      	add	r2, sp, #136	; 0x88
    aa8c:	e79e      	b.n	a9cc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xe8>
    TFLITE_DCHECK_LT(i, size_);
    aa8e:	f00b fabe 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    aa92:	687a      	ldr	r2, [r7, #4]
    aa94:	e7a3      	b.n	a9de <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xfa>
    TFLITE_DCHECK_LT(i, size_);
    aa96:	f00b faba 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    aa9a:	f8d8 1010 	ldr.w	r1, [r8, #16]
    aa9e:	e7a7      	b.n	a9f0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x10c>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    aaa0:	f00b fab5 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    aaa4:	f00b fab3 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    aaa8:	f8d8 1010 	ldr.w	r1, [r8, #16]
    aaac:	e7ac      	b.n	aa08 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x124>
    aaae:	aa20      	add	r2, sp, #128	; 0x80
    aab0:	e7ae      	b.n	aa10 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x12c>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    aab2:	3304      	adds	r3, #4
    aab4:	e7b5      	b.n	aa22 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x13e>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
    aab6:	9b03      	ldr	r3, [sp, #12]
    aab8:	4299      	cmp	r1, r3
    aaba:	d167      	bne.n	ab8c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2a8>
    TFLITE_DCHECK_LT(i, size_);
    aabc:	f8da 3000 	ldr.w	r3, [sl]
    aac0:	2b01      	cmp	r3, #1
    aac2:	dd65      	ble.n	ab90 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2ac>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    aac4:	2b05      	cmp	r3, #5
    aac6:	dd65      	ble.n	ab94 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2b0>
    aac8:	f8da 3004 	ldr.w	r3, [sl, #4]
    aacc:	685b      	ldr	r3, [r3, #4]
    aace:	9309      	str	r3, [sp, #36]	; 0x24
    TFLITE_DCHECK_LT(i, size_);
    aad0:	f8da 3000 	ldr.w	r3, [sl]
    aad4:	2b02      	cmp	r3, #2
    aad6:	dd61      	ble.n	ab9c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2b8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    aad8:	2b05      	cmp	r3, #5
    aada:	dd61      	ble.n	aba0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2bc>
    aadc:	f8da 3004 	ldr.w	r3, [sl, #4]
    aae0:	689b      	ldr	r3, [r3, #8]
    aae2:	9308      	str	r3, [sp, #32]
    TFLITE_DCHECK_LT(i, size_);
    aae4:	683b      	ldr	r3, [r7, #0]
    aae6:	2b01      	cmp	r3, #1
    aae8:	dd5e      	ble.n	aba8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2c4>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    aaea:	2b05      	cmp	r3, #5
    aaec:	dd5e      	ble.n	abac <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2c8>
    aaee:	687b      	ldr	r3, [r7, #4]
    aaf0:	685b      	ldr	r3, [r3, #4]
    aaf2:	9307      	str	r3, [sp, #28]
    TFLITE_DCHECK_LT(i, size_);
    aaf4:	683b      	ldr	r3, [r7, #0]
    aaf6:	2b02      	cmp	r3, #2
    aaf8:	dd5b      	ble.n	abb2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2ce>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    aafa:	2b05      	cmp	r3, #5
    aafc:	dd5b      	ble.n	abb6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2d2>
    aafe:	687b      	ldr	r3, [r7, #4]
    ab00:	689b      	ldr	r3, [r3, #8]
    ab02:	9306      	str	r3, [sp, #24]
    TFLITE_DCHECK_LT(i, size_);
    ab04:	f8d8 3000 	ldr.w	r3, [r8]
    ab08:	2b01      	cmp	r3, #1
    ab0a:	dd57      	ble.n	abbc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2d8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ab0c:	2b05      	cmp	r3, #5
    ab0e:	dd57      	ble.n	abc0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2dc>
    ab10:	f8d8 3004 	ldr.w	r3, [r8, #4]
    ab14:	685b      	ldr	r3, [r3, #4]
    ab16:	9305      	str	r3, [sp, #20]
    TFLITE_DCHECK_LT(i, size_);
    ab18:	f8d8 3000 	ldr.w	r3, [r8]
    ab1c:	2b02      	cmp	r3, #2
    ab1e:	dd53      	ble.n	abc8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2e4>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ab20:	2b05      	cmp	r3, #5
    ab22:	dd53      	ble.n	abcc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2e8>
    ab24:	f8d8 3004 	ldr.w	r3, [r8, #4]
    ab28:	689b      	ldr	r3, [r3, #8]
    ab2a:	9304      	str	r3, [sp, #16]
  for (int batch = 0; batch < batches; ++batch) {
    ab2c:	f04f 0b00 	mov.w	fp, #0
    ab30:	46d1      	mov	r9, sl
    ab32:	46ba      	mov	sl, r7
    ab34:	4647      	mov	r7, r8
    ab36:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    ab38:	459b      	cmp	fp, r3
    ab3a:	f280 81cd 	bge.w	aed8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5f4>
    for (int out_y = 0; out_y < output_height; ++out_y) {
    ab3e:	2300      	movs	r3, #0
    ab40:	9301      	str	r3, [sp, #4]
    ab42:	46c8      	mov	r8, r9
    ab44:	46d1      	mov	r9, sl
    ab46:	46da      	mov	sl, fp
    ab48:	46bb      	mov	fp, r7
    ab4a:	9b01      	ldr	r3, [sp, #4]
    ab4c:	9905      	ldr	r1, [sp, #20]
    ab4e:	428b      	cmp	r3, r1
    ab50:	f280 81bb 	bge.w	aeca <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5e6>
      const int in_y_origin = (out_y * stride_height) - pad_height;
    ab54:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    ab56:	fb02 f303 	mul.w	r3, r2, r3
    ab5a:	9a12      	ldr	r2, [sp, #72]	; 0x48
    ab5c:	1a9b      	subs	r3, r3, r2
    ab5e:	9314      	str	r3, [sp, #80]	; 0x50
      for (int out_x = 0; out_x < output_width; ++out_x) {
    ab60:	2300      	movs	r3, #0
    ab62:	9302      	str	r3, [sp, #8]
    ab64:	f8cd b0d4 	str.w	fp, [sp, #212]	; 0xd4
    ab68:	46c3      	mov	fp, r8
    ab6a:	46c8      	mov	r8, r9
    ab6c:	46d1      	mov	r9, sl
    ab6e:	f8dd a0d4 	ldr.w	sl, [sp, #212]	; 0xd4
    ab72:	9b02      	ldr	r3, [sp, #8]
    ab74:	9904      	ldr	r1, [sp, #16]
    ab76:	428b      	cmp	r3, r1
    ab78:	f280 819c 	bge.w	aeb4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5d0>
        const int in_x_origin = (out_x * stride_width) - pad_width;
    ab7c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    ab7e:	fb02 f303 	mul.w	r3, r2, r3
    ab82:	9a11      	ldr	r2, [sp, #68]	; 0x44
    ab84:	1a9b      	subs	r3, r3, r2
    ab86:	9315      	str	r3, [sp, #84]	; 0x54
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
    ab88:	2400      	movs	r4, #0
    ab8a:	e157      	b.n	ae3c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x558>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
    ab8c:	f00b fa3f 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    ab90:	f00b fa3d 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ab94:	f8da 3008 	ldr.w	r3, [sl, #8]
    ab98:	9309      	str	r3, [sp, #36]	; 0x24
    ab9a:	e799      	b.n	aad0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1ec>
    TFLITE_DCHECK_LT(i, size_);
    ab9c:	f00b fa37 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    aba0:	f8da 300c 	ldr.w	r3, [sl, #12]
    aba4:	9308      	str	r3, [sp, #32]
    aba6:	e79d      	b.n	aae4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x200>
    TFLITE_DCHECK_LT(i, size_);
    aba8:	f00b fa31 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    abac:	68bb      	ldr	r3, [r7, #8]
    abae:	9307      	str	r3, [sp, #28]
    abb0:	e7a0      	b.n	aaf4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x210>
    TFLITE_DCHECK_LT(i, size_);
    abb2:	f00b fa2c 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    abb6:	68fb      	ldr	r3, [r7, #12]
    abb8:	9306      	str	r3, [sp, #24]
    abba:	e7a3      	b.n	ab04 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x220>
    TFLITE_DCHECK_LT(i, size_);
    abbc:	f00b fa27 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    abc0:	f8d8 3008 	ldr.w	r3, [r8, #8]
    abc4:	9305      	str	r3, [sp, #20]
    abc6:	e7a7      	b.n	ab18 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x234>
    TFLITE_DCHECK_LT(i, size_);
    abc8:	f00b fa21 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    abcc:	f8d8 300c 	ldr.w	r3, [r8, #12]
    abd0:	9304      	str	r3, [sp, #16]
    abd2:	e7ab      	b.n	ab2c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x248>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    abd4:	f00b fa1b 	bl	1600e <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    abd8:	f00b fa19 	bl	1600e <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    abdc:	f00b fa17 	bl	1600e <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    abe0:	f00b fa15 	bl	1600e <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    abe4:	f00b fa13 	bl	1600e <abort>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    abe8:	f00b fa11 	bl	1600e <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    abec:	f00b fa0f 	bl	1600e <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    abf0:	f00b fa0d 	bl	1600e <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    abf4:	f00b fa0b 	bl	1600e <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    abf8:	f00b fa09 	bl	1600e <abort>
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
    abfc:	3201      	adds	r2, #1
    abfe:	9b06      	ldr	r3, [sp, #24]
    ac00:	429a      	cmp	r2, r3
    ac02:	da63      	bge.n	accc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3e8>
              const int in_x = in_x_origin + dilation_width_factor * filter_x;
    ac04:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    ac06:	9815      	ldr	r0, [sp, #84]	; 0x54
    ac08:	fb03 0002 	mla	r0, r3, r2, r0
                  (in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
    ac0c:	2800      	cmp	r0, #0
    ac0e:	dbf5      	blt.n	abfc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x318>
    ac10:	9b08      	ldr	r3, [sp, #32]
    ac12:	4298      	cmp	r0, r3
    ac14:	daf2      	bge.n	abfc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x318>
    ac16:	2900      	cmp	r1, #0
    ac18:	dbf0      	blt.n	abfc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x318>
    ac1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    ac1c:	4299      	cmp	r1, r3
    ac1e:	daed      	bge.n	abfc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x318>
    ac20:	2300      	movs	r3, #0
              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
    ac22:	9d16      	ldr	r5, [sp, #88]	; 0x58
    ac24:	42ab      	cmp	r3, r5
    ac26:	dae9      	bge.n	abfc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x318>
  inline int32_t DimensionsCount() const { return size_; }
    ac28:	f8db 5000 	ldr.w	r5, [fp]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    ac2c:	2d04      	cmp	r5, #4
    ac2e:	d1d1      	bne.n	abd4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f0>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    ac30:	f1b9 0f00 	cmp.w	r9, #0
    ac34:	dbd0      	blt.n	abd8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f4>
    ac36:	f8db 5004 	ldr.w	r5, [fp, #4]
    ac3a:	45a9      	cmp	r9, r5
    ac3c:	dacc      	bge.n	abd8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f4>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    ac3e:	2900      	cmp	r1, #0
    ac40:	dbcc      	blt.n	abdc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f8>
    ac42:	f8db c008 	ldr.w	ip, [fp, #8]
    ac46:	4561      	cmp	r1, ip
    ac48:	dac8      	bge.n	abdc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f8>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    ac4a:	2800      	cmp	r0, #0
    ac4c:	dbc8      	blt.n	abe0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2fc>
    ac4e:	f8db 700c 	ldr.w	r7, [fp, #12]
    ac52:	42b8      	cmp	r0, r7
    ac54:	dac4      	bge.n	abe0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2fc>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    ac56:	2b00      	cmp	r3, #0
    ac58:	dbc4      	blt.n	abe4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x300>
    ac5a:	f8db 5010 	ldr.w	r5, [fp, #16]
    ac5e:	42ab      	cmp	r3, r5
    ac60:	dac0      	bge.n	abe4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x300>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    ac62:	fb0c 1c09 	mla	ip, ip, r9, r1
    ac66:	fb0c 0707 	mla	r7, ip, r7, r0
    ac6a:	fb07 3505 	mla	r5, r7, r5, r3
                                                      in_x, in_channel)];
    ac6e:	9f30      	ldr	r7, [sp, #192]	; 0xc0
    ac70:	577f      	ldrsb	r7, [r7, r5]
  inline int32_t DimensionsCount() const { return size_; }
    ac72:	f8d8 5000 	ldr.w	r5, [r8]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    ac76:	2d04      	cmp	r5, #4
    ac78:	d1b6      	bne.n	abe8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x304>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    ac7a:	2c00      	cmp	r4, #0
    ac7c:	dbb6      	blt.n	abec <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x308>
    ac7e:	f8d8 5004 	ldr.w	r5, [r8, #4]
    ac82:	42ac      	cmp	r4, r5
    ac84:	dab2      	bge.n	abec <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x308>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    ac86:	2e00      	cmp	r6, #0
    ac88:	dbb2      	blt.n	abf0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x30c>
    ac8a:	f8d8 e008 	ldr.w	lr, [r8, #8]
    ac8e:	4576      	cmp	r6, lr
    ac90:	daae      	bge.n	abf0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x30c>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    ac92:	2a00      	cmp	r2, #0
    ac94:	dbae      	blt.n	abf4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x310>
    ac96:	f8d8 c00c 	ldr.w	ip, [r8, #12]
    ac9a:	4562      	cmp	r2, ip
    ac9c:	daaa      	bge.n	abf4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x310>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    ac9e:	2b00      	cmp	r3, #0
    aca0:	dbaa      	blt.n	abf8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x314>
    aca2:	f8d8 5010 	ldr.w	r5, [r8, #16]
    aca6:	42ab      	cmp	r3, r5
    aca8:	daa6      	bge.n	abf8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x314>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    acaa:	fb0e 6e04 	mla	lr, lr, r4, r6
    acae:	fb0e 2c0c 	mla	ip, lr, ip, r2
    acb2:	fb0c 3c05 	mla	ip, ip, r5, r3
                    filter_shape, out_channel, filter_y, filter_x, in_channel)];
    acb6:	9d32      	ldr	r5, [sp, #200]	; 0xc8
    acb8:	f915 c00c 	ldrsb.w	ip, [r5, ip]
                acc += filter_val * (input_val + input_offset);
    acbc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    acbe:	442f      	add	r7, r5
    acc0:	9d1d      	ldr	r5, [sp, #116]	; 0x74
    acc2:	fb0c 5507 	mla	r5, ip, r7, r5
    acc6:	951d      	str	r5, [sp, #116]	; 0x74
              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
    acc8:	3301      	adds	r3, #1
    acca:	e7aa      	b.n	ac22 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x33e>
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
    accc:	3601      	adds	r6, #1
    acce:	9b07      	ldr	r3, [sp, #28]
    acd0:	429e      	cmp	r6, r3
    acd2:	da05      	bge.n	ace0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3fc>
            const int in_y = in_y_origin + dilation_height_factor * filter_y;
    acd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
    acd6:	9a14      	ldr	r2, [sp, #80]	; 0x50
    acd8:	fb03 2106 	mla	r1, r3, r6, r2
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
    acdc:	2200      	movs	r2, #0
    acde:	e78e      	b.n	abfe <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x31a>
          if (bias_data) {
    ace0:	9b34      	ldr	r3, [sp, #208]	; 0xd0
    ace2:	b123      	cbz	r3, acee <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x40a>
            acc += bias_data[out_channel];
    ace4:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
    ace8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    acea:	4413      	add	r3, r2
    acec:	931d      	str	r3, [sp, #116]	; 0x74
          acc = MultiplyByQuantizedMultiplier(
    acee:	9d1d      	ldr	r5, [sp, #116]	; 0x74
    acf0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    acf2:	f853 c024 	ldr.w	ip, [r3, r4, lsl #2]
    acf6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    acf8:	f853 6024 	ldr.w	r6, [r3, r4, lsl #2]
  int left_shift = shift > 0 ? shift : 0;
    acfc:	ea26 73e6 	bic.w	r3, r6, r6, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    ad00:	2e00      	cmp	r6, #0
    ad02:	f340 80a1 	ble.w	ae48 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x564>
    ad06:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    ad08:	409d      	lsls	r5, r3
// This function implements the same computation as the ARMv7 NEON VQRDMULH
// instruction.
template <>
inline std::int32_t SaturatingRoundingDoublingHighMul(std::int32_t a,
                                                      std::int32_t b) {
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    ad0a:	45ac      	cmp	ip, r5
    ad0c:	f000 809e 	beq.w	ae4c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x568>
    ad10:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    ad12:	17eb      	asrs	r3, r5, #31
  std::int64_t b_64(b);
    ad14:	4660      	mov	r0, ip
    ad16:	17c1      	asrs	r1, r0, #31
  std::int64_t ab_64 = a_64 * b_64;
    ad18:	fb05 f101 	mul.w	r1, r5, r1
    ad1c:	fb0c 1103 	mla	r1, ip, r3, r1
    ad20:	fba5 230c 	umull	r2, r3, r5, ip
    ad24:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    ad26:	2a00      	cmp	r2, #0
    ad28:	f173 0100 	sbcs.w	r1, r3, #0
    ad2c:	f2c0 8095 	blt.w	ae5a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x576>
    ad30:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  std::int32_t ab_x2_high32 =
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    ad34:	1852      	adds	r2, r2, r1
    ad36:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    ad3a:	4611      	mov	r1, r2
    ad3c:	461d      	mov	r5, r3
    ad3e:	2a00      	cmp	r2, #0
    ad40:	f173 0000 	sbcs.w	r0, r3, #0
    ad44:	f2c0 808b 	blt.w	ae5e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x57a>
    ad48:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    ad4a:	ea41 0545 	orr.w	r5, r1, r5, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    ad4e:	2f00      	cmp	r7, #0
    ad50:	f040 808d 	bne.w	ae6e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x58a>

// Correctly-rounded-to-nearest division by a power-of-two.
// Also known as a rounding arithmetic right shift.
template <typename IntegerType>
inline IntegerType RoundingDivideByPOT(IntegerType x, int exponent) {
  assert(exponent >= 0);
    ad54:	2e00      	cmp	r6, #0
    ad56:	f2c0 808d 	blt.w	ae74 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x590>
  assert(exponent <= 31);
    ad5a:	2e1f      	cmp	r6, #31
    ad5c:	f300 8091 	bgt.w	ae82 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x59e>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    ad60:	2701      	movs	r7, #1
    ad62:	fa07 f006 	lsl.w	r0, r7, r6
    ad66:	3801      	subs	r0, #1
    ad68:	f008 ffa5 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ad6c:	900a      	str	r0, [sp, #40]	; 0x28
  const IntegerType zero = Dup<IntegerType>(0);
    ad6e:	2000      	movs	r0, #0
    ad70:	f008 ffa1 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ad74:	9018      	str	r0, [sp, #96]	; 0x60
  const IntegerType one = Dup<IntegerType>(1);
    ad76:	4638      	mov	r0, r7
    ad78:	f008 ff9d 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ad7c:	900b      	str	r0, [sp, #44]	; 0x2c
  const IntegerType remainder = BitAnd(x, mask);
    ad7e:	990a      	ldr	r1, [sp, #40]	; 0x28
    ad80:	4628      	mov	r0, r5
    ad82:	f008 ff99 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ad86:	9019      	str	r0, [sp, #100]	; 0x64
  const IntegerType threshold =
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    ad88:	4639      	mov	r1, r7
    ad8a:	980a      	ldr	r0, [sp, #40]	; 0x28
    ad8c:	f008 ff96 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    ad90:	4607      	mov	r7, r0
    ad92:	9918      	ldr	r1, [sp, #96]	; 0x60
    ad94:	4628      	mov	r0, r5
    ad96:	f008 ff9d 	bl	13cd4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    ad9a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    ad9c:	f008 ff8c 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ada0:	4601      	mov	r1, r0
    ada2:	4638      	mov	r0, r7
    ada4:	f008 ff8c 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    ada8:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    adaa:	4631      	mov	r1, r6
    adac:	4628      	mov	r0, r5
    adae:	f008 ff85 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    adb2:	4605      	mov	r5, r0
    adb4:	4639      	mov	r1, r7
    adb6:	9819      	ldr	r0, [sp, #100]	; 0x64
    adb8:	f008 ff94 	bl	13ce4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    adbc:	990b      	ldr	r1, [sp, #44]	; 0x2c
    adbe:	f008 ff7b 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    adc2:	4601      	mov	r1, r0
    adc4:	4628      	mov	r0, r5
    adc6:	f008 ff7b 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
          acc += output_offset;
    adca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    adcc:	4418      	add	r0, r3
    adce:	901d      	str	r0, [sp, #116]	; 0x74
      if (__a < __b)
    add0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    add2:	4290      	cmp	r0, r2
    add4:	db5c      	blt.n	ae90 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5ac>
      return __a;
    add6:	ab1d      	add	r3, sp, #116	; 0x74
          acc = std::max(acc, output_activation_min);
    add8:	681b      	ldr	r3, [r3, #0]
    adda:	931d      	str	r3, [sp, #116]	; 0x74
      if (__b < __a)
    addc:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    adde:	4293      	cmp	r3, r2
    ade0:	dc58      	bgt.n	ae94 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b0>
      return __a;
    ade2:	ab1d      	add	r3, sp, #116	; 0x74
          acc = std::min(acc, output_activation_max);
    ade4:	6818      	ldr	r0, [r3, #0]
    ade6:	901d      	str	r0, [sp, #116]	; 0x74
  inline int32_t DimensionsCount() const { return size_; }
    ade8:	f8da 3000 	ldr.w	r3, [sl]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    adec:	2b04      	cmp	r3, #4
    adee:	d153      	bne.n	ae98 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b4>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    adf0:	f1b9 0f00 	cmp.w	r9, #0
    adf4:	db52      	blt.n	ae9c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b8>
    adf6:	f8da 3004 	ldr.w	r3, [sl, #4]
    adfa:	4599      	cmp	r9, r3
    adfc:	da4e      	bge.n	ae9c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b8>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    adfe:	9b01      	ldr	r3, [sp, #4]
    ae00:	2b00      	cmp	r3, #0
    ae02:	db4d      	blt.n	aea0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5bc>
    ae04:	f8da 1008 	ldr.w	r1, [sl, #8]
    ae08:	428b      	cmp	r3, r1
    ae0a:	da49      	bge.n	aea0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5bc>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    ae0c:	9b02      	ldr	r3, [sp, #8]
    ae0e:	2b00      	cmp	r3, #0
    ae10:	db48      	blt.n	aea4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5c0>
    ae12:	f8da 200c 	ldr.w	r2, [sl, #12]
    ae16:	4293      	cmp	r3, r2
    ae18:	da44      	bge.n	aea4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5c0>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    ae1a:	2c00      	cmp	r4, #0
    ae1c:	db44      	blt.n	aea8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5c4>
    ae1e:	f8da 3010 	ldr.w	r3, [sl, #16]
    ae22:	429c      	cmp	r4, r3
    ae24:	da40      	bge.n	aea8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5c4>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    ae26:	9d01      	ldr	r5, [sp, #4]
    ae28:	fb01 5109 	mla	r1, r1, r9, r5
    ae2c:	9d02      	ldr	r5, [sp, #8]
    ae2e:	fb01 5202 	mla	r2, r1, r2, r5
    ae32:	fb02 4303 	mla	r3, r2, r3, r4
          output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =
    ae36:	9a36      	ldr	r2, [sp, #216]	; 0xd8
    ae38:	54d0      	strb	r0, [r2, r3]
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
    ae3a:	3401      	adds	r4, #1
    ae3c:	9b03      	ldr	r3, [sp, #12]
    ae3e:	429c      	cmp	r4, r3
    ae40:	da34      	bge.n	aeac <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5c8>
          int32_t acc = 0;
    ae42:	2600      	movs	r6, #0
    ae44:	961d      	str	r6, [sp, #116]	; 0x74
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
    ae46:	e742      	b.n	acce <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3ea>
  int right_shift = shift > 0 ? 0 : -shift;
    ae48:	4276      	negs	r6, r6
    ae4a:	e75d      	b.n	ad08 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x424>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    ae4c:	f1b5 4f00 	cmp.w	r5, #2147483648	; 0x80000000
    ae50:	d001      	beq.n	ae56 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x572>
    ae52:	2700      	movs	r7, #0
    ae54:	e75d      	b.n	ad12 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x42e>
    ae56:	2701      	movs	r7, #1
    ae58:	e75b      	b.n	ad12 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x42e>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    ae5a:	4921      	ldr	r1, [pc, #132]	; (aee0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5fc>)
    ae5c:	e76a      	b.n	ad34 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x450>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    ae5e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    ae62:	1851      	adds	r1, r2, r1
    ae64:	f04f 0500 	mov.w	r5, #0
    ae68:	eb43 0505 	adc.w	r5, r3, r5
    ae6c:	e76c      	b.n	ad48 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x464>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    ae6e:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
    ae72:	e76f      	b.n	ad54 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x470>
  assert(exponent >= 0);
    ae74:	4b1b      	ldr	r3, [pc, #108]	; (aee4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x600>)
    ae76:	4a1c      	ldr	r2, [pc, #112]	; (aee8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x604>)
    ae78:	f44f 71b3 	mov.w	r1, #358	; 0x166
    ae7c:	481b      	ldr	r0, [pc, #108]	; (aeec <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x608>)
    ae7e:	f005 fc9b 	bl	107b8 <__assert_func>
  assert(exponent <= 31);
    ae82:	4b1b      	ldr	r3, [pc, #108]	; (aef0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x60c>)
    ae84:	4a18      	ldr	r2, [pc, #96]	; (aee8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x604>)
    ae86:	f240 1167 	movw	r1, #359	; 0x167
    ae8a:	4818      	ldr	r0, [pc, #96]	; (aeec <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x608>)
    ae8c:	f005 fc94 	bl	107b8 <__assert_func>
	return __b;
    ae90:	ab1f      	add	r3, sp, #124	; 0x7c
    ae92:	e7a1      	b.n	add8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x4f4>
	return __b;
    ae94:	ab1e      	add	r3, sp, #120	; 0x78
    ae96:	e7a5      	b.n	ade4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x500>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    ae98:	f00b f8b9 	bl	1600e <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    ae9c:	f00b f8b7 	bl	1600e <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    aea0:	f00b f8b5 	bl	1600e <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    aea4:	f00b f8b3 	bl	1600e <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    aea8:	f00b f8b1 	bl	1600e <abort>
      for (int out_x = 0; out_x < output_width; ++out_x) {
    aeac:	9b02      	ldr	r3, [sp, #8]
    aeae:	3301      	adds	r3, #1
    aeb0:	9302      	str	r3, [sp, #8]
    aeb2:	e65e      	b.n	ab72 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x28e>
    aeb4:	f8cd a0d4 	str.w	sl, [sp, #212]	; 0xd4
    aeb8:	46ca      	mov	sl, r9
    aeba:	46c1      	mov	r9, r8
    aebc:	46d8      	mov	r8, fp
    aebe:	f8dd b0d4 	ldr.w	fp, [sp, #212]	; 0xd4
    for (int out_y = 0; out_y < output_height; ++out_y) {
    aec2:	9b01      	ldr	r3, [sp, #4]
    aec4:	3301      	adds	r3, #1
    aec6:	9301      	str	r3, [sp, #4]
    aec8:	e63f      	b.n	ab4a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x266>
    aeca:	465f      	mov	r7, fp
    aecc:	46d3      	mov	fp, sl
    aece:	46ca      	mov	sl, r9
    aed0:	46c1      	mov	r9, r8
  for (int batch = 0; batch < batches; ++batch) {
    aed2:	f10b 0b01 	add.w	fp, fp, #1
    aed6:	e62e      	b.n	ab36 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x252>
}
    aed8:	b027      	add	sp, #156	; 0x9c
    aeda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    aede:	bf00      	nop
    aee0:	c0000001 	.word	0xc0000001
    aee4:	00026d58 	.word	0x00026d58
    aee8:	00026d68 	.word	0x00026d68
    aeec:	00026dc0 	.word	0x00026dc0
    aef0:	00026e1c 	.word	0x00026e1c

0000aef4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
    aef4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    aef8:	b0e7      	sub	sp, #412	; 0x19c
      tflite::micro::GetEvalInput(context, node, kConvInputTensor);
    aefa:	4bae      	ldr	r3, [pc, #696]	; (b1b4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2c0>)
    aefc:	681a      	ldr	r2, [r3, #0]
// Returns a mutable tensor for a given input index. is_variable must be checked
// during prepare when the full TfLiteTensor is available.
inline TfLiteEvalTensor* GetMutableEvalInput(const TfLiteContext* context,
                                             const TfLiteNode* node,
                                             int index) {
  TFLITE_DCHECK(context != nullptr);
    aefe:	2800      	cmp	r0, #0
    af00:	d052      	beq.n	afa8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb4>
    af02:	4688      	mov	r8, r1
    af04:	4681      	mov	r9, r0
  TFLITE_DCHECK(node != nullptr);
    af06:	2900      	cmp	r1, #0
    af08:	d050      	beq.n	afac <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb8>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    af0a:	6d44      	ldr	r4, [r0, #84]	; 0x54
    af0c:	680b      	ldr	r3, [r1, #0]
    af0e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    af12:	6859      	ldr	r1, [r3, #4]
    af14:	47a0      	blx	r4
    af16:	4607      	mov	r7, r0
      tflite::micro::GetEvalInput(context, node, kConvWeightsTensor);
    af18:	4ba7      	ldr	r3, [pc, #668]	; (b1b8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2c4>)
    af1a:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    af1c:	f1b9 0f00 	cmp.w	r9, #0
    af20:	d046      	beq.n	afb0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xbc>
  TFLITE_DCHECK(node != nullptr);
    af22:	f1b8 0f00 	cmp.w	r8, #0
    af26:	d045      	beq.n	afb4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xc0>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    af28:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
    af2c:	f8d8 3000 	ldr.w	r3, [r8]
    af30:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    af34:	6859      	ldr	r1, [r3, #4]
    af36:	4648      	mov	r0, r9
    af38:	4790      	blx	r2
    af3a:	4605      	mov	r5, r0
inline int NumInputs(const TfLiteNode* node) { return node->inputs->size; }
    af3c:	f8d8 3000 	ldr.w	r3, [r8]
    af40:	681b      	ldr	r3, [r3, #0]
          ? tflite::micro::GetEvalInput(context, node, kConvBiasTensor)
    af42:	2b03      	cmp	r3, #3
    af44:	d038      	beq.n	afb8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xc4>
    af46:	2600      	movs	r6, #0
      tflite::micro::GetEvalOutput(context, node, kConvOutputTensor);
    af48:	4b9c      	ldr	r3, [pc, #624]	; (b1bc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2c8>)
    af4a:	6819      	ldr	r1, [r3, #0]
}

// Returns the TfLiteEvalTensor struct for a given output index in a node.
inline TfLiteEvalTensor* GetEvalOutput(const TfLiteContext* context,
                                       const TfLiteNode* node, int index) {
  TFLITE_DCHECK(context != nullptr);
    af4c:	f1b9 0f00 	cmp.w	r9, #0
    af50:	d049      	beq.n	afe6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xf2>
  TFLITE_DCHECK(node != nullptr);
    af52:	f1b8 0f00 	cmp.w	r8, #0
    af56:	d048      	beq.n	afea <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xf6>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    af58:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
    af5c:	f8d8 3004 	ldr.w	r3, [r8, #4]
    af60:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    af64:	6859      	ldr	r1, [r3, #4]
    af66:	4648      	mov	r0, r9
    af68:	4790      	blx	r2
    af6a:	4604      	mov	r4, r0
  TFLITE_DCHECK(node->builtin_data != nullptr);
    af6c:	f8d8 1014 	ldr.w	r1, [r8, #20]
    af70:	2900      	cmp	r1, #0
    af72:	d03c      	beq.n	afee <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xfa>
  TFLITE_DCHECK(node->user_data != nullptr);
    af74:	f8d8 b010 	ldr.w	fp, [r8, #16]
    af78:	f1bb 0f00 	cmp.w	fp, #0
    af7c:	d039      	beq.n	aff2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xfe>
  TF_LITE_ENSURE_EQ(context, input->type, output->type);
    af7e:	7a38      	ldrb	r0, [r7, #8]
    af80:	7a23      	ldrb	r3, [r4, #8]
    af82:	4298      	cmp	r0, r3
    af84:	d037      	beq.n	aff6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x102>
    af86:	f8d9 4014 	ldr.w	r4, [r9, #20]
    af8a:	9303      	str	r3, [sp, #12]
    af8c:	9002      	str	r0, [sp, #8]
    af8e:	4b8c      	ldr	r3, [pc, #560]	; (b1c0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2cc>)
    af90:	9301      	str	r3, [sp, #4]
    af92:	4b8c      	ldr	r3, [pc, #560]	; (b1c4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2d0>)
    af94:	9300      	str	r3, [sp, #0]
    af96:	2337      	movs	r3, #55	; 0x37
    af98:	4a8b      	ldr	r2, [pc, #556]	; (b1c8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2d4>)
    af9a:	498c      	ldr	r1, [pc, #560]	; (b1cc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2d8>)
    af9c:	4648      	mov	r0, r9
    af9e:	47a0      	blx	r4
    afa0:	2001      	movs	r0, #1
}
    afa2:	b067      	add	sp, #412	; 0x19c
    afa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TFLITE_DCHECK(context != nullptr);
    afa8:	f00b f831 	bl	1600e <abort>
  TFLITE_DCHECK(node != nullptr);
    afac:	f00b f82f 	bl	1600e <abort>
  TFLITE_DCHECK(context != nullptr);
    afb0:	f00b f82d 	bl	1600e <abort>
  TFLITE_DCHECK(node != nullptr);
    afb4:	f00b f82b 	bl	1600e <abort>
          ? tflite::micro::GetEvalInput(context, node, kConvBiasTensor)
    afb8:	4b85      	ldr	r3, [pc, #532]	; (b1d0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2dc>)
    afba:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    afbc:	f1b9 0f00 	cmp.w	r9, #0
    afc0:	d00d      	beq.n	afde <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xea>
  TFLITE_DCHECK(node != nullptr);
    afc2:	f1b8 0f00 	cmp.w	r8, #0
    afc6:	d00c      	beq.n	afe2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xee>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    afc8:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
    afcc:	f8d8 3000 	ldr.w	r3, [r8]
    afd0:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    afd4:	6859      	ldr	r1, [r3, #4]
    afd6:	4648      	mov	r0, r9
    afd8:	4790      	blx	r2
    afda:	4606      	mov	r6, r0
    afdc:	e7b4      	b.n	af48 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x54>
  TFLITE_DCHECK(context != nullptr);
    afde:	f00b f816 	bl	1600e <abort>
  TFLITE_DCHECK(node != nullptr);
    afe2:	f00b f814 	bl	1600e <abort>
  TFLITE_DCHECK(context != nullptr);
    afe6:	f00b f812 	bl	1600e <abort>
  TFLITE_DCHECK(node != nullptr);
    afea:	f00b f810 	bl	1600e <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    afee:	f00b f80e 	bl	1600e <abort>
  TFLITE_DCHECK(node->user_data != nullptr);
    aff2:	f00b f80c 	bl	1600e <abort>
  TF_LITE_ENSURE_MSG(
    aff6:	7a2b      	ldrb	r3, [r5, #8]
    aff8:	4298      	cmp	r0, r3
    affa:	d00a      	beq.n	b012 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x11e>
    affc:	2807      	cmp	r0, #7
    affe:	d101      	bne.n	b004 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x110>
    b000:	2b09      	cmp	r3, #9
    b002:	d006      	beq.n	b012 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x11e>
    b004:	f8d9 3014 	ldr.w	r3, [r9, #20]
    b008:	4972      	ldr	r1, [pc, #456]	; (b1d4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2e0>)
    b00a:	4648      	mov	r0, r9
    b00c:	4798      	blx	r3
    b00e:	2001      	movs	r0, #1
    b010:	e7c7      	b.n	afa2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xae>
  switch (input->type) {  // Already know in/out types are same.
    b012:	2807      	cmp	r0, #7
    b014:	d073      	beq.n	b0fe <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x20a>
    b016:	2809      	cmp	r0, #9
    b018:	f000 80e0 	beq.w	b1dc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2e8>
    b01c:	2801      	cmp	r0, #1
    b01e:	d00a      	beq.n	b036 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x142>
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
    b020:	f8d9 4014 	ldr.w	r4, [r9, #20]
    b024:	f7fd ffde 	bl	8fe4 <TfLiteTypeGetName>
    b028:	4602      	mov	r2, r0
    b02a:	7a3b      	ldrb	r3, [r7, #8]
    b02c:	496a      	ldr	r1, [pc, #424]	; (b1d8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2e4>)
    b02e:	4648      	mov	r0, r9
    b030:	47a0      	blx	r4
      return kTfLiteError;
    b032:	2001      	movs	r0, #1
    b034:	e7b5      	b.n	afa2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xae>
          ConvParamsFloat(params, data), tflite::micro::GetTensorShape(input),
    b036:	465a      	mov	r2, fp
    b038:	a80a      	add	r0, sp, #40	; 0x28
    b03a:	f009 f8f4 	bl	14226 <_ZN6tflite15ConvParamsFloatERK16TfLiteConvParamsRKNS_10OpDataConvE>
    b03e:	4639      	mov	r1, r7
    b040:	a818      	add	r0, sp, #96	; 0x60
    b042:	f009 fc0d 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Conv(
    b046:	4638      	mov	r0, r7
    b048:	f008 fe21 	bl	13c8e <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    b04c:	4607      	mov	r7, r0
          tflite::micro::GetTensorShape(filter),
    b04e:	4629      	mov	r1, r5
    b050:	a81e      	add	r0, sp, #120	; 0x78
    b052:	f009 fc05 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Conv(
    b056:	4628      	mov	r0, r5
    b058:	f008 fe19 	bl	13c8e <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    b05c:	4605      	mov	r5, r0
          tflite::micro::GetTensorShape(bias),
    b05e:	f10d 0890 	add.w	r8, sp, #144	; 0x90
    b062:	4631      	mov	r1, r6
    b064:	4640      	mov	r0, r8
    b066:	f009 fbfb 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Conv(
    b06a:	4630      	mov	r0, r6
    b06c:	f008 fe0f 	bl	13c8e <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    b070:	4606      	mov	r6, r0
          tflite::micro::GetTensorShape(output),
    b072:	f10d 09a8 	add.w	r9, sp, #168	; 0xa8
    b076:	4621      	mov	r1, r4
    b078:	4648      	mov	r0, r9
    b07a:	f009 fbf1 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Conv(
    b07e:	4620      	mov	r0, r4
    b080:	f008 fe0b 	bl	13c9a <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
    b084:	4604      	mov	r4, r0
          tflite::micro::GetTensorShape(nullptr), nullptr);
    b086:	f10d 0ac0 	add.w	sl, sp, #192	; 0xc0
    b08a:	2100      	movs	r1, #0
    b08c:	4650      	mov	r0, sl
    b08e:	f009 fbe7 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Conv(
    b092:	2300      	movs	r3, #0
    b094:	9306      	str	r3, [sp, #24]
    b096:	f8cd a014 	str.w	sl, [sp, #20]
    b09a:	9404      	str	r4, [sp, #16]
    b09c:	f8cd 900c 	str.w	r9, [sp, #12]
    b0a0:	9602      	str	r6, [sp, #8]
    b0a2:	f8cd 8004 	str.w	r8, [sp, #4]
    b0a6:	9500      	str	r5, [sp, #0]
    b0a8:	ab1e      	add	r3, sp, #120	; 0x78
    b0aa:	463a      	mov	r2, r7
    b0ac:	a918      	add	r1, sp, #96	; 0x60
    b0ae:	a80a      	add	r0, sp, #40	; 0x28
    b0b0:	f008 fe3e 	bl	13d30 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_>
    if (size_ > kMaxSmallSize) {
    b0b4:	9b30      	ldr	r3, [sp, #192]	; 0xc0
    b0b6:	2b05      	cmp	r3, #5
    b0b8:	dd03      	ble.n	b0c2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ce>
      delete[] dims_pointer_;
    b0ba:	9831      	ldr	r0, [sp, #196]	; 0xc4
    b0bc:	b108      	cbz	r0, b0c2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ce>
    b0be:	f00a ff91 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b0c2:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    b0c4:	2b05      	cmp	r3, #5
    b0c6:	dd03      	ble.n	b0d0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1dc>
      delete[] dims_pointer_;
    b0c8:	982b      	ldr	r0, [sp, #172]	; 0xac
    b0ca:	b108      	cbz	r0, b0d0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1dc>
    b0cc:	f00a ff8a 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b0d0:	9b24      	ldr	r3, [sp, #144]	; 0x90
    b0d2:	2b05      	cmp	r3, #5
    b0d4:	dd03      	ble.n	b0de <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ea>
      delete[] dims_pointer_;
    b0d6:	9825      	ldr	r0, [sp, #148]	; 0x94
    b0d8:	b108      	cbz	r0, b0de <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ea>
    b0da:	f00a ff83 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b0de:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    b0e0:	2b05      	cmp	r3, #5
    b0e2:	dd03      	ble.n	b0ec <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1f8>
      delete[] dims_pointer_;
    b0e4:	981f      	ldr	r0, [sp, #124]	; 0x7c
    b0e6:	b108      	cbz	r0, b0ec <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1f8>
    b0e8:	f00a ff7c 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b0ec:	9b18      	ldr	r3, [sp, #96]	; 0x60
    b0ee:	2b05      	cmp	r3, #5
    b0f0:	dd03      	ble.n	b0fa <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x206>
      delete[] dims_pointer_;
    b0f2:	9819      	ldr	r0, [sp, #100]	; 0x64
    b0f4:	b108      	cbz	r0, b0fa <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x206>
    b0f6:	f00a ff75 	bl	15fe4 <_ZdaPv>
  return kTfLiteOk;
    b0fa:	2000      	movs	r0, #0
      break;
    b0fc:	e751      	b.n	afa2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xae>
          ConvParamsQuantized(params, data), data.per_channel_output_multiplier,
    b0fe:	465a      	mov	r2, fp
    b100:	a80a      	add	r0, sp, #40	; 0x28
    b102:	f009 f869 	bl	141d8 <_ZN6tflite19ConvParamsQuantizedERK16TfLiteConvParamsRKNS_10OpDataConvE>
    b106:	f8db a024 	ldr.w	sl, [fp, #36]	; 0x24
          data.per_channel_output_shift, tflite::micro::GetTensorShape(input),
    b10a:	f8db b028 	ldr.w	fp, [fp, #40]	; 0x28
    b10e:	4639      	mov	r1, r7
    b110:	a836      	add	r0, sp, #216	; 0xd8
    b112:	f009 fba5 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::ConvPerChannel(
    b116:	4638      	mov	r0, r7
    b118:	f008 fdec 	bl	13cf4 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
    b11c:	9009      	str	r0, [sp, #36]	; 0x24
          tflite::micro::GetTensorShape(filter),
    b11e:	af3c      	add	r7, sp, #240	; 0xf0
    b120:	4629      	mov	r1, r5
    b122:	4638      	mov	r0, r7
    b124:	f009 fb9c 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::ConvPerChannel(
    b128:	4628      	mov	r0, r5
    b12a:	f008 fdba 	bl	13ca2 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    b12e:	4605      	mov	r5, r0
          tflite::micro::GetTensorShape(bias),
    b130:	f50d 7884 	add.w	r8, sp, #264	; 0x108
    b134:	4631      	mov	r1, r6
    b136:	4640      	mov	r0, r8
    b138:	f009 fb92 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::ConvPerChannel(
    b13c:	4630      	mov	r0, r6
    b13e:	f008 fde9 	bl	13d14 <_ZN6tflite5micro13GetTensorDataIxEEPKT_PK16TfLiteEvalTensor>
    b142:	4606      	mov	r6, r0
          tflite::micro::GetTensorShape(output),
    b144:	f50d 7990 	add.w	r9, sp, #288	; 0x120
    b148:	4621      	mov	r1, r4
    b14a:	4648      	mov	r0, r9
    b14c:	f009 fb88 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::ConvPerChannel(
    b150:	4620      	mov	r0, r4
    b152:	f008 fdd5 	bl	13d00 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
    b156:	9006      	str	r0, [sp, #24]
    b158:	f8cd 9014 	str.w	r9, [sp, #20]
    b15c:	9604      	str	r6, [sp, #16]
    b15e:	f8cd 800c 	str.w	r8, [sp, #12]
    b162:	9502      	str	r5, [sp, #8]
    b164:	9701      	str	r7, [sp, #4]
    b166:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b168:	9300      	str	r3, [sp, #0]
    b16a:	ab36      	add	r3, sp, #216	; 0xd8
    b16c:	465a      	mov	r2, fp
    b16e:	4651      	mov	r1, sl
    b170:	a80a      	add	r0, sp, #40	; 0x28
    b172:	f7ff f8d7 	bl	a324 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps>
    if (size_ > kMaxSmallSize) {
    b176:	9b48      	ldr	r3, [sp, #288]	; 0x120
    b178:	2b05      	cmp	r3, #5
    b17a:	dd03      	ble.n	b184 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x290>
      delete[] dims_pointer_;
    b17c:	9849      	ldr	r0, [sp, #292]	; 0x124
    b17e:	b108      	cbz	r0, b184 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x290>
    b180:	f00a ff30 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b184:	9b42      	ldr	r3, [sp, #264]	; 0x108
    b186:	2b05      	cmp	r3, #5
    b188:	dd03      	ble.n	b192 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x29e>
      delete[] dims_pointer_;
    b18a:	9843      	ldr	r0, [sp, #268]	; 0x10c
    b18c:	b108      	cbz	r0, b192 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x29e>
    b18e:	f00a ff29 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b192:	9b3c      	ldr	r3, [sp, #240]	; 0xf0
    b194:	2b05      	cmp	r3, #5
    b196:	dd03      	ble.n	b1a0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ac>
      delete[] dims_pointer_;
    b198:	983d      	ldr	r0, [sp, #244]	; 0xf4
    b19a:	b108      	cbz	r0, b1a0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ac>
    b19c:	f00a ff22 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b1a0:	9b36      	ldr	r3, [sp, #216]	; 0xd8
    b1a2:	2b05      	cmp	r3, #5
    b1a4:	dd03      	ble.n	b1ae <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ba>
      delete[] dims_pointer_;
    b1a6:	9837      	ldr	r0, [sp, #220]	; 0xdc
    b1a8:	b108      	cbz	r0, b1ae <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ba>
    b1aa:	f00a ff1b 	bl	15fe4 <_ZdaPv>
  return kTfLiteOk;
    b1ae:	2000      	movs	r0, #0
      break;
    b1b0:	e6f7      	b.n	afa2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xae>
    b1b2:	bf00      	nop
    b1b4:	0002709c 	.word	0x0002709c
    b1b8:	000270a4 	.word	0x000270a4
    b1bc:	000270a0 	.word	0x000270a0
    b1c0:	00026e78 	.word	0x00026e78
    b1c4:	00026e88 	.word	0x00026e88
    b1c8:	00026e2c 	.word	0x00026e2c
    b1cc:	00026864 	.word	0x00026864
    b1d0:	00027098 	.word	0x00027098
    b1d4:	00026e94 	.word	0x00026e94
    b1d8:	00026f10 	.word	0x00026f10
          ConvParamsQuantized(params, data), data.per_channel_output_multiplier,
    b1dc:	465a      	mov	r2, fp
    b1de:	a80a      	add	r0, sp, #40	; 0x28
    b1e0:	f008 fffa 	bl	141d8 <_ZN6tflite19ConvParamsQuantizedERK16TfLiteConvParamsRKNS_10OpDataConvE>
    b1e4:	f8db 8024 	ldr.w	r8, [fp, #36]	; 0x24
          data.per_channel_output_shift, tflite::micro::GetTensorShape(input),
    b1e8:	f8db 9028 	ldr.w	r9, [fp, #40]	; 0x28
    b1ec:	4639      	mov	r1, r7
    b1ee:	a84e      	add	r0, sp, #312	; 0x138
    b1f0:	f009 fb36 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::ConvPerChannel(
    b1f4:	4638      	mov	r0, r7
    b1f6:	f008 fd54 	bl	13ca2 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    b1fa:	9009      	str	r0, [sp, #36]	; 0x24
          tflite::micro::GetTensorShape(filter),
    b1fc:	af54      	add	r7, sp, #336	; 0x150
    b1fe:	4629      	mov	r1, r5
    b200:	4638      	mov	r0, r7
    b202:	f009 fb2d 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::ConvPerChannel(
    b206:	4628      	mov	r0, r5
    b208:	f008 fd4b 	bl	13ca2 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    b20c:	4605      	mov	r5, r0
          tflite::micro::GetTensorShape(bias),
    b20e:	f50d 7ab4 	add.w	sl, sp, #360	; 0x168
    b212:	4631      	mov	r1, r6
    b214:	4650      	mov	r0, sl
    b216:	f009 fb23 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::ConvPerChannel(
    b21a:	4630      	mov	r0, r6
    b21c:	f008 fd74 	bl	13d08 <_ZN6tflite5micro13GetTensorDataIiEEPKT_PK16TfLiteEvalTensor>
    b220:	4606      	mov	r6, r0
          tflite::micro::GetTensorShape(output),
    b222:	f50d 7bc0 	add.w	fp, sp, #384	; 0x180
    b226:	4621      	mov	r1, r4
    b228:	4658      	mov	r0, fp
    b22a:	f009 fb19 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::ConvPerChannel(
    b22e:	4620      	mov	r0, r4
    b230:	f008 fd3d 	bl	13cae <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
    b234:	9006      	str	r0, [sp, #24]
    b236:	f8cd b014 	str.w	fp, [sp, #20]
    b23a:	9604      	str	r6, [sp, #16]
    b23c:	f8cd a00c 	str.w	sl, [sp, #12]
    b240:	9502      	str	r5, [sp, #8]
    b242:	9701      	str	r7, [sp, #4]
    b244:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b246:	9300      	str	r3, [sp, #0]
    b248:	ab4e      	add	r3, sp, #312	; 0x138
    b24a:	464a      	mov	r2, r9
    b24c:	4641      	mov	r1, r8
    b24e:	a80a      	add	r0, sp, #40	; 0x28
    b250:	f7ff fb48 	bl	a8e4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa>
    if (size_ > kMaxSmallSize) {
    b254:	9b60      	ldr	r3, [sp, #384]	; 0x180
    b256:	2b05      	cmp	r3, #5
    b258:	dd03      	ble.n	b262 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x36e>
      delete[] dims_pointer_;
    b25a:	9861      	ldr	r0, [sp, #388]	; 0x184
    b25c:	b108      	cbz	r0, b262 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x36e>
    b25e:	f00a fec1 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b262:	9b5a      	ldr	r3, [sp, #360]	; 0x168
    b264:	2b05      	cmp	r3, #5
    b266:	dd03      	ble.n	b270 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x37c>
      delete[] dims_pointer_;
    b268:	985b      	ldr	r0, [sp, #364]	; 0x16c
    b26a:	b108      	cbz	r0, b270 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x37c>
    b26c:	f00a feba 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b270:	9b54      	ldr	r3, [sp, #336]	; 0x150
    b272:	2b05      	cmp	r3, #5
    b274:	dd03      	ble.n	b27e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x38a>
      delete[] dims_pointer_;
    b276:	9855      	ldr	r0, [sp, #340]	; 0x154
    b278:	b108      	cbz	r0, b27e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x38a>
    b27a:	f00a feb3 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b27e:	9b4e      	ldr	r3, [sp, #312]	; 0x138
    b280:	2b05      	cmp	r3, #5
    b282:	dd03      	ble.n	b28c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x398>
      delete[] dims_pointer_;
    b284:	984f      	ldr	r0, [sp, #316]	; 0x13c
    b286:	b108      	cbz	r0, b28c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x398>
    b288:	f00a feac 	bl	15fe4 <_ZdaPv>
  return kTfLiteOk;
    b28c:	2000      	movs	r0, #0
      break;
    b28e:	e688      	b.n	afa2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xae>

0000b290 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE>:
TfLiteStatus CalculateOpDataConv(TfLiteContext* context, TfLiteNode* node,
                                 const TfLiteConvParams& params, int width,
                                 int height, int filter_width,
                                 int filter_height, int out_width,
                                 int out_height, const TfLiteType data_type,
                                 OpDataConv* data) {
    b290:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    b294:	b08f      	sub	sp, #60	; 0x3c
    b296:	4604      	mov	r4, r0
    b298:	460d      	mov	r5, r1
    b29a:	4616      	mov	r6, r2
  bool has_bias = node->inputs->size == 3;
    b29c:	6809      	ldr	r1, [r1, #0]
    b29e:	6809      	ldr	r1, [r1, #0]
  // Check number of inputs/outputs
  TF_LITE_ENSURE(context, has_bias || node->inputs->size == 2);
    b2a0:	2903      	cmp	r1, #3
    b2a2:	d00a      	beq.n	b2ba <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x2a>
    b2a4:	2902      	cmp	r1, #2
    b2a6:	d008      	beq.n	b2ba <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x2a>
    b2a8:	6945      	ldr	r5, [r0, #20]
    b2aa:	4b77      	ldr	r3, [pc, #476]	; (b488 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1f8>)
    b2ac:	9300      	str	r3, [sp, #0]
    b2ae:	2356      	movs	r3, #86	; 0x56
    b2b0:	4a76      	ldr	r2, [pc, #472]	; (b48c <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1fc>)
    b2b2:	4977      	ldr	r1, [pc, #476]	; (b490 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x200>)
    b2b4:	47a8      	blx	r5
    b2b6:	2001      	movs	r0, #1
    b2b8:	e011      	b.n	b2de <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
  TF_LITE_ENSURE_EQ(context, node->outputs->size, 1);
    b2ba:	686a      	ldr	r2, [r5, #4]
    b2bc:	6812      	ldr	r2, [r2, #0]
    b2be:	2a01      	cmp	r2, #1
    b2c0:	d010      	beq.n	b2e4 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x54>
    b2c2:	6966      	ldr	r6, [r4, #20]
    b2c4:	2501      	movs	r5, #1
    b2c6:	9503      	str	r5, [sp, #12]
    b2c8:	9202      	str	r2, [sp, #8]
    b2ca:	4b72      	ldr	r3, [pc, #456]	; (b494 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x204>)
    b2cc:	9301      	str	r3, [sp, #4]
    b2ce:	4b72      	ldr	r3, [pc, #456]	; (b498 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x208>)
    b2d0:	9300      	str	r3, [sp, #0]
    b2d2:	2357      	movs	r3, #87	; 0x57
    b2d4:	4a6d      	ldr	r2, [pc, #436]	; (b48c <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1fc>)
    b2d6:	4971      	ldr	r1, [pc, #452]	; (b49c <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x20c>)
    b2d8:	4620      	mov	r0, r4
    b2da:	47b0      	blx	r6
    b2dc:	4628      	mov	r0, r5
  data->input_zero_point = input->params.zero_point;
  data->filter_zero_point = filter->params.zero_point;
  data->output_zero_point = output->params.zero_point;

  return kTfLiteOk;
}
    b2de:	b00f      	add	sp, #60	; 0x3c
    b2e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  auto padding = params.padding;
    b2e4:	f896 e000 	ldrb.w	lr, [r6]
      params.stride_height, params.stride_width, params.dilation_height_factor,
    b2e8:	68b1      	ldr	r1, [r6, #8]
    b2ea:	6872      	ldr	r2, [r6, #4]
    b2ec:	f8d6 8014 	ldr.w	r8, [r6, #20]
}

// Matching GetWindowedOutputSize in TensorFlow.
inline int ComputeOutSize(TfLitePadding padding, int image_size,
                          int filter_size, int stride, int dilation_rate = 1) {
  int effective_filter_size = (filter_size - 1) * dilation_rate + 1;
    b2f0:	9817      	ldr	r0, [sp, #92]	; 0x5c
    b2f2:	3801      	subs	r0, #1
    b2f4:	6937      	ldr	r7, [r6, #16]
    b2f6:	fb00 f007 	mul.w	r0, r0, r7
    b2fa:	f100 0901 	add.w	r9, r0, #1

  // TODO(b/186448822): This uses 0 since the function has no other way to
  // report error case
  if (stride == 0) return 0;
    b2fe:	b1b2      	cbz	r2, b32e <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x9e>

  switch (padding) {
    b300:	f1be 0f01 	cmp.w	lr, #1
    b304:	d005      	beq.n	b312 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x82>
    b306:	f1be 0f02 	cmp.w	lr, #2
    b30a:	d009      	beq.n	b320 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x90>
    b30c:	f04f 0c00 	mov.w	ip, #0
    b310:	e00e      	b.n	b330 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xa0>
    case kTfLitePaddingSame:
      return (image_size + stride - 1) / stride;
    b312:	eb02 0c03 	add.w	ip, r2, r3
    b316:	f10c 3cff 	add.w	ip, ip, #4294967295
    b31a:	fb9c fcf2 	sdiv	ip, ip, r2
    b31e:	e007      	b.n	b330 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xa0>
    case kTfLitePaddingValid:
      return (image_size + stride - effective_filter_size) / stride;
    b320:	eb02 0c03 	add.w	ip, r2, r3
    b324:	ebac 0c09 	sub.w	ip, ip, r9
    b328:	fb9c fcf2 	sdiv	ip, ip, r2
    b32c:	e000      	b.n	b330 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xa0>
  if (stride == 0) return 0;
    b32e:	4694      	mov	ip, r2
  int effective_filter_size = (filter_size - 1) * dilation_rate + 1;
    b330:	9f18      	ldr	r7, [sp, #96]	; 0x60
    b332:	3f01      	subs	r7, #1
    b334:	fb07 f708 	mul.w	r7, r7, r8
    b338:	3701      	adds	r7, #1
  if (stride == 0) return 0;
    b33a:	b1c1      	cbz	r1, b36e <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xde>
  switch (padding) {
    b33c:	f1be 0f01 	cmp.w	lr, #1
    b340:	d005      	beq.n	b34e <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xbe>
    b342:	f1be 0f02 	cmp.w	lr, #2
    b346:	d00a      	beq.n	b35e <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xce>
    b348:	f04f 0e00 	mov.w	lr, #0
    b34c:	e010      	b.n	b370 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xe0>
      return (image_size + stride - 1) / stride;
    b34e:	9816      	ldr	r0, [sp, #88]	; 0x58
    b350:	eb01 0e00 	add.w	lr, r1, r0
    b354:	f10e 3eff 	add.w	lr, lr, #4294967295
    b358:	fb9e fef1 	sdiv	lr, lr, r1
    b35c:	e008      	b.n	b370 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xe0>
      return (image_size + stride - effective_filter_size) / stride;
    b35e:	9816      	ldr	r0, [sp, #88]	; 0x58
    b360:	eb01 0e00 	add.w	lr, r1, r0
    b364:	ebae 0e07 	sub.w	lr, lr, r7
    b368:	fb9e fef1 	sdiv	lr, lr, r1
    b36c:	e000      	b.n	b370 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xe0>
  if (stride == 0) return 0;
    b36e:	468e      	mov	lr, r1
      ((out_size - 1) * stride + effective_filter_size - in_size);
    b370:	f10e 3eff 	add.w	lr, lr, #4294967295
    b374:	fb0e 7101 	mla	r1, lr, r1, r7
  int total_padding =
    b378:	9f16      	ldr	r7, [sp, #88]	; 0x58
    b37a:	1bc9      	subs	r1, r1, r7
  total_padding = total_padding > 0 ? total_padding : 0;
    b37c:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
  *offset = total_padding % 2;
    b380:	f001 0701 	and.w	r7, r1, #1
  return total_padding / 2;
    b384:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
    b388:	1049      	asrs	r1, r1, #1
  *out_height = ComputeOutSize(padding, in_height, filter_height, stride_height,
                               dilation_rate_height);

  TfLitePaddingValues padding_values;
  int offset = 0;
  padding_values.height =
    b38a:	910b      	str	r1, [sp, #44]	; 0x2c
      ComputePaddingWithOffset(stride_height, dilation_rate_height, in_height,
                               filter_height, *out_height, &offset);
  padding_values.height_offset = offset;
    b38c:	970d      	str	r7, [sp, #52]	; 0x34
      ((out_size - 1) * stride + effective_filter_size - in_size);
    b38e:	f10c 3cff 	add.w	ip, ip, #4294967295
    b392:	fb0c 9202 	mla	r2, ip, r2, r9
  int total_padding =
    b396:	1ad2      	subs	r2, r2, r3
  total_padding = total_padding > 0 ? total_padding : 0;
    b398:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
  *offset = total_padding % 2;
    b39c:	f002 0301 	and.w	r3, r2, #1
  return total_padding / 2;
    b3a0:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
    b3a4:	1052      	asrs	r2, r2, #1
  padding_values.width =
    b3a6:	920a      	str	r2, [sp, #40]	; 0x28
      ComputePaddingWithOffset(stride_width, dilation_rate_width, in_width,
                               filter_width, *out_width, &offset);
  padding_values.width_offset = offset;
    b3a8:	930c      	str	r3, [sp, #48]	; 0x30
      padding, &out_height, &out_width);
    b3aa:	ab0e      	add	r3, sp, #56	; 0x38
    b3ac:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
    b3b0:	9f1c      	ldr	r7, [sp, #112]	; 0x70
    b3b2:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
  const TfLiteTensor* input = GetInput(context, node, kConvInputTensor);
    b3b6:	2200      	movs	r2, #0
    b3b8:	4629      	mov	r1, r5
    b3ba:	4620      	mov	r0, r4
    b3bc:	f008 fba8 	bl	13b10 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    b3c0:	4607      	mov	r7, r0
    b3c2:	b308      	cbz	r0, b408 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x178>
  const TfLiteTensor* filter = GetInput(context, node, kConvWeightsTensor);
    b3c4:	2201      	movs	r2, #1
    b3c6:	4629      	mov	r1, r5
    b3c8:	4620      	mov	r0, r4
    b3ca:	f008 fba1 	bl	13b10 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, filter != nullptr);
    b3ce:	4680      	mov	r8, r0
    b3d0:	b320      	cbz	r0, b41c <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x18c>
      GetOptionalInputTensor(context, node, kConvBiasTensor);
    b3d2:	2202      	movs	r2, #2
    b3d4:	4629      	mov	r1, r5
    b3d6:	4620      	mov	r0, r4
    b3d8:	f008 fbd8 	bl	13b8c <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>
    b3dc:	4681      	mov	r9, r0
  TfLiteTensor* output = GetOutput(context, node, kConvOutputTensor);
    b3de:	2200      	movs	r2, #0
    b3e0:	4629      	mov	r1, r5
    b3e2:	4620      	mov	r0, r4
    b3e4:	f008 fbb3 	bl	13b4e <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    b3e8:	4605      	mov	r5, r0
    b3ea:	b308      	cbz	r0, b430 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1a0>
  if (data_type != kTfLiteFloat32) {
    b3ec:	f89d 306c 	ldrb.w	r3, [sp, #108]	; 0x6c
    b3f0:	2b01      	cmp	r3, #1
    b3f2:	d127      	bne.n	b444 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1b4>
  data->input_zero_point = input->params.zero_point;
    b3f4:	693b      	ldr	r3, [r7, #16]
    b3f6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    b3f8:	6113      	str	r3, [r2, #16]
  data->filter_zero_point = filter->params.zero_point;
    b3fa:	f8d8 3010 	ldr.w	r3, [r8, #16]
    b3fe:	6153      	str	r3, [r2, #20]
  data->output_zero_point = output->params.zero_point;
    b400:	692b      	ldr	r3, [r5, #16]
    b402:	6193      	str	r3, [r2, #24]
  return kTfLiteOk;
    b404:	2000      	movs	r0, #0
    b406:	e76a      	b.n	b2de <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
  TF_LITE_ENSURE(context, input != nullptr);
    b408:	6965      	ldr	r5, [r4, #20]
    b40a:	4b25      	ldr	r3, [pc, #148]	; (b4a0 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x210>)
    b40c:	9300      	str	r3, [sp, #0]
    b40e:	2361      	movs	r3, #97	; 0x61
    b410:	4a1e      	ldr	r2, [pc, #120]	; (b48c <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1fc>)
    b412:	491f      	ldr	r1, [pc, #124]	; (b490 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x200>)
    b414:	4620      	mov	r0, r4
    b416:	47a8      	blx	r5
    b418:	2001      	movs	r0, #1
    b41a:	e760      	b.n	b2de <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
  TF_LITE_ENSURE(context, filter != nullptr);
    b41c:	6965      	ldr	r5, [r4, #20]
    b41e:	4b21      	ldr	r3, [pc, #132]	; (b4a4 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x214>)
    b420:	9300      	str	r3, [sp, #0]
    b422:	2363      	movs	r3, #99	; 0x63
    b424:	4a19      	ldr	r2, [pc, #100]	; (b48c <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1fc>)
    b426:	491a      	ldr	r1, [pc, #104]	; (b490 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x200>)
    b428:	4620      	mov	r0, r4
    b42a:	47a8      	blx	r5
    b42c:	2001      	movs	r0, #1
    b42e:	e756      	b.n	b2de <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
  TF_LITE_ENSURE(context, output != nullptr);
    b430:	6965      	ldr	r5, [r4, #20]
    b432:	4b1d      	ldr	r3, [pc, #116]	; (b4a8 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x218>)
    b434:	9300      	str	r3, [sp, #0]
    b436:	2367      	movs	r3, #103	; 0x67
    b438:	4a14      	ldr	r2, [pc, #80]	; (b48c <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1fc>)
    b43a:	4915      	ldr	r1, [pc, #84]	; (b490 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x200>)
    b43c:	4620      	mov	r0, r4
    b43e:	47a8      	blx	r5
    b440:	2001      	movs	r0, #1
    b442:	e74c      	b.n	b2de <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
    int output_channels = filter->dims->data[kConvQuantizedDimension];
    b444:	f8d8 3008 	ldr.w	r3, [r8, #8]
    b448:	685b      	ldr	r3, [r3, #4]
    TF_LITE_ENSURE_STATUS(tflite::PopulateConvolutionQuantizationParams(
    b44a:	360c      	adds	r6, #12
    b44c:	9308      	str	r3, [sp, #32]
    b44e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    b450:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    b452:	9307      	str	r3, [sp, #28]
    b454:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    b456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    b458:	9306      	str	r3, [sp, #24]
    b45a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    b45c:	3330      	adds	r3, #48	; 0x30
    b45e:	9305      	str	r3, [sp, #20]
    b460:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    b462:	332c      	adds	r3, #44	; 0x2c
    b464:	9304      	str	r3, [sp, #16]
    b466:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    b468:	3320      	adds	r3, #32
    b46a:	9303      	str	r3, [sp, #12]
    b46c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    b46e:	331c      	adds	r3, #28
    b470:	9302      	str	r3, [sp, #8]
    b472:	9601      	str	r6, [sp, #4]
    b474:	9000      	str	r0, [sp, #0]
    b476:	464b      	mov	r3, r9
    b478:	4642      	mov	r2, r8
    b47a:	4639      	mov	r1, r7
    b47c:	4620      	mov	r0, r4
    b47e:	f7fd ffff 	bl	9480 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i>
    b482:	2800      	cmp	r0, #0
    b484:	d0b6      	beq.n	b3f4 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x164>
    b486:	e72a      	b.n	b2de <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
    b488:	00026f80 	.word	0x00026f80
    b48c:	00026f2c 	.word	0x00026f2c
    b490:	000265a4 	.word	0x000265a4
    b494:	000275ec 	.word	0x000275ec
    b498:	00026fa4 	.word	0x00026fa4
    b49c:	00026864 	.word	0x00026864
    b4a0:	00026fb8 	.word	0x00026fb8
    b4a4:	00026fcc 	.word	0x00026fcc
    b4a8:	00026fe0 	.word	0x00026fe0

0000b4ac <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus ConvPrepare(TfLiteContext* context, TfLiteNode* node) {
    b4ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b4b0:	b08f      	sub	sp, #60	; 0x3c
  TFLITE_DCHECK(node->user_data != nullptr);
    b4b2:	690e      	ldr	r6, [r1, #16]
    b4b4:	2e00      	cmp	r6, #0
    b4b6:	d052      	beq.n	b55e <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xb2>
    b4b8:	4604      	mov	r4, r0
    b4ba:	460d      	mov	r5, r1
  TFLITE_DCHECK(node->builtin_data != nullptr);
    b4bc:	694f      	ldr	r7, [r1, #20]
    b4be:	2f00      	cmp	r7, #0
    b4c0:	d04f      	beq.n	b562 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xb6>

  OpDataConv* data = static_cast<OpDataConv*>(node->user_data);
  const auto& params =
      *(static_cast<const TfLiteConvParams*>(node->builtin_data));

  TfLiteTensor* output = GetOutput(context, node, kConvOutputTensor);
    b4c2:	2200      	movs	r2, #0
    b4c4:	f008 fb43 	bl	13b4e <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    b4c8:	4680      	mov	r8, r0
    b4ca:	2800      	cmp	r0, #0
    b4cc:	d04b      	beq.n	b566 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xba>
  const TfLiteTensor* input = GetInput(context, node, kConvInputTensor);
    b4ce:	2200      	movs	r2, #0
    b4d0:	4629      	mov	r1, r5
    b4d2:	4620      	mov	r0, r4
    b4d4:	f008 fb1c 	bl	13b10 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    b4d8:	4681      	mov	r9, r0
    b4da:	2800      	cmp	r0, #0
    b4dc:	d051      	beq.n	b582 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xd6>
  const TfLiteTensor* filter = GetInput(context, node, kConvWeightsTensor);
    b4de:	2201      	movs	r2, #1
    b4e0:	4629      	mov	r1, r5
    b4e2:	4620      	mov	r0, r4
    b4e4:	f008 fb14 	bl	13b10 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, filter != nullptr);
    b4e8:	4682      	mov	sl, r0
    b4ea:	2800      	cmp	r0, #0
    b4ec:	d054      	beq.n	b598 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xec>

  const int input_width = input->dims->data[2];
    b4ee:	f8d9 3008 	ldr.w	r3, [r9, #8]
    b4f2:	68da      	ldr	r2, [r3, #12]
    b4f4:	9209      	str	r2, [sp, #36]	; 0x24
  const int input_height = input->dims->data[1];
    b4f6:	689b      	ldr	r3, [r3, #8]
    b4f8:	930a      	str	r3, [sp, #40]	; 0x28
  const int filter_width = filter->dims->data[2];
    b4fa:	6883      	ldr	r3, [r0, #8]
    b4fc:	68da      	ldr	r2, [r3, #12]
    b4fe:	920b      	str	r2, [sp, #44]	; 0x2c
  const int filter_height = filter->dims->data[1];
    b500:	689a      	ldr	r2, [r3, #8]
    b502:	920c      	str	r2, [sp, #48]	; 0x30
  const int output_width = output->dims->data[2];
    b504:	f8d8 2008 	ldr.w	r2, [r8, #8]
    b508:	68d1      	ldr	r1, [r2, #12]
    b50a:	910d      	str	r1, [sp, #52]	; 0x34
  const int output_height = output->dims->data[1];
    b50c:	f8d2 b008 	ldr.w	fp, [r2, #8]

  // Dynamically allocate per-channel quantization parameters.
  const int num_channels = filter->dims->data[kConvQuantizedDimension];
    b510:	685a      	ldr	r2, [r3, #4]
  data->per_channel_output_multiplier =
      static_cast<int32_t*>(context->AllocatePersistentBuffer(
    b512:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    b514:	ea4f 0882 	mov.w	r8, r2, lsl #2
    b518:	4641      	mov	r1, r8
    b51a:	4620      	mov	r0, r4
    b51c:	4798      	blx	r3
  data->per_channel_output_multiplier =
    b51e:	6270      	str	r0, [r6, #36]	; 0x24
          context, num_channels * sizeof(int32_t)));
  data->per_channel_output_shift =
      static_cast<int32_t*>(context->AllocatePersistentBuffer(
    b520:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    b522:	4641      	mov	r1, r8
    b524:	4620      	mov	r0, r4
    b526:	4798      	blx	r3
  data->per_channel_output_shift =
    b528:	62b0      	str	r0, [r6, #40]	; 0x28
          context, num_channels * sizeof(int32_t)));

  // All per-channel quantized tensors need valid zero point and scale arrays.
  if (input->type == kTfLiteInt8 || input->type == kTfLiteInt16) {
    b52a:	f899 3000 	ldrb.w	r3, [r9]
    b52e:	2b09      	cmp	r3, #9
    b530:	d03d      	beq.n	b5ae <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x102>
    b532:	2b07      	cmp	r3, #7
    b534:	d03b      	beq.n	b5ae <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x102>
                           filter->dims->data[kConvQuantizedDimension]);
    TF_LITE_ENSURE_EQ(context, affine_quantization->scale->size,
                      affine_quantization->zero_point->size);
  }

  TF_LITE_ENSURE_STATUS(CalculateOpDataConv(
    b536:	9606      	str	r6, [sp, #24]
    b538:	9305      	str	r3, [sp, #20]
    b53a:	f8cd b010 	str.w	fp, [sp, #16]
    b53e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    b540:	9303      	str	r3, [sp, #12]
    b542:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    b544:	9302      	str	r3, [sp, #8]
    b546:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b548:	9301      	str	r3, [sp, #4]
    b54a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b54c:	9300      	str	r3, [sp, #0]
    b54e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b550:	463a      	mov	r2, r7
    b552:	4629      	mov	r1, r5
    b554:	4620      	mov	r0, r4
    b556:	f7ff fe9b 	bl	b290 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE>
    b55a:	4680      	mov	r8, r0
    b55c:	e00d      	b.n	b57a <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xce>
  TFLITE_DCHECK(node->user_data != nullptr);
    b55e:	f00a fd56 	bl	1600e <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    b562:	f00a fd54 	bl	1600e <abort>
  TF_LITE_ENSURE(context, output != nullptr);
    b566:	6965      	ldr	r5, [r4, #20]
    b568:	4b32      	ldr	r3, [pc, #200]	; (b634 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x188>)
    b56a:	9300      	str	r3, [sp, #0]
    b56c:	2386      	movs	r3, #134	; 0x86
    b56e:	4a32      	ldr	r2, [pc, #200]	; (b638 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    b570:	4932      	ldr	r1, [pc, #200]	; (b63c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x190>)
    b572:	4620      	mov	r0, r4
    b574:	47a8      	blx	r5
    b576:	f04f 0801 	mov.w	r8, #1
      context, node, params, input_width, input_height, filter_width,
      filter_height, output_width, output_height, input->type, data));

  return kTfLiteOk;
}
    b57a:	4640      	mov	r0, r8
    b57c:	b00f      	add	sp, #60	; 0x3c
    b57e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TF_LITE_ENSURE(context, input != nullptr);
    b582:	6965      	ldr	r5, [r4, #20]
    b584:	4b2e      	ldr	r3, [pc, #184]	; (b640 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x194>)
    b586:	9300      	str	r3, [sp, #0]
    b588:	2388      	movs	r3, #136	; 0x88
    b58a:	4a2b      	ldr	r2, [pc, #172]	; (b638 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    b58c:	492b      	ldr	r1, [pc, #172]	; (b63c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x190>)
    b58e:	4620      	mov	r0, r4
    b590:	47a8      	blx	r5
    b592:	f04f 0801 	mov.w	r8, #1
    b596:	e7f0      	b.n	b57a <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xce>
  TF_LITE_ENSURE(context, filter != nullptr);
    b598:	6965      	ldr	r5, [r4, #20]
    b59a:	4b2a      	ldr	r3, [pc, #168]	; (b644 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x198>)
    b59c:	9300      	str	r3, [sp, #0]
    b59e:	238a      	movs	r3, #138	; 0x8a
    b5a0:	4a25      	ldr	r2, [pc, #148]	; (b638 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    b5a2:	4926      	ldr	r1, [pc, #152]	; (b63c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x190>)
    b5a4:	4620      	mov	r0, r4
    b5a6:	47a8      	blx	r5
    b5a8:	f04f 0801 	mov.w	r8, #1
    b5ac:	e7e5      	b.n	b57a <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xce>
    TF_LITE_ENSURE_EQ(context, filter->quantization.type,
    b5ae:	f89a 8030 	ldrb.w	r8, [sl, #48]	; 0x30
    b5b2:	f1b8 0f01 	cmp.w	r8, #1
    b5b6:	d00f      	beq.n	b5d8 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x12c>
    b5b8:	6966      	ldr	r6, [r4, #20]
    b5ba:	2501      	movs	r5, #1
    b5bc:	9503      	str	r5, [sp, #12]
    b5be:	f8cd 8008 	str.w	r8, [sp, #8]
    b5c2:	4b21      	ldr	r3, [pc, #132]	; (b648 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x19c>)
    b5c4:	9301      	str	r3, [sp, #4]
    b5c6:	4b21      	ldr	r3, [pc, #132]	; (b64c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x1a0>)
    b5c8:	9300      	str	r3, [sp, #0]
    b5ca:	239e      	movs	r3, #158	; 0x9e
    b5cc:	4a1a      	ldr	r2, [pc, #104]	; (b638 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    b5ce:	4920      	ldr	r1, [pc, #128]	; (b650 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x1a4>)
    b5d0:	4620      	mov	r0, r4
    b5d2:	47b0      	blx	r6
    b5d4:	46a8      	mov	r8, r5
    b5d6:	e7d0      	b.n	b57a <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xce>
    const auto* affine_quantization =
    b5d8:	f8da 2034 	ldr.w	r2, [sl, #52]	; 0x34
    TFLITE_DCHECK(affine_quantization != nullptr);
    b5dc:	b1a2      	cbz	r2, b608 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x15c>
    TFLITE_DCHECK(affine_quantization->scale != nullptr);
    b5de:	6811      	ldr	r1, [r2, #0]
    b5e0:	b1a1      	cbz	r1, b60c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x160>
    TFLITE_DCHECK(affine_quantization->zero_point != nullptr);
    b5e2:	6850      	ldr	r0, [r2, #4]
    b5e4:	b1a0      	cbz	r0, b610 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x164>
    TF_LITE_ENSURE(context,
    b5e6:	680a      	ldr	r2, [r1, #0]
    b5e8:	2a01      	cmp	r2, #1
    b5ea:	d013      	beq.n	b614 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x168>
    b5ec:	f8da 1008 	ldr.w	r1, [sl, #8]
    b5f0:	6849      	ldr	r1, [r1, #4]
    b5f2:	428a      	cmp	r2, r1
    b5f4:	d00e      	beq.n	b614 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x168>
    b5f6:	6965      	ldr	r5, [r4, #20]
    b5f8:	4b16      	ldr	r3, [pc, #88]	; (b654 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x1a8>)
    b5fa:	9300      	str	r3, [sp, #0]
    b5fc:	23a7      	movs	r3, #167	; 0xa7
    b5fe:	4a0e      	ldr	r2, [pc, #56]	; (b638 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    b600:	490e      	ldr	r1, [pc, #56]	; (b63c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x190>)
    b602:	4620      	mov	r0, r4
    b604:	47a8      	blx	r5
    b606:	e7b8      	b.n	b57a <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xce>
    TFLITE_DCHECK(affine_quantization != nullptr);
    b608:	f00a fd01 	bl	1600e <abort>
    TFLITE_DCHECK(affine_quantization->scale != nullptr);
    b60c:	f00a fcff 	bl	1600e <abort>
    TFLITE_DCHECK(affine_quantization->zero_point != nullptr);
    b610:	f00a fcfd 	bl	1600e <abort>
    TF_LITE_ENSURE_EQ(context, affine_quantization->scale->size,
    b614:	6801      	ldr	r1, [r0, #0]
    b616:	428a      	cmp	r2, r1
    b618:	d08d      	beq.n	b536 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x8a>
    b61a:	6965      	ldr	r5, [r4, #20]
    b61c:	9103      	str	r1, [sp, #12]
    b61e:	9202      	str	r2, [sp, #8]
    b620:	4b0d      	ldr	r3, [pc, #52]	; (b658 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x1ac>)
    b622:	9301      	str	r3, [sp, #4]
    b624:	4b0d      	ldr	r3, [pc, #52]	; (b65c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x1b0>)
    b626:	9300      	str	r3, [sp, #0]
    b628:	23ab      	movs	r3, #171	; 0xab
    b62a:	4a03      	ldr	r2, [pc, #12]	; (b638 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    b62c:	4908      	ldr	r1, [pc, #32]	; (b650 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x1a4>)
    b62e:	4620      	mov	r0, r4
    b630:	47a8      	blx	r5
    b632:	e7a2      	b.n	b57a <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xce>
    b634:	00026fe0 	.word	0x00026fe0
    b638:	00026f2c 	.word	0x00026f2c
    b63c:	000265a4 	.word	0x000265a4
    b640:	00026fb8 	.word	0x00026fb8
    b644:	00026fcc 	.word	0x00026fcc
    b648:	00026880 	.word	0x00026880
    b64c:	000268b8 	.word	0x000268b8
    b650:	00026864 	.word	0x00026864
    b654:	00026ff4 	.word	0x00026ff4
    b658:	00027070 	.word	0x00027070
    b65c:	0002696c 	.word	0x0002696c

0000b660 <_ZN6tflite26Register_DEPTHWISE_CONV_2DEv>:
  return kTfLiteOk;
}

}  // namespace

TfLiteRegistration Register_DEPTHWISE_CONV_2D() {
    b660:	b470      	push	{r4, r5, r6}
    b662:	4606      	mov	r6, r0
          /*prepare=*/DepthwiseConvPrepare,
          /*invoke=*/Eval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    b664:	4604      	mov	r4, r0
    b666:	4d05      	ldr	r5, [pc, #20]	; (b67c <_ZN6tflite26Register_DEPTHWISE_CONV_2DEv+0x1c>)
    b668:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    b66a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    b66c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    b670:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    b674:	4630      	mov	r0, r6
    b676:	bc70      	pop	{r4, r5, r6}
    b678:	4770      	bx	lr
    b67a:	bf00      	nop
    b67c:	00016f00 	.word	0x00016f00

0000b680 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa>:
    const DepthwiseParams& params, const int32_t* output_multiplier,
    const int32_t* output_shift, const RuntimeShape& input_shape,
    const int8_t* input_data, const RuntimeShape& filter_shape,
    const int8_t* filter_data, const RuntimeShape& bias_shape,
    const int32_t* bias_data, const RuntimeShape& output_shape,
    int8_t* output_data) {
    b680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b684:	b0a5      	sub	sp, #148	; 0x94
    b686:	911a      	str	r1, [sp, #104]	; 0x68
    b688:	921b      	str	r2, [sp, #108]	; 0x6c
    b68a:	461f      	mov	r7, r3
    b68c:	f8dd 80bc 	ldr.w	r8, [sp, #188]	; 0xbc
    b690:	9b31      	ldr	r3, [sp, #196]	; 0xc4
    b692:	f8dd 90cc 	ldr.w	r9, [sp, #204]	; 0xcc
  // Get parameters.
  // TODO(b/141565753): Re-introduce ScopedProfilingLabel on Micro.
  const int stride_width = params.stride_width;
    b696:	f9b0 200a 	ldrsh.w	r2, [r0, #10]
    b69a:	920f      	str	r2, [sp, #60]	; 0x3c
  const int stride_height = params.stride_height;
    b69c:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
    b6a0:	9210      	str	r2, [sp, #64]	; 0x40
  const int dilation_width_factor = params.dilation_width_factor;
    b6a2:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
    b6a6:	9211      	str	r2, [sp, #68]	; 0x44
  const int dilation_height_factor = params.dilation_height_factor;
    b6a8:	f9b0 2010 	ldrsh.w	r2, [r0, #16]
    b6ac:	9212      	str	r2, [sp, #72]	; 0x48
  const int pad_width = params.padding_values.width;
    b6ae:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
    b6b2:	9213      	str	r2, [sp, #76]	; 0x4c
  const int pad_height = params.padding_values.height;
    b6b4:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
    b6b8:	9214      	str	r2, [sp, #80]	; 0x50
  const int depth_multiplier = params.depth_multiplier;
    b6ba:	f9b0 2012 	ldrsh.w	r2, [r0, #18]
    b6be:	9206      	str	r2, [sp, #24]
  const int32_t input_offset = params.input_offset;
    b6c0:	6942      	ldr	r2, [r0, #20]
    b6c2:	9215      	str	r2, [sp, #84]	; 0x54
  const int32_t output_offset = params.output_offset;
    b6c4:	69c2      	ldr	r2, [r0, #28]
    b6c6:	9216      	str	r2, [sp, #88]	; 0x58
  const int32_t output_activation_min = params.quantized_activation_min;
    b6c8:	6a81      	ldr	r1, [r0, #40]	; 0x28
    b6ca:	911f      	str	r1, [sp, #124]	; 0x7c
  const int32_t output_activation_max = params.quantized_activation_max;
    b6cc:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    b6ce:	921e      	str	r2, [sp, #120]	; 0x78
  inline int32_t DimensionsCount() const { return size_; }
    b6d0:	6838      	ldr	r0, [r7, #0]

  // Check dimensions of the tensors.
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
    b6d2:	2804      	cmp	r0, #4
    b6d4:	f040 80b6 	bne.w	b844 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1c4>
    b6d8:	f8d8 0000 	ldr.w	r0, [r8]
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
    b6dc:	2804      	cmp	r0, #4
    b6de:	f040 80b3 	bne.w	b848 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1c8>
    b6e2:	f8d9 0000 	ldr.w	r0, [r9]
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
    b6e6:	2804      	cmp	r0, #4
    b6e8:	f040 80b0 	bne.w	b84c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1cc>

  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    b6ec:	4291      	cmp	r1, r2
    b6ee:	f300 80af 	bgt.w	b850 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1d0>
    TFLITE_DCHECK_LT(i, size_);
    b6f2:	683a      	ldr	r2, [r7, #0]
    b6f4:	2a00      	cmp	r2, #0
    b6f6:	f340 80ad 	ble.w	b854 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1d4>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b6fa:	2a05      	cmp	r2, #5
    b6fc:	f340 80ac 	ble.w	b858 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1d8>
    b700:	687a      	ldr	r2, [r7, #4]
    b702:	6812      	ldr	r2, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
    b704:	f8d9 1000 	ldr.w	r1, [r9]
    b708:	2900      	cmp	r1, #0
    b70a:	f340 80a7 	ble.w	b85c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1dc>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b70e:	2905      	cmp	r1, #5
    b710:	f340 80a6 	ble.w	b860 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1e0>
    b714:	f8d9 1004 	ldr.w	r1, [r9, #4]
    b718:	6809      	ldr	r1, [r1, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    b71a:	4291      	cmp	r1, r2
    b71c:	f040 80a3 	bne.w	b866 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1e6>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    b720:	9223      	str	r2, [sp, #140]	; 0x8c
    TFLITE_DCHECK_LT(i, size_);
    b722:	f8d9 1000 	ldr.w	r1, [r9]
    b726:	2900      	cmp	r1, #0
    b728:	f340 809f 	ble.w	b86a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1ea>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b72c:	2905      	cmp	r1, #5
    b72e:	f340 809e 	ble.w	b86e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1ee>
    b732:	f8d9 1004 	ldr.w	r1, [r9, #4]
    b736:	6809      	ldr	r1, [r1, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    b738:	9122      	str	r1, [sp, #136]	; 0x88
      if (__b < __a)
    b73a:	428a      	cmp	r2, r1
    b73c:	f300 809a 	bgt.w	b874 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1f4>
      return __a;
    b740:	aa23      	add	r2, sp, #140	; 0x8c
    b742:	6812      	ldr	r2, [r2, #0]
    b744:	9217      	str	r2, [sp, #92]	; 0x5c
    TFLITE_DCHECK_LT(i, size_);
    b746:	f8d8 2000 	ldr.w	r2, [r8]
    b74a:	2a03      	cmp	r2, #3
    b74c:	f340 8094 	ble.w	b878 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1f8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b750:	2a05      	cmp	r2, #5
    b752:	f340 8093 	ble.w	b87c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1fc>
    b756:	f8d8 2004 	ldr.w	r2, [r8, #4]
    b75a:	68d2      	ldr	r2, [r2, #12]
    TFLITE_DCHECK_LT(i, size_);
    b75c:	f8d9 1000 	ldr.w	r1, [r9]
    b760:	2903      	cmp	r1, #3
    b762:	f340 808e 	ble.w	b882 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x202>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b766:	2905      	cmp	r1, #5
    b768:	f340 808d 	ble.w	b886 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x206>
    b76c:	f8d9 1004 	ldr.w	r1, [r9, #4]
    b770:	68c9      	ldr	r1, [r1, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    b772:	4291      	cmp	r1, r2
    b774:	f040 808a 	bne.w	b88c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x20c>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    b778:	9221      	str	r2, [sp, #132]	; 0x84
    TFLITE_DCHECK_LT(i, size_);
    b77a:	f8d9 1000 	ldr.w	r1, [r9]
    b77e:	2903      	cmp	r1, #3
    b780:	f340 8086 	ble.w	b890 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x210>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b784:	2905      	cmp	r1, #5
    b786:	f340 8085 	ble.w	b894 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x214>
    b78a:	f8d9 1004 	ldr.w	r1, [r9, #4]
    b78e:	68c9      	ldr	r1, [r1, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    b790:	9120      	str	r1, [sp, #128]	; 0x80
      if (__b < __a)
    b792:	428a      	cmp	r2, r1
    b794:	f300 8081 	bgt.w	b89a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x21a>
      return __a;
    b798:	aa21      	add	r2, sp, #132	; 0x84
    b79a:	6811      	ldr	r1, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
    b79c:	683a      	ldr	r2, [r7, #0]
    b79e:	2a01      	cmp	r2, #1
    b7a0:	dd7d      	ble.n	b89e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x21e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b7a2:	2a05      	cmp	r2, #5
    b7a4:	dd7d      	ble.n	b8a2 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x222>
    b7a6:	687a      	ldr	r2, [r7, #4]
    b7a8:	6852      	ldr	r2, [r2, #4]
    b7aa:	920c      	str	r2, [sp, #48]	; 0x30
    TFLITE_DCHECK_LT(i, size_);
    b7ac:	683a      	ldr	r2, [r7, #0]
    b7ae:	2a02      	cmp	r2, #2
    b7b0:	dd7a      	ble.n	b8a8 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x228>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b7b2:	2a05      	cmp	r2, #5
    b7b4:	dd7a      	ble.n	b8ac <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x22c>
    b7b6:	687a      	ldr	r2, [r7, #4]
    b7b8:	6892      	ldr	r2, [r2, #8]
    b7ba:	920b      	str	r2, [sp, #44]	; 0x2c
    TFLITE_DCHECK_LT(i, size_);
    b7bc:	683a      	ldr	r2, [r7, #0]
    b7be:	2a03      	cmp	r2, #3
    b7c0:	dd77      	ble.n	b8b2 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x232>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b7c2:	2a05      	cmp	r2, #5
    b7c4:	dd77      	ble.n	b8b6 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x236>
    b7c6:	687a      	ldr	r2, [r7, #4]
    b7c8:	68d2      	ldr	r2, [r2, #12]
    b7ca:	9205      	str	r2, [sp, #20]
    TFLITE_DCHECK_LT(i, size_);
    b7cc:	f8d8 2000 	ldr.w	r2, [r8]
    b7d0:	2a01      	cmp	r2, #1
    b7d2:	dd73      	ble.n	b8bc <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x23c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b7d4:	2a05      	cmp	r2, #5
    b7d6:	dd73      	ble.n	b8c0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x240>
    b7d8:	f8d8 2004 	ldr.w	r2, [r8, #4]
    b7dc:	6852      	ldr	r2, [r2, #4]
    b7de:	920a      	str	r2, [sp, #40]	; 0x28
    TFLITE_DCHECK_LT(i, size_);
    b7e0:	f8d8 2000 	ldr.w	r2, [r8]
    b7e4:	2a02      	cmp	r2, #2
    b7e6:	dd6f      	ble.n	b8c8 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x248>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b7e8:	2a05      	cmp	r2, #5
    b7ea:	dd6f      	ble.n	b8cc <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x24c>
    b7ec:	f8d8 2004 	ldr.w	r2, [r8, #4]
    b7f0:	6892      	ldr	r2, [r2, #8]
    b7f2:	9209      	str	r2, [sp, #36]	; 0x24
    TFLITE_DCHECK_LT(i, size_);
    b7f4:	f8d9 2000 	ldr.w	r2, [r9]
    b7f8:	2a01      	cmp	r2, #1
    b7fa:	dd6b      	ble.n	b8d4 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x254>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b7fc:	2a05      	cmp	r2, #5
    b7fe:	dd6b      	ble.n	b8d8 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x258>
    b800:	f8d9 2004 	ldr.w	r2, [r9, #4]
    b804:	6852      	ldr	r2, [r2, #4]
    b806:	9208      	str	r2, [sp, #32]
    TFLITE_DCHECK_LT(i, size_);
    b808:	f8d9 2000 	ldr.w	r2, [r9]
    b80c:	2a02      	cmp	r2, #2
    b80e:	dd67      	ble.n	b8e0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x260>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b810:	2a05      	cmp	r2, #5
    b812:	dd67      	ble.n	b8e4 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x264>
    b814:	f8d9 2004 	ldr.w	r2, [r9, #4]
    b818:	6892      	ldr	r2, [r2, #8]
    b81a:	9207      	str	r2, [sp, #28]
  const int input_depth = input_shape.Dims(3);
  const int filter_height = filter_shape.Dims(1);
  const int filter_width = filter_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  TFLITE_DCHECK_EQ(output_depth, input_depth * depth_multiplier);
    b81c:	9a05      	ldr	r2, [sp, #20]
    b81e:	9806      	ldr	r0, [sp, #24]
    b820:	fb02 f200 	mul.w	r2, r2, r0
    b824:	428a      	cmp	r2, r1
    b826:	d161      	bne.n	b8ec <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x26c>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    b828:	681c      	ldr	r4, [r3, #0]
    b82a:	2c05      	cmp	r4, #5
    b82c:	dd60      	ble.n	b8f0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x270>
    b82e:	685b      	ldr	r3, [r3, #4]
    for (int i = 0; i < size_; i++) {
    b830:	2200      	movs	r2, #0
    int buffer_size = 1;
    b832:	2501      	movs	r5, #1
    for (int i = 0; i < size_; i++) {
    b834:	42a2      	cmp	r2, r4
    b836:	da5d      	bge.n	b8f4 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x274>
      buffer_size *= dims_data[i];
    b838:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    b83c:	fb00 f505 	mul.w	r5, r0, r5
    for (int i = 0; i < size_; i++) {
    b840:	3201      	adds	r2, #1
    b842:	e7f7      	b.n	b834 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1b4>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
    b844:	f00a fbe3 	bl	1600e <abort>
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
    b848:	f00a fbe1 	bl	1600e <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
    b84c:	f00a fbdf 	bl	1600e <abort>
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    b850:	f00a fbdd 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    b854:	f00a fbdb 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b858:	687a      	ldr	r2, [r7, #4]
    b85a:	e753      	b.n	b704 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x84>
    TFLITE_DCHECK_LT(i, size_);
    b85c:	f00a fbd7 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b860:	f8d9 1004 	ldr.w	r1, [r9, #4]
    b864:	e759      	b.n	b71a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x9a>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    b866:	f00a fbd2 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    b86a:	f00a fbd0 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b86e:	f8d9 1004 	ldr.w	r1, [r9, #4]
    b872:	e761      	b.n	b738 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xb8>
	return __b;
    b874:	aa22      	add	r2, sp, #136	; 0x88
    b876:	e764      	b.n	b742 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xc2>
    TFLITE_DCHECK_LT(i, size_);
    b878:	f00a fbc9 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b87c:	f8d8 2010 	ldr.w	r2, [r8, #16]
    b880:	e76c      	b.n	b75c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xdc>
    TFLITE_DCHECK_LT(i, size_);
    b882:	f00a fbc4 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b886:	f8d9 1010 	ldr.w	r1, [r9, #16]
    b88a:	e772      	b.n	b772 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xf2>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    b88c:	f00a fbbf 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    b890:	f00a fbbd 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b894:	f8d9 1010 	ldr.w	r1, [r9, #16]
    b898:	e77a      	b.n	b790 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x110>
    b89a:	aa20      	add	r2, sp, #128	; 0x80
    b89c:	e77d      	b.n	b79a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x11a>
    TFLITE_DCHECK_LT(i, size_);
    b89e:	f00a fbb6 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b8a2:	68ba      	ldr	r2, [r7, #8]
    b8a4:	920c      	str	r2, [sp, #48]	; 0x30
    b8a6:	e781      	b.n	b7ac <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x12c>
    TFLITE_DCHECK_LT(i, size_);
    b8a8:	f00a fbb1 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b8ac:	68fa      	ldr	r2, [r7, #12]
    b8ae:	920b      	str	r2, [sp, #44]	; 0x2c
    b8b0:	e784      	b.n	b7bc <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x13c>
    TFLITE_DCHECK_LT(i, size_);
    b8b2:	f00a fbac 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b8b6:	693a      	ldr	r2, [r7, #16]
    b8b8:	9205      	str	r2, [sp, #20]
    b8ba:	e787      	b.n	b7cc <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x14c>
    TFLITE_DCHECK_LT(i, size_);
    b8bc:	f00a fba7 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b8c0:	f8d8 2008 	ldr.w	r2, [r8, #8]
    b8c4:	920a      	str	r2, [sp, #40]	; 0x28
    b8c6:	e78b      	b.n	b7e0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x160>
    TFLITE_DCHECK_LT(i, size_);
    b8c8:	f00a fba1 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b8cc:	f8d8 200c 	ldr.w	r2, [r8, #12]
    b8d0:	9209      	str	r2, [sp, #36]	; 0x24
    b8d2:	e78f      	b.n	b7f4 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x174>
    TFLITE_DCHECK_LT(i, size_);
    b8d4:	f00a fb9b 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b8d8:	f8d9 2008 	ldr.w	r2, [r9, #8]
    b8dc:	9208      	str	r2, [sp, #32]
    b8de:	e793      	b.n	b808 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x188>
    TFLITE_DCHECK_LT(i, size_);
    b8e0:	f00a fb95 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b8e4:	f8d9 200c 	ldr.w	r2, [r9, #12]
    b8e8:	9207      	str	r2, [sp, #28]
    b8ea:	e797      	b.n	b81c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x19c>
  TFLITE_DCHECK_EQ(output_depth, input_depth * depth_multiplier);
    b8ec:	f00a fb8f 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    b8f0:	3304      	adds	r3, #4
    b8f2:	e79d      	b.n	b830 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1b0>
  TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
    b8f4:	428d      	cmp	r5, r1
    b8f6:	d128      	bne.n	b94a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2ca>

  for (int batch = 0; batch < batches; ++batch) {
    b8f8:	f04f 0a00 	mov.w	sl, #0
    b8fc:	46c3      	mov	fp, r8
    b8fe:	f8cd 90cc 	str.w	r9, [sp, #204]	; 0xcc
    b902:	46d1      	mov	r9, sl
    b904:	46ba      	mov	sl, r7
    b906:	9f33      	ldr	r7, [sp, #204]	; 0xcc
    b908:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    b90a:	4599      	cmp	r9, r3
    b90c:	f280 81b4 	bge.w	bc78 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5f8>
    for (int out_y = 0; out_y < output_height; ++out_y) {
    b910:	2300      	movs	r3, #0
    b912:	9301      	str	r3, [sp, #4]
    b914:	f8cd 900c 	str.w	r9, [sp, #12]
    b918:	46d0      	mov	r8, sl
    b91a:	46d9      	mov	r9, fp
    b91c:	46ba      	mov	sl, r7
    b91e:	9b01      	ldr	r3, [sp, #4]
    b920:	9a08      	ldr	r2, [sp, #32]
    b922:	4293      	cmp	r3, r2
    b924:	f280 81a0 	bge.w	bc68 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5e8>
      for (int out_x = 0; out_x < output_width; ++out_x) {
    b928:	2300      	movs	r3, #0
    b92a:	9302      	str	r3, [sp, #8]
    b92c:	464f      	mov	r7, r9
    b92e:	46c1      	mov	r9, r8
    b930:	46d0      	mov	r8, sl
    b932:	9b02      	ldr	r3, [sp, #8]
    b934:	9a07      	ldr	r2, [sp, #28]
    b936:	4293      	cmp	r3, r2
    b938:	f280 818f 	bge.w	bc5a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5da>
        for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
    b93c:	f04f 0b00 	mov.w	fp, #0
    b940:	46da      	mov	sl, fp
    b942:	46cb      	mov	fp, r9
    b944:	46c1      	mov	r9, r8
    b946:	46b8      	mov	r8, r7
    b948:	e17a      	b.n	bc40 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5c0>
  TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
    b94a:	f00a fb60 	bl	1600e <abort>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    b94e:	f00a fb5e 	bl	1600e <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    b952:	f00a fb5c 	bl	1600e <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    b956:	f00a fb5a 	bl	1600e <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    b95a:	f00a fb58 	bl	1600e <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    b95e:	f00a fb56 	bl	1600e <abort>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    b962:	f00a fb54 	bl	1600e <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    b966:	f00a fb52 	bl	1600e <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    b96a:	f00a fb50 	bl	1600e <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    b96e:	f00a fb4e 	bl	1600e <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    b972:	f00a fb4c 	bl	1600e <abort>
            const int output_channel = m + in_channel * depth_multiplier;
            const int in_x_origin = (out_x * stride_width) - pad_width;
            const int in_y_origin = (out_y * stride_height) - pad_height;
            int32_t acc = 0;
            for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
              for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
    b976:	3201      	adds	r2, #1
    b978:	9909      	ldr	r1, [sp, #36]	; 0x24
    b97a:	428a      	cmp	r2, r1
    b97c:	da5e      	bge.n	ba3c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3bc>
                const int in_x = in_x_origin + dilation_width_factor * filter_x;
    b97e:	9911      	ldr	r1, [sp, #68]	; 0x44
    b980:	980d      	ldr	r0, [sp, #52]	; 0x34
    b982:	fb01 0602 	mla	r6, r1, r2, r0
                const int in_y =
    b986:	9912      	ldr	r1, [sp, #72]	; 0x48
    b988:	fb01 4703 	mla	r7, r1, r3, r4
                    in_y_origin + dilation_height_factor * filter_y;
                // Zero padding by omitting the areas outside the image.
                const bool is_point_inside_image =
                    (in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
    b98c:	2e00      	cmp	r6, #0
    b98e:	dbf2      	blt.n	b976 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f6>
    b990:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b992:	428e      	cmp	r6, r1
    b994:	daef      	bge.n	b976 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f6>
    b996:	2f00      	cmp	r7, #0
    b998:	dbed      	blt.n	b976 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f6>
    b99a:	990c      	ldr	r1, [sp, #48]	; 0x30
    b99c:	428f      	cmp	r7, r1
    b99e:	daea      	bge.n	b976 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f6>
  inline int32_t DimensionsCount() const { return size_; }
    b9a0:	f8db 0000 	ldr.w	r0, [fp]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    b9a4:	2804      	cmp	r0, #4
    b9a6:	d1d2      	bne.n	b94e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2ce>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    b9a8:	9903      	ldr	r1, [sp, #12]
    b9aa:	2900      	cmp	r1, #0
    b9ac:	dbd1      	blt.n	b952 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2d2>
    b9ae:	f8db 0004 	ldr.w	r0, [fp, #4]
    b9b2:	4281      	cmp	r1, r0
    b9b4:	dacd      	bge.n	b952 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2d2>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    b9b6:	2f00      	cmp	r7, #0
    b9b8:	dbcd      	blt.n	b956 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2d6>
    b9ba:	f8db e008 	ldr.w	lr, [fp, #8]
    b9be:	4577      	cmp	r7, lr
    b9c0:	dac9      	bge.n	b956 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2d6>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    b9c2:	2e00      	cmp	r6, #0
    b9c4:	dbc9      	blt.n	b95a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2da>
    b9c6:	f8db c00c 	ldr.w	ip, [fp, #12]
    b9ca:	4566      	cmp	r6, ip
    b9cc:	dac5      	bge.n	b95a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2da>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    b9ce:	f1ba 0f00 	cmp.w	sl, #0
    b9d2:	dbc4      	blt.n	b95e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2de>
    b9d4:	f8db 0010 	ldr.w	r0, [fp, #16]
    b9d8:	4582      	cmp	sl, r0
    b9da:	dac0      	bge.n	b95e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2de>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    b9dc:	9903      	ldr	r1, [sp, #12]
    b9de:	fb0e 7701 	mla	r7, lr, r1, r7
    b9e2:	fb07 660c 	mla	r6, r7, ip, r6
    b9e6:	fb06 a000 	mla	r0, r6, r0, sl
                    (in_y < input_height);
                if (is_point_inside_image) {
                  int32_t input_val = input_data[Offset(
                      input_shape, batch, in_y, in_x, in_channel)];
    b9ea:	992e      	ldr	r1, [sp, #184]	; 0xb8
    b9ec:	560e      	ldrsb	r6, [r1, r0]
  inline int32_t DimensionsCount() const { return size_; }
    b9ee:	f8d8 0000 	ldr.w	r0, [r8]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    b9f2:	2804      	cmp	r0, #4
    b9f4:	d1b5      	bne.n	b962 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2e2>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    b9f6:	f8d8 0004 	ldr.w	r0, [r8, #4]
    b9fa:	2800      	cmp	r0, #0
    b9fc:	ddb3      	ble.n	b966 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2e6>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    b9fe:	2b00      	cmp	r3, #0
    ba00:	dbb3      	blt.n	b96a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2ea>
    ba02:	f8d8 0008 	ldr.w	r0, [r8, #8]
    ba06:	4283      	cmp	r3, r0
    ba08:	daaf      	bge.n	b96a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2ea>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    ba0a:	2a00      	cmp	r2, #0
    ba0c:	dbaf      	blt.n	b96e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2ee>
    ba0e:	f8d8 700c 	ldr.w	r7, [r8, #12]
    ba12:	42ba      	cmp	r2, r7
    ba14:	daab      	bge.n	b96e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2ee>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    ba16:	2d00      	cmp	r5, #0
    ba18:	dbab      	blt.n	b972 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f2>
    ba1a:	f8d8 0010 	ldr.w	r0, [r8, #16]
    ba1e:	4285      	cmp	r5, r0
    ba20:	daa7      	bge.n	b972 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f2>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    ba22:	fb07 2703 	mla	r7, r7, r3, r2
    ba26:	fb07 5000 	mla	r0, r7, r0, r5
                  int32_t filter_val = filter_data[Offset(
                      filter_shape, 0, filter_y, filter_x, output_channel)];
    ba2a:	9930      	ldr	r1, [sp, #192]	; 0xc0
    ba2c:	560f      	ldrsb	r7, [r1, r0]
                  // long as the filter size (filter_y * filter_x * in_channel)
                  // does not exceed 2^16, which is the case in all the models
                  // we have seen so far.
                  // TODO(b/174275578): Add a check to make sure the
                  // accumulator depth is smaller than 2^16.
                  acc += filter_val * (input_val + input_offset);
    ba2e:	9915      	ldr	r1, [sp, #84]	; 0x54
    ba30:	440e      	add	r6, r1
    ba32:	981d      	ldr	r0, [sp, #116]	; 0x74
    ba34:	fb07 0006 	mla	r0, r7, r6, r0
    ba38:	901d      	str	r0, [sp, #116]	; 0x74
    ba3a:	e79c      	b.n	b976 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f6>
    ba3c:	990d      	ldr	r1, [sp, #52]	; 0x34
            for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
    ba3e:	3301      	adds	r3, #1
    ba40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    ba42:	4293      	cmp	r3, r2
    ba44:	da02      	bge.n	ba4c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3cc>
              for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
    ba46:	2200      	movs	r2, #0
    ba48:	910d      	str	r1, [sp, #52]	; 0x34
    ba4a:	e795      	b.n	b978 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f8>
                }
              }
            }
            if (bias_data) {
    ba4c:	9b32      	ldr	r3, [sp, #200]	; 0xc8
    ba4e:	b123      	cbz	r3, ba5a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3da>
              acc += bias_data[output_channel];
    ba50:	f853 2025 	ldr.w	r2, [r3, r5, lsl #2]
    ba54:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    ba56:	4413      	add	r3, r2
    ba58:	931d      	str	r3, [sp, #116]	; 0x74
            }
            acc = MultiplyByQuantizedMultiplier(
    ba5a:	9c1d      	ldr	r4, [sp, #116]	; 0x74
    ba5c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    ba5e:	f853 c025 	ldr.w	ip, [r3, r5, lsl #2]
    ba62:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    ba64:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
  int left_shift = shift > 0 ? shift : 0;
    ba68:	ea26 73e6 	bic.w	r3, r6, r6, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    ba6c:	2e00      	cmp	r6, #0
    ba6e:	f340 80b3 	ble.w	bbd8 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x558>
    ba72:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    ba74:	409c      	lsls	r4, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    ba76:	45a4      	cmp	ip, r4
    ba78:	f000 80b0 	beq.w	bbdc <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x55c>
    ba7c:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    ba7e:	17e3      	asrs	r3, r4, #31
  std::int64_t b_64(b);
    ba80:	4660      	mov	r0, ip
    ba82:	17c1      	asrs	r1, r0, #31
  std::int64_t ab_64 = a_64 * b_64;
    ba84:	fb04 f101 	mul.w	r1, r4, r1
    ba88:	fb0c 1103 	mla	r1, ip, r3, r1
    ba8c:	fba4 230c 	umull	r2, r3, r4, ip
    ba90:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    ba92:	2a00      	cmp	r2, #0
    ba94:	f173 0100 	sbcs.w	r1, r3, #0
    ba98:	f2c0 80a7 	blt.w	bbea <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x56a>
    ba9c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    baa0:	1852      	adds	r2, r2, r1
    baa2:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    baa6:	4611      	mov	r1, r2
    baa8:	461c      	mov	r4, r3
    baaa:	2a00      	cmp	r2, #0
    baac:	f173 0000 	sbcs.w	r0, r3, #0
    bab0:	f2c0 809d 	blt.w	bbee <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x56e>
    bab4:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    bab6:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    baba:	2f00      	cmp	r7, #0
    babc:	f040 809f 	bne.w	bbfe <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x57e>
  assert(exponent >= 0);
    bac0:	2e00      	cmp	r6, #0
    bac2:	f2c0 809f 	blt.w	bc04 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x584>
  assert(exponent <= 31);
    bac6:	2e1f      	cmp	r6, #31
    bac8:	f300 80a3 	bgt.w	bc12 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x592>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    bacc:	2701      	movs	r7, #1
    bace:	fa07 f006 	lsl.w	r0, r7, r6
    bad2:	3801      	subs	r0, #1
    bad4:	f008 f8ef 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    bad8:	900d      	str	r0, [sp, #52]	; 0x34
  const IntegerType zero = Dup<IntegerType>(0);
    bada:	2000      	movs	r0, #0
    badc:	f008 f8eb 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    bae0:	9018      	str	r0, [sp, #96]	; 0x60
  const IntegerType one = Dup<IntegerType>(1);
    bae2:	4638      	mov	r0, r7
    bae4:	f008 f8e7 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    bae8:	900e      	str	r0, [sp, #56]	; 0x38
  const IntegerType remainder = BitAnd(x, mask);
    baea:	990d      	ldr	r1, [sp, #52]	; 0x34
    baec:	4620      	mov	r0, r4
    baee:	f008 f8e3 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    baf2:	9019      	str	r0, [sp, #100]	; 0x64
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    baf4:	4639      	mov	r1, r7
    baf6:	980d      	ldr	r0, [sp, #52]	; 0x34
    baf8:	f008 f8e0 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    bafc:	4607      	mov	r7, r0
    bafe:	9918      	ldr	r1, [sp, #96]	; 0x60
    bb00:	4620      	mov	r0, r4
    bb02:	f008 f8e7 	bl	13cd4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    bb06:	990e      	ldr	r1, [sp, #56]	; 0x38
    bb08:	f008 f8d6 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    bb0c:	4601      	mov	r1, r0
    bb0e:	4638      	mov	r0, r7
    bb10:	f008 f8d6 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    bb14:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    bb16:	4631      	mov	r1, r6
    bb18:	4620      	mov	r0, r4
    bb1a:	f008 f8cf 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    bb1e:	4604      	mov	r4, r0
    bb20:	4639      	mov	r1, r7
    bb22:	9819      	ldr	r0, [sp, #100]	; 0x64
    bb24:	f008 f8de 	bl	13ce4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    bb28:	990e      	ldr	r1, [sp, #56]	; 0x38
    bb2a:	f008 f8c5 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    bb2e:	4601      	mov	r1, r0
    bb30:	4620      	mov	r0, r4
    bb32:	f008 f8c5 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
                acc, output_multiplier[output_channel],
                output_shift[output_channel]);
            acc += output_offset;
    bb36:	9b16      	ldr	r3, [sp, #88]	; 0x58
    bb38:	4418      	add	r0, r3
    bb3a:	901d      	str	r0, [sp, #116]	; 0x74
      if (__a < __b)
    bb3c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    bb3e:	4290      	cmp	r0, r2
    bb40:	db6e      	blt.n	bc20 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5a0>
      return __a;
    bb42:	ab1d      	add	r3, sp, #116	; 0x74
            acc = std::max(acc, output_activation_min);
    bb44:	681b      	ldr	r3, [r3, #0]
    bb46:	931d      	str	r3, [sp, #116]	; 0x74
      if (__b < __a)
    bb48:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    bb4a:	4293      	cmp	r3, r2
    bb4c:	dc6a      	bgt.n	bc24 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5a4>
      return __a;
    bb4e:	ab1d      	add	r3, sp, #116	; 0x74
            acc = std::min(acc, output_activation_max);
    bb50:	6818      	ldr	r0, [r3, #0]
    bb52:	901d      	str	r0, [sp, #116]	; 0x74
  inline int32_t DimensionsCount() const { return size_; }
    bb54:	f8d9 3000 	ldr.w	r3, [r9]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    bb58:	2b04      	cmp	r3, #4
    bb5a:	d165      	bne.n	bc28 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5a8>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    bb5c:	9a03      	ldr	r2, [sp, #12]
    bb5e:	2a00      	cmp	r2, #0
    bb60:	db64      	blt.n	bc2c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5ac>
    bb62:	f8d9 3004 	ldr.w	r3, [r9, #4]
    bb66:	429a      	cmp	r2, r3
    bb68:	da60      	bge.n	bc2c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5ac>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    bb6a:	9b01      	ldr	r3, [sp, #4]
    bb6c:	2b00      	cmp	r3, #0
    bb6e:	db5f      	blt.n	bc30 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b0>
    bb70:	f8d9 1008 	ldr.w	r1, [r9, #8]
    bb74:	428b      	cmp	r3, r1
    bb76:	da5b      	bge.n	bc30 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b0>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    bb78:	9b02      	ldr	r3, [sp, #8]
    bb7a:	2b00      	cmp	r3, #0
    bb7c:	db5a      	blt.n	bc34 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b4>
    bb7e:	f8d9 200c 	ldr.w	r2, [r9, #12]
    bb82:	4293      	cmp	r3, r2
    bb84:	da56      	bge.n	bc34 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b4>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    bb86:	2d00      	cmp	r5, #0
    bb88:	db56      	blt.n	bc38 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b8>
    bb8a:	f8d9 3010 	ldr.w	r3, [r9, #16]
    bb8e:	429d      	cmp	r5, r3
    bb90:	da52      	bge.n	bc38 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b8>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    bb92:	9c03      	ldr	r4, [sp, #12]
    bb94:	9e01      	ldr	r6, [sp, #4]
    bb96:	fb01 6104 	mla	r1, r1, r4, r6
    bb9a:	9c02      	ldr	r4, [sp, #8]
    bb9c:	fb01 4202 	mla	r2, r1, r2, r4
    bba0:	fb02 5303 	mla	r3, r2, r3, r5
            output_data[Offset(output_shape, batch, out_y, out_x,
                               output_channel)] = static_cast<int8_t>(acc);
    bba4:	9a34      	ldr	r2, [sp, #208]	; 0xd0
    bba6:	54d0      	strb	r0, [r2, r3]
          for (int m = 0; m < depth_multiplier; ++m) {
    bba8:	9b04      	ldr	r3, [sp, #16]
    bbaa:	3301      	adds	r3, #1
    bbac:	9304      	str	r3, [sp, #16]
    bbae:	9904      	ldr	r1, [sp, #16]
    bbb0:	9b06      	ldr	r3, [sp, #24]
    bbb2:	4299      	cmp	r1, r3
    bbb4:	da42      	bge.n	bc3c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5bc>
            const int output_channel = m + in_channel * depth_multiplier;
    bbb6:	fb03 150a 	mla	r5, r3, sl, r1
            const int in_x_origin = (out_x * stride_width) - pad_width;
    bbba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    bbbc:	9a02      	ldr	r2, [sp, #8]
    bbbe:	fb03 f102 	mul.w	r1, r3, r2
    bbc2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    bbc4:	1ac9      	subs	r1, r1, r3
            const int in_y_origin = (out_y * stride_height) - pad_height;
    bbc6:	9b10      	ldr	r3, [sp, #64]	; 0x40
    bbc8:	9a01      	ldr	r2, [sp, #4]
    bbca:	fb03 f402 	mul.w	r4, r3, r2
    bbce:	9b14      	ldr	r3, [sp, #80]	; 0x50
    bbd0:	1ae4      	subs	r4, r4, r3
            int32_t acc = 0;
    bbd2:	2300      	movs	r3, #0
    bbd4:	931d      	str	r3, [sp, #116]	; 0x74
            for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
    bbd6:	e733      	b.n	ba40 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3c0>
  int right_shift = shift > 0 ? 0 : -shift;
    bbd8:	4276      	negs	r6, r6
    bbda:	e74b      	b.n	ba74 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3f4>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    bbdc:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    bbe0:	d001      	beq.n	bbe6 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x566>
    bbe2:	2700      	movs	r7, #0
    bbe4:	e74b      	b.n	ba7e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3fe>
    bbe6:	2701      	movs	r7, #1
    bbe8:	e749      	b.n	ba7e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3fe>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    bbea:	4925      	ldr	r1, [pc, #148]	; (bc80 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x600>)
    bbec:	e758      	b.n	baa0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x420>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    bbee:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    bbf2:	1851      	adds	r1, r2, r1
    bbf4:	f04f 0400 	mov.w	r4, #0
    bbf8:	eb43 0404 	adc.w	r4, r3, r4
    bbfc:	e75a      	b.n	bab4 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x434>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    bbfe:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    bc02:	e75d      	b.n	bac0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x440>
  assert(exponent >= 0);
    bc04:	4b1f      	ldr	r3, [pc, #124]	; (bc84 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x604>)
    bc06:	4a20      	ldr	r2, [pc, #128]	; (bc88 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x608>)
    bc08:	f44f 71b3 	mov.w	r1, #358	; 0x166
    bc0c:	481f      	ldr	r0, [pc, #124]	; (bc8c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x60c>)
    bc0e:	f004 fdd3 	bl	107b8 <__assert_func>
  assert(exponent <= 31);
    bc12:	4b1f      	ldr	r3, [pc, #124]	; (bc90 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x610>)
    bc14:	4a1c      	ldr	r2, [pc, #112]	; (bc88 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x608>)
    bc16:	f240 1167 	movw	r1, #359	; 0x167
    bc1a:	481c      	ldr	r0, [pc, #112]	; (bc8c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x60c>)
    bc1c:	f004 fdcc 	bl	107b8 <__assert_func>
	return __b;
    bc20:	ab1f      	add	r3, sp, #124	; 0x7c
    bc22:	e78f      	b.n	bb44 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x4c4>
	return __b;
    bc24:	ab1e      	add	r3, sp, #120	; 0x78
    bc26:	e793      	b.n	bb50 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x4d0>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    bc28:	f00a f9f1 	bl	1600e <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    bc2c:	f00a f9ef 	bl	1600e <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    bc30:	f00a f9ed 	bl	1600e <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    bc34:	f00a f9eb 	bl	1600e <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    bc38:	f00a f9e9 	bl	1600e <abort>
        for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
    bc3c:	f10a 0a01 	add.w	sl, sl, #1
    bc40:	9b05      	ldr	r3, [sp, #20]
    bc42:	459a      	cmp	sl, r3
    bc44:	da02      	bge.n	bc4c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5cc>
          for (int m = 0; m < depth_multiplier; ++m) {
    bc46:	2300      	movs	r3, #0
    bc48:	9304      	str	r3, [sp, #16]
    bc4a:	e7b0      	b.n	bbae <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x52e>
    bc4c:	4647      	mov	r7, r8
    bc4e:	46c8      	mov	r8, r9
    bc50:	46d9      	mov	r9, fp
      for (int out_x = 0; out_x < output_width; ++out_x) {
    bc52:	9b02      	ldr	r3, [sp, #8]
    bc54:	3301      	adds	r3, #1
    bc56:	9302      	str	r3, [sp, #8]
    bc58:	e66b      	b.n	b932 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2b2>
    bc5a:	46c2      	mov	sl, r8
    bc5c:	46c8      	mov	r8, r9
    bc5e:	46b9      	mov	r9, r7
    for (int out_y = 0; out_y < output_height; ++out_y) {
    bc60:	9b01      	ldr	r3, [sp, #4]
    bc62:	3301      	adds	r3, #1
    bc64:	9301      	str	r3, [sp, #4]
    bc66:	e65a      	b.n	b91e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x29e>
    bc68:	46cb      	mov	fp, r9
    bc6a:	f8dd 900c 	ldr.w	r9, [sp, #12]
    bc6e:	4657      	mov	r7, sl
    bc70:	46c2      	mov	sl, r8
  for (int batch = 0; batch < batches; ++batch) {
    bc72:	f109 0901 	add.w	r9, r9, #1
    bc76:	e647      	b.n	b908 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x288>
          }
        }
      }
    }
  }
}
    bc78:	b025      	add	sp, #148	; 0x94
    bc7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bc7e:	bf00      	nop
    bc80:	c0000001 	.word	0xc0000001
    bc84:	00026d58 	.word	0x00026d58
    bc88:	00026d68 	.word	0x00026d68
    bc8c:	00026dc0 	.word	0x00026dc0
    bc90:	00026e1c 	.word	0x00026e1c

0000bc94 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
    bc94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bc98:	b0cb      	sub	sp, #300	; 0x12c
  TFLITE_DCHECK(node->user_data != nullptr);
    bc9a:	f8d1 9010 	ldr.w	r9, [r1, #16]
    bc9e:	f1b9 0f00 	cmp.w	r9, #0
    bca2:	d041      	beq.n	bd28 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x94>
    bca4:	4605      	mov	r5, r0
    bca6:	460e      	mov	r6, r1
  TFLITE_DCHECK(node->builtin_data != nullptr);
    bca8:	f8d1 a014 	ldr.w	sl, [r1, #20]
    bcac:	f1ba 0f00 	cmp.w	sl, #0
    bcb0:	d03c      	beq.n	bd2c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x98>
      tflite::micro::GetEvalOutput(context, node, kDepthwiseConvOutputTensor);
    bcb2:	4b86      	ldr	r3, [pc, #536]	; (becc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x238>)
    bcb4:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    bcb6:	2800      	cmp	r0, #0
    bcb8:	d03a      	beq.n	bd30 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x9c>
  TFLITE_DCHECK(node != nullptr);
    bcba:	2e00      	cmp	r6, #0
    bcbc:	d03a      	beq.n	bd34 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xa0>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    bcbe:	6d42      	ldr	r2, [r0, #84]	; 0x54
    bcc0:	6873      	ldr	r3, [r6, #4]
    bcc2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    bcc6:	6859      	ldr	r1, [r3, #4]
    bcc8:	4790      	blx	r2
    bcca:	4604      	mov	r4, r0
      tflite::micro::GetEvalInput(context, node, kDepthwiseConvInputTensor);
    bccc:	4b80      	ldr	r3, [pc, #512]	; (bed0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x23c>)
    bcce:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    bcd0:	2d00      	cmp	r5, #0
    bcd2:	d031      	beq.n	bd38 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xa4>
  TFLITE_DCHECK(node != nullptr);
    bcd4:	2e00      	cmp	r6, #0
    bcd6:	d031      	beq.n	bd3c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xa8>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    bcd8:	6d6a      	ldr	r2, [r5, #84]	; 0x54
    bcda:	6833      	ldr	r3, [r6, #0]
    bcdc:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    bce0:	6859      	ldr	r1, [r3, #4]
    bce2:	4628      	mov	r0, r5
    bce4:	4790      	blx	r2
    bce6:	4607      	mov	r7, r0
      tflite::micro::GetEvalInput(context, node, kDepthwiseConvWeightsTensor);
    bce8:	4b7a      	ldr	r3, [pc, #488]	; (bed4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x240>)
    bcea:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    bcec:	b345      	cbz	r5, bd40 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xac>
  TFLITE_DCHECK(node != nullptr);
    bcee:	b34e      	cbz	r6, bd44 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb0>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    bcf0:	6d6a      	ldr	r2, [r5, #84]	; 0x54
    bcf2:	6833      	ldr	r3, [r6, #0]
    bcf4:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    bcf8:	6859      	ldr	r1, [r3, #4]
    bcfa:	4628      	mov	r0, r5
    bcfc:	4790      	blx	r2
    bcfe:	4680      	mov	r8, r0
    bd00:	6833      	ldr	r3, [r6, #0]
    bd02:	681b      	ldr	r3, [r3, #0]
          ? tflite::micro::GetEvalInput(context, node, kDepthwiseConvBiasTensor)
    bd04:	2b03      	cmp	r3, #3
    bd06:	d01f      	beq.n	bd48 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb4>
    bd08:	2600      	movs	r6, #0
  switch (input->type) {  // Already know in/out types are same.
    bd0a:	7a38      	ldrb	r0, [r7, #8]
    bd0c:	2801      	cmp	r0, #1
    bd0e:	d02c      	beq.n	bd6a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xd6>
    bd10:	2809      	cmp	r0, #9
    bd12:	d07f      	beq.n	be14 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x180>
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
    bd14:	696c      	ldr	r4, [r5, #20]
    bd16:	f7fd f965 	bl	8fe4 <TfLiteTypeGetName>
    bd1a:	4602      	mov	r2, r0
    bd1c:	7a3b      	ldrb	r3, [r7, #8]
    bd1e:	496e      	ldr	r1, [pc, #440]	; (bed8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x244>)
    bd20:	4628      	mov	r0, r5
    bd22:	47a0      	blx	r4
      return kTfLiteError;
    bd24:	2001      	movs	r0, #1
    bd26:	e072      	b.n	be0e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x17a>
  TFLITE_DCHECK(node->user_data != nullptr);
    bd28:	f00a f971 	bl	1600e <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    bd2c:	f00a f96f 	bl	1600e <abort>
  TFLITE_DCHECK(context != nullptr);
    bd30:	f00a f96d 	bl	1600e <abort>
  TFLITE_DCHECK(node != nullptr);
    bd34:	f00a f96b 	bl	1600e <abort>
  TFLITE_DCHECK(context != nullptr);
    bd38:	f00a f969 	bl	1600e <abort>
  TFLITE_DCHECK(node != nullptr);
    bd3c:	f00a f967 	bl	1600e <abort>
  TFLITE_DCHECK(context != nullptr);
    bd40:	f00a f965 	bl	1600e <abort>
  TFLITE_DCHECK(node != nullptr);
    bd44:	f00a f963 	bl	1600e <abort>
          ? tflite::micro::GetEvalInput(context, node, kDepthwiseConvBiasTensor)
    bd48:	4b64      	ldr	r3, [pc, #400]	; (bedc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x248>)
    bd4a:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    bd4c:	b14d      	cbz	r5, bd62 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xce>
  TFLITE_DCHECK(node != nullptr);
    bd4e:	b156      	cbz	r6, bd66 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xd2>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    bd50:	6d6a      	ldr	r2, [r5, #84]	; 0x54
    bd52:	6833      	ldr	r3, [r6, #0]
    bd54:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    bd58:	6859      	ldr	r1, [r3, #4]
    bd5a:	4628      	mov	r0, r5
    bd5c:	4790      	blx	r2
    bd5e:	4606      	mov	r6, r0
    bd60:	e7d3      	b.n	bd0a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x76>
  TFLITE_DCHECK(context != nullptr);
    bd62:	f00a f954 	bl	1600e <abort>
  TFLITE_DCHECK(node != nullptr);
    bd66:	f00a f952 	bl	1600e <abort>
          DepthwiseConvParamsFloat(params, data),
    bd6a:	464a      	mov	r2, r9
    bd6c:	4651      	mov	r1, sl
    bd6e:	a80a      	add	r0, sp, #40	; 0x28
    bd70:	f008 fcfc 	bl	1476c <_ZN6tflite24DepthwiseConvParamsFloatERK25TfLiteDepthwiseConvParamsRKNS_10OpDataConvE>
          tflite::micro::GetTensorShape(input),
    bd74:	4639      	mov	r1, r7
    bd76:	a81a      	add	r0, sp, #104	; 0x68
    bd78:	f008 fd72 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::DepthwiseConv(
    bd7c:	4638      	mov	r0, r7
    bd7e:	f007 ff86 	bl	13c8e <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    bd82:	4605      	mov	r5, r0
          tflite::micro::GetTensorShape(filter),
    bd84:	4641      	mov	r1, r8
    bd86:	a820      	add	r0, sp, #128	; 0x80
    bd88:	f008 fd6a 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::DepthwiseConv(
    bd8c:	4640      	mov	r0, r8
    bd8e:	f007 ff7e 	bl	13c8e <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    bd92:	4607      	mov	r7, r0
          tflite::micro::GetTensorShape(bias),
    bd94:	f10d 0898 	add.w	r8, sp, #152	; 0x98
    bd98:	4631      	mov	r1, r6
    bd9a:	4640      	mov	r0, r8
    bd9c:	f008 fd60 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::DepthwiseConv(
    bda0:	4630      	mov	r0, r6
    bda2:	f007 ff74 	bl	13c8e <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    bda6:	4606      	mov	r6, r0
          tflite::micro::GetTensorShape(output),
    bda8:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
    bdac:	4621      	mov	r1, r4
    bdae:	4648      	mov	r0, r9
    bdb0:	f008 fd56 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::DepthwiseConv(
    bdb4:	4620      	mov	r0, r4
    bdb6:	f007 ff70 	bl	13c9a <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
    bdba:	9004      	str	r0, [sp, #16]
    bdbc:	f8cd 900c 	str.w	r9, [sp, #12]
    bdc0:	9602      	str	r6, [sp, #8]
    bdc2:	f8cd 8004 	str.w	r8, [sp, #4]
    bdc6:	9700      	str	r7, [sp, #0]
    bdc8:	ab20      	add	r3, sp, #128	; 0x80
    bdca:	462a      	mov	r2, r5
    bdcc:	a91a      	add	r1, sp, #104	; 0x68
    bdce:	a80a      	add	r0, sp, #40	; 0x28
    bdd0:	f008 fa4e 	bl	14270 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf>
    if (size_ > kMaxSmallSize) {
    bdd4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
    bdd6:	2b05      	cmp	r3, #5
    bdd8:	dd03      	ble.n	bde2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x14e>
      delete[] dims_pointer_;
    bdda:	982d      	ldr	r0, [sp, #180]	; 0xb4
    bddc:	b108      	cbz	r0, bde2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x14e>
    bdde:	f00a f901 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    bde2:	9b26      	ldr	r3, [sp, #152]	; 0x98
    bde4:	2b05      	cmp	r3, #5
    bde6:	dd03      	ble.n	bdf0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x15c>
      delete[] dims_pointer_;
    bde8:	9827      	ldr	r0, [sp, #156]	; 0x9c
    bdea:	b108      	cbz	r0, bdf0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x15c>
    bdec:	f00a f8fa 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    bdf0:	9b20      	ldr	r3, [sp, #128]	; 0x80
    bdf2:	2b05      	cmp	r3, #5
    bdf4:	dd03      	ble.n	bdfe <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x16a>
      delete[] dims_pointer_;
    bdf6:	9821      	ldr	r0, [sp, #132]	; 0x84
    bdf8:	b108      	cbz	r0, bdfe <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x16a>
    bdfa:	f00a f8f3 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    bdfe:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    be00:	2b05      	cmp	r3, #5
    be02:	dd03      	ble.n	be0c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x178>
      delete[] dims_pointer_;
    be04:	981b      	ldr	r0, [sp, #108]	; 0x6c
    be06:	b108      	cbz	r0, be0c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x178>
    be08:	f00a f8ec 	bl	15fe4 <_ZdaPv>
  return kTfLiteOk;
    be0c:	2000      	movs	r0, #0
}
    be0e:	b04b      	add	sp, #300	; 0x12c
    be10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          DepthwiseConvParamsQuantized(params, data),
    be14:	464a      	mov	r2, r9
    be16:	4651      	mov	r1, sl
    be18:	a80a      	add	r0, sp, #40	; 0x28
    be1a:	f008 fc7e 	bl	1471a <_ZN6tflite28DepthwiseConvParamsQuantizedERK25TfLiteDepthwiseConvParamsRKNS_10OpDataConvE>
          data.per_channel_output_multiplier, data.per_channel_output_shift,
    be1e:	f8d9 a024 	ldr.w	sl, [r9, #36]	; 0x24
    be22:	f8d9 b028 	ldr.w	fp, [r9, #40]	; 0x28
          tflite::micro::GetTensorShape(input),
    be26:	4639      	mov	r1, r7
    be28:	a832      	add	r0, sp, #200	; 0xc8
    be2a:	f008 fd19 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::DepthwiseConvPerChannel(
    be2e:	4638      	mov	r0, r7
    be30:	f007 ff37 	bl	13ca2 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    be34:	9009      	str	r0, [sp, #36]	; 0x24
          tflite::micro::GetTensorShape(filter),
    be36:	af38      	add	r7, sp, #224	; 0xe0
    be38:	4641      	mov	r1, r8
    be3a:	4638      	mov	r0, r7
    be3c:	f008 fd10 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::DepthwiseConvPerChannel(
    be40:	4640      	mov	r0, r8
    be42:	f007 ff2e 	bl	13ca2 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    be46:	4605      	mov	r5, r0
          tflite::micro::GetTensorShape(bias),
    be48:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
    be4c:	4631      	mov	r1, r6
    be4e:	4640      	mov	r0, r8
    be50:	f008 fd06 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::DepthwiseConvPerChannel(
    be54:	4630      	mov	r0, r6
    be56:	f007 ff57 	bl	13d08 <_ZN6tflite5micro13GetTensorDataIiEEPKT_PK16TfLiteEvalTensor>
    be5a:	4606      	mov	r6, r0
          tflite::micro::GetTensorShape(output),
    be5c:	f50d 7988 	add.w	r9, sp, #272	; 0x110
    be60:	4621      	mov	r1, r4
    be62:	4648      	mov	r0, r9
    be64:	f008 fcfc 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::DepthwiseConvPerChannel(
    be68:	4620      	mov	r0, r4
    be6a:	f007 ff20 	bl	13cae <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
    be6e:	9006      	str	r0, [sp, #24]
    be70:	f8cd 9014 	str.w	r9, [sp, #20]
    be74:	9604      	str	r6, [sp, #16]
    be76:	f8cd 800c 	str.w	r8, [sp, #12]
    be7a:	9502      	str	r5, [sp, #8]
    be7c:	9701      	str	r7, [sp, #4]
    be7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    be80:	9300      	str	r3, [sp, #0]
    be82:	ab32      	add	r3, sp, #200	; 0xc8
    be84:	465a      	mov	r2, fp
    be86:	4651      	mov	r1, sl
    be88:	a80a      	add	r0, sp, #40	; 0x28
    be8a:	f7ff fbf9 	bl	b680 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa>
    if (size_ > kMaxSmallSize) {
    be8e:	9b44      	ldr	r3, [sp, #272]	; 0x110
    be90:	2b05      	cmp	r3, #5
    be92:	dd03      	ble.n	be9c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x208>
      delete[] dims_pointer_;
    be94:	9845      	ldr	r0, [sp, #276]	; 0x114
    be96:	b108      	cbz	r0, be9c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x208>
    be98:	f00a f8a4 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    be9c:	9b3e      	ldr	r3, [sp, #248]	; 0xf8
    be9e:	2b05      	cmp	r3, #5
    bea0:	dd03      	ble.n	beaa <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x216>
      delete[] dims_pointer_;
    bea2:	983f      	ldr	r0, [sp, #252]	; 0xfc
    bea4:	b108      	cbz	r0, beaa <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x216>
    bea6:	f00a f89d 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    beaa:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    beac:	2b05      	cmp	r3, #5
    beae:	dd03      	ble.n	beb8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x224>
      delete[] dims_pointer_;
    beb0:	9839      	ldr	r0, [sp, #228]	; 0xe4
    beb2:	b108      	cbz	r0, beb8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x224>
    beb4:	f00a f896 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    beb8:	9b32      	ldr	r3, [sp, #200]	; 0xc8
    beba:	2b05      	cmp	r3, #5
    bebc:	dd03      	ble.n	bec6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x232>
      delete[] dims_pointer_;
    bebe:	9833      	ldr	r0, [sp, #204]	; 0xcc
    bec0:	b108      	cbz	r0, bec6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x232>
    bec2:	f00a f88f 	bl	15fe4 <_ZdaPv>
  return kTfLiteOk;
    bec6:	2000      	movs	r0, #0
      break;
    bec8:	e7a1      	b.n	be0e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x17a>
    beca:	bf00      	nop
    becc:	00027190 	.word	0x00027190
    bed0:	0002718c 	.word	0x0002718c
    bed4:	00027194 	.word	0x00027194
    bed8:	00026f10 	.word	0x00026f10
    bedc:	00027188 	.word	0x00027188

0000bee0 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE>:

TfLiteStatus CalculateOpDataDepthwiseConv(
    TfLiteContext* context, TfLiteNode* node,
    const TfLiteDepthwiseConvParams& params, int width, int height,
    int filter_width, int filter_height, int out_width, int out_height,
    const TfLiteType data_type, OpDataConv* data) {
    bee0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    bee4:	b08f      	sub	sp, #60	; 0x3c
    bee6:	4604      	mov	r4, r0
    bee8:	460d      	mov	r5, r1
    beea:	4616      	mov	r6, r2
  bool has_bias = node->inputs->size == 3;
    beec:	6809      	ldr	r1, [r1, #0]
    beee:	6809      	ldr	r1, [r1, #0]
  // Check number of inputs/outputs
  TF_LITE_ENSURE(context, has_bias || node->inputs->size == 2);
    bef0:	2903      	cmp	r1, #3
    bef2:	d00a      	beq.n	bf0a <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x2a>
    bef4:	2902      	cmp	r1, #2
    bef6:	d008      	beq.n	bf0a <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x2a>
    bef8:	6945      	ldr	r5, [r0, #20]
    befa:	4b79      	ldr	r3, [pc, #484]	; (c0e0 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x200>)
    befc:	9300      	str	r3, [sp, #0]
    befe:	2357      	movs	r3, #87	; 0x57
    bf00:	4a78      	ldr	r2, [pc, #480]	; (c0e4 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x204>)
    bf02:	4979      	ldr	r1, [pc, #484]	; (c0e8 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x208>)
    bf04:	47a8      	blx	r5
    bf06:	2001      	movs	r0, #1
    bf08:	e011      	b.n	bf2e <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
  TF_LITE_ENSURE_EQ(context, node->outputs->size, 1);
    bf0a:	686a      	ldr	r2, [r5, #4]
    bf0c:	6812      	ldr	r2, [r2, #0]
    bf0e:	2a01      	cmp	r2, #1
    bf10:	d010      	beq.n	bf34 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x54>
    bf12:	6966      	ldr	r6, [r4, #20]
    bf14:	2501      	movs	r5, #1
    bf16:	9503      	str	r5, [sp, #12]
    bf18:	9202      	str	r2, [sp, #8]
    bf1a:	4b74      	ldr	r3, [pc, #464]	; (c0ec <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x20c>)
    bf1c:	9301      	str	r3, [sp, #4]
    bf1e:	4b74      	ldr	r3, [pc, #464]	; (c0f0 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x210>)
    bf20:	9300      	str	r3, [sp, #0]
    bf22:	2358      	movs	r3, #88	; 0x58
    bf24:	4a6f      	ldr	r2, [pc, #444]	; (c0e4 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x204>)
    bf26:	4973      	ldr	r1, [pc, #460]	; (c0f4 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x214>)
    bf28:	4620      	mov	r0, r4
    bf2a:	47b0      	blx	r6
    bf2c:	4628      	mov	r0, r5
  data->input_zero_point = input->params.zero_point;
  data->filter_zero_point = filter->params.zero_point;
  data->output_zero_point = output->params.zero_point;

  return kTfLiteOk;
}
    bf2e:	b00f      	add	sp, #60	; 0x3c
    bf30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  auto padding = params.padding;
    bf34:	f896 e000 	ldrb.w	lr, [r6]
      params.stride_height, params.stride_width, params.dilation_height_factor,
    bf38:	68b1      	ldr	r1, [r6, #8]
    bf3a:	6872      	ldr	r2, [r6, #4]
    bf3c:	f8d6 8018 	ldr.w	r8, [r6, #24]
  int effective_filter_size = (filter_size - 1) * dilation_rate + 1;
    bf40:	9817      	ldr	r0, [sp, #92]	; 0x5c
    bf42:	3801      	subs	r0, #1
    bf44:	6977      	ldr	r7, [r6, #20]
    bf46:	fb00 f007 	mul.w	r0, r0, r7
    bf4a:	f100 0901 	add.w	r9, r0, #1
  if (stride == 0) return 0;
    bf4e:	b1b2      	cbz	r2, bf7e <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x9e>
  switch (padding) {
    bf50:	f1be 0f01 	cmp.w	lr, #1
    bf54:	d005      	beq.n	bf62 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x82>
    bf56:	f1be 0f02 	cmp.w	lr, #2
    bf5a:	d009      	beq.n	bf70 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x90>
    bf5c:	f04f 0c00 	mov.w	ip, #0
    bf60:	e00e      	b.n	bf80 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xa0>
      return (image_size + stride - 1) / stride;
    bf62:	eb02 0c03 	add.w	ip, r2, r3
    bf66:	f10c 3cff 	add.w	ip, ip, #4294967295
    bf6a:	fb9c fcf2 	sdiv	ip, ip, r2
    bf6e:	e007      	b.n	bf80 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xa0>
      return (image_size + stride - effective_filter_size) / stride;
    bf70:	eb02 0c03 	add.w	ip, r2, r3
    bf74:	ebac 0c09 	sub.w	ip, ip, r9
    bf78:	fb9c fcf2 	sdiv	ip, ip, r2
    bf7c:	e000      	b.n	bf80 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xa0>
  if (stride == 0) return 0;
    bf7e:	4694      	mov	ip, r2
  int effective_filter_size = (filter_size - 1) * dilation_rate + 1;
    bf80:	9f18      	ldr	r7, [sp, #96]	; 0x60
    bf82:	3f01      	subs	r7, #1
    bf84:	fb07 f708 	mul.w	r7, r7, r8
    bf88:	3701      	adds	r7, #1
  if (stride == 0) return 0;
    bf8a:	b1c1      	cbz	r1, bfbe <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xde>
  switch (padding) {
    bf8c:	f1be 0f01 	cmp.w	lr, #1
    bf90:	d005      	beq.n	bf9e <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xbe>
    bf92:	f1be 0f02 	cmp.w	lr, #2
    bf96:	d00a      	beq.n	bfae <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xce>
    bf98:	f04f 0e00 	mov.w	lr, #0
    bf9c:	e010      	b.n	bfc0 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xe0>
      return (image_size + stride - 1) / stride;
    bf9e:	9816      	ldr	r0, [sp, #88]	; 0x58
    bfa0:	eb01 0e00 	add.w	lr, r1, r0
    bfa4:	f10e 3eff 	add.w	lr, lr, #4294967295
    bfa8:	fb9e fef1 	sdiv	lr, lr, r1
    bfac:	e008      	b.n	bfc0 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xe0>
      return (image_size + stride - effective_filter_size) / stride;
    bfae:	9816      	ldr	r0, [sp, #88]	; 0x58
    bfb0:	eb01 0e00 	add.w	lr, r1, r0
    bfb4:	ebae 0e07 	sub.w	lr, lr, r7
    bfb8:	fb9e fef1 	sdiv	lr, lr, r1
    bfbc:	e000      	b.n	bfc0 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xe0>
  if (stride == 0) return 0;
    bfbe:	468e      	mov	lr, r1
      ((out_size - 1) * stride + effective_filter_size - in_size);
    bfc0:	f10e 3eff 	add.w	lr, lr, #4294967295
    bfc4:	fb0e 7101 	mla	r1, lr, r1, r7
  int total_padding =
    bfc8:	9f16      	ldr	r7, [sp, #88]	; 0x58
    bfca:	1bc9      	subs	r1, r1, r7
  total_padding = total_padding > 0 ? total_padding : 0;
    bfcc:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
  *offset = total_padding % 2;
    bfd0:	f001 0701 	and.w	r7, r1, #1
  return total_padding / 2;
    bfd4:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
    bfd8:	1049      	asrs	r1, r1, #1
  padding_values.height =
    bfda:	910b      	str	r1, [sp, #44]	; 0x2c
  padding_values.height_offset = offset;
    bfdc:	970d      	str	r7, [sp, #52]	; 0x34
      ((out_size - 1) * stride + effective_filter_size - in_size);
    bfde:	f10c 3cff 	add.w	ip, ip, #4294967295
    bfe2:	fb0c 9202 	mla	r2, ip, r2, r9
  int total_padding =
    bfe6:	1ad2      	subs	r2, r2, r3
  total_padding = total_padding > 0 ? total_padding : 0;
    bfe8:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
  *offset = total_padding % 2;
    bfec:	f002 0301 	and.w	r3, r2, #1
  return total_padding / 2;
    bff0:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
    bff4:	1052      	asrs	r2, r2, #1
  padding_values.width =
    bff6:	920a      	str	r2, [sp, #40]	; 0x28
  padding_values.width_offset = offset;
    bff8:	930c      	str	r3, [sp, #48]	; 0x30
      padding, &out_height, &out_width);
    bffa:	ab0e      	add	r3, sp, #56	; 0x38
    bffc:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
    c000:	9f1c      	ldr	r7, [sp, #112]	; 0x70
    c002:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
  const TfLiteTensor* input = GetInput(context, node, kConvInputTensor);
    c006:	4b3c      	ldr	r3, [pc, #240]	; (c0f8 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x218>)
    c008:	681a      	ldr	r2, [r3, #0]
    c00a:	4629      	mov	r1, r5
    c00c:	4620      	mov	r0, r4
    c00e:	f007 fd7f 	bl	13b10 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    c012:	4607      	mov	r7, r0
    c014:	b320      	cbz	r0, c060 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x180>
  const TfLiteTensor* filter = GetInput(context, node, kConvWeightsTensor);
    c016:	4b39      	ldr	r3, [pc, #228]	; (c0fc <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x21c>)
    c018:	681a      	ldr	r2, [r3, #0]
    c01a:	4629      	mov	r1, r5
    c01c:	4620      	mov	r0, r4
    c01e:	f007 fd77 	bl	13b10 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, filter != nullptr);
    c022:	4680      	mov	r8, r0
    c024:	b330      	cbz	r0, c074 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x194>
      GetOptionalInputTensor(context, node, kConvBiasTensor);
    c026:	4b36      	ldr	r3, [pc, #216]	; (c100 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x220>)
    c028:	681a      	ldr	r2, [r3, #0]
    c02a:	4629      	mov	r1, r5
    c02c:	4620      	mov	r0, r4
    c02e:	f007 fdad 	bl	13b8c <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>
    c032:	4681      	mov	r9, r0
  TfLiteTensor* output = GetOutput(context, node, kConvOutputTensor);
    c034:	4b33      	ldr	r3, [pc, #204]	; (c104 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x224>)
    c036:	681a      	ldr	r2, [r3, #0]
    c038:	4629      	mov	r1, r5
    c03a:	4620      	mov	r0, r4
    c03c:	f007 fd87 	bl	13b4e <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    c040:	4605      	mov	r5, r0
    c042:	b308      	cbz	r0, c088 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1a8>
  if (data_type != kTfLiteFloat32) {
    c044:	f89d 306c 	ldrb.w	r3, [sp, #108]	; 0x6c
    c048:	2b01      	cmp	r3, #1
    c04a:	d127      	bne.n	c09c <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1bc>
  data->input_zero_point = input->params.zero_point;
    c04c:	693b      	ldr	r3, [r7, #16]
    c04e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    c050:	6113      	str	r3, [r2, #16]
  data->filter_zero_point = filter->params.zero_point;
    c052:	f8d8 3010 	ldr.w	r3, [r8, #16]
    c056:	6153      	str	r3, [r2, #20]
  data->output_zero_point = output->params.zero_point;
    c058:	692b      	ldr	r3, [r5, #16]
    c05a:	6193      	str	r3, [r2, #24]
  return kTfLiteOk;
    c05c:	2000      	movs	r0, #0
    c05e:	e766      	b.n	bf2e <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
  TF_LITE_ENSURE(context, input != nullptr);
    c060:	6965      	ldr	r5, [r4, #20]
    c062:	4b29      	ldr	r3, [pc, #164]	; (c108 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x228>)
    c064:	9300      	str	r3, [sp, #0]
    c066:	2362      	movs	r3, #98	; 0x62
    c068:	4a1e      	ldr	r2, [pc, #120]	; (c0e4 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x204>)
    c06a:	491f      	ldr	r1, [pc, #124]	; (c0e8 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x208>)
    c06c:	4620      	mov	r0, r4
    c06e:	47a8      	blx	r5
    c070:	2001      	movs	r0, #1
    c072:	e75c      	b.n	bf2e <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
  TF_LITE_ENSURE(context, filter != nullptr);
    c074:	6965      	ldr	r5, [r4, #20]
    c076:	4b25      	ldr	r3, [pc, #148]	; (c10c <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x22c>)
    c078:	9300      	str	r3, [sp, #0]
    c07a:	2364      	movs	r3, #100	; 0x64
    c07c:	4a19      	ldr	r2, [pc, #100]	; (c0e4 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x204>)
    c07e:	491a      	ldr	r1, [pc, #104]	; (c0e8 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x208>)
    c080:	4620      	mov	r0, r4
    c082:	47a8      	blx	r5
    c084:	2001      	movs	r0, #1
    c086:	e752      	b.n	bf2e <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
  TF_LITE_ENSURE(context, output != nullptr);
    c088:	6965      	ldr	r5, [r4, #20]
    c08a:	4b21      	ldr	r3, [pc, #132]	; (c110 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x230>)
    c08c:	9300      	str	r3, [sp, #0]
    c08e:	2368      	movs	r3, #104	; 0x68
    c090:	4a14      	ldr	r2, [pc, #80]	; (c0e4 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x204>)
    c092:	4915      	ldr	r1, [pc, #84]	; (c0e8 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x208>)
    c094:	4620      	mov	r0, r4
    c096:	47a8      	blx	r5
    c098:	2001      	movs	r0, #1
    c09a:	e748      	b.n	bf2e <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
    int output_channels = filter->dims->data[kDepthwiseConvQuantizedDimension];
    c09c:	f8d8 3008 	ldr.w	r3, [r8, #8]
    c0a0:	691b      	ldr	r3, [r3, #16]
    TF_LITE_ENSURE_STATUS(tflite::PopulateConvolutionQuantizationParams(
    c0a2:	3610      	adds	r6, #16
    c0a4:	9308      	str	r3, [sp, #32]
    c0a6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    c0a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    c0aa:	9307      	str	r3, [sp, #28]
    c0ac:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    c0ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    c0b0:	9306      	str	r3, [sp, #24]
    c0b2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    c0b4:	3330      	adds	r3, #48	; 0x30
    c0b6:	9305      	str	r3, [sp, #20]
    c0b8:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    c0ba:	332c      	adds	r3, #44	; 0x2c
    c0bc:	9304      	str	r3, [sp, #16]
    c0be:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    c0c0:	3320      	adds	r3, #32
    c0c2:	9303      	str	r3, [sp, #12]
    c0c4:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    c0c6:	331c      	adds	r3, #28
    c0c8:	9302      	str	r3, [sp, #8]
    c0ca:	9601      	str	r6, [sp, #4]
    c0cc:	9000      	str	r0, [sp, #0]
    c0ce:	464b      	mov	r3, r9
    c0d0:	4642      	mov	r2, r8
    c0d2:	4639      	mov	r1, r7
    c0d4:	4620      	mov	r0, r4
    c0d6:	f7fd f9d3 	bl	9480 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i>
    c0da:	2800      	cmp	r0, #0
    c0dc:	d0b6      	beq.n	c04c <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x16c>
    c0de:	e726      	b.n	bf2e <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
    c0e0:	00026f80 	.word	0x00026f80
    c0e4:	000270a8 	.word	0x000270a8
    c0e8:	000265a4 	.word	0x000265a4
    c0ec:	000275ec 	.word	0x000275ec
    c0f0:	00026fa4 	.word	0x00026fa4
    c0f4:	00026864 	.word	0x00026864
    c0f8:	0002709c 	.word	0x0002709c
    c0fc:	000270a4 	.word	0x000270a4
    c100:	00027098 	.word	0x00027098
    c104:	000270a0 	.word	0x000270a0
    c108:	00026fb8 	.word	0x00026fb8
    c10c:	00026fcc 	.word	0x00026fcc
    c110:	00026fe0 	.word	0x00026fe0

0000c114 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus DepthwiseConvPrepare(TfLiteContext* context, TfLiteNode* node) {
    c114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c118:	b08f      	sub	sp, #60	; 0x3c
  TFLITE_DCHECK(node->user_data != nullptr);
    c11a:	690e      	ldr	r6, [r1, #16]
    c11c:	2e00      	cmp	r6, #0
    c11e:	d051      	beq.n	c1c4 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xb0>
    c120:	4604      	mov	r4, r0
    c122:	460d      	mov	r5, r1
  TFLITE_DCHECK(node->builtin_data != nullptr);
    c124:	694f      	ldr	r7, [r1, #20]
    c126:	2f00      	cmp	r7, #0
    c128:	d04e      	beq.n	c1c8 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xb4>

  OpDataConv* data = static_cast<OpDataConv*>(node->user_data);
  const auto& params =
      *(static_cast<const TfLiteDepthwiseConvParams*>(node->builtin_data));

  TfLiteTensor* output = GetOutput(context, node, kDepthwiseConvOutputTensor);
    c12a:	2200      	movs	r2, #0
    c12c:	f007 fd0f 	bl	13b4e <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    c130:	4680      	mov	r8, r0
    c132:	2800      	cmp	r0, #0
    c134:	d04a      	beq.n	c1cc <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xb8>
  const TfLiteTensor* input =
      GetInput(context, node, kDepthwiseConvInputTensor);
    c136:	2200      	movs	r2, #0
    c138:	4629      	mov	r1, r5
    c13a:	4620      	mov	r0, r4
    c13c:	f007 fce8 	bl	13b10 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    c140:	4681      	mov	r9, r0
    c142:	2800      	cmp	r0, #0
    c144:	d050      	beq.n	c1e8 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xd4>
  const TfLiteTensor* filter =
      GetInput(context, node, kDepthwiseConvWeightsTensor);
    c146:	2201      	movs	r2, #1
    c148:	4629      	mov	r1, r5
    c14a:	4620      	mov	r0, r4
    c14c:	f007 fce0 	bl	13b10 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, filter != nullptr);
    c150:	4682      	mov	sl, r0
    c152:	2800      	cmp	r0, #0
    c154:	d053      	beq.n	c1fe <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xea>

  const int input_width = input->dims->data[2];
    c156:	f8d9 3008 	ldr.w	r3, [r9, #8]
    c15a:	68da      	ldr	r2, [r3, #12]
    c15c:	9209      	str	r2, [sp, #36]	; 0x24
  const int input_height = input->dims->data[1];
    c15e:	689b      	ldr	r3, [r3, #8]
    c160:	930a      	str	r3, [sp, #40]	; 0x28
  const int filter_width = filter->dims->data[2];
    c162:	6883      	ldr	r3, [r0, #8]
    c164:	68da      	ldr	r2, [r3, #12]
    c166:	920b      	str	r2, [sp, #44]	; 0x2c
  const int filter_height = filter->dims->data[1];
    c168:	689a      	ldr	r2, [r3, #8]
    c16a:	920c      	str	r2, [sp, #48]	; 0x30
  const int output_width = output->dims->data[2];
    c16c:	f8d8 2008 	ldr.w	r2, [r8, #8]
    c170:	68d1      	ldr	r1, [r2, #12]
    c172:	910d      	str	r1, [sp, #52]	; 0x34
  const int output_height = output->dims->data[1];
    c174:	f8d2 b008 	ldr.w	fp, [r2, #8]

  // Dynamically allocate per-channel quantization parameters.
  const int num_channels = filter->dims->data[kDepthwiseConvQuantizedDimension];
    c178:	691a      	ldr	r2, [r3, #16]
  data->per_channel_output_multiplier =
      static_cast<int32_t*>(context->AllocatePersistentBuffer(
    c17a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    c17c:	ea4f 0882 	mov.w	r8, r2, lsl #2
    c180:	4641      	mov	r1, r8
    c182:	4620      	mov	r0, r4
    c184:	4798      	blx	r3
  data->per_channel_output_multiplier =
    c186:	6270      	str	r0, [r6, #36]	; 0x24
          context, num_channels * sizeof(int32_t)));
  data->per_channel_output_shift =
      static_cast<int32_t*>(context->AllocatePersistentBuffer(
    c188:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    c18a:	4641      	mov	r1, r8
    c18c:	4620      	mov	r0, r4
    c18e:	4798      	blx	r3
  data->per_channel_output_shift =
    c190:	62b0      	str	r0, [r6, #40]	; 0x28
          context, num_channels * sizeof(int32_t)));

  // All per-channel quantized tensors need valid zero point and scale arrays.
  if (input->type == kTfLiteInt8) {
    c192:	f899 3000 	ldrb.w	r3, [r9]
    c196:	2b09      	cmp	r3, #9
    c198:	d16a      	bne.n	c270 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x15c>
    TF_LITE_ENSURE_EQ(context, filter->quantization.type,
    c19a:	f89a 8030 	ldrb.w	r8, [sl, #48]	; 0x30
    c19e:	f1b8 0f01 	cmp.w	r8, #1
    c1a2:	d037      	beq.n	c214 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x100>
    c1a4:	6966      	ldr	r6, [r4, #20]
    c1a6:	2501      	movs	r5, #1
    c1a8:	9503      	str	r5, [sp, #12]
    c1aa:	f8cd 8008 	str.w	r8, [sp, #8]
    c1ae:	4b3a      	ldr	r3, [pc, #232]	; (c298 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x184>)
    c1b0:	9301      	str	r3, [sp, #4]
    c1b2:	4b3a      	ldr	r3, [pc, #232]	; (c29c <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x188>)
    c1b4:	9300      	str	r3, [sp, #0]
    c1b6:	23a1      	movs	r3, #161	; 0xa1
    c1b8:	4a39      	ldr	r2, [pc, #228]	; (c2a0 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    c1ba:	493a      	ldr	r1, [pc, #232]	; (c2a4 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x190>)
    c1bc:	4620      	mov	r0, r4
    c1be:	47b0      	blx	r6
    c1c0:	46a8      	mov	r8, r5
    c1c2:	e00d      	b.n	c1e0 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xcc>
  TFLITE_DCHECK(node->user_data != nullptr);
    c1c4:	f009 ff23 	bl	1600e <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    c1c8:	f009 ff21 	bl	1600e <abort>
  TF_LITE_ENSURE(context, output != nullptr);
    c1cc:	6965      	ldr	r5, [r4, #20]
    c1ce:	4b36      	ldr	r3, [pc, #216]	; (c2a8 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x194>)
    c1d0:	9300      	str	r3, [sp, #0]
    c1d2:	2387      	movs	r3, #135	; 0x87
    c1d4:	4a32      	ldr	r2, [pc, #200]	; (c2a0 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    c1d6:	4935      	ldr	r1, [pc, #212]	; (c2ac <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x198>)
    c1d8:	4620      	mov	r0, r4
    c1da:	47a8      	blx	r5
    c1dc:	f04f 0801 	mov.w	r8, #1
  TF_LITE_ENSURE_STATUS(CalculateOpDataDepthwiseConv(
      context, node, params, input_width, input_height, filter_width,
      filter_height, output_width, output_height, input->type, data));

  return kTfLiteOk;
}
    c1e0:	4640      	mov	r0, r8
    c1e2:	b00f      	add	sp, #60	; 0x3c
    c1e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TF_LITE_ENSURE(context, input != nullptr);
    c1e8:	6965      	ldr	r5, [r4, #20]
    c1ea:	4b31      	ldr	r3, [pc, #196]	; (c2b0 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x19c>)
    c1ec:	9300      	str	r3, [sp, #0]
    c1ee:	238a      	movs	r3, #138	; 0x8a
    c1f0:	4a2b      	ldr	r2, [pc, #172]	; (c2a0 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    c1f2:	492e      	ldr	r1, [pc, #184]	; (c2ac <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x198>)
    c1f4:	4620      	mov	r0, r4
    c1f6:	47a8      	blx	r5
    c1f8:	f04f 0801 	mov.w	r8, #1
    c1fc:	e7f0      	b.n	c1e0 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xcc>
  TF_LITE_ENSURE(context, filter != nullptr);
    c1fe:	6965      	ldr	r5, [r4, #20]
    c200:	4b2c      	ldr	r3, [pc, #176]	; (c2b4 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x1a0>)
    c202:	9300      	str	r3, [sp, #0]
    c204:	238d      	movs	r3, #141	; 0x8d
    c206:	4a26      	ldr	r2, [pc, #152]	; (c2a0 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    c208:	4928      	ldr	r1, [pc, #160]	; (c2ac <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x198>)
    c20a:	4620      	mov	r0, r4
    c20c:	47a8      	blx	r5
    c20e:	f04f 0801 	mov.w	r8, #1
    c212:	e7e5      	b.n	c1e0 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xcc>
    const auto* affine_quantization =
    c214:	f8da 2034 	ldr.w	r2, [sl, #52]	; 0x34
    TFLITE_DCHECK(affine_quantization != nullptr);
    c218:	b1a2      	cbz	r2, c244 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x130>
    TFLITE_DCHECK(affine_quantization->scale != nullptr);
    c21a:	6811      	ldr	r1, [r2, #0]
    c21c:	b1a1      	cbz	r1, c248 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x134>
    TFLITE_DCHECK(affine_quantization->zero_point != nullptr);
    c21e:	6850      	ldr	r0, [r2, #4]
    c220:	b1a0      	cbz	r0, c24c <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x138>
    TF_LITE_ENSURE(
    c222:	680a      	ldr	r2, [r1, #0]
    c224:	2a01      	cmp	r2, #1
    c226:	d013      	beq.n	c250 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x13c>
    c228:	f8da 1008 	ldr.w	r1, [sl, #8]
    c22c:	6909      	ldr	r1, [r1, #16]
    c22e:	428a      	cmp	r2, r1
    c230:	d00e      	beq.n	c250 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x13c>
    c232:	6965      	ldr	r5, [r4, #20]
    c234:	4b20      	ldr	r3, [pc, #128]	; (c2b8 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x1a4>)
    c236:	9300      	str	r3, [sp, #0]
    c238:	23aa      	movs	r3, #170	; 0xaa
    c23a:	4a19      	ldr	r2, [pc, #100]	; (c2a0 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    c23c:	491b      	ldr	r1, [pc, #108]	; (c2ac <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x198>)
    c23e:	4620      	mov	r0, r4
    c240:	47a8      	blx	r5
    c242:	e7cd      	b.n	c1e0 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xcc>
    TFLITE_DCHECK(affine_quantization != nullptr);
    c244:	f009 fee3 	bl	1600e <abort>
    TFLITE_DCHECK(affine_quantization->scale != nullptr);
    c248:	f009 fee1 	bl	1600e <abort>
    TFLITE_DCHECK(affine_quantization->zero_point != nullptr);
    c24c:	f009 fedf 	bl	1600e <abort>
    TF_LITE_ENSURE_EQ(context, affine_quantization->scale->size,
    c250:	6801      	ldr	r1, [r0, #0]
    c252:	428a      	cmp	r2, r1
    c254:	d00c      	beq.n	c270 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x15c>
    c256:	6965      	ldr	r5, [r4, #20]
    c258:	9103      	str	r1, [sp, #12]
    c25a:	9202      	str	r2, [sp, #8]
    c25c:	4b17      	ldr	r3, [pc, #92]	; (c2bc <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x1a8>)
    c25e:	9301      	str	r3, [sp, #4]
    c260:	4b17      	ldr	r3, [pc, #92]	; (c2c0 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x1ac>)
    c262:	9300      	str	r3, [sp, #0]
    c264:	23af      	movs	r3, #175	; 0xaf
    c266:	4a0e      	ldr	r2, [pc, #56]	; (c2a0 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    c268:	490e      	ldr	r1, [pc, #56]	; (c2a4 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x190>)
    c26a:	4620      	mov	r0, r4
    c26c:	47a8      	blx	r5
    c26e:	e7b7      	b.n	c1e0 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xcc>
  TF_LITE_ENSURE_STATUS(CalculateOpDataDepthwiseConv(
    c270:	9606      	str	r6, [sp, #24]
    c272:	9305      	str	r3, [sp, #20]
    c274:	f8cd b010 	str.w	fp, [sp, #16]
    c278:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    c27a:	9303      	str	r3, [sp, #12]
    c27c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    c27e:	9302      	str	r3, [sp, #8]
    c280:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    c282:	9301      	str	r3, [sp, #4]
    c284:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    c286:	9300      	str	r3, [sp, #0]
    c288:	9b09      	ldr	r3, [sp, #36]	; 0x24
    c28a:	463a      	mov	r2, r7
    c28c:	4629      	mov	r1, r5
    c28e:	4620      	mov	r0, r4
    c290:	f7ff fe26 	bl	bee0 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE>
    c294:	4680      	mov	r8, r0
    c296:	e7a3      	b.n	c1e0 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xcc>
    c298:	00026880 	.word	0x00026880
    c29c:	000268b8 	.word	0x000268b8
    c2a0:	000270a8 	.word	0x000270a8
    c2a4:	00026864 	.word	0x00026864
    c2a8:	00026fe0 	.word	0x00026fe0
    c2ac:	000265a4 	.word	0x000265a4
    c2b0:	00026fb8 	.word	0x00026fb8
    c2b4:	00026fcc 	.word	0x00026fcc
    c2b8:	00027104 	.word	0x00027104
    c2bc:	00027070 	.word	0x00027070
    c2c0:	0002696c 	.word	0x0002696c

0000c2c4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode>:
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
  return context->AllocatePersistentBuffer(context,
                                           sizeof(OpDataFullyConnected));
}

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
    c2c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    c2c8:	b084      	sub	sp, #16
  TFLITE_DCHECK(node->user_data != nullptr);
    c2ca:	690d      	ldr	r5, [r1, #16]
    c2cc:	b37d      	cbz	r5, c32e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x6a>
    c2ce:	4607      	mov	r7, r0
    c2d0:	460c      	mov	r4, r1
  TFLITE_DCHECK(node->builtin_data != nullptr);
    c2d2:	694e      	ldr	r6, [r1, #20]
    c2d4:	b36e      	cbz	r6, c332 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x6e>
  auto* data = static_cast<OpDataFullyConnected*>(node->user_data);
  const auto params =
      static_cast<const TfLiteFullyConnectedParams*>(node->builtin_data);

  const TfLiteTensor* input =
      GetInput(context, node, kFullyConnectedInputTensor);
    c2d6:	4b38      	ldr	r3, [pc, #224]	; (c3b8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xf4>)
    c2d8:	681a      	ldr	r2, [r3, #0]
    c2da:	f007 fc19 	bl	13b10 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    c2de:	4681      	mov	r9, r0
    c2e0:	b348      	cbz	r0, c336 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x72>
  const TfLiteTensor* filter =
      GetInput(context, node, kFullyConnectedWeightsTensor);
    c2e2:	4b36      	ldr	r3, [pc, #216]	; (c3bc <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xf8>)
    c2e4:	681a      	ldr	r2, [r3, #0]
    c2e6:	4621      	mov	r1, r4
    c2e8:	4638      	mov	r0, r7
    c2ea:	f007 fc11 	bl	13b10 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, filter != nullptr);
    c2ee:	4682      	mov	sl, r0
    c2f0:	b368      	cbz	r0, c34e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x8a>
  const TfLiteTensor* bias =
      GetOptionalInputTensor(context, node, kFullyConnectedBiasTensor);
    c2f2:	4b33      	ldr	r3, [pc, #204]	; (c3c0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xfc>)
    c2f4:	681a      	ldr	r2, [r3, #0]
    c2f6:	4621      	mov	r1, r4
    c2f8:	4638      	mov	r0, r7
    c2fa:	f007 fc47 	bl	13b8c <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>
    c2fe:	4680      	mov	r8, r0
  TfLiteTensor* output = GetOutput(context, node, kFullyConnectedOutputTensor);
    c300:	4b30      	ldr	r3, [pc, #192]	; (c3c4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x100>)
    c302:	681a      	ldr	r2, [r3, #0]
    c304:	4621      	mov	r1, r4
    c306:	4638      	mov	r0, r7
    c308:	f007 fc21 	bl	13b4e <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    c30c:	4604      	mov	r4, r0
    c30e:	b340      	cbz	r0, c362 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x9e>

  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
    c310:	f899 0000 	ldrb.w	r0, [r9]
    c314:	7823      	ldrb	r3, [r4, #0]
    c316:	4298      	cmp	r0, r3
    c318:	d12d      	bne.n	c376 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xb2>
  TF_LITE_ENSURE_MSG(context, input->type == filter->type,
    c31a:	f89a 3000 	ldrb.w	r3, [sl]
    c31e:	4298      	cmp	r0, r3
    c320:	d03d      	beq.n	c39e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xda>
    c322:	697b      	ldr	r3, [r7, #20]
    c324:	4928      	ldr	r1, [pc, #160]	; (c3c8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x104>)
    c326:	4638      	mov	r0, r7
    c328:	4798      	blx	r3
    c32a:	2001      	movs	r0, #1
    c32c:	e00c      	b.n	c348 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
  TFLITE_DCHECK(node->user_data != nullptr);
    c32e:	f009 fe6e 	bl	1600e <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    c332:	f009 fe6c 	bl	1600e <abort>
  TF_LITE_ENSURE(context, input != nullptr);
    c336:	697c      	ldr	r4, [r7, #20]
    c338:	4b24      	ldr	r3, [pc, #144]	; (c3cc <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x108>)
    c33a:	9300      	str	r3, [sp, #0]
    c33c:	232f      	movs	r3, #47	; 0x2f
    c33e:	4a24      	ldr	r2, [pc, #144]	; (c3d0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
    c340:	4924      	ldr	r1, [pc, #144]	; (c3d4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x110>)
    c342:	4638      	mov	r0, r7
    c344:	47a0      	blx	r4
    c346:	2001      	movs	r0, #1
                     "Hybrid models are not supported on TFLite Micro.");

  return CalculateOpDataFullyConnected(context, params->activation, input->type,
                                       input, filter, bias, output, data);
}
    c348:	b004      	add	sp, #16
    c34a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  TF_LITE_ENSURE(context, filter != nullptr);
    c34e:	697c      	ldr	r4, [r7, #20]
    c350:	4b21      	ldr	r3, [pc, #132]	; (c3d8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x114>)
    c352:	9300      	str	r3, [sp, #0]
    c354:	2332      	movs	r3, #50	; 0x32
    c356:	4a1e      	ldr	r2, [pc, #120]	; (c3d0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
    c358:	491e      	ldr	r1, [pc, #120]	; (c3d4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x110>)
    c35a:	4638      	mov	r0, r7
    c35c:	47a0      	blx	r4
    c35e:	2001      	movs	r0, #1
    c360:	e7f2      	b.n	c348 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
  TF_LITE_ENSURE(context, output != nullptr);
    c362:	697c      	ldr	r4, [r7, #20]
    c364:	4b1d      	ldr	r3, [pc, #116]	; (c3dc <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x118>)
    c366:	9300      	str	r3, [sp, #0]
    c368:	2336      	movs	r3, #54	; 0x36
    c36a:	4a19      	ldr	r2, [pc, #100]	; (c3d0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
    c36c:	4919      	ldr	r1, [pc, #100]	; (c3d4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x110>)
    c36e:	4638      	mov	r0, r7
    c370:	47a0      	blx	r4
    c372:	2001      	movs	r0, #1
    c374:	e7e8      	b.n	c348 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
    c376:	697e      	ldr	r6, [r7, #20]
    c378:	f7fc fe34 	bl	8fe4 <TfLiteTypeGetName>
    c37c:	4605      	mov	r5, r0
    c37e:	7820      	ldrb	r0, [r4, #0]
    c380:	f7fc fe30 	bl	8fe4 <TfLiteTypeGetName>
    c384:	9003      	str	r0, [sp, #12]
    c386:	9502      	str	r5, [sp, #8]
    c388:	4b15      	ldr	r3, [pc, #84]	; (c3e0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x11c>)
    c38a:	9301      	str	r3, [sp, #4]
    c38c:	4b15      	ldr	r3, [pc, #84]	; (c3e4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x120>)
    c38e:	9300      	str	r3, [sp, #0]
    c390:	2338      	movs	r3, #56	; 0x38
    c392:	4a0f      	ldr	r2, [pc, #60]	; (c3d0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
    c394:	4914      	ldr	r1, [pc, #80]	; (c3e8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x124>)
    c396:	4638      	mov	r0, r7
    c398:	47b0      	blx	r6
    c39a:	2001      	movs	r0, #1
    c39c:	e7d4      	b.n	c348 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
  return CalculateOpDataFullyConnected(context, params->activation, input->type,
    c39e:	7831      	ldrb	r1, [r6, #0]
    c3a0:	9503      	str	r5, [sp, #12]
    c3a2:	9402      	str	r4, [sp, #8]
    c3a4:	f8cd 8004 	str.w	r8, [sp, #4]
    c3a8:	f8cd a000 	str.w	sl, [sp]
    c3ac:	464b      	mov	r3, r9
    c3ae:	4602      	mov	r2, r0
    c3b0:	4638      	mov	r0, r7
    c3b2:	f008 fa13 	bl	147dc <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE>
                                       input, filter, bias, output, data);
    c3b6:	e7c7      	b.n	c348 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
    c3b8:	00027298 	.word	0x00027298
    c3bc:	000272a0 	.word	0x000272a0
    c3c0:	00027294 	.word	0x00027294
    c3c4:	0002729c 	.word	0x0002729c
    c3c8:	0002720c 	.word	0x0002720c
    c3cc:	00026fb8 	.word	0x00026fb8
    c3d0:	00027198 	.word	0x00027198
    c3d4:	000265a4 	.word	0x000265a4
    c3d8:	00026fcc 	.word	0x00026fcc
    c3dc:	00026fe0 	.word	0x00026fe0
    c3e0:	00026e78 	.word	0x00026e78
    c3e4:	00026e88 	.word	0x00026e88
    c3e8:	000271f0 	.word	0x000271f0

0000c3ec <_ZN6tflite24Register_FULLY_CONNECTEDEv>:
  return kTfLiteOk;
}

}  // namespace

TfLiteRegistration Register_FULLY_CONNECTED() {
    c3ec:	b470      	push	{r4, r5, r6}
    c3ee:	4606      	mov	r6, r0
          /*prepare=*/Prepare,
          /*invoke=*/Eval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    c3f0:	4604      	mov	r4, r0
    c3f2:	4d05      	ldr	r5, [pc, #20]	; (c408 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x1c>)
    c3f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    c3f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    c3f8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    c3fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    c400:	4630      	mov	r0, r6
    c402:	bc70      	pop	{r4, r5, r6}
    c404:	4770      	bx	lr
    c406:	bf00      	nop
    c408:	00016f20 	.word	0x00016f20

0000c40c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
    c40c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c410:	b0cf      	sub	sp, #316	; 0x13c
  TFLITE_DCHECK(node->builtin_data != nullptr);
    c412:	f8d1 a014 	ldr.w	sl, [r1, #20]
    c416:	f1ba 0f00 	cmp.w	sl, #0
    c41a:	d04c      	beq.n	c4b6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xaa>
    c41c:	4604      	mov	r4, r0
    c41e:	460e      	mov	r6, r1
      tflite::micro::GetEvalInput(context, node, kFullyConnectedInputTensor);
    c420:	4ba5      	ldr	r3, [pc, #660]	; (c6b8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ac>)
    c422:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    c424:	2800      	cmp	r0, #0
    c426:	d048      	beq.n	c4ba <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xae>
  TFLITE_DCHECK(node != nullptr);
    c428:	2e00      	cmp	r6, #0
    c42a:	d048      	beq.n	c4be <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb2>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    c42c:	6d42      	ldr	r2, [r0, #84]	; 0x54
    c42e:	6833      	ldr	r3, [r6, #0]
    c430:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    c434:	6859      	ldr	r1, [r3, #4]
    c436:	4790      	blx	r2
    c438:	4680      	mov	r8, r0
      tflite::micro::GetEvalInput(context, node, kFullyConnectedWeightsTensor);
    c43a:	4ba0      	ldr	r3, [pc, #640]	; (c6bc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2b0>)
    c43c:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    c43e:	2c00      	cmp	r4, #0
    c440:	d03f      	beq.n	c4c2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb6>
  TFLITE_DCHECK(node != nullptr);
    c442:	2e00      	cmp	r6, #0
    c444:	d03f      	beq.n	c4c6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xba>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    c446:	6d62      	ldr	r2, [r4, #84]	; 0x54
    c448:	6833      	ldr	r3, [r6, #0]
    c44a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    c44e:	6859      	ldr	r1, [r3, #4]
    c450:	4620      	mov	r0, r4
    c452:	4790      	blx	r2
    c454:	4681      	mov	r9, r0
      tflite::micro::GetEvalInput(context, node, kFullyConnectedBiasTensor);
    c456:	4b9a      	ldr	r3, [pc, #616]	; (c6c0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2b4>)
    c458:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    c45a:	2c00      	cmp	r4, #0
    c45c:	d035      	beq.n	c4ca <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xbe>
  TFLITE_DCHECK(node != nullptr);
    c45e:	2e00      	cmp	r6, #0
    c460:	d035      	beq.n	c4ce <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xc2>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    c462:	6d62      	ldr	r2, [r4, #84]	; 0x54
    c464:	6833      	ldr	r3, [r6, #0]
    c466:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    c46a:	6859      	ldr	r1, [r3, #4]
    c46c:	4620      	mov	r0, r4
    c46e:	4790      	blx	r2
    c470:	4607      	mov	r7, r0
      tflite::micro::GetEvalOutput(context, node, kFullyConnectedOutputTensor);
    c472:	4b94      	ldr	r3, [pc, #592]	; (c6c4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2b8>)
    c474:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    c476:	b364      	cbz	r4, c4d2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xc6>
  TFLITE_DCHECK(node != nullptr);
    c478:	b36e      	cbz	r6, c4d6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xca>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    c47a:	6d62      	ldr	r2, [r4, #84]	; 0x54
    c47c:	6873      	ldr	r3, [r6, #4]
    c47e:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    c482:	6859      	ldr	r1, [r3, #4]
    c484:	4620      	mov	r0, r4
    c486:	4790      	blx	r2
    c488:	4605      	mov	r5, r0
  TFLITE_DCHECK(node->user_data != nullptr);
    c48a:	6931      	ldr	r1, [r6, #16]
    c48c:	b329      	cbz	r1, c4da <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xce>
  switch (input->type) {
    c48e:	f898 0008 	ldrb.w	r0, [r8, #8]
    c492:	2801      	cmp	r0, #1
    c494:	d023      	beq.n	c4de <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xd2>
    c496:	2809      	cmp	r0, #9
    c498:	f000 8136 	beq.w	c708 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2fc>
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
    c49c:	6965      	ldr	r5, [r4, #20]
    c49e:	f7fc fda1 	bl	8fe4 <TfLiteTypeGetName>
    c4a2:	4602      	mov	r2, r0
    c4a4:	f898 3008 	ldrb.w	r3, [r8, #8]
    c4a8:	4987      	ldr	r1, [pc, #540]	; (c6c8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2bc>)
    c4aa:	4620      	mov	r0, r4
    c4ac:	47a8      	blx	r5
      return kTfLiteError;
    c4ae:	2001      	movs	r0, #1
}
    c4b0:	b04f      	add	sp, #316	; 0x13c
    c4b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TFLITE_DCHECK(node->builtin_data != nullptr);
    c4b6:	f009 fdaa 	bl	1600e <abort>
  TFLITE_DCHECK(context != nullptr);
    c4ba:	f009 fda8 	bl	1600e <abort>
  TFLITE_DCHECK(node != nullptr);
    c4be:	f009 fda6 	bl	1600e <abort>
  TFLITE_DCHECK(context != nullptr);
    c4c2:	f009 fda4 	bl	1600e <abort>
  TFLITE_DCHECK(node != nullptr);
    c4c6:	f009 fda2 	bl	1600e <abort>
  TFLITE_DCHECK(context != nullptr);
    c4ca:	f009 fda0 	bl	1600e <abort>
  TFLITE_DCHECK(node != nullptr);
    c4ce:	f009 fd9e 	bl	1600e <abort>
  TFLITE_DCHECK(context != nullptr);
    c4d2:	f009 fd9c 	bl	1600e <abort>
  TFLITE_DCHECK(node != nullptr);
    c4d6:	f009 fd9a 	bl	1600e <abort>
  TFLITE_DCHECK(node->user_data != nullptr);
    c4da:	f009 fd98 	bl	1600e <abort>
          FullyConnectedParamsFloat(params->activation),
    c4de:	f89a 1000 	ldrb.w	r1, [sl]
    c4e2:	a812      	add	r0, sp, #72	; 0x48
    c4e4:	f008 f9b1 	bl	1484a <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation>
          tflite::micro::GetTensorShape(input),
    c4e8:	4641      	mov	r1, r8
    c4ea:	a81c      	add	r0, sp, #112	; 0x70
    c4ec:	f008 f9b8 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
    c4f0:	4640      	mov	r0, r8
    c4f2:	f007 fbcc 	bl	13c8e <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    c4f6:	9001      	str	r0, [sp, #4]
          tflite::micro::GetTensorShape(filter),
    c4f8:	4649      	mov	r1, r9
    c4fa:	a822      	add	r0, sp, #136	; 0x88
    c4fc:	f008 f9b0 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
    c500:	4648      	mov	r0, r9
    c502:	f007 fbc4 	bl	13c8e <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    c506:	9002      	str	r0, [sp, #8]
          tflite::micro::GetTensorShape(bias),
    c508:	4639      	mov	r1, r7
    c50a:	a828      	add	r0, sp, #160	; 0xa0
    c50c:	f008 f9a8 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
    c510:	4638      	mov	r0, r7
    c512:	f007 fbbc 	bl	13c8e <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    c516:	4606      	mov	r6, r0
          tflite::micro::GetTensorShape(output),
    c518:	4629      	mov	r1, r5
    c51a:	a82e      	add	r0, sp, #184	; 0xb8
    c51c:	f008 f9a0 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
    c520:	4628      	mov	r0, r5
    c522:	f007 fbba 	bl	13c9a <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
    c526:	9003      	str	r0, [sp, #12]
    const FullyConnectedParams& params, const RuntimeShape& input_shape,
    const float* input_data, const RuntimeShape& weights_shape,
    const float* weights_data, const RuntimeShape& bias_shape,
    const float* bias_data, const RuntimeShape& output_shape,
    float* output_data) {
  const float output_activation_min = params.float_activation_min;
    c528:	9b19      	ldr	r3, [sp, #100]	; 0x64
    c52a:	9304      	str	r3, [sp, #16]
  const float output_activation_max = params.float_activation_max;
    c52c:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
  inline int32_t DimensionsCount() const { return size_; }
    c530:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
    c532:	9922      	ldr	r1, [sp, #136]	; 0x88
    c534:	461c      	mov	r4, r3
// Data is required to be contiguous, and so many operators can use either the
// full array flat size or the flat size with one dimension skipped (commonly
// the depth).
inline int FlatSizeSkipDim(const RuntimeShape& shape, int skip_dim) {
  const int dims_count = shape.DimensionsCount();
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    c536:	1e5a      	subs	r2, r3, #1
    c538:	d405      	bmi.n	c546 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x13a>
    c53a:	429a      	cmp	r2, r3
    c53c:	da03      	bge.n	c546 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x13a>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    c53e:	2b05      	cmp	r3, #5
    c540:	dd03      	ble.n	c54a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x13e>
    c542:	9d2f      	ldr	r5, [sp, #188]	; 0xbc
    c544:	e002      	b.n	c54c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x140>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    c546:	f009 fd62 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    c54a:	ad2f      	add	r5, sp, #188	; 0xbc
  const auto* dims_data = shape.DimsData();
  int flat_size = 1;
  for (int i = 0; i < dims_count; ++i) {
    c54c:	2300      	movs	r3, #0
  int flat_size = 1;
    c54e:	f04f 0801 	mov.w	r8, #1
    c552:	e004      	b.n	c55e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x152>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    c554:	f855 0023 	ldr.w	r0, [r5, r3, lsl #2]
    c558:	fb00 f808 	mul.w	r8, r0, r8
  for (int i = 0; i < dims_count; ++i) {
    c55c:	3301      	adds	r3, #1
    c55e:	429c      	cmp	r4, r3
    c560:	dd03      	ble.n	c56a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x15e>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    c562:	429a      	cmp	r2, r3
    c564:	d1f6      	bne.n	c554 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x148>
    c566:	2001      	movs	r0, #1
    c568:	e7f6      	b.n	c558 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x14c>
    TFLITE_DCHECK_GE(i, 0);
    c56a:	1e8b      	subs	r3, r1, #2
    c56c:	d433      	bmi.n	c5d6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ca>
    TFLITE_DCHECK_LT(i, size_);
    c56e:	9822      	ldr	r0, [sp, #136]	; 0x88
    c570:	4283      	cmp	r3, r0
    c572:	da32      	bge.n	c5da <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ce>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c574:	2805      	cmp	r0, #5
    c576:	dd32      	ble.n	c5de <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1d2>
    c578:	9823      	ldr	r0, [sp, #140]	; 0x8c
    c57a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    c57e:	2a00      	cmp	r2, #0
    c580:	db33      	blt.n	c5ea <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1de>
    TFLITE_DCHECK_LT(i, size_);
    c582:	982e      	ldr	r0, [sp, #184]	; 0xb8
    c584:	4282      	cmp	r2, r0
    c586:	da32      	bge.n	c5ee <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1e2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c588:	2805      	cmp	r0, #5
    c58a:	dd32      	ble.n	c5f2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1e6>
    c58c:	982f      	ldr	r0, [sp, #188]	; 0xbc
    c58e:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    c592:	4298      	cmp	r0, r3
    c594:	d133      	bne.n	c5fe <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1f2>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    c596:	934d      	str	r3, [sp, #308]	; 0x134
    TFLITE_DCHECK_GE(i, 0);
    c598:	2a00      	cmp	r2, #0
    c59a:	db32      	blt.n	c602 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1f6>
    TFLITE_DCHECK_LT(i, size_);
    c59c:	982e      	ldr	r0, [sp, #184]	; 0xb8
    c59e:	4282      	cmp	r2, r0
    c5a0:	da31      	bge.n	c606 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1fa>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c5a2:	2805      	cmp	r0, #5
    c5a4:	dd31      	ble.n	c60a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1fe>
    c5a6:	982f      	ldr	r0, [sp, #188]	; 0xbc
    c5a8:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    c5ac:	924c      	str	r2, [sp, #304]	; 0x130
      if (__b < __a)
    c5ae:	4293      	cmp	r3, r2
    c5b0:	dc31      	bgt.n	c616 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x20a>
      return __a;
    c5b2:	ab4d      	add	r3, sp, #308	; 0x134
    c5b4:	f8d3 b000 	ldr.w	fp, [r3]
    TFLITE_DCHECK_GE(i, 0);
    c5b8:	3901      	subs	r1, #1
    c5ba:	d42e      	bmi.n	c61a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x20e>
    TFLITE_DCHECK_LT(i, size_);
    c5bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
    c5be:	4299      	cmp	r1, r3
    c5c0:	da2d      	bge.n	c61e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x212>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c5c2:	2b05      	cmp	r3, #5
    c5c4:	dd2d      	ble.n	c622 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x216>
    c5c6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    c5c8:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
  const int weights_dims_count = weights_shape.DimensionsCount();
  const int batches = FlatSizeSkipDim(output_shape, output_dims_count - 1);
  const int output_depth = MatchingDim(weights_shape, weights_dims_count - 2,
                                       output_shape, output_dims_count - 1);
  const int accum_depth = weights_shape.Dims(weights_dims_count - 1);
  for (int b = 0; b < batches; ++b) {
    c5cc:	2700      	movs	r7, #0
    c5ce:	f8cd 8014 	str.w	r8, [sp, #20]
    c5d2:	46b0      	mov	r8, r6
    c5d4:	e06a      	b.n	c6ac <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2a0>
    TFLITE_DCHECK_GE(i, 0);
    c5d6:	f009 fd1a 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    c5da:	f009 fd18 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c5de:	a84e      	add	r0, sp, #312	; 0x138
    c5e0:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    c5e4:	f853 3cac 	ldr.w	r3, [r3, #-172]
    c5e8:	e7c9      	b.n	c57e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x172>
    TFLITE_DCHECK_GE(i, 0);
    c5ea:	f009 fd10 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    c5ee:	f009 fd0e 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c5f2:	a84e      	add	r0, sp, #312	; 0x138
    c5f4:	eb00 0082 	add.w	r0, r0, r2, lsl #2
    c5f8:	f850 0c7c 	ldr.w	r0, [r0, #-124]
    c5fc:	e7c9      	b.n	c592 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x186>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    c5fe:	f009 fd06 	bl	1600e <abort>
    TFLITE_DCHECK_GE(i, 0);
    c602:	f009 fd04 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    c606:	f009 fd02 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c60a:	a84e      	add	r0, sp, #312	; 0x138
    c60c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
    c610:	f852 2c7c 	ldr.w	r2, [r2, #-124]
    c614:	e7ca      	b.n	c5ac <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1a0>
	return __b;
    c616:	ab4c      	add	r3, sp, #304	; 0x130
    c618:	e7cc      	b.n	c5b4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1a8>
    TFLITE_DCHECK_GE(i, 0);
    c61a:	f009 fcf8 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    c61e:	f009 fcf6 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c622:	ab4e      	add	r3, sp, #312	; 0x138
    c624:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    c628:	f851 9cac 	ldr.w	r9, [r1, #-172]
    c62c:	e7ce      	b.n	c5cc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1c0>
    for (int out_c = 0; out_c < output_depth; ++out_c) {
      float total = 0.f;
      for (int d = 0; d < accum_depth; ++d) {
        total += input_data[b * accum_depth + d] *
    c62e:	fb09 6307 	mla	r3, r9, r7, r6
                 weights_data[out_c * accum_depth + d];
    c632:	fb09 6204 	mla	r2, r9, r4, r6
        total += input_data[b * accum_depth + d] *
    c636:	9902      	ldr	r1, [sp, #8]
    c638:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
    c63c:	9a01      	ldr	r2, [sp, #4]
    c63e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
    c642:	f7f4 fb89 	bl	d58 <__aeabi_fmul>
    c646:	4601      	mov	r1, r0
    c648:	4628      	mov	r0, r5
    c64a:	f7f4 fa7d 	bl	b48 <__addsf3>
    c64e:	4605      	mov	r5, r0
      for (int d = 0; d < accum_depth; ++d) {
    c650:	3601      	adds	r6, #1
    c652:	454e      	cmp	r6, r9
    c654:	dbeb      	blt.n	c62e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x222>
      }
      float bias_value = 0.0f;
      if (bias_data) {
    c656:	f1b8 0f00 	cmp.w	r8, #0
    c65a:	d020      	beq.n	c69e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x292>
        bias_value = bias_data[out_c];
    c65c:	f858 1024 	ldr.w	r1, [r8, r4, lsl #2]
      }
      output_data[out_c + output_depth * b] = ActivationFunctionWithMinMax(
    c660:	4628      	mov	r0, r5
    c662:	f7f4 fa71 	bl	b48 <__addsf3>
    c666:	4601      	mov	r1, r0
    c668:	fb0b 4607 	mla	r6, fp, r7, r4
    c66c:	9011      	str	r0, [sp, #68]	; 0x44
    c66e:	9b04      	ldr	r3, [sp, #16]
    c670:	9310      	str	r3, [sp, #64]	; 0x40
    c672:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
      if (__a < __b)
    c676:	4618      	mov	r0, r3
    c678:	f7f4 fd2a 	bl	10d0 <__aeabi_fcmpgt>
    c67c:	b988      	cbnz	r0, c6a2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x296>
      return __a;
    c67e:	ad11      	add	r5, sp, #68	; 0x44
      if (__b < __a)
    c680:	6829      	ldr	r1, [r5, #0]
    c682:	4650      	mov	r0, sl
    c684:	f7f4 fd06 	bl	1094 <__aeabi_fcmplt>
    c688:	b968      	cbnz	r0, c6a6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x29a>
  return min(max(x, output_activation_min), output_activation_max);
    c68a:	682b      	ldr	r3, [r5, #0]
    c68c:	9a03      	ldr	r2, [sp, #12]
    c68e:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
    for (int out_c = 0; out_c < output_depth; ++out_c) {
    c692:	3401      	adds	r4, #1
    c694:	455c      	cmp	r4, fp
    c696:	da08      	bge.n	c6aa <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x29e>
      for (int d = 0; d < accum_depth; ++d) {
    c698:	2600      	movs	r6, #0
      float total = 0.f;
    c69a:	2500      	movs	r5, #0
    c69c:	e7d9      	b.n	c652 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x246>
      float bias_value = 0.0f;
    c69e:	2100      	movs	r1, #0
    c6a0:	e7de      	b.n	c660 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x254>
	return __b;
    c6a2:	ad10      	add	r5, sp, #64	; 0x40
    c6a4:	e7ec      	b.n	c680 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x274>
	return __b;
    c6a6:	ad0f      	add	r5, sp, #60	; 0x3c
    c6a8:	e7ef      	b.n	c68a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x27e>
  for (int b = 0; b < batches; ++b) {
    c6aa:	3701      	adds	r7, #1
    c6ac:	9b05      	ldr	r3, [sp, #20]
    c6ae:	429f      	cmp	r7, r3
    c6b0:	da0c      	bge.n	c6cc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2c0>
    for (int out_c = 0; out_c < output_depth; ++out_c) {
    c6b2:	2400      	movs	r4, #0
    c6b4:	e7ee      	b.n	c694 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x288>
    c6b6:	bf00      	nop
    c6b8:	00027298 	.word	0x00027298
    c6bc:	000272a0 	.word	0x000272a0
    c6c0:	00027294 	.word	0x00027294
    c6c4:	0002729c 	.word	0x0002729c
    c6c8:	00026f10 	.word	0x00026f10
    if (size_ > kMaxSmallSize) {
    c6cc:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
    c6ce:	2b05      	cmp	r3, #5
    c6d0:	dd03      	ble.n	c6da <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ce>
      delete[] dims_pointer_;
    c6d2:	982f      	ldr	r0, [sp, #188]	; 0xbc
    c6d4:	b108      	cbz	r0, c6da <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ce>
    c6d6:	f009 fc85 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    c6da:	9b28      	ldr	r3, [sp, #160]	; 0xa0
    c6dc:	2b05      	cmp	r3, #5
    c6de:	dd03      	ble.n	c6e8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2dc>
      delete[] dims_pointer_;
    c6e0:	9829      	ldr	r0, [sp, #164]	; 0xa4
    c6e2:	b108      	cbz	r0, c6e8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2dc>
    c6e4:	f009 fc7e 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    c6e8:	9b22      	ldr	r3, [sp, #136]	; 0x88
    c6ea:	2b05      	cmp	r3, #5
    c6ec:	dd03      	ble.n	c6f6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ea>
      delete[] dims_pointer_;
    c6ee:	9823      	ldr	r0, [sp, #140]	; 0x8c
    c6f0:	b108      	cbz	r0, c6f6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ea>
    c6f2:	f009 fc77 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    c6f6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    c6f8:	2b05      	cmp	r3, #5
    c6fa:	dd03      	ble.n	c704 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2f8>
      delete[] dims_pointer_;
    c6fc:	981d      	ldr	r0, [sp, #116]	; 0x74
    c6fe:	b108      	cbz	r0, c704 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2f8>
    c700:	f009 fc70 	bl	15fe4 <_ZdaPv>
  return kTfLiteOk;
    c704:	2000      	movs	r0, #0
      break;
    c706:	e6d3      	b.n	c4b0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xa4>
          FullyConnectedParamsQuantized(data),
    c708:	a812      	add	r0, sp, #72	; 0x48
    c70a:	f008 f856 	bl	147ba <_ZN6tflite29FullyConnectedParamsQuantizedERKNS_20OpDataFullyConnectedE>
          tflite::micro::GetTensorShape(input),
    c70e:	4641      	mov	r1, r8
    c710:	a834      	add	r0, sp, #208	; 0xd0
    c712:	f008 f8a5 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
    c716:	4640      	mov	r0, r8
    c718:	f007 fac3 	bl	13ca2 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    c71c:	9005      	str	r0, [sp, #20]
          tflite::micro::GetTensorShape(filter),
    c71e:	4649      	mov	r1, r9
    c720:	a83a      	add	r0, sp, #232	; 0xe8
    c722:	f008 f89d 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
    c726:	4648      	mov	r0, r9
    c728:	f007 fabb 	bl	13ca2 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    c72c:	9006      	str	r0, [sp, #24]
          tflite::micro::GetTensorShape(bias),
    c72e:	4639      	mov	r1, r7
    c730:	a840      	add	r0, sp, #256	; 0x100
    c732:	f008 f895 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
    c736:	4638      	mov	r0, r7
    c738:	f007 fae6 	bl	13d08 <_ZN6tflite5micro13GetTensorDataIiEEPKT_PK16TfLiteEvalTensor>
    c73c:	9007      	str	r0, [sp, #28]
          tflite::micro::GetTensorShape(output),
    c73e:	4629      	mov	r1, r5
    c740:	a846      	add	r0, sp, #280	; 0x118
    c742:	f008 f88d 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
    c746:	4628      	mov	r0, r5
    c748:	f007 fab1 	bl	13cae <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
    c74c:	9008      	str	r0, [sp, #32]
    const FullyConnectedParams& params, const RuntimeShape& input_shape,
    const int8_t* input_data, const RuntimeShape& filter_shape,
    const int8_t* filter_data, const RuntimeShape& bias_shape,
    const int32_t* bias_data, const RuntimeShape& output_shape,
    int8_t* output_data) {
  const int32_t input_offset = params.input_offset;
    c74e:	9b12      	ldr	r3, [sp, #72]	; 0x48
    c750:	9309      	str	r3, [sp, #36]	; 0x24
  const int32_t filter_offset = params.weights_offset;
    c752:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    c754:	930a      	str	r3, [sp, #40]	; 0x28
  const int32_t output_offset = params.output_offset;
    c756:	9b14      	ldr	r3, [sp, #80]	; 0x50
    c758:	930b      	str	r3, [sp, #44]	; 0x2c
  const int32_t output_multiplier = params.output_multiplier;
    c75a:	f8dd 9054 	ldr.w	r9, [sp, #84]	; 0x54
  const int output_shift = params.output_shift;
    c75e:	f8dd b058 	ldr.w	fp, [sp, #88]	; 0x58
  const int32_t output_activation_min = params.quantized_activation_min;
    c762:	9917      	ldr	r1, [sp, #92]	; 0x5c
    c764:	910f      	str	r1, [sp, #60]	; 0x3c
  const int32_t output_activation_max = params.quantized_activation_max;
    c766:	9a18      	ldr	r2, [sp, #96]	; 0x60
    c768:	9210      	str	r2, [sp, #64]	; 0x40
  inline int32_t DimensionsCount() const { return size_; }
    c76a:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
  TFLITE_DCHECK_GE(filter_shape.DimensionsCount(), 2);
    c76c:	2b01      	cmp	r3, #1
    c76e:	dd33      	ble.n	c7d8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3cc>
    c770:	9846      	ldr	r0, [sp, #280]	; 0x118
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 2);
    c772:	2802      	cmp	r0, #2
    c774:	d132      	bne.n	c7dc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3d0>

  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    c776:	4291      	cmp	r1, r2
    c778:	dc32      	bgt.n	c7e0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3d4>
    TFLITE_DCHECK_LT(i, size_);
    c77a:	9a46      	ldr	r2, [sp, #280]	; 0x118
    c77c:	2a00      	cmp	r2, #0
    c77e:	dd31      	ble.n	c7e4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3d8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c780:	2a05      	cmp	r2, #5
    c782:	dd31      	ble.n	c7e8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3dc>
    c784:	9a47      	ldr	r2, [sp, #284]	; 0x11c
    c786:	6812      	ldr	r2, [r2, #0]
    c788:	920c      	str	r2, [sp, #48]	; 0x30
    TFLITE_DCHECK_LT(i, size_);
    c78a:	9a46      	ldr	r2, [sp, #280]	; 0x118
    c78c:	2a01      	cmp	r2, #1
    c78e:	dd2e      	ble.n	c7ee <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3e2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c790:	2a05      	cmp	r2, #5
    c792:	dd2e      	ble.n	c7f2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3e6>
    c794:	9a47      	ldr	r2, [sp, #284]	; 0x11c
    c796:	6852      	ldr	r2, [r2, #4]
    c798:	9201      	str	r2, [sp, #4]
    TFLITE_DCHECK_GE(i, 0);
    c79a:	1e9a      	subs	r2, r3, #2
    c79c:	d42c      	bmi.n	c7f8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3ec>
    TFLITE_DCHECK_LT(i, size_);
    c79e:	993a      	ldr	r1, [sp, #232]	; 0xe8
    c7a0:	428a      	cmp	r2, r1
    c7a2:	da2b      	bge.n	c7fc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3f0>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c7a4:	2905      	cmp	r1, #5
    c7a6:	dd2b      	ble.n	c800 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3f4>
    c7a8:	993b      	ldr	r1, [sp, #236]	; 0xec
    c7aa:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
  const int filter_dim_count = filter_shape.DimensionsCount();
  const int batches = output_shape.Dims(0);
  const int output_depth = output_shape.Dims(1);
  TFLITE_DCHECK_LE(output_depth, filter_shape.Dims(filter_dim_count - 2));
    c7ae:	9901      	ldr	r1, [sp, #4]
    c7b0:	428a      	cmp	r2, r1
    c7b2:	db2b      	blt.n	c80c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x400>
    TFLITE_DCHECK_GE(i, 0);
    c7b4:	3b01      	subs	r3, #1
    c7b6:	d42b      	bmi.n	c810 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x404>
    TFLITE_DCHECK_LT(i, size_);
    c7b8:	9a3a      	ldr	r2, [sp, #232]	; 0xe8
    c7ba:	4293      	cmp	r3, r2
    c7bc:	da2a      	bge.n	c814 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x408>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c7be:	2a05      	cmp	r2, #5
    c7c0:	dd2a      	ble.n	c818 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x40c>
    c7c2:	9a3b      	ldr	r2, [sp, #236]	; 0xec
    c7c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c7c8:	930d      	str	r3, [sp, #52]	; 0x34
  const int accum_depth = filter_shape.Dims(filter_dim_count - 1);
  for (int b = 0; b < batches; ++b) {
    c7ca:	f04f 0a00 	mov.w	sl, #0
    c7ce:	4653      	mov	r3, sl
    c7d0:	46ca      	mov	sl, r9
    c7d2:	46d9      	mov	r9, fp
    c7d4:	469b      	mov	fp, r3
    c7d6:	e0ee      	b.n	c9b6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5aa>
  TFLITE_DCHECK_GE(filter_shape.DimensionsCount(), 2);
    c7d8:	f009 fc19 	bl	1600e <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 2);
    c7dc:	f009 fc17 	bl	1600e <abort>
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    c7e0:	f009 fc15 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    c7e4:	f009 fc13 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c7e8:	9a47      	ldr	r2, [sp, #284]	; 0x11c
    c7ea:	920c      	str	r2, [sp, #48]	; 0x30
    c7ec:	e7cd      	b.n	c78a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x37e>
    TFLITE_DCHECK_LT(i, size_);
    c7ee:	f009 fc0e 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c7f2:	9a48      	ldr	r2, [sp, #288]	; 0x120
    c7f4:	9201      	str	r2, [sp, #4]
    c7f6:	e7d0      	b.n	c79a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x38e>
    TFLITE_DCHECK_GE(i, 0);
    c7f8:	f009 fc09 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    c7fc:	f009 fc07 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c800:	a94e      	add	r1, sp, #312	; 0x138
    c802:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    c806:	f852 2c4c 	ldr.w	r2, [r2, #-76]
    c80a:	e7d0      	b.n	c7ae <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3a2>
  TFLITE_DCHECK_LE(output_depth, filter_shape.Dims(filter_dim_count - 2));
    c80c:	f009 fbff 	bl	1600e <abort>
    TFLITE_DCHECK_GE(i, 0);
    c810:	f009 fbfd 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    c814:	f009 fbfb 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c818:	aa4e      	add	r2, sp, #312	; 0x138
    c81a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    c81e:	f853 3c4c 	ldr.w	r3, [r3, #-76]
    c822:	930d      	str	r3, [sp, #52]	; 0x34
    c824:	e7d1      	b.n	c7ca <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3be>
      for (int d = 0; d < accum_depth; ++d) {
        int32_t input_val = input_data[b * accum_depth + d];
        int32_t filter_val = filter_data[out_c * accum_depth + d];
        acc += (filter_val + filter_offset) * (input_val + input_offset);
      }
      if (bias_data) {
    c826:	9b07      	ldr	r3, [sp, #28]
    c828:	b123      	cbz	r3, c834 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x428>
        acc += bias_data[out_c];
    c82a:	f853 2025 	ldr.w	r2, [r3, r5, lsl #2]
    c82e:	9b11      	ldr	r3, [sp, #68]	; 0x44
    c830:	4413      	add	r3, r2
    c832:	9311      	str	r3, [sp, #68]	; 0x44
      }
      acc = MultiplyByQuantizedMultiplier(acc, output_multiplier, output_shift);
    c834:	9a11      	ldr	r2, [sp, #68]	; 0x44
  int left_shift = shift > 0 ? shift : 0;
    c836:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    c83a:	f1b9 0f00 	cmp.w	r9, #0
    c83e:	f340 808f 	ble.w	c960 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x554>
    c842:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    c844:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    c846:	4592      	cmp	sl, r2
    c848:	f000 808d 	beq.w	c966 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x55a>
    c84c:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    c84e:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    c850:	4653      	mov	r3, sl
    c852:	17dc      	asrs	r4, r3, #31
  std::int64_t ab_64 = a_64 * b_64;
    c854:	fb02 f304 	mul.w	r3, r2, r4
    c858:	fb0a 3101 	mla	r1, sl, r1, r3
    c85c:	fba2 230a 	umull	r2, r3, r2, sl
    c860:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    c862:	2a00      	cmp	r2, #0
    c864:	f173 0100 	sbcs.w	r1, r3, #0
    c868:	f2c0 8084 	blt.w	c974 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x568>
    c86c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    c870:	1852      	adds	r2, r2, r1
    c872:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    c876:	4611      	mov	r1, r2
    c878:	461c      	mov	r4, r3
    c87a:	2a00      	cmp	r2, #0
    c87c:	f173 0000 	sbcs.w	r0, r3, #0
    c880:	db7a      	blt.n	c978 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x56c>
    c882:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    c884:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    c888:	2f00      	cmp	r7, #0
    c88a:	d17d      	bne.n	c988 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x57c>
  assert(exponent >= 0);
    c88c:	2e00      	cmp	r6, #0
    c88e:	db7e      	blt.n	c98e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x582>
  assert(exponent <= 31);
    c890:	2e1f      	cmp	r6, #31
    c892:	f300 8083 	bgt.w	c99c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x590>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    c896:	2701      	movs	r7, #1
    c898:	fa07 f006 	lsl.w	r0, r7, r6
    c89c:	3801      	subs	r0, #1
    c89e:	f007 fa0a 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    c8a2:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    c8a4:	2000      	movs	r0, #0
    c8a6:	f007 fa06 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    c8aa:	9002      	str	r0, [sp, #8]
  const IntegerType one = Dup<IntegerType>(1);
    c8ac:	4638      	mov	r0, r7
    c8ae:	f007 fa02 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    c8b2:	9003      	str	r0, [sp, #12]
  const IntegerType remainder = BitAnd(x, mask);
    c8b4:	4641      	mov	r1, r8
    c8b6:	4620      	mov	r0, r4
    c8b8:	f007 f9fe 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    c8bc:	9004      	str	r0, [sp, #16]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    c8be:	4639      	mov	r1, r7
    c8c0:	4640      	mov	r0, r8
    c8c2:	f007 f9fb 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    c8c6:	4680      	mov	r8, r0
    c8c8:	9902      	ldr	r1, [sp, #8]
    c8ca:	4620      	mov	r0, r4
    c8cc:	f007 fa02 	bl	13cd4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    c8d0:	9f03      	ldr	r7, [sp, #12]
    c8d2:	4639      	mov	r1, r7
    c8d4:	f007 f9f0 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    c8d8:	4601      	mov	r1, r0
    c8da:	4640      	mov	r0, r8
    c8dc:	f007 f9f0 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    c8e0:	4680      	mov	r8, r0
  return Add(ShiftRight(x, exponent),
    c8e2:	4631      	mov	r1, r6
    c8e4:	4620      	mov	r0, r4
    c8e6:	f007 f9e9 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    c8ea:	4604      	mov	r4, r0
    c8ec:	4641      	mov	r1, r8
    c8ee:	9804      	ldr	r0, [sp, #16]
    c8f0:	f007 f9f8 	bl	13ce4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    c8f4:	4639      	mov	r1, r7
    c8f6:	f007 f9df 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    c8fa:	4601      	mov	r1, r0
    c8fc:	4620      	mov	r0, r4
    c8fe:	f007 f9df 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
      acc += output_offset;
    c902:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    c904:	4418      	add	r0, r3
    c906:	9011      	str	r0, [sp, #68]	; 0x44
      if (__a < __b)
    c908:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    c90a:	4298      	cmp	r0, r3
    c90c:	db4d      	blt.n	c9aa <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x59e>
      return __a;
    c90e:	ab11      	add	r3, sp, #68	; 0x44
      acc = std::max(acc, output_activation_min);
    c910:	681b      	ldr	r3, [r3, #0]
    c912:	9311      	str	r3, [sp, #68]	; 0x44
      if (__b < __a)
    c914:	9a10      	ldr	r2, [sp, #64]	; 0x40
    c916:	4293      	cmp	r3, r2
    c918:	dc49      	bgt.n	c9ae <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5a2>
      return __a;
    c91a:	ab11      	add	r3, sp, #68	; 0x44
      acc = std::min(acc, output_activation_max);
    c91c:	681a      	ldr	r2, [r3, #0]
      output_data[out_c + output_depth * b] = static_cast<int8_t>(acc);
    c91e:	9b01      	ldr	r3, [sp, #4]
    c920:	fb03 530b 	mla	r3, r3, fp, r5
    c924:	9908      	ldr	r1, [sp, #32]
    c926:	54ca      	strb	r2, [r1, r3]
    for (int out_c = 0; out_c < output_depth; ++out_c) {
    c928:	3501      	adds	r5, #1
    c92a:	9b01      	ldr	r3, [sp, #4]
    c92c:	429d      	cmp	r5, r3
    c92e:	da40      	bge.n	c9b2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5a6>
      int32_t acc = 0;
    c930:	2300      	movs	r3, #0
    c932:	9311      	str	r3, [sp, #68]	; 0x44
      for (int d = 0; d < accum_depth; ++d) {
    c934:	980d      	ldr	r0, [sp, #52]	; 0x34
    c936:	4283      	cmp	r3, r0
    c938:	f6bf af75 	bge.w	c826 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x41a>
        int32_t input_val = input_data[b * accum_depth + d];
    c93c:	fb00 320b 	mla	r2, r0, fp, r3
    c940:	9905      	ldr	r1, [sp, #20]
    c942:	5689      	ldrsb	r1, [r1, r2]
        int32_t filter_val = filter_data[out_c * accum_depth + d];
    c944:	fb00 3205 	mla	r2, r0, r5, r3
    c948:	9c06      	ldr	r4, [sp, #24]
    c94a:	56a2      	ldrsb	r2, [r4, r2]
        acc += (filter_val + filter_offset) * (input_val + input_offset);
    c94c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    c94e:	4422      	add	r2, r4
    c950:	9c09      	ldr	r4, [sp, #36]	; 0x24
    c952:	4421      	add	r1, r4
    c954:	9c11      	ldr	r4, [sp, #68]	; 0x44
    c956:	fb01 4202 	mla	r2, r1, r2, r4
    c95a:	9211      	str	r2, [sp, #68]	; 0x44
      for (int d = 0; d < accum_depth; ++d) {
    c95c:	3301      	adds	r3, #1
    c95e:	e7ea      	b.n	c936 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x52a>
  int right_shift = shift > 0 ? 0 : -shift;
    c960:	f1c9 0600 	rsb	r6, r9, #0
    c964:	e76e      	b.n	c844 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x438>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    c966:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    c96a:	d001      	beq.n	c970 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x564>
    c96c:	2700      	movs	r7, #0
    c96e:	e76e      	b.n	c84e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x442>
    c970:	2701      	movs	r7, #1
    c972:	e76c      	b.n	c84e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x442>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    c974:	4921      	ldr	r1, [pc, #132]	; (c9fc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5f0>)
    c976:	e77b      	b.n	c870 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x464>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    c978:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    c97c:	1851      	adds	r1, r2, r1
    c97e:	f04f 0400 	mov.w	r4, #0
    c982:	eb43 0404 	adc.w	r4, r3, r4
    c986:	e77c      	b.n	c882 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x476>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    c988:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    c98c:	e77e      	b.n	c88c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x480>
  assert(exponent >= 0);
    c98e:	4b1c      	ldr	r3, [pc, #112]	; (ca00 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5f4>)
    c990:	4a1c      	ldr	r2, [pc, #112]	; (ca04 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5f8>)
    c992:	f44f 71b3 	mov.w	r1, #358	; 0x166
    c996:	481c      	ldr	r0, [pc, #112]	; (ca08 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5fc>)
    c998:	f003 ff0e 	bl	107b8 <__assert_func>
  assert(exponent <= 31);
    c99c:	4b1b      	ldr	r3, [pc, #108]	; (ca0c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x600>)
    c99e:	4a19      	ldr	r2, [pc, #100]	; (ca04 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5f8>)
    c9a0:	f240 1167 	movw	r1, #359	; 0x167
    c9a4:	4818      	ldr	r0, [pc, #96]	; (ca08 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5fc>)
    c9a6:	f003 ff07 	bl	107b8 <__assert_func>
	return __b;
    c9aa:	ab0f      	add	r3, sp, #60	; 0x3c
    c9ac:	e7b0      	b.n	c910 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x504>
	return __b;
    c9ae:	ab10      	add	r3, sp, #64	; 0x40
    c9b0:	e7b4      	b.n	c91c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x510>
  for (int b = 0; b < batches; ++b) {
    c9b2:	f10b 0b01 	add.w	fp, fp, #1
    c9b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    c9b8:	459b      	cmp	fp, r3
    c9ba:	da01      	bge.n	c9c0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5b4>
    for (int out_c = 0; out_c < output_depth; ++out_c) {
    c9bc:	2500      	movs	r5, #0
    c9be:	e7b4      	b.n	c92a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x51e>
    if (size_ > kMaxSmallSize) {
    c9c0:	9b46      	ldr	r3, [sp, #280]	; 0x118
    c9c2:	2b05      	cmp	r3, #5
    c9c4:	dd03      	ble.n	c9ce <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5c2>
      delete[] dims_pointer_;
    c9c6:	9847      	ldr	r0, [sp, #284]	; 0x11c
    c9c8:	b108      	cbz	r0, c9ce <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5c2>
    c9ca:	f009 fb0b 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    c9ce:	9b40      	ldr	r3, [sp, #256]	; 0x100
    c9d0:	2b05      	cmp	r3, #5
    c9d2:	dd03      	ble.n	c9dc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5d0>
      delete[] dims_pointer_;
    c9d4:	9841      	ldr	r0, [sp, #260]	; 0x104
    c9d6:	b108      	cbz	r0, c9dc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5d0>
    c9d8:	f009 fb04 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    c9dc:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
    c9de:	2b05      	cmp	r3, #5
    c9e0:	dd03      	ble.n	c9ea <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5de>
      delete[] dims_pointer_;
    c9e2:	983b      	ldr	r0, [sp, #236]	; 0xec
    c9e4:	b108      	cbz	r0, c9ea <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5de>
    c9e6:	f009 fafd 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    c9ea:	9b34      	ldr	r3, [sp, #208]	; 0xd0
    c9ec:	2b05      	cmp	r3, #5
    c9ee:	dd03      	ble.n	c9f8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5ec>
      delete[] dims_pointer_;
    c9f0:	9835      	ldr	r0, [sp, #212]	; 0xd4
    c9f2:	b108      	cbz	r0, c9f8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5ec>
    c9f4:	f009 faf6 	bl	15fe4 <_ZdaPv>
  return kTfLiteOk;
    c9f8:	2000      	movs	r0, #0
      break;
    c9fa:	e559      	b.n	c4b0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xa4>
    c9fc:	c0000001 	.word	0xc0000001
    ca00:	00026d58 	.word	0x00026d58
    ca04:	00026d68 	.word	0x00026d68
    ca08:	00026dc0 	.word	0x00026dc0
    ca0c:	00026e1c 	.word	0x00026e1c

0000ca10 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>:
// A FixedPoint multiplication is just a
// SaturatingRoundingDoublingHighMul operation on the underlying
// raw integer values. The IntegerBits simply add up, as is obvious
// from the fact that the range is [-2^IntegerBits, 2^IntegerBits).
template <typename tRawType, int tIntegerBits_a, int tIntegerBits_b>
FixedPoint<tRawType, tIntegerBits_a + tIntegerBits_b> operator*(
    ca10:	b4f0      	push	{r4, r5, r6, r7}
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    ca12:	4288      	cmp	r0, r1
    ca14:	d01e      	beq.n	ca54 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x44>
    ca16:	2500      	movs	r5, #0
  std::int64_t a_64(a);
    ca18:	17c7      	asrs	r7, r0, #31
  std::int64_t b_64(b);
    ca1a:	17cb      	asrs	r3, r1, #31
  std::int64_t ab_64 = a_64 * b_64;
    ca1c:	fb01 f407 	mul.w	r4, r1, r7
    ca20:	fb00 4403 	mla	r4, r0, r3, r4
    ca24:	fba1 2300 	umull	r2, r3, r1, r0
    ca28:	4423      	add	r3, r4
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    ca2a:	2a00      	cmp	r2, #0
    ca2c:	f173 0100 	sbcs.w	r1, r3, #0
    ca30:	db17      	blt.n	ca62 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x52>
    ca32:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    ca36:	1852      	adds	r2, r2, r1
    ca38:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    ca3c:	4611      	mov	r1, r2
    ca3e:	4618      	mov	r0, r3
    ca40:	2a00      	cmp	r2, #0
    ca42:	f173 0400 	sbcs.w	r4, r3, #0
    ca46:	db0e      	blt.n	ca66 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x56>
    ca48:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    ca4a:	ea41 0040 	orr.w	r0, r1, r0, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    ca4e:	b995      	cbnz	r5, ca76 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x66>
    FixedPoint<tRawType, tIntegerBits_a> a,
    FixedPoint<tRawType, tIntegerBits_b> b) {
  FixedPoint<tRawType, tIntegerBits_a + tIntegerBits_b> c;
  c.raw() = SaturatingRoundingDoublingHighMul(a.raw(), b.raw());
  return c;
}
    ca50:	bcf0      	pop	{r4, r5, r6, r7}
    ca52:	4770      	bx	lr
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    ca54:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
    ca58:	d001      	beq.n	ca5e <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x4e>
    ca5a:	2500      	movs	r5, #0
    ca5c:	e7dc      	b.n	ca18 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x8>
    ca5e:	2501      	movs	r5, #1
    ca60:	e7da      	b.n	ca18 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x8>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    ca62:	4906      	ldr	r1, [pc, #24]	; (ca7c <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x6c>)
    ca64:	e7e7      	b.n	ca36 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x26>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    ca66:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    ca6a:	1851      	adds	r1, r2, r1
    ca6c:	f04f 0000 	mov.w	r0, #0
    ca70:	eb43 0000 	adc.w	r0, r3, r0
    ca74:	e7e8      	b.n	ca48 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x38>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    ca76:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    ca7a:	e7e9      	b.n	ca50 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x40>
    ca7c:	c0000001 	.word	0xc0000001

0000ca80 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBits_a + tIntegerBits_b> operator*(
    ca80:	b4f0      	push	{r4, r5, r6, r7}
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    ca82:	4288      	cmp	r0, r1
    ca84:	d01e      	beq.n	cac4 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x44>
    ca86:	2500      	movs	r5, #0
  std::int64_t a_64(a);
    ca88:	17c7      	asrs	r7, r0, #31
  std::int64_t b_64(b);
    ca8a:	17cb      	asrs	r3, r1, #31
  std::int64_t ab_64 = a_64 * b_64;
    ca8c:	fb01 f407 	mul.w	r4, r1, r7
    ca90:	fb00 4403 	mla	r4, r0, r3, r4
    ca94:	fba1 2300 	umull	r2, r3, r1, r0
    ca98:	4423      	add	r3, r4
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    ca9a:	2a00      	cmp	r2, #0
    ca9c:	f173 0100 	sbcs.w	r1, r3, #0
    caa0:	db17      	blt.n	cad2 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x52>
    caa2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    caa6:	1852      	adds	r2, r2, r1
    caa8:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    caac:	4611      	mov	r1, r2
    caae:	4618      	mov	r0, r3
    cab0:	2a00      	cmp	r2, #0
    cab2:	f173 0400 	sbcs.w	r4, r3, #0
    cab6:	db0e      	blt.n	cad6 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x56>
    cab8:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    caba:	ea41 0040 	orr.w	r0, r1, r0, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    cabe:	b995      	cbnz	r5, cae6 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x66>
}
    cac0:	bcf0      	pop	{r4, r5, r6, r7}
    cac2:	4770      	bx	lr
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    cac4:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
    cac8:	d001      	beq.n	cace <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x4e>
    caca:	2500      	movs	r5, #0
    cacc:	e7dc      	b.n	ca88 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x8>
    cace:	2501      	movs	r5, #1
    cad0:	e7da      	b.n	ca88 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x8>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    cad2:	4906      	ldr	r1, [pc, #24]	; (caec <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x6c>)
    cad4:	e7e7      	b.n	caa6 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x26>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    cad6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    cada:	1851      	adds	r1, r2, r1
    cadc:	f04f 0000 	mov.w	r0, #0
    cae0:	eb43 0000 	adc.w	r0, r3, r0
    cae4:	e7e8      	b.n	cab8 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x38>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    cae6:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    caea:	e7e9      	b.n	cac0 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x40>
    caec:	c0000001 	.word	0xc0000001

0000caf0 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi2EiEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
    caf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    caf4:	4604      	mov	r4, r0
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::min());
    caf6:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
    cafa:	f007 f8dc 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cafe:	4606      	mov	r6, r0
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::max());
    cb00:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    cb04:	f007 f8d7 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cb08:	4680      	mov	r8, r0
        MaskIfGreaterThan(x, Dup<IntegerType>(threshold));
    cb0a:	f06f 4060 	mvn.w	r0, #3758096384	; 0xe0000000
    cb0e:	f007 f8d2 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cb12:	4601      	mov	r1, r0
    cb14:	4620      	mov	r0, r4
    cb16:	f007 f8e5 	bl	13ce4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    cb1a:	4607      	mov	r7, r0
        MaskIfLessThan(x, Dup<IntegerType>(-threshold));
    cb1c:	480b      	ldr	r0, [pc, #44]	; (cb4c <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi2EiEET0_S1_+0x5c>)
    cb1e:	f007 f8ca 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cb22:	4601      	mov	r1, r0
    cb24:	4620      	mov	r0, r4
    cb26:	f007 f8d5 	bl	13cd4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    cb2a:	4605      	mov	r5, r0
    IntegerType result = ShiftLeft(x, Exponent);
    cb2c:	2102      	movs	r1, #2
    cb2e:	4620      	mov	r0, r4
    cb30:	f007 feff 	bl	14932 <_ZN8gemmlowp9ShiftLeftIiEET_S1_i>
    cb34:	4602      	mov	r2, r0
    result = SelectUsingMask(positive_mask, max, result);
    cb36:	4641      	mov	r1, r8
    cb38:	4638      	mov	r0, r7
    cb3a:	f007 ff1b 	bl	14974 <_ZN8gemmlowp15SelectUsingMaskIiEET_S1_S1_S1_>
    cb3e:	4602      	mov	r2, r0
    result = SelectUsingMask(negative_mask, min, result);
    cb40:	4631      	mov	r1, r6
    cb42:	4628      	mov	r0, r5
    cb44:	f007 ff16 	bl	14974 <_ZN8gemmlowp15SelectUsingMaskIiEET_S1_S1_S1_>
}
    cb48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    cb4c:	e0000001 	.word	0xe0000001

0000cb50 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi1EiEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
    cb50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    cb54:	4604      	mov	r4, r0
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::min());
    cb56:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
    cb5a:	f007 f8ac 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cb5e:	4606      	mov	r6, r0
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::max());
    cb60:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    cb64:	f007 f8a7 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cb68:	4680      	mov	r8, r0
        MaskIfGreaterThan(x, Dup<IntegerType>(threshold));
    cb6a:	f06f 4040 	mvn.w	r0, #3221225472	; 0xc0000000
    cb6e:	f007 f8a2 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cb72:	4601      	mov	r1, r0
    cb74:	4620      	mov	r0, r4
    cb76:	f007 f8b5 	bl	13ce4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    cb7a:	4607      	mov	r7, r0
        MaskIfLessThan(x, Dup<IntegerType>(-threshold));
    cb7c:	480b      	ldr	r0, [pc, #44]	; (cbac <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi1EiEET0_S1_+0x5c>)
    cb7e:	f007 f89a 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cb82:	4601      	mov	r1, r0
    cb84:	4620      	mov	r0, r4
    cb86:	f007 f8a5 	bl	13cd4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    cb8a:	4605      	mov	r5, r0
    IntegerType result = ShiftLeft(x, Exponent);
    cb8c:	2101      	movs	r1, #1
    cb8e:	4620      	mov	r0, r4
    cb90:	f007 fecf 	bl	14932 <_ZN8gemmlowp9ShiftLeftIiEET_S1_i>
    cb94:	4602      	mov	r2, r0
    result = SelectUsingMask(positive_mask, max, result);
    cb96:	4641      	mov	r1, r8
    cb98:	4638      	mov	r0, r7
    cb9a:	f007 feeb 	bl	14974 <_ZN8gemmlowp15SelectUsingMaskIiEET_S1_S1_S1_>
    cb9e:	4602      	mov	r2, r0
    result = SelectUsingMask(negative_mask, min, result);
    cba0:	4631      	mov	r1, r6
    cba2:	4628      	mov	r0, r5
    cba4:	f007 fee6 	bl	14974 <_ZN8gemmlowp15SelectUsingMaskIiEET_S1_S1_S1_>
}
    cba8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    cbac:	c0000001 	.word	0xc0000001

0000cbb0 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IiEENS_10FixedPointIT_Li0EEES3_>:

// Implementation of logistic function.

// Returns 1 / (1 + x) for x in (0, 1).
template <typename tRawType>
FixedPoint<tRawType, 0> one_over_one_plus_x_for_x_in_0_1(
    cbb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    cbb4:	4604      	mov	r4, r0
    retval.raw() = Dup<RawType>(x);
    cbb6:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    cbba:	f007 f87c 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cbbe:	4601      	mov	r1, r0
    FixedPoint<tRawType, 0> a) {
  typedef FixedPoint<tRawType, 0> F0;
  typedef FixedPoint<tRawType, 2> F2;
  F0 half_denominator = RoundingHalfSum(a, F0::One());
    cbc0:	4620      	mov	r0, r4
    cbc2:	f007 fee8 	bl	14996 <_ZN8gemmlowp15RoundingHalfSumIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
    cbc6:	4607      	mov	r7, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    cbc8:	2000      	movs	r0, #0
    cbca:	f007 f874 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cbce:	4605      	mov	r5, r0
  const IntegerType zero = Dup<IntegerType>(0);
    cbd0:	2000      	movs	r0, #0
    cbd2:	f007 f870 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cbd6:	4680      	mov	r8, r0
  const IntegerType one = Dup<IntegerType>(1);
    cbd8:	2001      	movs	r0, #1
    cbda:	f007 f86c 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cbde:	4604      	mov	r4, r0
  const IntegerType remainder = BitAnd(x, mask);
    cbe0:	4629      	mov	r1, r5
    cbe2:	f04f 305a 	mov.w	r0, #1515870810	; 0x5a5a5a5a
    cbe6:	f007 f867 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    cbea:	4606      	mov	r6, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    cbec:	2101      	movs	r1, #1
    cbee:	4628      	mov	r0, r5
    cbf0:	f007 f864 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    cbf4:	4605      	mov	r5, r0
    cbf6:	4641      	mov	r1, r8
    cbf8:	f04f 305a 	mov.w	r0, #1515870810	; 0x5a5a5a5a
    cbfc:	f007 f86a 	bl	13cd4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    cc00:	4621      	mov	r1, r4
    cc02:	f007 f859 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    cc06:	4601      	mov	r1, r0
    cc08:	4628      	mov	r0, r5
    cc0a:	f007 f859 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    cc0e:	4680      	mov	r8, r0
  return Add(ShiftRight(x, exponent),
    cc10:	2100      	movs	r1, #0
    cc12:	f04f 305a 	mov.w	r0, #1515870810	; 0x5a5a5a5a
    cc16:	f007 f851 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    cc1a:	4605      	mov	r5, r0
    cc1c:	4641      	mov	r1, r8
    cc1e:	4630      	mov	r0, r6
    cc20:	f007 f860 	bl	13ce4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    cc24:	4621      	mov	r1, r4
    cc26:	f007 f847 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    cc2a:	4601      	mov	r1, r0
    cc2c:	4628      	mov	r0, r5
    cc2e:	f007 f847 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    cc32:	f007 f840 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cc36:	4606      	mov	r6, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    cc38:	2000      	movs	r0, #0
    cc3a:	f007 f83c 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cc3e:	4605      	mov	r5, r0
  const IntegerType zero = Dup<IntegerType>(0);
    cc40:	2000      	movs	r0, #0
    cc42:	f007 f838 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cc46:	4681      	mov	r9, r0
  const IntegerType one = Dup<IntegerType>(1);
    cc48:	2001      	movs	r0, #1
    cc4a:	f007 f834 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cc4e:	4604      	mov	r4, r0
  const IntegerType remainder = BitAnd(x, mask);
    cc50:	f8df a0a8 	ldr.w	sl, [pc, #168]	; ccfc <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IiEENS_10FixedPointIT_Li0EEES3_+0x14c>
    cc54:	4629      	mov	r1, r5
    cc56:	4650      	mov	r0, sl
    cc58:	f007 f82e 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    cc5c:	4680      	mov	r8, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    cc5e:	2101      	movs	r1, #1
    cc60:	4628      	mov	r0, r5
    cc62:	f007 f82b 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    cc66:	4605      	mov	r5, r0
    cc68:	4649      	mov	r1, r9
    cc6a:	4650      	mov	r0, sl
    cc6c:	f007 f832 	bl	13cd4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    cc70:	4621      	mov	r1, r4
    cc72:	f007 f821 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    cc76:	4601      	mov	r1, r0
    cc78:	4628      	mov	r0, r5
    cc7a:	f007 f821 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    cc7e:	4681      	mov	r9, r0
  return Add(ShiftRight(x, exponent),
    cc80:	2100      	movs	r1, #0
    cc82:	4650      	mov	r0, sl
    cc84:	f007 f81a 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    cc88:	4605      	mov	r5, r0
    cc8a:	4649      	mov	r1, r9
    cc8c:	4640      	mov	r0, r8
    cc8e:	f007 f829 	bl	13ce4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    cc92:	4621      	mov	r1, r4
    cc94:	f007 f810 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    cc98:	4601      	mov	r1, r0
    cc9a:	4628      	mov	r0, r5
    cc9c:	f007 f810 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    cca0:	f007 f809 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cca4:	4601      	mov	r1, r0
  // Refer to that page for the logic behind the 48/17 and 32/17 constants.
  const F2 constant_48_over_17 =
      GEMMLOWP_CHECKED_FIXEDPOINT_CONSTANT(F2, 1515870810, 48.0 / 17.0);
  const F2 constant_neg_32_over_17 =
      GEMMLOWP_CHECKED_FIXEDPOINT_CONSTANT(F2, -1010580540, -32.0 / 17.0);
  F2 x = constant_48_over_17 + half_denominator * constant_neg_32_over_17;
    cca6:	4638      	mov	r0, r7
    cca8:	f7ff feb2 	bl	ca10 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    ccac:	4601      	mov	r1, r0
    ccae:	4630      	mov	r0, r6
    ccb0:	f007 fe8c 	bl	149cc <_ZN8gemmlowpplIiLi2EEENS_10FixedPointIT_XT0_EEES3_S3_>
    ccb4:	4604      	mov	r4, r0
  for (int i = 0; i < 3; i++) {
    ccb6:	2600      	movs	r6, #0
    ccb8:	e017      	b.n	ccea <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IiEENS_10FixedPointIT_Li0EEES3_+0x13a>
    F2 half_denominator_times_x = half_denominator * x;
    ccba:	4621      	mov	r1, r4
    ccbc:	4638      	mov	r0, r7
    ccbe:	f7ff fea7 	bl	ca10 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    ccc2:	4605      	mov	r5, r0
    retval.raw() = Dup<RawType>(x);
    ccc4:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
    ccc8:	f006 fff5 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    F2 one_minus_half_denominator_times_x =
        F2::One() - half_denominator_times_x;
    cccc:	4629      	mov	r1, r5
    ccce:	f007 fe82 	bl	149d6 <_ZN8gemmlowpmiIiLi2EEENS_10FixedPointIT_XT0_EEES3_S3_>
    ccd2:	4601      	mov	r1, r0
    x = x + Rescale<2>(x * one_minus_half_denominator_times_x);
    ccd4:	4620      	mov	r0, r4
    ccd6:	f7ff fed3 	bl	ca80 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    ccda:	f007 fe87 	bl	149ec <_ZN8gemmlowp7RescaleILi2EiLi4EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>
    ccde:	4601      	mov	r1, r0
    cce0:	4620      	mov	r0, r4
    cce2:	f007 fe73 	bl	149cc <_ZN8gemmlowpplIiLi2EEENS_10FixedPointIT_XT0_EEES3_S3_>
    cce6:	4604      	mov	r4, r0
  for (int i = 0; i < 3; i++) {
    cce8:	3601      	adds	r6, #1
    ccea:	2e02      	cmp	r6, #2
    ccec:	dde5      	ble.n	ccba <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IiEENS_10FixedPointIT_Li0EEES3_+0x10a>
  }
  return Rescale<0>(ExactMulByPot<-1>(x));
    ccee:	4620      	mov	r0, r4
    ccf0:	f007 fe70 	bl	149d4 <_ZN8gemmlowp13ExactMulByPotILin1EiLi2EEENS_10FixedPointIT0_XplT_T1_EEENS1_IS2_XT1_EEE>
    ccf4:	f007 fe7e 	bl	149f4 <_ZN8gemmlowp7RescaleILi0EiLi1EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>
}
    ccf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    ccfc:	c3c3c3c4 	.word	0xc3c3c3c4

0000cd00 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBits_a + tIntegerBits_b> operator*(
    cd00:	b4f0      	push	{r4, r5, r6, r7}
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    cd02:	4288      	cmp	r0, r1
    cd04:	d01e      	beq.n	cd44 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x44>
    cd06:	2500      	movs	r5, #0
  std::int64_t a_64(a);
    cd08:	17c7      	asrs	r7, r0, #31
  std::int64_t b_64(b);
    cd0a:	17cb      	asrs	r3, r1, #31
  std::int64_t ab_64 = a_64 * b_64;
    cd0c:	fb01 f407 	mul.w	r4, r1, r7
    cd10:	fb00 4403 	mla	r4, r0, r3, r4
    cd14:	fba1 2300 	umull	r2, r3, r1, r0
    cd18:	4423      	add	r3, r4
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    cd1a:	2a00      	cmp	r2, #0
    cd1c:	f173 0100 	sbcs.w	r1, r3, #0
    cd20:	db17      	blt.n	cd52 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x52>
    cd22:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    cd26:	1852      	adds	r2, r2, r1
    cd28:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    cd2c:	4611      	mov	r1, r2
    cd2e:	4618      	mov	r0, r3
    cd30:	2a00      	cmp	r2, #0
    cd32:	f173 0400 	sbcs.w	r4, r3, #0
    cd36:	db0e      	blt.n	cd56 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x56>
    cd38:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    cd3a:	ea41 0040 	orr.w	r0, r1, r0, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    cd3e:	b995      	cbnz	r5, cd66 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x66>
}
    cd40:	bcf0      	pop	{r4, r5, r6, r7}
    cd42:	4770      	bx	lr
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    cd44:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
    cd48:	d001      	beq.n	cd4e <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x4e>
    cd4a:	2500      	movs	r5, #0
    cd4c:	e7dc      	b.n	cd08 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x8>
    cd4e:	2501      	movs	r5, #1
    cd50:	e7da      	b.n	cd08 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x8>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    cd52:	4906      	ldr	r1, [pc, #24]	; (cd6c <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x6c>)
    cd54:	e7e7      	b.n	cd26 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x26>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    cd56:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    cd5a:	1851      	adds	r1, r2, r1
    cd5c:	f04f 0000 	mov.w	r0, #0
    cd60:	eb43 0000 	adc.w	r0, r3, r0
    cd64:	e7e8      	b.n	cd38 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x38>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    cd66:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    cd6a:	e7e9      	b.n	cd40 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x40>
    cd6c:	c0000001 	.word	0xc0000001

0000cd70 <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIiEENS_10FixedPointIT_Li0EEES3_>:
FixedPoint<tRawType, 0> exp_on_interval_between_negative_one_quarter_and_0_excl(
    cd70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    cd74:	4680      	mov	r8, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    cd76:	2000      	movs	r0, #0
    cd78:	f006 ff9d 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cd7c:	4605      	mov	r5, r0
  const IntegerType zero = Dup<IntegerType>(0);
    cd7e:	2000      	movs	r0, #0
    cd80:	f006 ff99 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cd84:	4607      	mov	r7, r0
  const IntegerType one = Dup<IntegerType>(1);
    cd86:	2001      	movs	r0, #1
    cd88:	f006 ff95 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cd8c:	4604      	mov	r4, r0
  const IntegerType remainder = BitAnd(x, mask);
    cd8e:	f8df 9124 	ldr.w	r9, [pc, #292]	; ceb4 <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIiEENS_10FixedPointIT_Li0EEES3_+0x144>
    cd92:	4629      	mov	r1, r5
    cd94:	4648      	mov	r0, r9
    cd96:	f006 ff8f 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    cd9a:	4606      	mov	r6, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    cd9c:	2101      	movs	r1, #1
    cd9e:	4628      	mov	r0, r5
    cda0:	f006 ff8c 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    cda4:	4605      	mov	r5, r0
    cda6:	4639      	mov	r1, r7
    cda8:	4648      	mov	r0, r9
    cdaa:	f006 ff93 	bl	13cd4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    cdae:	4621      	mov	r1, r4
    cdb0:	f006 ff82 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    cdb4:	4601      	mov	r1, r0
    cdb6:	4628      	mov	r0, r5
    cdb8:	f006 ff82 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    cdbc:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    cdbe:	2100      	movs	r1, #0
    cdc0:	4648      	mov	r0, r9
    cdc2:	f006 ff7b 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    cdc6:	4605      	mov	r5, r0
    cdc8:	4639      	mov	r1, r7
    cdca:	4630      	mov	r0, r6
    cdcc:	f006 ff8a 	bl	13ce4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    cdd0:	4621      	mov	r1, r4
    cdd2:	f006 ff71 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    cdd6:	4601      	mov	r1, r0
    cdd8:	4628      	mov	r0, r5
    cdda:	f006 ff71 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    cdde:	f006 ff6a 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cde2:	4606      	mov	r6, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    cde4:	2000      	movs	r0, #0
    cde6:	f006 ff66 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cdea:	4605      	mov	r5, r0
  const IntegerType zero = Dup<IntegerType>(0);
    cdec:	2000      	movs	r0, #0
    cdee:	f006 ff62 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cdf2:	4681      	mov	r9, r0
  const IntegerType one = Dup<IntegerType>(1);
    cdf4:	2001      	movs	r0, #1
    cdf6:	f006 ff5e 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cdfa:	4604      	mov	r4, r0
  const IntegerType remainder = BitAnd(x, mask);
    cdfc:	f8df a0b8 	ldr.w	sl, [pc, #184]	; ceb8 <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIiEENS_10FixedPointIT_Li0EEES3_+0x148>
    ce00:	4629      	mov	r1, r5
    ce02:	4650      	mov	r0, sl
    ce04:	f006 ff58 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ce08:	4607      	mov	r7, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    ce0a:	2101      	movs	r1, #1
    ce0c:	4628      	mov	r0, r5
    ce0e:	f006 ff55 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    ce12:	4605      	mov	r5, r0
    ce14:	4649      	mov	r1, r9
    ce16:	4650      	mov	r0, sl
    ce18:	f006 ff5c 	bl	13cd4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    ce1c:	4621      	mov	r1, r4
    ce1e:	f006 ff4b 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ce22:	4601      	mov	r1, r0
    ce24:	4628      	mov	r0, r5
    ce26:	f006 ff4b 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    ce2a:	4681      	mov	r9, r0
  return Add(ShiftRight(x, exponent),
    ce2c:	2100      	movs	r1, #0
    ce2e:	4650      	mov	r0, sl
    ce30:	f006 ff44 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    ce34:	4605      	mov	r5, r0
    ce36:	4649      	mov	r1, r9
    ce38:	4638      	mov	r0, r7
    ce3a:	f006 ff53 	bl	13ce4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    ce3e:	4621      	mov	r1, r4
    ce40:	f006 ff3a 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ce44:	4601      	mov	r1, r0
    ce46:	4628      	mov	r0, r5
    ce48:	f006 ff3a 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    ce4c:	f006 ff33 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ce50:	4607      	mov	r7, r0
    ce52:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
    ce56:	f006 ff2e 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ce5a:	4601      	mov	r1, r0
  F x = a + F::template ConstantPOT<-3>();
    ce5c:	4640      	mov	r0, r8
    ce5e:	f007 fdd1 	bl	14a04 <_ZN8gemmlowpplIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
    ce62:	4604      	mov	r4, r0
  F x2 = x * x;
    ce64:	4601      	mov	r1, r0
    ce66:	f7ff ff4b 	bl	cd00 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    ce6a:	4605      	mov	r5, r0
  F x3 = x2 * x;
    ce6c:	4621      	mov	r1, r4
    ce6e:	f7ff ff47 	bl	cd00 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    ce72:	4680      	mov	r8, r0
  F x4 = x2 * x2;
    ce74:	4629      	mov	r1, r5
    ce76:	4628      	mov	r0, r5
    ce78:	f7ff ff42 	bl	cd00 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
  F x4_over_4 = SaturatingRoundingMultiplyByPOT<-2>(x4);
    ce7c:	f007 fe01 	bl	14a82 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin2EiLi0EEENS_10FixedPointIT0_XT1_EEES3_>
      SaturatingRoundingMultiplyByPOT<-1>(
    ce80:	4641      	mov	r1, r8
    ce82:	f007 fdbf 	bl	14a04 <_ZN8gemmlowpplIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
    ce86:	4639      	mov	r1, r7
    ce88:	f7ff ff3a 	bl	cd00 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    ce8c:	4629      	mov	r1, r5
    ce8e:	f007 fdb9 	bl	14a04 <_ZN8gemmlowpplIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
    ce92:	f007 fdbb 	bl	14a0c <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin1EiLi0EEENS_10FixedPointIT0_XT1_EEES3_>
    ce96:	4601      	mov	r1, r0
  return AddSaturatingIf16Bit(
    ce98:	4620      	mov	r0, r4
    ce9a:	f007 fdb3 	bl	14a04 <_ZN8gemmlowpplIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
    ce9e:	4601      	mov	r1, r0
    cea0:	4630      	mov	r0, r6
    cea2:	f7ff ff2d 	bl	cd00 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    cea6:	4601      	mov	r1, r0
    cea8:	4630      	mov	r0, r6
    ceaa:	f007 fdf2 	bl	14a92 <_ZN8gemmlowp20AddSaturatingIf16BitIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
}
    ceae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    ceb2:	bf00      	nop
    ceb4:	70f5a894 	.word	0x70f5a894
    ceb8:	2aaaaaab 	.word	0x2aaaaaab

0000cebc <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi5EiEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
    cebc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    cec0:	4604      	mov	r4, r0
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::min());
    cec2:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
    cec6:	f006 fef6 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ceca:	4606      	mov	r6, r0
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::max());
    cecc:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    ced0:	f006 fef1 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ced4:	4680      	mov	r8, r0
        MaskIfGreaterThan(x, Dup<IntegerType>(threshold));
    ced6:	f06f 407c 	mvn.w	r0, #4227858432	; 0xfc000000
    ceda:	f006 feec 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cede:	4601      	mov	r1, r0
    cee0:	4620      	mov	r0, r4
    cee2:	f006 feff 	bl	13ce4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    cee6:	4607      	mov	r7, r0
        MaskIfLessThan(x, Dup<IntegerType>(-threshold));
    cee8:	480b      	ldr	r0, [pc, #44]	; (cf18 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi5EiEET0_S1_+0x5c>)
    ceea:	f006 fee4 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ceee:	4601      	mov	r1, r0
    cef0:	4620      	mov	r0, r4
    cef2:	f006 feef 	bl	13cd4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    cef6:	4605      	mov	r5, r0
    IntegerType result = ShiftLeft(x, Exponent);
    cef8:	2105      	movs	r1, #5
    cefa:	4620      	mov	r0, r4
    cefc:	f007 fd19 	bl	14932 <_ZN8gemmlowp9ShiftLeftIiEET_S1_i>
    cf00:	4602      	mov	r2, r0
    result = SelectUsingMask(positive_mask, max, result);
    cf02:	4641      	mov	r1, r8
    cf04:	4638      	mov	r0, r7
    cf06:	f007 fd35 	bl	14974 <_ZN8gemmlowp15SelectUsingMaskIiEET_S1_S1_S1_>
    cf0a:	4602      	mov	r2, r0
    result = SelectUsingMask(negative_mask, min, result);
    cf0c:	4631      	mov	r1, r6
    cf0e:	4628      	mov	r0, r5
    cf10:	f007 fd30 	bl	14974 <_ZN8gemmlowp15SelectUsingMaskIiEET_S1_S1_S1_>
}
    cf14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    cf18:	fc000001 	.word	0xfc000001

0000cf1c <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>:
FixedPoint<tRawType, 0> exp_on_negative_values(
    cf1c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    cf20:	4606      	mov	r6, r0
    retval.raw() = Dup<RawType>(x);
    cf22:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
    cf26:	f006 fec6 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cf2a:	4604      	mov	r4, r0
    cf2c:	2001      	movs	r0, #1
    cf2e:	f006 fec2 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cf32:	4601      	mov	r1, r0
  InputF mask = kOneQuarter - InputF::FromScalarRaw(1);
    cf34:	4620      	mov	r0, r4
    cf36:	f007 fdb4 	bl	14aa2 <_ZN8gemmlowpmiIiLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>
    cf3a:	4601      	mov	r1, r0
  InputF a_mod_quarter_minus_one_quarter = (a & mask) - kOneQuarter;
    cf3c:	4630      	mov	r0, r6
    cf3e:	f007 fdb4 	bl	14aaa <_ZN8gemmlowpanIiLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>
    cf42:	4621      	mov	r1, r4
    cf44:	f007 fdad 	bl	14aa2 <_ZN8gemmlowpmiIiLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>
    cf48:	4605      	mov	r5, r0
  ResultF result = exp_on_interval_between_negative_one_quarter_and_0_excl(
    cf4a:	f007 fdf2 	bl	14b32 <_ZN8gemmlowp7RescaleILi0EiLi5EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>
    cf4e:	f7ff ff0f 	bl	cd70 <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIiEENS_10FixedPointIT_Li0EEES3_>
    cf52:	4604      	mov	r4, r0
  tRawType remainder = (a_mod_quarter_minus_one_quarter - a).raw();
    cf54:	4631      	mov	r1, r6
    cf56:	4628      	mov	r0, r5
    cf58:	f007 fda3 	bl	14aa2 <_ZN8gemmlowpmiIiLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>
    cf5c:	4605      	mov	r5, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    cf5e:	2000      	movs	r0, #0
    cf60:	f006 fea9 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cf64:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    cf66:	2000      	movs	r0, #0
    cf68:	f006 fea5 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cf6c:	4682      	mov	sl, r0
  const IntegerType one = Dup<IntegerType>(1);
    cf6e:	2001      	movs	r0, #1
    cf70:	f006 fea1 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cf74:	4607      	mov	r7, r0
  const IntegerType remainder = BitAnd(x, mask);
    cf76:	f8df b428 	ldr.w	fp, [pc, #1064]	; d3a0 <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x484>
    cf7a:	4641      	mov	r1, r8
    cf7c:	4658      	mov	r0, fp
    cf7e:	f006 fe9b 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    cf82:	4681      	mov	r9, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    cf84:	2101      	movs	r1, #1
    cf86:	4640      	mov	r0, r8
    cf88:	f006 fe98 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    cf8c:	4680      	mov	r8, r0
    cf8e:	4651      	mov	r1, sl
    cf90:	4658      	mov	r0, fp
    cf92:	f006 fe9f 	bl	13cd4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    cf96:	4639      	mov	r1, r7
    cf98:	f006 fe8e 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    cf9c:	4601      	mov	r1, r0
    cf9e:	4640      	mov	r0, r8
    cfa0:	f006 fe8e 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    cfa4:	4682      	mov	sl, r0
  return Add(ShiftRight(x, exponent),
    cfa6:	2100      	movs	r1, #0
    cfa8:	4658      	mov	r0, fp
    cfaa:	f006 fe87 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    cfae:	4680      	mov	r8, r0
    cfb0:	4651      	mov	r1, sl
    cfb2:	4648      	mov	r0, r9
    cfb4:	f006 fe96 	bl	13ce4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    cfb8:	4639      	mov	r1, r7
    cfba:	f006 fe7d 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    cfbe:	4601      	mov	r1, r0
    cfc0:	4640      	mov	r0, r8
    cfc2:	f006 fe7d 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    cfc6:	f006 fe76 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cfca:	4680      	mov	r8, r0
  GEMMLOWP_EXP_BARREL_SHIFTER(-2, 1672461947);
    cfcc:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
    cfd0:	f006 fe71 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cfd4:	4601      	mov	r1, r0
    cfd6:	4628      	mov	r0, r5
    cfd8:	f006 fe6e 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    cfdc:	f006 fe74 	bl	13cc8 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
    cfe0:	4607      	mov	r7, r0
    cfe2:	4641      	mov	r1, r8
    cfe4:	4620      	mov	r0, r4
    cfe6:	f7ff fe8b 	bl	cd00 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    cfea:	4601      	mov	r1, r0
    cfec:	4622      	mov	r2, r4
    cfee:	4638      	mov	r0, r7
    cff0:	f007 fd04 	bl	149fc <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
    cff4:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    cff6:	2000      	movs	r0, #0
    cff8:	f006 fe5d 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cffc:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    cffe:	2000      	movs	r0, #0
    d000:	f006 fe59 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d004:	4682      	mov	sl, r0
  const IntegerType one = Dup<IntegerType>(1);
    d006:	2001      	movs	r0, #1
    d008:	f006 fe55 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d00c:	4607      	mov	r7, r0
  const IntegerType remainder = BitAnd(x, mask);
    d00e:	f8df b394 	ldr.w	fp, [pc, #916]	; d3a4 <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x488>
    d012:	4641      	mov	r1, r8
    d014:	4658      	mov	r0, fp
    d016:	f006 fe4f 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d01a:	4681      	mov	r9, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    d01c:	2101      	movs	r1, #1
    d01e:	4640      	mov	r0, r8
    d020:	f006 fe4c 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d024:	4680      	mov	r8, r0
    d026:	4651      	mov	r1, sl
    d028:	4658      	mov	r0, fp
    d02a:	f006 fe53 	bl	13cd4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    d02e:	4639      	mov	r1, r7
    d030:	f006 fe42 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d034:	4601      	mov	r1, r0
    d036:	4640      	mov	r0, r8
    d038:	f006 fe42 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    d03c:	4682      	mov	sl, r0
  return Add(ShiftRight(x, exponent),
    d03e:	2100      	movs	r1, #0
    d040:	4658      	mov	r0, fp
    d042:	f006 fe3b 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d046:	4680      	mov	r8, r0
    d048:	4651      	mov	r1, sl
    d04a:	4648      	mov	r0, r9
    d04c:	f006 fe4a 	bl	13ce4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    d050:	4639      	mov	r1, r7
    d052:	f006 fe31 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d056:	4601      	mov	r1, r0
    d058:	4640      	mov	r0, r8
    d05a:	f006 fe31 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    d05e:	f006 fe2a 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d062:	4680      	mov	r8, r0
  GEMMLOWP_EXP_BARREL_SHIFTER(-1, 1302514674);
    d064:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
    d068:	f006 fe25 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d06c:	4601      	mov	r1, r0
    d06e:	4628      	mov	r0, r5
    d070:	f006 fe22 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d074:	f006 fe28 	bl	13cc8 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
    d078:	4607      	mov	r7, r0
    d07a:	4641      	mov	r1, r8
    d07c:	4620      	mov	r0, r4
    d07e:	f7ff fe3f 	bl	cd00 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d082:	4601      	mov	r1, r0
    d084:	4622      	mov	r2, r4
    d086:	4638      	mov	r0, r7
    d088:	f007 fcb8 	bl	149fc <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
    d08c:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    d08e:	2000      	movs	r0, #0
    d090:	f006 fe11 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d094:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    d096:	2000      	movs	r0, #0
    d098:	f006 fe0d 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d09c:	4682      	mov	sl, r0
  const IntegerType one = Dup<IntegerType>(1);
    d09e:	2001      	movs	r0, #1
    d0a0:	f006 fe09 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d0a4:	4607      	mov	r7, r0
  const IntegerType remainder = BitAnd(x, mask);
    d0a6:	f8df b300 	ldr.w	fp, [pc, #768]	; d3a8 <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x48c>
    d0aa:	4641      	mov	r1, r8
    d0ac:	4658      	mov	r0, fp
    d0ae:	f006 fe03 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d0b2:	4681      	mov	r9, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    d0b4:	2101      	movs	r1, #1
    d0b6:	4640      	mov	r0, r8
    d0b8:	f006 fe00 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d0bc:	4680      	mov	r8, r0
    d0be:	4651      	mov	r1, sl
    d0c0:	4658      	mov	r0, fp
    d0c2:	f006 fe07 	bl	13cd4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    d0c6:	4639      	mov	r1, r7
    d0c8:	f006 fdf6 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d0cc:	4601      	mov	r1, r0
    d0ce:	4640      	mov	r0, r8
    d0d0:	f006 fdf6 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    d0d4:	4682      	mov	sl, r0
  return Add(ShiftRight(x, exponent),
    d0d6:	2100      	movs	r1, #0
    d0d8:	4658      	mov	r0, fp
    d0da:	f006 fdef 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d0de:	4680      	mov	r8, r0
    d0e0:	4651      	mov	r1, sl
    d0e2:	4648      	mov	r0, r9
    d0e4:	f006 fdfe 	bl	13ce4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    d0e8:	4639      	mov	r1, r7
    d0ea:	f006 fde5 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d0ee:	4601      	mov	r1, r0
    d0f0:	4640      	mov	r0, r8
    d0f2:	f006 fde5 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    d0f6:	f006 fdde 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d0fa:	4680      	mov	r8, r0
  GEMMLOWP_EXP_BARREL_SHIFTER(+0, 790015084);
    d0fc:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
    d100:	f006 fdd9 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d104:	4601      	mov	r1, r0
    d106:	4628      	mov	r0, r5
    d108:	f006 fdd6 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d10c:	f006 fddc 	bl	13cc8 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
    d110:	4607      	mov	r7, r0
    d112:	4641      	mov	r1, r8
    d114:	4620      	mov	r0, r4
    d116:	f7ff fdf3 	bl	cd00 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d11a:	4601      	mov	r1, r0
    d11c:	4622      	mov	r2, r4
    d11e:	4638      	mov	r0, r7
    d120:	f007 fc6c 	bl	149fc <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
    d124:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    d126:	2000      	movs	r0, #0
    d128:	f006 fdc5 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d12c:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    d12e:	2000      	movs	r0, #0
    d130:	f006 fdc1 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d134:	4682      	mov	sl, r0
  const IntegerType one = Dup<IntegerType>(1);
    d136:	2001      	movs	r0, #1
    d138:	f006 fdbd 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d13c:	4607      	mov	r7, r0
  const IntegerType remainder = BitAnd(x, mask);
    d13e:	f8df b26c 	ldr.w	fp, [pc, #620]	; d3ac <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x490>
    d142:	4641      	mov	r1, r8
    d144:	4658      	mov	r0, fp
    d146:	f006 fdb7 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d14a:	4681      	mov	r9, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    d14c:	2101      	movs	r1, #1
    d14e:	4640      	mov	r0, r8
    d150:	f006 fdb4 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d154:	4680      	mov	r8, r0
    d156:	4651      	mov	r1, sl
    d158:	4658      	mov	r0, fp
    d15a:	f006 fdbb 	bl	13cd4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    d15e:	4639      	mov	r1, r7
    d160:	f006 fdaa 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d164:	4601      	mov	r1, r0
    d166:	4640      	mov	r0, r8
    d168:	f006 fdaa 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    d16c:	4682      	mov	sl, r0
  return Add(ShiftRight(x, exponent),
    d16e:	2100      	movs	r1, #0
    d170:	4658      	mov	r0, fp
    d172:	f006 fda3 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d176:	4680      	mov	r8, r0
    d178:	4651      	mov	r1, sl
    d17a:	4648      	mov	r0, r9
    d17c:	f006 fdb2 	bl	13ce4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    d180:	4639      	mov	r1, r7
    d182:	f006 fd99 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d186:	4601      	mov	r1, r0
    d188:	4640      	mov	r0, r8
    d18a:	f006 fd99 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    d18e:	f006 fd92 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d192:	4680      	mov	r8, r0
  GEMMLOWP_EXP_BARREL_SHIFTER(+1, 290630308);
    d194:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
    d198:	f006 fd8d 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d19c:	4601      	mov	r1, r0
    d19e:	4628      	mov	r0, r5
    d1a0:	f006 fd8a 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d1a4:	f006 fd90 	bl	13cc8 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
    d1a8:	4607      	mov	r7, r0
    d1aa:	4641      	mov	r1, r8
    d1ac:	4620      	mov	r0, r4
    d1ae:	f7ff fda7 	bl	cd00 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d1b2:	4601      	mov	r1, r0
    d1b4:	4622      	mov	r2, r4
    d1b6:	4638      	mov	r0, r7
    d1b8:	f007 fc20 	bl	149fc <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
    d1bc:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    d1be:	2000      	movs	r0, #0
    d1c0:	f006 fd79 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d1c4:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    d1c6:	2000      	movs	r0, #0
    d1c8:	f006 fd75 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d1cc:	4682      	mov	sl, r0
  const IntegerType one = Dup<IntegerType>(1);
    d1ce:	2001      	movs	r0, #1
    d1d0:	f006 fd71 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d1d4:	4607      	mov	r7, r0
  const IntegerType remainder = BitAnd(x, mask);
    d1d6:	f8df b1d8 	ldr.w	fp, [pc, #472]	; d3b0 <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x494>
    d1da:	4641      	mov	r1, r8
    d1dc:	4658      	mov	r0, fp
    d1de:	f006 fd6b 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d1e2:	4681      	mov	r9, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    d1e4:	2101      	movs	r1, #1
    d1e6:	4640      	mov	r0, r8
    d1e8:	f006 fd68 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d1ec:	4680      	mov	r8, r0
    d1ee:	4651      	mov	r1, sl
    d1f0:	4658      	mov	r0, fp
    d1f2:	f006 fd6f 	bl	13cd4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    d1f6:	4639      	mov	r1, r7
    d1f8:	f006 fd5e 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d1fc:	4601      	mov	r1, r0
    d1fe:	4640      	mov	r0, r8
    d200:	f006 fd5e 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    d204:	4682      	mov	sl, r0
  return Add(ShiftRight(x, exponent),
    d206:	2100      	movs	r1, #0
    d208:	4658      	mov	r0, fp
    d20a:	f006 fd57 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d20e:	4680      	mov	r8, r0
    d210:	4651      	mov	r1, sl
    d212:	4648      	mov	r0, r9
    d214:	f006 fd66 	bl	13ce4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    d218:	4639      	mov	r1, r7
    d21a:	f006 fd4d 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d21e:	4601      	mov	r1, r0
    d220:	4640      	mov	r0, r8
    d222:	f006 fd4d 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    d226:	f006 fd46 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d22a:	4680      	mov	r8, r0
  GEMMLOWP_EXP_BARREL_SHIFTER(+2, 39332535);
    d22c:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
    d230:	f006 fd41 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d234:	4601      	mov	r1, r0
    d236:	4628      	mov	r0, r5
    d238:	f006 fd3e 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d23c:	f006 fd44 	bl	13cc8 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
    d240:	4607      	mov	r7, r0
    d242:	4641      	mov	r1, r8
    d244:	4620      	mov	r0, r4
    d246:	f7ff fd5b 	bl	cd00 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d24a:	4601      	mov	r1, r0
    d24c:	4622      	mov	r2, r4
    d24e:	4638      	mov	r0, r7
    d250:	f007 fbd4 	bl	149fc <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
    d254:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    d256:	2000      	movs	r0, #0
    d258:	f006 fd2d 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d25c:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    d25e:	2000      	movs	r0, #0
    d260:	f006 fd29 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d264:	4682      	mov	sl, r0
  const IntegerType one = Dup<IntegerType>(1);
    d266:	2001      	movs	r0, #1
    d268:	f006 fd25 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d26c:	4607      	mov	r7, r0
  const IntegerType remainder = BitAnd(x, mask);
    d26e:	f8df b144 	ldr.w	fp, [pc, #324]	; d3b4 <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x498>
    d272:	4641      	mov	r1, r8
    d274:	4658      	mov	r0, fp
    d276:	f006 fd1f 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d27a:	4681      	mov	r9, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    d27c:	2101      	movs	r1, #1
    d27e:	4640      	mov	r0, r8
    d280:	f006 fd1c 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d284:	4680      	mov	r8, r0
    d286:	4651      	mov	r1, sl
    d288:	4658      	mov	r0, fp
    d28a:	f006 fd23 	bl	13cd4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    d28e:	4639      	mov	r1, r7
    d290:	f006 fd12 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d294:	4601      	mov	r1, r0
    d296:	4640      	mov	r0, r8
    d298:	f006 fd12 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    d29c:	4682      	mov	sl, r0
  return Add(ShiftRight(x, exponent),
    d29e:	2100      	movs	r1, #0
    d2a0:	4658      	mov	r0, fp
    d2a2:	f006 fd0b 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d2a6:	4680      	mov	r8, r0
    d2a8:	4651      	mov	r1, sl
    d2aa:	4648      	mov	r0, r9
    d2ac:	f006 fd1a 	bl	13ce4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    d2b0:	4639      	mov	r1, r7
    d2b2:	f006 fd01 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d2b6:	4601      	mov	r1, r0
    d2b8:	4640      	mov	r0, r8
    d2ba:	f006 fd01 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    d2be:	f006 fcfa 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d2c2:	4680      	mov	r8, r0
  GEMMLOWP_EXP_BARREL_SHIFTER(+3, 720401);
    d2c4:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
    d2c8:	f006 fcf5 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d2cc:	4601      	mov	r1, r0
    d2ce:	4628      	mov	r0, r5
    d2d0:	f006 fcf2 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d2d4:	f006 fcf8 	bl	13cc8 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
    d2d8:	4607      	mov	r7, r0
    d2da:	4641      	mov	r1, r8
    d2dc:	4620      	mov	r0, r4
    d2de:	f7ff fd0f 	bl	cd00 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d2e2:	4601      	mov	r1, r0
    d2e4:	4622      	mov	r2, r4
    d2e6:	4638      	mov	r0, r7
    d2e8:	f007 fb88 	bl	149fc <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
    d2ec:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    d2ee:	2000      	movs	r0, #0
    d2f0:	f006 fce1 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d2f4:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    d2f6:	2000      	movs	r0, #0
    d2f8:	f006 fcdd 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d2fc:	4682      	mov	sl, r0
  const IntegerType one = Dup<IntegerType>(1);
    d2fe:	2001      	movs	r0, #1
    d300:	f006 fcd9 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d304:	4607      	mov	r7, r0
  const IntegerType remainder = BitAnd(x, mask);
    d306:	4641      	mov	r1, r8
    d308:	20f2      	movs	r0, #242	; 0xf2
    d30a:	f006 fcd5 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d30e:	4681      	mov	r9, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    d310:	2101      	movs	r1, #1
    d312:	4640      	mov	r0, r8
    d314:	f006 fcd2 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d318:	4680      	mov	r8, r0
    d31a:	4651      	mov	r1, sl
    d31c:	20f2      	movs	r0, #242	; 0xf2
    d31e:	f006 fcd9 	bl	13cd4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    d322:	4639      	mov	r1, r7
    d324:	f006 fcc8 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d328:	4601      	mov	r1, r0
    d32a:	4640      	mov	r0, r8
    d32c:	f006 fcc8 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    d330:	4682      	mov	sl, r0
  return Add(ShiftRight(x, exponent),
    d332:	2100      	movs	r1, #0
    d334:	20f2      	movs	r0, #242	; 0xf2
    d336:	f006 fcc1 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d33a:	4680      	mov	r8, r0
    d33c:	4651      	mov	r1, sl
    d33e:	4648      	mov	r0, r9
    d340:	f006 fcd0 	bl	13ce4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    d344:	4639      	mov	r1, r7
    d346:	f006 fcb7 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d34a:	4601      	mov	r1, r0
    d34c:	4640      	mov	r0, r8
    d34e:	f006 fcb7 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    d352:	f006 fcb0 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d356:	4607      	mov	r7, r0
  GEMMLOWP_EXP_BARREL_SHIFTER(+4, 242);
    d358:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
    d35c:	f006 fcab 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d360:	4601      	mov	r1, r0
    d362:	4628      	mov	r0, r5
    d364:	f006 fca8 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d368:	f006 fcae 	bl	13cc8 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
    d36c:	4605      	mov	r5, r0
    d36e:	4639      	mov	r1, r7
    d370:	4620      	mov	r0, r4
    d372:	f7ff fcc5 	bl	cd00 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d376:	4601      	mov	r1, r0
    d378:	4622      	mov	r2, r4
    d37a:	4628      	mov	r0, r5
    d37c:	f007 fb3e 	bl	149fc <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
    d380:	4604      	mov	r4, r0
  result = SelectUsingMask(MaskIfZero(a), ResultF::One(), result);
    d382:	4630      	mov	r0, r6
    d384:	f007 fbd1 	bl	14b2a <_ZN8gemmlowp10MaskIfZeroIiLi5EEET_NS_10FixedPointIS1_XT0_EEE>
    d388:	4605      	mov	r5, r0
    retval.raw() = Dup<RawType>(x);
    d38a:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    d38e:	f006 fc92 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d392:	4601      	mov	r1, r0
  result = SelectUsingMask(MaskIfZero(a), ResultF::One(), result);
    d394:	4622      	mov	r2, r4
    d396:	4628      	mov	r0, r5
    d398:	f007 fb30 	bl	149fc <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
}
    d39c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d3a0:	63afbe7b 	.word	0x63afbe7b
    d3a4:	4da2cbf2 	.word	0x4da2cbf2
    d3a8:	2f16ac6c 	.word	0x2f16ac6c
    d3ac:	1152aaa4 	.word	0x1152aaa4
    d3b0:	02582ab7 	.word	0x02582ab7
    d3b4:	000afe11 	.word	0x000afe11

0000d3b8 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode>:
      return kTfLiteError;
  }
  return kTfLiteOk;
}

TfLiteStatus MaxEval(TfLiteContext* context, TfLiteNode* node) {
    d3b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d3bc:	b082      	sub	sp, #8
  TFLITE_DCHECK(node->builtin_data != nullptr);
    d3be:	694f      	ldr	r7, [r1, #20]
    d3c0:	b35f      	cbz	r7, d41a <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x62>
    d3c2:	4604      	mov	r4, r0
    d3c4:	460d      	mov	r5, r1
  auto* params = reinterpret_cast<TfLitePoolParams*>(node->builtin_data);

  TFLITE_DCHECK(node->user_data != nullptr);
    d3c6:	f8d1 8010 	ldr.w	r8, [r1, #16]
    d3ca:	f1b8 0f00 	cmp.w	r8, #0
    d3ce:	d026      	beq.n	d41e <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x66>
  const OpDataPooling* data =
      static_cast<const OpDataPooling*>(node->user_data);

  const TfLiteEvalTensor* input =
      micro::GetEvalInput(context, node, kPoolingInputTensor);
    d3d0:	4b23      	ldr	r3, [pc, #140]	; (d460 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0xa8>)
    d3d2:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    d3d4:	b328      	cbz	r0, d422 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x6a>
  TFLITE_DCHECK(node != nullptr);
    d3d6:	b335      	cbz	r5, d426 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x6e>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    d3d8:	6d42      	ldr	r2, [r0, #84]	; 0x54
    d3da:	682b      	ldr	r3, [r5, #0]
    d3dc:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    d3e0:	6859      	ldr	r1, [r3, #4]
    d3e2:	4790      	blx	r2
    d3e4:	4606      	mov	r6, r0
  TfLiteEvalTensor* output =
      micro::GetEvalOutput(context, node, kPoolingOutputTensor);
    d3e6:	4b1f      	ldr	r3, [pc, #124]	; (d464 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0xac>)
    d3e8:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    d3ea:	b1f4      	cbz	r4, d42a <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x72>
  TFLITE_DCHECK(node != nullptr);
    d3ec:	b1fd      	cbz	r5, d42e <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x76>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    d3ee:	6d62      	ldr	r2, [r4, #84]	; 0x54
    d3f0:	686b      	ldr	r3, [r5, #4]
    d3f2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    d3f6:	6859      	ldr	r1, [r3, #4]
    d3f8:	4620      	mov	r0, r4
    d3fa:	4790      	blx	r2

  switch (input->type) {
    d3fc:	7a33      	ldrb	r3, [r6, #8]
    d3fe:	2b01      	cmp	r3, #1
    d400:	d017      	beq.n	d432 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x7a>
    d402:	2b09      	cmp	r3, #9
    d404:	d021      	beq.n	d44a <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x92>
      break;
    case kTfLiteInt8:
      MaxPoolingEvalQuantized(context, node, params, data, input, output);
      break;
    default:
      TF_LITE_KERNEL_LOG(context, "Type %s not currently supported.",
    d406:	6965      	ldr	r5, [r4, #20]
    d408:	4618      	mov	r0, r3
    d40a:	f7fb fdeb 	bl	8fe4 <TfLiteTypeGetName>
    d40e:	4602      	mov	r2, r0
    d410:	4915      	ldr	r1, [pc, #84]	; (d468 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0xb0>)
    d412:	4620      	mov	r0, r4
    d414:	47a8      	blx	r5
                         TfLiteTypeGetName(input->type));
      return kTfLiteError;
    d416:	2001      	movs	r0, #1
    d418:	e014      	b.n	d444 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x8c>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    d41a:	f008 fdf8 	bl	1600e <abort>
  TFLITE_DCHECK(node->user_data != nullptr);
    d41e:	f008 fdf6 	bl	1600e <abort>
  TFLITE_DCHECK(context != nullptr);
    d422:	f008 fdf4 	bl	1600e <abort>
  TFLITE_DCHECK(node != nullptr);
    d426:	f008 fdf2 	bl	1600e <abort>
  TFLITE_DCHECK(context != nullptr);
    d42a:	f008 fdf0 	bl	1600e <abort>
  TFLITE_DCHECK(node != nullptr);
    d42e:	f008 fdee 	bl	1600e <abort>
      MaxPoolingEvalFloat(context, node, params, data, input, output);
    d432:	9001      	str	r0, [sp, #4]
    d434:	9600      	str	r6, [sp, #0]
    d436:	4643      	mov	r3, r8
    d438:	463a      	mov	r2, r7
    d43a:	4629      	mov	r1, r5
    d43c:	4620      	mov	r0, r4
    d43e:	f007 fda7 	bl	14f90 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_>
  }
  return kTfLiteOk;
    d442:	2000      	movs	r0, #0
}
    d444:	b002      	add	sp, #8
    d446:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      MaxPoolingEvalQuantized(context, node, params, data, input, output);
    d44a:	9001      	str	r0, [sp, #4]
    d44c:	9600      	str	r6, [sp, #0]
    d44e:	4643      	mov	r3, r8
    d450:	463a      	mov	r2, r7
    d452:	4629      	mov	r1, r5
    d454:	4620      	mov	r0, r4
    d456:	f008 f938 	bl	156ca <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_>
  return kTfLiteOk;
    d45a:	2000      	movs	r0, #0
      break;
    d45c:	e7f2      	b.n	d444 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x8c>
    d45e:	bf00      	nop
    d460:	0002734c 	.word	0x0002734c
    d464:	00027350 	.word	0x00027350
    d468:	000272a4 	.word	0x000272a4

0000d46c <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus AverageEval(TfLiteContext* context, TfLiteNode* node) {
    d46c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d470:	b082      	sub	sp, #8
  TFLITE_DCHECK(node->builtin_data != nullptr);
    d472:	694f      	ldr	r7, [r1, #20]
    d474:	b35f      	cbz	r7, d4ce <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x62>
    d476:	4604      	mov	r4, r0
    d478:	460d      	mov	r5, r1
  TFLITE_DCHECK(node->user_data != nullptr);
    d47a:	f8d1 8010 	ldr.w	r8, [r1, #16]
    d47e:	f1b8 0f00 	cmp.w	r8, #0
    d482:	d026      	beq.n	d4d2 <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x66>
      micro::GetEvalInput(context, node, kPoolingInputTensor);
    d484:	4b23      	ldr	r3, [pc, #140]	; (d514 <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0xa8>)
    d486:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    d488:	b328      	cbz	r0, d4d6 <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x6a>
  TFLITE_DCHECK(node != nullptr);
    d48a:	b335      	cbz	r5, d4da <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x6e>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    d48c:	6d42      	ldr	r2, [r0, #84]	; 0x54
    d48e:	682b      	ldr	r3, [r5, #0]
    d490:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    d494:	6859      	ldr	r1, [r3, #4]
    d496:	4790      	blx	r2
    d498:	4606      	mov	r6, r0
      micro::GetEvalOutput(context, node, kPoolingOutputTensor);
    d49a:	4b1f      	ldr	r3, [pc, #124]	; (d518 <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0xac>)
    d49c:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    d49e:	b1f4      	cbz	r4, d4de <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x72>
  TFLITE_DCHECK(node != nullptr);
    d4a0:	b1fd      	cbz	r5, d4e2 <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x76>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    d4a2:	6d62      	ldr	r2, [r4, #84]	; 0x54
    d4a4:	686b      	ldr	r3, [r5, #4]
    d4a6:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    d4aa:	6859      	ldr	r1, [r3, #4]
    d4ac:	4620      	mov	r0, r4
    d4ae:	4790      	blx	r2
  switch (input->type) {
    d4b0:	7a33      	ldrb	r3, [r6, #8]
    d4b2:	2b01      	cmp	r3, #1
    d4b4:	d017      	beq.n	d4e6 <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x7a>
    d4b6:	2b09      	cmp	r3, #9
    d4b8:	d021      	beq.n	d4fe <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x92>
      TF_LITE_KERNEL_LOG(context, "Input type %s is not currently supported",
    d4ba:	6965      	ldr	r5, [r4, #20]
    d4bc:	4618      	mov	r0, r3
    d4be:	f7fb fd91 	bl	8fe4 <TfLiteTypeGetName>
    d4c2:	4602      	mov	r2, r0
    d4c4:	4915      	ldr	r1, [pc, #84]	; (d51c <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0xb0>)
    d4c6:	4620      	mov	r0, r4
    d4c8:	47a8      	blx	r5
      return kTfLiteError;
    d4ca:	2001      	movs	r0, #1
    d4cc:	e014      	b.n	d4f8 <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x8c>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    d4ce:	f008 fd9e 	bl	1600e <abort>
  TFLITE_DCHECK(node->user_data != nullptr);
    d4d2:	f008 fd9c 	bl	1600e <abort>
  TFLITE_DCHECK(context != nullptr);
    d4d6:	f008 fd9a 	bl	1600e <abort>
  TFLITE_DCHECK(node != nullptr);
    d4da:	f008 fd98 	bl	1600e <abort>
  TFLITE_DCHECK(context != nullptr);
    d4de:	f008 fd96 	bl	1600e <abort>
  TFLITE_DCHECK(node != nullptr);
    d4e2:	f008 fd94 	bl	1600e <abort>
      AveragePoolingEvalFloat(context, node, params, data, input, output);
    d4e6:	9001      	str	r0, [sp, #4]
    d4e8:	9600      	str	r6, [sp, #0]
    d4ea:	4643      	mov	r3, r8
    d4ec:	463a      	mov	r2, r7
    d4ee:	4629      	mov	r1, r5
    d4f0:	4620      	mov	r0, r4
    d4f2:	f007 fb7c 	bl	14bee <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_>
  return kTfLiteOk;
    d4f6:	2000      	movs	r0, #0
}
    d4f8:	b002      	add	sp, #8
    d4fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      AveragePoolingEvalQuantized(context, node, params, data, input, output);
    d4fe:	9001      	str	r0, [sp, #4]
    d500:	9600      	str	r6, [sp, #0]
    d502:	4643      	mov	r3, r8
    d504:	463a      	mov	r2, r7
    d506:	4629      	mov	r1, r5
    d508:	4620      	mov	r0, r4
    d50a:	f007 ff0f 	bl	1532c <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_>
  return kTfLiteOk;
    d50e:	2000      	movs	r0, #0
      break;
    d510:	e7f2      	b.n	d4f8 <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x8c>
    d512:	bf00      	nop
    d514:	0002734c 	.word	0x0002734c
    d518:	00027350 	.word	0x00027350
    d51c:	000272c8 	.word	0x000272c8

0000d520 <_ZN6tflite24Register_AVERAGE_POOL_2DEv>:
  return context->AllocatePersistentBuffer(context, sizeof(OpDataPooling));
}

}  // namespace

TfLiteRegistration Register_AVERAGE_POOL_2D() {
    d520:	b470      	push	{r4, r5, r6}
    d522:	4606      	mov	r6, r0
          /*prepare=*/PoolingPrepare,
          /*invoke=*/AverageEval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    d524:	4604      	mov	r4, r0
    d526:	4d05      	ldr	r5, [pc, #20]	; (d53c <_ZN6tflite24Register_AVERAGE_POOL_2DEv+0x1c>)
    d528:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    d52a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    d52c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    d530:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    d534:	4630      	mov	r0, r6
    d536:	bc70      	pop	{r4, r5, r6}
    d538:	4770      	bx	lr
    d53a:	bf00      	nop
    d53c:	00016f40 	.word	0x00016f40

0000d540 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode>:
      params->filter_width, params->padding, &out_height, &out_width);

  return kTfLiteOk;
}

TfLiteStatus PoolingPrepare(TfLiteContext* context, TfLiteNode* node) {
    d540:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    d544:	b083      	sub	sp, #12
  TFLITE_DCHECK(node->builtin_data != nullptr);
    d546:	694f      	ldr	r7, [r1, #20]
    d548:	b34f      	cbz	r7, d59e <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x5e>
    d54a:	4605      	mov	r5, r0
    d54c:	460c      	mov	r4, r1
  auto* params = reinterpret_cast<TfLitePoolParams*>(node->builtin_data);

  TFLITE_DCHECK(node->user_data != nullptr);
    d54e:	690e      	ldr	r6, [r1, #16]
    d550:	b33e      	cbz	r6, d5a2 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x62>
  OpDataPooling* data = static_cast<OpDataPooling*>(node->user_data);

  const TfLiteTensor* input = GetInput(context, node, kPoolingInputTensor);
    d552:	2200      	movs	r2, #0
    d554:	f006 fadc 	bl	13b10 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    d558:	4680      	mov	r8, r0
    d55a:	b320      	cbz	r0, d5a6 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x66>
  TfLiteTensor* output = GetOutput(context, node, kPoolingOutputTensor);
    d55c:	2200      	movs	r2, #0
    d55e:	4621      	mov	r1, r4
    d560:	4628      	mov	r0, r5
    d562:	f006 faf4 	bl	13b4e <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    d566:	4681      	mov	r9, r0
    d568:	b350      	cbz	r0, d5c0 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x80>

  TF_LITE_ENSURE_STATUS(
    d56a:	9600      	str	r6, [sp, #0]
    d56c:	4603      	mov	r3, r0
    d56e:	4642      	mov	r2, r8
    d570:	4639      	mov	r1, r7
    d572:	4628      	mov	r0, r5
    d574:	f007 fae9 	bl	14b4a <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE>
    d578:	4604      	mov	r4, r0
    d57a:	b9e8      	cbnz	r0, d5b8 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x78>
      CalculateOpDataPooling(context, params, input, output, data));

  if (input->type == kTfLiteFloat32) {
    d57c:	f898 3000 	ldrb.w	r3, [r8]
    d580:	2b01      	cmp	r3, #1
    d582:	d027      	beq.n	d5d4 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x94>
    CalculateActivationRange(params->activation, &data->activation_min_f32,
                             &data->activation_max_f32);
  } else if (input->type == kTfLiteInt8) {
    d584:	2b09      	cmp	r3, #9
    d586:	d117      	bne.n	d5b8 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x78>
    CalculateActivationRangeQuantized(context, params->activation, output,
    d588:	7d39      	ldrb	r1, [r7, #20]
    d58a:	f106 0314 	add.w	r3, r6, #20
    d58e:	9300      	str	r3, [sp, #0]
    d590:	f106 0310 	add.w	r3, r6, #16
    d594:	464a      	mov	r2, r9
    d596:	4628      	mov	r0, r5
    d598:	f7fb ff42 	bl	9420 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_>
    d59c:	e00c      	b.n	d5b8 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x78>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    d59e:	f008 fd36 	bl	1600e <abort>
  TFLITE_DCHECK(node->user_data != nullptr);
    d5a2:	f008 fd34 	bl	1600e <abort>
  TF_LITE_ENSURE(context, input != nullptr);
    d5a6:	696c      	ldr	r4, [r5, #20]
    d5a8:	4b0e      	ldr	r3, [pc, #56]	; (d5e4 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xa4>)
    d5aa:	9300      	str	r3, [sp, #0]
    d5ac:	233a      	movs	r3, #58	; 0x3a
    d5ae:	4a0e      	ldr	r2, [pc, #56]	; (d5e8 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xa8>)
    d5b0:	490e      	ldr	r1, [pc, #56]	; (d5ec <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xac>)
    d5b2:	4628      	mov	r0, r5
    d5b4:	47a0      	blx	r4
    d5b6:	2401      	movs	r4, #1
                                      &data->activation_min,
                                      &data->activation_max);
  }

  return kTfLiteOk;
}
    d5b8:	4620      	mov	r0, r4
    d5ba:	b003      	add	sp, #12
    d5bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  TF_LITE_ENSURE(context, output != nullptr);
    d5c0:	696c      	ldr	r4, [r5, #20]
    d5c2:	4b0b      	ldr	r3, [pc, #44]	; (d5f0 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xb0>)
    d5c4:	9300      	str	r3, [sp, #0]
    d5c6:	233c      	movs	r3, #60	; 0x3c
    d5c8:	4a07      	ldr	r2, [pc, #28]	; (d5e8 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xa8>)
    d5ca:	4908      	ldr	r1, [pc, #32]	; (d5ec <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xac>)
    d5cc:	4628      	mov	r0, r5
    d5ce:	47a0      	blx	r4
    d5d0:	2401      	movs	r4, #1
    d5d2:	e7f1      	b.n	d5b8 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x78>
    CalculateActivationRange(params->activation, &data->activation_min_f32,
    d5d4:	f106 021c 	add.w	r2, r6, #28
    d5d8:	f106 0118 	add.w	r1, r6, #24
    d5dc:	7d38      	ldrb	r0, [r7, #20]
    d5de:	f7fc fe7f 	bl	a2e0 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>
    d5e2:	e7e9      	b.n	d5b8 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x78>
    d5e4:	00026fb8 	.word	0x00026fb8
    d5e8:	000272f4 	.word	0x000272f4
    d5ec:	000265a4 	.word	0x000265a4
    d5f0:	00026fe0 	.word	0x00026fe0

0000d5f4 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode>:
namespace reshape {

constexpr int kInputTensor = 0;
constexpr int kOutputTensor = 0;

TfLiteStatus ReshapeOutput(TfLiteContext* context, TfLiteNode* node) {
    d5f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d5f8:	b084      	sub	sp, #16
    d5fa:	4604      	mov	r4, r0
    d5fc:	460f      	mov	r7, r1
  const TfLiteTensor* input = GetInput(context, node, kInputTensor);
    d5fe:	2200      	movs	r2, #0
    d600:	f006 fa86 	bl	13b10 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    d604:	b308      	cbz	r0, d64a <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x56>
    d606:	4605      	mov	r5, r0
  TfLiteTensor* output = GetOutput(context, node, kOutputTensor);
    d608:	2200      	movs	r2, #0
    d60a:	4639      	mov	r1, r7
    d60c:	4620      	mov	r0, r4
    d60e:	f006 fa9e 	bl	13b4e <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    d612:	4606      	mov	r6, r0
    d614:	b328      	cbz	r0, d662 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x6e>
  return NumElements(t->dims);
    d616:	f8d5 8008 	ldr.w	r8, [r5, #8]
  for (int i = 0; i < dims->size; ++i) {
    d61a:	f04f 0c00 	mov.w	ip, #0
  int64_t count = 1;
    d61e:	2201      	movs	r2, #1
    d620:	2300      	movs	r3, #0
  for (int i = 0; i < dims->size; ++i) {
    d622:	f8d8 1000 	ldr.w	r1, [r8]
    d626:	4561      	cmp	r1, ip
    d628:	dd25      	ble.n	d676 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x82>
    count *= dims->data[i];
    d62a:	eb08 018c 	add.w	r1, r8, ip, lsl #2
    d62e:	f8d1 e004 	ldr.w	lr, [r1, #4]
    d632:	4670      	mov	r0, lr
    d634:	17c1      	asrs	r1, r0, #31
    d636:	fb02 f101 	mul.w	r1, r2, r1
    d63a:	fb0e 1103 	mla	r1, lr, r3, r1
    d63e:	fba2 230e 	umull	r2, r3, r2, lr
    d642:	440b      	add	r3, r1
  for (int i = 0; i < dims->size; ++i) {
    d644:	f10c 0c01 	add.w	ip, ip, #1
    d648:	e7eb      	b.n	d622 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x2e>
  TF_LITE_ENSURE(context, input != nullptr);
    d64a:	6965      	ldr	r5, [r4, #20]
    d64c:	4b3e      	ldr	r3, [pc, #248]	; (d748 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x154>)
    d64e:	9300      	str	r3, [sp, #0]
    d650:	2323      	movs	r3, #35	; 0x23
    d652:	4a3e      	ldr	r2, [pc, #248]	; (d74c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x158>)
    d654:	493e      	ldr	r1, [pc, #248]	; (d750 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x15c>)
    d656:	4620      	mov	r0, r4
    d658:	47a8      	blx	r5
    d65a:	2001      	movs	r0, #1
  }

  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
  TF_LITE_ENSURE_EQ(context, num_input_elements, num_output_elements);
  return kTfLiteOk;
}
    d65c:	b004      	add	sp, #16
    d65e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TF_LITE_ENSURE(context, output != nullptr);
    d662:	6965      	ldr	r5, [r4, #20]
    d664:	4b3b      	ldr	r3, [pc, #236]	; (d754 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x160>)
    d666:	9300      	str	r3, [sp, #0]
    d668:	2325      	movs	r3, #37	; 0x25
    d66a:	4a38      	ldr	r2, [pc, #224]	; (d74c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x158>)
    d66c:	4938      	ldr	r1, [pc, #224]	; (d750 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x15c>)
    d66e:	4620      	mov	r0, r4
    d670:	47a8      	blx	r5
    d672:	2001      	movs	r0, #1
    d674:	e7f2      	b.n	d65c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x68>
  TfLiteIntArray* output_shape = output->dims;
    d676:	68b0      	ldr	r0, [r6, #8]
inline int NumInputs(const TfLiteNode* node) { return node->inputs->size; }
    d678:	683b      	ldr	r3, [r7, #0]
    d67a:	681b      	ldr	r3, [r3, #0]
      output_shape->size == 1 && output_shape->data[0] == 0) {
    d67c:	2b01      	cmp	r3, #1
    d67e:	d004      	beq.n	d68a <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x96>
  for (int i = 0; i < output_shape->size; ++i) {
    d680:	2300      	movs	r3, #0
  int stretch_dim = -1;
    d682:	f04f 3cff 	mov.w	ip, #4294967295
  int num_output_elements = 1;
    d686:	2701      	movs	r7, #1
    d688:	e01b      	b.n	d6c2 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xce>
      output_shape->size == 1 && output_shape->data[0] == 0) {
    d68a:	6803      	ldr	r3, [r0, #0]
  if (NumInputs(node) == 1 &&  // Legacy scalar supported with params.
    d68c:	2b01      	cmp	r3, #1
    d68e:	d1f7      	bne.n	d680 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x8c>
      output_shape->size == 1 && output_shape->data[0] == 0) {
    d690:	6843      	ldr	r3, [r0, #4]
    d692:	2b00      	cmp	r3, #0
    d694:	d1f4      	bne.n	d680 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x8c>
    output_shape->size = 0;
    d696:	6003      	str	r3, [r0, #0]
    d698:	e7f2      	b.n	d680 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x8c>
      TF_LITE_ENSURE_EQ(context, stretch_dim, -1);
    d69a:	6965      	ldr	r5, [r4, #20]
    d69c:	f04f 33ff 	mov.w	r3, #4294967295
    d6a0:	9303      	str	r3, [sp, #12]
    d6a2:	f8cd c008 	str.w	ip, [sp, #8]
    d6a6:	4b2c      	ldr	r3, [pc, #176]	; (d758 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x164>)
    d6a8:	9301      	str	r3, [sp, #4]
    d6aa:	4b2c      	ldr	r3, [pc, #176]	; (d75c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x168>)
    d6ac:	9300      	str	r3, [sp, #0]
    d6ae:	233a      	movs	r3, #58	; 0x3a
    d6b0:	4a26      	ldr	r2, [pc, #152]	; (d74c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x158>)
    d6b2:	492b      	ldr	r1, [pc, #172]	; (d760 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x16c>)
    d6b4:	4620      	mov	r0, r4
    d6b6:	47a8      	blx	r5
    d6b8:	2001      	movs	r0, #1
    d6ba:	e7cf      	b.n	d65c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x68>
      num_output_elements *= value;
    d6bc:	fb01 f707 	mul.w	r7, r1, r7
  for (int i = 0; i < output_shape->size; ++i) {
    d6c0:	3301      	adds	r3, #1
    d6c2:	6801      	ldr	r1, [r0, #0]
    d6c4:	4299      	cmp	r1, r3
    d6c6:	dd0a      	ble.n	d6de <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xea>
    int value = output_shape->data[i];
    d6c8:	eb00 0183 	add.w	r1, r0, r3, lsl #2
    d6cc:	6849      	ldr	r1, [r1, #4]
    if (value == -1) {
    d6ce:	f1b1 3fff 	cmp.w	r1, #4294967295
    d6d2:	d1f3      	bne.n	d6bc <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xc8>
      TF_LITE_ENSURE_EQ(context, stretch_dim, -1);
    d6d4:	f1bc 3fff 	cmp.w	ip, #4294967295
    d6d8:	d1df      	bne.n	d69a <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xa6>
      stretch_dim = i;
    d6da:	469c      	mov	ip, r3
    d6dc:	e7f0      	b.n	d6c0 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xcc>
  if (stretch_dim != -1) {
    d6de:	f1bc 3fff 	cmp.w	ip, #4294967295
    d6e2:	d006      	beq.n	d6f2 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xfe>
    output_shape->data[stretch_dim] = num_input_elements / num_output_elements;
    d6e4:	fb92 f3f7 	sdiv	r3, r2, r7
    d6e8:	eb00 008c 	add.w	r0, r0, ip, lsl #2
    d6ec:	6043      	str	r3, [r0, #4]
    num_output_elements *= output_shape->data[stretch_dim];
    d6ee:	fb03 f707 	mul.w	r7, r3, r7
  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
    d6f2:	7828      	ldrb	r0, [r5, #0]
    d6f4:	7833      	ldrb	r3, [r6, #0]
    d6f6:	4298      	cmp	r0, r3
    d6f8:	d10f      	bne.n	d71a <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x126>
  TF_LITE_ENSURE_EQ(context, num_input_elements, num_output_elements);
    d6fa:	4297      	cmp	r7, r2
    d6fc:	d021      	beq.n	d742 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x14e>
    d6fe:	6965      	ldr	r5, [r4, #20]
    d700:	9703      	str	r7, [sp, #12]
    d702:	9202      	str	r2, [sp, #8]
    d704:	4b17      	ldr	r3, [pc, #92]	; (d764 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x170>)
    d706:	9301      	str	r3, [sp, #4]
    d708:	4b17      	ldr	r3, [pc, #92]	; (d768 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x174>)
    d70a:	9300      	str	r3, [sp, #0]
    d70c:	2346      	movs	r3, #70	; 0x46
    d70e:	4a0f      	ldr	r2, [pc, #60]	; (d74c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x158>)
    d710:	4913      	ldr	r1, [pc, #76]	; (d760 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x16c>)
    d712:	4620      	mov	r0, r4
    d714:	47a8      	blx	r5
    d716:	2001      	movs	r0, #1
    d718:	e7a0      	b.n	d65c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x68>
  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
    d71a:	6967      	ldr	r7, [r4, #20]
    d71c:	f7fb fc62 	bl	8fe4 <TfLiteTypeGetName>
    d720:	4605      	mov	r5, r0
    d722:	7830      	ldrb	r0, [r6, #0]
    d724:	f7fb fc5e 	bl	8fe4 <TfLiteTypeGetName>
    d728:	9003      	str	r0, [sp, #12]
    d72a:	9502      	str	r5, [sp, #8]
    d72c:	4b0f      	ldr	r3, [pc, #60]	; (d76c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x178>)
    d72e:	9301      	str	r3, [sp, #4]
    d730:	4b0f      	ldr	r3, [pc, #60]	; (d770 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x17c>)
    d732:	9300      	str	r3, [sp, #0]
    d734:	2345      	movs	r3, #69	; 0x45
    d736:	4a05      	ldr	r2, [pc, #20]	; (d74c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x158>)
    d738:	490e      	ldr	r1, [pc, #56]	; (d774 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x180>)
    d73a:	4620      	mov	r0, r4
    d73c:	47b8      	blx	r7
    d73e:	2001      	movs	r0, #1
    d740:	e78c      	b.n	d65c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x68>
  return kTfLiteOk;
    d742:	2000      	movs	r0, #0
    d744:	e78a      	b.n	d65c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x68>
    d746:	bf00      	nop
    d748:	00026fb8 	.word	0x00026fb8
    d74c:	00027354 	.word	0x00027354
    d750:	000265a4 	.word	0x000265a4
    d754:	00026fe0 	.word	0x00026fe0
    d758:	000273a4 	.word	0x000273a4
    d75c:	000273a8 	.word	0x000273a8
    d760:	00026864 	.word	0x00026864
    d764:	000273b4 	.word	0x000273b4
    d768:	000273c8 	.word	0x000273c8
    d76c:	00026e78 	.word	0x00026e78
    d770:	00026e88 	.word	0x00026e88
    d774:	000271f0 	.word	0x000271f0

0000d778 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
    d778:	b570      	push	{r4, r5, r6, lr}
    d77a:	b084      	sub	sp, #16
    d77c:	4605      	mov	r5, r0
    d77e:	460c      	mov	r4, r1
    d780:	680b      	ldr	r3, [r1, #0]
    d782:	681b      	ldr	r3, [r3, #0]
  TF_LITE_ENSURE(context, NumInputs(node) == 1 || NumInputs(node) == 2);
    d784:	2b01      	cmp	r3, #1
    d786:	d00a      	beq.n	d79e <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x26>
    d788:	2b02      	cmp	r3, #2
    d78a:	d008      	beq.n	d79e <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x26>
    d78c:	6944      	ldr	r4, [r0, #20]
    d78e:	4b1a      	ldr	r3, [pc, #104]	; (d7f8 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x80>)
    d790:	9300      	str	r3, [sp, #0]
    d792:	234b      	movs	r3, #75	; 0x4b
    d794:	4a19      	ldr	r2, [pc, #100]	; (d7fc <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x84>)
    d796:	491a      	ldr	r1, [pc, #104]	; (d800 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x88>)
    d798:	47a0      	blx	r4
    d79a:	2001      	movs	r0, #1
    d79c:	e011      	b.n	d7c2 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x4a>
inline int NumOutputs(const TfLiteNode* node) { return node->outputs->size; }
    d79e:	6863      	ldr	r3, [r4, #4]
    d7a0:	681b      	ldr	r3, [r3, #0]
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
    d7a2:	2b01      	cmp	r3, #1
    d7a4:	d00f      	beq.n	d7c6 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x4e>
    d7a6:	696e      	ldr	r6, [r5, #20]
    d7a8:	2401      	movs	r4, #1
    d7aa:	9403      	str	r4, [sp, #12]
    d7ac:	9302      	str	r3, [sp, #8]
    d7ae:	4b15      	ldr	r3, [pc, #84]	; (d804 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x8c>)
    d7b0:	9301      	str	r3, [sp, #4]
    d7b2:	4b15      	ldr	r3, [pc, #84]	; (d808 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x90>)
    d7b4:	9300      	str	r3, [sp, #0]
    d7b6:	234c      	movs	r3, #76	; 0x4c
    d7b8:	4a10      	ldr	r2, [pc, #64]	; (d7fc <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x84>)
    d7ba:	4914      	ldr	r1, [pc, #80]	; (d80c <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x94>)
    d7bc:	4628      	mov	r0, r5
    d7be:	47b0      	blx	r6
    d7c0:	4620      	mov	r0, r4
  TF_LITE_ENSURE_EQ(context, ReshapeOutput(context, node), kTfLiteOk);
  return kTfLiteOk;
}
    d7c2:	b004      	add	sp, #16
    d7c4:	bd70      	pop	{r4, r5, r6, pc}
  TF_LITE_ENSURE_EQ(context, ReshapeOutput(context, node), kTfLiteOk);
    d7c6:	4621      	mov	r1, r4
    d7c8:	4628      	mov	r0, r5
    d7ca:	f7ff ff13 	bl	d5f4 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode>
    d7ce:	2800      	cmp	r0, #0
    d7d0:	d0f7      	beq.n	d7c2 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x4a>
    d7d2:	696e      	ldr	r6, [r5, #20]
    d7d4:	4621      	mov	r1, r4
    d7d6:	4628      	mov	r0, r5
    d7d8:	f7ff ff0c 	bl	d5f4 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode>
    d7dc:	2300      	movs	r3, #0
    d7de:	9303      	str	r3, [sp, #12]
    d7e0:	9002      	str	r0, [sp, #8]
    d7e2:	4b0b      	ldr	r3, [pc, #44]	; (d810 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x98>)
    d7e4:	9301      	str	r3, [sp, #4]
    d7e6:	4b0b      	ldr	r3, [pc, #44]	; (d814 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x9c>)
    d7e8:	9300      	str	r3, [sp, #0]
    d7ea:	234d      	movs	r3, #77	; 0x4d
    d7ec:	4a03      	ldr	r2, [pc, #12]	; (d7fc <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x84>)
    d7ee:	4907      	ldr	r1, [pc, #28]	; (d80c <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x94>)
    d7f0:	4628      	mov	r0, r5
    d7f2:	47b0      	blx	r6
    d7f4:	2001      	movs	r0, #1
    d7f6:	e7e4      	b.n	d7c2 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x4a>
    d7f8:	000273dc 	.word	0x000273dc
    d7fc:	00027354 	.word	0x00027354
    d800:	000265a4 	.word	0x000265a4
    d804:	000275ec 	.word	0x000275ec
    d808:	0002740c 	.word	0x0002740c
    d80c:	00026864 	.word	0x00026864
    d810:	00027420 	.word	0x00027420
    d814:	0002742c 	.word	0x0002742c

0000d818 <_ZN6tflite3ops5micro16Register_RESHAPEEv>:
  return kTfLiteOk;
}

}  // namespace reshape

TfLiteRegistration Register_RESHAPE() {
    d818:	b470      	push	{r4, r5, r6}
    d81a:	4606      	mov	r6, r0
          /*prepare=*/reshape::Prepare,
          /*invoke=*/reshape::Eval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    d81c:	4604      	mov	r4, r0
    d81e:	4d05      	ldr	r5, [pc, #20]	; (d834 <_ZN6tflite3ops5micro16Register_RESHAPEEv+0x1c>)
    d820:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    d822:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    d824:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    d828:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    d82c:	4630      	mov	r0, r6
    d82e:	bc70      	pop	{r4, r5, r6}
    d830:	4770      	bx	lr
    d832:	bf00      	nop
    d834:	00016f80 	.word	0x00016f80

0000d838 <_ZN6tflite16Register_SOFTMAXEv>:
      return kTfLiteError;
  }
}
}  // namespace

TfLiteRegistration Register_SOFTMAX() {
    d838:	b470      	push	{r4, r5, r6}
    d83a:	4606      	mov	r6, r0
          /*prepare=*/SoftmaxPrepare,
          /*invoke=*/SoftmaxEval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    d83c:	4604      	mov	r4, r0
    d83e:	4d05      	ldr	r5, [pc, #20]	; (d854 <_ZN6tflite16Register_SOFTMAXEv+0x1c>)
    d840:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    d842:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    d844:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    d848:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    d84c:	4630      	mov	r0, r6
    d84e:	bc70      	pop	{r4, r5, r6}
    d850:	4770      	bx	lr
    d852:	bf00      	nop
    d854:	00016fa0 	.word	0x00016fa0

0000d858 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>:
}

// Quantized softmax with int8_t/uint8_t input and int8_t/uint8_t/int16_t
// output.
template <typename InputT, typename OutputT>
inline void Softmax(const SoftmaxParams& params,
    d858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d85c:	b091      	sub	sp, #68	; 0x44
    d85e:	4691      	mov	r9, r2
                    const RuntimeShape& input_shape, const InputT* input_data,
                    const RuntimeShape& output_shape, OutputT* output_data) {
  const int32_t input_beta_multiplier = params.input_multiplier;
    d860:	f8d0 8008 	ldr.w	r8, [r0, #8]
  const int32_t input_beta_left_shift = params.input_left_shift;
    d864:	68c2      	ldr	r2, [r0, #12]
    d866:	9206      	str	r2, [sp, #24]
  const int diff_min = params.diff_min;
    d868:	6987      	ldr	r7, [r0, #24]
  inline int32_t DimensionsCount() const { return size_; }
    d86a:	680d      	ldr	r5, [r1, #0]
      gemmlowp::FixedPoint<int32_t, kScaledDiffIntegerBits>;
  using FixedPointAccum =
      gemmlowp::FixedPoint<int32_t, kAccumulationIntegerBits>;
  using FixedPoint0 = gemmlowp::FixedPoint<int32_t, 0>;

  const int trailing_dim = input_shape.DimensionsCount() - 1;
    d86c:	1e68      	subs	r0, r5, #1

// A combination of MatchingFlatSize() and FlatSizeSkipDim().
inline int MatchingFlatSizeSkipDim(const RuntimeShape& shape, int skip_dim,
                                   const RuntimeShape& check_shape_0) {
  const int dims_count = shape.DimensionsCount();
  for (int i = 0; i < dims_count; ++i) {
    d86e:	2200      	movs	r2, #0
    d870:	e011      	b.n	d896 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e>
    TFLITE_DCHECK_GE(i, 0);
    d872:	f008 fbcc 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    d876:	f008 fbca 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    d87a:	eb01 0482 	add.w	r4, r1, r2, lsl #2
    d87e:	6866      	ldr	r6, [r4, #4]
    d880:	e017      	b.n	d8b2 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x5a>
    TFLITE_DCHECK_GE(i, 0);
    d882:	f008 fbc4 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    d886:	f008 fbc2 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    d88a:	eb03 0482 	add.w	r4, r3, r2, lsl #2
    d88e:	6864      	ldr	r4, [r4, #4]
    if (i != skip_dim) {
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    d890:	42b4      	cmp	r4, r6
    d892:	d119      	bne.n	d8c8 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x70>
  for (int i = 0; i < dims_count; ++i) {
    d894:	3201      	adds	r2, #1
    d896:	4295      	cmp	r5, r2
    d898:	dd18      	ble.n	d8cc <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x74>
    if (i != skip_dim) {
    d89a:	4290      	cmp	r0, r2
    d89c:	d0fa      	beq.n	d894 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3c>
    TFLITE_DCHECK_GE(i, 0);
    d89e:	2a00      	cmp	r2, #0
    d8a0:	dbe7      	blt.n	d872 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1a>
    TFLITE_DCHECK_LT(i, size_);
    d8a2:	680c      	ldr	r4, [r1, #0]
    d8a4:	42a2      	cmp	r2, r4
    d8a6:	dae6      	bge.n	d876 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    d8a8:	2c05      	cmp	r4, #5
    d8aa:	dde6      	ble.n	d87a <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x22>
    d8ac:	684c      	ldr	r4, [r1, #4]
    d8ae:	f854 6022 	ldr.w	r6, [r4, r2, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    d8b2:	2a00      	cmp	r2, #0
    d8b4:	dbe5      	blt.n	d882 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2a>
    TFLITE_DCHECK_LT(i, size_);
    d8b6:	681c      	ldr	r4, [r3, #0]
    d8b8:	42a2      	cmp	r2, r4
    d8ba:	dae4      	bge.n	d886 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    d8bc:	2c05      	cmp	r4, #5
    d8be:	dde4      	ble.n	d88a <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x32>
    d8c0:	685c      	ldr	r4, [r3, #4]
    d8c2:	f854 4022 	ldr.w	r4, [r4, r2, lsl #2]
    d8c6:	e7e3      	b.n	d890 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x38>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    d8c8:	f008 fba1 	bl	1600e <abort>
  inline int32_t DimensionsCount() const { return size_; }
    d8cc:	680d      	ldr	r5, [r1, #0]
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    d8ce:	2800      	cmp	r0, #0
    d8d0:	db08      	blt.n	d8e4 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x8c>
    d8d2:	42a8      	cmp	r0, r5
    d8d4:	da06      	bge.n	d8e4 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x8c>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    d8d6:	2d05      	cmp	r5, #5
    d8d8:	dd06      	ble.n	d8e8 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x90>
    d8da:	684e      	ldr	r6, [r1, #4]
  for (int i = 0; i < dims_count; ++i) {
    d8dc:	2200      	movs	r2, #0
  int flat_size = 1;
    d8de:	2401      	movs	r4, #1
    d8e0:	46ac      	mov	ip, r5
    d8e2:	e007      	b.n	d8f4 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x9c>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    d8e4:	f008 fb93 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    d8e8:	1d0e      	adds	r6, r1, #4
    d8ea:	e7f7      	b.n	d8dc <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x84>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    d8ec:	2501      	movs	r5, #1
    d8ee:	fb05 f404 	mul.w	r4, r5, r4
  for (int i = 0; i < dims_count; ++i) {
    d8f2:	3201      	adds	r2, #1
    d8f4:	4594      	cmp	ip, r2
    d8f6:	dd04      	ble.n	d902 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xaa>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    d8f8:	4290      	cmp	r0, r2
    d8fa:	d0f7      	beq.n	d8ec <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x94>
    d8fc:	f856 5022 	ldr.w	r5, [r6, r2, lsl #2]
    d900:	e7f5      	b.n	d8ee <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x96>
    d902:	9409      	str	r4, [sp, #36]	; 0x24
    TFLITE_DCHECK_GE(i, 0);
    d904:	2800      	cmp	r0, #0
    d906:	db2e      	blt.n	d966 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x10e>
    TFLITE_DCHECK_LT(i, size_);
    d908:	680a      	ldr	r2, [r1, #0]
    d90a:	4290      	cmp	r0, r2
    d90c:	da2d      	bge.n	d96a <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x112>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    d90e:	2a05      	cmp	r2, #5
    d910:	dd2d      	ble.n	d96e <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x116>
    d912:	684a      	ldr	r2, [r1, #4]
    d914:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    d918:	2800      	cmp	r0, #0
    d91a:	db2c      	blt.n	d976 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x11e>
    TFLITE_DCHECK_LT(i, size_);
    d91c:	6819      	ldr	r1, [r3, #0]
    d91e:	4288      	cmp	r0, r1
    d920:	da2b      	bge.n	d97a <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x122>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    d922:	2905      	cmp	r1, #5
    d924:	dd2b      	ble.n	d97e <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x126>
    d926:	6859      	ldr	r1, [r3, #4]
    d928:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    d92c:	4291      	cmp	r1, r2
    d92e:	d12a      	bne.n	d986 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x12e>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    d930:	920f      	str	r2, [sp, #60]	; 0x3c
    TFLITE_DCHECK_GE(i, 0);
    d932:	2800      	cmp	r0, #0
    d934:	db29      	blt.n	d98a <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x132>
    TFLITE_DCHECK_LT(i, size_);
    d936:	6819      	ldr	r1, [r3, #0]
    d938:	4288      	cmp	r0, r1
    d93a:	da28      	bge.n	d98e <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x136>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    d93c:	2905      	cmp	r1, #5
    d93e:	dd28      	ble.n	d992 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x13a>
    d940:	685b      	ldr	r3, [r3, #4]
    d942:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    d946:	930e      	str	r3, [sp, #56]	; 0x38
      if (__b < __a)
    d948:	429a      	cmp	r2, r3
    d94a:	dc26      	bgt.n	d99a <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x142>
      return __a;
    d94c:	ab0f      	add	r3, sp, #60	; 0x3c
    d94e:	f8d3 b000 	ldr.w	fp, [r3]
  const int outer_size =
      MatchingFlatSizeSkipDim(input_shape, trailing_dim, output_shape);
  const int depth =
      MatchingDim(input_shape, trailing_dim, output_shape, trailing_dim);

  for (int i = 0; i < outer_size; ++i) {
    d952:	f04f 0a00 	mov.w	sl, #0
    d956:	4642      	mov	r2, r8
    d958:	46d0      	mov	r8, sl
    d95a:	9702      	str	r7, [sp, #8]
    d95c:	464b      	mov	r3, r9
    d95e:	46d9      	mov	r9, fp
    d960:	469b      	mov	fp, r3
    d962:	4692      	mov	sl, r2
    d964:	e15d      	b.n	dc22 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ca>
    TFLITE_DCHECK_GE(i, 0);
    d966:	f008 fb52 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    d96a:	f008 fb50 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    d96e:	eb01 0180 	add.w	r1, r1, r0, lsl #2
    d972:	684a      	ldr	r2, [r1, #4]
    d974:	e7d0      	b.n	d918 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xc0>
    TFLITE_DCHECK_GE(i, 0);
    d976:	f008 fb4a 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    d97a:	f008 fb48 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    d97e:	eb03 0180 	add.w	r1, r3, r0, lsl #2
    d982:	6849      	ldr	r1, [r1, #4]
    d984:	e7d2      	b.n	d92c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xd4>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    d986:	f008 fb42 	bl	1600e <abort>
    TFLITE_DCHECK_GE(i, 0);
    d98a:	f008 fb40 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    d98e:	f008 fb3e 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    d992:	eb03 0380 	add.w	r3, r3, r0, lsl #2
    d996:	685b      	ldr	r3, [r3, #4]
    d998:	e7d5      	b.n	d946 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xee>
	return __b;
    d99a:	ab0e      	add	r3, sp, #56	; 0x38
    d99c:	e7d7      	b.n	d94e <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xf6>
    InputT max_in_row = std::numeric_limits<InputT>::min();
    for (int c = 0; c < depth; ++c) {
      max_in_row = std::max(max_in_row, input_data[i * depth + c]);
    d99e:	f991 2000 	ldrsb.w	r2, [r1]
    d9a2:	f88d 202b 	strb.w	r2, [sp, #43]	; 0x2b
    for (int c = 0; c < depth; ++c) {
    d9a6:	3301      	adds	r3, #1
    d9a8:	454b      	cmp	r3, r9
    d9aa:	da0c      	bge.n	d9c6 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x16e>
      max_in_row = std::max(max_in_row, input_data[i * depth + c]);
    d9ac:	fb09 3208 	mla	r2, r9, r8, r3
    d9b0:	eb0b 0102 	add.w	r1, fp, r2
      if (__a < __b)
    d9b4:	f99d 002b 	ldrsb.w	r0, [sp, #43]	; 0x2b
    d9b8:	f91b 2002 	ldrsb.w	r2, [fp, r2]
    d9bc:	4282      	cmp	r2, r0
    d9be:	dcee      	bgt.n	d99e <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x146>
      return __a;
    d9c0:	f10d 012b 	add.w	r1, sp, #43	; 0x2b
    d9c4:	e7eb      	b.n	d99e <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x146>
    retval.raw() = Dup<RawType>(x);
    d9c6:	2000      	movs	r0, #0
    d9c8:	f006 f975 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    }

    FixedPointAccum sum_of_exps = FixedPointAccum::Zero();
    d9cc:	4605      	mov	r5, r0
    for (int c = 0; c < depth; ++c) {
    d9ce:	2400      	movs	r4, #0
    d9d0:	9f06      	ldr	r7, [sp, #24]
    d9d2:	9e02      	ldr	r6, [sp, #8]
    d9d4:	e01a      	b.n	da0c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1b4>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    d9d6:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    d9da:	d002      	beq.n	d9e2 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x18a>
    d9dc:	f04f 0c00 	mov.w	ip, #0
    d9e0:	e024      	b.n	da2c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1d4>
    d9e2:	f04f 0c01 	mov.w	ip, #1
    d9e6:	e021      	b.n	da2c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1d4>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    d9e8:	4993      	ldr	r1, [pc, #588]	; (dc38 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e0>)
    d9ea:	e02f      	b.n	da4c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1f4>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    d9ec:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    d9ee:	ea41 0040 	orr.w	r0, r1, r0, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    d9f2:	f1bc 0f00 	cmp.w	ip, #0
    d9f6:	d13a      	bne.n	da6e <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x216>
        const int32_t input_diff_rescaled =
            MultiplyByQuantizedMultiplierGreaterThanOne(
                input_diff, input_beta_multiplier, input_beta_left_shift);
        const FixedPointScaledDiff scaled_diff_f8 =
            FixedPointScaledDiff::FromRaw(input_diff_rescaled);
        sum_of_exps = sum_of_exps + gemmlowp::Rescale<kAccumulationIntegerBits>(
    d9f8:	f7ff fa90 	bl	cf1c <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>
    d9fc:	f007 f891 	bl	14b22 <_ZN8gemmlowp7RescaleILi12EiLi0EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>
    da00:	4601      	mov	r1, r0
    da02:	4628      	mov	r0, r5
    da04:	f007 f849 	bl	14a9a <_ZN8gemmlowpplIiLi12EEENS_10FixedPointIT_XT0_EEES3_S3_>
    da08:	4605      	mov	r5, r0
    for (int c = 0; c < depth; ++c) {
    da0a:	3401      	adds	r4, #1
    da0c:	454c      	cmp	r4, r9
    da0e:	da31      	bge.n	da74 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x21c>
          static_cast<int32_t>(input_data[i * depth + c]) - max_in_row;
    da10:	fb09 4308 	mla	r3, r9, r8, r4
    da14:	f91b 2003 	ldrsb.w	r2, [fp, r3]
    da18:	f99d 302b 	ldrsb.w	r3, [sp, #43]	; 0x2b
      int32_t input_diff =
    da1c:	1ad2      	subs	r2, r2, r3
      if (input_diff >= diff_min) {
    da1e:	4296      	cmp	r6, r2
    da20:	dcf3      	bgt.n	da0a <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1b2>
  return SaturatingRoundingDoublingHighMul(x * (1 << left_shift),
    da22:	40ba      	lsls	r2, r7
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    da24:	4592      	cmp	sl, r2
    da26:	d0d6      	beq.n	d9d6 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x17e>
    da28:	f04f 0c00 	mov.w	ip, #0
  std::int64_t a_64(a);
    da2c:	17d1      	asrs	r1, r2, #31
  std::int64_t ab_64 = a_64 * b_64;
    da2e:	fb0a f301 	mul.w	r3, sl, r1
    da32:	4650      	mov	r0, sl
    da34:	17c1      	asrs	r1, r0, #31
    da36:	fb02 3101 	mla	r1, r2, r1, r3
    da3a:	fbaa 2302 	umull	r2, r3, sl, r2
    da3e:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    da40:	2a00      	cmp	r2, #0
    da42:	f173 0100 	sbcs.w	r1, r3, #0
    da46:	dbcf      	blt.n	d9e8 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x190>
    da48:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    da4c:	1852      	adds	r2, r2, r1
    da4e:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    da52:	4611      	mov	r1, r2
    da54:	4618      	mov	r0, r3
    da56:	2a00      	cmp	r2, #0
    da58:	f173 0e00 	sbcs.w	lr, r3, #0
    da5c:	dac6      	bge.n	d9ec <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x194>
    da5e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    da62:	1851      	adds	r1, r2, r1
    da64:	f04f 0000 	mov.w	r0, #0
    da68:	eb43 0000 	adc.w	r0, r3, r0
    da6c:	e7be      	b.n	d9ec <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x194>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    da6e:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    da72:	e7c1      	b.n	d9f8 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1a0>
      input_val);
}

inline int32_t GetReciprocal(int32_t x, int x_integer_digits,
                             int* num_bits_over_unit) {
  int headroom_plus_one = CountLeadingZeros(static_cast<uint32_t>(x));
    da74:	4628      	mov	r0, r5
    da76:	f006 ff1d 	bl	148b4 <_ZN6tflite17CountLeadingZerosIjEEiT_>
  // This is the number of bits to the left of the binary point above 1.0.
  // Consider x=1.25.  In that case shifted_scale=0.8 and
  // no later adjustment will be needed.
  *num_bits_over_unit = x_integer_digits - headroom_plus_one;
    da7a:	f1c0 030c 	rsb	r3, r0, #12
    da7e:	9307      	str	r3, [sp, #28]
  const int32_t shifted_sum_minus_one =
      static_cast<int32_t>((static_cast<uint32_t>(x) << headroom_plus_one) -
    da80:	fa05 f000 	lsl.w	r0, r5, r0
                           (static_cast<uint32_t>(1) << 31));

  gemmlowp::FixedPoint<int32_t, 0> shifted_scale =
      gemmlowp::one_over_one_plus_x_for_x_in_0_1(
          gemmlowp::FixedPoint<int32_t, 0>::FromRaw(shifted_sum_minus_one));
    da84:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
    da88:	f7ff f892 	bl	cbb0 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IiEENS_10FixedPointIT_Li0EEES3_>
                                        exp_on_negative_values(scaled_diff_f8));
      }
    }

    int num_bits_over_unit;
    FixedPoint0 shifted_scale = FixedPoint0::FromRaw(GetReciprocal(
    da8c:	9008      	str	r0, [sp, #32]
        sum_of_exps.raw(), kAccumulationIntegerBits, &num_bits_over_unit));

    for (int c = 0; c < depth; ++c) {
    da8e:	2600      	movs	r6, #0
    da90:	f8cd 8000 	str.w	r8, [sp]
    da94:	4657      	mov	r7, sl
    da96:	46ca      	mov	sl, r9
    da98:	f8cd b004 	str.w	fp, [sp, #4]
    da9c:	e02b      	b.n	daf6 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x29e>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    da9e:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    daa2:	d001      	beq.n	daa8 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x250>
    daa4:	2500      	movs	r5, #0
    daa6:	e039      	b.n	db1c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2c4>
    daa8:	2501      	movs	r5, #1
    daaa:	e037      	b.n	db1c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2c4>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    daac:	4962      	ldr	r1, [pc, #392]	; (dc38 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e0>)
    daae:	e045      	b.n	db3c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2e4>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    dab0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    dab4:	1851      	adds	r1, r2, r1
    dab6:	f04f 0000 	mov.w	r0, #0
    daba:	eb43 0000 	adc.w	r0, r3, r0
    dabe:	e046      	b.n	db4e <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2f6>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    dac0:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    dac4:	e048      	b.n	db58 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x300>
  assert(exponent >= 0);
    dac6:	4b5d      	ldr	r3, [pc, #372]	; (dc3c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e4>)
    dac8:	4a5d      	ldr	r2, [pc, #372]	; (dc40 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e8>)
    daca:	f44f 71b3 	mov.w	r1, #358	; 0x166
    dace:	485d      	ldr	r0, [pc, #372]	; (dc44 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ec>)
    dad0:	f002 fe72 	bl	107b8 <__assert_func>
  assert(exponent <= 31);
    dad4:	4b5c      	ldr	r3, [pc, #368]	; (dc48 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3f0>)
    dad6:	4a5a      	ldr	r2, [pc, #360]	; (dc40 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e8>)
    dad8:	f240 1167 	movw	r1, #359	; 0x167
    dadc:	4859      	ldr	r0, [pc, #356]	; (dc44 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ec>)
    dade:	f002 fe6b 	bl	107b8 <__assert_func>
	return __b;
    dae2:	ab0c      	add	r3, sp, #48	; 0x30
    dae4:	e089      	b.n	dbfa <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3a2>
	return __b;
    dae6:	ab0d      	add	r3, sp, #52	; 0x34
    dae8:	e08e      	b.n	dc08 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3b0>
        output_data[i * depth + c] = static_cast<OutputT>(std::max(
            std::min(shifted_output,
                     static_cast<int32_t>(std::numeric_limits<OutputT>::max())),
            static_cast<int32_t>(std::numeric_limits<OutputT>::min())));
      } else {
        output_data[i * depth + c] = std::numeric_limits<OutputT>::min();
    daea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    daee:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    daf0:	f822 3014 	strh.w	r3, [r2, r4, lsl #1]
    for (int c = 0; c < depth; ++c) {
    daf4:	3601      	adds	r6, #1
    daf6:	4556      	cmp	r6, sl
    daf8:	f280 808b 	bge.w	dc12 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ba>
          static_cast<int32_t>(input_data[i * depth + c]) - max_in_row;
    dafc:	9b00      	ldr	r3, [sp, #0]
    dafe:	fb0a 6403 	mla	r4, sl, r3, r6
    db02:	9b01      	ldr	r3, [sp, #4]
    db04:	571a      	ldrsb	r2, [r3, r4]
    db06:	f99d 302b 	ldrsb.w	r3, [sp, #43]	; 0x2b
      int32_t input_diff =
    db0a:	1ad2      	subs	r2, r2, r3
      if (input_diff >= diff_min) {
    db0c:	9b02      	ldr	r3, [sp, #8]
    db0e:	4293      	cmp	r3, r2
    db10:	dceb      	bgt.n	daea <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x292>
  return SaturatingRoundingDoublingHighMul(x * (1 << left_shift),
    db12:	9b06      	ldr	r3, [sp, #24]
    db14:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    db16:	4297      	cmp	r7, r2
    db18:	d0c1      	beq.n	da9e <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x246>
    db1a:	2500      	movs	r5, #0
  std::int64_t a_64(a);
    db1c:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    db1e:	ea4f 79e7 	mov.w	r9, r7, asr #31
  std::int64_t ab_64 = a_64 * b_64;
    db22:	fb02 f309 	mul.w	r3, r2, r9
    db26:	fb07 3101 	mla	r1, r7, r1, r3
    db2a:	fba2 2307 	umull	r2, r3, r2, r7
    db2e:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    db30:	2a00      	cmp	r2, #0
    db32:	f173 0100 	sbcs.w	r1, r3, #0
    db36:	dbb9      	blt.n	daac <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x254>
    db38:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    db3c:	1852      	adds	r2, r2, r1
    db3e:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    db42:	4611      	mov	r1, r2
    db44:	4618      	mov	r0, r3
    db46:	2a00      	cmp	r2, #0
    db48:	f173 0c00 	sbcs.w	ip, r3, #0
    db4c:	dbb0      	blt.n	dab0 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x258>
    db4e:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    db50:	ea41 0040 	orr.w	r0, r1, r0, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    db54:	2d00      	cmp	r5, #0
    db56:	d1b3      	bne.n	dac0 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x268>
        FixedPoint0 exp_in_0 = exp_on_negative_values(scaled_diff_f8);
    db58:	f7ff f9e0 	bl	cf1c <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>
    db5c:	4601      	mov	r1, r0
            (shifted_scale * exp_in_0).raw(),
    db5e:	9808      	ldr	r0, [sp, #32]
    db60:	f7ff f8ce 	bl	cd00 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    db64:	4605      	mov	r5, r0
  assert(exponent >= 0);
    db66:	9b07      	ldr	r3, [sp, #28]
    db68:	f113 090f 	adds.w	r9, r3, #15
    db6c:	d4ab      	bmi.n	dac6 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x26e>
  assert(exponent <= 31);
    db6e:	f1b9 0f1f 	cmp.w	r9, #31
    db72:	dcaf      	bgt.n	dad4 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x27c>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    db74:	f04f 0b01 	mov.w	fp, #1
    db78:	fa0b f009 	lsl.w	r0, fp, r9
    db7c:	3801      	subs	r0, #1
    db7e:	f006 f89a 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    db82:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    db84:	2000      	movs	r0, #0
    db86:	f006 f896 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    db8a:	9003      	str	r0, [sp, #12]
  const IntegerType one = Dup<IntegerType>(1);
    db8c:	4658      	mov	r0, fp
    db8e:	f006 f892 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    db92:	9004      	str	r0, [sp, #16]
  const IntegerType remainder = BitAnd(x, mask);
    db94:	4641      	mov	r1, r8
    db96:	4628      	mov	r0, r5
    db98:	f006 f88e 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    db9c:	9005      	str	r0, [sp, #20]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    db9e:	4659      	mov	r1, fp
    dba0:	4640      	mov	r0, r8
    dba2:	f006 f88b 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    dba6:	4680      	mov	r8, r0
    dba8:	9903      	ldr	r1, [sp, #12]
    dbaa:	4628      	mov	r0, r5
    dbac:	f006 f892 	bl	13cd4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    dbb0:	f8dd b010 	ldr.w	fp, [sp, #16]
    dbb4:	4659      	mov	r1, fp
    dbb6:	f006 f87f 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    dbba:	4601      	mov	r1, r0
    dbbc:	4640      	mov	r0, r8
    dbbe:	f006 f87f 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    dbc2:	4680      	mov	r8, r0
  return Add(ShiftRight(x, exponent),
    dbc4:	4649      	mov	r1, r9
    dbc6:	4628      	mov	r0, r5
    dbc8:	f006 f878 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    dbcc:	4605      	mov	r5, r0
    dbce:	4641      	mov	r1, r8
    dbd0:	9805      	ldr	r0, [sp, #20]
    dbd2:	f006 f887 	bl	13ce4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    dbd6:	4659      	mov	r1, fp
    dbd8:	f006 f86e 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    dbdc:	4601      	mov	r1, r0
    dbde:	4628      	mov	r0, r5
    dbe0:	f006 f86e 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
            unsat_output +
    dbe4:	f5a0 4000 	sub.w	r0, r0, #32768	; 0x8000
        const int32_t shifted_output =
    dbe8:	900b      	str	r0, [sp, #44]	; 0x2c
                     static_cast<int32_t>(std::numeric_limits<OutputT>::max())),
    dbea:	f647 73ff 	movw	r3, #32767	; 0x7fff
    dbee:	930c      	str	r3, [sp, #48]	; 0x30
      if (__b < __a)
    dbf0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
    dbf4:	f6bf af75 	bge.w	dae2 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x28a>
      return __a;
    dbf8:	ab0b      	add	r3, sp, #44	; 0x2c
            static_cast<int32_t>(std::numeric_limits<OutputT>::min())));
    dbfa:	4a14      	ldr	r2, [pc, #80]	; (dc4c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3f4>)
    dbfc:	920d      	str	r2, [sp, #52]	; 0x34
      if (__a < __b)
    dbfe:	681a      	ldr	r2, [r3, #0]
    dc00:	f512 4f00 	cmn.w	r2, #32768	; 0x8000
    dc04:	f6ff af6f 	blt.w	dae6 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x28e>
        output_data[i * depth + c] = static_cast<OutputT>(std::max(
    dc08:	681b      	ldr	r3, [r3, #0]
    dc0a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    dc0c:	f822 3014 	strh.w	r3, [r2, r4, lsl #1]
    dc10:	e770      	b.n	daf4 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x29c>
    dc12:	f8dd 8000 	ldr.w	r8, [sp]
    dc16:	46d1      	mov	r9, sl
    dc18:	46ba      	mov	sl, r7
    dc1a:	f8dd b004 	ldr.w	fp, [sp, #4]
  for (int i = 0; i < outer_size; ++i) {
    dc1e:	f108 0801 	add.w	r8, r8, #1
    dc22:	9b09      	ldr	r3, [sp, #36]	; 0x24
    dc24:	4598      	cmp	r8, r3
    dc26:	da04      	bge.n	dc32 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3da>
    InputT max_in_row = std::numeric_limits<InputT>::min();
    dc28:	2380      	movs	r3, #128	; 0x80
    dc2a:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
    for (int c = 0; c < depth; ++c) {
    dc2e:	2300      	movs	r3, #0
    dc30:	e6ba      	b.n	d9a8 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x150>
      }
    }
  }
}
    dc32:	b011      	add	sp, #68	; 0x44
    dc34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dc38:	c0000001 	.word	0xc0000001
    dc3c:	00026d58 	.word	0x00026d58
    dc40:	00026d68 	.word	0x00026d68
    dc44:	00026dc0 	.word	0x00026dc0
    dc48:	00026e1c 	.word	0x00026e1c
    dc4c:	ffff8000 	.word	0xffff8000

0000dc50 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>:
inline void Softmax(const SoftmaxParams& params,
    dc50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    dc54:	b091      	sub	sp, #68	; 0x44
    dc56:	4691      	mov	r9, r2
  const int32_t input_beta_multiplier = params.input_multiplier;
    dc58:	f8d0 8008 	ldr.w	r8, [r0, #8]
  const int32_t input_beta_left_shift = params.input_left_shift;
    dc5c:	68c2      	ldr	r2, [r0, #12]
    dc5e:	9206      	str	r2, [sp, #24]
  const int diff_min = params.diff_min;
    dc60:	6987      	ldr	r7, [r0, #24]
  inline int32_t DimensionsCount() const { return size_; }
    dc62:	680d      	ldr	r5, [r1, #0]
  const int trailing_dim = input_shape.DimensionsCount() - 1;
    dc64:	1e68      	subs	r0, r5, #1
  for (int i = 0; i < dims_count; ++i) {
    dc66:	2200      	movs	r2, #0
    dc68:	e011      	b.n	dc8e <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e>
    TFLITE_DCHECK_GE(i, 0);
    dc6a:	f008 f9d0 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    dc6e:	f008 f9ce 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dc72:	eb01 0482 	add.w	r4, r1, r2, lsl #2
    dc76:	6866      	ldr	r6, [r4, #4]
    dc78:	e017      	b.n	dcaa <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x5a>
    TFLITE_DCHECK_GE(i, 0);
    dc7a:	f008 f9c8 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    dc7e:	f008 f9c6 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dc82:	eb03 0482 	add.w	r4, r3, r2, lsl #2
    dc86:	6864      	ldr	r4, [r4, #4]
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    dc88:	42b4      	cmp	r4, r6
    dc8a:	d119      	bne.n	dcc0 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x70>
  for (int i = 0; i < dims_count; ++i) {
    dc8c:	3201      	adds	r2, #1
    dc8e:	4295      	cmp	r5, r2
    dc90:	dd18      	ble.n	dcc4 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x74>
    if (i != skip_dim) {
    dc92:	4290      	cmp	r0, r2
    dc94:	d0fa      	beq.n	dc8c <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3c>
    TFLITE_DCHECK_GE(i, 0);
    dc96:	2a00      	cmp	r2, #0
    dc98:	dbe7      	blt.n	dc6a <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1a>
    TFLITE_DCHECK_LT(i, size_);
    dc9a:	680c      	ldr	r4, [r1, #0]
    dc9c:	42a2      	cmp	r2, r4
    dc9e:	dae6      	bge.n	dc6e <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dca0:	2c05      	cmp	r4, #5
    dca2:	dde6      	ble.n	dc72 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x22>
    dca4:	684c      	ldr	r4, [r1, #4]
    dca6:	f854 6022 	ldr.w	r6, [r4, r2, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    dcaa:	2a00      	cmp	r2, #0
    dcac:	dbe5      	blt.n	dc7a <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2a>
    TFLITE_DCHECK_LT(i, size_);
    dcae:	681c      	ldr	r4, [r3, #0]
    dcb0:	42a2      	cmp	r2, r4
    dcb2:	dae4      	bge.n	dc7e <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dcb4:	2c05      	cmp	r4, #5
    dcb6:	dde4      	ble.n	dc82 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x32>
    dcb8:	685c      	ldr	r4, [r3, #4]
    dcba:	f854 4022 	ldr.w	r4, [r4, r2, lsl #2]
    dcbe:	e7e3      	b.n	dc88 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x38>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    dcc0:	f008 f9a5 	bl	1600e <abort>
  inline int32_t DimensionsCount() const { return size_; }
    dcc4:	680d      	ldr	r5, [r1, #0]
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    dcc6:	2800      	cmp	r0, #0
    dcc8:	db08      	blt.n	dcdc <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x8c>
    dcca:	42a8      	cmp	r0, r5
    dccc:	da06      	bge.n	dcdc <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x8c>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    dcce:	2d05      	cmp	r5, #5
    dcd0:	dd06      	ble.n	dce0 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x90>
    dcd2:	684e      	ldr	r6, [r1, #4]
  for (int i = 0; i < dims_count; ++i) {
    dcd4:	2200      	movs	r2, #0
  int flat_size = 1;
    dcd6:	2401      	movs	r4, #1
    dcd8:	46ac      	mov	ip, r5
    dcda:	e007      	b.n	dcec <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x9c>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    dcdc:	f008 f997 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    dce0:	1d0e      	adds	r6, r1, #4
    dce2:	e7f7      	b.n	dcd4 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x84>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    dce4:	2501      	movs	r5, #1
    dce6:	fb05 f404 	mul.w	r4, r5, r4
  for (int i = 0; i < dims_count; ++i) {
    dcea:	3201      	adds	r2, #1
    dcec:	4594      	cmp	ip, r2
    dcee:	dd04      	ble.n	dcfa <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xaa>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    dcf0:	4290      	cmp	r0, r2
    dcf2:	d0f7      	beq.n	dce4 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x94>
    dcf4:	f856 5022 	ldr.w	r5, [r6, r2, lsl #2]
    dcf8:	e7f5      	b.n	dce6 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x96>
    dcfa:	9409      	str	r4, [sp, #36]	; 0x24
    TFLITE_DCHECK_GE(i, 0);
    dcfc:	2800      	cmp	r0, #0
    dcfe:	db2e      	blt.n	dd5e <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x10e>
    TFLITE_DCHECK_LT(i, size_);
    dd00:	680a      	ldr	r2, [r1, #0]
    dd02:	4290      	cmp	r0, r2
    dd04:	da2d      	bge.n	dd62 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x112>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dd06:	2a05      	cmp	r2, #5
    dd08:	dd2d      	ble.n	dd66 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x116>
    dd0a:	684a      	ldr	r2, [r1, #4]
    dd0c:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    dd10:	2800      	cmp	r0, #0
    dd12:	db2c      	blt.n	dd6e <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x11e>
    TFLITE_DCHECK_LT(i, size_);
    dd14:	6819      	ldr	r1, [r3, #0]
    dd16:	4288      	cmp	r0, r1
    dd18:	da2b      	bge.n	dd72 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x122>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dd1a:	2905      	cmp	r1, #5
    dd1c:	dd2b      	ble.n	dd76 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x126>
    dd1e:	6859      	ldr	r1, [r3, #4]
    dd20:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    dd24:	4291      	cmp	r1, r2
    dd26:	d12a      	bne.n	dd7e <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x12e>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    dd28:	920f      	str	r2, [sp, #60]	; 0x3c
    TFLITE_DCHECK_GE(i, 0);
    dd2a:	2800      	cmp	r0, #0
    dd2c:	db29      	blt.n	dd82 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x132>
    TFLITE_DCHECK_LT(i, size_);
    dd2e:	6819      	ldr	r1, [r3, #0]
    dd30:	4288      	cmp	r0, r1
    dd32:	da28      	bge.n	dd86 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x136>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dd34:	2905      	cmp	r1, #5
    dd36:	dd28      	ble.n	dd8a <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x13a>
    dd38:	685b      	ldr	r3, [r3, #4]
    dd3a:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    dd3e:	930e      	str	r3, [sp, #56]	; 0x38
      if (__b < __a)
    dd40:	429a      	cmp	r2, r3
    dd42:	dc26      	bgt.n	dd92 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x142>
      return __a;
    dd44:	ab0f      	add	r3, sp, #60	; 0x3c
    dd46:	f8d3 b000 	ldr.w	fp, [r3]
  for (int i = 0; i < outer_size; ++i) {
    dd4a:	f04f 0a00 	mov.w	sl, #0
    dd4e:	4642      	mov	r2, r8
    dd50:	46d0      	mov	r8, sl
    dd52:	9702      	str	r7, [sp, #8]
    dd54:	464b      	mov	r3, r9
    dd56:	46d9      	mov	r9, fp
    dd58:	469b      	mov	fp, r3
    dd5a:	4692      	mov	sl, r2
    dd5c:	e158      	b.n	e010 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3c0>
    TFLITE_DCHECK_GE(i, 0);
    dd5e:	f008 f956 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    dd62:	f008 f954 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dd66:	eb01 0180 	add.w	r1, r1, r0, lsl #2
    dd6a:	684a      	ldr	r2, [r1, #4]
    dd6c:	e7d0      	b.n	dd10 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xc0>
    TFLITE_DCHECK_GE(i, 0);
    dd6e:	f008 f94e 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    dd72:	f008 f94c 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dd76:	eb03 0180 	add.w	r1, r3, r0, lsl #2
    dd7a:	6849      	ldr	r1, [r1, #4]
    dd7c:	e7d2      	b.n	dd24 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xd4>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    dd7e:	f008 f946 	bl	1600e <abort>
    TFLITE_DCHECK_GE(i, 0);
    dd82:	f008 f944 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    dd86:	f008 f942 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dd8a:	eb03 0380 	add.w	r3, r3, r0, lsl #2
    dd8e:	685b      	ldr	r3, [r3, #4]
    dd90:	e7d5      	b.n	dd3e <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xee>
	return __b;
    dd92:	ab0e      	add	r3, sp, #56	; 0x38
    dd94:	e7d7      	b.n	dd46 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xf6>
      max_in_row = std::max(max_in_row, input_data[i * depth + c]);
    dd96:	f991 2000 	ldrsb.w	r2, [r1]
    dd9a:	f88d 202b 	strb.w	r2, [sp, #43]	; 0x2b
    for (int c = 0; c < depth; ++c) {
    dd9e:	3301      	adds	r3, #1
    dda0:	454b      	cmp	r3, r9
    dda2:	da0c      	bge.n	ddbe <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x16e>
      max_in_row = std::max(max_in_row, input_data[i * depth + c]);
    dda4:	fb09 3208 	mla	r2, r9, r8, r3
    dda8:	eb0b 0102 	add.w	r1, fp, r2
      if (__a < __b)
    ddac:	f99d 002b 	ldrsb.w	r0, [sp, #43]	; 0x2b
    ddb0:	f91b 2002 	ldrsb.w	r2, [fp, r2]
    ddb4:	4282      	cmp	r2, r0
    ddb6:	dcee      	bgt.n	dd96 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x146>
      return __a;
    ddb8:	f10d 012b 	add.w	r1, sp, #43	; 0x2b
    ddbc:	e7eb      	b.n	dd96 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x146>
    retval.raw() = Dup<RawType>(x);
    ddbe:	2000      	movs	r0, #0
    ddc0:	f005 ff79 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    FixedPointAccum sum_of_exps = FixedPointAccum::Zero();
    ddc4:	4605      	mov	r5, r0
    for (int c = 0; c < depth; ++c) {
    ddc6:	2400      	movs	r4, #0
    ddc8:	9f06      	ldr	r7, [sp, #24]
    ddca:	9e02      	ldr	r6, [sp, #8]
    ddcc:	e01a      	b.n	de04 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1b4>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    ddce:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    ddd2:	d002      	beq.n	ddda <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x18a>
    ddd4:	f04f 0c00 	mov.w	ip, #0
    ddd8:	e024      	b.n	de24 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1d4>
    ddda:	f04f 0c01 	mov.w	ip, #1
    ddde:	e021      	b.n	de24 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1d4>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    dde0:	4991      	ldr	r1, [pc, #580]	; (e028 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3d8>)
    dde2:	e02f      	b.n	de44 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1f4>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    dde4:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    dde6:	ea41 0040 	orr.w	r0, r1, r0, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    ddea:	f1bc 0f00 	cmp.w	ip, #0
    ddee:	d13a      	bne.n	de66 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x216>
        sum_of_exps = sum_of_exps + gemmlowp::Rescale<kAccumulationIntegerBits>(
    ddf0:	f7ff f894 	bl	cf1c <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>
    ddf4:	f006 fe95 	bl	14b22 <_ZN8gemmlowp7RescaleILi12EiLi0EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>
    ddf8:	4601      	mov	r1, r0
    ddfa:	4628      	mov	r0, r5
    ddfc:	f006 fe4d 	bl	14a9a <_ZN8gemmlowpplIiLi12EEENS_10FixedPointIT_XT0_EEES3_S3_>
    de00:	4605      	mov	r5, r0
    for (int c = 0; c < depth; ++c) {
    de02:	3401      	adds	r4, #1
    de04:	454c      	cmp	r4, r9
    de06:	da31      	bge.n	de6c <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x21c>
          static_cast<int32_t>(input_data[i * depth + c]) - max_in_row;
    de08:	fb09 4308 	mla	r3, r9, r8, r4
    de0c:	f91b 2003 	ldrsb.w	r2, [fp, r3]
    de10:	f99d 302b 	ldrsb.w	r3, [sp, #43]	; 0x2b
      int32_t input_diff =
    de14:	1ad2      	subs	r2, r2, r3
      if (input_diff >= diff_min) {
    de16:	4296      	cmp	r6, r2
    de18:	dcf3      	bgt.n	de02 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1b2>
    de1a:	40ba      	lsls	r2, r7
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    de1c:	4592      	cmp	sl, r2
    de1e:	d0d6      	beq.n	ddce <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x17e>
    de20:	f04f 0c00 	mov.w	ip, #0
  std::int64_t a_64(a);
    de24:	17d1      	asrs	r1, r2, #31
  std::int64_t ab_64 = a_64 * b_64;
    de26:	fb0a f301 	mul.w	r3, sl, r1
    de2a:	4650      	mov	r0, sl
    de2c:	17c1      	asrs	r1, r0, #31
    de2e:	fb02 3101 	mla	r1, r2, r1, r3
    de32:	fbaa 2302 	umull	r2, r3, sl, r2
    de36:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    de38:	2a00      	cmp	r2, #0
    de3a:	f173 0100 	sbcs.w	r1, r3, #0
    de3e:	dbcf      	blt.n	dde0 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x190>
    de40:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    de44:	1852      	adds	r2, r2, r1
    de46:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    de4a:	4611      	mov	r1, r2
    de4c:	4618      	mov	r0, r3
    de4e:	2a00      	cmp	r2, #0
    de50:	f173 0e00 	sbcs.w	lr, r3, #0
    de54:	dac6      	bge.n	dde4 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x194>
    de56:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    de5a:	1851      	adds	r1, r2, r1
    de5c:	f04f 0000 	mov.w	r0, #0
    de60:	eb43 0000 	adc.w	r0, r3, r0
    de64:	e7be      	b.n	dde4 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x194>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    de66:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    de6a:	e7c1      	b.n	ddf0 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1a0>
  int headroom_plus_one = CountLeadingZeros(static_cast<uint32_t>(x));
    de6c:	4628      	mov	r0, r5
    de6e:	f006 fd21 	bl	148b4 <_ZN6tflite17CountLeadingZerosIjEEiT_>
  *num_bits_over_unit = x_integer_digits - headroom_plus_one;
    de72:	f1c0 030c 	rsb	r3, r0, #12
    de76:	9307      	str	r3, [sp, #28]
      static_cast<int32_t>((static_cast<uint32_t>(x) << headroom_plus_one) -
    de78:	fa05 f000 	lsl.w	r0, r5, r0
          gemmlowp::FixedPoint<int32_t, 0>::FromRaw(shifted_sum_minus_one));
    de7c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
    de80:	f7fe fe96 	bl	cbb0 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IiEENS_10FixedPointIT_Li0EEES3_>
    FixedPoint0 shifted_scale = FixedPoint0::FromRaw(GetReciprocal(
    de84:	9008      	str	r0, [sp, #32]
    for (int c = 0; c < depth; ++c) {
    de86:	2600      	movs	r6, #0
    de88:	f8cd 8000 	str.w	r8, [sp]
    de8c:	4657      	mov	r7, sl
    de8e:	46ca      	mov	sl, r9
    de90:	f8cd b004 	str.w	fp, [sp, #4]
    de94:	e029      	b.n	deea <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x29a>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    de96:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    de9a:	d001      	beq.n	dea0 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x250>
    de9c:	2500      	movs	r5, #0
    de9e:	e037      	b.n	df10 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2c0>
    dea0:	2501      	movs	r5, #1
    dea2:	e035      	b.n	df10 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2c0>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    dea4:	4960      	ldr	r1, [pc, #384]	; (e028 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3d8>)
    dea6:	e043      	b.n	df30 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2e0>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    dea8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    deac:	1851      	adds	r1, r2, r1
    deae:	f04f 0000 	mov.w	r0, #0
    deb2:	eb43 0000 	adc.w	r0, r3, r0
    deb6:	e044      	b.n	df42 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2f2>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    deb8:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    debc:	e046      	b.n	df4c <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2fc>
  assert(exponent >= 0);
    debe:	4b5b      	ldr	r3, [pc, #364]	; (e02c <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3dc>)
    dec0:	4a5b      	ldr	r2, [pc, #364]	; (e030 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e0>)
    dec2:	f44f 71b3 	mov.w	r1, #358	; 0x166
    dec6:	485b      	ldr	r0, [pc, #364]	; (e034 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e4>)
    dec8:	f002 fc76 	bl	107b8 <__assert_func>
  assert(exponent <= 31);
    decc:	4b5a      	ldr	r3, [pc, #360]	; (e038 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e8>)
    dece:	4a58      	ldr	r2, [pc, #352]	; (e030 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e0>)
    ded0:	f240 1167 	movw	r1, #359	; 0x167
    ded4:	4857      	ldr	r0, [pc, #348]	; (e034 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e4>)
    ded6:	f002 fc6f 	bl	107b8 <__assert_func>
	return __b;
    deda:	ab0c      	add	r3, sp, #48	; 0x30
    dedc:	e084      	b.n	dfe8 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x398>
	return __b;
    dede:	ab0d      	add	r3, sp, #52	; 0x34
    dee0:	e08a      	b.n	dff8 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3a8>
        output_data[i * depth + c] = std::numeric_limits<OutputT>::min();
    dee2:	2380      	movs	r3, #128	; 0x80
    dee4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    dee6:	5513      	strb	r3, [r2, r4]
    for (int c = 0; c < depth; ++c) {
    dee8:	3601      	adds	r6, #1
    deea:	4556      	cmp	r6, sl
    deec:	f280 8088 	bge.w	e000 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3b0>
          static_cast<int32_t>(input_data[i * depth + c]) - max_in_row;
    def0:	9b00      	ldr	r3, [sp, #0]
    def2:	fb0a 6403 	mla	r4, sl, r3, r6
    def6:	9b01      	ldr	r3, [sp, #4]
    def8:	571a      	ldrsb	r2, [r3, r4]
    defa:	f99d 302b 	ldrsb.w	r3, [sp, #43]	; 0x2b
      int32_t input_diff =
    defe:	1ad2      	subs	r2, r2, r3
      if (input_diff >= diff_min) {
    df00:	9b02      	ldr	r3, [sp, #8]
    df02:	4293      	cmp	r3, r2
    df04:	dced      	bgt.n	dee2 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x292>
  return SaturatingRoundingDoublingHighMul(x * (1 << left_shift),
    df06:	9b06      	ldr	r3, [sp, #24]
    df08:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    df0a:	4297      	cmp	r7, r2
    df0c:	d0c3      	beq.n	de96 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x246>
    df0e:	2500      	movs	r5, #0
  std::int64_t a_64(a);
    df10:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    df12:	ea4f 79e7 	mov.w	r9, r7, asr #31
  std::int64_t ab_64 = a_64 * b_64;
    df16:	fb02 f309 	mul.w	r3, r2, r9
    df1a:	fb07 3101 	mla	r1, r7, r1, r3
    df1e:	fba2 2307 	umull	r2, r3, r2, r7
    df22:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    df24:	2a00      	cmp	r2, #0
    df26:	f173 0100 	sbcs.w	r1, r3, #0
    df2a:	dbbb      	blt.n	dea4 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x254>
    df2c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    df30:	1852      	adds	r2, r2, r1
    df32:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    df36:	4611      	mov	r1, r2
    df38:	4618      	mov	r0, r3
    df3a:	2a00      	cmp	r2, #0
    df3c:	f173 0c00 	sbcs.w	ip, r3, #0
    df40:	dbb2      	blt.n	dea8 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x258>
    df42:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    df44:	ea41 0040 	orr.w	r0, r1, r0, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    df48:	2d00      	cmp	r5, #0
    df4a:	d1b5      	bne.n	deb8 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x268>
        FixedPoint0 exp_in_0 = exp_on_negative_values(scaled_diff_f8);
    df4c:	f7fe ffe6 	bl	cf1c <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>
    df50:	4601      	mov	r1, r0
            (shifted_scale * exp_in_0).raw(),
    df52:	9808      	ldr	r0, [sp, #32]
    df54:	f7fe fed4 	bl	cd00 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    df58:	4605      	mov	r5, r0
  assert(exponent >= 0);
    df5a:	9b07      	ldr	r3, [sp, #28]
    df5c:	f113 0917 	adds.w	r9, r3, #23
    df60:	d4ad      	bmi.n	debe <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x26e>
  assert(exponent <= 31);
    df62:	f1b9 0f1f 	cmp.w	r9, #31
    df66:	dcb1      	bgt.n	decc <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x27c>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    df68:	f04f 0b01 	mov.w	fp, #1
    df6c:	fa0b f009 	lsl.w	r0, fp, r9
    df70:	3801      	subs	r0, #1
    df72:	f005 fea0 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    df76:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    df78:	2000      	movs	r0, #0
    df7a:	f005 fe9c 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    df7e:	9003      	str	r0, [sp, #12]
  const IntegerType one = Dup<IntegerType>(1);
    df80:	4658      	mov	r0, fp
    df82:	f005 fe98 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    df86:	9004      	str	r0, [sp, #16]
  const IntegerType remainder = BitAnd(x, mask);
    df88:	4641      	mov	r1, r8
    df8a:	4628      	mov	r0, r5
    df8c:	f005 fe94 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    df90:	9005      	str	r0, [sp, #20]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    df92:	4659      	mov	r1, fp
    df94:	4640      	mov	r0, r8
    df96:	f005 fe91 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    df9a:	4680      	mov	r8, r0
    df9c:	9903      	ldr	r1, [sp, #12]
    df9e:	4628      	mov	r0, r5
    dfa0:	f005 fe98 	bl	13cd4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    dfa4:	f8dd b010 	ldr.w	fp, [sp, #16]
    dfa8:	4659      	mov	r1, fp
    dfaa:	f005 fe85 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    dfae:	4601      	mov	r1, r0
    dfb0:	4640      	mov	r0, r8
    dfb2:	f005 fe85 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    dfb6:	4680      	mov	r8, r0
  return Add(ShiftRight(x, exponent),
    dfb8:	4649      	mov	r1, r9
    dfba:	4628      	mov	r0, r5
    dfbc:	f005 fe7e 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    dfc0:	4605      	mov	r5, r0
    dfc2:	4641      	mov	r1, r8
    dfc4:	9805      	ldr	r0, [sp, #20]
    dfc6:	f005 fe8d 	bl	13ce4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    dfca:	4659      	mov	r1, fp
    dfcc:	f005 fe74 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    dfd0:	4601      	mov	r1, r0
    dfd2:	4628      	mov	r0, r5
    dfd4:	f005 fe74 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
            unsat_output +
    dfd8:	3880      	subs	r0, #128	; 0x80
        const int32_t shifted_output =
    dfda:	900b      	str	r0, [sp, #44]	; 0x2c
                     static_cast<int32_t>(std::numeric_limits<OutputT>::max())),
    dfdc:	237f      	movs	r3, #127	; 0x7f
    dfde:	930c      	str	r3, [sp, #48]	; 0x30
      if (__b < __a)
    dfe0:	4298      	cmp	r0, r3
    dfe2:	f73f af7a 	bgt.w	deda <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x28a>
      return __a;
    dfe6:	ab0b      	add	r3, sp, #44	; 0x2c
            static_cast<int32_t>(std::numeric_limits<OutputT>::min())));
    dfe8:	f06f 027f 	mvn.w	r2, #127	; 0x7f
    dfec:	920d      	str	r2, [sp, #52]	; 0x34
      if (__a < __b)
    dfee:	681a      	ldr	r2, [r3, #0]
    dff0:	f112 0f80 	cmn.w	r2, #128	; 0x80
    dff4:	f6ff af73 	blt.w	dede <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x28e>
        output_data[i * depth + c] = static_cast<OutputT>(std::max(
    dff8:	681b      	ldr	r3, [r3, #0]
    dffa:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    dffc:	5513      	strb	r3, [r2, r4]
    dffe:	e773      	b.n	dee8 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x298>
    e000:	f8dd 8000 	ldr.w	r8, [sp]
    e004:	46d1      	mov	r9, sl
    e006:	46ba      	mov	sl, r7
    e008:	f8dd b004 	ldr.w	fp, [sp, #4]
  for (int i = 0; i < outer_size; ++i) {
    e00c:	f108 0801 	add.w	r8, r8, #1
    e010:	9b09      	ldr	r3, [sp, #36]	; 0x24
    e012:	4598      	cmp	r8, r3
    e014:	da04      	bge.n	e020 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3d0>
    InputT max_in_row = std::numeric_limits<InputT>::min();
    e016:	2380      	movs	r3, #128	; 0x80
    e018:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
    for (int c = 0; c < depth; ++c) {
    e01c:	2300      	movs	r3, #0
    e01e:	e6bf      	b.n	dda0 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x150>
}
    e020:	b011      	add	sp, #68	; 0x44
    e022:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e026:	bf00      	nop
    e028:	c0000001 	.word	0xc0000001
    e02c:	00026d58 	.word	0x00026d58
    e030:	00026d68 	.word	0x00026d68
    e034:	00026dc0 	.word	0x00026dc0
    e038:	00026e1c 	.word	0x00026e1c

0000e03c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE>:
                      const SoftmaxParams& op_data) {
    e03c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e040:	b0bf      	sub	sp, #252	; 0xfc
    e042:	4604      	mov	r4, r0
    e044:	460d      	mov	r5, r1
    e046:	4693      	mov	fp, r2
  if (input->type == kTfLiteInt8) {
    e048:	7a03      	ldrb	r3, [r0, #8]
    e04a:	2b09      	cmp	r3, #9
    e04c:	d152      	bne.n	e0f4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xb8>
    if (output->type == kTfLiteInt16) {
    e04e:	7a0b      	ldrb	r3, [r1, #8]
    e050:	2b07      	cmp	r3, #7
    e052:	d027      	beq.n	e0a4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x68>
          op_data, tflite::micro::GetTensorShape(input),
    e054:	4601      	mov	r1, r0
    e056:	a81e      	add	r0, sp, #120	; 0x78
    e058:	f006 fc02 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Softmax(
    e05c:	4620      	mov	r0, r4
    e05e:	f005 fe20 	bl	13ca2 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    e062:	4604      	mov	r4, r0
          tflite::micro::GetTensorShape(output),
    e064:	4629      	mov	r1, r5
    e066:	a824      	add	r0, sp, #144	; 0x90
    e068:	f006 fbfa 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Softmax(
    e06c:	4628      	mov	r0, r5
    e06e:	f005 fe1e 	bl	13cae <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
    e072:	9000      	str	r0, [sp, #0]
    e074:	ab24      	add	r3, sp, #144	; 0x90
    e076:	4622      	mov	r2, r4
    e078:	a91e      	add	r1, sp, #120	; 0x78
    e07a:	4658      	mov	r0, fp
    e07c:	f7ff fde8 	bl	dc50 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>
    if (size_ > kMaxSmallSize) {
    e080:	9b24      	ldr	r3, [sp, #144]	; 0x90
    e082:	2b05      	cmp	r3, #5
    e084:	dd03      	ble.n	e08e <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x52>
      delete[] dims_pointer_;
    e086:	9825      	ldr	r0, [sp, #148]	; 0x94
    e088:	b108      	cbz	r0, e08e <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x52>
    e08a:	f007 ffab 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    e08e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    e090:	2b05      	cmp	r3, #5
    e092:	f340 828b 	ble.w	e5ac <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x570>
      delete[] dims_pointer_;
    e096:	981f      	ldr	r0, [sp, #124]	; 0x7c
    e098:	2800      	cmp	r0, #0
    e09a:	f000 8287 	beq.w	e5ac <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x570>
    e09e:	f007 ffa1 	bl	15fe4 <_ZdaPv>
    e0a2:	e283      	b.n	e5ac <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x570>
          op_data, tflite::micro::GetTensorShape(input),
    e0a4:	4601      	mov	r1, r0
    e0a6:	a812      	add	r0, sp, #72	; 0x48
    e0a8:	f006 fbda 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Softmax(
    e0ac:	4620      	mov	r0, r4
    e0ae:	f005 fdf8 	bl	13ca2 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    e0b2:	4604      	mov	r4, r0
          tflite::micro::GetTensorShape(output),
    e0b4:	4629      	mov	r1, r5
    e0b6:	a818      	add	r0, sp, #96	; 0x60
    e0b8:	f006 fbd2 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Softmax(
    e0bc:	4628      	mov	r0, r5
    e0be:	f005 fe1f 	bl	13d00 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
    e0c2:	9000      	str	r0, [sp, #0]
    e0c4:	ab18      	add	r3, sp, #96	; 0x60
    e0c6:	4622      	mov	r2, r4
    e0c8:	a912      	add	r1, sp, #72	; 0x48
    e0ca:	4658      	mov	r0, fp
    e0cc:	f7ff fbc4 	bl	d858 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>
    if (size_ > kMaxSmallSize) {
    e0d0:	9b18      	ldr	r3, [sp, #96]	; 0x60
    e0d2:	2b05      	cmp	r3, #5
    e0d4:	dd03      	ble.n	e0de <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xa2>
      delete[] dims_pointer_;
    e0d6:	9819      	ldr	r0, [sp, #100]	; 0x64
    e0d8:	b108      	cbz	r0, e0de <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xa2>
    e0da:	f007 ff83 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    e0de:	9b12      	ldr	r3, [sp, #72]	; 0x48
    e0e0:	2b05      	cmp	r3, #5
    e0e2:	f340 8263 	ble.w	e5ac <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x570>
      delete[] dims_pointer_;
    e0e6:	9813      	ldr	r0, [sp, #76]	; 0x4c
    e0e8:	2800      	cmp	r0, #0
    e0ea:	f000 825f 	beq.w	e5ac <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x570>
    e0ee:	f007 ff79 	bl	15fe4 <_ZdaPv>
    e0f2:	e25b      	b.n	e5ac <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x570>
        op_data, tflite::micro::GetTensorShape(input),
    e0f4:	4601      	mov	r1, r0
    e0f6:	a82a      	add	r0, sp, #168	; 0xa8
    e0f8:	f006 fbb2 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    tflite::reference_ops::SoftmaxInt16(
    e0fc:	4620      	mov	r0, r4
    e0fe:	f005 fdf9 	bl	13cf4 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
    e102:	9005      	str	r0, [sp, #20]
        tflite::micro::GetTensorShape(output),
    e104:	4629      	mov	r1, r5
    e106:	a830      	add	r0, sp, #192	; 0xc0
    e108:	f006 fbaa 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    tflite::reference_ops::SoftmaxInt16(
    e10c:	4628      	mov	r0, r5
    e10e:	f005 fdf7 	bl	13d00 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
    e112:	9006      	str	r0, [sp, #24]
  inline int32_t DimensionsCount() const { return size_; }
    e114:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
inline void SoftmaxInt16(const SoftmaxParams& params,
                         const RuntimeShape& input_shape,
                         const int16_t* input_data,
                         const RuntimeShape& output_shape,
                         int16_t* output_data) {
  const int trailing_dim = input_shape.DimensionsCount() - 1;
    e116:	1e62      	subs	r2, r4, #1
  for (int i = 0; i < dims_count; ++i) {
    e118:	2300      	movs	r3, #0
    e11a:	e015      	b.n	e148 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x10c>
    TFLITE_DCHECK_GE(i, 0);
    e11c:	f007 ff77 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    e120:	f007 ff75 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e124:	a93e      	add	r1, sp, #248	; 0xf8
    e126:	eb01 0183 	add.w	r1, r1, r3, lsl #2
    e12a:	f851 1c4c 	ldr.w	r1, [r1, #-76]
    e12e:	e019      	b.n	e164 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x128>
    TFLITE_DCHECK_GE(i, 0);
    e130:	f007 ff6d 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    e134:	f007 ff6b 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e138:	a83e      	add	r0, sp, #248	; 0xf8
    e13a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    e13e:	f850 0c34 	ldr.w	r0, [r0, #-52]
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    e142:	4288      	cmp	r0, r1
    e144:	d119      	bne.n	e17a <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x13e>
  for (int i = 0; i < dims_count; ++i) {
    e146:	3301      	adds	r3, #1
    e148:	429c      	cmp	r4, r3
    e14a:	dd18      	ble.n	e17e <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x142>
    if (i != skip_dim) {
    e14c:	429a      	cmp	r2, r3
    e14e:	d0fa      	beq.n	e146 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x10a>
    TFLITE_DCHECK_GE(i, 0);
    e150:	2b00      	cmp	r3, #0
    e152:	dbe3      	blt.n	e11c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xe0>
    TFLITE_DCHECK_LT(i, size_);
    e154:	992a      	ldr	r1, [sp, #168]	; 0xa8
    e156:	428b      	cmp	r3, r1
    e158:	dae2      	bge.n	e120 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xe4>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e15a:	2905      	cmp	r1, #5
    e15c:	dde2      	ble.n	e124 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xe8>
    e15e:	992b      	ldr	r1, [sp, #172]	; 0xac
    e160:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    e164:	2b00      	cmp	r3, #0
    e166:	dbe3      	blt.n	e130 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xf4>
    TFLITE_DCHECK_LT(i, size_);
    e168:	9830      	ldr	r0, [sp, #192]	; 0xc0
    e16a:	4283      	cmp	r3, r0
    e16c:	dae2      	bge.n	e134 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xf8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e16e:	2805      	cmp	r0, #5
    e170:	dde2      	ble.n	e138 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xfc>
    e172:	9831      	ldr	r0, [sp, #196]	; 0xc4
    e174:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
    e178:	e7e3      	b.n	e142 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x106>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    e17a:	f007 ff48 	bl	1600e <abort>
  inline int32_t DimensionsCount() const { return size_; }
    e17e:	982a      	ldr	r0, [sp, #168]	; 0xa8
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    e180:	2a00      	cmp	r2, #0
    e182:	db05      	blt.n	e190 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x154>
    e184:	4282      	cmp	r2, r0
    e186:	da03      	bge.n	e190 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x154>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    e188:	2805      	cmp	r0, #5
    e18a:	dd03      	ble.n	e194 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x158>
    e18c:	9c2b      	ldr	r4, [sp, #172]	; 0xac
    e18e:	e002      	b.n	e196 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x15a>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    e190:	f007 ff3d 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    e194:	ac2b      	add	r4, sp, #172	; 0xac
  for (int i = 0; i < dims_count; ++i) {
    e196:	2300      	movs	r3, #0
  int flat_size = 1;
    e198:	2501      	movs	r5, #1
    e19a:	e004      	b.n	e1a6 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x16a>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    e19c:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
    e1a0:	fb01 f505 	mul.w	r5, r1, r5
  for (int i = 0; i < dims_count; ++i) {
    e1a4:	3301      	adds	r3, #1
    e1a6:	4298      	cmp	r0, r3
    e1a8:	dd03      	ble.n	e1b2 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x176>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    e1aa:	429a      	cmp	r2, r3
    e1ac:	d1f6      	bne.n	e19c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x160>
    e1ae:	2101      	movs	r1, #1
    e1b0:	e7f6      	b.n	e1a0 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x164>
    e1b2:	950d      	str	r5, [sp, #52]	; 0x34
    TFLITE_DCHECK_GE(i, 0);
    e1b4:	2a00      	cmp	r2, #0
    e1b6:	db2a      	blt.n	e20e <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1d2>
    TFLITE_DCHECK_LT(i, size_);
    e1b8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    e1ba:	429a      	cmp	r2, r3
    e1bc:	da29      	bge.n	e212 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1d6>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e1be:	2b05      	cmp	r3, #5
    e1c0:	dd29      	ble.n	e216 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1da>
    e1c2:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    e1c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    e1c8:	2a00      	cmp	r2, #0
    e1ca:	db2a      	blt.n	e222 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1e6>
    TFLITE_DCHECK_LT(i, size_);
    e1cc:	9930      	ldr	r1, [sp, #192]	; 0xc0
    e1ce:	428a      	cmp	r2, r1
    e1d0:	da29      	bge.n	e226 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1ea>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e1d2:	2905      	cmp	r1, #5
    e1d4:	dd29      	ble.n	e22a <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1ee>
    e1d6:	9931      	ldr	r1, [sp, #196]	; 0xc4
    e1d8:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    e1dc:	4299      	cmp	r1, r3
    e1de:	d12a      	bne.n	e236 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1fa>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    e1e0:	933b      	str	r3, [sp, #236]	; 0xec
    TFLITE_DCHECK_GE(i, 0);
    e1e2:	2a00      	cmp	r2, #0
    e1e4:	db29      	blt.n	e23a <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1fe>
    TFLITE_DCHECK_LT(i, size_);
    e1e6:	9930      	ldr	r1, [sp, #192]	; 0xc0
    e1e8:	428a      	cmp	r2, r1
    e1ea:	da28      	bge.n	e23e <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x202>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e1ec:	2905      	cmp	r1, #5
    e1ee:	dd28      	ble.n	e242 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x206>
    e1f0:	9931      	ldr	r1, [sp, #196]	; 0xc4
    e1f2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    e1f6:	923a      	str	r2, [sp, #232]	; 0xe8
      if (__b < __a)
    e1f8:	4293      	cmp	r3, r2
    e1fa:	dc28      	bgt.n	e24e <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x212>
      return __a;
    e1fc:	ab3b      	add	r3, sp, #236	; 0xec
    e1fe:	f8d3 a000 	ldr.w	sl, [r3]
  const int outer_size =
      MatchingFlatSizeSkipDim(input_shape, trailing_dim, output_shape);
  const int depth =
      MatchingDim(input_shape, trailing_dim, output_shape, trailing_dim);

  for (int i = 0; i < outer_size; ++i) {
    e202:	f04f 0800 	mov.w	r8, #0
    e206:	46c1      	mov	r9, r8
    e208:	46d8      	mov	r8, fp
    e20a:	46d3      	mov	fp, sl
    e20c:	e1b6      	b.n	e57c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x540>
    TFLITE_DCHECK_GE(i, 0);
    e20e:	f007 fefe 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    e212:	f007 fefc 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e216:	ab3e      	add	r3, sp, #248	; 0xf8
    e218:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    e21c:	f853 3c4c 	ldr.w	r3, [r3, #-76]
    e220:	e7d2      	b.n	e1c8 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x18c>
    TFLITE_DCHECK_GE(i, 0);
    e222:	f007 fef4 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    e226:	f007 fef2 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e22a:	a93e      	add	r1, sp, #248	; 0xf8
    e22c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
    e230:	f851 1c34 	ldr.w	r1, [r1, #-52]
    e234:	e7d2      	b.n	e1dc <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1a0>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    e236:	f007 feea 	bl	1600e <abort>
    TFLITE_DCHECK_GE(i, 0);
    e23a:	f007 fee8 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    e23e:	f007 fee6 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e242:	a93e      	add	r1, sp, #248	; 0xf8
    e244:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    e248:	f852 2c34 	ldr.w	r2, [r2, #-52]
    e24c:	e7d3      	b.n	e1f6 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1ba>
	return __b;
    e24e:	ab3a      	add	r3, sp, #232	; 0xe8
    e250:	e7d5      	b.n	e1fe <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1c2>
    // Find the largest element
    int16_t max_in_row = std::numeric_limits<int16_t>::min();
    for (int c = 0; c < depth; ++c) {
      max_in_row = std::max(max_in_row, input_data[i * depth + c]);
    e252:	f9b2 2000 	ldrsh.w	r2, [r2]
    e256:	f8ad 203e 	strh.w	r2, [sp, #62]	; 0x3e
    for (int c = 0; c < depth; ++c) {
    e25a:	3301      	adds	r3, #1
    e25c:	455b      	cmp	r3, fp
    e25e:	da0c      	bge.n	e27a <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x23e>
      max_in_row = std::max(max_in_row, input_data[i * depth + c]);
    e260:	fb0b 3109 	mla	r1, fp, r9, r3
    e264:	eb00 0241 	add.w	r2, r0, r1, lsl #1
      if (__a < __b)
    e268:	f9bd 403e 	ldrsh.w	r4, [sp, #62]	; 0x3e
    e26c:	f930 1011 	ldrsh.w	r1, [r0, r1, lsl #1]
    e270:	428c      	cmp	r4, r1
    e272:	dbee      	blt.n	e252 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x216>
      return __a;
    e274:	f10d 023e 	add.w	r2, sp, #62	; 0x3e
    e278:	e7eb      	b.n	e252 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x216>
    // This loops computes the exp values and their sum. We will need the exp
    // values later on in the function so we cache them in the output_data
    // buffer. This is an optimization done to avoid calculating the exp values
    // twice making use of the output_data buffer as scratch memory.
    int32_t sum_of_exps = 0;  // Q16.15 fixed point format.
    int16_t* exp_results_Q015 = output_data + i * depth;
    e27a:	fb0b f309 	mul.w	r3, fp, r9
    e27e:	9307      	str	r3, [sp, #28]
    e280:	9a06      	ldr	r2, [sp, #24]
    e282:	eb02 0343 	add.w	r3, r2, r3, lsl #1
    e286:	9303      	str	r3, [sp, #12]
    for (int c = 0; c < depth; ++c) {
    e288:	2600      	movs	r6, #0
    int32_t sum_of_exps = 0;  // Q16.15 fixed point format.
    e28a:	46b2      	mov	sl, r6
    e28c:	f8cd 9010 	str.w	r9, [sp, #16]
    e290:	e07c      	b.n	e38c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x350>
  int right_shift = shift > 0 ? 0 : -shift;
    e292:	426d      	negs	r5, r5
    e294:	e091      	b.n	e3ba <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x37e>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    e296:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    e29a:	d001      	beq.n	e2a0 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x264>
    e29c:	2700      	movs	r7, #0
    e29e:	e091      	b.n	e3c4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x388>
    e2a0:	2701      	movs	r7, #1
    e2a2:	e08f      	b.n	e3c4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x388>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    e2a4:	49c3      	ldr	r1, [pc, #780]	; (e5b4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x578>)
    e2a6:	e0a1      	b.n	e3ec <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x3b0>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    e2a8:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    e2aa:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    e2ae:	2f00      	cmp	r7, #0
    e2b0:	f040 80ae 	bne.w	e410 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x3d4>
  assert(exponent >= 0);
    e2b4:	2d00      	cmp	r5, #0
    e2b6:	f2c0 80ae 	blt.w	e416 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x3da>
  assert(exponent <= 31);
    e2ba:	2d1f      	cmp	r5, #31
    e2bc:	f300 80b2 	bgt.w	e424 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x3e8>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    e2c0:	2701      	movs	r7, #1
    e2c2:	fa07 f005 	lsl.w	r0, r7, r5
    e2c6:	3801      	subs	r0, #1
    e2c8:	f005 fcf5 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    e2cc:	4681      	mov	r9, r0
  const IntegerType zero = Dup<IntegerType>(0);
    e2ce:	2000      	movs	r0, #0
    e2d0:	f005 fcf1 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    e2d4:	9008      	str	r0, [sp, #32]
  const IntegerType one = Dup<IntegerType>(1);
    e2d6:	4638      	mov	r0, r7
    e2d8:	f005 fced 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    e2dc:	900a      	str	r0, [sp, #40]	; 0x28
  const IntegerType remainder = BitAnd(x, mask);
    e2de:	4649      	mov	r1, r9
    e2e0:	4620      	mov	r0, r4
    e2e2:	f005 fce9 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    e2e6:	900b      	str	r0, [sp, #44]	; 0x2c
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    e2e8:	4639      	mov	r1, r7
    e2ea:	4648      	mov	r0, r9
    e2ec:	f005 fce6 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    e2f0:	4681      	mov	r9, r0
    e2f2:	9908      	ldr	r1, [sp, #32]
    e2f4:	4620      	mov	r0, r4
    e2f6:	f005 fced 	bl	13cd4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    e2fa:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    e2fc:	4639      	mov	r1, r7
    e2fe:	f005 fcdb 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    e302:	4601      	mov	r1, r0
    e304:	4648      	mov	r0, r9
    e306:	f005 fcdb 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    e30a:	4681      	mov	r9, r0
  return Add(ShiftRight(x, exponent),
    e30c:	4629      	mov	r1, r5
    e30e:	4620      	mov	r0, r4
    e310:	f005 fcd4 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    e314:	4604      	mov	r4, r0
    e316:	4649      	mov	r1, r9
    e318:	980b      	ldr	r0, [sp, #44]	; 0x2c
    e31a:	f005 fce3 	bl	13ce4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    e31e:	4639      	mov	r1, r7
    e320:	f005 fcca 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    e324:	4601      	mov	r1, r0
    e326:	4620      	mov	r0, r4
    e328:	f005 fcca 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
  int32_t sym_scaled_diff = scaled_diff + 32767;
    e32c:	f500 40ff 	add.w	r0, r0, #32640	; 0x7f80
    e330:	307f      	adds	r0, #127	; 0x7f
    e332:	9011      	str	r0, [sp, #68]	; 0x44
      std::min(std::max(sym_scaled_diff, static_cast<int32_t>(-32768)),
    e334:	4ba0      	ldr	r3, [pc, #640]	; (e5b8 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x57c>)
    e336:	933d      	str	r3, [sp, #244]	; 0xf4
      if (__a < __b)
    e338:	4298      	cmp	r0, r3
    e33a:	db7a      	blt.n	e432 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x3f6>
      return __a;
    e33c:	ab11      	add	r3, sp, #68	; 0x44
               static_cast<int32_t>(32767));
    e33e:	f647 72ff 	movw	r2, #32767	; 0x7fff
    e342:	923c      	str	r2, [sp, #240]	; 0xf0
      if (__b < __a)
    e344:	681a      	ldr	r2, [r3, #0]
    e346:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    e34a:	da74      	bge.n	e436 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x3fa>
    e34c:	f9b3 3000 	ldrsh.w	r3, [r3]
  return generic_int16_table_lookup(sat_sym_scaled_diff, params.exp_lut);
    e350:	f8d8 0028 	ldr.w	r0, [r8, #40]	; 0x28
  uint16_t index = static_cast<uint16_t>(256 + (value >> 7));
    e354:	11da      	asrs	r2, r3, #7
    e356:	f502 7280 	add.w	r2, r2, #256	; 0x100
    e35a:	b292      	uxth	r2, r2
  assert(index < 512 && "LUT index out of range.");
    e35c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
    e360:	d26b      	bcs.n	e43a <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x3fe>
  int16_t offset = value & 0x7f;
    e362:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  int16_t base = lut[index];
    e366:	f930 1012 	ldrsh.w	r1, [r0, r2, lsl #1]
  int16_t slope = lut[index + 1] - lut[index];
    e36a:	3201      	adds	r2, #1
    e36c:	f930 2012 	ldrsh.w	r2, [r0, r2, lsl #1]
    e370:	1a52      	subs	r2, r2, r1
    e372:	b212      	sxth	r2, r2
  int32_t delta = (static_cast<int32_t>(slope) * offset + 64) >> 7;
    e374:	fb03 f302 	mul.w	r3, r3, r2
    e378:	3340      	adds	r3, #64	; 0x40
  return base + delta;
    e37a:	f343 13cf 	sbfx	r3, r3, #7, #16
    e37e:	440b      	add	r3, r1
    e380:	b21b      	sxth	r3, r3
      exp_results_Q015[c] =
    e382:	9a03      	ldr	r2, [sp, #12]
    e384:	990c      	ldr	r1, [sp, #48]	; 0x30
    e386:	5253      	strh	r3, [r2, r1]
          SoftMaxCalculateExp(params, input_data, depth, max_in_row, i, c);
      sum_of_exps += exp_results_Q015[c];
    e388:	449a      	add	sl, r3
    for (int c = 0; c < depth; ++c) {
    e38a:	3601      	adds	r6, #1
    e38c:	455e      	cmp	r6, fp
    e38e:	da5b      	bge.n	e448 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x40c>
          SoftMaxCalculateExp(params, input_data, depth, max_in_row, i, c);
    e390:	f9bd 303e 	ldrsh.w	r3, [sp, #62]	; 0x3e
      exp_results_Q015[c] =
    e394:	0072      	lsls	r2, r6, #1
    e396:	920c      	str	r2, [sp, #48]	; 0x30
  int32_t input_diff = input_data[i * depth + c] - max_in_row;
    e398:	9a04      	ldr	r2, [sp, #16]
    e39a:	fb0b 6202 	mla	r2, fp, r2, r6
    e39e:	9905      	ldr	r1, [sp, #20]
    e3a0:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
    e3a4:	1ad2      	subs	r2, r2, r3
      input_diff, params.input_multiplier, params.input_left_shift);
    e3a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
    e3aa:	f8d8 500c 	ldr.w	r5, [r8, #12]
  int left_shift = shift > 0 ? shift : 0;
    e3ae:	ea25 71e5 	bic.w	r1, r5, r5, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    e3b2:	2d00      	cmp	r5, #0
    e3b4:	f77f af6d 	ble.w	e292 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x256>
    e3b8:	2500      	movs	r5, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    e3ba:	408a      	lsls	r2, r1
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    e3bc:	4293      	cmp	r3, r2
    e3be:	f43f af6a 	beq.w	e296 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x25a>
    e3c2:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    e3c4:	4610      	mov	r0, r2
    e3c6:	17d1      	asrs	r1, r2, #31
    e3c8:	e9cd 0108 	strd	r0, r1, [sp, #32]
  std::int64_t b_64(b);
    e3cc:	17d9      	asrs	r1, r3, #31
  std::int64_t ab_64 = a_64 * b_64;
    e3ce:	fb02 f001 	mul.w	r0, r2, r1
    e3d2:	9909      	ldr	r1, [sp, #36]	; 0x24
    e3d4:	fb03 0101 	mla	r1, r3, r1, r0
    e3d8:	fba2 2303 	umull	r2, r3, r2, r3
    e3dc:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    e3de:	2a00      	cmp	r2, #0
    e3e0:	f173 0100 	sbcs.w	r1, r3, #0
    e3e4:	f6ff af5e 	blt.w	e2a4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x268>
    e3e8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    e3ec:	1852      	adds	r2, r2, r1
    e3ee:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    e3f2:	4611      	mov	r1, r2
    e3f4:	461c      	mov	r4, r3
    e3f6:	2a00      	cmp	r2, #0
    e3f8:	f173 0000 	sbcs.w	r0, r3, #0
    e3fc:	f6bf af54 	bge.w	e2a8 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x26c>
    e400:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    e404:	1851      	adds	r1, r2, r1
    e406:	f04f 0400 	mov.w	r4, #0
    e40a:	eb43 0404 	adc.w	r4, r3, r4
    e40e:	e74b      	b.n	e2a8 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x26c>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    e410:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    e414:	e74e      	b.n	e2b4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x278>
  assert(exponent >= 0);
    e416:	4b69      	ldr	r3, [pc, #420]	; (e5bc <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x580>)
    e418:	4a69      	ldr	r2, [pc, #420]	; (e5c0 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x584>)
    e41a:	f44f 71b3 	mov.w	r1, #358	; 0x166
    e41e:	4869      	ldr	r0, [pc, #420]	; (e5c4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x588>)
    e420:	f002 f9ca 	bl	107b8 <__assert_func>
  assert(exponent <= 31);
    e424:	4b68      	ldr	r3, [pc, #416]	; (e5c8 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x58c>)
    e426:	4a66      	ldr	r2, [pc, #408]	; (e5c0 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x584>)
    e428:	f240 1167 	movw	r1, #359	; 0x167
    e42c:	4865      	ldr	r0, [pc, #404]	; (e5c4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x588>)
    e42e:	f002 f9c3 	bl	107b8 <__assert_func>
	return __b;
    e432:	ab3d      	add	r3, sp, #244	; 0xf4
    e434:	e783      	b.n	e33e <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x302>
	return __b;
    e436:	ab3c      	add	r3, sp, #240	; 0xf0
    e438:	e788      	b.n	e34c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x310>
  assert(index < 512 && "LUT index out of range.");
    e43a:	4b64      	ldr	r3, [pc, #400]	; (e5cc <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x590>)
    e43c:	4a64      	ldr	r2, [pc, #400]	; (e5d0 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x594>)
    e43e:	f44f 71ac 	mov.w	r1, #344	; 0x158
    e442:	4864      	ldr	r0, [pc, #400]	; (e5d4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x598>)
    e444:	f002 f9b8 	bl	107b8 <__assert_func>
    e448:	f8dd 9010 	ldr.w	r9, [sp, #16]
    }

    // Compute the reciprocal 1/sum_of_exps
    uint8_t headroom_plus_one =
        CountLeadingZeros(static_cast<uint32_t>(sum_of_exps));
    e44c:	4650      	mov	r0, sl
    e44e:	f006 fa31 	bl	148b4 <_ZN6tflite17CountLeadingZerosIjEEiT_>
    int32_t shifted_sum =
        ((static_cast<int64_t>(sum_of_exps) << (headroom_plus_one - 1)) +
    e452:	4652      	mov	r2, sl
    e454:	17d3      	asrs	r3, r2, #31
    e456:	b2c1      	uxtb	r1, r0
    e458:	1e4d      	subs	r5, r1, #1
    e45a:	f1a1 0421 	sub.w	r4, r1, #33	; 0x21
    e45e:	f1c1 0121 	rsb	r1, r1, #33	; 0x21
    e462:	fa03 f205 	lsl.w	r2, r3, r5
    e466:	fa0a f404 	lsl.w	r4, sl, r4
    e46a:	4322      	orrs	r2, r4
    e46c:	fa2a f101 	lsr.w	r1, sl, r1
    e470:	430a      	orrs	r2, r1
    e472:	fa0a f305 	lsl.w	r3, sl, r5
    e476:	f513 5300 	adds.w	r3, r3, #8192	; 0x2000
    e47a:	f142 0200 	adc.w	r2, r2, #0
         (1 << 13)) >>
    e47e:	0b9b      	lsrs	r3, r3, #14
    e480:	ea43 4382 	orr.w	r3, r3, r2, lsl #18
        14;
    // since the LUT computes 1/(1 + x) we need to first compute x = (sum - 1).
    // also, the LUT expects a symmetrical input, so we must also recenter x
    // from [0, 65535] to [-32768, 32767].
    int32_t sym_shifted_sum = shifted_sum + (-((1 << 15) + (1 << 16)));
    e484:	f5a3 33c0 	sub.w	r3, r3, #98304	; 0x18000
    e488:	9310      	str	r3, [sp, #64]	; 0x40
    int16_t sat_sym_shifted_sum = static_cast<int16_t>(
        std::min(std::max(sym_shifted_sum, static_cast<int32_t>(-32768)),
    e48a:	4a4b      	ldr	r2, [pc, #300]	; (e5b8 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x57c>)
    e48c:	9239      	str	r2, [sp, #228]	; 0xe4
      if (__a < __b)
    e48e:	4293      	cmp	r3, r2
    e490:	db25      	blt.n	e4de <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x4a2>
      return __a;
    e492:	ab10      	add	r3, sp, #64	; 0x40
                 static_cast<int32_t>(32767)));
    e494:	f647 72ff 	movw	r2, #32767	; 0x7fff
    e498:	9238      	str	r2, [sp, #224]	; 0xe0
      if (__b < __a)
    e49a:	681a      	ldr	r2, [r3, #0]
    e49c:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    e4a0:	da1f      	bge.n	e4e2 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x4a6>
    e4a2:	f9b3 2000 	ldrsh.w	r2, [r3]
    // apply 1/(1 + x) LUT activation function
    int16_t reciprocal_scale_Q015 = generic_int16_table_lookup(
        sat_sym_shifted_sum, params.one_over_one_plus_x_lut);
    e4a6:	f8d8 102c 	ldr.w	r1, [r8, #44]	; 0x2c
  uint16_t index = static_cast<uint16_t>(256 + (value >> 7));
    e4aa:	11d3      	asrs	r3, r2, #7
    e4ac:	f503 7380 	add.w	r3, r3, #256	; 0x100
    e4b0:	b29b      	uxth	r3, r3
  assert(index < 512 && "LUT index out of range.");
    e4b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    e4b6:	d216      	bcs.n	e4e6 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x4aa>
  int16_t offset = value & 0x7f;
    e4b8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
  int16_t base = lut[index];
    e4bc:	f931 4013 	ldrsh.w	r4, [r1, r3, lsl #1]
  int16_t slope = lut[index + 1] - lut[index];
    e4c0:	3301      	adds	r3, #1
    e4c2:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
    e4c6:	1b1b      	subs	r3, r3, r4
    e4c8:	b21b      	sxth	r3, r3
  int32_t delta = (static_cast<int32_t>(slope) * offset + 64) >> 7;
    e4ca:	fb02 f303 	mul.w	r3, r2, r3
    e4ce:	3340      	adds	r3, #64	; 0x40
  return base + delta;
    e4d0:	f343 13cf 	sbfx	r3, r3, #7, #16
    e4d4:	18e2      	adds	r2, r4, r3
    e4d6:	b212      	sxth	r2, r2

    // Rescale the exp_result with reciprocal
    // range of output is [0, 32767] correspond to [0.0, 1.0]
    for (int c = 0; c < depth; ++c) {
    e4d8:	2100      	movs	r1, #0
    e4da:	465f      	mov	r7, fp
    e4dc:	e01e      	b.n	e51c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x4e0>
	return __b;
    e4de:	ab39      	add	r3, sp, #228	; 0xe4
    e4e0:	e7d8      	b.n	e494 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x458>
	return __b;
    e4e2:	ab38      	add	r3, sp, #224	; 0xe0
    e4e4:	e7dd      	b.n	e4a2 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x466>
  assert(index < 512 && "LUT index out of range.");
    e4e6:	4b39      	ldr	r3, [pc, #228]	; (e5cc <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x590>)
    e4e8:	4a39      	ldr	r2, [pc, #228]	; (e5d0 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x594>)
    e4ea:	f44f 71ac 	mov.w	r1, #344	; 0x158
    e4ee:	4839      	ldr	r0, [pc, #228]	; (e5d4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x598>)
    e4f0:	f002 f962 	bl	107b8 <__assert_func>
      uint8_t right_shift = 31 - headroom_plus_one;
      int64_t round = 1 << (right_shift - 1);
      int32_t result = (static_cast<int64_t>(exp_results_Q015[c]) *
    e4f4:	9311      	str	r3, [sp, #68]	; 0x44
                            static_cast<int64_t>(reciprocal_scale_Q015) +
                        round) >>
                       right_shift;
      output_data[i * depth + c] = static_cast<int16_t>(
          std::min(std::max(result, static_cast<int32_t>(0)),
    e4f6:	2400      	movs	r4, #0
    e4f8:	9437      	str	r4, [sp, #220]	; 0xdc
      if (__a < __b)
    e4fa:	42a3      	cmp	r3, r4
    e4fc:	db37      	blt.n	e56e <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x532>
      return __a;
    e4fe:	ab11      	add	r3, sp, #68	; 0x44
                   static_cast<int32_t>(32767)));
    e500:	f647 74ff 	movw	r4, #32767	; 0x7fff
    e504:	9436      	str	r4, [sp, #216]	; 0xd8
      if (__b < __a)
    e506:	681c      	ldr	r4, [r3, #0]
    e508:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
    e50c:	da31      	bge.n	e572 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x536>
          std::min(std::max(result, static_cast<int32_t>(0)),
    e50e:	681c      	ldr	r4, [r3, #0]
      output_data[i * depth + c] = static_cast<int16_t>(
    e510:	9b07      	ldr	r3, [sp, #28]
    e512:	440b      	add	r3, r1
    e514:	9d06      	ldr	r5, [sp, #24]
    e516:	f825 4013 	strh.w	r4, [r5, r3, lsl #1]
    for (int c = 0; c < depth; ++c) {
    e51a:	3101      	adds	r1, #1
    e51c:	42b9      	cmp	r1, r7
    e51e:	da2a      	bge.n	e576 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x53a>
      uint8_t right_shift = 31 - headroom_plus_one;
    e520:	f1c0 031f 	rsb	r3, r0, #31
    e524:	b2db      	uxtb	r3, r3
      int64_t round = 1 << (right_shift - 1);
    e526:	1e5c      	subs	r4, r3, #1
    e528:	2601      	movs	r6, #1
    e52a:	40a6      	lsls	r6, r4
      int32_t result = (static_cast<int64_t>(exp_results_Q015[c]) *
    e52c:	9c03      	ldr	r4, [sp, #12]
    e52e:	f934 4011 	ldrsh.w	r4, [r4, r1, lsl #1]
    e532:	17e5      	asrs	r5, r4, #31
                            static_cast<int64_t>(reciprocal_scale_Q015) +
    e534:	fa0f fa82 	sxth.w	sl, r2
    e538:	ea4f 7bea 	mov.w	fp, sl, asr #31
      int32_t result = (static_cast<int64_t>(exp_results_Q015[c]) *
    e53c:	fb04 fc0b 	mul.w	ip, r4, fp
    e540:	fb02 cc05 	mla	ip, r2, r5, ip
    e544:	fba4 450a 	umull	r4, r5, r4, sl
    e548:	4465      	add	r5, ip
                            static_cast<int64_t>(reciprocal_scale_Q015) +
    e54a:	19a4      	adds	r4, r4, r6
    e54c:	eb45 75e6 	adc.w	r5, r5, r6, asr #31
                        round) >>
    e550:	f1c3 0c20 	rsb	ip, r3, #32
    e554:	f1b3 0620 	subs.w	r6, r3, #32
    e558:	fa24 f303 	lsr.w	r3, r4, r3
    e55c:	fa05 fc0c 	lsl.w	ip, r5, ip
    e560:	ea43 030c 	orr.w	r3, r3, ip
    e564:	d4c6      	bmi.n	e4f4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x4b8>
    e566:	fa45 f606 	asr.w	r6, r5, r6
    e56a:	4333      	orrs	r3, r6
    e56c:	e7c2      	b.n	e4f4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x4b8>
	return __b;
    e56e:	ab37      	add	r3, sp, #220	; 0xdc
    e570:	e7c6      	b.n	e500 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x4c4>
	return __b;
    e572:	ab36      	add	r3, sp, #216	; 0xd8
    e574:	e7cb      	b.n	e50e <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x4d2>
    e576:	46bb      	mov	fp, r7
  for (int i = 0; i < outer_size; ++i) {
    e578:	f109 0901 	add.w	r9, r9, #1
    e57c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    e57e:	4599      	cmp	r9, r3
    e580:	da06      	bge.n	e590 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x554>
    int16_t max_in_row = std::numeric_limits<int16_t>::min();
    e582:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    e586:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
    for (int c = 0; c < depth; ++c) {
    e58a:	2300      	movs	r3, #0
    e58c:	9805      	ldr	r0, [sp, #20]
    e58e:	e665      	b.n	e25c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x220>
    if (size_ > kMaxSmallSize) {
    e590:	9b30      	ldr	r3, [sp, #192]	; 0xc0
    e592:	2b05      	cmp	r3, #5
    e594:	dd03      	ble.n	e59e <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x562>
      delete[] dims_pointer_;
    e596:	9831      	ldr	r0, [sp, #196]	; 0xc4
    e598:	b108      	cbz	r0, e59e <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x562>
    e59a:	f007 fd23 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    e59e:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    e5a0:	2b05      	cmp	r3, #5
    e5a2:	dd03      	ble.n	e5ac <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x570>
      delete[] dims_pointer_;
    e5a4:	982b      	ldr	r0, [sp, #172]	; 0xac
    e5a6:	b108      	cbz	r0, e5ac <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x570>
    e5a8:	f007 fd1c 	bl	15fe4 <_ZdaPv>
}
    e5ac:	b03f      	add	sp, #252	; 0xfc
    e5ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e5b2:	bf00      	nop
    e5b4:	c0000001 	.word	0xc0000001
    e5b8:	ffff8000 	.word	0xffff8000
    e5bc:	00026d58 	.word	0x00026d58
    e5c0:	00026d68 	.word	0x00026d68
    e5c4:	00026dc0 	.word	0x00026dc0
    e5c8:	00026e1c 	.word	0x00026e1c
    e5cc:	0002744c 	.word	0x0002744c
    e5d0:	00027478 	.word	0x00027478
    e5d4:	00026c9c 	.word	0x00026c9c

0000e5d8 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus SoftmaxEval(TfLiteContext* context, TfLiteNode* node) {
    e5d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e5dc:	b0a1      	sub	sp, #132	; 0x84
  TFLITE_DCHECK(context != nullptr);
    e5de:	2800      	cmp	r0, #0
    e5e0:	d030      	beq.n	e644 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x6c>
    e5e2:	460c      	mov	r4, r1
    e5e4:	4606      	mov	r6, r0
  TFLITE_DCHECK(node != nullptr);
    e5e6:	2900      	cmp	r1, #0
    e5e8:	d02e      	beq.n	e648 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x70>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    e5ea:	6d43      	ldr	r3, [r0, #84]	; 0x54
    e5ec:	680a      	ldr	r2, [r1, #0]
    e5ee:	6851      	ldr	r1, [r2, #4]
    e5f0:	4798      	blx	r3
    e5f2:	4607      	mov	r7, r0
  TFLITE_DCHECK(context != nullptr);
    e5f4:	b356      	cbz	r6, e64c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x74>
  TFLITE_DCHECK(node != nullptr);
    e5f6:	b35c      	cbz	r4, e650 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x78>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    e5f8:	6d73      	ldr	r3, [r6, #84]	; 0x54
    e5fa:	6862      	ldr	r2, [r4, #4]
    e5fc:	6851      	ldr	r1, [r2, #4]
    e5fe:	4630      	mov	r0, r6
    e600:	4798      	blx	r3
    e602:	4681      	mov	r9, r0
  TFLITE_DCHECK(node->user_data != nullptr);
    e604:	6924      	ldr	r4, [r4, #16]
    e606:	b32c      	cbz	r4, e654 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x7c>
  SoftmaxParams op_data = *static_cast<SoftmaxParams*>(node->user_data);
    e608:	ad04      	add	r5, sp, #16
    e60a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    e60c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    e60e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    e610:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    e612:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    e614:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    e616:	e894 0003 	ldmia.w	r4, {r0, r1}
    e61a:	e885 0003 	stmia.w	r5, {r0, r1}
  switch (input->type) {
    e61e:	7a38      	ldrb	r0, [r7, #8]
    e620:	2807      	cmp	r0, #7
    e622:	f000 811a 	beq.w	e85a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x282>
    e626:	2809      	cmp	r0, #9
    e628:	f000 8117 	beq.w	e85a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x282>
    e62c:	2801      	cmp	r0, #1
    e62e:	d013      	beq.n	e658 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x80>
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
    e630:	6974      	ldr	r4, [r6, #20]
    e632:	f7fa fcd7 	bl	8fe4 <TfLiteTypeGetName>
    e636:	4602      	mov	r2, r0
    e638:	7a3b      	ldrb	r3, [r7, #8]
    e63a:	498c      	ldr	r1, [pc, #560]	; (e86c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x294>)
    e63c:	4630      	mov	r0, r6
    e63e:	47a0      	blx	r4
      return kTfLiteError;
    e640:	2001      	movs	r0, #1
    e642:	e110      	b.n	e866 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x28e>
  TFLITE_DCHECK(context != nullptr);
    e644:	f007 fce3 	bl	1600e <abort>
  TFLITE_DCHECK(node != nullptr);
    e648:	f007 fce1 	bl	1600e <abort>
  TFLITE_DCHECK(context != nullptr);
    e64c:	f007 fcdf 	bl	1600e <abort>
  TFLITE_DCHECK(node != nullptr);
    e650:	f007 fcdd 	bl	1600e <abort>
  TFLITE_DCHECK(node->user_data != nullptr);
    e654:	f007 fcdb 	bl	1600e <abort>
          op_data, tflite::micro::GetTensorShape(input),
    e658:	4639      	mov	r1, r7
    e65a:	a812      	add	r0, sp, #72	; 0x48
    e65c:	f006 f900 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Softmax(
    e660:	4638      	mov	r0, r7
    e662:	f005 fb14 	bl	13c8e <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    e666:	4680      	mov	r8, r0
          tflite::micro::GetTensorShape(output),
    e668:	4649      	mov	r1, r9
    e66a:	a818      	add	r0, sp, #96	; 0x60
    e66c:	f006 f8f8 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Softmax(
    e670:	4648      	mov	r0, r9
    e672:	f005 fb12 	bl	13c9a <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
    e676:	4681      	mov	r9, r0
  inline int32_t DimensionsCount() const { return size_; }
    e678:	9812      	ldr	r0, [sp, #72]	; 0x48
  const int trailing_dim = input_shape.DimensionsCount() - 1;
    e67a:	1e44      	subs	r4, r0, #1
  for (int i = 0; i < dims_count; ++i) {
    e67c:	2300      	movs	r3, #0
    e67e:	e013      	b.n	e6a8 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xd0>
    TFLITE_DCHECK_GE(i, 0);
    e680:	f007 fcc5 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    e684:	f007 fcc3 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e688:	aa20      	add	r2, sp, #128	; 0x80
    e68a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    e68e:	f852 2c34 	ldr.w	r2, [r2, #-52]
    e692:	e017      	b.n	e6c4 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xec>
    TFLITE_DCHECK_GE(i, 0);
    e694:	f007 fcbb 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    e698:	f007 fcb9 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e69c:	9919      	ldr	r1, [sp, #100]	; 0x64
    e69e:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    e6a2:	4291      	cmp	r1, r2
    e6a4:	d11b      	bne.n	e6de <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x106>
  for (int i = 0; i < dims_count; ++i) {
    e6a6:	3301      	adds	r3, #1
    e6a8:	4298      	cmp	r0, r3
    e6aa:	dd1a      	ble.n	e6e2 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x10a>
    if (i != skip_dim) {
    e6ac:	429c      	cmp	r4, r3
    e6ae:	d0fa      	beq.n	e6a6 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xce>
    TFLITE_DCHECK_GE(i, 0);
    e6b0:	2b00      	cmp	r3, #0
    e6b2:	dbe5      	blt.n	e680 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xa8>
    TFLITE_DCHECK_LT(i, size_);
    e6b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
    e6b6:	4293      	cmp	r3, r2
    e6b8:	dae4      	bge.n	e684 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xac>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e6ba:	2a05      	cmp	r2, #5
    e6bc:	dde4      	ble.n	e688 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xb0>
    e6be:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    e6c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    e6c4:	2b00      	cmp	r3, #0
    e6c6:	dbe5      	blt.n	e694 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xbc>
    TFLITE_DCHECK_LT(i, size_);
    e6c8:	9918      	ldr	r1, [sp, #96]	; 0x60
    e6ca:	428b      	cmp	r3, r1
    e6cc:	dae4      	bge.n	e698 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xc0>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e6ce:	2905      	cmp	r1, #5
    e6d0:	dce4      	bgt.n	e69c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xc4>
    e6d2:	a920      	add	r1, sp, #128	; 0x80
    e6d4:	eb01 0183 	add.w	r1, r1, r3, lsl #2
    e6d8:	f851 1c1c 	ldr.w	r1, [r1, #-28]
    e6dc:	e7e1      	b.n	e6a2 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xca>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    e6de:	f007 fc96 	bl	1600e <abort>
  inline int32_t DimensionsCount() const { return size_; }
    e6e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    e6e4:	2c00      	cmp	r4, #0
    e6e6:	db08      	blt.n	e6fa <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x122>
    e6e8:	429c      	cmp	r4, r3
    e6ea:	da06      	bge.n	e6fa <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x122>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    e6ec:	2b05      	cmp	r3, #5
    e6ee:	dd06      	ble.n	e6fe <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x126>
    e6f0:	9813      	ldr	r0, [sp, #76]	; 0x4c
  for (int i = 0; i < dims_count; ++i) {
    e6f2:	2200      	movs	r2, #0
  int flat_size = 1;
    e6f4:	f04f 0a01 	mov.w	sl, #1
    e6f8:	e007      	b.n	e70a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x132>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    e6fa:	f007 fc88 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    e6fe:	a813      	add	r0, sp, #76	; 0x4c
    e700:	e7f7      	b.n	e6f2 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x11a>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    e702:	2101      	movs	r1, #1
    e704:	fb01 fa0a 	mul.w	sl, r1, sl
  for (int i = 0; i < dims_count; ++i) {
    e708:	3201      	adds	r2, #1
    e70a:	4293      	cmp	r3, r2
    e70c:	dd04      	ble.n	e718 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x140>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    e70e:	4294      	cmp	r4, r2
    e710:	d0f7      	beq.n	e702 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x12a>
    e712:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
    e716:	e7f5      	b.n	e704 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x12c>
    TFLITE_DCHECK_GE(i, 0);
    e718:	2c00      	cmp	r4, #0
    e71a:	db25      	blt.n	e768 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x190>
    TFLITE_DCHECK_LT(i, size_);
    e71c:	9b12      	ldr	r3, [sp, #72]	; 0x48
    e71e:	429c      	cmp	r4, r3
    e720:	da24      	bge.n	e76c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x194>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e722:	2b05      	cmp	r3, #5
    e724:	dd24      	ble.n	e770 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x198>
    e726:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    e728:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    e72c:	2c00      	cmp	r4, #0
    e72e:	db25      	blt.n	e77c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1a4>
    TFLITE_DCHECK_LT(i, size_);
    e730:	9b18      	ldr	r3, [sp, #96]	; 0x60
    e732:	429c      	cmp	r4, r3
    e734:	da24      	bge.n	e780 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1a8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e736:	2b05      	cmp	r3, #5
    e738:	dd24      	ble.n	e784 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1ac>
    e73a:	9b19      	ldr	r3, [sp, #100]	; 0x64
    e73c:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    e740:	4293      	cmp	r3, r2
    e742:	d125      	bne.n	e790 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1b8>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    e744:	921f      	str	r2, [sp, #124]	; 0x7c
    TFLITE_DCHECK_GE(i, 0);
    e746:	2c00      	cmp	r4, #0
    e748:	db24      	blt.n	e794 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1bc>
    TFLITE_DCHECK_LT(i, size_);
    e74a:	9b18      	ldr	r3, [sp, #96]	; 0x60
    e74c:	429c      	cmp	r4, r3
    e74e:	da23      	bge.n	e798 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1c0>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e750:	2b05      	cmp	r3, #5
    e752:	dd23      	ble.n	e79c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1c4>
    e754:	9b19      	ldr	r3, [sp, #100]	; 0x64
    e756:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    e75a:	931e      	str	r3, [sp, #120]	; 0x78
      if (__b < __a)
    e75c:	429a      	cmp	r2, r3
    e75e:	dc23      	bgt.n	e7a8 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1d0>
      return __a;
    e760:	ab1f      	add	r3, sp, #124	; 0x7c
    e762:	681d      	ldr	r5, [r3, #0]
  for (int i = 0; i < outer_size; ++i) {
    e764:	2400      	movs	r4, #0
    e766:	e061      	b.n	e82c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x254>
    TFLITE_DCHECK_GE(i, 0);
    e768:	f007 fc51 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    e76c:	f007 fc4f 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e770:	ab20      	add	r3, sp, #128	; 0x80
    e772:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    e776:	f853 2c34 	ldr.w	r2, [r3, #-52]
    e77a:	e7d7      	b.n	e72c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x154>
    TFLITE_DCHECK_GE(i, 0);
    e77c:	f007 fc47 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    e780:	f007 fc45 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e784:	ab20      	add	r3, sp, #128	; 0x80
    e786:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    e78a:	f853 3c1c 	ldr.w	r3, [r3, #-28]
    e78e:	e7d7      	b.n	e740 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x168>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    e790:	f007 fc3d 	bl	1600e <abort>
    TFLITE_DCHECK_GE(i, 0);
    e794:	f007 fc3b 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
    e798:	f007 fc39 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e79c:	ab20      	add	r3, sp, #128	; 0x80
    e79e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    e7a2:	f853 3c1c 	ldr.w	r3, [r3, #-28]
    e7a6:	e7d8      	b.n	e75a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x182>
	return __b;
    e7a8:	ab1e      	add	r3, sp, #120	; 0x78
    e7aa:	e7da      	b.n	e762 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x18a>
      max = std::max(max, input_data[i * depth + c]);
    e7ac:	683b      	ldr	r3, [r7, #0]
    e7ae:	9303      	str	r3, [sp, #12]
    for (int c = 0; c < depth; ++c) {
    e7b0:	3601      	adds	r6, #1
    e7b2:	42ae      	cmp	r6, r5
    e7b4:	da0c      	bge.n	e7d0 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1f8>
      max = std::max(max, input_data[i * depth + c]);
    e7b6:	fb05 6304 	mla	r3, r5, r4, r6
    e7ba:	eb08 0783 	add.w	r7, r8, r3, lsl #2
      if (__a < __b)
    e7be:	f858 1023 	ldr.w	r1, [r8, r3, lsl #2]
    e7c2:	9803      	ldr	r0, [sp, #12]
    e7c4:	f7f2 fc66 	bl	1094 <__aeabi_fcmplt>
    e7c8:	2800      	cmp	r0, #0
    e7ca:	d1ef      	bne.n	e7ac <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1d4>
      return __a;
    e7cc:	af03      	add	r7, sp, #12
    e7ce:	e7ed      	b.n	e7ac <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1d4>
    for (int c = 0; c < depth; ++c) {
    e7d0:	2700      	movs	r7, #0
    float sum = 0.f;
    e7d2:	2600      	movs	r6, #0
    for (int c = 0; c < depth; ++c) {
    e7d4:	42af      	cmp	r7, r5
    e7d6:	da1a      	bge.n	e80e <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x236>
      const float exp_c = std::exp((input_data[i * depth + c] - max) *
    e7d8:	fb05 7b04 	mla	fp, r5, r4, r7
    e7dc:	9903      	ldr	r1, [sp, #12]
    e7de:	f858 002b 	ldr.w	r0, [r8, fp, lsl #2]
    e7e2:	f7f2 f9af 	bl	b44 <__aeabi_fsub>
    e7e6:	9001      	str	r0, [sp, #4]
                                   static_cast<float>(params.beta));
    e7e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    e7ec:	f7f2 f956 	bl	a9c <__aeabi_d2f>
    e7f0:	4601      	mov	r1, r0
      const float exp_c = std::exp((input_data[i * depth + c] - max) *
    e7f2:	9801      	ldr	r0, [sp, #4]
    e7f4:	f7f2 fab0 	bl	d58 <__aeabi_fmul>
  using ::exp;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  exp(float __x)
  { return __builtin_expf(__x); }
    e7f8:	f001 fe44 	bl	10484 <expf>
    e7fc:	4601      	mov	r1, r0
      output_data[i * depth + c] = exp_c;
    e7fe:	f849 002b 	str.w	r0, [r9, fp, lsl #2]
      sum += exp_c;
    e802:	4630      	mov	r0, r6
    e804:	f7f2 f9a0 	bl	b48 <__addsf3>
    e808:	4606      	mov	r6, r0
    for (int c = 0; c < depth; ++c) {
    e80a:	3701      	adds	r7, #1
    e80c:	e7e2      	b.n	e7d4 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1fc>
    for (int c = 0; c < depth; ++c) {
    e80e:	2700      	movs	r7, #0
    e810:	42af      	cmp	r7, r5
    e812:	da0a      	bge.n	e82a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x252>
      output_data[i * depth + c] = output_data[i * depth + c] / sum;
    e814:	fb05 7b04 	mla	fp, r5, r4, r7
    e818:	4631      	mov	r1, r6
    e81a:	f859 002b 	ldr.w	r0, [r9, fp, lsl #2]
    e81e:	f7f2 fb4f 	bl	ec0 <__aeabi_fdiv>
    e822:	f849 002b 	str.w	r0, [r9, fp, lsl #2]
    for (int c = 0; c < depth; ++c) {
    e826:	3701      	adds	r7, #1
    e828:	e7f2      	b.n	e810 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x238>
  for (int i = 0; i < outer_size; ++i) {
    e82a:	3401      	adds	r4, #1
    e82c:	4554      	cmp	r4, sl
    e82e:	da04      	bge.n	e83a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x262>
    float max = std::numeric_limits<float>::lowest();
    e830:	f46f 0300 	mvn.w	r3, #8388608	; 0x800000
    e834:	9303      	str	r3, [sp, #12]
    for (int c = 0; c < depth; ++c) {
    e836:	2600      	movs	r6, #0
    e838:	e7bb      	b.n	e7b2 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1da>
    if (size_ > kMaxSmallSize) {
    e83a:	9b18      	ldr	r3, [sp, #96]	; 0x60
    e83c:	2b05      	cmp	r3, #5
    e83e:	dd03      	ble.n	e848 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x270>
      delete[] dims_pointer_;
    e840:	9819      	ldr	r0, [sp, #100]	; 0x64
    e842:	b108      	cbz	r0, e848 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x270>
    e844:	f007 fbce 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    e848:	9b12      	ldr	r3, [sp, #72]	; 0x48
    e84a:	2b05      	cmp	r3, #5
    e84c:	dd03      	ble.n	e856 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x27e>
      delete[] dims_pointer_;
    e84e:	9813      	ldr	r0, [sp, #76]	; 0x4c
    e850:	b108      	cbz	r0, e856 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x27e>
    e852:	f007 fbc7 	bl	15fe4 <_ZdaPv>
      return kTfLiteOk;
    e856:	2000      	movs	r0, #0
    e858:	e005      	b.n	e866 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x28e>
      SoftmaxQuantized(input, output, op_data);
    e85a:	aa04      	add	r2, sp, #16
    e85c:	4649      	mov	r1, r9
    e85e:	4638      	mov	r0, r7
    e860:	f7ff fbec 	bl	e03c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE>
      return kTfLiteOk;
    e864:	2000      	movs	r0, #0
}
    e866:	b021      	add	sp, #132	; 0x84
    e868:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e86c:	00026f10 	.word	0x00026f10

0000e870 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode>:
void* SoftmaxInit(TfLiteContext* context, const char* buffer, size_t length) {
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
  return context->AllocatePersistentBuffer(context, sizeof(SoftmaxParams));
}

TfLiteStatus SoftmaxPrepare(TfLiteContext* context, TfLiteNode* node) {
    e870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e874:	b097      	sub	sp, #92	; 0x5c
    e876:	4604      	mov	r4, r0
inline int NumInputs(const TfLiteNode* node) { return node->inputs->size; }
    e878:	680b      	ldr	r3, [r1, #0]
    e87a:	681b      	ldr	r3, [r3, #0]
  TF_LITE_ENSURE_EQ(context, NumInputs(node), 1);
    e87c:	2b01      	cmp	r3, #1
    e87e:	d00f      	beq.n	e8a0 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x30>
    e880:	6946      	ldr	r6, [r0, #20]
    e882:	2501      	movs	r5, #1
    e884:	9503      	str	r5, [sp, #12]
    e886:	9302      	str	r3, [sp, #8]
    e888:	4ba9      	ldr	r3, [pc, #676]	; (eb30 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c0>)
    e88a:	9301      	str	r3, [sp, #4]
    e88c:	4ba9      	ldr	r3, [pc, #676]	; (eb34 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c4>)
    e88e:	9300      	str	r3, [sp, #0]
    e890:	235d      	movs	r3, #93	; 0x5d
    e892:	4aa9      	ldr	r2, [pc, #676]	; (eb38 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    e894:	49a9      	ldr	r1, [pc, #676]	; (eb3c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2cc>)
    e896:	47b0      	blx	r6
    e898:	4628      	mov	r0, r5
    op_data->scale = output->params.scale;
  }

  auto* params = static_cast<TfLiteSoftmaxParams*>(node->builtin_data);
  return CalculateSoftmaxParams(context, input, output, params, op_data);
}
    e89a:	b017      	add	sp, #92	; 0x5c
    e89c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e8a0:	460d      	mov	r5, r1
inline int NumOutputs(const TfLiteNode* node) { return node->outputs->size; }
    e8a2:	684b      	ldr	r3, [r1, #4]
    e8a4:	681b      	ldr	r3, [r3, #0]
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
    e8a6:	2b01      	cmp	r3, #1
    e8a8:	d00d      	beq.n	e8c6 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x56>
    e8aa:	6946      	ldr	r6, [r0, #20]
    e8ac:	2501      	movs	r5, #1
    e8ae:	9503      	str	r5, [sp, #12]
    e8b0:	9302      	str	r3, [sp, #8]
    e8b2:	4b9f      	ldr	r3, [pc, #636]	; (eb30 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c0>)
    e8b4:	9301      	str	r3, [sp, #4]
    e8b6:	4ba2      	ldr	r3, [pc, #648]	; (eb40 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2d0>)
    e8b8:	9300      	str	r3, [sp, #0]
    e8ba:	235e      	movs	r3, #94	; 0x5e
    e8bc:	4a9e      	ldr	r2, [pc, #632]	; (eb38 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    e8be:	499f      	ldr	r1, [pc, #636]	; (eb3c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2cc>)
    e8c0:	47b0      	blx	r6
    e8c2:	4628      	mov	r0, r5
    e8c4:	e7e9      	b.n	e89a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
  const TfLiteTensor* input = GetInput(context, node, 0);
    e8c6:	2200      	movs	r2, #0
    e8c8:	f005 f922 	bl	13b10 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    e8cc:	4606      	mov	r6, r0
    e8ce:	b340      	cbz	r0, e922 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0xb2>
inline int NumDimensions(const TfLiteTensor* t) { return t->dims->size; }
    e8d0:	6883      	ldr	r3, [r0, #8]
    e8d2:	681b      	ldr	r3, [r3, #0]
  TF_LITE_ENSURE(context, NumDimensions(input) >= 1);
    e8d4:	2b00      	cmp	r3, #0
    e8d6:	dd2e      	ble.n	e936 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0xc6>
  TfLiteTensor* output = GetOutput(context, node, 0);
    e8d8:	2200      	movs	r2, #0
    e8da:	4629      	mov	r1, r5
    e8dc:	4620      	mov	r0, r4
    e8de:	f005 f936 	bl	13b4e <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    e8e2:	9005      	str	r0, [sp, #20]
    e8e4:	2800      	cmp	r0, #0
    e8e6:	d030      	beq.n	e94a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0xda>
  TF_LITE_ENSURE(context, node->user_data != nullptr);
    e8e8:	f8d5 9010 	ldr.w	r9, [r5, #16]
    e8ec:	f1b9 0f00 	cmp.w	r9, #0
    e8f0:	d035      	beq.n	e95e <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0xee>
  if (input->type == kTfLiteInt16) {
    e8f2:	7833      	ldrb	r3, [r6, #0]
    e8f4:	2b07      	cmp	r3, #7
    e8f6:	d03c      	beq.n	e972 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x102>
  if (output->type == kTfLiteInt16) {
    e8f8:	9b05      	ldr	r3, [sp, #20]
    e8fa:	781b      	ldrb	r3, [r3, #0]
    e8fc:	2b07      	cmp	r3, #7
    e8fe:	d05d      	beq.n	e9bc <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x14c>
    TF_LITE_ENSURE_EQ(context, input->type, output->type);
    e900:	7832      	ldrb	r2, [r6, #0]
    e902:	4293      	cmp	r3, r2
    e904:	d069      	beq.n	e9da <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x16a>
    e906:	6965      	ldr	r5, [r4, #20]
    e908:	9303      	str	r3, [sp, #12]
    e90a:	9202      	str	r2, [sp, #8]
    e90c:	4b8d      	ldr	r3, [pc, #564]	; (eb44 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2d4>)
    e90e:	9301      	str	r3, [sp, #4]
    e910:	4b8d      	ldr	r3, [pc, #564]	; (eb48 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2d8>)
    e912:	9300      	str	r3, [sp, #0]
    e914:	2378      	movs	r3, #120	; 0x78
    e916:	4a88      	ldr	r2, [pc, #544]	; (eb38 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    e918:	4988      	ldr	r1, [pc, #544]	; (eb3c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2cc>)
    e91a:	4620      	mov	r0, r4
    e91c:	47a8      	blx	r5
    e91e:	2001      	movs	r0, #1
    e920:	e7bb      	b.n	e89a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
  TF_LITE_ENSURE(context, input != nullptr);
    e922:	6965      	ldr	r5, [r4, #20]
    e924:	4b89      	ldr	r3, [pc, #548]	; (eb4c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2dc>)
    e926:	9300      	str	r3, [sp, #0]
    e928:	2360      	movs	r3, #96	; 0x60
    e92a:	4a83      	ldr	r2, [pc, #524]	; (eb38 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    e92c:	4988      	ldr	r1, [pc, #544]	; (eb50 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e0>)
    e92e:	4620      	mov	r0, r4
    e930:	47a8      	blx	r5
    e932:	2001      	movs	r0, #1
    e934:	e7b1      	b.n	e89a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
  TF_LITE_ENSURE(context, NumDimensions(input) >= 1);
    e936:	6965      	ldr	r5, [r4, #20]
    e938:	4b86      	ldr	r3, [pc, #536]	; (eb54 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e4>)
    e93a:	9300      	str	r3, [sp, #0]
    e93c:	2361      	movs	r3, #97	; 0x61
    e93e:	4a7e      	ldr	r2, [pc, #504]	; (eb38 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    e940:	4983      	ldr	r1, [pc, #524]	; (eb50 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e0>)
    e942:	4620      	mov	r0, r4
    e944:	47a8      	blx	r5
    e946:	2001      	movs	r0, #1
    e948:	e7a7      	b.n	e89a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
  TF_LITE_ENSURE(context, output != nullptr);
    e94a:	6965      	ldr	r5, [r4, #20]
    e94c:	4b82      	ldr	r3, [pc, #520]	; (eb58 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e8>)
    e94e:	9300      	str	r3, [sp, #0]
    e950:	2363      	movs	r3, #99	; 0x63
    e952:	4a79      	ldr	r2, [pc, #484]	; (eb38 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    e954:	497e      	ldr	r1, [pc, #504]	; (eb50 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e0>)
    e956:	4620      	mov	r0, r4
    e958:	47a8      	blx	r5
    e95a:	2001      	movs	r0, #1
    e95c:	e79d      	b.n	e89a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
  TF_LITE_ENSURE(context, node->user_data != nullptr);
    e95e:	6965      	ldr	r5, [r4, #20]
    e960:	4b7e      	ldr	r3, [pc, #504]	; (eb5c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2ec>)
    e962:	9300      	str	r3, [sp, #0]
    e964:	2365      	movs	r3, #101	; 0x65
    e966:	4a74      	ldr	r2, [pc, #464]	; (eb38 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    e968:	4979      	ldr	r1, [pc, #484]	; (eb50 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e0>)
    e96a:	4620      	mov	r0, r4
    e96c:	47a8      	blx	r5
    e96e:	2001      	movs	r0, #1
    e970:	e793      	b.n	e89a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
    void* raw_exp_lut = context->AllocatePersistentBuffer(
    e972:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    e974:	f240 4102 	movw	r1, #1026	; 0x402
    e978:	4620      	mov	r0, r4
    e97a:	4798      	blx	r3
    TF_LITE_ENSURE(context, raw_exp_lut != nullptr);
    e97c:	b150      	cbz	r0, e994 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x124>
    op_data->exp_lut = reinterpret_cast<int16_t*>(raw_exp_lut);
    e97e:	f8c9 0028 	str.w	r0, [r9, #40]	; 0x28
    void* one_over_one_plus_x_lut = context->AllocatePersistentBuffer(
    e982:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    e984:	f240 4102 	movw	r1, #1026	; 0x402
    e988:	4620      	mov	r0, r4
    e98a:	4798      	blx	r3
    TF_LITE_ENSURE(context, one_over_one_plus_x_lut != nullptr);
    e98c:	b160      	cbz	r0, e9a8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x138>
    op_data->one_over_one_plus_x_lut =
    e98e:	f8c9 002c 	str.w	r0, [r9, #44]	; 0x2c
    e992:	e7b1      	b.n	e8f8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x88>
    TF_LITE_ENSURE(context, raw_exp_lut != nullptr);
    e994:	6965      	ldr	r5, [r4, #20]
    e996:	4b72      	ldr	r3, [pc, #456]	; (eb60 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2f0>)
    e998:	9300      	str	r3, [sp, #0]
    e99a:	236b      	movs	r3, #107	; 0x6b
    e99c:	4a66      	ldr	r2, [pc, #408]	; (eb38 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    e99e:	496c      	ldr	r1, [pc, #432]	; (eb50 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e0>)
    e9a0:	4620      	mov	r0, r4
    e9a2:	47a8      	blx	r5
    e9a4:	2001      	movs	r0, #1
    e9a6:	e778      	b.n	e89a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
    TF_LITE_ENSURE(context, one_over_one_plus_x_lut != nullptr);
    e9a8:	6965      	ldr	r5, [r4, #20]
    e9aa:	4b6e      	ldr	r3, [pc, #440]	; (eb64 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2f4>)
    e9ac:	9300      	str	r3, [sp, #0]
    e9ae:	236f      	movs	r3, #111	; 0x6f
    e9b0:	4a61      	ldr	r2, [pc, #388]	; (eb38 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    e9b2:	4967      	ldr	r1, [pc, #412]	; (eb50 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e0>)
    e9b4:	4620      	mov	r0, r4
    e9b6:	47a8      	blx	r5
    e9b8:	2001      	movs	r0, #1
    e9ba:	e76e      	b.n	e89a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
    TF_LITE_ENSURE(context,
    e9bc:	7833      	ldrb	r3, [r6, #0]
    e9be:	2b09      	cmp	r3, #9
    e9c0:	d00b      	beq.n	e9da <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x16a>
    e9c2:	2b07      	cmp	r3, #7
    e9c4:	d009      	beq.n	e9da <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x16a>
    e9c6:	6965      	ldr	r5, [r4, #20]
    e9c8:	4b67      	ldr	r3, [pc, #412]	; (eb68 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2f8>)
    e9ca:	9300      	str	r3, [sp, #0]
    e9cc:	2375      	movs	r3, #117	; 0x75
    e9ce:	4a5a      	ldr	r2, [pc, #360]	; (eb38 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    e9d0:	495f      	ldr	r1, [pc, #380]	; (eb50 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e0>)
    e9d2:	4620      	mov	r0, r4
    e9d4:	47a8      	blx	r5
    e9d6:	2001      	movs	r0, #1
    e9d8:	e75f      	b.n	e89a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
  if (input->type == kTfLiteInt16) {
    e9da:	7833      	ldrb	r3, [r6, #0]
    e9dc:	2b07      	cmp	r3, #7
    e9de:	f040 81b7 	bne.w	ed50 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x4e0>
    TF_LITE_ENSURE_EQ(context, output->params.zero_point, 0);
    e9e2:	9b05      	ldr	r3, [sp, #20]
    e9e4:	f8d3 b010 	ldr.w	fp, [r3, #16]
    e9e8:	f1bb 0f00 	cmp.w	fp, #0
    e9ec:	d00f      	beq.n	ea0e <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x19e>
    e9ee:	6965      	ldr	r5, [r4, #20]
    e9f0:	2300      	movs	r3, #0
    e9f2:	9303      	str	r3, [sp, #12]
    e9f4:	f8cd b008 	str.w	fp, [sp, #8]
    e9f8:	4b5c      	ldr	r3, [pc, #368]	; (eb6c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2fc>)
    e9fa:	9301      	str	r3, [sp, #4]
    e9fc:	4b5c      	ldr	r3, [pc, #368]	; (eb70 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x300>)
    e9fe:	9300      	str	r3, [sp, #0]
    ea00:	237d      	movs	r3, #125	; 0x7d
    ea02:	4a4d      	ldr	r2, [pc, #308]	; (eb38 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    ea04:	494d      	ldr	r1, [pc, #308]	; (eb3c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2cc>)
    ea06:	4620      	mov	r0, r4
    ea08:	47a8      	blx	r5
    ea0a:	2001      	movs	r0, #1
    ea0c:	e745      	b.n	e89a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
    gen_lut([](float value) { return std::exp(value); }, -10.0f, 0.0f,
    ea0e:	f8d9 3028 	ldr.w	r3, [r9, #40]	; 0x28
    ea12:	9306      	str	r3, [sp, #24]
  for (int i = 0; i < num - 1; i++) {
    ea14:	465f      	mov	r7, fp
    ea16:	f8cd 901c 	str.w	r9, [sp, #28]
    ea1a:	f8cd b020 	str.w	fp, [sp, #32]
    ea1e:	469b      	mov	fp, r3
    ea20:	9609      	str	r6, [sp, #36]	; 0x24
    ea22:	e007      	b.n	ea34 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x1c4>
	return __b;
    ea24:	ae14      	add	r6, sp, #80	; 0x50
    ea26:	e079      	b.n	eb1c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2ac>
    table[i] = std::min<float>(std::max<float>(sample_val - bias, -32768.0f),
    ea28:	6830      	ldr	r0, [r6, #0]
    ea2a:	f7f2 fb5b 	bl	10e4 <__aeabi_f2iz>
    ea2e:	f82b 0017 	strh.w	r0, [fp, r7, lsl #1]
  for (int i = 0; i < num - 1; i++) {
    ea32:	4657      	mov	r7, sl
    ea34:	f5b7 7f00 	cmp.w	r7, #512	; 0x200
    ea38:	f280 80a4 	bge.w	eb84 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x314>
    float sample_val = TfLiteRound(func(min + i * step) * 32768.0f);
    ea3c:	4638      	mov	r0, r7
    ea3e:	f7f2 f937 	bl	cb0 <__aeabi_i2f>
    ea42:	494c      	ldr	r1, [pc, #304]	; (eb74 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x304>)
    ea44:	f7f2 f988 	bl	d58 <__aeabi_fmul>
    ea48:	494b      	ldr	r1, [pc, #300]	; (eb78 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x308>)
    ea4a:	f7f2 f87b 	bl	b44 <__aeabi_fsub>
    ea4e:	4606      	mov	r6, r0
    ea50:	f007 f85b 	bl	15b0a <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE_4_FUNEf>
    ea54:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    ea58:	f7f2 f97e 	bl	d58 <__aeabi_fmul>
    ea5c:	f7f1 fd04 	bl	468 <__aeabi_f2d>
    ea60:	f001 fcc6 	bl	103f0 <round>
    ea64:	f7f2 f81a 	bl	a9c <__aeabi_d2f>
    ea68:	4680      	mov	r8, r0
        TfLiteRound((func(min + (i + 1) * step) * 32768.0f +
    ea6a:	f107 0a01 	add.w	sl, r7, #1
    ea6e:	4650      	mov	r0, sl
    ea70:	f7f2 f91e 	bl	cb0 <__aeabi_i2f>
    ea74:	493f      	ldr	r1, [pc, #252]	; (eb74 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x304>)
    ea76:	f7f2 f96f 	bl	d58 <__aeabi_fmul>
    ea7a:	493f      	ldr	r1, [pc, #252]	; (eb78 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x308>)
    ea7c:	f7f2 f862 	bl	b44 <__aeabi_fsub>
    ea80:	f007 f843 	bl	15b0a <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE_4_FUNEf>
    ea84:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    ea88:	f7f2 f966 	bl	d58 <__aeabi_fmul>
    ea8c:	4681      	mov	r9, r0
                     TfLiteRound(func(min + i * step) * 32768.0f)) /
    ea8e:	4630      	mov	r0, r6
    ea90:	f007 f83b 	bl	15b0a <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE_4_FUNEf>
    ea94:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    ea98:	f7f2 f95e 	bl	d58 <__aeabi_fmul>
    ea9c:	f7f1 fce4 	bl	468 <__aeabi_f2d>
    eaa0:	f001 fca6 	bl	103f0 <round>
    eaa4:	f7f1 fffa 	bl	a9c <__aeabi_d2f>
    eaa8:	4601      	mov	r1, r0
        TfLiteRound((func(min + (i + 1) * step) * 32768.0f +
    eaaa:	4648      	mov	r0, r9
    eaac:	f7f2 f84c 	bl	b48 <__addsf3>
    eab0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
    eab4:	f7f2 f950 	bl	d58 <__aeabi_fmul>
    eab8:	f7f1 fcd6 	bl	468 <__aeabi_f2d>
    eabc:	f001 fc98 	bl	103f0 <round>
    eac0:	f7f1 ffec 	bl	a9c <__aeabi_d2f>
    eac4:	4681      	mov	r9, r0
        TfLiteRound(func(min + i * step + half_step) * 32768.0f);
    eac6:	492d      	ldr	r1, [pc, #180]	; (eb7c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x30c>)
    eac8:	4630      	mov	r0, r6
    eaca:	f7f2 f83d 	bl	b48 <__addsf3>
    eace:	f007 f81c 	bl	15b0a <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE_4_FUNEf>
    ead2:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    ead6:	f7f2 f93f 	bl	d58 <__aeabi_fmul>
    eada:	f7f1 fcc5 	bl	468 <__aeabi_f2d>
    eade:	f001 fc87 	bl	103f0 <round>
    eae2:	f7f1 ffdb 	bl	a9c <__aeabi_d2f>
    eae6:	4601      	mov	r1, r0
    float midpoint_err = midpoint_interp_val - midpoint_val;
    eae8:	4648      	mov	r0, r9
    eaea:	f7f2 f82b 	bl	b44 <__aeabi_fsub>
    float bias = TfLiteRound(midpoint_err / 2.0f);
    eaee:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
    eaf2:	f7f2 f931 	bl	d58 <__aeabi_fmul>
    eaf6:	f7f1 fcb7 	bl	468 <__aeabi_f2d>
    eafa:	f001 fc79 	bl	103f0 <round>
    eafe:	f7f1 ffcd 	bl	a9c <__aeabi_d2f>
    eb02:	4601      	mov	r1, r0
    table[i] = std::min<float>(std::max<float>(sample_val - bias, -32768.0f),
    eb04:	4640      	mov	r0, r8
    eb06:	f7f2 f81d 	bl	b44 <__aeabi_fsub>
    eb0a:	9015      	str	r0, [sp, #84]	; 0x54
    eb0c:	f04f 4147 	mov.w	r1, #3338665984	; 0xc7000000
    eb10:	9114      	str	r1, [sp, #80]	; 0x50
      if (__a < __b)
    eb12:	f7f2 fabf 	bl	1094 <__aeabi_fcmplt>
    eb16:	2800      	cmp	r0, #0
    eb18:	d184      	bne.n	ea24 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x1b4>
      return __a;
    eb1a:	ae15      	add	r6, sp, #84	; 0x54
                               32767.0f);
    eb1c:	4918      	ldr	r1, [pc, #96]	; (eb80 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x310>)
    eb1e:	9113      	str	r1, [sp, #76]	; 0x4c
      if (__b < __a)
    eb20:	6830      	ldr	r0, [r6, #0]
    eb22:	f7f2 fad5 	bl	10d0 <__aeabi_fcmpgt>
    eb26:	2800      	cmp	r0, #0
    eb28:	f43f af7e 	beq.w	ea28 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x1b8>
	return __b;
    eb2c:	ae13      	add	r6, sp, #76	; 0x4c
    eb2e:	e77b      	b.n	ea28 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x1b8>
    eb30:	000275ec 	.word	0x000275ec
    eb34:	000275c4 	.word	0x000275c4
    eb38:	000274bc 	.word	0x000274bc
    eb3c:	00026864 	.word	0x00026864
    eb40:	0002740c 	.word	0x0002740c
    eb44:	00026e78 	.word	0x00026e78
    eb48:	00026e88 	.word	0x00026e88
    eb4c:	00026fb8 	.word	0x00026fb8
    eb50:	000265a4 	.word	0x000265a4
    eb54:	000275d4 	.word	0x000275d4
    eb58:	00026fe0 	.word	0x00026fe0
    eb5c:	000275f0 	.word	0x000275f0
    eb60:	0002760c 	.word	0x0002760c
    eb64:	00027624 	.word	0x00027624
    eb68:	00026904 	.word	0x00026904
    eb6c:	00026c50 	.word	0x00026c50
    eb70:	00027514 	.word	0x00027514
    eb74:	3ca00000 	.word	0x3ca00000
    eb78:	41200000 	.word	0x41200000
    eb7c:	3c200000 	.word	0x3c200000
    eb80:	46fffe00 	.word	0x46fffe00
    eb84:	f8dd 901c 	ldr.w	r9, [sp, #28]
    eb88:	f8dd b020 	ldr.w	fp, [sp, #32]
    eb8c:	9e09      	ldr	r6, [sp, #36]	; 0x24
      std::max<float>(TfLiteRound(func(max) * 32768.0f), -32768.0f), 32767.0f);
    eb8e:	2000      	movs	r0, #0
    eb90:	f006 ffbb 	bl	15b0a <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE_4_FUNEf>
    eb94:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    eb98:	f7f2 f8de 	bl	d58 <__aeabi_fmul>
    eb9c:	f7f1 fc64 	bl	468 <__aeabi_f2d>
    eba0:	f001 fc26 	bl	103f0 <round>
    eba4:	f7f1 ff7a 	bl	a9c <__aeabi_d2f>
    eba8:	9012      	str	r0, [sp, #72]	; 0x48
    ebaa:	f04f 4147 	mov.w	r1, #3338665984	; 0xc7000000
    ebae:	9111      	str	r1, [sp, #68]	; 0x44
      if (__a < __b)
    ebb0:	f7f2 fa70 	bl	1094 <__aeabi_fcmplt>
    ebb4:	b9a0      	cbnz	r0, ebe0 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x370>
      return __a;
    ebb6:	af12      	add	r7, sp, #72	; 0x48
    ebb8:	496c      	ldr	r1, [pc, #432]	; (ed6c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x4fc>)
    ebba:	9110      	str	r1, [sp, #64]	; 0x40
      if (__b < __a)
    ebbc:	6838      	ldr	r0, [r7, #0]
    ebbe:	f7f2 fa87 	bl	10d0 <__aeabi_fcmpgt>
    ebc2:	b978      	cbnz	r0, ebe4 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x374>
  table[num - 1] = std::min<float>(
    ebc4:	6838      	ldr	r0, [r7, #0]
    ebc6:	f7f2 fa8d 	bl	10e4 <__aeabi_f2iz>
    ebca:	9b06      	ldr	r3, [sp, #24]
    ebcc:	f8a3 0400 	strh.w	r0, [r3, #1024]	; 0x400
    gen_lut([](float value) { return 1.0f / (1.0f + value); }, 0.0f, 1.0f,
    ebd0:	f8d9 302c 	ldr.w	r3, [r9, #44]	; 0x2c
    ebd4:	9306      	str	r3, [sp, #24]
    ebd6:	f8cd 901c 	str.w	r9, [sp, #28]
    ebda:	469a      	mov	sl, r3
    ebdc:	9608      	str	r6, [sp, #32]
    ebde:	e00b      	b.n	ebf8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x388>
	return __b;
    ebe0:	af11      	add	r7, sp, #68	; 0x44
    ebe2:	e7e9      	b.n	ebb8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x348>
	return __b;
    ebe4:	af10      	add	r7, sp, #64	; 0x40
    ebe6:	e7ed      	b.n	ebc4 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x354>
	return __b;
    ebe8:	ae0e      	add	r6, sp, #56	; 0x38
    ebea:	e07b      	b.n	ece4 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x474>
    table[i] = std::min<float>(std::max<float>(sample_val - bias, -32768.0f),
    ebec:	6830      	ldr	r0, [r6, #0]
    ebee:	f7f2 fa79 	bl	10e4 <__aeabi_f2iz>
    ebf2:	f82a 001b 	strh.w	r0, [sl, fp, lsl #1]
  for (int i = 0; i < num - 1; i++) {
    ebf6:	46cb      	mov	fp, r9
    ebf8:	f5bb 7f00 	cmp.w	fp, #512	; 0x200
    ebfc:	da7c      	bge.n	ecf8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x488>
    float sample_val = TfLiteRound(func(min + i * step) * 32768.0f);
    ebfe:	4658      	mov	r0, fp
    ec00:	f7f2 f856 	bl	cb0 <__aeabi_i2f>
    ec04:	f04f 516c 	mov.w	r1, #989855744	; 0x3b000000
    ec08:	f7f2 f8a6 	bl	d58 <__aeabi_fmul>
    ec0c:	2100      	movs	r1, #0
    ec0e:	f7f1 ff9b 	bl	b48 <__addsf3>
    ec12:	4606      	mov	r6, r0
    ec14:	f006 ff6e 	bl	15af4 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE0_4_FUNEf>
    ec18:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    ec1c:	f7f2 f89c 	bl	d58 <__aeabi_fmul>
    ec20:	f7f1 fc22 	bl	468 <__aeabi_f2d>
    ec24:	f001 fbe4 	bl	103f0 <round>
    ec28:	f7f1 ff38 	bl	a9c <__aeabi_d2f>
    ec2c:	4607      	mov	r7, r0
        TfLiteRound((func(min + (i + 1) * step) * 32768.0f +
    ec2e:	f10b 0901 	add.w	r9, fp, #1
    ec32:	4648      	mov	r0, r9
    ec34:	f7f2 f83c 	bl	cb0 <__aeabi_i2f>
    ec38:	f04f 516c 	mov.w	r1, #989855744	; 0x3b000000
    ec3c:	f7f2 f88c 	bl	d58 <__aeabi_fmul>
    ec40:	2100      	movs	r1, #0
    ec42:	f7f1 ff81 	bl	b48 <__addsf3>
    ec46:	f006 ff55 	bl	15af4 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE0_4_FUNEf>
    ec4a:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    ec4e:	f7f2 f883 	bl	d58 <__aeabi_fmul>
    ec52:	4680      	mov	r8, r0
                     TfLiteRound(func(min + i * step) * 32768.0f)) /
    ec54:	4630      	mov	r0, r6
    ec56:	f006 ff4d 	bl	15af4 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE0_4_FUNEf>
    ec5a:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    ec5e:	f7f2 f87b 	bl	d58 <__aeabi_fmul>
    ec62:	f7f1 fc01 	bl	468 <__aeabi_f2d>
    ec66:	f001 fbc3 	bl	103f0 <round>
    ec6a:	f7f1 ff17 	bl	a9c <__aeabi_d2f>
    ec6e:	4601      	mov	r1, r0
        TfLiteRound((func(min + (i + 1) * step) * 32768.0f +
    ec70:	4640      	mov	r0, r8
    ec72:	f7f1 ff69 	bl	b48 <__addsf3>
    ec76:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
    ec7a:	f7f2 f86d 	bl	d58 <__aeabi_fmul>
    ec7e:	f7f1 fbf3 	bl	468 <__aeabi_f2d>
    ec82:	f001 fbb5 	bl	103f0 <round>
    ec86:	f7f1 ff09 	bl	a9c <__aeabi_d2f>
    ec8a:	4680      	mov	r8, r0
        TfLiteRound(func(min + i * step + half_step) * 32768.0f);
    ec8c:	f04f 516a 	mov.w	r1, #981467136	; 0x3a800000
    ec90:	4630      	mov	r0, r6
    ec92:	f7f1 ff59 	bl	b48 <__addsf3>
    ec96:	f006 ff2d 	bl	15af4 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE0_4_FUNEf>
    ec9a:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    ec9e:	f7f2 f85b 	bl	d58 <__aeabi_fmul>
    eca2:	f7f1 fbe1 	bl	468 <__aeabi_f2d>
    eca6:	f001 fba3 	bl	103f0 <round>
    ecaa:	f7f1 fef7 	bl	a9c <__aeabi_d2f>
    ecae:	4601      	mov	r1, r0
    float midpoint_err = midpoint_interp_val - midpoint_val;
    ecb0:	4640      	mov	r0, r8
    ecb2:	f7f1 ff47 	bl	b44 <__aeabi_fsub>
    float bias = TfLiteRound(midpoint_err / 2.0f);
    ecb6:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
    ecba:	f7f2 f84d 	bl	d58 <__aeabi_fmul>
    ecbe:	f7f1 fbd3 	bl	468 <__aeabi_f2d>
    ecc2:	f001 fb95 	bl	103f0 <round>
    ecc6:	f7f1 fee9 	bl	a9c <__aeabi_d2f>
    ecca:	4601      	mov	r1, r0
    table[i] = std::min<float>(std::max<float>(sample_val - bias, -32768.0f),
    eccc:	4638      	mov	r0, r7
    ecce:	f7f1 ff39 	bl	b44 <__aeabi_fsub>
    ecd2:	900f      	str	r0, [sp, #60]	; 0x3c
    ecd4:	f04f 4147 	mov.w	r1, #3338665984	; 0xc7000000
    ecd8:	910e      	str	r1, [sp, #56]	; 0x38
      if (__a < __b)
    ecda:	f7f2 f9db 	bl	1094 <__aeabi_fcmplt>
    ecde:	2800      	cmp	r0, #0
    ece0:	d182      	bne.n	ebe8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x378>
      return __a;
    ece2:	ae0f      	add	r6, sp, #60	; 0x3c
                               32767.0f);
    ece4:	4921      	ldr	r1, [pc, #132]	; (ed6c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x4fc>)
    ece6:	910d      	str	r1, [sp, #52]	; 0x34
      if (__b < __a)
    ece8:	6830      	ldr	r0, [r6, #0]
    ecea:	f7f2 f9f1 	bl	10d0 <__aeabi_fcmpgt>
    ecee:	2800      	cmp	r0, #0
    ecf0:	f43f af7c 	beq.w	ebec <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x37c>
	return __b;
    ecf4:	ae0d      	add	r6, sp, #52	; 0x34
    ecf6:	e779      	b.n	ebec <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x37c>
    ecf8:	f8dd 901c 	ldr.w	r9, [sp, #28]
    ecfc:	9e08      	ldr	r6, [sp, #32]
      std::max<float>(TfLiteRound(func(max) * 32768.0f), -32768.0f), 32767.0f);
    ecfe:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
    ed02:	f006 fef7 	bl	15af4 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE0_4_FUNEf>
    ed06:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    ed0a:	f7f2 f825 	bl	d58 <__aeabi_fmul>
    ed0e:	f7f1 fbab 	bl	468 <__aeabi_f2d>
    ed12:	f001 fb6d 	bl	103f0 <round>
    ed16:	f7f1 fec1 	bl	a9c <__aeabi_d2f>
    ed1a:	900c      	str	r0, [sp, #48]	; 0x30
    ed1c:	f04f 4147 	mov.w	r1, #3338665984	; 0xc7000000
    ed20:	910b      	str	r1, [sp, #44]	; 0x2c
      if (__a < __b)
    ed22:	f7f2 f9b7 	bl	1094 <__aeabi_fcmplt>
    ed26:	b9e0      	cbnz	r0, ed62 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x4f2>
      return __a;
    ed28:	af0c      	add	r7, sp, #48	; 0x30
    ed2a:	4910      	ldr	r1, [pc, #64]	; (ed6c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x4fc>)
    ed2c:	910a      	str	r1, [sp, #40]	; 0x28
      if (__b < __a)
    ed2e:	6838      	ldr	r0, [r7, #0]
    ed30:	f7f2 f9ce 	bl	10d0 <__aeabi_fcmpgt>
    ed34:	b9b8      	cbnz	r0, ed66 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x4f6>
  table[num - 1] = std::min<float>(
    ed36:	6838      	ldr	r0, [r7, #0]
    ed38:	f7f2 f9d4 	bl	10e4 <__aeabi_f2iz>
    ed3c:	9b06      	ldr	r3, [sp, #24]
    ed3e:	f8a3 0400 	strh.w	r0, [r3, #1024]	; 0x400
    op_data->zero_point = output->params.zero_point;
    ed42:	9a05      	ldr	r2, [sp, #20]
    ed44:	6913      	ldr	r3, [r2, #16]
    ed46:	f8c9 301c 	str.w	r3, [r9, #28]
    op_data->scale = output->params.scale;
    ed4a:	68d3      	ldr	r3, [r2, #12]
    ed4c:	f8c9 3020 	str.w	r3, [r9, #32]
  return CalculateSoftmaxParams(context, input, output, params, op_data);
    ed50:	f8cd 9000 	str.w	r9, [sp]
    ed54:	696b      	ldr	r3, [r5, #20]
    ed56:	9a05      	ldr	r2, [sp, #20]
    ed58:	4631      	mov	r1, r6
    ed5a:	4620      	mov	r0, r4
    ed5c:	f7f2 fc68 	bl	1630 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE>
    ed60:	e59b      	b.n	e89a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
	return __b;
    ed62:	af0b      	add	r7, sp, #44	; 0x2c
    ed64:	e7e1      	b.n	ed2a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x4ba>
	return __b;
    ed66:	af0a      	add	r7, sp, #40	; 0x28
    ed68:	e7e5      	b.n	ed36 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x4c6>
    ed6a:	bf00      	nop
    ed6c:	46fffe00 	.word	0x46fffe00

0000ed70 <z_device_state_init>:
 * The state object is always zero-initialized, but this may not be
 * sufficient.
 */
void z_device_state_init(void)
{
	const struct device *dev = __device_start;
    ed70:	4b03      	ldr	r3, [pc, #12]	; (ed80 <z_device_state_init+0x10>)

	while (dev < __device_end) {
    ed72:	4a04      	ldr	r2, [pc, #16]	; (ed84 <z_device_state_init+0x14>)
    ed74:	4293      	cmp	r3, r2
    ed76:	d201      	bcs.n	ed7c <z_device_state_init+0xc>
		z_object_init(dev);
		++dev;
    ed78:	3318      	adds	r3, #24
    ed7a:	e7fa      	b.n	ed72 <z_device_state_init+0x2>
	}
}
    ed7c:	4770      	bx	lr
    ed7e:	bf00      	nop
    ed80:	00016c58 	.word	0x00016c58
    ed84:	00016ce8 	.word	0x00016ce8

0000ed88 <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_init_run_level(int32_t level)
{
    ed88:	b570      	push	{r4, r5, r6, lr}
    ed8a:	4606      	mov	r6, r0
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    ed8c:	4b11      	ldr	r3, [pc, #68]	; (edd4 <z_sys_init_run_level+0x4c>)
    ed8e:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    ed92:	e009      	b.n	eda8 <z_sys_init_run_level+0x20>
			/* Mark device initialized.  If initialization
			 * failed, record the error condition.
			 */
			if (rc != 0) {
				if (rc < 0) {
					rc = -rc;
    ed94:	4240      	negs	r0, r0
    ed96:	e017      	b.n	edc8 <z_sys_init_run_level+0x40>
				}
				if (rc > UINT8_MAX) {
					rc = UINT8_MAX;
				}
				dev->state->init_res = rc;
    ed98:	68eb      	ldr	r3, [r5, #12]
    ed9a:	7018      	strb	r0, [r3, #0]
			}
			dev->state->initialized = true;
    ed9c:	68ea      	ldr	r2, [r5, #12]
    ed9e:	7853      	ldrb	r3, [r2, #1]
    eda0:	f043 0301 	orr.w	r3, r3, #1
    eda4:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    eda6:	3408      	adds	r4, #8
    eda8:	1c73      	adds	r3, r6, #1
    edaa:	4a0a      	ldr	r2, [pc, #40]	; (edd4 <z_sys_init_run_level+0x4c>)
    edac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    edb0:	42a3      	cmp	r3, r4
    edb2:	d90d      	bls.n	edd0 <z_sys_init_run_level+0x48>
		const struct device *dev = entry->dev;
    edb4:	6865      	ldr	r5, [r4, #4]
		int rc = entry->init(dev);
    edb6:	6823      	ldr	r3, [r4, #0]
    edb8:	4628      	mov	r0, r5
    edba:	4798      	blx	r3
		if (dev != NULL) {
    edbc:	2d00      	cmp	r5, #0
    edbe:	d0f2      	beq.n	eda6 <z_sys_init_run_level+0x1e>
			if (rc != 0) {
    edc0:	2800      	cmp	r0, #0
    edc2:	d0eb      	beq.n	ed9c <z_sys_init_run_level+0x14>
				if (rc < 0) {
    edc4:	2800      	cmp	r0, #0
    edc6:	dbe5      	blt.n	ed94 <z_sys_init_run_level+0xc>
				if (rc > UINT8_MAX) {
    edc8:	28ff      	cmp	r0, #255	; 0xff
    edca:	dde5      	ble.n	ed98 <z_sys_init_run_level+0x10>
					rc = UINT8_MAX;
    edcc:	20ff      	movs	r0, #255	; 0xff
    edce:	e7e3      	b.n	ed98 <z_sys_init_run_level+0x10>
		}
	}
}
    edd0:	bd70      	pop	{r4, r5, r6, pc}
    edd2:	bf00      	nop
    edd4:	00027648 	.word	0x00027648

0000edd8 <z_impl_z_errno>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
    edd8:	4b01      	ldr	r3, [pc, #4]	; (ede0 <z_impl_z_errno+0x8>)
    edda:	6898      	ldr	r0, [r3, #8]
}
    eddc:	3094      	adds	r0, #148	; 0x94
    edde:	4770      	bx	lr
    ede0:	200078ac 	.word	0x200078ac

0000ede4 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    ede4:	b5f0      	push	{r4, r5, r6, r7, lr}
    ede6:	b089      	sub	sp, #36	; 0x24
    ede8:	4604      	mov	r4, r0
	struct k_thread *thread = &z_idle_threads[i];
    edea:	4b15      	ldr	r3, [pc, #84]	; (ee40 <init_idle_thread+0x5c>)
    edec:	25b0      	movs	r5, #176	; 0xb0
    edee:	fb05 3500 	mla	r5, r5, r0, r3
	k_thread_stack_t *stack = z_idle_stacks[i];
    edf2:	4b14      	ldr	r3, [pc, #80]	; (ee44 <init_idle_thread+0x60>)
    edf4:	f44f 76b0 	mov.w	r6, #352	; 0x160
    edf8:	fb06 3600 	mla	r6, r6, r0, r3

#ifdef CONFIG_THREAD_NAME
	char tname[8];

	snprintk(tname, 8, "idle %02d", i);
    edfc:	af06      	add	r7, sp, #24
    edfe:	4603      	mov	r3, r0
    ee00:	4a11      	ldr	r2, [pc, #68]	; (ee48 <init_idle_thread+0x64>)
    ee02:	2108      	movs	r1, #8
    ee04:	4638      	mov	r0, r7
    ee06:	f002 ff9c 	bl	11d42 <snprintk>
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    ee0a:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    ee0e:	480f      	ldr	r0, [pc, #60]	; (ee4c <init_idle_thread+0x68>)
    ee10:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
	z_setup_new_thread(thread, stack,
    ee14:	9705      	str	r7, [sp, #20]
    ee16:	2301      	movs	r3, #1
    ee18:	9304      	str	r3, [sp, #16]
    ee1a:	230f      	movs	r3, #15
    ee1c:	9303      	str	r3, [sp, #12]
    ee1e:	2300      	movs	r3, #0
    ee20:	9302      	str	r3, [sp, #8]
    ee22:	9301      	str	r3, [sp, #4]
    ee24:	9400      	str	r4, [sp, #0]
    ee26:	4b0a      	ldr	r3, [pc, #40]	; (ee50 <init_idle_thread+0x6c>)
    ee28:	f44f 72a0 	mov.w	r2, #320	; 0x140
    ee2c:	4631      	mov	r1, r6
    ee2e:	4628      	mov	r0, r5
    ee30:	f000 f948 	bl	f0c4 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    ee34:	7b6b      	ldrb	r3, [r5, #13]
    ee36:	f023 0304 	bic.w	r3, r3, #4
    ee3a:	736b      	strb	r3, [r5, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    ee3c:	b009      	add	sp, #36	; 0x24
    ee3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ee40:	20006790 	.word	0x20006790
    ee44:	2000fb00 	.word	0x2000fb00
    ee48:	00027660 	.word	0x00027660
    ee4c:	200078ac 	.word	0x200078ac
    ee50:	00015c6f 	.word	0x00015c6f

0000ee54 <prepare_multithreading>:
 *
 * @return initial stack pointer for the main thread
 */
__boot_func
static char *prepare_multithreading(void)
{
    ee54:	b570      	push	{r4, r5, r6, lr}
    ee56:	b086      	sub	sp, #24
	char *stack_ptr;

	/* _kernel.ready_q is all zeroes */
	z_sched_init();
    ee58:	f000 fe00 	bl	fa5c <z_sched_init>
	 * - the main thread will be the one to run first
	 * - no other thread is initialized yet and thus their priority fields
	 *   contain garbage, which would prevent the cache loading algorithm
	 *   to work as intended
	 */
	_kernel.ready_q.cache = &z_main_thread;
    ee5c:	4d1b      	ldr	r5, [pc, #108]	; (eecc <prepare_multithreading+0x78>)
    ee5e:	4b1c      	ldr	r3, [pc, #112]	; (eed0 <prepare_multithreading+0x7c>)
    ee60:	61dd      	str	r5, [r3, #28]
#endif
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    ee62:	4b1c      	ldr	r3, [pc, #112]	; (eed4 <prepare_multithreading+0x80>)
    ee64:	9305      	str	r3, [sp, #20]
    ee66:	2301      	movs	r3, #1
    ee68:	9304      	str	r3, [sp, #16]
    ee6a:	2400      	movs	r4, #0
    ee6c:	9403      	str	r4, [sp, #12]
    ee6e:	9402      	str	r4, [sp, #8]
    ee70:	9401      	str	r4, [sp, #4]
    ee72:	9400      	str	r4, [sp, #0]
    ee74:	4b18      	ldr	r3, [pc, #96]	; (eed8 <prepare_multithreading+0x84>)
    ee76:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    ee7a:	4918      	ldr	r1, [pc, #96]	; (eedc <prepare_multithreading+0x88>)
    ee7c:	4628      	mov	r0, r5
    ee7e:	f000 f921 	bl	f0c4 <z_setup_new_thread>
    ee82:	4606      	mov	r6, r0
    ee84:	7b6b      	ldrb	r3, [r5, #13]
    ee86:	f023 0304 	bic.w	r3, r3, #4
    ee8a:	736b      	strb	r3, [r5, #13]
				       CONFIG_MAIN_STACK_SIZE, bg_thread_main,
				       NULL, NULL, NULL,
				       CONFIG_MAIN_THREAD_PRIORITY,
				       K_ESSENTIAL, "main");
	z_mark_thread_as_started(&z_main_thread);
	z_ready_thread(&z_main_thread);
    ee8c:	4628      	mov	r0, r5
    ee8e:	f006 ff58 	bl	15d42 <z_ready_thread>

	for (int i = 0; i < CONFIG_MP_NUM_CPUS; i++) {
    ee92:	2c00      	cmp	r4, #0
    ee94:	dd02      	ble.n	ee9c <prepare_multithreading+0x48>
			(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[i]) +
			 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[i]));
	}

	return stack_ptr;
}
    ee96:	4630      	mov	r0, r6
    ee98:	b006      	add	sp, #24
    ee9a:	bd70      	pop	{r4, r5, r6, pc}
		init_idle_thread(i);
    ee9c:	4620      	mov	r0, r4
    ee9e:	f7ff ffa1 	bl	ede4 <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    eea2:	4b0f      	ldr	r3, [pc, #60]	; (eee0 <prepare_multithreading+0x8c>)
    eea4:	22b0      	movs	r2, #176	; 0xb0
    eea6:	fb02 3204 	mla	r2, r2, r4, r3
    eeaa:	eb04 0144 	add.w	r1, r4, r4, lsl #1
    eeae:	4b08      	ldr	r3, [pc, #32]	; (eed0 <prepare_multithreading+0x7c>)
    eeb0:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
    eeb4:	60da      	str	r2, [r3, #12]
		_kernel.cpus[i].id = i;
    eeb6:	751c      	strb	r4, [r3, #20]
			(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[i]) +
    eeb8:	eb04 1184 	add.w	r1, r4, r4, lsl #6
    eebc:	4a09      	ldr	r2, [pc, #36]	; (eee4 <prepare_multithreading+0x90>)
    eebe:	eb02 1241 	add.w	r2, r2, r1, lsl #5
    eec2:	f502 6202 	add.w	r2, r2, #2080	; 0x820
		_kernel.cpus[i].irq_stack =
    eec6:	605a      	str	r2, [r3, #4]
	for (int i = 0; i < CONFIG_MP_NUM_CPUS; i++) {
    eec8:	3401      	adds	r4, #1
    eeca:	e7e2      	b.n	ee92 <prepare_multithreading+0x3e>
    eecc:	20006840 	.word	0x20006840
    eed0:	200078ac 	.word	0x200078ac
    eed4:	0002766c 	.word	0x0002766c
    eed8:	0000eee9 	.word	0x0000eee9
    eedc:	20007ae0 	.word	0x20007ae0
    eee0:	20006790 	.word	0x20006790
    eee4:	2000fc60 	.word	0x2000fc60

0000eee8 <bg_thread_main>:
{
    eee8:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    eeea:	4b0b      	ldr	r3, [pc, #44]	; (ef18 <bg_thread_main+0x30>)
    eeec:	2201      	movs	r2, #1
    eeee:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    eef0:	2002      	movs	r0, #2
    eef2:	f7ff ff49 	bl	ed88 <z_sys_init_run_level>
	boot_banner();
    eef6:	f001 f83b 	bl	ff70 <boot_banner>
	z_cpp_init_static();
    eefa:	f003 fb28 	bl	1254e <z_cpp_init_static>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    eefe:	2003      	movs	r0, #3
    ef00:	f7ff ff42 	bl	ed88 <z_sys_init_run_level>
	z_init_static_threads();
    ef04:	f000 f942 	bl	f18c <z_init_static_threads>
	main();
    ef08:	f002 fe9a 	bl	11c40 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    ef0c:	4a03      	ldr	r2, [pc, #12]	; (ef1c <bg_thread_main+0x34>)
    ef0e:	7b13      	ldrb	r3, [r2, #12]
    ef10:	f023 0301 	bic.w	r3, r3, #1
    ef14:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    ef16:	bd08      	pop	{r3, pc}
    ef18:	2000791b 	.word	0x2000791b
    ef1c:	20006840 	.word	0x20006840

0000ef20 <switch_to_main_thread>:

__boot_func
static FUNC_NORETURN void switch_to_main_thread(char *stack_ptr)
{
    ef20:	b508      	push	{r3, lr}
    ef22:	4601      	mov	r1, r0
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    ef24:	4a01      	ldr	r2, [pc, #4]	; (ef2c <switch_to_main_thread+0xc>)
    ef26:	4802      	ldr	r0, [pc, #8]	; (ef30 <switch_to_main_thread+0x10>)
    ef28:	f7f5 f9e8 	bl	42fc <arch_switch_to_main_thread>
	 * current fake thread is not on a wait queue or ready queue, so it
	 * will never be rescheduled in.
	 */
	z_swap_unlocked();
#endif
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    ef2c:	0000eee9 	.word	0x0000eee9
    ef30:	20006840 	.word	0x20006840

0000ef34 <z_bss_zero>:
{
    ef34:	b508      	push	{r3, lr}
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    ef36:	4803      	ldr	r0, [pc, #12]	; (ef44 <z_bss_zero+0x10>)
    ef38:	4a03      	ldr	r2, [pc, #12]	; (ef48 <z_bss_zero+0x14>)
    ef3a:	1a12      	subs	r2, r2, r0
    ef3c:	2100      	movs	r1, #0
    ef3e:	f007 f87f 	bl	16040 <memset>
}
    ef42:	bd08      	pop	{r3, pc}
    ef44:	20000370 	.word	0x20000370
    ef48:	20007adc 	.word	0x20007adc

0000ef4c <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    ef4c:	b500      	push	{lr}
    ef4e:	b0ad      	sub	sp, #180	; 0xb4
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    ef50:	4b1c      	ldr	r3, [pc, #112]	; (efc4 <z_cstart+0x78>)
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    ef52:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    ef56:	4c1c      	ldr	r4, [pc, #112]	; (efc8 <z_cstart+0x7c>)
    ef58:	6963      	ldr	r3, [r4, #20]
    ef5a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    ef5e:	6163      	str	r3, [r4, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    ef60:	23e0      	movs	r3, #224	; 0xe0
    ef62:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
    ef66:	2500      	movs	r5, #0
    ef68:	77e5      	strb	r5, [r4, #31]
    ef6a:	7625      	strb	r5, [r4, #24]
    ef6c:	7665      	strb	r5, [r4, #25]
    ef6e:	76a5      	strb	r5, [r4, #26]
    ef70:	f884 5020 	strb.w	r5, [r4, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    ef74:	6a63      	ldr	r3, [r4, #36]	; 0x24
    ef76:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    ef7a:	6263      	str	r3, [r4, #36]	; 0x24
    ef7c:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    ef80:	f7f5 fb14 	bl	45ac <z_arm_fault_init>
	z_arm_cpu_idle_init();
    ef84:	f7f5 f8a0 	bl	40c8 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    ef88:	f04f 33ff 	mov.w	r3, #4294967295
    ef8c:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    ef8e:	62e3      	str	r3, [r4, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    ef90:	f7f5 fc16 	bl	47c0 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    ef94:	f7f5 fbb0 	bl	46f8 <z_arm_configure_static_mpu_regions>
 *
 * The memory of the dummy thread can be completely uninitialized.
 */
static inline void z_dummy_thread_init(struct k_thread *dummy_thread)
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
    ef98:	2401      	movs	r4, #1
    ef9a:	f88d 400d 	strb.w	r4, [sp, #13]
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
    ef9e:	f88d 400c 	strb.w	r4, [sp, #12]
#ifdef CONFIG_THREAD_STACK_INFO
	dummy_thread->stack_info.start = 0U;
    efa2:	9526      	str	r5, [sp, #152]	; 0x98
	dummy_thread->stack_info.size = 0U;
    efa4:	9527      	str	r5, [sp, #156]	; 0x9c
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
    efa6:	4b09      	ldr	r3, [pc, #36]	; (efcc <z_cstart+0x80>)
    efa8:	f8c3 d008 	str.w	sp, [r3, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    efac:	f7ff fee0 	bl	ed70 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    efb0:	4628      	mov	r0, r5
    efb2:	f7ff fee9 	bl	ed88 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    efb6:	4620      	mov	r0, r4
    efb8:	f7ff fee6 	bl	ed88 <z_sys_init_run_level>
	timing_init();
	timing_start();
#endif

#ifdef CONFIG_MULTITHREADING
	switch_to_main_thread(prepare_multithreading());
    efbc:	f7ff ff4a 	bl	ee54 <prepare_multithreading>
    efc0:	f7ff ffae 	bl	ef20 <switch_to_main_thread>
    efc4:	20010480 	.word	0x20010480
    efc8:	e000ed00 	.word	0xe000ed00
    efcc:	200078ac 	.word	0x200078ac

0000efd0 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(const struct device *dev)
{
    efd0:	b510      	push	{r4, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    efd2:	4c06      	ldr	r4, [pc, #24]	; (efec <init_mem_slab_module+0x1c>)
	int rc = 0;
    efd4:	2000      	movs	r0, #0
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    efd6:	4b06      	ldr	r3, [pc, #24]	; (eff0 <init_mem_slab_module+0x20>)
    efd8:	429c      	cmp	r4, r3
    efda:	d206      	bcs.n	efea <init_mem_slab_module+0x1a>
		rc = create_free_list(slab);
    efdc:	4620      	mov	r0, r4
    efde:	f006 fdc7 	bl	15b70 <create_free_list>
		if (rc < 0) {
    efe2:	2800      	cmp	r0, #0
    efe4:	db01      	blt.n	efea <init_mem_slab_module+0x1a>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    efe6:	3420      	adds	r4, #32
    efe8:	e7f5      	b.n	efd6 <init_mem_slab_module+0x6>
		z_object_init(slab);
	}

out:
	return rc;
}
    efea:	bd10      	pop	{r4, pc}
    efec:	200002e4 	.word	0x200002e4
    eff0:	200002e4 	.word	0x200002e4

0000eff4 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    eff4:	b5f0      	push	{r4, r5, r6, r7, lr}
    eff6:	b083      	sub	sp, #12
    eff8:	460c      	mov	r4, r1
    effa:	461f      	mov	r7, r3
    effc:	f04f 0320 	mov.w	r3, #32
    f000:	f3ef 8111 	mrs	r1, BASEPRI
    f004:	f383 8812 	msr	BASEPRI_MAX, r3
    f008:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    f00c:	6983      	ldr	r3, [r0, #24]
    f00e:	b16b      	cbz	r3, f02c <k_mem_slab_alloc+0x38>
		/* take a free block */
		*mem = slab->free_list;
    f010:	6023      	str	r3, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    f012:	6983      	ldr	r3, [r0, #24]
    f014:	681b      	ldr	r3, [r3, #0]
    f016:	6183      	str	r3, [r0, #24]
		slab->num_used++;
    f018:	69c3      	ldr	r3, [r0, #28]
    f01a:	3301      	adds	r3, #1
    f01c:	61c3      	str	r3, [r0, #28]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    f01e:	2000      	movs	r0, #0
	__asm__ volatile(
    f020:	f381 8811 	msr	BASEPRI, r1
    f024:	f3bf 8f6f 	isb	sy
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
}
    f028:	b003      	add	sp, #12
    f02a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f02c:	4616      	mov	r6, r2
    f02e:	f100 0508 	add.w	r5, r0, #8
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    f032:	ea56 0307 	orrs.w	r3, r6, r7
    f036:	d104      	bne.n	f042 <k_mem_slab_alloc+0x4e>
		*mem = NULL;
    f038:	2300      	movs	r3, #0
    f03a:	6023      	str	r3, [r4, #0]
		result = -ENOMEM;
    f03c:	f06f 000b 	mvn.w	r0, #11
    f040:	e7ee      	b.n	f020 <k_mem_slab_alloc+0x2c>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    f042:	e9cd 6700 	strd	r6, r7, [sp]
    f046:	4602      	mov	r2, r0
    f048:	4628      	mov	r0, r5
    f04a:	f000 fbdd 	bl	f808 <z_pend_curr>
		if (result == 0) {
    f04e:	2800      	cmp	r0, #0
    f050:	d1ea      	bne.n	f028 <k_mem_slab_alloc+0x34>
			*mem = _current->base.swap_data;
    f052:	4b02      	ldr	r3, [pc, #8]	; (f05c <k_mem_slab_alloc+0x68>)
    f054:	689b      	ldr	r3, [r3, #8]
    f056:	695b      	ldr	r3, [r3, #20]
    f058:	6023      	str	r3, [r4, #0]
		return result;
    f05a:	e7e5      	b.n	f028 <k_mem_slab_alloc+0x34>
    f05c:	200078ac 	.word	0x200078ac

0000f060 <z_thread_monitor_exit>:
	__asm__ volatile(
    f060:	f04f 0320 	mov.w	r3, #32
    f064:	f3ef 8111 	mrs	r1, BASEPRI
    f068:	f383 8812 	msr	BASEPRI_MAX, r3
    f06c:	f3bf 8f6f 	isb	sy
 */
void z_thread_monitor_exit(struct k_thread *thread)
{
	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	if (thread == _kernel.threads) {
    f070:	4b0a      	ldr	r3, [pc, #40]	; (f09c <z_thread_monitor_exit+0x3c>)
    f072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    f074:	4283      	cmp	r3, r0
    f076:	d104      	bne.n	f082 <z_thread_monitor_exit+0x22>
		_kernel.threads = _kernel.threads->next_thread;
    f078:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    f07a:	4b08      	ldr	r3, [pc, #32]	; (f09c <z_thread_monitor_exit+0x3c>)
    f07c:	629a      	str	r2, [r3, #40]	; 0x28
    f07e:	e007      	b.n	f090 <z_thread_monitor_exit+0x30>
		struct k_thread *prev_thread;

		prev_thread = _kernel.threads;
		while ((prev_thread != NULL) &&
			(thread != prev_thread->next_thread)) {
			prev_thread = prev_thread->next_thread;
    f080:	4613      	mov	r3, r2
		while ((prev_thread != NULL) &&
    f082:	b113      	cbz	r3, f08a <z_thread_monitor_exit+0x2a>
			(thread != prev_thread->next_thread)) {
    f084:	6f1a      	ldr	r2, [r3, #112]	; 0x70
		while ((prev_thread != NULL) &&
    f086:	4282      	cmp	r2, r0
    f088:	d1fa      	bne.n	f080 <z_thread_monitor_exit+0x20>
		}
		if (prev_thread != NULL) {
    f08a:	b10b      	cbz	r3, f090 <z_thread_monitor_exit+0x30>
			prev_thread->next_thread = thread->next_thread;
    f08c:	6f02      	ldr	r2, [r0, #112]	; 0x70
    f08e:	671a      	str	r2, [r3, #112]	; 0x70
	__asm__ volatile(
    f090:	f381 8811 	msr	BASEPRI, r1
    f094:	f3bf 8f6f 	isb	sy
		}
	}

	k_spin_unlock(&z_thread_monitor_lock, key);
}
    f098:	4770      	bx	lr
    f09a:	bf00      	nop
    f09c:	200078ac 	.word	0x200078ac

0000f0a0 <schedule_new_thread>:
#endif
#endif

#ifdef CONFIG_MULTITHREADING
static void schedule_new_thread(struct k_thread *thread, k_timeout_t delay)
{
    f0a0:	b538      	push	{r3, r4, r5, lr}
    f0a2:	4614      	mov	r4, r2
    f0a4:	461d      	mov	r5, r3
#ifdef CONFIG_SYS_CLOCK_EXISTS
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    f0a6:	ea54 0305 	orrs.w	r3, r4, r5
    f0aa:	d102      	bne.n	f0b2 <schedule_new_thread+0x12>
	z_impl_k_thread_start(thread);
    f0ac:	f006 fdca 	bl	15c44 <z_impl_k_thread_start>
	}
#else
	ARG_UNUSED(delay);
	k_thread_start(thread);
#endif
}
    f0b0:	bd38      	pop	{r3, r4, r5, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    f0b2:	462b      	mov	r3, r5
    f0b4:	4902      	ldr	r1, [pc, #8]	; (f0c0 <schedule_new_thread+0x20>)
    f0b6:	3018      	adds	r0, #24
    f0b8:	f000 fe2e 	bl	fd18 <z_add_timeout>
    f0bc:	e7f8      	b.n	f0b0 <schedule_new_thread+0x10>
    f0be:	bf00      	nop
    f0c0:	00015d7b 	.word	0x00015d7b

0000f0c4 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    f0c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f0c8:	b085      	sub	sp, #20
    f0ca:	4604      	mov	r4, r0
    f0cc:	460f      	mov	r7, r1
    f0ce:	4615      	mov	r5, r2
    f0d0:	461e      	mov	r6, r3
    f0d2:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    f0d6:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
    f0da:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
    f0de:	f8dd b04c 	ldr.w	fp, [sp, #76]	; 0x4c
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    f0e2:	f100 0358 	add.w	r3, r0, #88	; 0x58
 * @return N/A
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    f0e6:	6583      	str	r3, [r0, #88]	; 0x58
	list->tail = (sys_dnode_t *)list;
    f0e8:	65c3      	str	r3, [r0, #92]	; 0x5c
	k_object_access_grant(new_thread, new_thread);
#endif
	z_waitq_init(&new_thread->join_queue);

	/* Initialize various struct k_thread members */
	z_init_thread_base(&new_thread->base, prio, _THREAD_PRESTART, options);
    f0ea:	9b12      	ldr	r3, [sp, #72]	; 0x48
    f0ec:	2204      	movs	r2, #4
    f0ee:	9911      	ldr	r1, [sp, #68]	; 0x44
    f0f0:	f006 fdac 	bl	15c4c <z_init_thread_base>
	stack_ptr = setup_thread_stack(new_thread, stack, stack_size);
    f0f4:	462a      	mov	r2, r5
    f0f6:	4639      	mov	r1, r7
    f0f8:	4620      	mov	r0, r4
    f0fa:	f006 fd8b 	bl	15c14 <setup_thread_stack>
    f0fe:	4605      	mov	r5, r0
	 */
	__ASSERT_NO_MSG(arch_mem_coherent(new_thread));
	__ASSERT_NO_MSG(!arch_mem_coherent(stack));
#endif

	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    f100:	f8cd 8008 	str.w	r8, [sp, #8]
    f104:	f8cd 9004 	str.w	r9, [sp, #4]
    f108:	f8cd a000 	str.w	sl, [sp]
    f10c:	4633      	mov	r3, r6
    f10e:	4602      	mov	r2, r0
    f110:	4639      	mov	r1, r7
    f112:	4620      	mov	r0, r4
    f114:	f7f5 f8a2 	bl	425c <arch_new_thread>

	/* static threads overwrite it afterwards with real value */
	new_thread->init_data = NULL;
    f118:	2300      	movs	r3, #0
    f11a:	6563      	str	r3, [r4, #84]	; 0x54
#ifdef CONFIG_THREAD_CUSTOM_DATA
	/* Initialize custom data field (value is opaque to kernel) */
	new_thread->custom_data = NULL;
#endif
#ifdef CONFIG_THREAD_MONITOR
	new_thread->entry.pEntry = entry;
    f11c:	6626      	str	r6, [r4, #96]	; 0x60
	new_thread->entry.parameter1 = p1;
    f11e:	f8c4 a064 	str.w	sl, [r4, #100]	; 0x64
	new_thread->entry.parameter2 = p2;
    f122:	f8c4 9068 	str.w	r9, [r4, #104]	; 0x68
	new_thread->entry.parameter3 = p3;
    f126:	f8c4 806c 	str.w	r8, [r4, #108]	; 0x6c
	__asm__ volatile(
    f12a:	f04f 0320 	mov.w	r3, #32
    f12e:	f3ef 8211 	mrs	r2, BASEPRI
    f132:	f383 8812 	msr	BASEPRI_MAX, r3
    f136:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	new_thread->next_thread = _kernel.threads;
    f13a:	4b13      	ldr	r3, [pc, #76]	; (f188 <z_setup_new_thread+0xc4>)
    f13c:	6a99      	ldr	r1, [r3, #40]	; 0x28
    f13e:	6721      	str	r1, [r4, #112]	; 0x70
	_kernel.threads = new_thread;
    f140:	629c      	str	r4, [r3, #40]	; 0x28
	__asm__ volatile(
    f142:	f382 8811 	msr	BASEPRI, r2
    f146:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&z_thread_monitor_lock, key);
#endif
#ifdef CONFIG_THREAD_NAME
	if (name != NULL) {
    f14a:	f1bb 0f00 	cmp.w	fp, #0
    f14e:	d013      	beq.n	f178 <z_setup_new_thread+0xb4>
#if __GNUC_PREREQ__(4,8) || defined(__clang__)
__ssp_bos_icheck3_restrict(stpncpy, char *, const char *)
#endif
__ssp_bos_icheck2_restrict(strcpy, char *, const char *)
__ssp_bos_icheck2_restrict(strcat, char *, const char *)
__ssp_bos_icheck3_restrict(strncpy, char *, const char *)
    f150:	221f      	movs	r2, #31
    f152:	4659      	mov	r1, fp
    f154:	f104 0074 	add.w	r0, r4, #116	; 0x74
    f158:	f007 f8e8 	bl	1632c <strncpy>
		strncpy(new_thread->name, name,
			CONFIG_THREAD_MAX_NAME_LEN - 1);
		/* Ensure NULL termination, truncate if longer */
		new_thread->name[CONFIG_THREAD_MAX_NAME_LEN - 1] = '\0';
    f15c:	2300      	movs	r3, #0
    f15e:	f884 3093 	strb.w	r3, [r4, #147]	; 0x93
#ifdef CONFIG_SCHED_CPU_MASK
	new_thread->base.cpu_mask = -1;
#endif
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	/* _current may be null if the dummy thread is not used */
	if (!_current) {
    f162:	4b09      	ldr	r3, [pc, #36]	; (f188 <z_setup_new_thread+0xc4>)
    f164:	689b      	ldr	r3, [r3, #8]
    f166:	b15b      	cbz	r3, f180 <z_setup_new_thread+0xbc>
	}
#endif
#ifdef CONFIG_SCHED_DEADLINE
	new_thread->base.prio_deadline = 0;
#endif
	new_thread->resource_pool = _current->resource_pool;
    f168:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    f16c:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
#ifdef CONFIG_THREAD_RUNTIME_STATS
	memset(&new_thread->rt_stats, 0, sizeof(new_thread->rt_stats));
#endif

	return stack_ptr;
}
    f170:	4628      	mov	r0, r5
    f172:	b005      	add	sp, #20
    f174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		new_thread->name[0] = '\0';
    f178:	2300      	movs	r3, #0
    f17a:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    f17e:	e7f0      	b.n	f162 <z_setup_new_thread+0x9e>
		new_thread->resource_pool = NULL;
    f180:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
		return stack_ptr;
    f184:	e7f4      	b.n	f170 <z_setup_new_thread+0xac>
    f186:	bf00      	nop
    f188:	200078ac 	.word	0x200078ac

0000f18c <z_init_static_threads>:
	}
}
#endif /* CONFIG_USERSPACE */

void z_init_static_threads(void)
{
    f18c:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
    f190:	b086      	sub	sp, #24
	_FOREACH_STATIC_THREAD(thread_data) {
    f192:	4c23      	ldr	r4, [pc, #140]	; (f220 <z_init_static_threads+0x94>)
    f194:	4b23      	ldr	r3, [pc, #140]	; (f224 <z_init_static_threads+0x98>)
    f196:	429c      	cmp	r4, r3
    f198:	d215      	bcs.n	f1c6 <z_init_static_threads+0x3a>
		z_setup_new_thread(
    f19a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    f19c:	9305      	str	r3, [sp, #20]
    f19e:	6a23      	ldr	r3, [r4, #32]
    f1a0:	9304      	str	r3, [sp, #16]
    f1a2:	69e3      	ldr	r3, [r4, #28]
    f1a4:	9303      	str	r3, [sp, #12]
    f1a6:	69a3      	ldr	r3, [r4, #24]
    f1a8:	9302      	str	r3, [sp, #8]
    f1aa:	6963      	ldr	r3, [r4, #20]
    f1ac:	9301      	str	r3, [sp, #4]
    f1ae:	6923      	ldr	r3, [r4, #16]
    f1b0:	9300      	str	r3, [sp, #0]
    f1b2:	68e3      	ldr	r3, [r4, #12]
    f1b4:	68a2      	ldr	r2, [r4, #8]
    f1b6:	6861      	ldr	r1, [r4, #4]
    f1b8:	6820      	ldr	r0, [r4, #0]
    f1ba:	f7ff ff83 	bl	f0c4 <z_setup_new_thread>
			thread_data->init_p3,
			thread_data->init_prio,
			thread_data->init_options,
			thread_data->init_name);

		thread_data->init_thread->init_data = thread_data;
    f1be:	6823      	ldr	r3, [r4, #0]
    f1c0:	655c      	str	r4, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    f1c2:	3430      	adds	r4, #48	; 0x30
    f1c4:	e7e6      	b.n	f194 <z_init_static_threads+0x8>
	 * until they are all started.
	 *
	 * Note that static threads defined using the legacy API have a
	 * delay of K_FOREVER.
	 */
	k_sched_lock();
    f1c6:	f000 f9d7 	bl	f578 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    f1ca:	4c15      	ldr	r4, [pc, #84]	; (f220 <z_init_static_threads+0x94>)
    f1cc:	e01b      	b.n	f206 <z_init_static_threads+0x7a>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
			schedule_new_thread(thread_data->init_thread,
    f1ce:	6826      	ldr	r6, [r4, #0]
					    K_MSEC(thread_data->init_delay));
    f1d0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    f1d4:	ea4f 79e3 	mov.w	r9, r3, asr #31
		} else {
			return (t * to_hz + off) / from_hz;
    f1d8:	ea4f 31c9 	mov.w	r1, r9, lsl #15
    f1dc:	ea41 4153 	orr.w	r1, r1, r3, lsr #17
    f1e0:	03d8      	lsls	r0, r3, #15
    f1e2:	f240 35e7 	movw	r5, #999	; 0x3e7
    f1e6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    f1ea:	2300      	movs	r3, #0
    f1ec:	1940      	adds	r0, r0, r5
    f1ee:	f04f 0500 	mov.w	r5, #0
    f1f2:	eb45 0101 	adc.w	r1, r5, r1
    f1f6:	f7f1 ff9b 	bl	1130 <__aeabi_uldivmod>
    f1fa:	4602      	mov	r2, r0
    f1fc:	460b      	mov	r3, r1
			schedule_new_thread(thread_data->init_thread,
    f1fe:	4630      	mov	r0, r6
    f200:	f7ff ff4e 	bl	f0a0 <schedule_new_thread>
	_FOREACH_STATIC_THREAD(thread_data) {
    f204:	3430      	adds	r4, #48	; 0x30
    f206:	4b07      	ldr	r3, [pc, #28]	; (f224 <z_init_static_threads+0x98>)
    f208:	429c      	cmp	r4, r3
    f20a:	d204      	bcs.n	f216 <z_init_static_threads+0x8a>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    f20c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    f20e:	f1b3 3fff 	cmp.w	r3, #4294967295
    f212:	d0f7      	beq.n	f204 <z_init_static_threads+0x78>
    f214:	e7db      	b.n	f1ce <z_init_static_threads+0x42>
		}
	}
	k_sched_unlock();
    f216:	f000 fbad 	bl	f974 <k_sched_unlock>
}
    f21a:	b006      	add	sp, #24
    f21c:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
    f220:	200002e4 	.word	0x200002e4
    f224:	200002e4 	.word	0x200002e4

0000f228 <pm_save_idle>:
 *
 * Sets the kernel data structure idle field to either a positive value or
 * K_FOREVER.
 */
static void pm_save_idle(void)
{
    f228:	b508      	push	{r3, lr}
#ifdef CONFIG_PM
	int32_t ticks = z_get_next_timeout_expiry();
    f22a:	f006 fe85 	bl	15f38 <z_get_next_timeout_expiry>
	_kernel.idle = ticks;
    f22e:	4b04      	ldr	r3, [pc, #16]	; (f240 <pm_save_idle+0x18>)
    f230:	6198      	str	r0, [r3, #24]
	 * before exiting. This is because the kernel does not do its own idle
	 * processing in those cases i.e. skips k_cpu_idle(). The kernel's
	 * idle processing re-enables interrupts which is essential for
	 * the kernel's scheduling logic.
	 */
	if (pm_system_suspend(ticks) == PM_STATE_ACTIVE) {
    f232:	f7f4 fe0f 	bl	3e54 <pm_system_suspend>
    f236:	b100      	cbz	r0, f23a <pm_save_idle+0x12>
		k_cpu_idle();
	}
#endif
}
    f238:	bd08      	pop	{r3, pc}
	arch_cpu_idle();
    f23a:	f7f4 ff4b 	bl	40d4 <arch_cpu_idle>
    f23e:	e7fb      	b.n	f238 <pm_save_idle+0x10>
    f240:	200078ac 	.word	0x200078ac

0000f244 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    f244:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    f248:	b083      	sub	sp, #12
    f24a:	4604      	mov	r4, r0
    f24c:	461d      	mov	r5, r3
	__asm__ volatile(
    f24e:	f04f 0320 	mov.w	r3, #32
    f252:	f3ef 8711 	mrs	r7, BASEPRI
    f256:	f383 8812 	msr	BASEPRI_MAX, r3
    f25a:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    f25e:	68c1      	ldr	r1, [r0, #12]
    f260:	b999      	cbnz	r1, f28a <z_impl_k_mutex_lock+0x46>

		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
					_current->base.prio :
    f262:	2900      	cmp	r1, #0
    f264:	d14f      	bne.n	f306 <z_impl_k_mutex_lock+0xc2>
    f266:	4b3a      	ldr	r3, [pc, #232]	; (f350 <z_impl_k_mutex_lock+0x10c>)
    f268:	689b      	ldr	r3, [r3, #8]
    f26a:	f993 300e 	ldrsb.w	r3, [r3, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    f26e:	6123      	str	r3, [r4, #16]
					mutex->owner_orig_prio;

		mutex->lock_count++;
    f270:	3101      	adds	r1, #1
    f272:	60e1      	str	r1, [r4, #12]
		mutex->owner = _current;
    f274:	4b36      	ldr	r3, [pc, #216]	; (f350 <z_impl_k_mutex_lock+0x10c>)
    f276:	689b      	ldr	r3, [r3, #8]
    f278:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
    f27a:	f387 8811 	msr	BASEPRI, r7
    f27e:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
    f282:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    f284:	b003      	add	sp, #12
    f286:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    f28a:	4616      	mov	r6, r2
	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    f28c:	6882      	ldr	r2, [r0, #8]
    f28e:	4b30      	ldr	r3, [pc, #192]	; (f350 <z_impl_k_mutex_lock+0x10c>)
    f290:	689b      	ldr	r3, [r3, #8]
    f292:	429a      	cmp	r2, r3
    f294:	d0e5      	beq.n	f262 <z_impl_k_mutex_lock+0x1e>
	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    f296:	ea55 0106 	orrs.w	r1, r5, r6
    f29a:	bf0c      	ite	eq
    f29c:	f04f 0801 	moveq.w	r8, #1
    f2a0:	f04f 0800 	movne.w	r8, #0
    f2a4:	d031      	beq.n	f30a <z_impl_k_mutex_lock+0xc6>
					    mutex->owner->base.prio);
    f2a6:	f992 900e 	ldrsb.w	r9, [r2, #14]
	new_prio = new_prio_for_inheritance(_current->base.prio,
    f2aa:	4649      	mov	r1, r9
    f2ac:	f993 000e 	ldrsb.w	r0, [r3, #14]
    f2b0:	f006 fce9 	bl	15c86 <new_prio_for_inheritance>
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    f2b4:	4581      	cmp	r9, r0
    f2b6:	dc2f      	bgt.n	f318 <z_impl_k_mutex_lock+0xd4>
	bool resched = false;
    f2b8:	f04f 0900 	mov.w	r9, #0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    f2bc:	9600      	str	r6, [sp, #0]
    f2be:	9501      	str	r5, [sp, #4]
    f2c0:	4622      	mov	r2, r4
    f2c2:	4639      	mov	r1, r7
    f2c4:	4823      	ldr	r0, [pc, #140]	; (f354 <z_impl_k_mutex_lock+0x110>)
    f2c6:	f000 fa9f 	bl	f808 <z_pend_curr>
	if (got_mutex == 0) {
    f2ca:	2800      	cmp	r0, #0
    f2cc:	d0da      	beq.n	f284 <z_impl_k_mutex_lock+0x40>
	__asm__ volatile(
    f2ce:	f04f 0320 	mov.w	r3, #32
    f2d2:	f3ef 8511 	mrs	r5, BASEPRI
    f2d6:	f383 8812 	msr	BASEPRI_MAX, r3
    f2da:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    f2de:	6823      	ldr	r3, [r4, #0]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    f2e0:	429c      	cmp	r4, r3
    f2e2:	d01f      	beq.n	f324 <z_impl_k_mutex_lock+0xe0>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    f2e4:	b1f3      	cbz	r3, f324 <z_impl_k_mutex_lock+0xe0>
    f2e6:	6921      	ldr	r1, [r4, #16]
    f2e8:	f993 000e 	ldrsb.w	r0, [r3, #14]
    f2ec:	f006 fccb 	bl	15c86 <new_prio_for_inheritance>
    f2f0:	4601      	mov	r1, r0
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    f2f2:	4620      	mov	r0, r4
    f2f4:	f006 fcd2 	bl	15c9c <adjust_owner_prio>
    f2f8:	b9b0      	cbnz	r0, f328 <z_impl_k_mutex_lock+0xe4>
    f2fa:	f1b9 0f00 	cmp.w	r9, #0
    f2fe:	d015      	beq.n	f32c <z_impl_k_mutex_lock+0xe8>
    f300:	f04f 0801 	mov.w	r8, #1
    f304:	e012      	b.n	f32c <z_impl_k_mutex_lock+0xe8>
					_current->base.prio :
    f306:	6923      	ldr	r3, [r4, #16]
    f308:	e7b1      	b.n	f26e <z_impl_k_mutex_lock+0x2a>
	__asm__ volatile(
    f30a:	f387 8811 	msr	BASEPRI, r7
    f30e:	f3bf 8f6f 	isb	sy
		return -EBUSY;
    f312:	f06f 000f 	mvn.w	r0, #15
    f316:	e7b5      	b.n	f284 <z_impl_k_mutex_lock+0x40>
		resched = adjust_owner_prio(mutex, new_prio);
    f318:	4601      	mov	r1, r0
    f31a:	4620      	mov	r0, r4
    f31c:	f006 fcbe 	bl	15c9c <adjust_owner_prio>
    f320:	4681      	mov	r9, r0
    f322:	e7cb      	b.n	f2bc <z_impl_k_mutex_lock+0x78>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    f324:	6921      	ldr	r1, [r4, #16]
    f326:	e7e4      	b.n	f2f2 <z_impl_k_mutex_lock+0xae>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    f328:	f04f 0801 	mov.w	r8, #1
	if (resched) {
    f32c:	f1b8 0f00 	cmp.w	r8, #0
    f330:	d106      	bne.n	f340 <z_impl_k_mutex_lock+0xfc>
    f332:	f385 8811 	msr	BASEPRI, r5
    f336:	f3bf 8f6f 	isb	sy
	return -EAGAIN;
    f33a:	f06f 000a 	mvn.w	r0, #10
    f33e:	e7a1      	b.n	f284 <z_impl_k_mutex_lock+0x40>
		z_reschedule(&lock, key);
    f340:	4629      	mov	r1, r5
    f342:	4804      	ldr	r0, [pc, #16]	; (f354 <z_impl_k_mutex_lock+0x110>)
    f344:	f000 f8fc 	bl	f540 <z_reschedule>
	return -EAGAIN;
    f348:	f06f 000a 	mvn.w	r0, #10
    f34c:	e79a      	b.n	f284 <z_impl_k_mutex_lock+0x40>
    f34e:	bf00      	nop
    f350:	200078ac 	.word	0x200078ac
    f354:	200078d8 	.word	0x200078d8

0000f358 <z_impl_k_mutex_unlock>:

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    f358:	6882      	ldr	r2, [r0, #8]
    f35a:	2a00      	cmp	r2, #0
    f35c:	d035      	beq.n	f3ca <z_impl_k_mutex_unlock+0x72>
{
    f35e:	b538      	push	{r3, r4, r5, lr}
    f360:	4604      	mov	r4, r0
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    f362:	4b1d      	ldr	r3, [pc, #116]	; (f3d8 <z_impl_k_mutex_unlock+0x80>)
    f364:	689b      	ldr	r3, [r3, #8]
    f366:	429a      	cmp	r2, r3
    f368:	d132      	bne.n	f3d0 <z_impl_k_mutex_unlock+0x78>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    f36a:	7bda      	ldrb	r2, [r3, #15]
    f36c:	3a01      	subs	r2, #1
    f36e:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    f370:	68c3      	ldr	r3, [r0, #12]
    f372:	2b01      	cmp	r3, #1
    f374:	d905      	bls.n	f382 <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
    f376:	3b01      	subs	r3, #1
    f378:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    f37a:	f000 fafb 	bl	f974 <k_sched_unlock>

	return 0;
    f37e:	2000      	movs	r0, #0
}
    f380:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    f382:	f04f 0320 	mov.w	r3, #32
    f386:	f3ef 8511 	mrs	r5, BASEPRI
    f38a:	f383 8812 	msr	BASEPRI_MAX, r3
    f38e:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    f392:	6901      	ldr	r1, [r0, #16]
    f394:	f006 fc82 	bl	15c9c <adjust_owner_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    f398:	4620      	mov	r0, r4
    f39a:	f006 fd6d 	bl	15e78 <z_unpend_first_thread>
	mutex->owner = new_owner;
    f39e:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    f3a0:	b160      	cbz	r0, f3bc <z_impl_k_mutex_unlock+0x64>
		mutex->owner_orig_prio = new_owner->base.prio;
    f3a2:	f990 300e 	ldrsb.w	r3, [r0, #14]
    f3a6:	6123      	str	r3, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    f3a8:	2300      	movs	r3, #0
    f3aa:	f8c0 30ac 	str.w	r3, [r0, #172]	; 0xac
		z_ready_thread(new_owner);
    f3ae:	f006 fcc8 	bl	15d42 <z_ready_thread>
		z_reschedule(&lock, key);
    f3b2:	4629      	mov	r1, r5
    f3b4:	4809      	ldr	r0, [pc, #36]	; (f3dc <z_impl_k_mutex_unlock+0x84>)
    f3b6:	f000 f8c3 	bl	f540 <z_reschedule>
    f3ba:	e7de      	b.n	f37a <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
    f3bc:	2300      	movs	r3, #0
    f3be:	60e3      	str	r3, [r4, #12]
	__asm__ volatile(
    f3c0:	f385 8811 	msr	BASEPRI, r5
    f3c4:	f3bf 8f6f 	isb	sy
    f3c8:	e7d7      	b.n	f37a <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
    f3ca:	f06f 0015 	mvn.w	r0, #21
}
    f3ce:	4770      	bx	lr
		return -EPERM;
    f3d0:	f04f 30ff 	mov.w	r0, #4294967295
    f3d4:	e7d4      	b.n	f380 <z_impl_k_mutex_unlock+0x28>
    f3d6:	bf00      	nop
    f3d8:	200078ac 	.word	0x200078ac
    f3dc:	200078d8 	.word	0x200078d8

0000f3e0 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    f3e0:	b538      	push	{r3, r4, r5, lr}
    f3e2:	4604      	mov	r4, r0
	__asm__ volatile(
    f3e4:	f04f 0320 	mov.w	r3, #32
    f3e8:	f3ef 8511 	mrs	r5, BASEPRI
    f3ec:	f383 8812 	msr	BASEPRI_MAX, r3
    f3f0:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    f3f4:	f006 fd40 	bl	15e78 <z_unpend_first_thread>

	if (thread != NULL) {
    f3f8:	b148      	cbz	r0, f40e <z_impl_k_sem_give+0x2e>
    f3fa:	2200      	movs	r2, #0
    f3fc:	f8c0 20ac 	str.w	r2, [r0, #172]	; 0xac
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    f400:	f006 fc9f 	bl	15d42 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    f404:	4629      	mov	r1, r5
    f406:	4807      	ldr	r0, [pc, #28]	; (f424 <z_impl_k_sem_give+0x44>)
    f408:	f000 f89a 	bl	f540 <z_reschedule>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    f40c:	bd38      	pop	{r3, r4, r5, pc}
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    f40e:	68a3      	ldr	r3, [r4, #8]
    f410:	68e2      	ldr	r2, [r4, #12]
    f412:	4293      	cmp	r3, r2
    f414:	d003      	beq.n	f41e <z_impl_k_sem_give+0x3e>
    f416:	2201      	movs	r2, #1
    f418:	4413      	add	r3, r2
    f41a:	60a3      	str	r3, [r4, #8]
}
    f41c:	e7f2      	b.n	f404 <z_impl_k_sem_give+0x24>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    f41e:	2200      	movs	r2, #0
    f420:	e7fa      	b.n	f418 <z_impl_k_sem_give+0x38>
    f422:	bf00      	nop
    f424:	200078dc 	.word	0x200078dc

0000f428 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    f428:	b530      	push	{r4, r5, lr}
    f42a:	b083      	sub	sp, #12
    f42c:	461d      	mov	r5, r3
    f42e:	f04f 0320 	mov.w	r3, #32
    f432:	f3ef 8111 	mrs	r1, BASEPRI
    f436:	f383 8812 	msr	BASEPRI_MAX, r3
    f43a:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    f43e:	6883      	ldr	r3, [r0, #8]
    f440:	b143      	cbz	r3, f454 <z_impl_k_sem_take+0x2c>
		sem->count--;
    f442:	3b01      	subs	r3, #1
    f444:	6083      	str	r3, [r0, #8]
	__asm__ volatile(
    f446:	f381 8811 	msr	BASEPRI, r1
    f44a:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    f44e:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    f450:	b003      	add	sp, #12
    f452:	bd30      	pop	{r4, r5, pc}
    f454:	4614      	mov	r4, r2
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    f456:	ea54 0305 	orrs.w	r3, r4, r5
    f45a:	d006      	beq.n	f46a <z_impl_k_sem_take+0x42>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    f45c:	e9cd 4500 	strd	r4, r5, [sp]
    f460:	4602      	mov	r2, r0
    f462:	4805      	ldr	r0, [pc, #20]	; (f478 <z_impl_k_sem_take+0x50>)
    f464:	f000 f9d0 	bl	f808 <z_pend_curr>
	return ret;
    f468:	e7f2      	b.n	f450 <z_impl_k_sem_take+0x28>
    f46a:	f381 8811 	msr	BASEPRI, r1
    f46e:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    f472:	f06f 000f 	mvn.w	r0, #15
    f476:	e7eb      	b.n	f450 <z_impl_k_sem_take+0x28>
    f478:	200078dc 	.word	0x200078dc

0000f47c <add_thread_timeout>:
		z_priq_wait_add(&wait_q->waitq, thread);
	}
}

static void add_thread_timeout(struct k_thread *thread, k_timeout_t timeout)
{
    f47c:	b538      	push	{r3, r4, r5, lr}
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    f47e:	f1b3 3fff 	cmp.w	r3, #4294967295
    f482:	bf08      	it	eq
    f484:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    f488:	d100      	bne.n	f48c <add_thread_timeout+0x10>
		z_add_thread_timeout(thread, timeout);
	}
}
    f48a:	bd38      	pop	{r3, r4, r5, pc}
    f48c:	4902      	ldr	r1, [pc, #8]	; (f498 <add_thread_timeout+0x1c>)
    f48e:	3018      	adds	r0, #24
    f490:	f000 fc42 	bl	fd18 <z_add_timeout>
    f494:	e7f9      	b.n	f48a <add_thread_timeout+0xe>
    f496:	bf00      	nop
    f498:	00015d7b 	.word	0x00015d7b

0000f49c <z_reset_time_slice>:
{
    f49c:	b508      	push	{r3, lr}
	if (slice_time != 0) {
    f49e:	4b08      	ldr	r3, [pc, #32]	; (f4c0 <z_reset_time_slice+0x24>)
    f4a0:	681b      	ldr	r3, [r3, #0]
    f4a2:	b903      	cbnz	r3, f4a6 <z_reset_time_slice+0xa>
}
    f4a4:	bd08      	pop	{r3, pc}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    f4a6:	f7f6 fad9 	bl	5a5c <sys_clock_elapsed>
    f4aa:	4603      	mov	r3, r0
    f4ac:	4a04      	ldr	r2, [pc, #16]	; (f4c0 <z_reset_time_slice+0x24>)
    f4ae:	6810      	ldr	r0, [r2, #0]
    f4b0:	4403      	add	r3, r0
    f4b2:	4a04      	ldr	r2, [pc, #16]	; (f4c4 <z_reset_time_slice+0x28>)
    f4b4:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    f4b6:	2100      	movs	r1, #0
    f4b8:	f006 fd54 	bl	15f64 <z_set_timeout_expiry>
}
    f4bc:	e7f2      	b.n	f4a4 <z_reset_time_slice+0x8>
    f4be:	bf00      	nop
    f4c0:	200078ec 	.word	0x200078ec
    f4c4:	200078ac 	.word	0x200078ac

0000f4c8 <k_sched_time_slice_set>:
{
    f4c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f4cc:	4606      	mov	r6, r0
    f4ce:	4688      	mov	r8, r1
	LOCKED(&sched_spinlock) {
    f4d0:	2300      	movs	r3, #0
	__asm__ volatile(
    f4d2:	f04f 0220 	mov.w	r2, #32
    f4d6:	f3ef 8711 	mrs	r7, BASEPRI
    f4da:	f382 8812 	msr	BASEPRI_MAX, r2
    f4de:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    f4e2:	e009      	b.n	f4f8 <k_sched_time_slice_set+0x30>
		slice_max_prio = prio;
    f4e4:	4b13      	ldr	r3, [pc, #76]	; (f534 <k_sched_time_slice_set+0x6c>)
    f4e6:	f8c3 8000 	str.w	r8, [r3]
		z_reset_time_slice();
    f4ea:	f7ff ffd7 	bl	f49c <z_reset_time_slice>
	__asm__ volatile(
    f4ee:	f387 8811 	msr	BASEPRI, r7
    f4f2:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    f4f6:	2301      	movs	r3, #1
    f4f8:	b9cb      	cbnz	r3, f52e <k_sched_time_slice_set+0x66>
		_current_cpu->slice_ticks = 0;
    f4fa:	2300      	movs	r3, #0
    f4fc:	4a0e      	ldr	r2, [pc, #56]	; (f538 <k_sched_time_slice_set+0x70>)
    f4fe:	6113      	str	r3, [r2, #16]
			return (uint32_t)((t * to_hz + off) / from_hz);
    f500:	0c75      	lsrs	r5, r6, #17
    f502:	03f4      	lsls	r4, r6, #15
    f504:	f240 30e7 	movw	r0, #999	; 0x3e7
    f508:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    f50c:	2300      	movs	r3, #0
    f50e:	1820      	adds	r0, r4, r0
    f510:	f04f 0100 	mov.w	r1, #0
    f514:	eb45 0101 	adc.w	r1, r5, r1
    f518:	f7f1 fe0a 	bl	1130 <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
    f51c:	4b07      	ldr	r3, [pc, #28]	; (f53c <k_sched_time_slice_set+0x74>)
    f51e:	6018      	str	r0, [r3, #0]
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    f520:	2e00      	cmp	r6, #0
    f522:	dddf      	ble.n	f4e4 <k_sched_time_slice_set+0x1c>
			slice_time = MAX(2, slice_time);
    f524:	2802      	cmp	r0, #2
    f526:	bfb8      	it	lt
    f528:	2002      	movlt	r0, #2
    f52a:	6018      	str	r0, [r3, #0]
    f52c:	e7da      	b.n	f4e4 <k_sched_time_slice_set+0x1c>
}
    f52e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    f532:	bf00      	nop
    f534:	200078e8 	.word	0x200078e8
    f538:	200078ac 	.word	0x200078ac
    f53c:	200078ec 	.word	0x200078ec

0000f540 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    f540:	b508      	push	{r3, lr}
	if (resched(key.key) && need_swap()) {
    f542:	4608      	mov	r0, r1
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    f544:	b921      	cbnz	r1, f550 <z_reschedule+0x10>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    f546:	f3ef 8305 	mrs	r3, IPSR
    f54a:	b913      	cbnz	r3, f552 <z_reschedule+0x12>
    f54c:	2101      	movs	r1, #1
    f54e:	e000      	b.n	f552 <z_reschedule+0x12>
    f550:	2100      	movs	r1, #0
	if (resched(key.key) && need_swap()) {
    f552:	f011 0f01 	tst.w	r1, #1
    f556:	d007      	beq.n	f568 <z_reschedule+0x28>
	new_thread = _kernel.ready_q.cache;
    f558:	4b06      	ldr	r3, [pc, #24]	; (f574 <z_reschedule+0x34>)
    f55a:	69da      	ldr	r2, [r3, #28]
	return new_thread != _current;
    f55c:	689b      	ldr	r3, [r3, #8]
	if (resched(key.key) && need_swap()) {
    f55e:	429a      	cmp	r2, r3
    f560:	d002      	beq.n	f568 <z_reschedule+0x28>
	ret = arch_swap(key);
    f562:	f7f4 fe23 	bl	41ac <arch_swap>
		z_swap(lock, key);
    f566:	e003      	b.n	f570 <z_reschedule+0x30>
    f568:	f380 8811 	msr	BASEPRI, r0
    f56c:	f3bf 8f6f 	isb	sy
	} else {
		k_spin_unlock(lock, key);
	}
}
    f570:	bd08      	pop	{r3, pc}
    f572:	bf00      	nop
    f574:	200078ac 	.word	0x200078ac

0000f578 <k_sched_lock>:
	}
}

void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
    f578:	2300      	movs	r3, #0
	__asm__ volatile(
    f57a:	f04f 0220 	mov.w	r2, #32
    f57e:	f3ef 8111 	mrs	r1, BASEPRI
    f582:	f382 8812 	msr	BASEPRI_MAX, r2
    f586:	f3bf 8f6f 	isb	sy
    f58a:	b953      	cbnz	r3, f5a2 <k_sched_lock+0x2a>
    f58c:	4b05      	ldr	r3, [pc, #20]	; (f5a4 <k_sched_lock+0x2c>)
    f58e:	689a      	ldr	r2, [r3, #8]
    f590:	7bd3      	ldrb	r3, [r2, #15]
    f592:	3b01      	subs	r3, #1
    f594:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    f596:	f381 8811 	msr	BASEPRI, r1
    f59a:	f3bf 8f6f 	isb	sy
    f59e:	2301      	movs	r3, #1
    f5a0:	e7f3      	b.n	f58a <k_sched_lock+0x12>
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    f5a2:	4770      	bx	lr
    f5a4:	200078ac 	.word	0x200078ac

0000f5a8 <update_cache>:
{
    f5a8:	b538      	push	{r3, r4, r5, lr}
    f5aa:	4604      	mov	r4, r0
	thread = _priq_run_best(&_kernel.ready_q.runq);
    f5ac:	480f      	ldr	r0, [pc, #60]	; (f5ec <update_cache+0x44>)
    f5ae:	f006 fbc1 	bl	15d34 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    f5b2:	4605      	mov	r5, r0
    f5b4:	b170      	cbz	r0, f5d4 <update_cache+0x2c>
	if (preempt_ok != 0) {
    f5b6:	b984      	cbnz	r4, f5da <update_cache+0x32>
	if (z_is_thread_prevented_from_running(_current)) {
    f5b8:	4b0d      	ldr	r3, [pc, #52]	; (f5f0 <update_cache+0x48>)
    f5ba:	689b      	ldr	r3, [r3, #8]
	uint8_t state = thread->base.thread_state;
    f5bc:	7b5a      	ldrb	r2, [r3, #13]
    f5be:	f012 0f1f 	tst.w	r2, #31
    f5c2:	d10a      	bne.n	f5da <update_cache+0x32>
	return node->next != NULL;
    f5c4:	69aa      	ldr	r2, [r5, #24]
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    f5c6:	b942      	cbnz	r2, f5da <update_cache+0x32>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    f5c8:	89da      	ldrh	r2, [r3, #14]
	if (is_preempt(_current) || is_metairq(thread)) {
    f5ca:	2a7f      	cmp	r2, #127	; 0x7f
    f5cc:	d905      	bls.n	f5da <update_cache+0x32>
		_kernel.ready_q.cache = _current;
    f5ce:	4a08      	ldr	r2, [pc, #32]	; (f5f0 <update_cache+0x48>)
    f5d0:	61d3      	str	r3, [r2, #28]
    f5d2:	e00a      	b.n	f5ea <update_cache+0x42>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    f5d4:	4b06      	ldr	r3, [pc, #24]	; (f5f0 <update_cache+0x48>)
    f5d6:	68dd      	ldr	r5, [r3, #12]
    f5d8:	e7ed      	b.n	f5b6 <update_cache+0xe>
		if (thread != _current) {
    f5da:	4b05      	ldr	r3, [pc, #20]	; (f5f0 <update_cache+0x48>)
    f5dc:	689b      	ldr	r3, [r3, #8]
    f5de:	42ab      	cmp	r3, r5
    f5e0:	d001      	beq.n	f5e6 <update_cache+0x3e>
			z_reset_time_slice();
    f5e2:	f7ff ff5b 	bl	f49c <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    f5e6:	4b02      	ldr	r3, [pc, #8]	; (f5f0 <update_cache+0x48>)
    f5e8:	61dd      	str	r5, [r3, #28]
}
    f5ea:	bd38      	pop	{r3, r4, r5, pc}
    f5ec:	200078cc 	.word	0x200078cc
    f5f0:	200078ac 	.word	0x200078ac

0000f5f4 <move_thread_to_end_of_prio_q>:
{
    f5f4:	b538      	push	{r3, r4, r5, lr}
    f5f6:	4605      	mov	r5, r0
	return (thread->base.thread_state & state) != 0U;
    f5f8:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    f5fa:	f990 300d 	ldrsb.w	r3, [r0, #13]
    f5fe:	2b00      	cmp	r3, #0
    f600:	db28      	blt.n	f654 <move_thread_to_end_of_prio_q+0x60>
	thread->base.thread_state |= _THREAD_QUEUED;
    f602:	7b6b      	ldrb	r3, [r5, #13]
    f604:	f063 037f 	orn	r3, r3, #127	; 0x7f
    f608:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    f60a:	4b1a      	ldr	r3, [pc, #104]	; (f674 <move_thread_to_end_of_prio_q+0x80>)
    f60c:	f853 4f20 	ldr.w	r4, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    f610:	429c      	cmp	r4, r3
    f612:	d02d      	beq.n	f670 <move_thread_to_end_of_prio_q+0x7c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    f614:	b16c      	cbz	r4, f632 <move_thread_to_end_of_prio_q+0x3e>
		if (z_sched_prio_cmp(thread, t) > 0) {
    f616:	4621      	mov	r1, r4
    f618:	4628      	mov	r0, r5
    f61a:	f006 fb64 	bl	15ce6 <z_sched_prio_cmp>
    f61e:	2800      	cmp	r0, #0
    f620:	dc20      	bgt.n	f664 <move_thread_to_end_of_prio_q+0x70>
 */

static inline sys_dnode_t *sys_dlist_peek_next(sys_dlist_t *list,
					       sys_dnode_t *node)
{
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    f622:	b134      	cbz	r4, f632 <move_thread_to_end_of_prio_q+0x3e>
	return (node == list->tail) ? NULL : node->next;
    f624:	4b13      	ldr	r3, [pc, #76]	; (f674 <move_thread_to_end_of_prio_q+0x80>)
    f626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f628:	429c      	cmp	r4, r3
    f62a:	d002      	beq.n	f632 <move_thread_to_end_of_prio_q+0x3e>
    f62c:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    f62e:	2c00      	cmp	r4, #0
    f630:	d1f0      	bne.n	f614 <move_thread_to_end_of_prio_q+0x20>
 * @return N/A
 */

static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;
    f632:	4b10      	ldr	r3, [pc, #64]	; (f674 <move_thread_to_end_of_prio_q+0x80>)
    f634:	6a5a      	ldr	r2, [r3, #36]	; 0x24

	node->next = list;
    f636:	f103 0120 	add.w	r1, r3, #32
    f63a:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    f63c:	606a      	str	r2, [r5, #4]

	tail->next = node;
    f63e:	6015      	str	r5, [r2, #0]
	list->tail = node;
    f640:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(thread == _current);
    f642:	4b0c      	ldr	r3, [pc, #48]	; (f674 <move_thread_to_end_of_prio_q+0x80>)
    f644:	6898      	ldr	r0, [r3, #8]
    f646:	42a8      	cmp	r0, r5
    f648:	bf14      	ite	ne
    f64a:	2000      	movne	r0, #0
    f64c:	2001      	moveq	r0, #1
    f64e:	f7ff ffab 	bl	f5a8 <update_cache>
}
    f652:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    f654:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    f658:	7342      	strb	r2, [r0, #13]
		_priq_run_remove(pq, thread);
    f65a:	4601      	mov	r1, r0
    f65c:	4806      	ldr	r0, [pc, #24]	; (f678 <move_thread_to_end_of_prio_q+0x84>)
    f65e:	f006 fb61 	bl	15d24 <z_priq_dumb_remove>
}
    f662:	e7ce      	b.n	f602 <move_thread_to_end_of_prio_q+0xe>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    f664:	6863      	ldr	r3, [r4, #4]

	node->prev = prev;
    f666:	606b      	str	r3, [r5, #4]
	node->next = successor;
    f668:	602c      	str	r4, [r5, #0]
	prev->next = node;
    f66a:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    f66c:	6065      	str	r5, [r4, #4]
}
    f66e:	e7e8      	b.n	f642 <move_thread_to_end_of_prio_q+0x4e>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    f670:	2400      	movs	r4, #0
    f672:	e7cf      	b.n	f614 <move_thread_to_end_of_prio_q+0x20>
    f674:	200078ac 	.word	0x200078ac
    f678:	200078cc 	.word	0x200078cc

0000f67c <z_time_slice>:
{
    f67c:	b510      	push	{r4, lr}
	__asm__ volatile(
    f67e:	f04f 0320 	mov.w	r3, #32
    f682:	f3ef 8411 	mrs	r4, BASEPRI
    f686:	f383 8812 	msr	BASEPRI_MAX, r3
    f68a:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    f68e:	4b1c      	ldr	r3, [pc, #112]	; (f700 <z_time_slice+0x84>)
    f690:	689b      	ldr	r3, [r3, #8]
    f692:	4a1c      	ldr	r2, [pc, #112]	; (f704 <z_time_slice+0x88>)
    f694:	6812      	ldr	r2, [r2, #0]
    f696:	4293      	cmp	r3, r2
    f698:	d01d      	beq.n	f6d6 <z_time_slice+0x5a>
	pending_current = NULL;
    f69a:	4a1a      	ldr	r2, [pc, #104]	; (f704 <z_time_slice+0x88>)
    f69c:	2100      	movs	r1, #0
    f69e:	6011      	str	r1, [r2, #0]
	if (slice_time && sliceable(_current)) {
    f6a0:	4a19      	ldr	r2, [pc, #100]	; (f708 <z_time_slice+0x8c>)
    f6a2:	6812      	ldr	r2, [r2, #0]
    f6a4:	b322      	cbz	r2, f6f0 <z_time_slice+0x74>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    f6a6:	89da      	ldrh	r2, [r3, #14]
		&& !z_is_idle_thread_object(thread);
    f6a8:	2a7f      	cmp	r2, #127	; 0x7f
    f6aa:	d821      	bhi.n	f6f0 <z_time_slice+0x74>
	uint8_t state = thread->base.thread_state;
    f6ac:	7b5a      	ldrb	r2, [r3, #13]
		&& !z_is_thread_prevented_from_running(thread)
    f6ae:	f012 0f1f 	tst.w	r2, #31
    f6b2:	d11d      	bne.n	f6f0 <z_time_slice+0x74>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    f6b4:	f993 100e 	ldrsb.w	r1, [r3, #14]
    f6b8:	4a14      	ldr	r2, [pc, #80]	; (f70c <z_time_slice+0x90>)
    f6ba:	6812      	ldr	r2, [r2, #0]
    f6bc:	4291      	cmp	r1, r2
    f6be:	db17      	blt.n	f6f0 <z_time_slice+0x74>
		&& !z_is_idle_thread_object(thread);
    f6c0:	4a13      	ldr	r2, [pc, #76]	; (f710 <z_time_slice+0x94>)
    f6c2:	4293      	cmp	r3, r2
    f6c4:	d014      	beq.n	f6f0 <z_time_slice+0x74>
		if (ticks >= _current_cpu->slice_ticks) {
    f6c6:	4a0e      	ldr	r2, [pc, #56]	; (f700 <z_time_slice+0x84>)
    f6c8:	6912      	ldr	r2, [r2, #16]
    f6ca:	4282      	cmp	r2, r0
    f6cc:	dd0a      	ble.n	f6e4 <z_time_slice+0x68>
			_current_cpu->slice_ticks -= ticks;
    f6ce:	1a10      	subs	r0, r2, r0
    f6d0:	4b0b      	ldr	r3, [pc, #44]	; (f700 <z_time_slice+0x84>)
    f6d2:	6118      	str	r0, [r3, #16]
    f6d4:	e00f      	b.n	f6f6 <z_time_slice+0x7a>
		z_reset_time_slice();
    f6d6:	f7ff fee1 	bl	f49c <z_reset_time_slice>
	__asm__ volatile(
    f6da:	f384 8811 	msr	BASEPRI, r4
    f6de:	f3bf 8f6f 	isb	sy
		return;
    f6e2:	e00c      	b.n	f6fe <z_time_slice+0x82>
			move_thread_to_end_of_prio_q(_current);
    f6e4:	4618      	mov	r0, r3
    f6e6:	f7ff ff85 	bl	f5f4 <move_thread_to_end_of_prio_q>
			z_reset_time_slice();
    f6ea:	f7ff fed7 	bl	f49c <z_reset_time_slice>
    f6ee:	e002      	b.n	f6f6 <z_time_slice+0x7a>
		_current_cpu->slice_ticks = 0;
    f6f0:	4b03      	ldr	r3, [pc, #12]	; (f700 <z_time_slice+0x84>)
    f6f2:	2200      	movs	r2, #0
    f6f4:	611a      	str	r2, [r3, #16]
    f6f6:	f384 8811 	msr	BASEPRI, r4
    f6fa:	f3bf 8f6f 	isb	sy
}
    f6fe:	bd10      	pop	{r4, pc}
    f700:	200078ac 	.word	0x200078ac
    f704:	200078e0 	.word	0x200078e0
    f708:	200078ec 	.word	0x200078ec
    f70c:	200078e8 	.word	0x200078e8
    f710:	20006790 	.word	0x20006790

0000f714 <ready_thread>:
{
    f714:	b538      	push	{r3, r4, r5, lr}
	return (thread->base.thread_state & state) != 0U;
    f716:	7b43      	ldrb	r3, [r0, #13]
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    f718:	f990 200d 	ldrsb.w	r2, [r0, #13]
    f71c:	2a00      	cmp	r2, #0
    f71e:	db2d      	blt.n	f77c <ready_thread+0x68>
    f720:	4604      	mov	r4, r0
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    f722:	f013 0f1f 	tst.w	r3, #31
    f726:	d105      	bne.n	f734 <ready_thread+0x20>
	return node->next != NULL;
    f728:	6982      	ldr	r2, [r0, #24]
    f72a:	b10a      	cbz	r2, f730 <ready_thread+0x1c>
    f72c:	2200      	movs	r2, #0
    f72e:	e002      	b.n	f736 <ready_thread+0x22>
    f730:	2201      	movs	r2, #1
    f732:	e000      	b.n	f736 <ready_thread+0x22>
    f734:	2200      	movs	r2, #0
    f736:	b30a      	cbz	r2, f77c <ready_thread+0x68>
	thread->base.thread_state |= _THREAD_QUEUED;
    f738:	f063 037f 	orn	r3, r3, #127	; 0x7f
    f73c:	7363      	strb	r3, [r4, #13]
	return list->head == list;
    f73e:	4b14      	ldr	r3, [pc, #80]	; (f790 <ready_thread+0x7c>)
    f740:	f853 5f20 	ldr.w	r5, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    f744:	429d      	cmp	r5, r3
    f746:	d020      	beq.n	f78a <ready_thread+0x76>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    f748:	b16d      	cbz	r5, f766 <ready_thread+0x52>
		if (z_sched_prio_cmp(thread, t) > 0) {
    f74a:	4629      	mov	r1, r5
    f74c:	4620      	mov	r0, r4
    f74e:	f006 faca 	bl	15ce6 <z_sched_prio_cmp>
    f752:	2800      	cmp	r0, #0
    f754:	dc13      	bgt.n	f77e <ready_thread+0x6a>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    f756:	b135      	cbz	r5, f766 <ready_thread+0x52>
	return (node == list->tail) ? NULL : node->next;
    f758:	4b0d      	ldr	r3, [pc, #52]	; (f790 <ready_thread+0x7c>)
    f75a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f75c:	429d      	cmp	r5, r3
    f75e:	d002      	beq.n	f766 <ready_thread+0x52>
    f760:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    f762:	2d00      	cmp	r5, #0
    f764:	d1f0      	bne.n	f748 <ready_thread+0x34>
	sys_dnode_t *const tail = list->tail;
    f766:	4b0a      	ldr	r3, [pc, #40]	; (f790 <ready_thread+0x7c>)
    f768:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    f76a:	f103 0120 	add.w	r1, r3, #32
    f76e:	6021      	str	r1, [r4, #0]
	node->prev = tail;
    f770:	6062      	str	r2, [r4, #4]
	tail->next = node;
    f772:	6014      	str	r4, [r2, #0]
	list->tail = node;
    f774:	625c      	str	r4, [r3, #36]	; 0x24
		update_cache(0);
    f776:	2000      	movs	r0, #0
    f778:	f7ff ff16 	bl	f5a8 <update_cache>
}
    f77c:	bd38      	pop	{r3, r4, r5, pc}
	sys_dnode_t *const prev = successor->prev;
    f77e:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
    f780:	6063      	str	r3, [r4, #4]
	node->next = successor;
    f782:	6025      	str	r5, [r4, #0]
	prev->next = node;
    f784:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    f786:	606c      	str	r4, [r5, #4]
}
    f788:	e7f5      	b.n	f776 <ready_thread+0x62>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    f78a:	2500      	movs	r5, #0
    f78c:	e7dc      	b.n	f748 <ready_thread+0x34>
    f78e:	bf00      	nop
    f790:	200078ac 	.word	0x200078ac

0000f794 <z_sched_start>:
{
    f794:	b510      	push	{r4, lr}
	__asm__ volatile(
    f796:	f04f 0320 	mov.w	r3, #32
    f79a:	f3ef 8411 	mrs	r4, BASEPRI
    f79e:	f383 8812 	msr	BASEPRI_MAX, r3
    f7a2:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    f7a6:	7b43      	ldrb	r3, [r0, #13]
	if (z_has_thread_started(thread)) {
    f7a8:	f013 0f04 	tst.w	r3, #4
    f7ac:	d104      	bne.n	f7b8 <z_sched_start+0x24>
	__asm__ volatile(
    f7ae:	f384 8811 	msr	BASEPRI, r4
    f7b2:	f3bf 8f6f 	isb	sy
}
    f7b6:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    f7b8:	f023 0304 	bic.w	r3, r3, #4
    f7bc:	7343      	strb	r3, [r0, #13]
	ready_thread(thread);
    f7be:	f7ff ffa9 	bl	f714 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    f7c2:	4621      	mov	r1, r4
    f7c4:	4801      	ldr	r0, [pc, #4]	; (f7cc <z_sched_start+0x38>)
    f7c6:	f7ff febb 	bl	f540 <z_reschedule>
    f7ca:	e7f4      	b.n	f7b6 <z_sched_start+0x22>
    f7cc:	200078e4 	.word	0x200078e4

0000f7d0 <unready_thread>:
{
    f7d0:	b510      	push	{r4, lr}
    f7d2:	4604      	mov	r4, r0
	return (thread->base.thread_state & state) != 0U;
    f7d4:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    f7d6:	f990 300d 	ldrsb.w	r3, [r0, #13]
    f7da:	2b00      	cmp	r3, #0
    f7dc:	db08      	blt.n	f7f0 <unready_thread+0x20>
	update_cache(thread == _current);
    f7de:	4b08      	ldr	r3, [pc, #32]	; (f800 <unready_thread+0x30>)
    f7e0:	6898      	ldr	r0, [r3, #8]
    f7e2:	42a0      	cmp	r0, r4
    f7e4:	bf14      	ite	ne
    f7e6:	2000      	movne	r0, #0
    f7e8:	2001      	moveq	r0, #1
    f7ea:	f7ff fedd 	bl	f5a8 <update_cache>
}
    f7ee:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    f7f0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    f7f4:	7342      	strb	r2, [r0, #13]
		_priq_run_remove(pq, thread);
    f7f6:	4601      	mov	r1, r0
    f7f8:	4802      	ldr	r0, [pc, #8]	; (f804 <unready_thread+0x34>)
    f7fa:	f006 fa93 	bl	15d24 <z_priq_dumb_remove>
}
    f7fe:	e7ee      	b.n	f7de <unready_thread+0xe>
    f800:	200078ac 	.word	0x200078ac
    f804:	200078cc 	.word	0x200078cc

0000f808 <z_pend_curr>:
{
    f808:	b510      	push	{r4, lr}
    f80a:	460c      	mov	r4, r1
    f80c:	4611      	mov	r1, r2
	pending_current = _current;
    f80e:	4b06      	ldr	r3, [pc, #24]	; (f828 <z_pend_curr+0x20>)
    f810:	6898      	ldr	r0, [r3, #8]
    f812:	4b06      	ldr	r3, [pc, #24]	; (f82c <z_pend_curr+0x24>)
    f814:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
    f816:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    f81a:	f006 fb0c 	bl	15e36 <pend>
    f81e:	4620      	mov	r0, r4
    f820:	f7f4 fcc4 	bl	41ac <arch_swap>
}
    f824:	bd10      	pop	{r4, pc}
    f826:	bf00      	nop
    f828:	200078ac 	.word	0x200078ac
    f82c:	200078e0 	.word	0x200078e0

0000f830 <z_set_prio>:
{
    f830:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    f834:	4604      	mov	r4, r0
    f836:	460f      	mov	r7, r1
	LOCKED(&sched_spinlock) {
    f838:	2300      	movs	r3, #0
	__asm__ volatile(
    f83a:	f04f 0220 	mov.w	r2, #32
    f83e:	f3ef 8611 	mrs	r6, BASEPRI
    f842:	f382 8812 	msr	BASEPRI_MAX, r2
    f846:	f3bf 8f6f 	isb	sy
	bool need_sched = 0;
    f84a:	4698      	mov	r8, r3
    f84c:	e008      	b.n	f860 <z_set_prio+0x30>
		if (need_sched) {
    f84e:	f012 0801 	ands.w	r8, r2, #1
    f852:	d111      	bne.n	f878 <z_set_prio+0x48>
			thread->base.prio = prio;
    f854:	73a7      	strb	r7, [r4, #14]
	__asm__ volatile(
    f856:	f386 8811 	msr	BASEPRI, r6
    f85a:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    f85e:	2301      	movs	r3, #1
    f860:	461a      	mov	r2, r3
    f862:	2b00      	cmp	r3, #0
    f864:	d13d      	bne.n	f8e2 <z_set_prio+0xb2>
	uint8_t state = thread->base.thread_state;
    f866:	7b63      	ldrb	r3, [r4, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    f868:	f013 0f1f 	tst.w	r3, #31
    f86c:	d1ef      	bne.n	f84e <z_set_prio+0x1e>
	return node->next != NULL;
    f86e:	69a1      	ldr	r1, [r4, #24]
    f870:	2900      	cmp	r1, #0
    f872:	d1ec      	bne.n	f84e <z_set_prio+0x1e>
    f874:	2201      	movs	r2, #1
    f876:	e7ea      	b.n	f84e <z_set_prio+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    f878:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    f87c:	7363      	strb	r3, [r4, #13]
		_priq_run_remove(pq, thread);
    f87e:	f8df 906c 	ldr.w	r9, [pc, #108]	; f8ec <z_set_prio+0xbc>
    f882:	4621      	mov	r1, r4
    f884:	4648      	mov	r0, r9
    f886:	f006 fa4d 	bl	15d24 <z_priq_dumb_remove>
				thread->base.prio = prio;
    f88a:	73a7      	strb	r7, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    f88c:	7b63      	ldrb	r3, [r4, #13]
    f88e:	f063 037f 	orn	r3, r3, #127	; 0x7f
    f892:	7363      	strb	r3, [r4, #13]
	return list->head == list;
    f894:	f8d9 5000 	ldr.w	r5, [r9]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    f898:	454d      	cmp	r5, r9
    f89a:	d020      	beq.n	f8de <z_set_prio+0xae>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    f89c:	b16d      	cbz	r5, f8ba <z_set_prio+0x8a>
		if (z_sched_prio_cmp(thread, t) > 0) {
    f89e:	4629      	mov	r1, r5
    f8a0:	4620      	mov	r0, r4
    f8a2:	f006 fa20 	bl	15ce6 <z_sched_prio_cmp>
    f8a6:	2800      	cmp	r0, #0
    f8a8:	dc13      	bgt.n	f8d2 <z_set_prio+0xa2>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    f8aa:	b135      	cbz	r5, f8ba <z_set_prio+0x8a>
	return (node == list->tail) ? NULL : node->next;
    f8ac:	4b0e      	ldr	r3, [pc, #56]	; (f8e8 <z_set_prio+0xb8>)
    f8ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f8b0:	429d      	cmp	r5, r3
    f8b2:	d002      	beq.n	f8ba <z_set_prio+0x8a>
    f8b4:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    f8b6:	2d00      	cmp	r5, #0
    f8b8:	d1f0      	bne.n	f89c <z_set_prio+0x6c>
	sys_dnode_t *const tail = list->tail;
    f8ba:	4b0b      	ldr	r3, [pc, #44]	; (f8e8 <z_set_prio+0xb8>)
    f8bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    f8be:	f103 0120 	add.w	r1, r3, #32
    f8c2:	6021      	str	r1, [r4, #0]
	node->prev = tail;
    f8c4:	6062      	str	r2, [r4, #4]
	tail->next = node;
    f8c6:	6014      	str	r4, [r2, #0]
	list->tail = node;
    f8c8:	625c      	str	r4, [r3, #36]	; 0x24
			update_cache(1);
    f8ca:	2001      	movs	r0, #1
    f8cc:	f7ff fe6c 	bl	f5a8 <update_cache>
    f8d0:	e7c1      	b.n	f856 <z_set_prio+0x26>
	sys_dnode_t *const prev = successor->prev;
    f8d2:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
    f8d4:	6063      	str	r3, [r4, #4]
	node->next = successor;
    f8d6:	6025      	str	r5, [r4, #0]
	prev->next = node;
    f8d8:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    f8da:	606c      	str	r4, [r5, #4]
}
    f8dc:	e7f5      	b.n	f8ca <z_set_prio+0x9a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    f8de:	2500      	movs	r5, #0
    f8e0:	e7dc      	b.n	f89c <z_set_prio+0x6c>
}
    f8e2:	4640      	mov	r0, r8
    f8e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    f8e8:	200078ac 	.word	0x200078ac
    f8ec:	200078cc 	.word	0x200078cc

0000f8f0 <z_impl_k_thread_suspend>:
{
    f8f0:	b538      	push	{r3, r4, r5, lr}
    f8f2:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    f8f4:	3018      	adds	r0, #24
    f8f6:	f006 fb01 	bl	15efc <z_abort_timeout>
	LOCKED(&sched_spinlock) {
    f8fa:	2300      	movs	r3, #0
	__asm__ volatile(
    f8fc:	f04f 0220 	mov.w	r2, #32
    f900:	f3ef 8511 	mrs	r5, BASEPRI
    f904:	f382 8812 	msr	BASEPRI_MAX, r2
    f908:	f3bf 8f6f 	isb	sy
    f90c:	e010      	b.n	f930 <z_impl_k_thread_suspend+0x40>
	thread->base.thread_state |= _THREAD_SUSPENDED;
    f90e:	7b63      	ldrb	r3, [r4, #13]
    f910:	f043 0310 	orr.w	r3, r3, #16
    f914:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    f916:	4b15      	ldr	r3, [pc, #84]	; (f96c <z_impl_k_thread_suspend+0x7c>)
    f918:	6898      	ldr	r0, [r3, #8]
    f91a:	42a0      	cmp	r0, r4
    f91c:	bf14      	ite	ne
    f91e:	2000      	movne	r0, #0
    f920:	2001      	moveq	r0, #1
    f922:	f7ff fe41 	bl	f5a8 <update_cache>
	__asm__ volatile(
    f926:	f385 8811 	msr	BASEPRI, r5
    f92a:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    f92e:	2301      	movs	r3, #1
    f930:	b963      	cbnz	r3, f94c <z_impl_k_thread_suspend+0x5c>
	return (thread->base.thread_state & state) != 0U;
    f932:	7b62      	ldrb	r2, [r4, #13]
		if (z_is_thread_queued(thread)) {
    f934:	f994 300d 	ldrsb.w	r3, [r4, #13]
    f938:	2b00      	cmp	r3, #0
    f93a:	dae8      	bge.n	f90e <z_impl_k_thread_suspend+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    f93c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    f940:	7362      	strb	r2, [r4, #13]
		_priq_run_remove(pq, thread);
    f942:	4621      	mov	r1, r4
    f944:	480a      	ldr	r0, [pc, #40]	; (f970 <z_impl_k_thread_suspend+0x80>)
    f946:	f006 f9ed 	bl	15d24 <z_priq_dumb_remove>
}
    f94a:	e7e0      	b.n	f90e <z_impl_k_thread_suspend+0x1e>
	if (thread == _current) {
    f94c:	4b07      	ldr	r3, [pc, #28]	; (f96c <z_impl_k_thread_suspend+0x7c>)
    f94e:	689b      	ldr	r3, [r3, #8]
    f950:	42a3      	cmp	r3, r4
    f952:	d000      	beq.n	f956 <z_impl_k_thread_suspend+0x66>
}
    f954:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    f956:	f04f 0320 	mov.w	r3, #32
    f95a:	f3ef 8011 	mrs	r0, BASEPRI
    f95e:	f383 8812 	msr	BASEPRI_MAX, r3
    f962:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    f966:	f006 f9c8 	bl	15cfa <z_reschedule_irqlock>
    f96a:	e7f3      	b.n	f954 <z_impl_k_thread_suspend+0x64>
    f96c:	200078ac 	.word	0x200078ac
    f970:	200078cc 	.word	0x200078cc

0000f974 <k_sched_unlock>:

void k_sched_unlock(void)
{
    f974:	b510      	push	{r4, lr}
	LOCKED(&sched_spinlock) {
    f976:	2300      	movs	r3, #0
    f978:	f04f 0220 	mov.w	r2, #32
    f97c:	f3ef 8411 	mrs	r4, BASEPRI
    f980:	f382 8812 	msr	BASEPRI_MAX, r2
    f984:	f3bf 8f6f 	isb	sy
    f988:	b96b      	cbnz	r3, f9a6 <k_sched_unlock+0x32>
		__ASSERT(_current->base.sched_locked != 0U, "");
		__ASSERT(!arch_is_in_isr(), "");

		++_current->base.sched_locked;
    f98a:	4b0c      	ldr	r3, [pc, #48]	; (f9bc <k_sched_unlock+0x48>)
    f98c:	689a      	ldr	r2, [r3, #8]
    f98e:	7bd3      	ldrb	r3, [r2, #15]
    f990:	3301      	adds	r3, #1
    f992:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    f994:	2000      	movs	r0, #0
    f996:	f7ff fe07 	bl	f5a8 <update_cache>
	__asm__ volatile(
    f99a:	f384 8811 	msr	BASEPRI, r4
    f99e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    f9a2:	2301      	movs	r3, #1
    f9a4:	e7f0      	b.n	f988 <k_sched_unlock+0x14>
	__asm__ volatile(
    f9a6:	f04f 0320 	mov.w	r3, #32
    f9aa:	f3ef 8011 	mrs	r0, BASEPRI
    f9ae:	f383 8812 	msr	BASEPRI_MAX, r3
    f9b2:	f3bf 8f6f 	isb	sy
    f9b6:	f006 f9a0 	bl	15cfa <z_reschedule_irqlock>
		_current, _current->base.sched_locked);

	SYS_PORT_TRACING_FUNC(k_thread, sched_unlock);

	z_reschedule_unlocked();
}
    f9ba:	bd10      	pop	{r4, pc}
    f9bc:	200078ac 	.word	0x200078ac

0000f9c0 <end_thread>:
#ifdef CONFIG_CMSIS_RTOS_V1
extern void z_thread_cmsis_status_mask_clear(struct k_thread *thread);
#endif

static void end_thread(struct k_thread *thread)
{
    f9c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* We hold the lock, and the thread is known not to be running
	 * anywhere.
	 */
	if ((thread->base.thread_state & _THREAD_DEAD) == 0U) {
    f9c2:	7b43      	ldrb	r3, [r0, #13]
    f9c4:	f013 0f08 	tst.w	r3, #8
    f9c8:	d145      	bne.n	fa56 <end_thread+0x96>
    f9ca:	4605      	mov	r5, r0
		thread->base.thread_state |= _THREAD_DEAD;
    f9cc:	f043 0308 	orr.w	r3, r3, #8
		thread->base.thread_state &= ~_THREAD_ABORTING;
    f9d0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
    f9d4:	7343      	strb	r3, [r0, #13]
		if (z_is_thread_queued(thread)) {
    f9d6:	f013 0f80 	tst.w	r3, #128	; 0x80
    f9da:	d114      	bne.n	fa06 <end_thread+0x46>
			dequeue_thread(&_kernel.ready_q.runq, thread);
		}
		if (thread->base.pended_on != NULL) {
    f9dc:	68ab      	ldr	r3, [r5, #8]
    f9de:	b15b      	cbz	r3, f9f8 <end_thread+0x38>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    f9e0:	4628      	mov	r0, r5
    f9e2:	f006 f97e 	bl	15ce2 <pended_on_thread>
    f9e6:	4629      	mov	r1, r5
    f9e8:	f006 f99c 	bl	15d24 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    f9ec:	7b6b      	ldrb	r3, [r5, #13]
    f9ee:	f023 0302 	bic.w	r3, r3, #2
    f9f2:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
    f9f4:	2300      	movs	r3, #0
    f9f6:	60ab      	str	r3, [r5, #8]
    f9f8:	f105 0018 	add.w	r0, r5, #24
    f9fc:	f006 fa7e 	bl	15efc <z_abort_timeout>
			unpend_thread_no_timeout(thread);
		}
		(void)z_abort_thread_timeout(thread);
		unpend_all(&thread->join_queue);
    fa00:	f105 0758 	add.w	r7, r5, #88	; 0x58
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    fa04:	e01c      	b.n	fa40 <end_thread+0x80>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    fa06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    fa0a:	7343      	strb	r3, [r0, #13]
		_priq_run_remove(pq, thread);
    fa0c:	4601      	mov	r1, r0
    fa0e:	4812      	ldr	r0, [pc, #72]	; (fa58 <end_thread+0x98>)
    fa10:	f006 f988 	bl	15d24 <z_priq_dumb_remove>
}
    fa14:	e7e2      	b.n	f9dc <end_thread+0x1c>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    fa16:	4620      	mov	r0, r4
    fa18:	f006 f963 	bl	15ce2 <pended_on_thread>
    fa1c:	4621      	mov	r1, r4
    fa1e:	f006 f981 	bl	15d24 <z_priq_dumb_remove>
    fa22:	7b63      	ldrb	r3, [r4, #13]
    fa24:	f023 0302 	bic.w	r3, r3, #2
    fa28:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    fa2a:	2600      	movs	r6, #0
    fa2c:	60a6      	str	r6, [r4, #8]
    fa2e:	f104 0018 	add.w	r0, r4, #24
    fa32:	f006 fa63 	bl	15efc <z_abort_timeout>
    fa36:	f8c4 60ac 	str.w	r6, [r4, #172]	; 0xac
		ready_thread(thread);
    fa3a:	4620      	mov	r0, r4
    fa3c:	f7ff fe6a 	bl	f714 <ready_thread>
	return list->head == list;
    fa40:	683c      	ldr	r4, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    fa42:	42bc      	cmp	r4, r7
    fa44:	d001      	beq.n	fa4a <end_thread+0x8a>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    fa46:	2c00      	cmp	r4, #0
    fa48:	d1e5      	bne.n	fa16 <end_thread+0x56>
		update_cache(1);
    fa4a:	2001      	movs	r0, #1
    fa4c:	f7ff fdac 	bl	f5a8 <update_cache>

		SYS_PORT_TRACING_FUNC(k_thread, sched_abort, thread);

		z_thread_monitor_exit(thread);
    fa50:	4628      	mov	r0, r5
    fa52:	f7ff fb05 	bl	f060 <z_thread_monitor_exit>
		z_thread_perms_all_clear(thread);
		z_object_uninit(thread->stack_obj);
		z_object_uninit(thread);
#endif
	}
}
    fa56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    fa58:	200078cc 	.word	0x200078cc

0000fa5c <z_sched_init>:
{
    fa5c:	b508      	push	{r3, lr}
	list->head = (sys_dnode_t *)list;
    fa5e:	4b05      	ldr	r3, [pc, #20]	; (fa74 <z_sched_init+0x18>)
    fa60:	f103 0220 	add.w	r2, r3, #32
    fa64:	621a      	str	r2, [r3, #32]
	list->tail = (sys_dnode_t *)list;
    fa66:	625a      	str	r2, [r3, #36]	; 0x24
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    fa68:	2100      	movs	r1, #0
    fa6a:	4608      	mov	r0, r1
    fa6c:	f7ff fd2c 	bl	f4c8 <k_sched_time_slice_set>
}
    fa70:	bd08      	pop	{r3, pc}
    fa72:	bf00      	nop
    fa74:	200078ac 	.word	0x200078ac

0000fa78 <z_impl_k_yield>:
{
    fa78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    fa7a:	f04f 0320 	mov.w	r3, #32
    fa7e:	f3ef 8611 	mrs	r6, BASEPRI
    fa82:	f383 8812 	msr	BASEPRI_MAX, r3
    fa86:	f3bf 8f6f 	isb	sy
		dequeue_thread(&_kernel.ready_q.runq,
    fa8a:	4c1c      	ldr	r4, [pc, #112]	; (fafc <z_impl_k_yield+0x84>)
    fa8c:	68a1      	ldr	r1, [r4, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    fa8e:	7b4b      	ldrb	r3, [r1, #13]
    fa90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    fa94:	734b      	strb	r3, [r1, #13]
		_priq_run_remove(pq, thread);
    fa96:	f104 0720 	add.w	r7, r4, #32
    fa9a:	4638      	mov	r0, r7
    fa9c:	f006 f942 	bl	15d24 <z_priq_dumb_remove>
	queue_thread(&_kernel.ready_q.runq, _current);
    faa0:	68a5      	ldr	r5, [r4, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    faa2:	7b6b      	ldrb	r3, [r5, #13]
    faa4:	f063 037f 	orn	r3, r3, #127	; 0x7f
    faa8:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    faaa:	6a24      	ldr	r4, [r4, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    faac:	42bc      	cmp	r4, r7
    faae:	d023      	beq.n	faf8 <z_impl_k_yield+0x80>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    fab0:	b16c      	cbz	r4, face <z_impl_k_yield+0x56>
		if (z_sched_prio_cmp(thread, t) > 0) {
    fab2:	4621      	mov	r1, r4
    fab4:	4628      	mov	r0, r5
    fab6:	f006 f916 	bl	15ce6 <z_sched_prio_cmp>
    faba:	2800      	cmp	r0, #0
    fabc:	dc16      	bgt.n	faec <z_impl_k_yield+0x74>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    fabe:	b134      	cbz	r4, face <z_impl_k_yield+0x56>
	return (node == list->tail) ? NULL : node->next;
    fac0:	4b0e      	ldr	r3, [pc, #56]	; (fafc <z_impl_k_yield+0x84>)
    fac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    fac4:	429c      	cmp	r4, r3
    fac6:	d002      	beq.n	face <z_impl_k_yield+0x56>
    fac8:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    faca:	2c00      	cmp	r4, #0
    facc:	d1f0      	bne.n	fab0 <z_impl_k_yield+0x38>
	sys_dnode_t *const tail = list->tail;
    face:	4b0b      	ldr	r3, [pc, #44]	; (fafc <z_impl_k_yield+0x84>)
    fad0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    fad2:	f103 0120 	add.w	r1, r3, #32
    fad6:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    fad8:	606a      	str	r2, [r5, #4]
	tail->next = node;
    fada:	6015      	str	r5, [r2, #0]
	list->tail = node;
    fadc:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(1);
    fade:	2001      	movs	r0, #1
    fae0:	f7ff fd62 	bl	f5a8 <update_cache>
    fae4:	4630      	mov	r0, r6
    fae6:	f7f4 fb61 	bl	41ac <arch_swap>
}
    faea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	sys_dnode_t *const prev = successor->prev;
    faec:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    faee:	606b      	str	r3, [r5, #4]
	node->next = successor;
    faf0:	602c      	str	r4, [r5, #0]
	prev->next = node;
    faf2:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    faf4:	6065      	str	r5, [r4, #4]
}
    faf6:	e7f2      	b.n	fade <z_impl_k_yield+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    faf8:	2400      	movs	r4, #0
    fafa:	e7d9      	b.n	fab0 <z_impl_k_yield+0x38>
    fafc:	200078ac 	.word	0x200078ac

0000fb00 <z_tick_sleep>:
{
    fb00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    fb04:	4604      	mov	r4, r0
    fb06:	460d      	mov	r5, r1
	if (ticks == 0) {
    fb08:	ea54 0105 	orrs.w	r1, r4, r5
    fb0c:	d037      	beq.n	fb7e <z_tick_sleep+0x7e>
	if (Z_TICK_ABS(ticks) <= 0) {
    fb0e:	f06f 0101 	mvn.w	r1, #1
    fb12:	1a0a      	subs	r2, r1, r0
    fb14:	f04f 31ff 	mov.w	r1, #4294967295
    fb18:	eb61 0305 	sbc.w	r3, r1, r5
    fb1c:	2a01      	cmp	r2, #1
    fb1e:	f173 0300 	sbcs.w	r3, r3, #0
    fb22:	db30      	blt.n	fb86 <z_tick_sleep+0x86>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    fb24:	f06f 0601 	mvn.w	r6, #1
    fb28:	1a36      	subs	r6, r6, r0
    fb2a:	f04f 0320 	mov.w	r3, #32
    fb2e:	f3ef 8811 	mrs	r8, BASEPRI
    fb32:	f383 8812 	msr	BASEPRI_MAX, r3
    fb36:	f3bf 8f6f 	isb	sy
	pending_current = _current;
    fb3a:	4f16      	ldr	r7, [pc, #88]	; (fb94 <z_tick_sleep+0x94>)
    fb3c:	68b8      	ldr	r0, [r7, #8]
    fb3e:	4b16      	ldr	r3, [pc, #88]	; (fb98 <z_tick_sleep+0x98>)
    fb40:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    fb42:	f7ff fe45 	bl	f7d0 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    fb46:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    fb48:	4622      	mov	r2, r4
    fb4a:	462b      	mov	r3, r5
    fb4c:	4913      	ldr	r1, [pc, #76]	; (fb9c <z_tick_sleep+0x9c>)
    fb4e:	3018      	adds	r0, #24
    fb50:	f000 f8e2 	bl	fd18 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    fb54:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    fb56:	7b53      	ldrb	r3, [r2, #13]
    fb58:	f043 0310 	orr.w	r3, r3, #16
    fb5c:	7353      	strb	r3, [r2, #13]
    fb5e:	4640      	mov	r0, r8
    fb60:	f7f4 fb24 	bl	41ac <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    fb64:	2500      	movs	r5, #0
    fb66:	f006 fa28 	bl	15fba <sys_clock_tick_get_32>
    fb6a:	1a34      	subs	r4, r6, r0
    fb6c:	f165 0500 	sbc.w	r5, r5, #0
	if (ticks > 0) {
    fb70:	2c01      	cmp	r4, #1
    fb72:	f175 0300 	sbcs.w	r3, r5, #0
    fb76:	da0a      	bge.n	fb8e <z_tick_sleep+0x8e>
	return 0;
    fb78:	2000      	movs	r0, #0
}
    fb7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	z_impl_k_yield();
    fb7e:	f7ff ff7b 	bl	fa78 <z_impl_k_yield>
		return 0;
    fb82:	2000      	movs	r0, #0
    fb84:	e7f9      	b.n	fb7a <z_tick_sleep+0x7a>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    fb86:	f006 fa18 	bl	15fba <sys_clock_tick_get_32>
    fb8a:	1906      	adds	r6, r0, r4
    fb8c:	e7cd      	b.n	fb2a <z_tick_sleep+0x2a>
		return ticks;
    fb8e:	4620      	mov	r0, r4
    fb90:	e7f3      	b.n	fb7a <z_tick_sleep+0x7a>
    fb92:	bf00      	nop
    fb94:	200078ac 	.word	0x200078ac
    fb98:	200078e0 	.word	0x200078e0
    fb9c:	00015d7b 	.word	0x00015d7b

0000fba0 <z_impl_k_sleep>:
{
    fba0:	b538      	push	{r3, r4, r5, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    fba2:	f1b1 3fff 	cmp.w	r1, #4294967295
    fba6:	bf08      	it	eq
    fba8:	f1b0 3fff 	cmpeq.w	r0, #4294967295
    fbac:	d01a      	beq.n	fbe4 <z_impl_k_sleep+0x44>
	ticks = z_tick_sleep(ticks);
    fbae:	f7ff ffa7 	bl	fb00 <z_tick_sleep>
	int32_t ret = k_ticks_to_ms_floor64(ticks);
    fbb2:	4604      	mov	r4, r0
    fbb4:	17c5      	asrs	r5, r0, #31
			return (t * to_hz + off) / from_hz;
    fbb6:	0169      	lsls	r1, r5, #5
    fbb8:	0143      	lsls	r3, r0, #5
    fbba:	ea41 62d0 	orr.w	r2, r1, r0, lsr #27
    fbbe:	1a18      	subs	r0, r3, r0
    fbc0:	eb62 0305 	sbc.w	r3, r2, r5
    fbc4:	009a      	lsls	r2, r3, #2
    fbc6:	ea42 7290 	orr.w	r2, r2, r0, lsr #30
    fbca:	0081      	lsls	r1, r0, #2
    fbcc:	4613      	mov	r3, r2
    fbce:	1908      	adds	r0, r1, r4
    fbd0:	eb45 0303 	adc.w	r3, r5, r3
    fbd4:	00da      	lsls	r2, r3, #3
    fbd6:	ea42 7250 	orr.w	r2, r2, r0, lsr #29
    fbda:	00c1      	lsls	r1, r0, #3
    fbdc:	0bc8      	lsrs	r0, r1, #15
    fbde:	ea40 4042 	orr.w	r0, r0, r2, lsl #17
}
    fbe2:	bd38      	pop	{r3, r4, r5, pc}
		k_thread_suspend(_current);
    fbe4:	4b03      	ldr	r3, [pc, #12]	; (fbf4 <z_impl_k_sleep+0x54>)
    fbe6:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    fbe8:	f7ff fe82 	bl	f8f0 <z_impl_k_thread_suspend>
		return (int32_t) K_TICKS_FOREVER;
    fbec:	f04f 30ff 	mov.w	r0, #4294967295
    fbf0:	e7f7      	b.n	fbe2 <z_impl_k_sleep+0x42>
    fbf2:	bf00      	nop
    fbf4:	200078ac 	.word	0x200078ac

0000fbf8 <z_impl_z_current_get>:
}
    fbf8:	4b01      	ldr	r3, [pc, #4]	; (fc00 <z_impl_z_current_get+0x8>)
    fbfa:	6898      	ldr	r0, [r3, #8]
    fbfc:	4770      	bx	lr
    fbfe:	bf00      	nop
    fc00:	200078ac 	.word	0x200078ac

0000fc04 <z_thread_abort>:

void z_thread_abort(struct k_thread *thread)
{
    fc04:	b538      	push	{r3, r4, r5, lr}
    fc06:	f04f 0320 	mov.w	r3, #32
    fc0a:	f3ef 8511 	mrs	r5, BASEPRI
    fc0e:	f383 8812 	msr	BASEPRI_MAX, r3
    fc12:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    fc16:	7b43      	ldrb	r3, [r0, #13]
    fc18:	f013 0f08 	tst.w	r3, #8
    fc1c:	d004      	beq.n	fc28 <z_thread_abort+0x24>
	__asm__ volatile(
    fc1e:	f385 8811 	msr	BASEPRI, r5
    fc22:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    fc26:	bd38      	pop	{r3, r4, r5, pc}
    fc28:	4604      	mov	r4, r0
	end_thread(thread);
    fc2a:	f7ff fec9 	bl	f9c0 <end_thread>
	if (thread == _current && !arch_is_in_isr()) {
    fc2e:	4b08      	ldr	r3, [pc, #32]	; (fc50 <z_thread_abort+0x4c>)
    fc30:	689b      	ldr	r3, [r3, #8]
    fc32:	42a3      	cmp	r3, r4
    fc34:	d004      	beq.n	fc40 <z_thread_abort+0x3c>
    fc36:	f385 8811 	msr	BASEPRI, r5
    fc3a:	f3bf 8f6f 	isb	sy
    fc3e:	e7f2      	b.n	fc26 <z_thread_abort+0x22>
    fc40:	f3ef 8305 	mrs	r3, IPSR
    fc44:	2b00      	cmp	r3, #0
    fc46:	d1f6      	bne.n	fc36 <z_thread_abort+0x32>
    fc48:	4628      	mov	r0, r5
    fc4a:	f7f4 faaf 	bl	41ac <arch_swap>
	return ret;
    fc4e:	e7f2      	b.n	fc36 <z_thread_abort+0x32>
    fc50:	200078ac 	.word	0x200078ac

0000fc54 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    fc54:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
    fc56:	4806      	ldr	r0, [pc, #24]	; (fc70 <z_data_copy+0x1c>)
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    fc58:	4a06      	ldr	r2, [pc, #24]	; (fc74 <z_data_copy+0x20>)
    fc5a:	1a12      	subs	r2, r2, r0
    fc5c:	4906      	ldr	r1, [pc, #24]	; (fc78 <z_data_copy+0x24>)
    fc5e:	f006 f9e1 	bl	16024 <memcpy>
    fc62:	4a06      	ldr	r2, [pc, #24]	; (fc7c <z_data_copy+0x28>)
    fc64:	4906      	ldr	r1, [pc, #24]	; (fc80 <z_data_copy+0x2c>)
    fc66:	4807      	ldr	r0, [pc, #28]	; (fc84 <z_data_copy+0x30>)
    fc68:	f006 f9dc 	bl	16024 <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    fc6c:	bd08      	pop	{r3, pc}
    fc6e:	bf00      	nop
    fc70:	20000000 	.word	0x20000000
    fc74:	20000370 	.word	0x20000370
    fc78:	0002796c 	.word	0x0002796c
    fc7c:	00000000 	.word	0x00000000
    fc80:	0002796c 	.word	0x0002796c
    fc84:	20000000 	.word	0x20000000

0000fc88 <first>:
	return list->head == list;
    fc88:	4b03      	ldr	r3, [pc, #12]	; (fc98 <first+0x10>)
    fc8a:	6818      	ldr	r0, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    fc8c:	4298      	cmp	r0, r3
    fc8e:	d000      	beq.n	fc92 <first+0xa>
static struct _timeout *first(void)
{
	sys_dnode_t *t = sys_dlist_peek_head(&timeout_list);

	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
}
    fc90:	4770      	bx	lr
    fc92:	2000      	movs	r0, #0
	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
    fc94:	e7fc      	b.n	fc90 <first+0x8>
    fc96:	bf00      	nop
    fc98:	20000090 	.word	0x20000090

0000fc9c <next>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    fc9c:	b130      	cbz	r0, fcac <next+0x10>
	return (node == list->tail) ? NULL : node->next;
    fc9e:	4a04      	ldr	r2, [pc, #16]	; (fcb0 <next+0x14>)
    fca0:	6852      	ldr	r2, [r2, #4]
    fca2:	4290      	cmp	r0, r2
    fca4:	d001      	beq.n	fcaa <next+0xe>
    fca6:	6800      	ldr	r0, [r0, #0]
    fca8:	4770      	bx	lr
    fcaa:	2000      	movs	r0, #0
static struct _timeout *next(struct _timeout *t)
{
	sys_dnode_t *n = sys_dlist_peek_next(&timeout_list, &t->node);

	return n == NULL ? NULL : CONTAINER_OF(n, struct _timeout, node);
}
    fcac:	4770      	bx	lr
    fcae:	bf00      	nop
    fcb0:	20000090 	.word	0x20000090

0000fcb4 <elapsed>:

	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
    fcb4:	b508      	push	{r3, lr}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    fcb6:	4b04      	ldr	r3, [pc, #16]	; (fcc8 <elapsed+0x14>)
    fcb8:	681b      	ldr	r3, [r3, #0]
    fcba:	b10b      	cbz	r3, fcc0 <elapsed+0xc>
    fcbc:	2000      	movs	r0, #0
}
    fcbe:	bd08      	pop	{r3, pc}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    fcc0:	f7f5 fecc 	bl	5a5c <sys_clock_elapsed>
    fcc4:	e7fb      	b.n	fcbe <elapsed+0xa>
    fcc6:	bf00      	nop
    fcc8:	200078f0 	.word	0x200078f0

0000fccc <next_timeout>:

static int32_t next_timeout(void)
{
    fccc:	b510      	push	{r4, lr}
	struct _timeout *to = first();
    fcce:	f7ff ffdb 	bl	fc88 <first>
    fcd2:	4604      	mov	r4, r0
	int32_t ticks_elapsed = elapsed();
    fcd4:	f7ff ffee 	bl	fcb4 <elapsed>
	int32_t ret = to == NULL ? MAX_WAIT
    fcd8:	b18c      	cbz	r4, fcfe <next_timeout+0x32>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    fcda:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
    fcde:	1a12      	subs	r2, r2, r0
    fce0:	eb63 73e0 	sbc.w	r3, r3, r0, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    fce4:	2a01      	cmp	r2, #1
    fce6:	f173 0100 	sbcs.w	r1, r3, #0
    fcea:	db11      	blt.n	fd10 <next_timeout+0x44>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    fcec:	4610      	mov	r0, r2
    fcee:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    fcf2:	f173 0300 	sbcs.w	r3, r3, #0
    fcf6:	db04      	blt.n	fd02 <next_timeout+0x36>
    fcf8:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    fcfc:	e001      	b.n	fd02 <next_timeout+0x36>
	int32_t ret = to == NULL ? MAX_WAIT
    fcfe:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    fd02:	4b04      	ldr	r3, [pc, #16]	; (fd14 <next_timeout+0x48>)
    fd04:	691b      	ldr	r3, [r3, #16]
    fd06:	b113      	cbz	r3, fd0e <next_timeout+0x42>
    fd08:	4283      	cmp	r3, r0
    fd0a:	da00      	bge.n	fd0e <next_timeout+0x42>
		ret = _current_cpu->slice_ticks;
    fd0c:	4618      	mov	r0, r3
	}
#endif
	return ret;
}
    fd0e:	bd10      	pop	{r4, pc}
	int32_t ret = to == NULL ? MAX_WAIT
    fd10:	2000      	movs	r0, #0
    fd12:	e7f6      	b.n	fd02 <next_timeout+0x36>
    fd14:	200078ac 	.word	0x200078ac

0000fd18 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
    fd18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    fd1c:	b083      	sub	sp, #12
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    fd1e:	f1b3 3fff 	cmp.w	r3, #4294967295
    fd22:	bf08      	it	eq
    fd24:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    fd28:	f000 8096 	beq.w	fe58 <z_add_timeout+0x140>
    fd2c:	4682      	mov	sl, r0
    fd2e:	4614      	mov	r4, r2
    fd30:	461d      	mov	r5, r3
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    fd32:	6081      	str	r1, [r0, #8]

	LOCKED(&timeout_lock) {
    fd34:	2300      	movs	r3, #0
	__asm__ volatile(
    fd36:	f04f 0220 	mov.w	r2, #32
    fd3a:	f3ef 8b11 	mrs	fp, BASEPRI
    fd3e:	f382 8812 	msr	BASEPRI_MAX, r2
    fd42:	f3bf 8f6f 	isb	sy
    fd46:	e02e      	b.n	fda6 <z_add_timeout+0x8e>

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;

			to->dticks = MAX(1, ticks);
    fd48:	2201      	movs	r2, #1
    fd4a:	2300      	movs	r3, #0
    fd4c:	e04b      	b.n	fde6 <z_add_timeout+0xce>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    fd4e:	f7ff ffb1 	bl	fcb4 <elapsed>
    fd52:	1822      	adds	r2, r4, r0
    fd54:	eb45 73e0 	adc.w	r3, r5, r0, asr #31
    fd58:	3201      	adds	r2, #1
    fd5a:	f143 0300 	adc.w	r3, r3, #0
    fd5e:	f8ca 2010 	str.w	r2, [sl, #16]
    fd62:	f8ca 3014 	str.w	r3, [sl, #20]
    fd66:	e042      	b.n	fdee <z_add_timeout+0xd6>
		}

		for (t = first(); t != NULL; t = next(t)) {
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
    fd68:	9b00      	ldr	r3, [sp, #0]
    fd6a:	1ac2      	subs	r2, r0, r3
    fd6c:	9b01      	ldr	r3, [sp, #4]
    fd6e:	eb61 0303 	sbc.w	r3, r1, r3
    fd72:	f8cc 2010 	str.w	r2, [ip, #16]
    fd76:	f8cc 3014 	str.w	r3, [ip, #20]
	sys_dnode_t *const prev = successor->prev;
    fd7a:	f8dc 3004 	ldr.w	r3, [ip, #4]
	node->prev = prev;
    fd7e:	f8ca 3004 	str.w	r3, [sl, #4]
	node->next = successor;
    fd82:	f8ca c000 	str.w	ip, [sl]
	prev->next = node;
    fd86:	f8c3 a000 	str.w	sl, [r3]
	successor->prev = node;
    fd8a:	f8cc a004 	str.w	sl, [ip, #4]
				break;
			}
			to->dticks -= t->dticks;
		}

		if (t == NULL) {
    fd8e:	f1bc 0f00 	cmp.w	ip, #0
    fd92:	d049      	beq.n	fe28 <z_add_timeout+0x110>
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    fd94:	f7ff ff78 	bl	fc88 <first>
    fd98:	4582      	cmp	sl, r0
    fd9a:	d050      	beq.n	fe3e <z_add_timeout+0x126>
	__asm__ volatile(
    fd9c:	f38b 8811 	msr	BASEPRI, fp
    fda0:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    fda4:	2301      	movs	r3, #1
    fda6:	2b00      	cmp	r3, #0
    fda8:	d156      	bne.n	fe58 <z_add_timeout+0x140>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    fdaa:	f06f 0301 	mvn.w	r3, #1
    fdae:	ebb3 0804 	subs.w	r8, r3, r4
    fdb2:	f04f 30ff 	mov.w	r0, #4294967295
    fdb6:	eb60 0905 	sbc.w	r9, r0, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    fdba:	f1b8 0f00 	cmp.w	r8, #0
    fdbe:	f179 0300 	sbcs.w	r3, r9, #0
    fdc2:	dbc4      	blt.n	fd4e <z_add_timeout+0x36>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    fdc4:	4a26      	ldr	r2, [pc, #152]	; (fe60 <z_add_timeout+0x148>)
    fdc6:	6813      	ldr	r3, [r2, #0]
    fdc8:	6852      	ldr	r2, [r2, #4]
    fdca:	18e3      	adds	r3, r4, r3
    fdcc:	eb45 0202 	adc.w	r2, r5, r2
    fdd0:	f06f 0101 	mvn.w	r1, #1
    fdd4:	1ace      	subs	r6, r1, r3
    fdd6:	eb60 0702 	sbc.w	r7, r0, r2
			to->dticks = MAX(1, ticks);
    fdda:	4632      	mov	r2, r6
    fddc:	463b      	mov	r3, r7
    fdde:	2e01      	cmp	r6, #1
    fde0:	f177 0100 	sbcs.w	r1, r7, #0
    fde4:	dbb0      	blt.n	fd48 <z_add_timeout+0x30>
    fde6:	f8ca 2010 	str.w	r2, [sl, #16]
    fdea:	f8ca 3014 	str.w	r3, [sl, #20]
		for (t = first(); t != NULL; t = next(t)) {
    fdee:	f7ff ff4b 	bl	fc88 <first>
    fdf2:	4684      	mov	ip, r0
    fdf4:	f1bc 0f00 	cmp.w	ip, #0
    fdf8:	d0c9      	beq.n	fd8e <z_add_timeout+0x76>
			if (t->dticks > to->dticks) {
    fdfa:	e9dc 0104 	ldrd	r0, r1, [ip, #16]
    fdfe:	e9da 2304 	ldrd	r2, r3, [sl, #16]
    fe02:	e9cd 2300 	strd	r2, r3, [sp]
    fe06:	4282      	cmp	r2, r0
    fe08:	418b      	sbcs	r3, r1
    fe0a:	dbad      	blt.n	fd68 <z_add_timeout+0x50>
			to->dticks -= t->dticks;
    fe0c:	9b00      	ldr	r3, [sp, #0]
    fe0e:	1a1a      	subs	r2, r3, r0
    fe10:	9b01      	ldr	r3, [sp, #4]
    fe12:	eb63 0301 	sbc.w	r3, r3, r1
    fe16:	f8ca 2010 	str.w	r2, [sl, #16]
    fe1a:	f8ca 3014 	str.w	r3, [sl, #20]
		for (t = first(); t != NULL; t = next(t)) {
    fe1e:	4660      	mov	r0, ip
    fe20:	f7ff ff3c 	bl	fc9c <next>
    fe24:	4684      	mov	ip, r0
    fe26:	e7e5      	b.n	fdf4 <z_add_timeout+0xdc>
	sys_dnode_t *const tail = list->tail;
    fe28:	4b0e      	ldr	r3, [pc, #56]	; (fe64 <z_add_timeout+0x14c>)
    fe2a:	685a      	ldr	r2, [r3, #4]
	node->next = list;
    fe2c:	f8ca 3000 	str.w	r3, [sl]
	node->prev = tail;
    fe30:	f8ca 2004 	str.w	r2, [sl, #4]
	tail->next = node;
    fe34:	f8c2 a000 	str.w	sl, [r2]
	list->tail = node;
    fe38:	f8c3 a004 	str.w	sl, [r3, #4]
}
    fe3c:	e7aa      	b.n	fd94 <z_add_timeout+0x7c>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    fe3e:	f7ff ff45 	bl	fccc <next_timeout>

			if (next_time == 0 ||
    fe42:	4603      	mov	r3, r0
    fe44:	b118      	cbz	r0, fe4e <z_add_timeout+0x136>
			    _current_cpu->slice_ticks != next_time) {
    fe46:	4a08      	ldr	r2, [pc, #32]	; (fe68 <z_add_timeout+0x150>)
    fe48:	6912      	ldr	r2, [r2, #16]
			if (next_time == 0 ||
    fe4a:	4282      	cmp	r2, r0
    fe4c:	d0a6      	beq.n	fd9c <z_add_timeout+0x84>
				sys_clock_set_timeout(next_time, false);
    fe4e:	2100      	movs	r1, #0
    fe50:	4618      	mov	r0, r3
    fe52:	f7f5 fdcf 	bl	59f4 <sys_clock_set_timeout>
    fe56:	e7a1      	b.n	fd9c <z_add_timeout+0x84>
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    fe58:	b003      	add	sp, #12
    fe5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fe5e:	bf00      	nop
    fe60:	200068f0 	.word	0x200068f0
    fe64:	20000090 	.word	0x20000090
    fe68:	200078ac 	.word	0x200078ac

0000fe6c <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    fe6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    fe6e:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    fe70:	f7ff fc04 	bl	f67c <z_time_slice>
	__asm__ volatile(
    fe74:	f04f 0320 	mov.w	r3, #32
    fe78:	f3ef 8511 	mrs	r5, BASEPRI
    fe7c:	f383 8812 	msr	BASEPRI_MAX, r3
    fe80:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    fe84:	4b28      	ldr	r3, [pc, #160]	; (ff28 <sys_clock_announce+0xbc>)
    fe86:	601c      	str	r4, [r3, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
    fe88:	f7ff fefe 	bl	fc88 <first>
    fe8c:	4604      	mov	r4, r0
    fe8e:	b350      	cbz	r0, fee6 <sys_clock_announce+0x7a>
    fe90:	e9d0 6704 	ldrd	r6, r7, [r0, #16]
    fe94:	4b24      	ldr	r3, [pc, #144]	; (ff28 <sys_clock_announce+0xbc>)
    fe96:	681b      	ldr	r3, [r3, #0]
    fe98:	17d9      	asrs	r1, r3, #31
    fe9a:	42b3      	cmp	r3, r6
    fe9c:	eb71 0207 	sbcs.w	r2, r1, r7
    fea0:	db21      	blt.n	fee6 <sys_clock_announce+0x7a>
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    fea2:	4a22      	ldr	r2, [pc, #136]	; (ff2c <sys_clock_announce+0xc0>)
    fea4:	e9d2 0100 	ldrd	r0, r1, [r2]
    fea8:	1980      	adds	r0, r0, r6
    feaa:	eb41 71e6 	adc.w	r1, r1, r6, asr #31
    feae:	e9c2 0100 	strd	r0, r1, [r2]
		announce_remaining -= dt;
    feb2:	1b9b      	subs	r3, r3, r6
    feb4:	4a1c      	ldr	r2, [pc, #112]	; (ff28 <sys_clock_announce+0xbc>)
    feb6:	6013      	str	r3, [r2, #0]
		t->dticks = 0;
    feb8:	2200      	movs	r2, #0
    feba:	2300      	movs	r3, #0
    febc:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    fec0:	4620      	mov	r0, r4
    fec2:	f006 f804 	bl	15ece <remove_timeout>
	__asm__ volatile(
    fec6:	f385 8811 	msr	BASEPRI, r5
    feca:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&timeout_lock, key);
		t->fn(t);
    fece:	68a3      	ldr	r3, [r4, #8]
    fed0:	4620      	mov	r0, r4
    fed2:	4798      	blx	r3
	__asm__ volatile(
    fed4:	f04f 0320 	mov.w	r3, #32
    fed8:	f3ef 8511 	mrs	r5, BASEPRI
    fedc:	f383 8812 	msr	BASEPRI_MAX, r3
    fee0:	f3bf 8f6f 	isb	sy
    fee4:	e7d0      	b.n	fe88 <sys_clock_announce+0x1c>
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
    fee6:	b144      	cbz	r4, fefa <sys_clock_announce+0x8e>
		first()->dticks -= announce_remaining;
    fee8:	4b0f      	ldr	r3, [pc, #60]	; (ff28 <sys_clock_announce+0xbc>)
    feea:	6819      	ldr	r1, [r3, #0]
    feec:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
    fef0:	1a52      	subs	r2, r2, r1
    fef2:	eb63 73e1 	sbc.w	r3, r3, r1, asr #31
    fef6:	e9c4 2304 	strd	r2, r3, [r4, #16]
	}

	curr_tick += announce_remaining;
    fefa:	480c      	ldr	r0, [pc, #48]	; (ff2c <sys_clock_announce+0xc0>)
    fefc:	490a      	ldr	r1, [pc, #40]	; (ff28 <sys_clock_announce+0xbc>)
    fefe:	680c      	ldr	r4, [r1, #0]
    ff00:	e9d0 2300 	ldrd	r2, r3, [r0]
    ff04:	1912      	adds	r2, r2, r4
    ff06:	eb43 73e4 	adc.w	r3, r3, r4, asr #31
    ff0a:	e9c0 2300 	strd	r2, r3, [r0]
	announce_remaining = 0;
    ff0e:	2400      	movs	r4, #0
    ff10:	600c      	str	r4, [r1, #0]

	sys_clock_set_timeout(next_timeout(), false);
    ff12:	f7ff fedb 	bl	fccc <next_timeout>
    ff16:	4621      	mov	r1, r4
    ff18:	f7f5 fd6c 	bl	59f4 <sys_clock_set_timeout>
	__asm__ volatile(
    ff1c:	f385 8811 	msr	BASEPRI, r5
    ff20:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    ff24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ff26:	bf00      	nop
    ff28:	200078f0 	.word	0x200078f0
    ff2c:	200068f0 	.word	0x200068f0

0000ff30 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    ff30:	b510      	push	{r4, lr}
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
    ff32:	2100      	movs	r1, #0
	__asm__ volatile(
    ff34:	f04f 0320 	mov.w	r3, #32
    ff38:	f3ef 8411 	mrs	r4, BASEPRI
    ff3c:	f383 8812 	msr	BASEPRI_MAX, r3
    ff40:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;
    ff44:	2200      	movs	r2, #0
    ff46:	2300      	movs	r3, #0
	LOCKED(&timeout_lock) {
    ff48:	b969      	cbnz	r1, ff66 <sys_clock_tick_get+0x36>
		t = curr_tick + sys_clock_elapsed();
    ff4a:	f7f5 fd87 	bl	5a5c <sys_clock_elapsed>
    ff4e:	4b07      	ldr	r3, [pc, #28]	; (ff6c <sys_clock_tick_get+0x3c>)
    ff50:	e9d3 2300 	ldrd	r2, r3, [r3]
    ff54:	1812      	adds	r2, r2, r0
    ff56:	f143 0300 	adc.w	r3, r3, #0
	__asm__ volatile(
    ff5a:	f384 8811 	msr	BASEPRI, r4
    ff5e:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    ff62:	2101      	movs	r1, #1
    ff64:	e7f0      	b.n	ff48 <sys_clock_tick_get+0x18>
	}
	return t;
}
    ff66:	4610      	mov	r0, r2
    ff68:	4619      	mov	r1, r3
    ff6a:	bd10      	pop	{r4, pc}
    ff6c:	200068f0 	.word	0x200068f0

0000ff70 <boot_banner>:
#define BOOT_DELAY_BANNER ""
#endif

#if defined(CONFIG_BOOT_DELAY) || CONFIG_BOOT_DELAY > 0
void boot_banner(void)
{
    ff70:	b508      	push	{r3, lr}
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    ff72:	4a03      	ldr	r2, [pc, #12]	; (ff80 <boot_banner+0x10>)
    ff74:	4903      	ldr	r1, [pc, #12]	; (ff84 <boot_banner+0x14>)
    ff76:	4804      	ldr	r0, [pc, #16]	; (ff88 <boot_banner+0x18>)
    ff78:	f001 fed5 	bl	11d26 <printk>
#else
	printk("*** Booting Zephyr OS version %s %s ***\n",
	       KERNEL_VERSION_STRING, BOOT_DELAY_BANNER);
#endif
#endif
}
    ff7c:	bd08      	pop	{r3, pc}
    ff7e:	bf00      	nop
    ff80:	00017260 	.word	0x00017260
    ff84:	00027674 	.word	0x00027674
    ff88:	00027690 	.word	0x00027690

0000ff8c <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(const struct device *unused)
{
    ff8c:	b510      	push	{r4, lr}
	ARG_UNUSED(unused);
	STRUCT_SECTION_FOREACH(k_heap, h) {
    ff8e:	4c06      	ldr	r4, [pc, #24]	; (ffa8 <statics_init+0x1c>)
    ff90:	4b06      	ldr	r3, [pc, #24]	; (ffac <statics_init+0x20>)
    ff92:	429c      	cmp	r4, r3
    ff94:	d206      	bcs.n	ffa4 <statics_init+0x18>
		}

		if (do_clear)
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
    ff96:	68a2      	ldr	r2, [r4, #8]
    ff98:	6861      	ldr	r1, [r4, #4]
    ff9a:	4620      	mov	r0, r4
    ff9c:	f006 f817 	bl	15fce <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
    ffa0:	3418      	adds	r4, #24
    ffa2:	e7f5      	b.n	ff90 <statics_init+0x4>
		}
	}
	return 0;
}
    ffa4:	2000      	movs	r0, #0
    ffa6:	bd10      	pop	{r4, pc}
    ffa8:	200002e4 	.word	0x200002e4
    ffac:	200002e4 	.word	0x200002e4

0000ffb0 <nrf_cc3xx_platform_init_no_rng>:
    ffb0:	b510      	push	{r4, lr}
    ffb2:	4c0a      	ldr	r4, [pc, #40]	; (ffdc <nrf_cc3xx_platform_init_no_rng+0x2c>)
    ffb4:	6823      	ldr	r3, [r4, #0]
    ffb6:	b11b      	cbz	r3, ffc0 <nrf_cc3xx_platform_init_no_rng+0x10>
    ffb8:	2301      	movs	r3, #1
    ffba:	6023      	str	r3, [r4, #0]
    ffbc:	2000      	movs	r0, #0
    ffbe:	bd10      	pop	{r4, pc}
    ffc0:	f000 f8d6 	bl	10170 <CC_LibInitNoRng>
    ffc4:	2800      	cmp	r0, #0
    ffc6:	d0f7      	beq.n	ffb8 <nrf_cc3xx_platform_init_no_rng+0x8>
    ffc8:	3801      	subs	r0, #1
    ffca:	2806      	cmp	r0, #6
    ffcc:	d803      	bhi.n	ffd6 <nrf_cc3xx_platform_init_no_rng+0x26>
    ffce:	4b04      	ldr	r3, [pc, #16]	; (ffe0 <nrf_cc3xx_platform_init_no_rng+0x30>)
    ffd0:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    ffd4:	bd10      	pop	{r4, pc}
    ffd6:	4803      	ldr	r0, [pc, #12]	; (ffe4 <nrf_cc3xx_platform_init_no_rng+0x34>)
    ffd8:	bd10      	pop	{r4, pc}
    ffda:	bf00      	nop
    ffdc:	200078f4 	.word	0x200078f4
    ffe0:	000276b8 	.word	0x000276b8
    ffe4:	ffff8ffe 	.word	0xffff8ffe

0000ffe8 <nrf_cc3xx_platform_abort>:
    ffe8:	f3bf 8f4f 	dsb	sy
    ffec:	4905      	ldr	r1, [pc, #20]	; (10004 <nrf_cc3xx_platform_abort+0x1c>)
    ffee:	4b06      	ldr	r3, [pc, #24]	; (10008 <nrf_cc3xx_platform_abort+0x20>)
    fff0:	68ca      	ldr	r2, [r1, #12]
    fff2:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    fff6:	4313      	orrs	r3, r2
    fff8:	60cb      	str	r3, [r1, #12]
    fffa:	f3bf 8f4f 	dsb	sy
    fffe:	bf00      	nop
   10000:	e7fd      	b.n	fffe <nrf_cc3xx_platform_abort+0x16>
   10002:	bf00      	nop
   10004:	e000ed00 	.word	0xe000ed00
   10008:	05fa0004 	.word	0x05fa0004

0001000c <CC_PalAbort>:
   1000c:	b4f0      	push	{r4, r5, r6, r7}
   1000e:	4f09      	ldr	r7, [pc, #36]	; (10034 <CC_PalAbort+0x28>)
   10010:	4e09      	ldr	r6, [pc, #36]	; (10038 <CC_PalAbort+0x2c>)
   10012:	4c0a      	ldr	r4, [pc, #40]	; (1003c <CC_PalAbort+0x30>)
   10014:	4a0a      	ldr	r2, [pc, #40]	; (10040 <CC_PalAbort+0x34>)
   10016:	4d0b      	ldr	r5, [pc, #44]	; (10044 <CC_PalAbort+0x38>)
   10018:	490b      	ldr	r1, [pc, #44]	; (10048 <CC_PalAbort+0x3c>)
   1001a:	f04f 33fe 	mov.w	r3, #4278124286	; 0xfefefefe
   1001e:	603b      	str	r3, [r7, #0]
   10020:	6852      	ldr	r2, [r2, #4]
   10022:	6033      	str	r3, [r6, #0]
   10024:	6023      	str	r3, [r4, #0]
   10026:	2400      	movs	r4, #0
   10028:	602b      	str	r3, [r5, #0]
   1002a:	f8c1 4500 	str.w	r4, [r1, #1280]	; 0x500
   1002e:	bcf0      	pop	{r4, r5, r6, r7}
   10030:	4710      	bx	r2
   10032:	bf00      	nop
   10034:	5002b400 	.word	0x5002b400
   10038:	5002b404 	.word	0x5002b404
   1003c:	5002b408 	.word	0x5002b408
   10040:	20000098 	.word	0x20000098
   10044:	5002b40c 	.word	0x5002b40c
   10048:	5002a000 	.word	0x5002a000

0001004c <nrf_cc3xx_platform_set_abort>:
   1004c:	e9d0 1200 	ldrd	r1, r2, [r0]
   10050:	4b01      	ldr	r3, [pc, #4]	; (10058 <nrf_cc3xx_platform_set_abort+0xc>)
   10052:	e9c3 1200 	strd	r1, r2, [r3]
   10056:	4770      	bx	lr
   10058:	20000098 	.word	0x20000098

0001005c <mutex_free>:
   1005c:	b510      	push	{r4, lr}
   1005e:	4604      	mov	r4, r0
   10060:	b130      	cbz	r0, 10070 <mutex_free+0x14>
   10062:	6863      	ldr	r3, [r4, #4]
   10064:	06db      	lsls	r3, r3, #27
   10066:	d502      	bpl.n	1006e <mutex_free+0x12>
   10068:	2300      	movs	r3, #0
   1006a:	6023      	str	r3, [r4, #0]
   1006c:	6063      	str	r3, [r4, #4]
   1006e:	bd10      	pop	{r4, pc}
   10070:	4b02      	ldr	r3, [pc, #8]	; (1007c <mutex_free+0x20>)
   10072:	4803      	ldr	r0, [pc, #12]	; (10080 <mutex_free+0x24>)
   10074:	685b      	ldr	r3, [r3, #4]
   10076:	4798      	blx	r3
   10078:	e7f3      	b.n	10062 <mutex_free+0x6>
   1007a:	bf00      	nop
   1007c:	20000098 	.word	0x20000098
   10080:	000276d4 	.word	0x000276d4

00010084 <mutex_unlock>:
   10084:	b168      	cbz	r0, 100a2 <mutex_unlock+0x1e>
   10086:	6843      	ldr	r3, [r0, #4]
   10088:	b13b      	cbz	r3, 1009a <mutex_unlock+0x16>
   1008a:	06db      	lsls	r3, r3, #27
   1008c:	d507      	bpl.n	1009e <mutex_unlock+0x1a>
   1008e:	f3bf 8f5f 	dmb	sy
   10092:	2300      	movs	r3, #0
   10094:	6003      	str	r3, [r0, #0]
   10096:	4618      	mov	r0, r3
   10098:	4770      	bx	lr
   1009a:	4803      	ldr	r0, [pc, #12]	; (100a8 <mutex_unlock+0x24>)
   1009c:	4770      	bx	lr
   1009e:	4803      	ldr	r0, [pc, #12]	; (100ac <mutex_unlock+0x28>)
   100a0:	4770      	bx	lr
   100a2:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
   100a6:	4770      	bx	lr
   100a8:	ffff8fea 	.word	0xffff8fea
   100ac:	ffff8fe9 	.word	0xffff8fe9

000100b0 <mutex_init>:
   100b0:	b510      	push	{r4, lr}
   100b2:	4604      	mov	r4, r0
   100b4:	b120      	cbz	r0, 100c0 <mutex_init+0x10>
   100b6:	2200      	movs	r2, #0
   100b8:	2311      	movs	r3, #17
   100ba:	6022      	str	r2, [r4, #0]
   100bc:	6063      	str	r3, [r4, #4]
   100be:	bd10      	pop	{r4, pc}
   100c0:	4801      	ldr	r0, [pc, #4]	; (100c8 <mutex_init+0x18>)
   100c2:	f7ff ffa3 	bl	1000c <CC_PalAbort>
   100c6:	e7f6      	b.n	100b6 <mutex_init+0x6>
   100c8:	000276fc 	.word	0x000276fc

000100cc <mutex_lock>:
   100cc:	b1c0      	cbz	r0, 10100 <mutex_lock+0x34>
   100ce:	6843      	ldr	r3, [r0, #4]
   100d0:	b1a3      	cbz	r3, 100fc <mutex_lock+0x30>
   100d2:	06db      	lsls	r3, r3, #27
   100d4:	d510      	bpl.n	100f8 <mutex_lock+0x2c>
   100d6:	2201      	movs	r2, #1
   100d8:	f3bf 8f5b 	dmb	ish
   100dc:	e850 3f00 	ldrex	r3, [r0]
   100e0:	e840 2100 	strex	r1, r2, [r0]
   100e4:	2900      	cmp	r1, #0
   100e6:	d1f9      	bne.n	100dc <mutex_lock+0x10>
   100e8:	f3bf 8f5b 	dmb	ish
   100ec:	2b01      	cmp	r3, #1
   100ee:	d0f3      	beq.n	100d8 <mutex_lock+0xc>
   100f0:	f3bf 8f5f 	dmb	sy
   100f4:	2000      	movs	r0, #0
   100f6:	4770      	bx	lr
   100f8:	4803      	ldr	r0, [pc, #12]	; (10108 <mutex_lock+0x3c>)
   100fa:	4770      	bx	lr
   100fc:	4803      	ldr	r0, [pc, #12]	; (1010c <mutex_lock+0x40>)
   100fe:	4770      	bx	lr
   10100:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
   10104:	4770      	bx	lr
   10106:	bf00      	nop
   10108:	ffff8fe9 	.word	0xffff8fe9
   1010c:	ffff8fea 	.word	0xffff8fea

00010110 <nrf_cc3xx_platform_set_mutexes>:
   10110:	b570      	push	{r4, r5, r6, lr}
   10112:	e9d0 2300 	ldrd	r2, r3, [r0]
   10116:	4c13      	ldr	r4, [pc, #76]	; (10164 <nrf_cc3xx_platform_set_mutexes+0x54>)
   10118:	4d13      	ldr	r5, [pc, #76]	; (10168 <nrf_cc3xx_platform_set_mutexes+0x58>)
   1011a:	e9c4 2300 	strd	r2, r3, [r4]
   1011e:	e9d0 6302 	ldrd	r6, r3, [r0, #8]
   10122:	e9c4 6302 	strd	r6, r3, [r4, #8]
   10126:	4b11      	ldr	r3, [pc, #68]	; (1016c <nrf_cc3xx_platform_set_mutexes+0x5c>)
   10128:	6808      	ldr	r0, [r1, #0]
   1012a:	6018      	str	r0, [r3, #0]
   1012c:	6848      	ldr	r0, [r1, #4]
   1012e:	6058      	str	r0, [r3, #4]
   10130:	6888      	ldr	r0, [r1, #8]
   10132:	6098      	str	r0, [r3, #8]
   10134:	e9d1 6003 	ldrd	r6, r0, [r1, #12]
   10138:	f8d5 1114 	ldr.w	r1, [r5, #276]	; 0x114
   1013c:	60de      	str	r6, [r3, #12]
   1013e:	6118      	str	r0, [r3, #16]
   10140:	06cb      	lsls	r3, r1, #27
   10142:	d50d      	bpl.n	10160 <nrf_cc3xx_platform_set_mutexes+0x50>
   10144:	2300      	movs	r3, #0
   10146:	e9c5 3344 	strd	r3, r3, [r5, #272]	; 0x110
   1014a:	e9c5 336d 	strd	r3, r3, [r5, #436]	; 0x1b4
   1014e:	f505 7088 	add.w	r0, r5, #272	; 0x110
   10152:	4790      	blx	r2
   10154:	6823      	ldr	r3, [r4, #0]
   10156:	f505 70da 	add.w	r0, r5, #436	; 0x1b4
   1015a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   1015e:	4718      	bx	r3
   10160:	bd70      	pop	{r4, r5, r6, pc}
   10162:	bf00      	nop
   10164:	200000a8 	.word	0x200000a8
   10168:	2000791c 	.word	0x2000791c
   1016c:	200000b8 	.word	0x200000b8

00010170 <CC_LibInitNoRng>:
   10170:	b510      	push	{r4, lr}
   10172:	f000 f833 	bl	101dc <CC_HalInit>
   10176:	b120      	cbz	r0, 10182 <CC_LibInitNoRng+0x12>
   10178:	2403      	movs	r4, #3
   1017a:	f000 f867 	bl	1024c <CC_PalTerminate>
   1017e:	4620      	mov	r0, r4
   10180:	bd10      	pop	{r4, pc}
   10182:	f000 f835 	bl	101f0 <CC_PalInit>
   10186:	b990      	cbnz	r0, 101ae <CC_LibInitNoRng+0x3e>
   10188:	f000 f8b0 	bl	102ec <CC_PalPowerSaveModeSelect>
   1018c:	b990      	cbnz	r0, 101b4 <CC_LibInitNoRng+0x44>
   1018e:	4b0f      	ldr	r3, [pc, #60]	; (101cc <CC_LibInitNoRng+0x5c>)
   10190:	681b      	ldr	r3, [r3, #0]
   10192:	0e1b      	lsrs	r3, r3, #24
   10194:	2bf0      	cmp	r3, #240	; 0xf0
   10196:	d108      	bne.n	101aa <CC_LibInitNoRng+0x3a>
   10198:	4a0d      	ldr	r2, [pc, #52]	; (101d0 <CC_LibInitNoRng+0x60>)
   1019a:	4b0e      	ldr	r3, [pc, #56]	; (101d4 <CC_LibInitNoRng+0x64>)
   1019c:	6812      	ldr	r2, [r2, #0]
   1019e:	429a      	cmp	r2, r3
   101a0:	d00a      	beq.n	101b8 <CC_LibInitNoRng+0x48>
   101a2:	2407      	movs	r4, #7
   101a4:	f000 f81c 	bl	101e0 <CC_HalTerminate>
   101a8:	e7e7      	b.n	1017a <CC_LibInitNoRng+0xa>
   101aa:	2406      	movs	r4, #6
   101ac:	e7fa      	b.n	101a4 <CC_LibInitNoRng+0x34>
   101ae:	2404      	movs	r4, #4
   101b0:	4620      	mov	r0, r4
   101b2:	bd10      	pop	{r4, pc}
   101b4:	2400      	movs	r4, #0
   101b6:	e7f5      	b.n	101a4 <CC_LibInitNoRng+0x34>
   101b8:	2001      	movs	r0, #1
   101ba:	f000 f897 	bl	102ec <CC_PalPowerSaveModeSelect>
   101be:	4604      	mov	r4, r0
   101c0:	2800      	cmp	r0, #0
   101c2:	d1f7      	bne.n	101b4 <CC_LibInitNoRng+0x44>
   101c4:	4b04      	ldr	r3, [pc, #16]	; (101d8 <CC_LibInitNoRng+0x68>)
   101c6:	6018      	str	r0, [r3, #0]
   101c8:	e7d9      	b.n	1017e <CC_LibInitNoRng+0xe>
   101ca:	bf00      	nop
   101cc:	5002b928 	.word	0x5002b928
   101d0:	5002ba24 	.word	0x5002ba24
   101d4:	20e00000 	.word	0x20e00000
   101d8:	5002ba0c 	.word	0x5002ba0c

000101dc <CC_HalInit>:
   101dc:	2000      	movs	r0, #0
   101de:	4770      	bx	lr

000101e0 <CC_HalTerminate>:
   101e0:	2000      	movs	r0, #0
   101e2:	4770      	bx	lr

000101e4 <CC_HalMaskInterrupt>:
   101e4:	4b01      	ldr	r3, [pc, #4]	; (101ec <CC_HalMaskInterrupt+0x8>)
   101e6:	6018      	str	r0, [r3, #0]
   101e8:	4770      	bx	lr
   101ea:	bf00      	nop
   101ec:	5002ba04 	.word	0x5002ba04

000101f0 <CC_PalInit>:
   101f0:	b510      	push	{r4, lr}
   101f2:	4811      	ldr	r0, [pc, #68]	; (10238 <CC_PalInit+0x48>)
   101f4:	f000 f848 	bl	10288 <CC_PalMutexCreate>
   101f8:	b100      	cbz	r0, 101fc <CC_PalInit+0xc>
   101fa:	bd10      	pop	{r4, pc}
   101fc:	480f      	ldr	r0, [pc, #60]	; (1023c <CC_PalInit+0x4c>)
   101fe:	f000 f843 	bl	10288 <CC_PalMutexCreate>
   10202:	2800      	cmp	r0, #0
   10204:	d1f9      	bne.n	101fa <CC_PalInit+0xa>
   10206:	4c0e      	ldr	r4, [pc, #56]	; (10240 <CC_PalInit+0x50>)
   10208:	4620      	mov	r0, r4
   1020a:	f000 f83d 	bl	10288 <CC_PalMutexCreate>
   1020e:	2800      	cmp	r0, #0
   10210:	d1f3      	bne.n	101fa <CC_PalInit+0xa>
   10212:	4b0c      	ldr	r3, [pc, #48]	; (10244 <CC_PalInit+0x54>)
   10214:	480c      	ldr	r0, [pc, #48]	; (10248 <CC_PalInit+0x58>)
   10216:	601c      	str	r4, [r3, #0]
   10218:	f000 f836 	bl	10288 <CC_PalMutexCreate>
   1021c:	4601      	mov	r1, r0
   1021e:	2800      	cmp	r0, #0
   10220:	d1eb      	bne.n	101fa <CC_PalInit+0xa>
   10222:	f000 f82d 	bl	10280 <CC_PalDmaInit>
   10226:	4604      	mov	r4, r0
   10228:	b108      	cbz	r0, 1022e <CC_PalInit+0x3e>
   1022a:	4620      	mov	r0, r4
   1022c:	bd10      	pop	{r4, pc}
   1022e:	f000 f83f 	bl	102b0 <CC_PalPowerSaveModeInit>
   10232:	4620      	mov	r0, r4
   10234:	e7fa      	b.n	1022c <CC_PalInit+0x3c>
   10236:	bf00      	nop
   10238:	200000f0 	.word	0x200000f0
   1023c:	200000e4 	.word	0x200000e4
   10240:	200000ec 	.word	0x200000ec
   10244:	200000f4 	.word	0x200000f4
   10248:	200000e8 	.word	0x200000e8

0001024c <CC_PalTerminate>:
   1024c:	b508      	push	{r3, lr}
   1024e:	4808      	ldr	r0, [pc, #32]	; (10270 <CC_PalTerminate+0x24>)
   10250:	f000 f824 	bl	1029c <CC_PalMutexDestroy>
   10254:	4807      	ldr	r0, [pc, #28]	; (10274 <CC_PalTerminate+0x28>)
   10256:	f000 f821 	bl	1029c <CC_PalMutexDestroy>
   1025a:	4807      	ldr	r0, [pc, #28]	; (10278 <CC_PalTerminate+0x2c>)
   1025c:	f000 f81e 	bl	1029c <CC_PalMutexDestroy>
   10260:	4806      	ldr	r0, [pc, #24]	; (1027c <CC_PalTerminate+0x30>)
   10262:	f000 f81b 	bl	1029c <CC_PalMutexDestroy>
   10266:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   1026a:	f000 b80b 	b.w	10284 <CC_PalDmaTerminate>
   1026e:	bf00      	nop
   10270:	200000f0 	.word	0x200000f0
   10274:	200000e4 	.word	0x200000e4
   10278:	200000ec 	.word	0x200000ec
   1027c:	200000e8 	.word	0x200000e8

00010280 <CC_PalDmaInit>:
   10280:	2000      	movs	r0, #0
   10282:	4770      	bx	lr

00010284 <CC_PalDmaTerminate>:
   10284:	4770      	bx	lr
   10286:	bf00      	nop

00010288 <CC_PalMutexCreate>:
   10288:	b508      	push	{r3, lr}
   1028a:	4b03      	ldr	r3, [pc, #12]	; (10298 <CC_PalMutexCreate+0x10>)
   1028c:	6802      	ldr	r2, [r0, #0]
   1028e:	681b      	ldr	r3, [r3, #0]
   10290:	6810      	ldr	r0, [r2, #0]
   10292:	4798      	blx	r3
   10294:	2000      	movs	r0, #0
   10296:	bd08      	pop	{r3, pc}
   10298:	200000a8 	.word	0x200000a8

0001029c <CC_PalMutexDestroy>:
   1029c:	b508      	push	{r3, lr}
   1029e:	4b03      	ldr	r3, [pc, #12]	; (102ac <CC_PalMutexDestroy+0x10>)
   102a0:	6802      	ldr	r2, [r0, #0]
   102a2:	685b      	ldr	r3, [r3, #4]
   102a4:	6810      	ldr	r0, [r2, #0]
   102a6:	4798      	blx	r3
   102a8:	2000      	movs	r0, #0
   102aa:	bd08      	pop	{r3, pc}
   102ac:	200000a8 	.word	0x200000a8

000102b0 <CC_PalPowerSaveModeInit>:
   102b0:	b570      	push	{r4, r5, r6, lr}
   102b2:	4c09      	ldr	r4, [pc, #36]	; (102d8 <CC_PalPowerSaveModeInit+0x28>)
   102b4:	4d09      	ldr	r5, [pc, #36]	; (102dc <CC_PalPowerSaveModeInit+0x2c>)
   102b6:	6920      	ldr	r0, [r4, #16]
   102b8:	68ab      	ldr	r3, [r5, #8]
   102ba:	4798      	blx	r3
   102bc:	b118      	cbz	r0, 102c6 <CC_PalPowerSaveModeInit+0x16>
   102be:	4b08      	ldr	r3, [pc, #32]	; (102e0 <CC_PalPowerSaveModeInit+0x30>)
   102c0:	4808      	ldr	r0, [pc, #32]	; (102e4 <CC_PalPowerSaveModeInit+0x34>)
   102c2:	685b      	ldr	r3, [r3, #4]
   102c4:	4798      	blx	r3
   102c6:	4a08      	ldr	r2, [pc, #32]	; (102e8 <CC_PalPowerSaveModeInit+0x38>)
   102c8:	68eb      	ldr	r3, [r5, #12]
   102ca:	6920      	ldr	r0, [r4, #16]
   102cc:	2100      	movs	r1, #0
   102ce:	6011      	str	r1, [r2, #0]
   102d0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   102d4:	4718      	bx	r3
   102d6:	bf00      	nop
   102d8:	200000b8 	.word	0x200000b8
   102dc:	200000a8 	.word	0x200000a8
   102e0:	20000098 	.word	0x20000098
   102e4:	00027720 	.word	0x00027720
   102e8:	20007908 	.word	0x20007908

000102ec <CC_PalPowerSaveModeSelect>:
   102ec:	b570      	push	{r4, r5, r6, lr}
   102ee:	4d1a      	ldr	r5, [pc, #104]	; (10358 <CC_PalPowerSaveModeSelect+0x6c>)
   102f0:	4e1a      	ldr	r6, [pc, #104]	; (1035c <CC_PalPowerSaveModeSelect+0x70>)
   102f2:	4604      	mov	r4, r0
   102f4:	68b2      	ldr	r2, [r6, #8]
   102f6:	6928      	ldr	r0, [r5, #16]
   102f8:	4790      	blx	r2
   102fa:	b9f0      	cbnz	r0, 1033a <CC_PalPowerSaveModeSelect+0x4e>
   102fc:	b15c      	cbz	r4, 10316 <CC_PalPowerSaveModeSelect+0x2a>
   102fe:	4c18      	ldr	r4, [pc, #96]	; (10360 <CC_PalPowerSaveModeSelect+0x74>)
   10300:	6823      	ldr	r3, [r4, #0]
   10302:	b1ab      	cbz	r3, 10330 <CC_PalPowerSaveModeSelect+0x44>
   10304:	2b01      	cmp	r3, #1
   10306:	d01a      	beq.n	1033e <CC_PalPowerSaveModeSelect+0x52>
   10308:	3b01      	subs	r3, #1
   1030a:	6023      	str	r3, [r4, #0]
   1030c:	6928      	ldr	r0, [r5, #16]
   1030e:	68f3      	ldr	r3, [r6, #12]
   10310:	4798      	blx	r3
   10312:	2000      	movs	r0, #0
   10314:	bd70      	pop	{r4, r5, r6, pc}
   10316:	4c12      	ldr	r4, [pc, #72]	; (10360 <CC_PalPowerSaveModeSelect+0x74>)
   10318:	6821      	ldr	r1, [r4, #0]
   1031a:	b939      	cbnz	r1, 1032c <CC_PalPowerSaveModeSelect+0x40>
   1031c:	4b11      	ldr	r3, [pc, #68]	; (10364 <CC_PalPowerSaveModeSelect+0x78>)
   1031e:	4a12      	ldr	r2, [pc, #72]	; (10368 <CC_PalPowerSaveModeSelect+0x7c>)
   10320:	2001      	movs	r0, #1
   10322:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
   10326:	6813      	ldr	r3, [r2, #0]
   10328:	2b00      	cmp	r3, #0
   1032a:	d1fc      	bne.n	10326 <CC_PalPowerSaveModeSelect+0x3a>
   1032c:	3101      	adds	r1, #1
   1032e:	6021      	str	r1, [r4, #0]
   10330:	68f3      	ldr	r3, [r6, #12]
   10332:	6928      	ldr	r0, [r5, #16]
   10334:	4798      	blx	r3
   10336:	2000      	movs	r0, #0
   10338:	bd70      	pop	{r4, r5, r6, pc}
   1033a:	480c      	ldr	r0, [pc, #48]	; (1036c <CC_PalPowerSaveModeSelect+0x80>)
   1033c:	bd70      	pop	{r4, r5, r6, pc}
   1033e:	4a0a      	ldr	r2, [pc, #40]	; (10368 <CC_PalPowerSaveModeSelect+0x7c>)
   10340:	6813      	ldr	r3, [r2, #0]
   10342:	2b00      	cmp	r3, #0
   10344:	d1fc      	bne.n	10340 <CC_PalPowerSaveModeSelect+0x54>
   10346:	4a07      	ldr	r2, [pc, #28]	; (10364 <CC_PalPowerSaveModeSelect+0x78>)
   10348:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
   1034c:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
   10350:	f7ff ff48 	bl	101e4 <CC_HalMaskInterrupt>
   10354:	6823      	ldr	r3, [r4, #0]
   10356:	e7d7      	b.n	10308 <CC_PalPowerSaveModeSelect+0x1c>
   10358:	200000b8 	.word	0x200000b8
   1035c:	200000a8 	.word	0x200000a8
   10360:	20007908 	.word	0x20007908
   10364:	5002a000 	.word	0x5002a000
   10368:	5002b910 	.word	0x5002b910
   1036c:	ffff8fe9 	.word	0xffff8fe9

00010370 <_ZSt15get_new_handlerv>:
   10370:	4b02      	ldr	r3, [pc, #8]	; (1037c <_ZSt15get_new_handlerv+0xc>)
   10372:	6818      	ldr	r0, [r3, #0]
   10374:	f3bf 8f5b 	dmb	ish
   10378:	4770      	bx	lr
   1037a:	bf00      	nop
   1037c:	2000790c 	.word	0x2000790c

00010380 <frexp>:
   10380:	f8df c064 	ldr.w	ip, [pc, #100]	; 103e8 <frexp+0x68>
   10384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10386:	4617      	mov	r7, r2
   10388:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   1038c:	2200      	movs	r2, #0
   1038e:	4563      	cmp	r3, ip
   10390:	4604      	mov	r4, r0
   10392:	460d      	mov	r5, r1
   10394:	603a      	str	r2, [r7, #0]
   10396:	dc22      	bgt.n	103de <frexp+0x5e>
   10398:	4684      	mov	ip, r0
   1039a:	ea53 0c0c 	orrs.w	ip, r3, ip
   1039e:	d01e      	beq.n	103de <frexp+0x5e>
   103a0:	f8df c048 	ldr.w	ip, [pc, #72]	; 103ec <frexp+0x6c>
   103a4:	ea01 0c0c 	and.w	ip, r1, ip
   103a8:	460e      	mov	r6, r1
   103aa:	f1bc 0f00 	cmp.w	ip, #0
   103ae:	d109      	bne.n	103c4 <frexp+0x44>
   103b0:	4b0c      	ldr	r3, [pc, #48]	; (103e4 <frexp+0x64>)
   103b2:	2200      	movs	r2, #0
   103b4:	f7f0 f8b0 	bl	518 <__aeabi_dmul>
   103b8:	f06f 0235 	mvn.w	r2, #53	; 0x35
   103bc:	4604      	mov	r4, r0
   103be:	460e      	mov	r6, r1
   103c0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   103c4:	f026 46ff 	bic.w	r6, r6, #2139095040	; 0x7f800000
   103c8:	151b      	asrs	r3, r3, #20
   103ca:	f426 06e0 	bic.w	r6, r6, #7340032	; 0x700000
   103ce:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
   103d2:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
   103d6:	4413      	add	r3, r2
   103d8:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
   103dc:	603b      	str	r3, [r7, #0]
   103de:	4620      	mov	r0, r4
   103e0:	4629      	mov	r1, r5
   103e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   103e4:	43500000 	.word	0x43500000
   103e8:	7fefffff 	.word	0x7fefffff
   103ec:	7ff00000 	.word	0x7ff00000

000103f0 <round>:
   103f0:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
   103f4:	f3c1 570a 	ubfx	r7, r1, #20, #11
   103f8:	f2a7 34ff 	subw	r4, r7, #1023	; 0x3ff
   103fc:	2c13      	cmp	r4, #19
   103fe:	460b      	mov	r3, r1
   10400:	460d      	mov	r5, r1
   10402:	4602      	mov	r2, r0
   10404:	dc0f      	bgt.n	10426 <round+0x36>
   10406:	2c00      	cmp	r4, #0
   10408:	db2a      	blt.n	10460 <round+0x70>
   1040a:	491d      	ldr	r1, [pc, #116]	; (10480 <round+0x90>)
   1040c:	4121      	asrs	r1, r4
   1040e:	ea03 0001 	and.w	r0, r3, r1
   10412:	4310      	orrs	r0, r2
   10414:	d02f      	beq.n	10476 <round+0x86>
   10416:	f44f 2300 	mov.w	r3, #524288	; 0x80000
   1041a:	4123      	asrs	r3, r4
   1041c:	441d      	add	r5, r3
   1041e:	ea25 0501 	bic.w	r5, r5, r1
   10422:	2300      	movs	r3, #0
   10424:	e025      	b.n	10472 <round+0x82>
   10426:	2c33      	cmp	r4, #51	; 0x33
   10428:	dd07      	ble.n	1043a <round+0x4a>
   1042a:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
   1042e:	d122      	bne.n	10476 <round+0x86>
   10430:	f7ef febc 	bl	1ac <__adddf3>
   10434:	4602      	mov	r2, r0
   10436:	460b      	mov	r3, r1
   10438:	e01d      	b.n	10476 <round+0x86>
   1043a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
   1043e:	f04f 31ff 	mov.w	r1, #4294967295
   10442:	fa21 f707 	lsr.w	r7, r1, r7
   10446:	4238      	tst	r0, r7
   10448:	d015      	beq.n	10476 <round+0x86>
   1044a:	2201      	movs	r2, #1
   1044c:	f1c4 0333 	rsb	r3, r4, #51	; 0x33
   10450:	fa02 f303 	lsl.w	r3, r2, r3
   10454:	18c3      	adds	r3, r0, r3
   10456:	bf28      	it	cs
   10458:	18ad      	addcs	r5, r5, r2
   1045a:	ea23 0307 	bic.w	r3, r3, r7
   1045e:	e008      	b.n	10472 <round+0x82>
   10460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   10464:	3401      	adds	r4, #1
   10466:	bf04      	itt	eq
   10468:	f045 557f 	orreq.w	r5, r5, #1069547520	; 0x3fc00000
   1046c:	f445 1540 	orreq.w	r5, r5, #3145728	; 0x300000
   10470:	2300      	movs	r3, #0
   10472:	461a      	mov	r2, r3
   10474:	462b      	mov	r3, r5
   10476:	4610      	mov	r0, r2
   10478:	4619      	mov	r1, r3
   1047a:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
   1047e:	bf00      	nop
   10480:	000fffff 	.word	0x000fffff

00010484 <expf>:
   10484:	b5f0      	push	{r4, r5, r6, r7, lr}
   10486:	4e33      	ldr	r6, [pc, #204]	; (10554 <expf+0xd0>)
   10488:	b08b      	sub	sp, #44	; 0x2c
   1048a:	4605      	mov	r5, r0
   1048c:	f000 f86e 	bl	1056c <__ieee754_expf>
   10490:	f996 3000 	ldrsb.w	r3, [r6]
   10494:	3301      	adds	r3, #1
   10496:	4604      	mov	r4, r0
   10498:	d00f      	beq.n	104ba <expf+0x36>
   1049a:	4628      	mov	r0, r5
   1049c:	f000 f984 	bl	107a8 <finitef>
   104a0:	b158      	cbz	r0, 104ba <expf+0x36>
   104a2:	492d      	ldr	r1, [pc, #180]	; (10558 <expf+0xd4>)
   104a4:	4628      	mov	r0, r5
   104a6:	f7f0 fe13 	bl	10d0 <__aeabi_fcmpgt>
   104aa:	4607      	mov	r7, r0
   104ac:	2800      	cmp	r0, #0
   104ae:	d135      	bne.n	1051c <expf+0x98>
   104b0:	492a      	ldr	r1, [pc, #168]	; (1055c <expf+0xd8>)
   104b2:	4628      	mov	r0, r5
   104b4:	f7f0 fdee 	bl	1094 <__aeabi_fcmplt>
   104b8:	b910      	cbnz	r0, 104c0 <expf+0x3c>
   104ba:	4620      	mov	r0, r4
   104bc:	b00b      	add	sp, #44	; 0x2c
   104be:	bdf0      	pop	{r4, r5, r6, r7, pc}
   104c0:	4b27      	ldr	r3, [pc, #156]	; (10560 <expf+0xdc>)
   104c2:	9708      	str	r7, [sp, #32]
   104c4:	4628      	mov	r0, r5
   104c6:	2204      	movs	r2, #4
   104c8:	e9cd 2300 	strd	r2, r3, [sp]
   104cc:	f7ef ffcc 	bl	468 <__aeabi_f2d>
   104d0:	f996 3000 	ldrsb.w	r3, [r6]
   104d4:	2400      	movs	r4, #0
   104d6:	2500      	movs	r5, #0
   104d8:	2b02      	cmp	r3, #2
   104da:	e9cd 0104 	strd	r0, r1, [sp, #16]
   104de:	e9cd 0102 	strd	r0, r1, [sp, #8]
   104e2:	e9cd 4506 	strd	r4, r5, [sp, #24]
   104e6:	d014      	beq.n	10512 <expf+0x8e>
   104e8:	4668      	mov	r0, sp
   104ea:	f000 f95b 	bl	107a4 <matherr>
   104ee:	b180      	cbz	r0, 10512 <expf+0x8e>
   104f0:	9b08      	ldr	r3, [sp, #32]
   104f2:	2b00      	cmp	r3, #0
   104f4:	d129      	bne.n	1054a <expf+0xc6>
   104f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   104fa:	f7f0 facf 	bl	a9c <__aeabi_d2f>
   104fe:	4604      	mov	r4, r0
   10500:	4620      	mov	r0, r4
   10502:	b00b      	add	sp, #44	; 0x2c
   10504:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10506:	4917      	ldr	r1, [pc, #92]	; (10564 <expf+0xe0>)
   10508:	2000      	movs	r0, #0
   1050a:	2b02      	cmp	r3, #2
   1050c:	e9cd 0106 	strd	r0, r1, [sp, #24]
   10510:	d1ea      	bne.n	104e8 <expf+0x64>
   10512:	f002 f918 	bl	12746 <__errno>
   10516:	2322      	movs	r3, #34	; 0x22
   10518:	6003      	str	r3, [r0, #0]
   1051a:	e7e9      	b.n	104f0 <expf+0x6c>
   1051c:	2303      	movs	r3, #3
   1051e:	4a10      	ldr	r2, [pc, #64]	; (10560 <expf+0xdc>)
   10520:	9300      	str	r3, [sp, #0]
   10522:	4628      	mov	r0, r5
   10524:	2300      	movs	r3, #0
   10526:	9308      	str	r3, [sp, #32]
   10528:	9201      	str	r2, [sp, #4]
   1052a:	f7ef ff9d 	bl	468 <__aeabi_f2d>
   1052e:	f996 3000 	ldrsb.w	r3, [r6]
   10532:	e9cd 0104 	strd	r0, r1, [sp, #16]
   10536:	e9cd 0102 	strd	r0, r1, [sp, #8]
   1053a:	2b00      	cmp	r3, #0
   1053c:	d1e3      	bne.n	10506 <expf+0x82>
   1053e:	4b0a      	ldr	r3, [pc, #40]	; (10568 <expf+0xe4>)
   10540:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
   10544:	e9cd 2306 	strd	r2, r3, [sp, #24]
   10548:	e7ce      	b.n	104e8 <expf+0x64>
   1054a:	f002 f8fc 	bl	12746 <__errno>
   1054e:	9b08      	ldr	r3, [sp, #32]
   10550:	6003      	str	r3, [r0, #0]
   10552:	e7d0      	b.n	104f6 <expf+0x72>
   10554:	200002c8 	.word	0x200002c8
   10558:	42b17180 	.word	0x42b17180
   1055c:	c2cff1b5 	.word	0xc2cff1b5
   10560:	00027740 	.word	0x00027740
   10564:	7ff00000 	.word	0x7ff00000
   10568:	47efffff 	.word	0x47efffff

0001056c <__ieee754_expf>:
   1056c:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
   10570:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
   10574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   10578:	4604      	mov	r4, r0
   1057a:	d86a      	bhi.n	10652 <__ieee754_expf+0xe6>
   1057c:	ea4f 75d0 	mov.w	r5, r0, lsr #31
   10580:	f000 80c2 	beq.w	10708 <__ieee754_expf+0x19c>
   10584:	4977      	ldr	r1, [pc, #476]	; (10764 <__ieee754_expf+0x1f8>)
   10586:	4288      	cmp	r0, r1
   10588:	dc68      	bgt.n	1065c <__ieee754_expf+0xf0>
   1058a:	2800      	cmp	r0, #0
   1058c:	f2c0 80b5 	blt.w	106fa <__ieee754_expf+0x18e>
   10590:	4b75      	ldr	r3, [pc, #468]	; (10768 <__ieee754_expf+0x1fc>)
   10592:	429a      	cmp	r2, r3
   10594:	d968      	bls.n	10668 <__ieee754_expf+0xfc>
   10596:	4b75      	ldr	r3, [pc, #468]	; (1076c <__ieee754_expf+0x200>)
   10598:	429a      	cmp	r2, r3
   1059a:	f200 80c0 	bhi.w	1071e <__ieee754_expf+0x1b2>
   1059e:	4b74      	ldr	r3, [pc, #464]	; (10770 <__ieee754_expf+0x204>)
   105a0:	4620      	mov	r0, r4
   105a2:	f853 1025 	ldr.w	r1, [r3, r5, lsl #2]
   105a6:	f7f0 facd 	bl	b44 <__aeabi_fsub>
   105aa:	4b72      	ldr	r3, [pc, #456]	; (10774 <__ieee754_expf+0x208>)
   105ac:	f1c5 0701 	rsb	r7, r5, #1
   105b0:	f853 9025 	ldr.w	r9, [r3, r5, lsl #2]
   105b4:	4680      	mov	r8, r0
   105b6:	1b7f      	subs	r7, r7, r5
   105b8:	4649      	mov	r1, r9
   105ba:	4640      	mov	r0, r8
   105bc:	f7f0 fac2 	bl	b44 <__aeabi_fsub>
   105c0:	4601      	mov	r1, r0
   105c2:	4605      	mov	r5, r0
   105c4:	f7f0 fbc8 	bl	d58 <__aeabi_fmul>
   105c8:	496b      	ldr	r1, [pc, #428]	; (10778 <__ieee754_expf+0x20c>)
   105ca:	4606      	mov	r6, r0
   105cc:	f7f0 fbc4 	bl	d58 <__aeabi_fmul>
   105d0:	496a      	ldr	r1, [pc, #424]	; (1077c <__ieee754_expf+0x210>)
   105d2:	f7f0 fab7 	bl	b44 <__aeabi_fsub>
   105d6:	4631      	mov	r1, r6
   105d8:	f7f0 fbbe 	bl	d58 <__aeabi_fmul>
   105dc:	4968      	ldr	r1, [pc, #416]	; (10780 <__ieee754_expf+0x214>)
   105de:	f7f0 fab3 	bl	b48 <__addsf3>
   105e2:	4631      	mov	r1, r6
   105e4:	f7f0 fbb8 	bl	d58 <__aeabi_fmul>
   105e8:	4966      	ldr	r1, [pc, #408]	; (10784 <__ieee754_expf+0x218>)
   105ea:	f7f0 faab 	bl	b44 <__aeabi_fsub>
   105ee:	4631      	mov	r1, r6
   105f0:	f7f0 fbb2 	bl	d58 <__aeabi_fmul>
   105f4:	4964      	ldr	r1, [pc, #400]	; (10788 <__ieee754_expf+0x21c>)
   105f6:	f7f0 faa7 	bl	b48 <__addsf3>
   105fa:	4631      	mov	r1, r6
   105fc:	f7f0 fbac 	bl	d58 <__aeabi_fmul>
   10600:	4601      	mov	r1, r0
   10602:	4628      	mov	r0, r5
   10604:	f7f0 fa9e 	bl	b44 <__aeabi_fsub>
   10608:	462c      	mov	r4, r5
   1060a:	4606      	mov	r6, r0
   1060c:	4682      	mov	sl, r0
   1060e:	2f00      	cmp	r7, #0
   10610:	d05c      	beq.n	106cc <__ieee754_expf+0x160>
   10612:	4631      	mov	r1, r6
   10614:	4628      	mov	r0, r5
   10616:	f7f0 fb9f 	bl	d58 <__aeabi_fmul>
   1061a:	4631      	mov	r1, r6
   1061c:	4604      	mov	r4, r0
   1061e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
   10622:	f7f0 fa8f 	bl	b44 <__aeabi_fsub>
   10626:	4601      	mov	r1, r0
   10628:	4620      	mov	r0, r4
   1062a:	f7f0 fc49 	bl	ec0 <__aeabi_fdiv>
   1062e:	4601      	mov	r1, r0
   10630:	4648      	mov	r0, r9
   10632:	f7f0 fa87 	bl	b44 <__aeabi_fsub>
   10636:	4641      	mov	r1, r8
   10638:	f7f0 fa84 	bl	b44 <__aeabi_fsub>
   1063c:	4601      	mov	r1, r0
   1063e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
   10642:	f7f0 fa7f 	bl	b44 <__aeabi_fsub>
   10646:	f117 0f7d 	cmn.w	r7, #125	; 0x7d
   1064a:	db60      	blt.n	1070e <__ieee754_expf+0x1a2>
   1064c:	eb00 50c7 	add.w	r0, r0, r7, lsl #23
   10650:	e002      	b.n	10658 <__ieee754_expf+0xec>
   10652:	4601      	mov	r1, r0
   10654:	f7f0 fa78 	bl	b48 <__addsf3>
   10658:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1065c:	494b      	ldr	r1, [pc, #300]	; (1078c <__ieee754_expf+0x220>)
   1065e:	4608      	mov	r0, r1
   10660:	f7f0 fb7a 	bl	d58 <__aeabi_fmul>
   10664:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   10668:	f1b2 5f46 	cmp.w	r2, #830472192	; 0x31800000
   1066c:	d209      	bcs.n	10682 <__ieee754_expf+0x116>
   1066e:	4947      	ldr	r1, [pc, #284]	; (1078c <__ieee754_expf+0x220>)
   10670:	4620      	mov	r0, r4
   10672:	f7f0 fa69 	bl	b48 <__addsf3>
   10676:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
   1067a:	f7f0 fd29 	bl	10d0 <__aeabi_fcmpgt>
   1067e:	2800      	cmp	r0, #0
   10680:	d16a      	bne.n	10758 <__ieee754_expf+0x1ec>
   10682:	4621      	mov	r1, r4
   10684:	4620      	mov	r0, r4
   10686:	f7f0 fb67 	bl	d58 <__aeabi_fmul>
   1068a:	493b      	ldr	r1, [pc, #236]	; (10778 <__ieee754_expf+0x20c>)
   1068c:	4605      	mov	r5, r0
   1068e:	f7f0 fb63 	bl	d58 <__aeabi_fmul>
   10692:	493a      	ldr	r1, [pc, #232]	; (1077c <__ieee754_expf+0x210>)
   10694:	f7f0 fa56 	bl	b44 <__aeabi_fsub>
   10698:	4629      	mov	r1, r5
   1069a:	f7f0 fb5d 	bl	d58 <__aeabi_fmul>
   1069e:	4938      	ldr	r1, [pc, #224]	; (10780 <__ieee754_expf+0x214>)
   106a0:	f7f0 fa52 	bl	b48 <__addsf3>
   106a4:	4629      	mov	r1, r5
   106a6:	f7f0 fb57 	bl	d58 <__aeabi_fmul>
   106aa:	4936      	ldr	r1, [pc, #216]	; (10784 <__ieee754_expf+0x218>)
   106ac:	f7f0 fa4a 	bl	b44 <__aeabi_fsub>
   106b0:	4629      	mov	r1, r5
   106b2:	f7f0 fb51 	bl	d58 <__aeabi_fmul>
   106b6:	4934      	ldr	r1, [pc, #208]	; (10788 <__ieee754_expf+0x21c>)
   106b8:	f7f0 fa46 	bl	b48 <__addsf3>
   106bc:	4629      	mov	r1, r5
   106be:	f7f0 fb4b 	bl	d58 <__aeabi_fmul>
   106c2:	4601      	mov	r1, r0
   106c4:	4620      	mov	r0, r4
   106c6:	f7f0 fa3d 	bl	b44 <__aeabi_fsub>
   106ca:	4682      	mov	sl, r0
   106cc:	4651      	mov	r1, sl
   106ce:	4620      	mov	r0, r4
   106d0:	f7f0 fb42 	bl	d58 <__aeabi_fmul>
   106d4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   106d8:	4605      	mov	r5, r0
   106da:	4650      	mov	r0, sl
   106dc:	f7f0 fa32 	bl	b44 <__aeabi_fsub>
   106e0:	4601      	mov	r1, r0
   106e2:	4628      	mov	r0, r5
   106e4:	f7f0 fbec 	bl	ec0 <__aeabi_fdiv>
   106e8:	4621      	mov	r1, r4
   106ea:	f7f0 fa2b 	bl	b44 <__aeabi_fsub>
   106ee:	4601      	mov	r1, r0
   106f0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
   106f4:	f7f0 fa26 	bl	b44 <__aeabi_fsub>
   106f8:	e7ae      	b.n	10658 <__ieee754_expf+0xec>
   106fa:	4b25      	ldr	r3, [pc, #148]	; (10790 <__ieee754_expf+0x224>)
   106fc:	429a      	cmp	r2, r3
   106fe:	f67f af47 	bls.w	10590 <__ieee754_expf+0x24>
   10702:	2000      	movs	r0, #0
   10704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   10708:	2d00      	cmp	r5, #0
   1070a:	d1fa      	bne.n	10702 <__ieee754_expf+0x196>
   1070c:	e7a4      	b.n	10658 <__ieee754_expf+0xec>
   1070e:	3764      	adds	r7, #100	; 0x64
   10710:	eb00 50c7 	add.w	r0, r0, r7, lsl #23
   10714:	f04f 6158 	mov.w	r1, #226492416	; 0xd800000
   10718:	f7f0 fb1e 	bl	d58 <__aeabi_fmul>
   1071c:	e79c      	b.n	10658 <__ieee754_expf+0xec>
   1071e:	491d      	ldr	r1, [pc, #116]	; (10794 <__ieee754_expf+0x228>)
   10720:	4620      	mov	r0, r4
   10722:	f7f0 fb19 	bl	d58 <__aeabi_fmul>
   10726:	4b1c      	ldr	r3, [pc, #112]	; (10798 <__ieee754_expf+0x22c>)
   10728:	f853 1025 	ldr.w	r1, [r3, r5, lsl #2]
   1072c:	f7f0 fa0c 	bl	b48 <__addsf3>
   10730:	f7f0 fcd8 	bl	10e4 <__aeabi_f2iz>
   10734:	4607      	mov	r7, r0
   10736:	f7f0 fabb 	bl	cb0 <__aeabi_i2f>
   1073a:	4918      	ldr	r1, [pc, #96]	; (1079c <__ieee754_expf+0x230>)
   1073c:	4605      	mov	r5, r0
   1073e:	f7f0 fb0b 	bl	d58 <__aeabi_fmul>
   10742:	4601      	mov	r1, r0
   10744:	4620      	mov	r0, r4
   10746:	f7f0 f9fd 	bl	b44 <__aeabi_fsub>
   1074a:	4915      	ldr	r1, [pc, #84]	; (107a0 <__ieee754_expf+0x234>)
   1074c:	4680      	mov	r8, r0
   1074e:	4628      	mov	r0, r5
   10750:	f7f0 fb02 	bl	d58 <__aeabi_fmul>
   10754:	4681      	mov	r9, r0
   10756:	e72f      	b.n	105b8 <__ieee754_expf+0x4c>
   10758:	4620      	mov	r0, r4
   1075a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
   1075e:	f7f0 f9f3 	bl	b48 <__addsf3>
   10762:	e779      	b.n	10658 <__ieee754_expf+0xec>
   10764:	42b17217 	.word	0x42b17217
   10768:	3eb17218 	.word	0x3eb17218
   1076c:	3f851591 	.word	0x3f851591
   10770:	00027750 	.word	0x00027750
   10774:	00027758 	.word	0x00027758
   10778:	3331bb4c 	.word	0x3331bb4c
   1077c:	35ddea0e 	.word	0x35ddea0e
   10780:	388ab355 	.word	0x388ab355
   10784:	3b360b61 	.word	0x3b360b61
   10788:	3e2aaaab 	.word	0x3e2aaaab
   1078c:	7149f2ca 	.word	0x7149f2ca
   10790:	42cff1b5 	.word	0x42cff1b5
   10794:	3fb8aa3b 	.word	0x3fb8aa3b
   10798:	00027748 	.word	0x00027748
   1079c:	3f317180 	.word	0x3f317180
   107a0:	3717f7d1 	.word	0x3717f7d1

000107a4 <matherr>:
   107a4:	2000      	movs	r0, #0
   107a6:	4770      	bx	lr

000107a8 <finitef>:
   107a8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
   107ac:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
   107b0:	bfac      	ite	ge
   107b2:	2000      	movge	r0, #0
   107b4:	2001      	movlt	r0, #1
   107b6:	4770      	bx	lr

000107b8 <__assert_func>:
   107b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   107ba:	4614      	mov	r4, r2
   107bc:	461a      	mov	r2, r3
   107be:	4b09      	ldr	r3, [pc, #36]	; (107e4 <__assert_func+0x2c>)
   107c0:	681b      	ldr	r3, [r3, #0]
   107c2:	4605      	mov	r5, r0
   107c4:	68d8      	ldr	r0, [r3, #12]
   107c6:	b14c      	cbz	r4, 107dc <__assert_func+0x24>
   107c8:	4b07      	ldr	r3, [pc, #28]	; (107e8 <__assert_func+0x30>)
   107ca:	9100      	str	r1, [sp, #0]
   107cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
   107d0:	4906      	ldr	r1, [pc, #24]	; (107ec <__assert_func+0x34>)
   107d2:	462b      	mov	r3, r5
   107d4:	f000 f80e 	bl	107f4 <fiprintf>
   107d8:	f005 fc19 	bl	1600e <abort>
   107dc:	4b04      	ldr	r3, [pc, #16]	; (107f0 <__assert_func+0x38>)
   107de:	461c      	mov	r4, r3
   107e0:	e7f3      	b.n	107ca <__assert_func+0x12>
   107e2:	bf00      	nop
   107e4:	200000f8 	.word	0x200000f8
   107e8:	000277d0 	.word	0x000277d0
   107ec:	000277dd 	.word	0x000277dd
   107f0:	0002780b 	.word	0x0002780b

000107f4 <fiprintf>:
   107f4:	b40e      	push	{r1, r2, r3}
   107f6:	b503      	push	{r0, r1, lr}
   107f8:	4601      	mov	r1, r0
   107fa:	ab03      	add	r3, sp, #12
   107fc:	4805      	ldr	r0, [pc, #20]	; (10814 <fiprintf+0x20>)
   107fe:	f853 2b04 	ldr.w	r2, [r3], #4
   10802:	6800      	ldr	r0, [r0, #0]
   10804:	9301      	str	r3, [sp, #4]
   10806:	f000 f8bf 	bl	10988 <_vfiprintf_r>
   1080a:	b002      	add	sp, #8
   1080c:	f85d eb04 	ldr.w	lr, [sp], #4
   10810:	b003      	add	sp, #12
   10812:	4770      	bx	lr
   10814:	200000f8 	.word	0x200000f8

00010818 <malloc>:
   10818:	4b02      	ldr	r3, [pc, #8]	; (10824 <malloc+0xc>)
   1081a:	4601      	mov	r1, r0
   1081c:	6818      	ldr	r0, [r3, #0]
   1081e:	f000 b859 	b.w	108d4 <_malloc_r>
   10822:	bf00      	nop
   10824:	200000f8 	.word	0x200000f8

00010828 <free>:
   10828:	4b02      	ldr	r3, [pc, #8]	; (10834 <free+0xc>)
   1082a:	4601      	mov	r1, r0
   1082c:	6818      	ldr	r0, [r3, #0]
   1082e:	f000 b803 	b.w	10838 <_free_r>
   10832:	bf00      	nop
   10834:	200000f8 	.word	0x200000f8

00010838 <_free_r>:
   10838:	b538      	push	{r3, r4, r5, lr}
   1083a:	4605      	mov	r5, r0
   1083c:	2900      	cmp	r1, #0
   1083e:	d045      	beq.n	108cc <_free_r+0x94>
   10840:	f851 3c04 	ldr.w	r3, [r1, #-4]
   10844:	1f0c      	subs	r4, r1, #4
   10846:	2b00      	cmp	r3, #0
   10848:	bfb8      	it	lt
   1084a:	18e4      	addlt	r4, r4, r3
   1084c:	f001 f890 	bl	11970 <__malloc_lock>
   10850:	4a1f      	ldr	r2, [pc, #124]	; (108d0 <_free_r+0x98>)
   10852:	6813      	ldr	r3, [r2, #0]
   10854:	4610      	mov	r0, r2
   10856:	b933      	cbnz	r3, 10866 <_free_r+0x2e>
   10858:	6063      	str	r3, [r4, #4]
   1085a:	6014      	str	r4, [r2, #0]
   1085c:	4628      	mov	r0, r5
   1085e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   10862:	f001 b88b 	b.w	1197c <__malloc_unlock>
   10866:	42a3      	cmp	r3, r4
   10868:	d90b      	bls.n	10882 <_free_r+0x4a>
   1086a:	6821      	ldr	r1, [r4, #0]
   1086c:	1862      	adds	r2, r4, r1
   1086e:	4293      	cmp	r3, r2
   10870:	bf04      	itt	eq
   10872:	681a      	ldreq	r2, [r3, #0]
   10874:	685b      	ldreq	r3, [r3, #4]
   10876:	6063      	str	r3, [r4, #4]
   10878:	bf04      	itt	eq
   1087a:	1852      	addeq	r2, r2, r1
   1087c:	6022      	streq	r2, [r4, #0]
   1087e:	6004      	str	r4, [r0, #0]
   10880:	e7ec      	b.n	1085c <_free_r+0x24>
   10882:	461a      	mov	r2, r3
   10884:	685b      	ldr	r3, [r3, #4]
   10886:	b10b      	cbz	r3, 1088c <_free_r+0x54>
   10888:	42a3      	cmp	r3, r4
   1088a:	d9fa      	bls.n	10882 <_free_r+0x4a>
   1088c:	6811      	ldr	r1, [r2, #0]
   1088e:	1850      	adds	r0, r2, r1
   10890:	42a0      	cmp	r0, r4
   10892:	d10b      	bne.n	108ac <_free_r+0x74>
   10894:	6820      	ldr	r0, [r4, #0]
   10896:	4401      	add	r1, r0
   10898:	1850      	adds	r0, r2, r1
   1089a:	4283      	cmp	r3, r0
   1089c:	6011      	str	r1, [r2, #0]
   1089e:	d1dd      	bne.n	1085c <_free_r+0x24>
   108a0:	6818      	ldr	r0, [r3, #0]
   108a2:	685b      	ldr	r3, [r3, #4]
   108a4:	6053      	str	r3, [r2, #4]
   108a6:	4401      	add	r1, r0
   108a8:	6011      	str	r1, [r2, #0]
   108aa:	e7d7      	b.n	1085c <_free_r+0x24>
   108ac:	d902      	bls.n	108b4 <_free_r+0x7c>
   108ae:	230c      	movs	r3, #12
   108b0:	602b      	str	r3, [r5, #0]
   108b2:	e7d3      	b.n	1085c <_free_r+0x24>
   108b4:	6820      	ldr	r0, [r4, #0]
   108b6:	1821      	adds	r1, r4, r0
   108b8:	428b      	cmp	r3, r1
   108ba:	bf04      	itt	eq
   108bc:	6819      	ldreq	r1, [r3, #0]
   108be:	685b      	ldreq	r3, [r3, #4]
   108c0:	6063      	str	r3, [r4, #4]
   108c2:	bf04      	itt	eq
   108c4:	1809      	addeq	r1, r1, r0
   108c6:	6021      	streq	r1, [r4, #0]
   108c8:	6054      	str	r4, [r2, #4]
   108ca:	e7c7      	b.n	1085c <_free_r+0x24>
   108cc:	bd38      	pop	{r3, r4, r5, pc}
   108ce:	bf00      	nop
   108d0:	20007910 	.word	0x20007910

000108d4 <_malloc_r>:
   108d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   108d6:	1ccd      	adds	r5, r1, #3
   108d8:	f025 0503 	bic.w	r5, r5, #3
   108dc:	3508      	adds	r5, #8
   108de:	2d0c      	cmp	r5, #12
   108e0:	bf38      	it	cc
   108e2:	250c      	movcc	r5, #12
   108e4:	2d00      	cmp	r5, #0
   108e6:	4606      	mov	r6, r0
   108e8:	db01      	blt.n	108ee <_malloc_r+0x1a>
   108ea:	42a9      	cmp	r1, r5
   108ec:	d903      	bls.n	108f6 <_malloc_r+0x22>
   108ee:	230c      	movs	r3, #12
   108f0:	6033      	str	r3, [r6, #0]
   108f2:	2000      	movs	r0, #0
   108f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   108f6:	f001 f83b 	bl	11970 <__malloc_lock>
   108fa:	4921      	ldr	r1, [pc, #132]	; (10980 <_malloc_r+0xac>)
   108fc:	680a      	ldr	r2, [r1, #0]
   108fe:	4614      	mov	r4, r2
   10900:	b99c      	cbnz	r4, 1092a <_malloc_r+0x56>
   10902:	4f20      	ldr	r7, [pc, #128]	; (10984 <_malloc_r+0xb0>)
   10904:	683b      	ldr	r3, [r7, #0]
   10906:	b923      	cbnz	r3, 10912 <_malloc_r+0x3e>
   10908:	4621      	mov	r1, r4
   1090a:	4630      	mov	r0, r6
   1090c:	f000 fcbc 	bl	11288 <_sbrk_r>
   10910:	6038      	str	r0, [r7, #0]
   10912:	4629      	mov	r1, r5
   10914:	4630      	mov	r0, r6
   10916:	f000 fcb7 	bl	11288 <_sbrk_r>
   1091a:	1c43      	adds	r3, r0, #1
   1091c:	d123      	bne.n	10966 <_malloc_r+0x92>
   1091e:	230c      	movs	r3, #12
   10920:	6033      	str	r3, [r6, #0]
   10922:	4630      	mov	r0, r6
   10924:	f001 f82a 	bl	1197c <__malloc_unlock>
   10928:	e7e3      	b.n	108f2 <_malloc_r+0x1e>
   1092a:	6823      	ldr	r3, [r4, #0]
   1092c:	1b5b      	subs	r3, r3, r5
   1092e:	d417      	bmi.n	10960 <_malloc_r+0x8c>
   10930:	2b0b      	cmp	r3, #11
   10932:	d903      	bls.n	1093c <_malloc_r+0x68>
   10934:	6023      	str	r3, [r4, #0]
   10936:	441c      	add	r4, r3
   10938:	6025      	str	r5, [r4, #0]
   1093a:	e004      	b.n	10946 <_malloc_r+0x72>
   1093c:	6863      	ldr	r3, [r4, #4]
   1093e:	42a2      	cmp	r2, r4
   10940:	bf0c      	ite	eq
   10942:	600b      	streq	r3, [r1, #0]
   10944:	6053      	strne	r3, [r2, #4]
   10946:	4630      	mov	r0, r6
   10948:	f001 f818 	bl	1197c <__malloc_unlock>
   1094c:	f104 000b 	add.w	r0, r4, #11
   10950:	1d23      	adds	r3, r4, #4
   10952:	f020 0007 	bic.w	r0, r0, #7
   10956:	1ac2      	subs	r2, r0, r3
   10958:	d0cc      	beq.n	108f4 <_malloc_r+0x20>
   1095a:	1a1b      	subs	r3, r3, r0
   1095c:	50a3      	str	r3, [r4, r2]
   1095e:	e7c9      	b.n	108f4 <_malloc_r+0x20>
   10960:	4622      	mov	r2, r4
   10962:	6864      	ldr	r4, [r4, #4]
   10964:	e7cc      	b.n	10900 <_malloc_r+0x2c>
   10966:	1cc4      	adds	r4, r0, #3
   10968:	f024 0403 	bic.w	r4, r4, #3
   1096c:	42a0      	cmp	r0, r4
   1096e:	d0e3      	beq.n	10938 <_malloc_r+0x64>
   10970:	1a21      	subs	r1, r4, r0
   10972:	4630      	mov	r0, r6
   10974:	f000 fc88 	bl	11288 <_sbrk_r>
   10978:	3001      	adds	r0, #1
   1097a:	d1dd      	bne.n	10938 <_malloc_r+0x64>
   1097c:	e7cf      	b.n	1091e <_malloc_r+0x4a>
   1097e:	bf00      	nop
   10980:	20007910 	.word	0x20007910
   10984:	20007914 	.word	0x20007914

00010988 <_vfiprintf_r>:
   10988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1098c:	460d      	mov	r5, r1
   1098e:	b09d      	sub	sp, #116	; 0x74
   10990:	4614      	mov	r4, r2
   10992:	4698      	mov	r8, r3
   10994:	4606      	mov	r6, r0
   10996:	b118      	cbz	r0, 109a0 <_vfiprintf_r+0x18>
   10998:	6983      	ldr	r3, [r0, #24]
   1099a:	b90b      	cbnz	r3, 109a0 <_vfiprintf_r+0x18>
   1099c:	f000 ff26 	bl	117ec <__sinit>
   109a0:	4b89      	ldr	r3, [pc, #548]	; (10bc8 <_vfiprintf_r+0x240>)
   109a2:	429d      	cmp	r5, r3
   109a4:	d11b      	bne.n	109de <_vfiprintf_r+0x56>
   109a6:	6875      	ldr	r5, [r6, #4]
   109a8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   109aa:	07d9      	lsls	r1, r3, #31
   109ac:	d405      	bmi.n	109ba <_vfiprintf_r+0x32>
   109ae:	89ab      	ldrh	r3, [r5, #12]
   109b0:	059a      	lsls	r2, r3, #22
   109b2:	d402      	bmi.n	109ba <_vfiprintf_r+0x32>
   109b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
   109b6:	f001 feba 	bl	1272e <__retarget_lock_acquire_recursive>
   109ba:	89ab      	ldrh	r3, [r5, #12]
   109bc:	071b      	lsls	r3, r3, #28
   109be:	d501      	bpl.n	109c4 <_vfiprintf_r+0x3c>
   109c0:	692b      	ldr	r3, [r5, #16]
   109c2:	b9eb      	cbnz	r3, 10a00 <_vfiprintf_r+0x78>
   109c4:	4629      	mov	r1, r5
   109c6:	4630      	mov	r0, r6
   109c8:	f000 fd9e 	bl	11508 <__swsetup_r>
   109cc:	b1c0      	cbz	r0, 10a00 <_vfiprintf_r+0x78>
   109ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   109d0:	07dc      	lsls	r4, r3, #31
   109d2:	d50e      	bpl.n	109f2 <_vfiprintf_r+0x6a>
   109d4:	f04f 30ff 	mov.w	r0, #4294967295
   109d8:	b01d      	add	sp, #116	; 0x74
   109da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   109de:	4b7b      	ldr	r3, [pc, #492]	; (10bcc <_vfiprintf_r+0x244>)
   109e0:	429d      	cmp	r5, r3
   109e2:	d101      	bne.n	109e8 <_vfiprintf_r+0x60>
   109e4:	68b5      	ldr	r5, [r6, #8]
   109e6:	e7df      	b.n	109a8 <_vfiprintf_r+0x20>
   109e8:	4b79      	ldr	r3, [pc, #484]	; (10bd0 <_vfiprintf_r+0x248>)
   109ea:	429d      	cmp	r5, r3
   109ec:	bf08      	it	eq
   109ee:	68f5      	ldreq	r5, [r6, #12]
   109f0:	e7da      	b.n	109a8 <_vfiprintf_r+0x20>
   109f2:	89ab      	ldrh	r3, [r5, #12]
   109f4:	0598      	lsls	r0, r3, #22
   109f6:	d4ed      	bmi.n	109d4 <_vfiprintf_r+0x4c>
   109f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
   109fa:	f001 fea0 	bl	1273e <__retarget_lock_release_recursive>
   109fe:	e7e9      	b.n	109d4 <_vfiprintf_r+0x4c>
   10a00:	2300      	movs	r3, #0
   10a02:	9309      	str	r3, [sp, #36]	; 0x24
   10a04:	2320      	movs	r3, #32
   10a06:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
   10a0a:	f8cd 800c 	str.w	r8, [sp, #12]
   10a0e:	2330      	movs	r3, #48	; 0x30
   10a10:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 10bd4 <_vfiprintf_r+0x24c>
   10a14:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
   10a18:	f04f 0901 	mov.w	r9, #1
   10a1c:	4623      	mov	r3, r4
   10a1e:	469a      	mov	sl, r3
   10a20:	f813 2b01 	ldrb.w	r2, [r3], #1
   10a24:	b10a      	cbz	r2, 10a2a <_vfiprintf_r+0xa2>
   10a26:	2a25      	cmp	r2, #37	; 0x25
   10a28:	d1f9      	bne.n	10a1e <_vfiprintf_r+0x96>
   10a2a:	ebba 0b04 	subs.w	fp, sl, r4
   10a2e:	d00b      	beq.n	10a48 <_vfiprintf_r+0xc0>
   10a30:	465b      	mov	r3, fp
   10a32:	4622      	mov	r2, r4
   10a34:	4629      	mov	r1, r5
   10a36:	4630      	mov	r0, r6
   10a38:	f005 fb1f 	bl	1607a <__sfputs_r>
   10a3c:	3001      	adds	r0, #1
   10a3e:	f000 80aa 	beq.w	10b96 <_vfiprintf_r+0x20e>
   10a42:	9a09      	ldr	r2, [sp, #36]	; 0x24
   10a44:	445a      	add	r2, fp
   10a46:	9209      	str	r2, [sp, #36]	; 0x24
   10a48:	f89a 3000 	ldrb.w	r3, [sl]
   10a4c:	2b00      	cmp	r3, #0
   10a4e:	f000 80a2 	beq.w	10b96 <_vfiprintf_r+0x20e>
   10a52:	2300      	movs	r3, #0
   10a54:	f04f 32ff 	mov.w	r2, #4294967295
   10a58:	e9cd 2305 	strd	r2, r3, [sp, #20]
   10a5c:	f10a 0a01 	add.w	sl, sl, #1
   10a60:	9304      	str	r3, [sp, #16]
   10a62:	9307      	str	r3, [sp, #28]
   10a64:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
   10a68:	931a      	str	r3, [sp, #104]	; 0x68
   10a6a:	4654      	mov	r4, sl
   10a6c:	2205      	movs	r2, #5
   10a6e:	f814 1b01 	ldrb.w	r1, [r4], #1
   10a72:	4858      	ldr	r0, [pc, #352]	; (10bd4 <_vfiprintf_r+0x24c>)
   10a74:	f7ef fb44 	bl	100 <memchr>
   10a78:	9a04      	ldr	r2, [sp, #16]
   10a7a:	b9d8      	cbnz	r0, 10ab4 <_vfiprintf_r+0x12c>
   10a7c:	06d1      	lsls	r1, r2, #27
   10a7e:	bf44      	itt	mi
   10a80:	2320      	movmi	r3, #32
   10a82:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
   10a86:	0713      	lsls	r3, r2, #28
   10a88:	bf44      	itt	mi
   10a8a:	232b      	movmi	r3, #43	; 0x2b
   10a8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
   10a90:	f89a 3000 	ldrb.w	r3, [sl]
   10a94:	2b2a      	cmp	r3, #42	; 0x2a
   10a96:	d015      	beq.n	10ac4 <_vfiprintf_r+0x13c>
   10a98:	9a07      	ldr	r2, [sp, #28]
   10a9a:	4654      	mov	r4, sl
   10a9c:	2000      	movs	r0, #0
   10a9e:	f04f 0c0a 	mov.w	ip, #10
   10aa2:	4621      	mov	r1, r4
   10aa4:	f811 3b01 	ldrb.w	r3, [r1], #1
   10aa8:	3b30      	subs	r3, #48	; 0x30
   10aaa:	2b09      	cmp	r3, #9
   10aac:	d94e      	bls.n	10b4c <_vfiprintf_r+0x1c4>
   10aae:	b1b0      	cbz	r0, 10ade <_vfiprintf_r+0x156>
   10ab0:	9207      	str	r2, [sp, #28]
   10ab2:	e014      	b.n	10ade <_vfiprintf_r+0x156>
   10ab4:	eba0 0308 	sub.w	r3, r0, r8
   10ab8:	fa09 f303 	lsl.w	r3, r9, r3
   10abc:	4313      	orrs	r3, r2
   10abe:	9304      	str	r3, [sp, #16]
   10ac0:	46a2      	mov	sl, r4
   10ac2:	e7d2      	b.n	10a6a <_vfiprintf_r+0xe2>
   10ac4:	9b03      	ldr	r3, [sp, #12]
   10ac6:	1d19      	adds	r1, r3, #4
   10ac8:	681b      	ldr	r3, [r3, #0]
   10aca:	9103      	str	r1, [sp, #12]
   10acc:	2b00      	cmp	r3, #0
   10ace:	bfbb      	ittet	lt
   10ad0:	425b      	neglt	r3, r3
   10ad2:	f042 0202 	orrlt.w	r2, r2, #2
   10ad6:	9307      	strge	r3, [sp, #28]
   10ad8:	9307      	strlt	r3, [sp, #28]
   10ada:	bfb8      	it	lt
   10adc:	9204      	strlt	r2, [sp, #16]
   10ade:	7823      	ldrb	r3, [r4, #0]
   10ae0:	2b2e      	cmp	r3, #46	; 0x2e
   10ae2:	d10c      	bne.n	10afe <_vfiprintf_r+0x176>
   10ae4:	7863      	ldrb	r3, [r4, #1]
   10ae6:	2b2a      	cmp	r3, #42	; 0x2a
   10ae8:	d135      	bne.n	10b56 <_vfiprintf_r+0x1ce>
   10aea:	9b03      	ldr	r3, [sp, #12]
   10aec:	1d1a      	adds	r2, r3, #4
   10aee:	681b      	ldr	r3, [r3, #0]
   10af0:	9203      	str	r2, [sp, #12]
   10af2:	2b00      	cmp	r3, #0
   10af4:	bfb8      	it	lt
   10af6:	f04f 33ff 	movlt.w	r3, #4294967295
   10afa:	3402      	adds	r4, #2
   10afc:	9305      	str	r3, [sp, #20]
   10afe:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 10be4 <_vfiprintf_r+0x25c>
   10b02:	7821      	ldrb	r1, [r4, #0]
   10b04:	2203      	movs	r2, #3
   10b06:	4650      	mov	r0, sl
   10b08:	f7ef fafa 	bl	100 <memchr>
   10b0c:	b140      	cbz	r0, 10b20 <_vfiprintf_r+0x198>
   10b0e:	2340      	movs	r3, #64	; 0x40
   10b10:	eba0 000a 	sub.w	r0, r0, sl
   10b14:	fa03 f000 	lsl.w	r0, r3, r0
   10b18:	9b04      	ldr	r3, [sp, #16]
   10b1a:	4303      	orrs	r3, r0
   10b1c:	3401      	adds	r4, #1
   10b1e:	9304      	str	r3, [sp, #16]
   10b20:	f814 1b01 	ldrb.w	r1, [r4], #1
   10b24:	482c      	ldr	r0, [pc, #176]	; (10bd8 <_vfiprintf_r+0x250>)
   10b26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
   10b2a:	2206      	movs	r2, #6
   10b2c:	f7ef fae8 	bl	100 <memchr>
   10b30:	2800      	cmp	r0, #0
   10b32:	d03f      	beq.n	10bb4 <_vfiprintf_r+0x22c>
   10b34:	4b29      	ldr	r3, [pc, #164]	; (10bdc <_vfiprintf_r+0x254>)
   10b36:	bb1b      	cbnz	r3, 10b80 <_vfiprintf_r+0x1f8>
   10b38:	9b03      	ldr	r3, [sp, #12]
   10b3a:	3307      	adds	r3, #7
   10b3c:	f023 0307 	bic.w	r3, r3, #7
   10b40:	3308      	adds	r3, #8
   10b42:	9303      	str	r3, [sp, #12]
   10b44:	9b09      	ldr	r3, [sp, #36]	; 0x24
   10b46:	443b      	add	r3, r7
   10b48:	9309      	str	r3, [sp, #36]	; 0x24
   10b4a:	e767      	b.n	10a1c <_vfiprintf_r+0x94>
   10b4c:	fb0c 3202 	mla	r2, ip, r2, r3
   10b50:	460c      	mov	r4, r1
   10b52:	2001      	movs	r0, #1
   10b54:	e7a5      	b.n	10aa2 <_vfiprintf_r+0x11a>
   10b56:	2300      	movs	r3, #0
   10b58:	3401      	adds	r4, #1
   10b5a:	9305      	str	r3, [sp, #20]
   10b5c:	4619      	mov	r1, r3
   10b5e:	f04f 0c0a 	mov.w	ip, #10
   10b62:	4620      	mov	r0, r4
   10b64:	f810 2b01 	ldrb.w	r2, [r0], #1
   10b68:	3a30      	subs	r2, #48	; 0x30
   10b6a:	2a09      	cmp	r2, #9
   10b6c:	d903      	bls.n	10b76 <_vfiprintf_r+0x1ee>
   10b6e:	2b00      	cmp	r3, #0
   10b70:	d0c5      	beq.n	10afe <_vfiprintf_r+0x176>
   10b72:	9105      	str	r1, [sp, #20]
   10b74:	e7c3      	b.n	10afe <_vfiprintf_r+0x176>
   10b76:	fb0c 2101 	mla	r1, ip, r1, r2
   10b7a:	4604      	mov	r4, r0
   10b7c:	2301      	movs	r3, #1
   10b7e:	e7f0      	b.n	10b62 <_vfiprintf_r+0x1da>
   10b80:	ab03      	add	r3, sp, #12
   10b82:	9300      	str	r3, [sp, #0]
   10b84:	462a      	mov	r2, r5
   10b86:	4b16      	ldr	r3, [pc, #88]	; (10be0 <_vfiprintf_r+0x258>)
   10b88:	a904      	add	r1, sp, #16
   10b8a:	4630      	mov	r0, r6
   10b8c:	f000 f82c 	bl	10be8 <_printf_float>
   10b90:	4607      	mov	r7, r0
   10b92:	1c78      	adds	r0, r7, #1
   10b94:	d1d6      	bne.n	10b44 <_vfiprintf_r+0x1bc>
   10b96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   10b98:	07d9      	lsls	r1, r3, #31
   10b9a:	d405      	bmi.n	10ba8 <_vfiprintf_r+0x220>
   10b9c:	89ab      	ldrh	r3, [r5, #12]
   10b9e:	059a      	lsls	r2, r3, #22
   10ba0:	d402      	bmi.n	10ba8 <_vfiprintf_r+0x220>
   10ba2:	6da8      	ldr	r0, [r5, #88]	; 0x58
   10ba4:	f001 fdcb 	bl	1273e <__retarget_lock_release_recursive>
   10ba8:	89ab      	ldrh	r3, [r5, #12]
   10baa:	065b      	lsls	r3, r3, #25
   10bac:	f53f af12 	bmi.w	109d4 <_vfiprintf_r+0x4c>
   10bb0:	9809      	ldr	r0, [sp, #36]	; 0x24
   10bb2:	e711      	b.n	109d8 <_vfiprintf_r+0x50>
   10bb4:	ab03      	add	r3, sp, #12
   10bb6:	9300      	str	r3, [sp, #0]
   10bb8:	462a      	mov	r2, r5
   10bba:	4b09      	ldr	r3, [pc, #36]	; (10be0 <_vfiprintf_r+0x258>)
   10bbc:	a904      	add	r1, sp, #16
   10bbe:	4630      	mov	r0, r6
   10bc0:	f000 fa3c 	bl	1103c <_printf_i>
   10bc4:	e7e4      	b.n	10b90 <_vfiprintf_r+0x208>
   10bc6:	bf00      	nop
   10bc8:	00027784 	.word	0x00027784
   10bcc:	000277a4 	.word	0x000277a4
   10bd0:	00027764 	.word	0x00027764
   10bd4:	0002790d 	.word	0x0002790d
   10bd8:	00027917 	.word	0x00027917
   10bdc:	00010be9 	.word	0x00010be9
   10be0:	0001607b 	.word	0x0001607b
   10be4:	00027913 	.word	0x00027913

00010be8 <_printf_float>:
   10be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10bec:	b091      	sub	sp, #68	; 0x44
   10bee:	460c      	mov	r4, r1
   10bf0:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
   10bf4:	4616      	mov	r6, r2
   10bf6:	461f      	mov	r7, r3
   10bf8:	4605      	mov	r5, r0
   10bfa:	f000 fe75 	bl	118e8 <_localeconv_r>
   10bfe:	6803      	ldr	r3, [r0, #0]
   10c00:	9309      	str	r3, [sp, #36]	; 0x24
   10c02:	4618      	mov	r0, r3
   10c04:	f7f0 fc86 	bl	1514 <strlen>
   10c08:	2300      	movs	r3, #0
   10c0a:	930e      	str	r3, [sp, #56]	; 0x38
   10c0c:	f8d8 3000 	ldr.w	r3, [r8]
   10c10:	900a      	str	r0, [sp, #40]	; 0x28
   10c12:	3307      	adds	r3, #7
   10c14:	f023 0307 	bic.w	r3, r3, #7
   10c18:	f103 0208 	add.w	r2, r3, #8
   10c1c:	f894 9018 	ldrb.w	r9, [r4, #24]
   10c20:	f8d4 b000 	ldr.w	fp, [r4]
   10c24:	f8c8 2000 	str.w	r2, [r8]
   10c28:	e9d3 2300 	ldrd	r2, r3, [r3]
   10c2c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
   10c30:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
   10c34:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
   10c38:	930b      	str	r3, [sp, #44]	; 0x2c
   10c3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
   10c3c:	4b9c      	ldr	r3, [pc, #624]	; (10eb0 <_printf_float+0x2c8>)
   10c3e:	f04f 32ff 	mov.w	r2, #4294967295
   10c42:	4640      	mov	r0, r8
   10c44:	f7f0 fc46 	bl	14d4 <__aeabi_dcmpun>
   10c48:	bb70      	cbnz	r0, 10ca8 <_printf_float+0xc0>
   10c4a:	4b99      	ldr	r3, [pc, #612]	; (10eb0 <_printf_float+0x2c8>)
   10c4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
   10c4e:	f04f 32ff 	mov.w	r2, #4294967295
   10c52:	4640      	mov	r0, r8
   10c54:	f7ef fedc 	bl	a10 <__aeabi_dcmple>
   10c58:	bb30      	cbnz	r0, 10ca8 <_printf_float+0xc0>
   10c5a:	2200      	movs	r2, #0
   10c5c:	2300      	movs	r3, #0
   10c5e:	4640      	mov	r0, r8
   10c60:	4651      	mov	r1, sl
   10c62:	f7ef fecb 	bl	9fc <__aeabi_dcmplt>
   10c66:	b110      	cbz	r0, 10c6e <_printf_float+0x86>
   10c68:	232d      	movs	r3, #45	; 0x2d
   10c6a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   10c6e:	4b91      	ldr	r3, [pc, #580]	; (10eb4 <_printf_float+0x2cc>)
   10c70:	4891      	ldr	r0, [pc, #580]	; (10eb8 <_printf_float+0x2d0>)
   10c72:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
   10c76:	bf94      	ite	ls
   10c78:	4698      	movls	r8, r3
   10c7a:	4680      	movhi	r8, r0
   10c7c:	2303      	movs	r3, #3
   10c7e:	6123      	str	r3, [r4, #16]
   10c80:	f02b 0304 	bic.w	r3, fp, #4
   10c84:	6023      	str	r3, [r4, #0]
   10c86:	f04f 0a00 	mov.w	sl, #0
   10c8a:	9700      	str	r7, [sp, #0]
   10c8c:	4633      	mov	r3, r6
   10c8e:	aa0f      	add	r2, sp, #60	; 0x3c
   10c90:	4621      	mov	r1, r4
   10c92:	4628      	mov	r0, r5
   10c94:	f005 faa1 	bl	161da <_printf_common>
   10c98:	3001      	adds	r0, #1
   10c9a:	f040 808f 	bne.w	10dbc <_printf_float+0x1d4>
   10c9e:	f04f 30ff 	mov.w	r0, #4294967295
   10ca2:	b011      	add	sp, #68	; 0x44
   10ca4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10ca8:	4642      	mov	r2, r8
   10caa:	4653      	mov	r3, sl
   10cac:	4640      	mov	r0, r8
   10cae:	4651      	mov	r1, sl
   10cb0:	f7f0 fc10 	bl	14d4 <__aeabi_dcmpun>
   10cb4:	b140      	cbz	r0, 10cc8 <_printf_float+0xe0>
   10cb6:	f1ba 0f00 	cmp.w	sl, #0
   10cba:	bfbc      	itt	lt
   10cbc:	232d      	movlt	r3, #45	; 0x2d
   10cbe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
   10cc2:	487e      	ldr	r0, [pc, #504]	; (10ebc <_printf_float+0x2d4>)
   10cc4:	4b7e      	ldr	r3, [pc, #504]	; (10ec0 <_printf_float+0x2d8>)
   10cc6:	e7d4      	b.n	10c72 <_printf_float+0x8a>
   10cc8:	6863      	ldr	r3, [r4, #4]
   10cca:	1c5a      	adds	r2, r3, #1
   10ccc:	f009 01df 	and.w	r1, r9, #223	; 0xdf
   10cd0:	d142      	bne.n	10d58 <_printf_float+0x170>
   10cd2:	2306      	movs	r3, #6
   10cd4:	6063      	str	r3, [r4, #4]
   10cd6:	2200      	movs	r2, #0
   10cd8:	9206      	str	r2, [sp, #24]
   10cda:	aa0e      	add	r2, sp, #56	; 0x38
   10cdc:	e9cd 9204 	strd	r9, r2, [sp, #16]
   10ce0:	aa0d      	add	r2, sp, #52	; 0x34
   10ce2:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
   10ce6:	9203      	str	r2, [sp, #12]
   10ce8:	f10d 0233 	add.w	r2, sp, #51	; 0x33
   10cec:	e9cd 3201 	strd	r3, r2, [sp, #4]
   10cf0:	6023      	str	r3, [r4, #0]
   10cf2:	6863      	ldr	r3, [r4, #4]
   10cf4:	9300      	str	r3, [sp, #0]
   10cf6:	4642      	mov	r2, r8
   10cf8:	4653      	mov	r3, sl
   10cfa:	4628      	mov	r0, r5
   10cfc:	910b      	str	r1, [sp, #44]	; 0x2c
   10cfe:	f005 f9ce 	bl	1609e <__cvt>
   10d02:	990b      	ldr	r1, [sp, #44]	; 0x2c
   10d04:	2947      	cmp	r1, #71	; 0x47
   10d06:	4680      	mov	r8, r0
   10d08:	990d      	ldr	r1, [sp, #52]	; 0x34
   10d0a:	d108      	bne.n	10d1e <_printf_float+0x136>
   10d0c:	1cc8      	adds	r0, r1, #3
   10d0e:	db02      	blt.n	10d16 <_printf_float+0x12e>
   10d10:	6863      	ldr	r3, [r4, #4]
   10d12:	4299      	cmp	r1, r3
   10d14:	dd40      	ble.n	10d98 <_printf_float+0x1b0>
   10d16:	f1a9 0902 	sub.w	r9, r9, #2
   10d1a:	fa5f f989 	uxtb.w	r9, r9
   10d1e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
   10d22:	d81f      	bhi.n	10d64 <_printf_float+0x17c>
   10d24:	3901      	subs	r1, #1
   10d26:	464a      	mov	r2, r9
   10d28:	f104 0050 	add.w	r0, r4, #80	; 0x50
   10d2c:	910d      	str	r1, [sp, #52]	; 0x34
   10d2e:	f005 fa16 	bl	1615e <__exponent>
   10d32:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   10d34:	1813      	adds	r3, r2, r0
   10d36:	2a01      	cmp	r2, #1
   10d38:	4682      	mov	sl, r0
   10d3a:	6123      	str	r3, [r4, #16]
   10d3c:	dc02      	bgt.n	10d44 <_printf_float+0x15c>
   10d3e:	6822      	ldr	r2, [r4, #0]
   10d40:	07d2      	lsls	r2, r2, #31
   10d42:	d501      	bpl.n	10d48 <_printf_float+0x160>
   10d44:	3301      	adds	r3, #1
   10d46:	6123      	str	r3, [r4, #16]
   10d48:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
   10d4c:	2b00      	cmp	r3, #0
   10d4e:	d09c      	beq.n	10c8a <_printf_float+0xa2>
   10d50:	232d      	movs	r3, #45	; 0x2d
   10d52:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   10d56:	e798      	b.n	10c8a <_printf_float+0xa2>
   10d58:	2947      	cmp	r1, #71	; 0x47
   10d5a:	d1bc      	bne.n	10cd6 <_printf_float+0xee>
   10d5c:	2b00      	cmp	r3, #0
   10d5e:	d1ba      	bne.n	10cd6 <_printf_float+0xee>
   10d60:	2301      	movs	r3, #1
   10d62:	e7b7      	b.n	10cd4 <_printf_float+0xec>
   10d64:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
   10d68:	d118      	bne.n	10d9c <_printf_float+0x1b4>
   10d6a:	2900      	cmp	r1, #0
   10d6c:	6863      	ldr	r3, [r4, #4]
   10d6e:	dd0b      	ble.n	10d88 <_printf_float+0x1a0>
   10d70:	6121      	str	r1, [r4, #16]
   10d72:	b913      	cbnz	r3, 10d7a <_printf_float+0x192>
   10d74:	6822      	ldr	r2, [r4, #0]
   10d76:	07d0      	lsls	r0, r2, #31
   10d78:	d502      	bpl.n	10d80 <_printf_float+0x198>
   10d7a:	3301      	adds	r3, #1
   10d7c:	440b      	add	r3, r1
   10d7e:	6123      	str	r3, [r4, #16]
   10d80:	65a1      	str	r1, [r4, #88]	; 0x58
   10d82:	f04f 0a00 	mov.w	sl, #0
   10d86:	e7df      	b.n	10d48 <_printf_float+0x160>
   10d88:	b913      	cbnz	r3, 10d90 <_printf_float+0x1a8>
   10d8a:	6822      	ldr	r2, [r4, #0]
   10d8c:	07d2      	lsls	r2, r2, #31
   10d8e:	d501      	bpl.n	10d94 <_printf_float+0x1ac>
   10d90:	3302      	adds	r3, #2
   10d92:	e7f4      	b.n	10d7e <_printf_float+0x196>
   10d94:	2301      	movs	r3, #1
   10d96:	e7f2      	b.n	10d7e <_printf_float+0x196>
   10d98:	f04f 0967 	mov.w	r9, #103	; 0x67
   10d9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   10d9e:	4299      	cmp	r1, r3
   10da0:	db05      	blt.n	10dae <_printf_float+0x1c6>
   10da2:	6823      	ldr	r3, [r4, #0]
   10da4:	6121      	str	r1, [r4, #16]
   10da6:	07d8      	lsls	r0, r3, #31
   10da8:	d5ea      	bpl.n	10d80 <_printf_float+0x198>
   10daa:	1c4b      	adds	r3, r1, #1
   10dac:	e7e7      	b.n	10d7e <_printf_float+0x196>
   10dae:	2900      	cmp	r1, #0
   10db0:	bfd4      	ite	le
   10db2:	f1c1 0202 	rsble	r2, r1, #2
   10db6:	2201      	movgt	r2, #1
   10db8:	4413      	add	r3, r2
   10dba:	e7e0      	b.n	10d7e <_printf_float+0x196>
   10dbc:	6823      	ldr	r3, [r4, #0]
   10dbe:	055a      	lsls	r2, r3, #21
   10dc0:	d407      	bmi.n	10dd2 <_printf_float+0x1ea>
   10dc2:	6923      	ldr	r3, [r4, #16]
   10dc4:	4642      	mov	r2, r8
   10dc6:	4631      	mov	r1, r6
   10dc8:	4628      	mov	r0, r5
   10dca:	47b8      	blx	r7
   10dcc:	3001      	adds	r0, #1
   10dce:	d12b      	bne.n	10e28 <_printf_float+0x240>
   10dd0:	e765      	b.n	10c9e <_printf_float+0xb6>
   10dd2:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
   10dd6:	f240 80dc 	bls.w	10f92 <_printf_float+0x3aa>
   10dda:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
   10dde:	2200      	movs	r2, #0
   10de0:	2300      	movs	r3, #0
   10de2:	f7ef fe01 	bl	9e8 <__aeabi_dcmpeq>
   10de6:	2800      	cmp	r0, #0
   10de8:	d033      	beq.n	10e52 <_printf_float+0x26a>
   10dea:	4a36      	ldr	r2, [pc, #216]	; (10ec4 <_printf_float+0x2dc>)
   10dec:	2301      	movs	r3, #1
   10dee:	4631      	mov	r1, r6
   10df0:	4628      	mov	r0, r5
   10df2:	47b8      	blx	r7
   10df4:	3001      	adds	r0, #1
   10df6:	f43f af52 	beq.w	10c9e <_printf_float+0xb6>
   10dfa:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
   10dfe:	429a      	cmp	r2, r3
   10e00:	db02      	blt.n	10e08 <_printf_float+0x220>
   10e02:	6823      	ldr	r3, [r4, #0]
   10e04:	07d8      	lsls	r0, r3, #31
   10e06:	d50f      	bpl.n	10e28 <_printf_float+0x240>
   10e08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
   10e0c:	4631      	mov	r1, r6
   10e0e:	4628      	mov	r0, r5
   10e10:	47b8      	blx	r7
   10e12:	3001      	adds	r0, #1
   10e14:	f43f af43 	beq.w	10c9e <_printf_float+0xb6>
   10e18:	f04f 0800 	mov.w	r8, #0
   10e1c:	f104 091a 	add.w	r9, r4, #26
   10e20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   10e22:	3b01      	subs	r3, #1
   10e24:	4543      	cmp	r3, r8
   10e26:	dc09      	bgt.n	10e3c <_printf_float+0x254>
   10e28:	6823      	ldr	r3, [r4, #0]
   10e2a:	079b      	lsls	r3, r3, #30
   10e2c:	f100 8101 	bmi.w	11032 <_printf_float+0x44a>
   10e30:	68e0      	ldr	r0, [r4, #12]
   10e32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   10e34:	4298      	cmp	r0, r3
   10e36:	bfb8      	it	lt
   10e38:	4618      	movlt	r0, r3
   10e3a:	e732      	b.n	10ca2 <_printf_float+0xba>
   10e3c:	2301      	movs	r3, #1
   10e3e:	464a      	mov	r2, r9
   10e40:	4631      	mov	r1, r6
   10e42:	4628      	mov	r0, r5
   10e44:	47b8      	blx	r7
   10e46:	3001      	adds	r0, #1
   10e48:	f43f af29 	beq.w	10c9e <_printf_float+0xb6>
   10e4c:	f108 0801 	add.w	r8, r8, #1
   10e50:	e7e6      	b.n	10e20 <_printf_float+0x238>
   10e52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   10e54:	2b00      	cmp	r3, #0
   10e56:	dc37      	bgt.n	10ec8 <_printf_float+0x2e0>
   10e58:	4a1a      	ldr	r2, [pc, #104]	; (10ec4 <_printf_float+0x2dc>)
   10e5a:	2301      	movs	r3, #1
   10e5c:	4631      	mov	r1, r6
   10e5e:	4628      	mov	r0, r5
   10e60:	47b8      	blx	r7
   10e62:	3001      	adds	r0, #1
   10e64:	f43f af1b 	beq.w	10c9e <_printf_float+0xb6>
   10e68:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
   10e6c:	4313      	orrs	r3, r2
   10e6e:	d102      	bne.n	10e76 <_printf_float+0x28e>
   10e70:	6823      	ldr	r3, [r4, #0]
   10e72:	07d9      	lsls	r1, r3, #31
   10e74:	d5d8      	bpl.n	10e28 <_printf_float+0x240>
   10e76:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
   10e7a:	4631      	mov	r1, r6
   10e7c:	4628      	mov	r0, r5
   10e7e:	47b8      	blx	r7
   10e80:	3001      	adds	r0, #1
   10e82:	f43f af0c 	beq.w	10c9e <_printf_float+0xb6>
   10e86:	f04f 0900 	mov.w	r9, #0
   10e8a:	f104 0a1a 	add.w	sl, r4, #26
   10e8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   10e90:	425b      	negs	r3, r3
   10e92:	454b      	cmp	r3, r9
   10e94:	dc01      	bgt.n	10e9a <_printf_float+0x2b2>
   10e96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   10e98:	e794      	b.n	10dc4 <_printf_float+0x1dc>
   10e9a:	2301      	movs	r3, #1
   10e9c:	4652      	mov	r2, sl
   10e9e:	4631      	mov	r1, r6
   10ea0:	4628      	mov	r0, r5
   10ea2:	47b8      	blx	r7
   10ea4:	3001      	adds	r0, #1
   10ea6:	f43f aefa 	beq.w	10c9e <_printf_float+0xb6>
   10eaa:	f109 0901 	add.w	r9, r9, #1
   10eae:	e7ee      	b.n	10e8e <_printf_float+0x2a6>
   10eb0:	7fefffff 	.word	0x7fefffff
   10eb4:	0002791e 	.word	0x0002791e
   10eb8:	00027922 	.word	0x00027922
   10ebc:	0002792a 	.word	0x0002792a
   10ec0:	00027926 	.word	0x00027926
   10ec4:	0002792e 	.word	0x0002792e
   10ec8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   10eca:	6da3      	ldr	r3, [r4, #88]	; 0x58
   10ecc:	429a      	cmp	r2, r3
   10ece:	bfa8      	it	ge
   10ed0:	461a      	movge	r2, r3
   10ed2:	2a00      	cmp	r2, #0
   10ed4:	4691      	mov	r9, r2
   10ed6:	dc37      	bgt.n	10f48 <_printf_float+0x360>
   10ed8:	f04f 0b00 	mov.w	fp, #0
   10edc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
   10ee0:	f104 021a 	add.w	r2, r4, #26
   10ee4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
   10ee8:	ebaa 0309 	sub.w	r3, sl, r9
   10eec:	455b      	cmp	r3, fp
   10eee:	dc33      	bgt.n	10f58 <_printf_float+0x370>
   10ef0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
   10ef4:	429a      	cmp	r2, r3
   10ef6:	db3b      	blt.n	10f70 <_printf_float+0x388>
   10ef8:	6823      	ldr	r3, [r4, #0]
   10efa:	07da      	lsls	r2, r3, #31
   10efc:	d438      	bmi.n	10f70 <_printf_float+0x388>
   10efe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   10f00:	990d      	ldr	r1, [sp, #52]	; 0x34
   10f02:	eba2 030a 	sub.w	r3, r2, sl
   10f06:	eba2 0901 	sub.w	r9, r2, r1
   10f0a:	4599      	cmp	r9, r3
   10f0c:	bfa8      	it	ge
   10f0e:	4699      	movge	r9, r3
   10f10:	f1b9 0f00 	cmp.w	r9, #0
   10f14:	dc34      	bgt.n	10f80 <_printf_float+0x398>
   10f16:	f04f 0800 	mov.w	r8, #0
   10f1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
   10f1e:	f104 0a1a 	add.w	sl, r4, #26
   10f22:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
   10f26:	1a9b      	subs	r3, r3, r2
   10f28:	eba3 0309 	sub.w	r3, r3, r9
   10f2c:	4543      	cmp	r3, r8
   10f2e:	f77f af7b 	ble.w	10e28 <_printf_float+0x240>
   10f32:	2301      	movs	r3, #1
   10f34:	4652      	mov	r2, sl
   10f36:	4631      	mov	r1, r6
   10f38:	4628      	mov	r0, r5
   10f3a:	47b8      	blx	r7
   10f3c:	3001      	adds	r0, #1
   10f3e:	f43f aeae 	beq.w	10c9e <_printf_float+0xb6>
   10f42:	f108 0801 	add.w	r8, r8, #1
   10f46:	e7ec      	b.n	10f22 <_printf_float+0x33a>
   10f48:	4613      	mov	r3, r2
   10f4a:	4631      	mov	r1, r6
   10f4c:	4642      	mov	r2, r8
   10f4e:	4628      	mov	r0, r5
   10f50:	47b8      	blx	r7
   10f52:	3001      	adds	r0, #1
   10f54:	d1c0      	bne.n	10ed8 <_printf_float+0x2f0>
   10f56:	e6a2      	b.n	10c9e <_printf_float+0xb6>
   10f58:	2301      	movs	r3, #1
   10f5a:	4631      	mov	r1, r6
   10f5c:	4628      	mov	r0, r5
   10f5e:	920b      	str	r2, [sp, #44]	; 0x2c
   10f60:	47b8      	blx	r7
   10f62:	3001      	adds	r0, #1
   10f64:	f43f ae9b 	beq.w	10c9e <_printf_float+0xb6>
   10f68:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   10f6a:	f10b 0b01 	add.w	fp, fp, #1
   10f6e:	e7b9      	b.n	10ee4 <_printf_float+0x2fc>
   10f70:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
   10f74:	4631      	mov	r1, r6
   10f76:	4628      	mov	r0, r5
   10f78:	47b8      	blx	r7
   10f7a:	3001      	adds	r0, #1
   10f7c:	d1bf      	bne.n	10efe <_printf_float+0x316>
   10f7e:	e68e      	b.n	10c9e <_printf_float+0xb6>
   10f80:	464b      	mov	r3, r9
   10f82:	eb08 020a 	add.w	r2, r8, sl
   10f86:	4631      	mov	r1, r6
   10f88:	4628      	mov	r0, r5
   10f8a:	47b8      	blx	r7
   10f8c:	3001      	adds	r0, #1
   10f8e:	d1c2      	bne.n	10f16 <_printf_float+0x32e>
   10f90:	e685      	b.n	10c9e <_printf_float+0xb6>
   10f92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   10f94:	2a01      	cmp	r2, #1
   10f96:	dc01      	bgt.n	10f9c <_printf_float+0x3b4>
   10f98:	07db      	lsls	r3, r3, #31
   10f9a:	d537      	bpl.n	1100c <_printf_float+0x424>
   10f9c:	2301      	movs	r3, #1
   10f9e:	4642      	mov	r2, r8
   10fa0:	4631      	mov	r1, r6
   10fa2:	4628      	mov	r0, r5
   10fa4:	47b8      	blx	r7
   10fa6:	3001      	adds	r0, #1
   10fa8:	f43f ae79 	beq.w	10c9e <_printf_float+0xb6>
   10fac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
   10fb0:	4631      	mov	r1, r6
   10fb2:	4628      	mov	r0, r5
   10fb4:	47b8      	blx	r7
   10fb6:	3001      	adds	r0, #1
   10fb8:	f43f ae71 	beq.w	10c9e <_printf_float+0xb6>
   10fbc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
   10fc0:	2200      	movs	r2, #0
   10fc2:	2300      	movs	r3, #0
   10fc4:	f7ef fd10 	bl	9e8 <__aeabi_dcmpeq>
   10fc8:	b9d8      	cbnz	r0, 11002 <_printf_float+0x41a>
   10fca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   10fcc:	f108 0201 	add.w	r2, r8, #1
   10fd0:	3b01      	subs	r3, #1
   10fd2:	4631      	mov	r1, r6
   10fd4:	4628      	mov	r0, r5
   10fd6:	47b8      	blx	r7
   10fd8:	3001      	adds	r0, #1
   10fda:	d10e      	bne.n	10ffa <_printf_float+0x412>
   10fdc:	e65f      	b.n	10c9e <_printf_float+0xb6>
   10fde:	2301      	movs	r3, #1
   10fe0:	464a      	mov	r2, r9
   10fe2:	4631      	mov	r1, r6
   10fe4:	4628      	mov	r0, r5
   10fe6:	47b8      	blx	r7
   10fe8:	3001      	adds	r0, #1
   10fea:	f43f ae58 	beq.w	10c9e <_printf_float+0xb6>
   10fee:	f108 0801 	add.w	r8, r8, #1
   10ff2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   10ff4:	3b01      	subs	r3, #1
   10ff6:	4543      	cmp	r3, r8
   10ff8:	dcf1      	bgt.n	10fde <_printf_float+0x3f6>
   10ffa:	4653      	mov	r3, sl
   10ffc:	f104 0250 	add.w	r2, r4, #80	; 0x50
   11000:	e6e1      	b.n	10dc6 <_printf_float+0x1de>
   11002:	f04f 0800 	mov.w	r8, #0
   11006:	f104 091a 	add.w	r9, r4, #26
   1100a:	e7f2      	b.n	10ff2 <_printf_float+0x40a>
   1100c:	2301      	movs	r3, #1
   1100e:	4642      	mov	r2, r8
   11010:	e7df      	b.n	10fd2 <_printf_float+0x3ea>
   11012:	2301      	movs	r3, #1
   11014:	464a      	mov	r2, r9
   11016:	4631      	mov	r1, r6
   11018:	4628      	mov	r0, r5
   1101a:	47b8      	blx	r7
   1101c:	3001      	adds	r0, #1
   1101e:	f43f ae3e 	beq.w	10c9e <_printf_float+0xb6>
   11022:	f108 0801 	add.w	r8, r8, #1
   11026:	68e3      	ldr	r3, [r4, #12]
   11028:	990f      	ldr	r1, [sp, #60]	; 0x3c
   1102a:	1a5b      	subs	r3, r3, r1
   1102c:	4543      	cmp	r3, r8
   1102e:	dcf0      	bgt.n	11012 <_printf_float+0x42a>
   11030:	e6fe      	b.n	10e30 <_printf_float+0x248>
   11032:	f04f 0800 	mov.w	r8, #0
   11036:	f104 0919 	add.w	r9, r4, #25
   1103a:	e7f4      	b.n	11026 <_printf_float+0x43e>

0001103c <_printf_i>:
   1103c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   11040:	460c      	mov	r4, r1
   11042:	4691      	mov	r9, r2
   11044:	7e27      	ldrb	r7, [r4, #24]
   11046:	990c      	ldr	r1, [sp, #48]	; 0x30
   11048:	2f78      	cmp	r7, #120	; 0x78
   1104a:	4680      	mov	r8, r0
   1104c:	469a      	mov	sl, r3
   1104e:	f104 0243 	add.w	r2, r4, #67	; 0x43
   11052:	d807      	bhi.n	11064 <_printf_i+0x28>
   11054:	2f62      	cmp	r7, #98	; 0x62
   11056:	d80a      	bhi.n	1106e <_printf_i+0x32>
   11058:	2f00      	cmp	r7, #0
   1105a:	f000 80d8 	beq.w	1120e <_printf_i+0x1d2>
   1105e:	2f58      	cmp	r7, #88	; 0x58
   11060:	f000 80a3 	beq.w	111aa <_printf_i+0x16e>
   11064:	f104 0642 	add.w	r6, r4, #66	; 0x42
   11068:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
   1106c:	e03a      	b.n	110e4 <_printf_i+0xa8>
   1106e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
   11072:	2b15      	cmp	r3, #21
   11074:	d8f6      	bhi.n	11064 <_printf_i+0x28>
   11076:	a001      	add	r0, pc, #4	; (adr r0, 1107c <_printf_i+0x40>)
   11078:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
   1107c:	000110d5 	.word	0x000110d5
   11080:	000110e9 	.word	0x000110e9
   11084:	00011065 	.word	0x00011065
   11088:	00011065 	.word	0x00011065
   1108c:	00011065 	.word	0x00011065
   11090:	00011065 	.word	0x00011065
   11094:	000110e9 	.word	0x000110e9
   11098:	00011065 	.word	0x00011065
   1109c:	00011065 	.word	0x00011065
   110a0:	00011065 	.word	0x00011065
   110a4:	00011065 	.word	0x00011065
   110a8:	000111f5 	.word	0x000111f5
   110ac:	00011119 	.word	0x00011119
   110b0:	000111d7 	.word	0x000111d7
   110b4:	00011065 	.word	0x00011065
   110b8:	00011065 	.word	0x00011065
   110bc:	00011217 	.word	0x00011217
   110c0:	00011065 	.word	0x00011065
   110c4:	00011119 	.word	0x00011119
   110c8:	00011065 	.word	0x00011065
   110cc:	00011065 	.word	0x00011065
   110d0:	000111df 	.word	0x000111df
   110d4:	680b      	ldr	r3, [r1, #0]
   110d6:	1d1a      	adds	r2, r3, #4
   110d8:	681b      	ldr	r3, [r3, #0]
   110da:	600a      	str	r2, [r1, #0]
   110dc:	f104 0642 	add.w	r6, r4, #66	; 0x42
   110e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
   110e4:	2301      	movs	r3, #1
   110e6:	e0a3      	b.n	11230 <_printf_i+0x1f4>
   110e8:	6825      	ldr	r5, [r4, #0]
   110ea:	6808      	ldr	r0, [r1, #0]
   110ec:	062e      	lsls	r6, r5, #24
   110ee:	f100 0304 	add.w	r3, r0, #4
   110f2:	d50a      	bpl.n	1110a <_printf_i+0xce>
   110f4:	6805      	ldr	r5, [r0, #0]
   110f6:	600b      	str	r3, [r1, #0]
   110f8:	2d00      	cmp	r5, #0
   110fa:	da03      	bge.n	11104 <_printf_i+0xc8>
   110fc:	232d      	movs	r3, #45	; 0x2d
   110fe:	426d      	negs	r5, r5
   11100:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   11104:	485e      	ldr	r0, [pc, #376]	; (11280 <_printf_i+0x244>)
   11106:	230a      	movs	r3, #10
   11108:	e019      	b.n	1113e <_printf_i+0x102>
   1110a:	f015 0f40 	tst.w	r5, #64	; 0x40
   1110e:	6805      	ldr	r5, [r0, #0]
   11110:	600b      	str	r3, [r1, #0]
   11112:	bf18      	it	ne
   11114:	b22d      	sxthne	r5, r5
   11116:	e7ef      	b.n	110f8 <_printf_i+0xbc>
   11118:	680b      	ldr	r3, [r1, #0]
   1111a:	6825      	ldr	r5, [r4, #0]
   1111c:	1d18      	adds	r0, r3, #4
   1111e:	6008      	str	r0, [r1, #0]
   11120:	0628      	lsls	r0, r5, #24
   11122:	d501      	bpl.n	11128 <_printf_i+0xec>
   11124:	681d      	ldr	r5, [r3, #0]
   11126:	e002      	b.n	1112e <_printf_i+0xf2>
   11128:	0669      	lsls	r1, r5, #25
   1112a:	d5fb      	bpl.n	11124 <_printf_i+0xe8>
   1112c:	881d      	ldrh	r5, [r3, #0]
   1112e:	4854      	ldr	r0, [pc, #336]	; (11280 <_printf_i+0x244>)
   11130:	2f6f      	cmp	r7, #111	; 0x6f
   11132:	bf0c      	ite	eq
   11134:	2308      	moveq	r3, #8
   11136:	230a      	movne	r3, #10
   11138:	2100      	movs	r1, #0
   1113a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
   1113e:	6866      	ldr	r6, [r4, #4]
   11140:	60a6      	str	r6, [r4, #8]
   11142:	2e00      	cmp	r6, #0
   11144:	bfa2      	ittt	ge
   11146:	6821      	ldrge	r1, [r4, #0]
   11148:	f021 0104 	bicge.w	r1, r1, #4
   1114c:	6021      	strge	r1, [r4, #0]
   1114e:	b90d      	cbnz	r5, 11154 <_printf_i+0x118>
   11150:	2e00      	cmp	r6, #0
   11152:	d04d      	beq.n	111f0 <_printf_i+0x1b4>
   11154:	4616      	mov	r6, r2
   11156:	fbb5 f1f3 	udiv	r1, r5, r3
   1115a:	fb03 5711 	mls	r7, r3, r1, r5
   1115e:	5dc7      	ldrb	r7, [r0, r7]
   11160:	f806 7d01 	strb.w	r7, [r6, #-1]!
   11164:	462f      	mov	r7, r5
   11166:	42bb      	cmp	r3, r7
   11168:	460d      	mov	r5, r1
   1116a:	d9f4      	bls.n	11156 <_printf_i+0x11a>
   1116c:	2b08      	cmp	r3, #8
   1116e:	d10b      	bne.n	11188 <_printf_i+0x14c>
   11170:	6823      	ldr	r3, [r4, #0]
   11172:	07df      	lsls	r7, r3, #31
   11174:	d508      	bpl.n	11188 <_printf_i+0x14c>
   11176:	6923      	ldr	r3, [r4, #16]
   11178:	6861      	ldr	r1, [r4, #4]
   1117a:	4299      	cmp	r1, r3
   1117c:	bfde      	ittt	le
   1117e:	2330      	movle	r3, #48	; 0x30
   11180:	f806 3c01 	strble.w	r3, [r6, #-1]
   11184:	f106 36ff 	addle.w	r6, r6, #4294967295
   11188:	1b92      	subs	r2, r2, r6
   1118a:	6122      	str	r2, [r4, #16]
   1118c:	f8cd a000 	str.w	sl, [sp]
   11190:	464b      	mov	r3, r9
   11192:	aa03      	add	r2, sp, #12
   11194:	4621      	mov	r1, r4
   11196:	4640      	mov	r0, r8
   11198:	f005 f81f 	bl	161da <_printf_common>
   1119c:	3001      	adds	r0, #1
   1119e:	d14c      	bne.n	1123a <_printf_i+0x1fe>
   111a0:	f04f 30ff 	mov.w	r0, #4294967295
   111a4:	b004      	add	sp, #16
   111a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   111aa:	4835      	ldr	r0, [pc, #212]	; (11280 <_printf_i+0x244>)
   111ac:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
   111b0:	6823      	ldr	r3, [r4, #0]
   111b2:	680e      	ldr	r6, [r1, #0]
   111b4:	061f      	lsls	r7, r3, #24
   111b6:	f856 5b04 	ldr.w	r5, [r6], #4
   111ba:	600e      	str	r6, [r1, #0]
   111bc:	d514      	bpl.n	111e8 <_printf_i+0x1ac>
   111be:	07d9      	lsls	r1, r3, #31
   111c0:	bf44      	itt	mi
   111c2:	f043 0320 	orrmi.w	r3, r3, #32
   111c6:	6023      	strmi	r3, [r4, #0]
   111c8:	b91d      	cbnz	r5, 111d2 <_printf_i+0x196>
   111ca:	6823      	ldr	r3, [r4, #0]
   111cc:	f023 0320 	bic.w	r3, r3, #32
   111d0:	6023      	str	r3, [r4, #0]
   111d2:	2310      	movs	r3, #16
   111d4:	e7b0      	b.n	11138 <_printf_i+0xfc>
   111d6:	6823      	ldr	r3, [r4, #0]
   111d8:	f043 0320 	orr.w	r3, r3, #32
   111dc:	6023      	str	r3, [r4, #0]
   111de:	2378      	movs	r3, #120	; 0x78
   111e0:	4828      	ldr	r0, [pc, #160]	; (11284 <_printf_i+0x248>)
   111e2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
   111e6:	e7e3      	b.n	111b0 <_printf_i+0x174>
   111e8:	065e      	lsls	r6, r3, #25
   111ea:	bf48      	it	mi
   111ec:	b2ad      	uxthmi	r5, r5
   111ee:	e7e6      	b.n	111be <_printf_i+0x182>
   111f0:	4616      	mov	r6, r2
   111f2:	e7bb      	b.n	1116c <_printf_i+0x130>
   111f4:	680b      	ldr	r3, [r1, #0]
   111f6:	6826      	ldr	r6, [r4, #0]
   111f8:	6960      	ldr	r0, [r4, #20]
   111fa:	1d1d      	adds	r5, r3, #4
   111fc:	600d      	str	r5, [r1, #0]
   111fe:	0635      	lsls	r5, r6, #24
   11200:	681b      	ldr	r3, [r3, #0]
   11202:	d501      	bpl.n	11208 <_printf_i+0x1cc>
   11204:	6018      	str	r0, [r3, #0]
   11206:	e002      	b.n	1120e <_printf_i+0x1d2>
   11208:	0671      	lsls	r1, r6, #25
   1120a:	d5fb      	bpl.n	11204 <_printf_i+0x1c8>
   1120c:	8018      	strh	r0, [r3, #0]
   1120e:	2300      	movs	r3, #0
   11210:	6123      	str	r3, [r4, #16]
   11212:	4616      	mov	r6, r2
   11214:	e7ba      	b.n	1118c <_printf_i+0x150>
   11216:	680b      	ldr	r3, [r1, #0]
   11218:	1d1a      	adds	r2, r3, #4
   1121a:	600a      	str	r2, [r1, #0]
   1121c:	681e      	ldr	r6, [r3, #0]
   1121e:	6862      	ldr	r2, [r4, #4]
   11220:	2100      	movs	r1, #0
   11222:	4630      	mov	r0, r6
   11224:	f7ee ff6c 	bl	100 <memchr>
   11228:	b108      	cbz	r0, 1122e <_printf_i+0x1f2>
   1122a:	1b80      	subs	r0, r0, r6
   1122c:	6060      	str	r0, [r4, #4]
   1122e:	6863      	ldr	r3, [r4, #4]
   11230:	6123      	str	r3, [r4, #16]
   11232:	2300      	movs	r3, #0
   11234:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   11238:	e7a8      	b.n	1118c <_printf_i+0x150>
   1123a:	6923      	ldr	r3, [r4, #16]
   1123c:	4632      	mov	r2, r6
   1123e:	4649      	mov	r1, r9
   11240:	4640      	mov	r0, r8
   11242:	47d0      	blx	sl
   11244:	3001      	adds	r0, #1
   11246:	d0ab      	beq.n	111a0 <_printf_i+0x164>
   11248:	6823      	ldr	r3, [r4, #0]
   1124a:	079b      	lsls	r3, r3, #30
   1124c:	d413      	bmi.n	11276 <_printf_i+0x23a>
   1124e:	68e0      	ldr	r0, [r4, #12]
   11250:	9b03      	ldr	r3, [sp, #12]
   11252:	4298      	cmp	r0, r3
   11254:	bfb8      	it	lt
   11256:	4618      	movlt	r0, r3
   11258:	e7a4      	b.n	111a4 <_printf_i+0x168>
   1125a:	2301      	movs	r3, #1
   1125c:	4632      	mov	r2, r6
   1125e:	4649      	mov	r1, r9
   11260:	4640      	mov	r0, r8
   11262:	47d0      	blx	sl
   11264:	3001      	adds	r0, #1
   11266:	d09b      	beq.n	111a0 <_printf_i+0x164>
   11268:	3501      	adds	r5, #1
   1126a:	68e3      	ldr	r3, [r4, #12]
   1126c:	9903      	ldr	r1, [sp, #12]
   1126e:	1a5b      	subs	r3, r3, r1
   11270:	42ab      	cmp	r3, r5
   11272:	dcf2      	bgt.n	1125a <_printf_i+0x21e>
   11274:	e7eb      	b.n	1124e <_printf_i+0x212>
   11276:	2500      	movs	r5, #0
   11278:	f104 0619 	add.w	r6, r4, #25
   1127c:	e7f5      	b.n	1126a <_printf_i+0x22e>
   1127e:	bf00      	nop
   11280:	00027930 	.word	0x00027930
   11284:	00027941 	.word	0x00027941

00011288 <_sbrk_r>:
   11288:	b538      	push	{r3, r4, r5, lr}
   1128a:	4d06      	ldr	r5, [pc, #24]	; (112a4 <_sbrk_r+0x1c>)
   1128c:	2300      	movs	r3, #0
   1128e:	4604      	mov	r4, r0
   11290:	4608      	mov	r0, r1
   11292:	602b      	str	r3, [r5, #0]
   11294:	f7f3 faf6 	bl	4884 <_sbrk>
   11298:	1c43      	adds	r3, r0, #1
   1129a:	d102      	bne.n	112a2 <_sbrk_r+0x1a>
   1129c:	682b      	ldr	r3, [r5, #0]
   1129e:	b103      	cbz	r3, 112a2 <_sbrk_r+0x1a>
   112a0:	6023      	str	r3, [r4, #0]
   112a2:	bd38      	pop	{r3, r4, r5, pc}
   112a4:	20007ad8 	.word	0x20007ad8

000112a8 <raise>:
   112a8:	4b02      	ldr	r3, [pc, #8]	; (112b4 <raise+0xc>)
   112aa:	4601      	mov	r1, r0
   112ac:	6818      	ldr	r0, [r3, #0]
   112ae:	f005 b801 	b.w	162b4 <_raise_r>
   112b2:	bf00      	nop
   112b4:	200000f8 	.word	0x200000f8

000112b8 <_kill_r>:
   112b8:	b538      	push	{r3, r4, r5, lr}
   112ba:	4d07      	ldr	r5, [pc, #28]	; (112d8 <_kill_r+0x20>)
   112bc:	2300      	movs	r3, #0
   112be:	4604      	mov	r4, r0
   112c0:	4608      	mov	r0, r1
   112c2:	4611      	mov	r1, r2
   112c4:	602b      	str	r3, [r5, #0]
   112c6:	f001 fa20 	bl	1270a <_kill>
   112ca:	1c43      	adds	r3, r0, #1
   112cc:	d102      	bne.n	112d4 <_kill_r+0x1c>
   112ce:	682b      	ldr	r3, [r5, #0]
   112d0:	b103      	cbz	r3, 112d4 <_kill_r+0x1c>
   112d2:	6023      	str	r3, [r4, #0]
   112d4:	bd38      	pop	{r3, r4, r5, pc}
   112d6:	bf00      	nop
   112d8:	20007ad8 	.word	0x20007ad8

000112dc <strtok>:
   112dc:	4b13      	ldr	r3, [pc, #76]	; (1132c <strtok+0x50>)
   112de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   112e2:	681f      	ldr	r7, [r3, #0]
   112e4:	6dbc      	ldr	r4, [r7, #88]	; 0x58
   112e6:	4605      	mov	r5, r0
   112e8:	460e      	mov	r6, r1
   112ea:	b9b4      	cbnz	r4, 1131a <strtok+0x3e>
   112ec:	2050      	movs	r0, #80	; 0x50
   112ee:	f7ff fa93 	bl	10818 <malloc>
   112f2:	65b8      	str	r0, [r7, #88]	; 0x58
   112f4:	e9c0 4400 	strd	r4, r4, [r0]
   112f8:	e9c0 4402 	strd	r4, r4, [r0, #8]
   112fc:	e9c0 4404 	strd	r4, r4, [r0, #16]
   11300:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
   11304:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
   11308:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
   1130c:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
   11310:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
   11314:	6184      	str	r4, [r0, #24]
   11316:	7704      	strb	r4, [r0, #28]
   11318:	6244      	str	r4, [r0, #36]	; 0x24
   1131a:	6dba      	ldr	r2, [r7, #88]	; 0x58
   1131c:	4631      	mov	r1, r6
   1131e:	4628      	mov	r0, r5
   11320:	2301      	movs	r3, #1
   11322:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   11326:	f005 b821 	b.w	1636c <__strtok_r>
   1132a:	bf00      	nop
   1132c:	200000f8 	.word	0x200000f8

00011330 <_strtol_l.isra.0>:
   11330:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   11334:	4e3a      	ldr	r6, [pc, #232]	; (11420 <_strtol_l.isra.0+0xf0>)
   11336:	4686      	mov	lr, r0
   11338:	468c      	mov	ip, r1
   1133a:	4660      	mov	r0, ip
   1133c:	f81c 4b01 	ldrb.w	r4, [ip], #1
   11340:	5da5      	ldrb	r5, [r4, r6]
   11342:	f015 0508 	ands.w	r5, r5, #8
   11346:	d1f8      	bne.n	1133a <_strtol_l.isra.0+0xa>
   11348:	2c2d      	cmp	r4, #45	; 0x2d
   1134a:	d133      	bne.n	113b4 <_strtol_l.isra.0+0x84>
   1134c:	f89c 4000 	ldrb.w	r4, [ip]
   11350:	f04f 0801 	mov.w	r8, #1
   11354:	f100 0c02 	add.w	ip, r0, #2
   11358:	2b00      	cmp	r3, #0
   1135a:	d05c      	beq.n	11416 <_strtol_l.isra.0+0xe6>
   1135c:	2b10      	cmp	r3, #16
   1135e:	d10c      	bne.n	1137a <_strtol_l.isra.0+0x4a>
   11360:	2c30      	cmp	r4, #48	; 0x30
   11362:	d10a      	bne.n	1137a <_strtol_l.isra.0+0x4a>
   11364:	f89c 0000 	ldrb.w	r0, [ip]
   11368:	f000 00df 	and.w	r0, r0, #223	; 0xdf
   1136c:	2858      	cmp	r0, #88	; 0x58
   1136e:	d14d      	bne.n	1140c <_strtol_l.isra.0+0xdc>
   11370:	f89c 4001 	ldrb.w	r4, [ip, #1]
   11374:	2310      	movs	r3, #16
   11376:	f10c 0c02 	add.w	ip, ip, #2
   1137a:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
   1137e:	3f01      	subs	r7, #1
   11380:	2600      	movs	r6, #0
   11382:	fbb7 f9f3 	udiv	r9, r7, r3
   11386:	4630      	mov	r0, r6
   11388:	fb03 7a19 	mls	sl, r3, r9, r7
   1138c:	f1a4 0530 	sub.w	r5, r4, #48	; 0x30
   11390:	2d09      	cmp	r5, #9
   11392:	d818      	bhi.n	113c6 <_strtol_l.isra.0+0x96>
   11394:	462c      	mov	r4, r5
   11396:	42a3      	cmp	r3, r4
   11398:	dd24      	ble.n	113e4 <_strtol_l.isra.0+0xb4>
   1139a:	1c75      	adds	r5, r6, #1
   1139c:	d007      	beq.n	113ae <_strtol_l.isra.0+0x7e>
   1139e:	4581      	cmp	r9, r0
   113a0:	d31d      	bcc.n	113de <_strtol_l.isra.0+0xae>
   113a2:	d101      	bne.n	113a8 <_strtol_l.isra.0+0x78>
   113a4:	45a2      	cmp	sl, r4
   113a6:	db1a      	blt.n	113de <_strtol_l.isra.0+0xae>
   113a8:	fb00 4003 	mla	r0, r0, r3, r4
   113ac:	2601      	movs	r6, #1
   113ae:	f81c 4b01 	ldrb.w	r4, [ip], #1
   113b2:	e7eb      	b.n	1138c <_strtol_l.isra.0+0x5c>
   113b4:	2c2b      	cmp	r4, #43	; 0x2b
   113b6:	bf08      	it	eq
   113b8:	f89c 4000 	ldrbeq.w	r4, [ip]
   113bc:	46a8      	mov	r8, r5
   113be:	bf08      	it	eq
   113c0:	f100 0c02 	addeq.w	ip, r0, #2
   113c4:	e7c8      	b.n	11358 <_strtol_l.isra.0+0x28>
   113c6:	f1a4 0541 	sub.w	r5, r4, #65	; 0x41
   113ca:	2d19      	cmp	r5, #25
   113cc:	d801      	bhi.n	113d2 <_strtol_l.isra.0+0xa2>
   113ce:	3c37      	subs	r4, #55	; 0x37
   113d0:	e7e1      	b.n	11396 <_strtol_l.isra.0+0x66>
   113d2:	f1a4 0561 	sub.w	r5, r4, #97	; 0x61
   113d6:	2d19      	cmp	r5, #25
   113d8:	d804      	bhi.n	113e4 <_strtol_l.isra.0+0xb4>
   113da:	3c57      	subs	r4, #87	; 0x57
   113dc:	e7db      	b.n	11396 <_strtol_l.isra.0+0x66>
   113de:	f04f 36ff 	mov.w	r6, #4294967295
   113e2:	e7e4      	b.n	113ae <_strtol_l.isra.0+0x7e>
   113e4:	1c73      	adds	r3, r6, #1
   113e6:	d106      	bne.n	113f6 <_strtol_l.isra.0+0xc6>
   113e8:	2322      	movs	r3, #34	; 0x22
   113ea:	f8ce 3000 	str.w	r3, [lr]
   113ee:	4638      	mov	r0, r7
   113f0:	b942      	cbnz	r2, 11404 <_strtol_l.isra.0+0xd4>
   113f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   113f6:	f1b8 0f00 	cmp.w	r8, #0
   113fa:	d000      	beq.n	113fe <_strtol_l.isra.0+0xce>
   113fc:	4240      	negs	r0, r0
   113fe:	2a00      	cmp	r2, #0
   11400:	d0f7      	beq.n	113f2 <_strtol_l.isra.0+0xc2>
   11402:	b10e      	cbz	r6, 11408 <_strtol_l.isra.0+0xd8>
   11404:	f10c 31ff 	add.w	r1, ip, #4294967295
   11408:	6011      	str	r1, [r2, #0]
   1140a:	e7f2      	b.n	113f2 <_strtol_l.isra.0+0xc2>
   1140c:	2430      	movs	r4, #48	; 0x30
   1140e:	2b00      	cmp	r3, #0
   11410:	d1b3      	bne.n	1137a <_strtol_l.isra.0+0x4a>
   11412:	2308      	movs	r3, #8
   11414:	e7b1      	b.n	1137a <_strtol_l.isra.0+0x4a>
   11416:	2c30      	cmp	r4, #48	; 0x30
   11418:	d0a4      	beq.n	11364 <_strtol_l.isra.0+0x34>
   1141a:	230a      	movs	r3, #10
   1141c:	e7ad      	b.n	1137a <_strtol_l.isra.0+0x4a>
   1141e:	bf00      	nop
   11420:	0002780d 	.word	0x0002780d

00011424 <strtol>:
   11424:	4613      	mov	r3, r2
   11426:	460a      	mov	r2, r1
   11428:	4601      	mov	r1, r0
   1142a:	4802      	ldr	r0, [pc, #8]	; (11434 <strtol+0x10>)
   1142c:	6800      	ldr	r0, [r0, #0]
   1142e:	f7ff bf7f 	b.w	11330 <_strtol_l.isra.0>
   11432:	bf00      	nop
   11434:	200000f8 	.word	0x200000f8

00011438 <viprintf>:
   11438:	4b09      	ldr	r3, [pc, #36]	; (11460 <viprintf+0x28>)
   1143a:	b570      	push	{r4, r5, r6, lr}
   1143c:	681c      	ldr	r4, [r3, #0]
   1143e:	4605      	mov	r5, r0
   11440:	460e      	mov	r6, r1
   11442:	b124      	cbz	r4, 1144e <viprintf+0x16>
   11444:	69a3      	ldr	r3, [r4, #24]
   11446:	b913      	cbnz	r3, 1144e <viprintf+0x16>
   11448:	4620      	mov	r0, r4
   1144a:	f000 f9cf 	bl	117ec <__sinit>
   1144e:	68a1      	ldr	r1, [r4, #8]
   11450:	4633      	mov	r3, r6
   11452:	462a      	mov	r2, r5
   11454:	4620      	mov	r0, r4
   11456:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   1145a:	f7ff ba95 	b.w	10988 <_vfiprintf_r>
   1145e:	bf00      	nop
   11460:	200000f8 	.word	0x200000f8

00011464 <__swbuf_r>:
   11464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11466:	460e      	mov	r6, r1
   11468:	4614      	mov	r4, r2
   1146a:	4605      	mov	r5, r0
   1146c:	b118      	cbz	r0, 11476 <__swbuf_r+0x12>
   1146e:	6983      	ldr	r3, [r0, #24]
   11470:	b90b      	cbnz	r3, 11476 <__swbuf_r+0x12>
   11472:	f000 f9bb 	bl	117ec <__sinit>
   11476:	4b21      	ldr	r3, [pc, #132]	; (114fc <__swbuf_r+0x98>)
   11478:	429c      	cmp	r4, r3
   1147a:	d12b      	bne.n	114d4 <__swbuf_r+0x70>
   1147c:	686c      	ldr	r4, [r5, #4]
   1147e:	69a3      	ldr	r3, [r4, #24]
   11480:	60a3      	str	r3, [r4, #8]
   11482:	89a3      	ldrh	r3, [r4, #12]
   11484:	071a      	lsls	r2, r3, #28
   11486:	d52f      	bpl.n	114e8 <__swbuf_r+0x84>
   11488:	6923      	ldr	r3, [r4, #16]
   1148a:	b36b      	cbz	r3, 114e8 <__swbuf_r+0x84>
   1148c:	6923      	ldr	r3, [r4, #16]
   1148e:	6820      	ldr	r0, [r4, #0]
   11490:	1ac0      	subs	r0, r0, r3
   11492:	6963      	ldr	r3, [r4, #20]
   11494:	b2f6      	uxtb	r6, r6
   11496:	4283      	cmp	r3, r0
   11498:	4637      	mov	r7, r6
   1149a:	dc04      	bgt.n	114a6 <__swbuf_r+0x42>
   1149c:	4621      	mov	r1, r4
   1149e:	4628      	mov	r0, r5
   114a0:	f000 f926 	bl	116f0 <_fflush_r>
   114a4:	bb30      	cbnz	r0, 114f4 <__swbuf_r+0x90>
   114a6:	68a3      	ldr	r3, [r4, #8]
   114a8:	3b01      	subs	r3, #1
   114aa:	60a3      	str	r3, [r4, #8]
   114ac:	6823      	ldr	r3, [r4, #0]
   114ae:	1c5a      	adds	r2, r3, #1
   114b0:	6022      	str	r2, [r4, #0]
   114b2:	701e      	strb	r6, [r3, #0]
   114b4:	6963      	ldr	r3, [r4, #20]
   114b6:	3001      	adds	r0, #1
   114b8:	4283      	cmp	r3, r0
   114ba:	d004      	beq.n	114c6 <__swbuf_r+0x62>
   114bc:	89a3      	ldrh	r3, [r4, #12]
   114be:	07db      	lsls	r3, r3, #31
   114c0:	d506      	bpl.n	114d0 <__swbuf_r+0x6c>
   114c2:	2e0a      	cmp	r6, #10
   114c4:	d104      	bne.n	114d0 <__swbuf_r+0x6c>
   114c6:	4621      	mov	r1, r4
   114c8:	4628      	mov	r0, r5
   114ca:	f000 f911 	bl	116f0 <_fflush_r>
   114ce:	b988      	cbnz	r0, 114f4 <__swbuf_r+0x90>
   114d0:	4638      	mov	r0, r7
   114d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   114d4:	4b0a      	ldr	r3, [pc, #40]	; (11500 <__swbuf_r+0x9c>)
   114d6:	429c      	cmp	r4, r3
   114d8:	d101      	bne.n	114de <__swbuf_r+0x7a>
   114da:	68ac      	ldr	r4, [r5, #8]
   114dc:	e7cf      	b.n	1147e <__swbuf_r+0x1a>
   114de:	4b09      	ldr	r3, [pc, #36]	; (11504 <__swbuf_r+0xa0>)
   114e0:	429c      	cmp	r4, r3
   114e2:	bf08      	it	eq
   114e4:	68ec      	ldreq	r4, [r5, #12]
   114e6:	e7ca      	b.n	1147e <__swbuf_r+0x1a>
   114e8:	4621      	mov	r1, r4
   114ea:	4628      	mov	r0, r5
   114ec:	f000 f80c 	bl	11508 <__swsetup_r>
   114f0:	2800      	cmp	r0, #0
   114f2:	d0cb      	beq.n	1148c <__swbuf_r+0x28>
   114f4:	f04f 37ff 	mov.w	r7, #4294967295
   114f8:	e7ea      	b.n	114d0 <__swbuf_r+0x6c>
   114fa:	bf00      	nop
   114fc:	00027784 	.word	0x00027784
   11500:	000277a4 	.word	0x000277a4
   11504:	00027764 	.word	0x00027764

00011508 <__swsetup_r>:
   11508:	4b32      	ldr	r3, [pc, #200]	; (115d4 <__swsetup_r+0xcc>)
   1150a:	b570      	push	{r4, r5, r6, lr}
   1150c:	681d      	ldr	r5, [r3, #0]
   1150e:	4606      	mov	r6, r0
   11510:	460c      	mov	r4, r1
   11512:	b125      	cbz	r5, 1151e <__swsetup_r+0x16>
   11514:	69ab      	ldr	r3, [r5, #24]
   11516:	b913      	cbnz	r3, 1151e <__swsetup_r+0x16>
   11518:	4628      	mov	r0, r5
   1151a:	f000 f967 	bl	117ec <__sinit>
   1151e:	4b2e      	ldr	r3, [pc, #184]	; (115d8 <__swsetup_r+0xd0>)
   11520:	429c      	cmp	r4, r3
   11522:	d10f      	bne.n	11544 <__swsetup_r+0x3c>
   11524:	686c      	ldr	r4, [r5, #4]
   11526:	89a3      	ldrh	r3, [r4, #12]
   11528:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   1152c:	0719      	lsls	r1, r3, #28
   1152e:	d42c      	bmi.n	1158a <__swsetup_r+0x82>
   11530:	06dd      	lsls	r5, r3, #27
   11532:	d411      	bmi.n	11558 <__swsetup_r+0x50>
   11534:	2309      	movs	r3, #9
   11536:	6033      	str	r3, [r6, #0]
   11538:	f042 0340 	orr.w	r3, r2, #64	; 0x40
   1153c:	81a3      	strh	r3, [r4, #12]
   1153e:	f04f 30ff 	mov.w	r0, #4294967295
   11542:	e03e      	b.n	115c2 <__swsetup_r+0xba>
   11544:	4b25      	ldr	r3, [pc, #148]	; (115dc <__swsetup_r+0xd4>)
   11546:	429c      	cmp	r4, r3
   11548:	d101      	bne.n	1154e <__swsetup_r+0x46>
   1154a:	68ac      	ldr	r4, [r5, #8]
   1154c:	e7eb      	b.n	11526 <__swsetup_r+0x1e>
   1154e:	4b24      	ldr	r3, [pc, #144]	; (115e0 <__swsetup_r+0xd8>)
   11550:	429c      	cmp	r4, r3
   11552:	bf08      	it	eq
   11554:	68ec      	ldreq	r4, [r5, #12]
   11556:	e7e6      	b.n	11526 <__swsetup_r+0x1e>
   11558:	0758      	lsls	r0, r3, #29
   1155a:	d512      	bpl.n	11582 <__swsetup_r+0x7a>
   1155c:	6b61      	ldr	r1, [r4, #52]	; 0x34
   1155e:	b141      	cbz	r1, 11572 <__swsetup_r+0x6a>
   11560:	f104 0344 	add.w	r3, r4, #68	; 0x44
   11564:	4299      	cmp	r1, r3
   11566:	d002      	beq.n	1156e <__swsetup_r+0x66>
   11568:	4630      	mov	r0, r6
   1156a:	f7ff f965 	bl	10838 <_free_r>
   1156e:	2300      	movs	r3, #0
   11570:	6363      	str	r3, [r4, #52]	; 0x34
   11572:	89a3      	ldrh	r3, [r4, #12]
   11574:	f023 0324 	bic.w	r3, r3, #36	; 0x24
   11578:	81a3      	strh	r3, [r4, #12]
   1157a:	2300      	movs	r3, #0
   1157c:	6063      	str	r3, [r4, #4]
   1157e:	6923      	ldr	r3, [r4, #16]
   11580:	6023      	str	r3, [r4, #0]
   11582:	89a3      	ldrh	r3, [r4, #12]
   11584:	f043 0308 	orr.w	r3, r3, #8
   11588:	81a3      	strh	r3, [r4, #12]
   1158a:	6923      	ldr	r3, [r4, #16]
   1158c:	b94b      	cbnz	r3, 115a2 <__swsetup_r+0x9a>
   1158e:	89a3      	ldrh	r3, [r4, #12]
   11590:	f403 7320 	and.w	r3, r3, #640	; 0x280
   11594:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   11598:	d003      	beq.n	115a2 <__swsetup_r+0x9a>
   1159a:	4621      	mov	r1, r4
   1159c:	4630      	mov	r0, r6
   1159e:	f000 f9a7 	bl	118f0 <__smakebuf_r>
   115a2:	89a0      	ldrh	r0, [r4, #12]
   115a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   115a8:	f010 0301 	ands.w	r3, r0, #1
   115ac:	d00a      	beq.n	115c4 <__swsetup_r+0xbc>
   115ae:	2300      	movs	r3, #0
   115b0:	60a3      	str	r3, [r4, #8]
   115b2:	6963      	ldr	r3, [r4, #20]
   115b4:	425b      	negs	r3, r3
   115b6:	61a3      	str	r3, [r4, #24]
   115b8:	6923      	ldr	r3, [r4, #16]
   115ba:	b943      	cbnz	r3, 115ce <__swsetup_r+0xc6>
   115bc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
   115c0:	d1ba      	bne.n	11538 <__swsetup_r+0x30>
   115c2:	bd70      	pop	{r4, r5, r6, pc}
   115c4:	0781      	lsls	r1, r0, #30
   115c6:	bf58      	it	pl
   115c8:	6963      	ldrpl	r3, [r4, #20]
   115ca:	60a3      	str	r3, [r4, #8]
   115cc:	e7f4      	b.n	115b8 <__swsetup_r+0xb0>
   115ce:	2000      	movs	r0, #0
   115d0:	e7f7      	b.n	115c2 <__swsetup_r+0xba>
   115d2:	bf00      	nop
   115d4:	200000f8 	.word	0x200000f8
   115d8:	00027784 	.word	0x00027784
   115dc:	000277a4 	.word	0x000277a4
   115e0:	00027764 	.word	0x00027764

000115e4 <__sflush_r>:
   115e4:	898a      	ldrh	r2, [r1, #12]
   115e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   115ea:	4605      	mov	r5, r0
   115ec:	0710      	lsls	r0, r2, #28
   115ee:	460c      	mov	r4, r1
   115f0:	d458      	bmi.n	116a4 <__sflush_r+0xc0>
   115f2:	684b      	ldr	r3, [r1, #4]
   115f4:	2b00      	cmp	r3, #0
   115f6:	dc05      	bgt.n	11604 <__sflush_r+0x20>
   115f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
   115fa:	2b00      	cmp	r3, #0
   115fc:	dc02      	bgt.n	11604 <__sflush_r+0x20>
   115fe:	2000      	movs	r0, #0
   11600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   11604:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
   11606:	2e00      	cmp	r6, #0
   11608:	d0f9      	beq.n	115fe <__sflush_r+0x1a>
   1160a:	2300      	movs	r3, #0
   1160c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
   11610:	682f      	ldr	r7, [r5, #0]
   11612:	602b      	str	r3, [r5, #0]
   11614:	d032      	beq.n	1167c <__sflush_r+0x98>
   11616:	6d60      	ldr	r0, [r4, #84]	; 0x54
   11618:	89a3      	ldrh	r3, [r4, #12]
   1161a:	075a      	lsls	r2, r3, #29
   1161c:	d505      	bpl.n	1162a <__sflush_r+0x46>
   1161e:	6863      	ldr	r3, [r4, #4]
   11620:	1ac0      	subs	r0, r0, r3
   11622:	6b63      	ldr	r3, [r4, #52]	; 0x34
   11624:	b10b      	cbz	r3, 1162a <__sflush_r+0x46>
   11626:	6c23      	ldr	r3, [r4, #64]	; 0x40
   11628:	1ac0      	subs	r0, r0, r3
   1162a:	2300      	movs	r3, #0
   1162c:	4602      	mov	r2, r0
   1162e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
   11630:	6a21      	ldr	r1, [r4, #32]
   11632:	4628      	mov	r0, r5
   11634:	47b0      	blx	r6
   11636:	1c43      	adds	r3, r0, #1
   11638:	89a3      	ldrh	r3, [r4, #12]
   1163a:	d106      	bne.n	1164a <__sflush_r+0x66>
   1163c:	6829      	ldr	r1, [r5, #0]
   1163e:	291d      	cmp	r1, #29
   11640:	d82c      	bhi.n	1169c <__sflush_r+0xb8>
   11642:	4a2a      	ldr	r2, [pc, #168]	; (116ec <__sflush_r+0x108>)
   11644:	40ca      	lsrs	r2, r1
   11646:	07d6      	lsls	r6, r2, #31
   11648:	d528      	bpl.n	1169c <__sflush_r+0xb8>
   1164a:	2200      	movs	r2, #0
   1164c:	6062      	str	r2, [r4, #4]
   1164e:	04d9      	lsls	r1, r3, #19
   11650:	6922      	ldr	r2, [r4, #16]
   11652:	6022      	str	r2, [r4, #0]
   11654:	d504      	bpl.n	11660 <__sflush_r+0x7c>
   11656:	1c42      	adds	r2, r0, #1
   11658:	d101      	bne.n	1165e <__sflush_r+0x7a>
   1165a:	682b      	ldr	r3, [r5, #0]
   1165c:	b903      	cbnz	r3, 11660 <__sflush_r+0x7c>
   1165e:	6560      	str	r0, [r4, #84]	; 0x54
   11660:	6b61      	ldr	r1, [r4, #52]	; 0x34
   11662:	602f      	str	r7, [r5, #0]
   11664:	2900      	cmp	r1, #0
   11666:	d0ca      	beq.n	115fe <__sflush_r+0x1a>
   11668:	f104 0344 	add.w	r3, r4, #68	; 0x44
   1166c:	4299      	cmp	r1, r3
   1166e:	d002      	beq.n	11676 <__sflush_r+0x92>
   11670:	4628      	mov	r0, r5
   11672:	f7ff f8e1 	bl	10838 <_free_r>
   11676:	2000      	movs	r0, #0
   11678:	6360      	str	r0, [r4, #52]	; 0x34
   1167a:	e7c1      	b.n	11600 <__sflush_r+0x1c>
   1167c:	6a21      	ldr	r1, [r4, #32]
   1167e:	2301      	movs	r3, #1
   11680:	4628      	mov	r0, r5
   11682:	47b0      	blx	r6
   11684:	1c41      	adds	r1, r0, #1
   11686:	d1c7      	bne.n	11618 <__sflush_r+0x34>
   11688:	682b      	ldr	r3, [r5, #0]
   1168a:	2b00      	cmp	r3, #0
   1168c:	d0c4      	beq.n	11618 <__sflush_r+0x34>
   1168e:	2b1d      	cmp	r3, #29
   11690:	d001      	beq.n	11696 <__sflush_r+0xb2>
   11692:	2b16      	cmp	r3, #22
   11694:	d101      	bne.n	1169a <__sflush_r+0xb6>
   11696:	602f      	str	r7, [r5, #0]
   11698:	e7b1      	b.n	115fe <__sflush_r+0x1a>
   1169a:	89a3      	ldrh	r3, [r4, #12]
   1169c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   116a0:	81a3      	strh	r3, [r4, #12]
   116a2:	e7ad      	b.n	11600 <__sflush_r+0x1c>
   116a4:	690f      	ldr	r7, [r1, #16]
   116a6:	2f00      	cmp	r7, #0
   116a8:	d0a9      	beq.n	115fe <__sflush_r+0x1a>
   116aa:	0793      	lsls	r3, r2, #30
   116ac:	680e      	ldr	r6, [r1, #0]
   116ae:	bf08      	it	eq
   116b0:	694b      	ldreq	r3, [r1, #20]
   116b2:	600f      	str	r7, [r1, #0]
   116b4:	bf18      	it	ne
   116b6:	2300      	movne	r3, #0
   116b8:	eba6 0807 	sub.w	r8, r6, r7
   116bc:	608b      	str	r3, [r1, #8]
   116be:	f1b8 0f00 	cmp.w	r8, #0
   116c2:	dd9c      	ble.n	115fe <__sflush_r+0x1a>
   116c4:	6a21      	ldr	r1, [r4, #32]
   116c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   116c8:	4643      	mov	r3, r8
   116ca:	463a      	mov	r2, r7
   116cc:	4628      	mov	r0, r5
   116ce:	47b0      	blx	r6
   116d0:	2800      	cmp	r0, #0
   116d2:	dc06      	bgt.n	116e2 <__sflush_r+0xfe>
   116d4:	89a3      	ldrh	r3, [r4, #12]
   116d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   116da:	81a3      	strh	r3, [r4, #12]
   116dc:	f04f 30ff 	mov.w	r0, #4294967295
   116e0:	e78e      	b.n	11600 <__sflush_r+0x1c>
   116e2:	4407      	add	r7, r0
   116e4:	eba8 0800 	sub.w	r8, r8, r0
   116e8:	e7e9      	b.n	116be <__sflush_r+0xda>
   116ea:	bf00      	nop
   116ec:	20400001 	.word	0x20400001

000116f0 <_fflush_r>:
   116f0:	b538      	push	{r3, r4, r5, lr}
   116f2:	690b      	ldr	r3, [r1, #16]
   116f4:	4605      	mov	r5, r0
   116f6:	460c      	mov	r4, r1
   116f8:	b913      	cbnz	r3, 11700 <_fflush_r+0x10>
   116fa:	2500      	movs	r5, #0
   116fc:	4628      	mov	r0, r5
   116fe:	bd38      	pop	{r3, r4, r5, pc}
   11700:	b118      	cbz	r0, 1170a <_fflush_r+0x1a>
   11702:	6983      	ldr	r3, [r0, #24]
   11704:	b90b      	cbnz	r3, 1170a <_fflush_r+0x1a>
   11706:	f000 f871 	bl	117ec <__sinit>
   1170a:	4b14      	ldr	r3, [pc, #80]	; (1175c <_fflush_r+0x6c>)
   1170c:	429c      	cmp	r4, r3
   1170e:	d11b      	bne.n	11748 <_fflush_r+0x58>
   11710:	686c      	ldr	r4, [r5, #4]
   11712:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   11716:	2b00      	cmp	r3, #0
   11718:	d0ef      	beq.n	116fa <_fflush_r+0xa>
   1171a:	6e62      	ldr	r2, [r4, #100]	; 0x64
   1171c:	07d0      	lsls	r0, r2, #31
   1171e:	d404      	bmi.n	1172a <_fflush_r+0x3a>
   11720:	0599      	lsls	r1, r3, #22
   11722:	d402      	bmi.n	1172a <_fflush_r+0x3a>
   11724:	6da0      	ldr	r0, [r4, #88]	; 0x58
   11726:	f001 f802 	bl	1272e <__retarget_lock_acquire_recursive>
   1172a:	4628      	mov	r0, r5
   1172c:	4621      	mov	r1, r4
   1172e:	f7ff ff59 	bl	115e4 <__sflush_r>
   11732:	6e63      	ldr	r3, [r4, #100]	; 0x64
   11734:	07da      	lsls	r2, r3, #31
   11736:	4605      	mov	r5, r0
   11738:	d4e0      	bmi.n	116fc <_fflush_r+0xc>
   1173a:	89a3      	ldrh	r3, [r4, #12]
   1173c:	059b      	lsls	r3, r3, #22
   1173e:	d4dd      	bmi.n	116fc <_fflush_r+0xc>
   11740:	6da0      	ldr	r0, [r4, #88]	; 0x58
   11742:	f000 fffc 	bl	1273e <__retarget_lock_release_recursive>
   11746:	e7d9      	b.n	116fc <_fflush_r+0xc>
   11748:	4b05      	ldr	r3, [pc, #20]	; (11760 <_fflush_r+0x70>)
   1174a:	429c      	cmp	r4, r3
   1174c:	d101      	bne.n	11752 <_fflush_r+0x62>
   1174e:	68ac      	ldr	r4, [r5, #8]
   11750:	e7df      	b.n	11712 <_fflush_r+0x22>
   11752:	4b04      	ldr	r3, [pc, #16]	; (11764 <_fflush_r+0x74>)
   11754:	429c      	cmp	r4, r3
   11756:	bf08      	it	eq
   11758:	68ec      	ldreq	r4, [r5, #12]
   1175a:	e7da      	b.n	11712 <_fflush_r+0x22>
   1175c:	00027784 	.word	0x00027784
   11760:	000277a4 	.word	0x000277a4
   11764:	00027764 	.word	0x00027764

00011768 <std>:
   11768:	2300      	movs	r3, #0
   1176a:	b510      	push	{r4, lr}
   1176c:	4604      	mov	r4, r0
   1176e:	e9c0 3300 	strd	r3, r3, [r0]
   11772:	e9c0 3304 	strd	r3, r3, [r0, #16]
   11776:	6083      	str	r3, [r0, #8]
   11778:	8181      	strh	r1, [r0, #12]
   1177a:	6643      	str	r3, [r0, #100]	; 0x64
   1177c:	81c2      	strh	r2, [r0, #14]
   1177e:	6183      	str	r3, [r0, #24]
   11780:	4619      	mov	r1, r3
   11782:	2208      	movs	r2, #8
   11784:	305c      	adds	r0, #92	; 0x5c
   11786:	f004 fc5b 	bl	16040 <memset>
   1178a:	4b05      	ldr	r3, [pc, #20]	; (117a0 <std+0x38>)
   1178c:	6263      	str	r3, [r4, #36]	; 0x24
   1178e:	4b05      	ldr	r3, [pc, #20]	; (117a4 <std+0x3c>)
   11790:	62a3      	str	r3, [r4, #40]	; 0x28
   11792:	4b05      	ldr	r3, [pc, #20]	; (117a8 <std+0x40>)
   11794:	62e3      	str	r3, [r4, #44]	; 0x2c
   11796:	4b05      	ldr	r3, [pc, #20]	; (117ac <std+0x44>)
   11798:	6224      	str	r4, [r4, #32]
   1179a:	6323      	str	r3, [r4, #48]	; 0x30
   1179c:	bd10      	pop	{r4, pc}
   1179e:	bf00      	nop
   117a0:	00016b17 	.word	0x00016b17
   117a4:	00016b39 	.word	0x00016b39
   117a8:	00016b71 	.word	0x00016b71
   117ac:	00016b95 	.word	0x00016b95

000117b0 <_cleanup_r>:
   117b0:	4901      	ldr	r1, [pc, #4]	; (117b8 <_cleanup_r+0x8>)
   117b2:	f004 bea4 	b.w	164fe <_fwalk_reent>
   117b6:	bf00      	nop
   117b8:	000116f1 	.word	0x000116f1

000117bc <__sfp_lock_acquire>:
   117bc:	4801      	ldr	r0, [pc, #4]	; (117c4 <__sfp_lock_acquire+0x8>)
   117be:	f000 bfb6 	b.w	1272e <__retarget_lock_acquire_recursive>
   117c2:	bf00      	nop
   117c4:	200002f8 	.word	0x200002f8

000117c8 <__sfp_lock_release>:
   117c8:	4801      	ldr	r0, [pc, #4]	; (117d0 <__sfp_lock_release+0x8>)
   117ca:	f000 bfb8 	b.w	1273e <__retarget_lock_release_recursive>
   117ce:	bf00      	nop
   117d0:	200002f8 	.word	0x200002f8

000117d4 <__sinit_lock_acquire>:
   117d4:	4801      	ldr	r0, [pc, #4]	; (117dc <__sinit_lock_acquire+0x8>)
   117d6:	f000 bfaa 	b.w	1272e <__retarget_lock_acquire_recursive>
   117da:	bf00      	nop
   117dc:	2000030c 	.word	0x2000030c

000117e0 <__sinit_lock_release>:
   117e0:	4801      	ldr	r0, [pc, #4]	; (117e8 <__sinit_lock_release+0x8>)
   117e2:	f000 bfac 	b.w	1273e <__retarget_lock_release_recursive>
   117e6:	bf00      	nop
   117e8:	2000030c 	.word	0x2000030c

000117ec <__sinit>:
   117ec:	b510      	push	{r4, lr}
   117ee:	4604      	mov	r4, r0
   117f0:	f7ff fff0 	bl	117d4 <__sinit_lock_acquire>
   117f4:	69a3      	ldr	r3, [r4, #24]
   117f6:	b11b      	cbz	r3, 11800 <__sinit+0x14>
   117f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   117fc:	f7ff bff0 	b.w	117e0 <__sinit_lock_release>
   11800:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
   11804:	6523      	str	r3, [r4, #80]	; 0x50
   11806:	4b13      	ldr	r3, [pc, #76]	; (11854 <__sinit+0x68>)
   11808:	4a13      	ldr	r2, [pc, #76]	; (11858 <__sinit+0x6c>)
   1180a:	681b      	ldr	r3, [r3, #0]
   1180c:	62a2      	str	r2, [r4, #40]	; 0x28
   1180e:	42a3      	cmp	r3, r4
   11810:	bf04      	itt	eq
   11812:	2301      	moveq	r3, #1
   11814:	61a3      	streq	r3, [r4, #24]
   11816:	4620      	mov	r0, r4
   11818:	f000 f820 	bl	1185c <__sfp>
   1181c:	6060      	str	r0, [r4, #4]
   1181e:	4620      	mov	r0, r4
   11820:	f000 f81c 	bl	1185c <__sfp>
   11824:	60a0      	str	r0, [r4, #8]
   11826:	4620      	mov	r0, r4
   11828:	f000 f818 	bl	1185c <__sfp>
   1182c:	2200      	movs	r2, #0
   1182e:	60e0      	str	r0, [r4, #12]
   11830:	2104      	movs	r1, #4
   11832:	6860      	ldr	r0, [r4, #4]
   11834:	f7ff ff98 	bl	11768 <std>
   11838:	68a0      	ldr	r0, [r4, #8]
   1183a:	2201      	movs	r2, #1
   1183c:	2109      	movs	r1, #9
   1183e:	f7ff ff93 	bl	11768 <std>
   11842:	68e0      	ldr	r0, [r4, #12]
   11844:	2202      	movs	r2, #2
   11846:	2112      	movs	r1, #18
   11848:	f7ff ff8e 	bl	11768 <std>
   1184c:	2301      	movs	r3, #1
   1184e:	61a3      	str	r3, [r4, #24]
   11850:	e7d2      	b.n	117f8 <__sinit+0xc>
   11852:	bf00      	nop
   11854:	00027760 	.word	0x00027760
   11858:	000117b1 	.word	0x000117b1

0001185c <__sfp>:
   1185c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1185e:	4607      	mov	r7, r0
   11860:	f7ff ffac 	bl	117bc <__sfp_lock_acquire>
   11864:	4b1e      	ldr	r3, [pc, #120]	; (118e0 <__sfp+0x84>)
   11866:	681e      	ldr	r6, [r3, #0]
   11868:	69b3      	ldr	r3, [r6, #24]
   1186a:	b913      	cbnz	r3, 11872 <__sfp+0x16>
   1186c:	4630      	mov	r0, r6
   1186e:	f7ff ffbd 	bl	117ec <__sinit>
   11872:	3648      	adds	r6, #72	; 0x48
   11874:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
   11878:	3b01      	subs	r3, #1
   1187a:	d503      	bpl.n	11884 <__sfp+0x28>
   1187c:	6833      	ldr	r3, [r6, #0]
   1187e:	b30b      	cbz	r3, 118c4 <__sfp+0x68>
   11880:	6836      	ldr	r6, [r6, #0]
   11882:	e7f7      	b.n	11874 <__sfp+0x18>
   11884:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
   11888:	b9d5      	cbnz	r5, 118c0 <__sfp+0x64>
   1188a:	4b16      	ldr	r3, [pc, #88]	; (118e4 <__sfp+0x88>)
   1188c:	60e3      	str	r3, [r4, #12]
   1188e:	f104 0058 	add.w	r0, r4, #88	; 0x58
   11892:	6665      	str	r5, [r4, #100]	; 0x64
   11894:	f000 ff42 	bl	1271c <__retarget_lock_init_recursive>
   11898:	f7ff ff96 	bl	117c8 <__sfp_lock_release>
   1189c:	e9c4 5501 	strd	r5, r5, [r4, #4]
   118a0:	e9c4 5504 	strd	r5, r5, [r4, #16]
   118a4:	6025      	str	r5, [r4, #0]
   118a6:	61a5      	str	r5, [r4, #24]
   118a8:	2208      	movs	r2, #8
   118aa:	4629      	mov	r1, r5
   118ac:	f104 005c 	add.w	r0, r4, #92	; 0x5c
   118b0:	f004 fbc6 	bl	16040 <memset>
   118b4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
   118b8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
   118bc:	4620      	mov	r0, r4
   118be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   118c0:	3468      	adds	r4, #104	; 0x68
   118c2:	e7d9      	b.n	11878 <__sfp+0x1c>
   118c4:	2104      	movs	r1, #4
   118c6:	4638      	mov	r0, r7
   118c8:	f004 fe03 	bl	164d2 <__sfmoreglue>
   118cc:	4604      	mov	r4, r0
   118ce:	6030      	str	r0, [r6, #0]
   118d0:	2800      	cmp	r0, #0
   118d2:	d1d5      	bne.n	11880 <__sfp+0x24>
   118d4:	f7ff ff78 	bl	117c8 <__sfp_lock_release>
   118d8:	230c      	movs	r3, #12
   118da:	603b      	str	r3, [r7, #0]
   118dc:	e7ee      	b.n	118bc <__sfp+0x60>
   118de:	bf00      	nop
   118e0:	00027760 	.word	0x00027760
   118e4:	ffff0001 	.word	0xffff0001

000118e8 <_localeconv_r>:
   118e8:	4800      	ldr	r0, [pc, #0]	; (118ec <_localeconv_r+0x4>)
   118ea:	4770      	bx	lr
   118ec:	2000024c 	.word	0x2000024c

000118f0 <__smakebuf_r>:
   118f0:	898b      	ldrh	r3, [r1, #12]
   118f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
   118f4:	079d      	lsls	r5, r3, #30
   118f6:	4606      	mov	r6, r0
   118f8:	460c      	mov	r4, r1
   118fa:	d507      	bpl.n	1190c <__smakebuf_r+0x1c>
   118fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
   11900:	6023      	str	r3, [r4, #0]
   11902:	6123      	str	r3, [r4, #16]
   11904:	2301      	movs	r3, #1
   11906:	6163      	str	r3, [r4, #20]
   11908:	b002      	add	sp, #8
   1190a:	bd70      	pop	{r4, r5, r6, pc}
   1190c:	ab01      	add	r3, sp, #4
   1190e:	466a      	mov	r2, sp
   11910:	f004 fe14 	bl	1653c <__swhatbuf_r>
   11914:	9900      	ldr	r1, [sp, #0]
   11916:	4605      	mov	r5, r0
   11918:	4630      	mov	r0, r6
   1191a:	f7fe ffdb 	bl	108d4 <_malloc_r>
   1191e:	b948      	cbnz	r0, 11934 <__smakebuf_r+0x44>
   11920:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   11924:	059a      	lsls	r2, r3, #22
   11926:	d4ef      	bmi.n	11908 <__smakebuf_r+0x18>
   11928:	f023 0303 	bic.w	r3, r3, #3
   1192c:	f043 0302 	orr.w	r3, r3, #2
   11930:	81a3      	strh	r3, [r4, #12]
   11932:	e7e3      	b.n	118fc <__smakebuf_r+0xc>
   11934:	4b0d      	ldr	r3, [pc, #52]	; (1196c <__smakebuf_r+0x7c>)
   11936:	62b3      	str	r3, [r6, #40]	; 0x28
   11938:	89a3      	ldrh	r3, [r4, #12]
   1193a:	6020      	str	r0, [r4, #0]
   1193c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   11940:	81a3      	strh	r3, [r4, #12]
   11942:	9b00      	ldr	r3, [sp, #0]
   11944:	6163      	str	r3, [r4, #20]
   11946:	9b01      	ldr	r3, [sp, #4]
   11948:	6120      	str	r0, [r4, #16]
   1194a:	b15b      	cbz	r3, 11964 <__smakebuf_r+0x74>
   1194c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   11950:	4630      	mov	r0, r6
   11952:	f000 f89b 	bl	11a8c <_isatty_r>
   11956:	b128      	cbz	r0, 11964 <__smakebuf_r+0x74>
   11958:	89a3      	ldrh	r3, [r4, #12]
   1195a:	f023 0303 	bic.w	r3, r3, #3
   1195e:	f043 0301 	orr.w	r3, r3, #1
   11962:	81a3      	strh	r3, [r4, #12]
   11964:	89a0      	ldrh	r0, [r4, #12]
   11966:	4305      	orrs	r5, r0
   11968:	81a5      	strh	r5, [r4, #12]
   1196a:	e7cd      	b.n	11908 <__smakebuf_r+0x18>
   1196c:	000117b1 	.word	0x000117b1

00011970 <__malloc_lock>:
   11970:	4801      	ldr	r0, [pc, #4]	; (11978 <__malloc_lock+0x8>)
   11972:	f000 bedc 	b.w	1272e <__retarget_lock_acquire_recursive>
   11976:	bf00      	nop
   11978:	200002e4 	.word	0x200002e4

0001197c <__malloc_unlock>:
   1197c:	4801      	ldr	r0, [pc, #4]	; (11984 <__malloc_unlock+0x8>)
   1197e:	f000 bede 	b.w	1273e <__retarget_lock_release_recursive>
   11982:	bf00      	nop
   11984:	200002e4 	.word	0x200002e4

00011988 <__pow5mult>:
   11988:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1198c:	4615      	mov	r5, r2
   1198e:	f012 0203 	ands.w	r2, r2, #3
   11992:	4606      	mov	r6, r0
   11994:	460f      	mov	r7, r1
   11996:	d007      	beq.n	119a8 <__pow5mult+0x20>
   11998:	4c21      	ldr	r4, [pc, #132]	; (11a20 <__pow5mult+0x98>)
   1199a:	3a01      	subs	r2, #1
   1199c:	2300      	movs	r3, #0
   1199e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
   119a2:	f004 fe3a 	bl	1661a <__multadd>
   119a6:	4607      	mov	r7, r0
   119a8:	10ad      	asrs	r5, r5, #2
   119aa:	d035      	beq.n	11a18 <__pow5mult+0x90>
   119ac:	6a74      	ldr	r4, [r6, #36]	; 0x24
   119ae:	b93c      	cbnz	r4, 119c0 <__pow5mult+0x38>
   119b0:	2010      	movs	r0, #16
   119b2:	f7fe ff31 	bl	10818 <malloc>
   119b6:	e9c0 4401 	strd	r4, r4, [r0, #4]
   119ba:	6270      	str	r0, [r6, #36]	; 0x24
   119bc:	6004      	str	r4, [r0, #0]
   119be:	60c4      	str	r4, [r0, #12]
   119c0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
   119c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
   119c8:	b94c      	cbnz	r4, 119de <__pow5mult+0x56>
   119ca:	f240 2171 	movw	r1, #625	; 0x271
   119ce:	4630      	mov	r0, r6
   119d0:	f004 feaf 	bl	16732 <__i2b>
   119d4:	2300      	movs	r3, #0
   119d6:	f8c8 0008 	str.w	r0, [r8, #8]
   119da:	4604      	mov	r4, r0
   119dc:	6003      	str	r3, [r0, #0]
   119de:	f04f 0900 	mov.w	r9, #0
   119e2:	07eb      	lsls	r3, r5, #31
   119e4:	d50a      	bpl.n	119fc <__pow5mult+0x74>
   119e6:	4639      	mov	r1, r7
   119e8:	4622      	mov	r2, r4
   119ea:	4630      	mov	r0, r6
   119ec:	f004 feaa 	bl	16744 <__multiply>
   119f0:	4639      	mov	r1, r7
   119f2:	4680      	mov	r8, r0
   119f4:	4630      	mov	r0, r6
   119f6:	f004 fdf9 	bl	165ec <_Bfree>
   119fa:	4647      	mov	r7, r8
   119fc:	106d      	asrs	r5, r5, #1
   119fe:	d00b      	beq.n	11a18 <__pow5mult+0x90>
   11a00:	6820      	ldr	r0, [r4, #0]
   11a02:	b938      	cbnz	r0, 11a14 <__pow5mult+0x8c>
   11a04:	4622      	mov	r2, r4
   11a06:	4621      	mov	r1, r4
   11a08:	4630      	mov	r0, r6
   11a0a:	f004 fe9b 	bl	16744 <__multiply>
   11a0e:	6020      	str	r0, [r4, #0]
   11a10:	f8c0 9000 	str.w	r9, [r0]
   11a14:	4604      	mov	r4, r0
   11a16:	e7e4      	b.n	119e2 <__pow5mult+0x5a>
   11a18:	4638      	mov	r0, r7
   11a1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   11a1e:	bf00      	nop
   11a20:	000277c4 	.word	0x000277c4

00011a24 <_write_r>:
   11a24:	b538      	push	{r3, r4, r5, lr}
   11a26:	4d07      	ldr	r5, [pc, #28]	; (11a44 <_write_r+0x20>)
   11a28:	4604      	mov	r4, r0
   11a2a:	4608      	mov	r0, r1
   11a2c:	4611      	mov	r1, r2
   11a2e:	2200      	movs	r2, #0
   11a30:	602a      	str	r2, [r5, #0]
   11a32:	461a      	mov	r2, r3
   11a34:	f000 fe59 	bl	126ea <_write>
   11a38:	1c43      	adds	r3, r0, #1
   11a3a:	d102      	bne.n	11a42 <_write_r+0x1e>
   11a3c:	682b      	ldr	r3, [r5, #0]
   11a3e:	b103      	cbz	r3, 11a42 <_write_r+0x1e>
   11a40:	6023      	str	r3, [r4, #0]
   11a42:	bd38      	pop	{r3, r4, r5, pc}
   11a44:	20007ad8 	.word	0x20007ad8

00011a48 <_close_r>:
   11a48:	b538      	push	{r3, r4, r5, lr}
   11a4a:	4d06      	ldr	r5, [pc, #24]	; (11a64 <_close_r+0x1c>)
   11a4c:	2300      	movs	r3, #0
   11a4e:	4604      	mov	r4, r0
   11a50:	4608      	mov	r0, r1
   11a52:	602b      	str	r3, [r5, #0]
   11a54:	f000 fe4f 	bl	126f6 <_close>
   11a58:	1c43      	adds	r3, r0, #1
   11a5a:	d102      	bne.n	11a62 <_close_r+0x1a>
   11a5c:	682b      	ldr	r3, [r5, #0]
   11a5e:	b103      	cbz	r3, 11a62 <_close_r+0x1a>
   11a60:	6023      	str	r3, [r4, #0]
   11a62:	bd38      	pop	{r3, r4, r5, pc}
   11a64:	20007ad8 	.word	0x20007ad8

00011a68 <_fstat_r>:
   11a68:	b538      	push	{r3, r4, r5, lr}
   11a6a:	4d07      	ldr	r5, [pc, #28]	; (11a88 <_fstat_r+0x20>)
   11a6c:	2300      	movs	r3, #0
   11a6e:	4604      	mov	r4, r0
   11a70:	4608      	mov	r0, r1
   11a72:	4611      	mov	r1, r2
   11a74:	602b      	str	r3, [r5, #0]
   11a76:	f000 fe4c 	bl	12712 <_fstat>
   11a7a:	1c43      	adds	r3, r0, #1
   11a7c:	d102      	bne.n	11a84 <_fstat_r+0x1c>
   11a7e:	682b      	ldr	r3, [r5, #0]
   11a80:	b103      	cbz	r3, 11a84 <_fstat_r+0x1c>
   11a82:	6023      	str	r3, [r4, #0]
   11a84:	bd38      	pop	{r3, r4, r5, pc}
   11a86:	bf00      	nop
   11a88:	20007ad8 	.word	0x20007ad8

00011a8c <_isatty_r>:
   11a8c:	b538      	push	{r3, r4, r5, lr}
   11a8e:	4d06      	ldr	r5, [pc, #24]	; (11aa8 <_isatty_r+0x1c>)
   11a90:	2300      	movs	r3, #0
   11a92:	4604      	mov	r4, r0
   11a94:	4608      	mov	r0, r1
   11a96:	602b      	str	r3, [r5, #0]
   11a98:	f000 fe32 	bl	12700 <_isatty>
   11a9c:	1c43      	adds	r3, r0, #1
   11a9e:	d102      	bne.n	11aa6 <_isatty_r+0x1a>
   11aa0:	682b      	ldr	r3, [r5, #0]
   11aa2:	b103      	cbz	r3, 11aa6 <_isatty_r+0x1a>
   11aa4:	6023      	str	r3, [r4, #0]
   11aa6:	bd38      	pop	{r3, r4, r5, pc}
   11aa8:	20007ad8 	.word	0x20007ad8

00011aac <_lseek_r>:
   11aac:	b538      	push	{r3, r4, r5, lr}
   11aae:	4d07      	ldr	r5, [pc, #28]	; (11acc <_lseek_r+0x20>)
   11ab0:	4604      	mov	r4, r0
   11ab2:	4608      	mov	r0, r1
   11ab4:	4611      	mov	r1, r2
   11ab6:	2200      	movs	r2, #0
   11ab8:	602a      	str	r2, [r5, #0]
   11aba:	461a      	mov	r2, r3
   11abc:	f000 fe1e 	bl	126fc <_lseek>
   11ac0:	1c43      	adds	r3, r0, #1
   11ac2:	d102      	bne.n	11aca <_lseek_r+0x1e>
   11ac4:	682b      	ldr	r3, [r5, #0]
   11ac6:	b103      	cbz	r3, 11aca <_lseek_r+0x1e>
   11ac8:	6023      	str	r3, [r4, #0]
   11aca:	bd38      	pop	{r3, r4, r5, pc}
   11acc:	20007ad8 	.word	0x20007ad8

00011ad0 <_read_r>:
   11ad0:	b538      	push	{r3, r4, r5, lr}
   11ad2:	4d07      	ldr	r5, [pc, #28]	; (11af0 <_read_r+0x20>)
   11ad4:	4604      	mov	r4, r0
   11ad6:	4608      	mov	r0, r1
   11ad8:	4611      	mov	r1, r2
   11ada:	2200      	movs	r2, #0
   11adc:	602a      	str	r2, [r5, #0]
   11ade:	461a      	mov	r2, r3
   11ae0:	f000 fdfd 	bl	126de <_read>
   11ae4:	1c43      	adds	r3, r0, #1
   11ae6:	d102      	bne.n	11aee <_read_r+0x1e>
   11ae8:	682b      	ldr	r3, [r5, #0]
   11aea:	b103      	cbz	r3, 11aee <_read_r+0x1e>
   11aec:	6023      	str	r3, [r4, #0]
   11aee:	bd38      	pop	{r3, r4, r5, pc}
   11af0:	20007ad8 	.word	0x20007ad8

00011af4 <_Z9ee_hexdecPc>:
long ee_hexdec(char *hex) {
   11af4:	4601      	mov	r1, r0
  long ret = 0;
   11af6:	2000      	movs	r0, #0
   11af8:	e007      	b.n	11b0a <_Z9ee_hexdecPc+0x16>
    } else if (c >= 'a' && c <= 'f') {
   11afa:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
   11afe:	b2d2      	uxtb	r2, r2
   11b00:	2a05      	cmp	r2, #5
   11b02:	d80e      	bhi.n	11b22 <_Z9ee_hexdecPc+0x2e>
      dec = c - 'a' + 10;
   11b04:	3b57      	subs	r3, #87	; 0x57
    ret = (ret << 4) + dec;
   11b06:	eb03 1000 	add.w	r0, r3, r0, lsl #4
  while (*hex && ret >= 0) {
   11b0a:	780b      	ldrb	r3, [r1, #0]
   11b0c:	b193      	cbz	r3, 11b34 <_Z9ee_hexdecPc+0x40>
   11b0e:	2800      	cmp	r0, #0
   11b10:	db10      	blt.n	11b34 <_Z9ee_hexdecPc+0x40>
    c = *hex++;
   11b12:	3101      	adds	r1, #1
    if (c >= '0' && c <= '9') {
   11b14:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   11b18:	b2d2      	uxtb	r2, r2
   11b1a:	2a09      	cmp	r2, #9
   11b1c:	d8ed      	bhi.n	11afa <_Z9ee_hexdecPc+0x6>
      dec = c - '0';
   11b1e:	3b30      	subs	r3, #48	; 0x30
   11b20:	e7f1      	b.n	11b06 <_Z9ee_hexdecPc+0x12>
    } else if (c >= 'A' && c <= 'F') {
   11b22:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
   11b26:	b2d2      	uxtb	r2, r2
   11b28:	2a05      	cmp	r2, #5
   11b2a:	d801      	bhi.n	11b30 <_Z9ee_hexdecPc+0x3c>
      dec = c - 'A' + 10;
   11b2c:	3b37      	subs	r3, #55	; 0x37
   11b2e:	e7ea      	b.n	11b06 <_Z9ee_hexdecPc+0x12>
      return -1;
   11b30:	f04f 30ff 	mov.w	r0, #4294967295
}
   11b34:	4770      	bx	lr

00011b36 <_ZNK6tflite10OpResolver12GetDelegatesEi>:
  // model. This may be used in addition to the standard TfLiteRegistration
  // lookup for graph resolution.
  using TfLiteDelegatePtrVector =
      std::vector<std::unique_ptr<TfLiteDelegate, void (*)(TfLiteDelegate*)>>;
  virtual TfLiteDelegatePtrVector GetDelegates(int num_threads) const {
    return TfLiteDelegatePtrVector();
   11b36:	2200      	movs	r2, #0
   11b38:	6002      	str	r2, [r0, #0]
   11b3a:	6042      	str	r2, [r0, #4]
   11b3c:	6082      	str	r2, [r0, #8]
  }
   11b3e:	4770      	bx	lr

00011b40 <_ZNK6tflite10OpResolver24MayContainUserDefinedOpsEv>:
  /// user-defined ops can't be guaranteed.
  ///
  /// Note that "user-defined" ops are not the same as "custom" ops;
  /// BuiltinOpResolver may support certain "custom" ops, in addition to
  /// "builtin" ops, and may not support all of the "builtin" op enum values.
  virtual bool MayContainUserDefinedOps() const { return true; }
   11b40:	2001      	movs	r0, #1
   11b42:	4770      	bx	lr

00011b44 <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi>:
  // name.
  virtual const TfLiteRegistration* FindOp(const char* op) const = 0;

  // This implementation exists for compatibility with the OpResolver base class
  // and disregards the version parameter.
  const TfLiteRegistration* FindOp(BuiltinOperator op,
   11b44:	b508      	push	{r3, lr}
                                   int version) const final {
    return FindOp(op);
   11b46:	6803      	ldr	r3, [r0, #0]
   11b48:	699b      	ldr	r3, [r3, #24]
   11b4a:	4798      	blx	r3
  }
   11b4c:	bd08      	pop	{r3, pc}

00011b4e <_ZNK6tflite15MicroOpResolver6FindOpEPKci>:

  // This implementation exists for compatibility with the OpResolver base class
  // and disregards the version parameter.
  const TfLiteRegistration* FindOp(const char* op, int version) const final {
   11b4e:	b508      	push	{r3, lr}
    return FindOp(op);
   11b50:	6803      	ldr	r3, [r0, #0]
   11b52:	69db      	ldr	r3, [r3, #28]
   11b54:	4798      	blx	r3
  }
   11b56:	bd08      	pop	{r3, pc}

00011b58 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE>:
    if (op == BuiltinOperator_CUSTOM) return nullptr;
   11b58:	2920      	cmp	r1, #32
   11b5a:	d00e      	beq.n	11b7a <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0x22>
  const TfLiteRegistration* FindOp(tflite::BuiltinOperator op) const override {
   11b5c:	b410      	push	{r4}
   11b5e:	4604      	mov	r4, r0
    for (unsigned int i = 0; i < registrations_len_; ++i) {
   11b60:	2300      	movs	r3, #0
   11b62:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
   11b66:	429a      	cmp	r2, r3
   11b68:	d909      	bls.n	11b7e <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0x26>
      const TfLiteRegistration& registration = registrations_[i];
   11b6a:	eb04 1243 	add.w	r2, r4, r3, lsl #5
   11b6e:	1d10      	adds	r0, r2, #4
      if (registration.builtin_code == op) {
   11b70:	6992      	ldr	r2, [r2, #24]
   11b72:	428a      	cmp	r2, r1
   11b74:	d004      	beq.n	11b80 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0x28>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
   11b76:	3301      	adds	r3, #1
   11b78:	e7f3      	b.n	11b62 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0xa>
    if (op == BuiltinOperator_CUSTOM) return nullptr;
   11b7a:	2000      	movs	r0, #0
  }
   11b7c:	4770      	bx	lr
    return nullptr;
   11b7e:	2000      	movs	r0, #0
  }
   11b80:	bc10      	pop	{r4}
   11b82:	4770      	bx	lr

00011b84 <_ZN6tflite22MicroMutableOpResolverILj6EED1Ev>:
class MicroMutableOpResolver : public MicroOpResolver {
   11b84:	4770      	bx	lr

00011b86 <_ZN6tflite16MicroModelRunnerIaaLi6EED1Ev>:
class MicroModelRunner {
   11b86:	b510      	push	{r4, lr}
   11b88:	4604      	mov	r4, r0
   11b8a:	300c      	adds	r0, #12
   11b8c:	f001 fcba 	bl	13504 <_ZN6tflite16MicroInterpreterD1Ev>
   11b90:	4620      	mov	r0, r4
   11b92:	bd10      	pop	{r4, pc}

00011b94 <_ZN6tflite22MicroMutableOpResolverILj6EED0Ev>:
   11b94:	b510      	push	{r4, lr}
   11b96:	4604      	mov	r4, r0
   11b98:	f004 fa22 	bl	15fe0 <_ZdlPv>
   11b9c:	4620      	mov	r0, r4
   11b9e:	bd10      	pop	{r4, pc}

00011ba0 <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE>:
  MicroOpResolver::BuiltinParseFunction GetOpDataParser(
   11ba0:	b510      	push	{r4, lr}
    TFLITE_DCHECK(num_buitin_ops_ <= tOpCount);
   11ba2:	f8d0 40e8 	ldr.w	r4, [r0, #232]	; 0xe8
   11ba6:	2c06      	cmp	r4, #6
   11ba8:	d801      	bhi.n	11bae <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0xe>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
   11baa:	2300      	movs	r3, #0
   11bac:	e002      	b.n	11bb4 <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x14>
    TFLITE_DCHECK(num_buitin_ops_ <= tOpCount);
   11bae:	f004 fa2e 	bl	1600e <abort>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
   11bb2:	3301      	adds	r3, #1
   11bb4:	429c      	cmp	r4, r3
   11bb6:	d908      	bls.n	11bca <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x2a>
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
   11bb8:	18c2      	adds	r2, r0, r3
   11bba:	f892 20c8 	ldrb.w	r2, [r2, #200]	; 0xc8
   11bbe:	428a      	cmp	r2, r1
   11bc0:	d1f7      	bne.n	11bb2 <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x12>
   11bc2:	3334      	adds	r3, #52	; 0x34
   11bc4:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
   11bc8:	e000      	b.n	11bcc <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x2c>
    return nullptr;
   11bca:	2000      	movs	r0, #0
  }
   11bcc:	bd10      	pop	{r4, pc}

00011bce <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc>:
  const TfLiteRegistration* FindOp(const char* op) const override {
   11bce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11bd0:	4605      	mov	r5, r0
   11bd2:	460f      	mov	r7, r1
    for (unsigned int i = 0; i < registrations_len_; ++i) {
   11bd4:	2400      	movs	r4, #0
   11bd6:	e000      	b.n	11bda <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0xc>
   11bd8:	3401      	adds	r4, #1
   11bda:	f8d5 30c4 	ldr.w	r3, [r5, #196]	; 0xc4
   11bde:	42a3      	cmp	r3, r4
   11be0:	d90e      	bls.n	11c00 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x32>
      const TfLiteRegistration& registration = registrations_[i];
   11be2:	eb05 1344 	add.w	r3, r5, r4, lsl #5
   11be6:	1d1e      	adds	r6, r3, #4
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
   11be8:	699b      	ldr	r3, [r3, #24]
   11bea:	2b20      	cmp	r3, #32
   11bec:	d1f4      	bne.n	11bd8 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0xa>
          (strcmp(registration.custom_name, op) == 0)) {
   11bee:	eb05 1344 	add.w	r3, r5, r4, lsl #5
   11bf2:	4639      	mov	r1, r7
   11bf4:	69d8      	ldr	r0, [r3, #28]
   11bf6:	f7ef fc83 	bl	1500 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
   11bfa:	2800      	cmp	r0, #0
   11bfc:	d1ec      	bne.n	11bd8 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0xa>
   11bfe:	e000      	b.n	11c02 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x34>
    return nullptr;
   11c00:	2600      	movs	r6, #0
  }
   11c02:	4630      	mov	r0, r6
   11c04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00011c06 <_Z6th_prev>:
void th_pre() {}
   11c06:	4770      	bx	lr

00011c08 <_Z7th_postv>:
void th_post() {}
   11c08:	4770      	bx	lr

00011c0a <_Z16th_command_readyPVc>:
void th_command_ready(char volatile *p_command) {
   11c0a:	b508      	push	{r3, lr}
  ee_serial_command_parser_callback((char *)p_command);
   11c0c:	f7f0 fed8 	bl	29c0 <_Z33ee_serial_command_parser_callbackPc>
}
   11c10:	bd08      	pop	{r3, pc}

00011c12 <_Z10th_strnlenPKcj>:
size_t th_strnlen(const char *str, size_t maxlen) {
   11c12:	b508      	push	{r3, lr}
  return strnlen(str, maxlen);
   11c14:	f004 fb9d 	bl	16352 <strnlen>
}
   11c18:	bd08      	pop	{r3, pc}

00011c1a <_Z10th_vprintfPKcSt9__va_list>:
int th_vprintf(const char *format, va_list ap) { return vprintf(format, ap); }
   11c1a:	b508      	push	{r3, lr}
   11c1c:	f7ff fc0c 	bl	11438 <viprintf>
   11c20:	bd08      	pop	{r3, pc}

00011c22 <_Z9th_printfPKcz>:
void th_printf(const char *p_fmt, ...) {
   11c22:	b40f      	push	{r0, r1, r2, r3}
   11c24:	b500      	push	{lr}
   11c26:	b083      	sub	sp, #12
   11c28:	a904      	add	r1, sp, #16
   11c2a:	f851 0b04 	ldr.w	r0, [r1], #4
  va_start(args, p_fmt);
   11c2e:	9101      	str	r1, [sp, #4]
  (void)th_vprintf(p_fmt, args); /* ignore return */
   11c30:	f7ff fff3 	bl	11c1a <_Z10th_vprintfPKcSt9__va_list>
}
   11c34:	b003      	add	sp, #12
   11c36:	f85d eb04 	ldr.w	lr, [sp], #4
   11c3a:	b004      	add	sp, #16
   11c3c:	4770      	bx	lr

00011c3e <_Z24th_serialport_initializev>:
}
   11c3e:	4770      	bx	lr

00011c40 <main>:





int main(int argc, char *argv[]) {
   11c40:	b508      	push	{r3, lr}
console_init();
   11c42:	f7f2 f87f 	bl	3d44 <console_init>
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
   11c46:	2001      	movs	r0, #1
   11c48:	f7f4 f894 	bl	5d74 <nrfx_clock_start>
}
   11c4c:	e003      	b.n	11c56 <main+0x16>
                return true;
   11c4e:	2301      	movs	r3, #1
   11c50:	e00d      	b.n	11c6e <main+0x2e>

NRFX_STATIC_INLINE bool nrfx_clock_hfclk_is_running(void)
{
    nrf_clock_hfclk_t clk_src;
    bool ret = nrfx_clock_is_running(NRF_CLOCK_DOMAIN_HFCLK, &clk_src);
    return (ret && (clk_src == NRF_CLOCK_HFCLK_HIGH_ACCURACY));
   11c52:	2300      	movs	r3, #0
// Enable 128MHz clock:
 
//nrfx_clock_divider_set(NRF_CLOCK_DOMAIN_HFCLK, NRF_CLOCK_HFCLK_DIV_1);

nrfx_clock_hfclk_start();
while (!nrfx_clock_hfclk_is_running()) { }
   11c54:	b98b      	cbnz	r3, 11c7a <main+0x3a>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
   11c56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   11c5a:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
   11c5e:	f002 0201 	and.w	r2, r2, #1
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
   11c62:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
   11c66:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   11c6a:	d1f0      	bne.n	11c4e <main+0xe>
    return false;
   11c6c:	2300      	movs	r3, #0
   11c6e:	2b00      	cmp	r3, #0
   11c70:	d0ef      	beq.n	11c52 <main+0x12>
   11c72:	2a00      	cmp	r2, #0
   11c74:	d1ee      	bne.n	11c54 <main+0x14>
   11c76:	2300      	movs	r3, #0
   11c78:	e7ec      	b.n	11c54 <main+0x14>


ee_benchmark_initialize();
   11c7a:	f7f0 fce3 	bl	2644 <_Z23ee_benchmark_initializev>
    c = (int) cmd_buf[i];
    ee_serial_callback(c);
  }
  }
#else
  console_init();
   11c7e:	f7f2 f861 	bl	3d44 <console_init>
  
  
    while (1) {
    int c;

    c = console_getchar();
   11c82:	f7f2 f84d 	bl	3d20 <console_getchar>
    if (c < 0) {
   11c86:	2800      	cmp	r0, #0
   11c88:	dbfb      	blt.n	11c82 <main+0x42>
      continue;
    }
    // printk("c: %d", c);
    ee_serial_callback(c);
   11c8a:	b2c0      	uxtb	r0, r0
   11c8c:	f7f0 fcba 	bl	2604 <_Z18ee_serial_callbackc>
   11c90:	e7f7      	b.n	11c82 <main+0x42>

00011c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>:
  #if FLATBUFFERS_LITTLEENDIAN
    return t;
  #else
    return EndianSwap(t);
  #endif
}
   11c92:	4770      	bx	lr

00011c94 <_ZN11flatbuffers14GetMutableRootIN6tflite5ModelEEEPT_Pv>:
template<typename T> T *GetMutableRoot(void *buf) {
   11c94:	b510      	push	{r4, lr}
   11c96:	4604      	mov	r4, r0
      EndianScalar(*reinterpret_cast<uoffset_t *>(buf)));
   11c98:	6800      	ldr	r0, [r0, #0]
   11c9a:	f7ff fffa 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
   11c9e:	4420      	add	r0, r4
   11ca0:	bd10      	pop	{r4, pc}

00011ca2 <_ZN11flatbuffers7GetRootIN6tflite5ModelEEEPKT_PKv>:
template<typename T> const T *GetRoot(const void *buf) {
   11ca2:	b508      	push	{r3, lr}
  return GetMutableRoot<T>(const_cast<void *>(buf));
   11ca4:	f7ff fff6 	bl	11c94 <_ZN11flatbuffers14GetMutableRootIN6tflite5ModelEEEPT_Pv>
}
   11ca8:	bd08      	pop	{r3, pc}

00011caa <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
   11caa:	4602      	mov	r2, r0
   11cac:	b158      	cbz	r0, 11cc6 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
   11cae:	6843      	ldr	r3, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
   11cb0:	f003 0303 	and.w	r3, r3, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
   11cb4:	2b01      	cmp	r3, #1
   11cb6:	d003      	beq.n	11cc0 <sys_notify_validate+0x16>
   11cb8:	2b03      	cmp	r3, #3
   11cba:	d107      	bne.n	11ccc <sys_notify_validate+0x22>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
   11cbc:	6803      	ldr	r3, [r0, #0]
   11cbe:	b143      	cbz	r3, 11cd2 <sys_notify_validate+0x28>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
   11cc0:	2000      	movs	r0, #0
   11cc2:	6090      	str	r0, [r2, #8]
   11cc4:	4770      	bx	lr
		return -EINVAL;
   11cc6:	f06f 0015 	mvn.w	r0, #21
   11cca:	4770      	bx	lr
	switch (sys_notify_get_method(notify)) {
   11ccc:	f06f 0015 	mvn.w	r0, #21
   11cd0:	4770      	bx	lr
			rv = -EINVAL;
   11cd2:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
   11cd6:	4770      	bx	lr

00011cd8 <sys_notify_finalize>:

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
   11cd8:	4603      	mov	r3, r0
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
   11cda:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
   11cdc:	f002 0203 	and.w	r2, r2, #3
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
   11ce0:	6081      	str	r1, [r0, #8]
	switch (method) {
   11ce2:	2a03      	cmp	r2, #3
   11ce4:	d103      	bne.n	11cee <sys_notify_finalize+0x16>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
   11ce6:	6800      	ldr	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
   11ce8:	2200      	movs	r2, #0
   11cea:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
   11cec:	4770      	bx	lr
	sys_notify_generic_callback rv = NULL;
   11cee:	2000      	movs	r0, #0
   11cf0:	e7fa      	b.n	11ce8 <sys_notify_finalize+0x10>

00011cf2 <arch_printk_char_out>:
}
   11cf2:	2000      	movs	r0, #0
   11cf4:	4770      	bx	lr

00011cf6 <str_out>:
{
   11cf6:	b410      	push	{r4}
	if (ctx->str == NULL || ctx->count >= ctx->max) {
   11cf8:	680c      	ldr	r4, [r1, #0]
   11cfa:	b154      	cbz	r4, 11d12 <str_out+0x1c>
   11cfc:	688a      	ldr	r2, [r1, #8]
   11cfe:	684b      	ldr	r3, [r1, #4]
   11d00:	429a      	cmp	r2, r3
   11d02:	da06      	bge.n	11d12 <str_out+0x1c>
	if (ctx->count == ctx->max - 1) {
   11d04:	3b01      	subs	r3, #1
   11d06:	429a      	cmp	r2, r3
   11d08:	d008      	beq.n	11d1c <str_out+0x26>
		ctx->str[ctx->count++] = c;
   11d0a:	1c53      	adds	r3, r2, #1
   11d0c:	608b      	str	r3, [r1, #8]
   11d0e:	54a0      	strb	r0, [r4, r2]
   11d10:	e002      	b.n	11d18 <str_out+0x22>
		ctx->count++;
   11d12:	688b      	ldr	r3, [r1, #8]
   11d14:	3301      	adds	r3, #1
   11d16:	608b      	str	r3, [r1, #8]
}
   11d18:	bc10      	pop	{r4}
   11d1a:	4770      	bx	lr
		ctx->str[ctx->count++] = '\0';
   11d1c:	1c53      	adds	r3, r2, #1
   11d1e:	608b      	str	r3, [r1, #8]
   11d20:	2300      	movs	r3, #0
   11d22:	54a3      	strb	r3, [r4, r2]
   11d24:	e7f8      	b.n	11d18 <str_out+0x22>

00011d26 <printk>:
{
   11d26:	b40f      	push	{r0, r1, r2, r3}
   11d28:	b500      	push	{lr}
   11d2a:	b083      	sub	sp, #12
   11d2c:	a904      	add	r1, sp, #16
   11d2e:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
   11d32:	9101      	str	r1, [sp, #4]
		vprintk(fmt, ap);
   11d34:	f7f1 f976 	bl	3024 <vprintk>
}
   11d38:	b003      	add	sp, #12
   11d3a:	f85d eb04 	ldr.w	lr, [sp], #4
   11d3e:	b004      	add	sp, #16
   11d40:	4770      	bx	lr

00011d42 <snprintk>:
{
   11d42:	b40c      	push	{r2, r3}
   11d44:	b500      	push	{lr}
   11d46:	b083      	sub	sp, #12
   11d48:	ab04      	add	r3, sp, #16
   11d4a:	f853 2b04 	ldr.w	r2, [r3], #4
	va_start(ap, fmt);
   11d4e:	9301      	str	r3, [sp, #4]
	ret = vsnprintk(str, size, fmt, ap);
   11d50:	f7f1 f978 	bl	3044 <vsnprintk>
}
   11d54:	b003      	add	sp, #12
   11d56:	f85d eb04 	ldr.w	lr, [sp], #4
   11d5a:	b002      	add	sp, #8
   11d5c:	4770      	bx	lr

00011d5e <set_state>:
	mgr->flags = (state & ONOFF_STATE_MASK)
   11d5e:	f001 0307 	and.w	r3, r1, #7
		     | (mgr->flags & ~ONOFF_STATE_MASK);
   11d62:	8b81      	ldrh	r1, [r0, #28]
   11d64:	f021 0107 	bic.w	r1, r1, #7
   11d68:	4319      	orrs	r1, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
   11d6a:	8381      	strh	r1, [r0, #28]
}
   11d6c:	4770      	bx	lr

00011d6e <notify_monitors>:
{
   11d6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   11d72:	4606      	mov	r6, r0
   11d74:	460f      	mov	r7, r1
   11d76:	4690      	mov	r8, r2
	return list->head;
   11d78:	6881      	ldr	r1, [r0, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
   11d7a:	b119      	cbz	r1, 11d84 <notify_monitors+0x16>
   11d7c:	460c      	mov	r4, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
   11d7e:	b131      	cbz	r1, 11d8e <notify_monitors+0x20>
	return node->next;
   11d80:	680c      	ldr	r4, [r1, #0]
   11d82:	e004      	b.n	11d8e <notify_monitors+0x20>
   11d84:	460c      	mov	r4, r1
   11d86:	e002      	b.n	11d8e <notify_monitors+0x20>
   11d88:	4623      	mov	r3, r4
   11d8a:	4621      	mov	r1, r4
   11d8c:	461c      	mov	r4, r3
   11d8e:	b159      	cbz	r1, 11da8 <notify_monitors+0x3a>
		mon->callback(mgr, mon, state, res);
   11d90:	684d      	ldr	r5, [r1, #4]
   11d92:	4643      	mov	r3, r8
   11d94:	463a      	mov	r2, r7
   11d96:	4630      	mov	r0, r6
   11d98:	47a8      	blx	r5
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
   11d9a:	2c00      	cmp	r4, #0
   11d9c:	d0f4      	beq.n	11d88 <notify_monitors+0x1a>
   11d9e:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
   11da0:	2c00      	cmp	r4, #0
   11da2:	d0f2      	beq.n	11d8a <notify_monitors+0x1c>
	return node->next;
   11da4:	6823      	ldr	r3, [r4, #0]
   11da6:	e7f0      	b.n	11d8a <notify_monitors+0x1c>
}
   11da8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00011dac <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
   11dac:	8b83      	ldrh	r3, [r0, #28]
	if ((state == ONOFF_STATE_OFF)
   11dae:	f013 0307 	ands.w	r3, r3, #7
   11db2:	d103      	bne.n	11dbc <process_recheck+0x10>
	return list->head;
   11db4:	6802      	ldr	r2, [r0, #0]
	    && !sys_slist_is_empty(&mgr->clients)) {
   11db6:	b10a      	cbz	r2, 11dbc <process_recheck+0x10>
		evt = EVT_START;
   11db8:	2003      	movs	r0, #3
   11dba:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
   11dbc:	2b02      	cmp	r3, #2
   11dbe:	d003      	beq.n	11dc8 <process_recheck+0x1c>
	} else if ((state == ONOFF_STATE_ERROR)
   11dc0:	2b01      	cmp	r3, #1
   11dc2:	d006      	beq.n	11dd2 <process_recheck+0x26>
	int evt = EVT_NOP;
   11dc4:	2000      	movs	r0, #0
   11dc6:	4770      	bx	lr
		   && (mgr->refs == 0U)) {
   11dc8:	8bc2      	ldrh	r2, [r0, #30]
   11dca:	2a00      	cmp	r2, #0
   11dcc:	d1f8      	bne.n	11dc0 <process_recheck+0x14>
		evt = EVT_STOP;
   11dce:	2004      	movs	r0, #4
   11dd0:	4770      	bx	lr
   11dd2:	6803      	ldr	r3, [r0, #0]
		   && !sys_slist_is_empty(&mgr->clients)) {
   11dd4:	b10b      	cbz	r3, 11dda <process_recheck+0x2e>
		evt = EVT_RESET;
   11dd6:	2005      	movs	r0, #5
}
   11dd8:	4770      	bx	lr
	int evt = EVT_NOP;
   11dda:	2000      	movs	r0, #0
   11ddc:	4770      	bx	lr

00011dde <process_complete>:
{
   11dde:	b538      	push	{r3, r4, r5, lr}
   11de0:	4604      	mov	r4, r0
   11de2:	460d      	mov	r5, r1
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
   11de4:	8b83      	ldrh	r3, [r0, #28]
	if (res < 0) {
   11de6:	2a00      	cmp	r2, #0
   11de8:	db07      	blt.n	11dfa <process_complete+0x1c>
   11dea:	f003 0307 	and.w	r3, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
   11dee:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
   11df0:	2a01      	cmp	r2, #1
   11df2:	d90e      	bls.n	11e12 <process_complete+0x34>
	} else if (state == ONOFF_STATE_TO_OFF) {
   11df4:	2b04      	cmp	r3, #4
   11df6:	d032      	beq.n	11e5e <process_complete+0x80>
}
   11df8:	bd38      	pop	{r3, r4, r5, pc}
		*clients = mgr->clients;
   11dfa:	e9d0 0100 	ldrd	r0, r1, [r0]
   11dfe:	e885 0003 	stmia.w	r5, {r0, r1}
	list->head = NULL;
   11e02:	2300      	movs	r3, #0
   11e04:	6023      	str	r3, [r4, #0]
	list->tail = NULL;
   11e06:	6063      	str	r3, [r4, #4]
		set_state(mgr, ONOFF_STATE_ERROR);
   11e08:	2101      	movs	r1, #1
   11e0a:	4620      	mov	r0, r4
   11e0c:	f7ff ffa7 	bl	11d5e <set_state>
   11e10:	e7f2      	b.n	11df8 <process_complete+0x1a>
		*clients = mgr->clients;
   11e12:	e9d0 0100 	ldrd	r0, r1, [r0]
   11e16:	e885 0003 	stmia.w	r5, {r0, r1}
	list->head = NULL;
   11e1a:	2200      	movs	r2, #0
   11e1c:	6022      	str	r2, [r4, #0]
	list->tail = NULL;
   11e1e:	6062      	str	r2, [r4, #4]
		if (state == ONOFF_STATE_TO_ON) {
   11e20:	2b06      	cmp	r3, #6
   11e22:	d117      	bne.n	11e54 <process_complete+0x76>
	return list->head;
   11e24:	682b      	ldr	r3, [r5, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
   11e26:	b13b      	cbz	r3, 11e38 <process_complete+0x5a>
				mgr->refs += 1U;
   11e28:	8be2      	ldrh	r2, [r4, #30]
   11e2a:	3201      	adds	r2, #1
   11e2c:	83e2      	strh	r2, [r4, #30]
Z_GENLIST_PEEK_NEXT(slist, snode)
   11e2e:	2b00      	cmp	r3, #0
   11e30:	d0f9      	beq.n	11e26 <process_complete+0x48>
	return node->next;
   11e32:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
   11e34:	2b00      	cmp	r3, #0
   11e36:	d1f6      	bne.n	11e26 <process_complete+0x48>
			set_state(mgr, ONOFF_STATE_ON);
   11e38:	2102      	movs	r1, #2
   11e3a:	4620      	mov	r0, r4
   11e3c:	f7ff ff8f 	bl	11d5e <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
   11e40:	4620      	mov	r0, r4
   11e42:	f7ff ffb3 	bl	11dac <process_recheck>
   11e46:	2800      	cmp	r0, #0
   11e48:	d0d6      	beq.n	11df8 <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
   11e4a:	8ba3      	ldrh	r3, [r4, #28]
   11e4c:	f043 0320 	orr.w	r3, r3, #32
   11e50:	83a3      	strh	r3, [r4, #28]
   11e52:	e7d1      	b.n	11df8 <process_complete+0x1a>
			set_state(mgr, ONOFF_STATE_OFF);
   11e54:	2100      	movs	r1, #0
   11e56:	4620      	mov	r0, r4
   11e58:	f7ff ff81 	bl	11d5e <set_state>
   11e5c:	e7f0      	b.n	11e40 <process_complete+0x62>
		set_state(mgr, ONOFF_STATE_OFF);
   11e5e:	2100      	movs	r1, #0
   11e60:	f7ff ff7d 	bl	11d5e <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
   11e64:	4620      	mov	r0, r4
   11e66:	f7ff ffa1 	bl	11dac <process_recheck>
   11e6a:	2800      	cmp	r0, #0
   11e6c:	d0c4      	beq.n	11df8 <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
   11e6e:	8ba3      	ldrh	r3, [r4, #28]
   11e70:	f043 0320 	orr.w	r3, r3, #32
   11e74:	83a3      	strh	r3, [r4, #28]
}
   11e76:	e7bf      	b.n	11df8 <process_complete+0x1a>

00011e78 <validate_args>:
	if ((mgr == NULL) || (cli == NULL)) {
   11e78:	b158      	cbz	r0, 11e92 <validate_args+0x1a>
{
   11e7a:	b510      	push	{r4, lr}
   11e7c:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
   11e7e:	b159      	cbz	r1, 11e98 <validate_args+0x20>
	int rv = sys_notify_validate(&cli->notify);
   11e80:	1d08      	adds	r0, r1, #4
   11e82:	f7ff ff12 	bl	11caa <sys_notify_validate>
	if ((rv == 0)
   11e86:	b918      	cbnz	r0, 11e90 <validate_args+0x18>
	    && ((cli->notify.flags
   11e88:	68a3      	ldr	r3, [r4, #8]
   11e8a:	f033 0303 	bics.w	r3, r3, #3
   11e8e:	d106      	bne.n	11e9e <validate_args+0x26>
}
   11e90:	bd10      	pop	{r4, pc}
		return -EINVAL;
   11e92:	f06f 0015 	mvn.w	r0, #21
}
   11e96:	4770      	bx	lr
		return -EINVAL;
   11e98:	f06f 0015 	mvn.w	r0, #21
   11e9c:	e7f8      	b.n	11e90 <validate_args+0x18>
		rv = -EINVAL;
   11e9e:	f06f 0015 	mvn.w	r0, #21
   11ea2:	e7f5      	b.n	11e90 <validate_args+0x18>

00011ea4 <notify_one>:
{
   11ea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   11ea8:	4607      	mov	r7, r0
   11eaa:	460c      	mov	r4, r1
   11eac:	4616      	mov	r6, r2
   11eae:	461d      	mov	r5, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
   11eb0:	4619      	mov	r1, r3
   11eb2:	1d20      	adds	r0, r4, #4
   11eb4:	f7ff ff10 	bl	11cd8 <sys_notify_finalize>
	if (cb) {
   11eb8:	b128      	cbz	r0, 11ec6 <notify_one+0x22>
   11eba:	4680      	mov	r8, r0
		cb(mgr, cli, state, res);
   11ebc:	462b      	mov	r3, r5
   11ebe:	4632      	mov	r2, r6
   11ec0:	4621      	mov	r1, r4
   11ec2:	4638      	mov	r0, r7
   11ec4:	47c0      	blx	r8
}
   11ec6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00011eca <notify_all>:
{
   11eca:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   11ece:	4681      	mov	r9, r0
   11ed0:	460c      	mov	r4, r1
   11ed2:	4690      	mov	r8, r2
   11ed4:	461f      	mov	r7, r3
	while (!sys_slist_is_empty(list)) {
   11ed6:	e005      	b.n	11ee4 <notify_all+0x1a>
	list->tail = node;
   11ed8:	6065      	str	r5, [r4, #4]
		notify_one(mgr, cli, state, res);
   11eda:	463b      	mov	r3, r7
   11edc:	4642      	mov	r2, r8
   11ede:	4648      	mov	r0, r9
   11ee0:	f7ff ffe0 	bl	11ea4 <notify_one>
	return list->head;
   11ee4:	6821      	ldr	r1, [r4, #0]
	while (!sys_slist_is_empty(list)) {
   11ee6:	b129      	cbz	r1, 11ef4 <notify_all+0x2a>
	return node->next;
   11ee8:	680d      	ldr	r5, [r1, #0]
	list->head = node;
   11eea:	6025      	str	r5, [r4, #0]
	return list->tail;
   11eec:	6866      	ldr	r6, [r4, #4]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   11eee:	428e      	cmp	r6, r1
   11ef0:	d1f3      	bne.n	11eda <notify_all+0x10>
   11ef2:	e7f1      	b.n	11ed8 <notify_all+0xe>
}
   11ef4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00011ef8 <transition_complete>:
{
   11ef8:	b510      	push	{r4, lr}
	__asm__ volatile(
   11efa:	f04f 0420 	mov.w	r4, #32
   11efe:	f3ef 8211 	mrs	r2, BASEPRI
   11f02:	f384 8812 	msr	BASEPRI_MAX, r4
   11f06:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
   11f0a:	6181      	str	r1, [r0, #24]
	process_event(mgr, EVT_COMPLETE, key);
   11f0c:	2101      	movs	r1, #1
   11f0e:	f7f1 f8af 	bl	3070 <process_event>
}
   11f12:	bd10      	pop	{r4, pc}

00011f14 <onoff_manager_init>:
	if ((mgr == NULL)
   11f14:	b170      	cbz	r0, 11f34 <onoff_manager_init+0x20>
{
   11f16:	b538      	push	{r3, r4, r5, lr}
   11f18:	460c      	mov	r4, r1
   11f1a:	4605      	mov	r5, r0
	    || (transitions == NULL)
   11f1c:	b169      	cbz	r1, 11f3a <onoff_manager_init+0x26>
	    || (transitions->start == NULL)
   11f1e:	680b      	ldr	r3, [r1, #0]
   11f20:	b173      	cbz	r3, 11f40 <onoff_manager_init+0x2c>
	    || (transitions->stop == NULL)) {
   11f22:	684b      	ldr	r3, [r1, #4]
   11f24:	b17b      	cbz	r3, 11f46 <onoff_manager_init+0x32>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
   11f26:	2220      	movs	r2, #32
   11f28:	2100      	movs	r1, #0
   11f2a:	f004 f889 	bl	16040 <memset>
   11f2e:	612c      	str	r4, [r5, #16]
	return 0;
   11f30:	2000      	movs	r0, #0
}
   11f32:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
   11f34:	f06f 0015 	mvn.w	r0, #21
}
   11f38:	4770      	bx	lr
		return -EINVAL;
   11f3a:	f06f 0015 	mvn.w	r0, #21
   11f3e:	e7f8      	b.n	11f32 <onoff_manager_init+0x1e>
   11f40:	f06f 0015 	mvn.w	r0, #21
   11f44:	e7f5      	b.n	11f32 <onoff_manager_init+0x1e>
   11f46:	f06f 0015 	mvn.w	r0, #21
   11f4a:	e7f2      	b.n	11f32 <onoff_manager_init+0x1e>

00011f4c <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
   11f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11f4e:	4604      	mov	r4, r0
   11f50:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
   11f52:	f7ff ff91 	bl	11e78 <validate_args>

	if (rv < 0) {
   11f56:	1e06      	subs	r6, r0, #0
   11f58:	db37      	blt.n	11fca <onoff_request+0x7e>
   11f5a:	f04f 0320 	mov.w	r3, #32
   11f5e:	f3ef 8211 	mrs	r2, BASEPRI
   11f62:	f383 8812 	msr	BASEPRI_MAX, r3
   11f66:	f3bf 8f6f 	isb	sy
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
   11f6a:	8ba5      	ldrh	r5, [r4, #28]
   11f6c:	f005 0507 	and.w	r5, r5, #7

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
   11f70:	8be3      	ldrh	r3, [r4, #30]
   11f72:	f64f 71ff 	movw	r1, #65535	; 0xffff
   11f76:	428b      	cmp	r3, r1
   11f78:	d02f      	beq.n	11fda <onoff_request+0x8e>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
   11f7a:	462e      	mov	r6, r5
	if (state == ONOFF_STATE_ON) {
   11f7c:	2d02      	cmp	r5, #2
   11f7e:	d00c      	beq.n	11f9a <onoff_request+0x4e>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
	} else if ((state == ONOFF_STATE_OFF)
   11f80:	b18d      	cbz	r5, 11fa6 <onoff_request+0x5a>
		   || (state == ONOFF_STATE_TO_OFF)
   11f82:	2d04      	cmp	r5, #4
   11f84:	d00f      	beq.n	11fa6 <onoff_request+0x5a>
		   || (state == ONOFF_STATE_TO_ON)) {
   11f86:	2d06      	cmp	r5, #6
   11f88:	d00d      	beq.n	11fa6 <onoff_request+0x5a>
		/* Start if OFF, queue client */
		start = (state == ONOFF_STATE_OFF);
		add_client = true;
	} else if (state == ONOFF_STATE_RESETTING) {
   11f8a:	2d05      	cmp	r5, #5
   11f8c:	d01f      	beq.n	11fce <onoff_request+0x82>
		rv = -ENOTSUP;
	} else {
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
		rv = -EIO;
   11f8e:	f06f 0604 	mvn.w	r6, #4
	bool notify = false;            /* do client notification */
   11f92:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
   11f94:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
   11f96:	4608      	mov	r0, r1
   11f98:	e00a      	b.n	11fb0 <onoff_request+0x64>
		mgr->refs += 1U;
   11f9a:	3301      	adds	r3, #1
   11f9c:	83e3      	strh	r3, [r4, #30]
		notify = true;
   11f9e:	2101      	movs	r1, #1
	bool start = false;             /* trigger a start transition */
   11fa0:	2300      	movs	r3, #0
	bool add_client = false;        /* add client to pending list */
   11fa2:	4618      	mov	r0, r3
   11fa4:	e004      	b.n	11fb0 <onoff_request+0x64>
		start = (state == ONOFF_STATE_OFF);
   11fa6:	fab5 f385 	clz	r3, r5
   11faa:	095b      	lsrs	r3, r3, #5
	bool notify = false;            /* do client notification */
   11fac:	2100      	movs	r1, #0
		add_client = true;
   11fae:	2001      	movs	r0, #1
	}

out:
	if (add_client) {
   11fb0:	b128      	cbz	r0, 11fbe <onoff_request+0x72>
	parent->next = child;
   11fb2:	2000      	movs	r0, #0
   11fb4:	6038      	str	r0, [r7, #0]
	return list->tail;
   11fb6:	6860      	ldr	r0, [r4, #4]
Z_GENLIST_APPEND(slist, snode)
   11fb8:	b1a8      	cbz	r0, 11fe6 <onoff_request+0x9a>
	parent->next = child;
   11fba:	6007      	str	r7, [r0, #0]
	list->tail = node;
   11fbc:	6067      	str	r7, [r4, #4]
		sys_slist_append(&mgr->clients, &cli->node);
	}

	if (start) {
   11fbe:	b9ab      	cbnz	r3, 11fec <onoff_request+0xa0>
	__asm__ volatile(
   11fc0:	f382 8811 	msr	BASEPRI, r2
   11fc4:	f3bf 8f6f 	isb	sy
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
   11fc8:	b9a9      	cbnz	r1, 11ff6 <onoff_request+0xaa>
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
   11fca:	4630      	mov	r0, r6
   11fcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		rv = -ENOTSUP;
   11fce:	f06f 0685 	mvn.w	r6, #133	; 0x85
	bool notify = false;            /* do client notification */
   11fd2:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
   11fd4:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
   11fd6:	4608      	mov	r0, r1
   11fd8:	e7ea      	b.n	11fb0 <onoff_request+0x64>
		rv = -EAGAIN;
   11fda:	f06f 060a 	mvn.w	r6, #10
	bool notify = false;            /* do client notification */
   11fde:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
   11fe0:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
   11fe2:	4608      	mov	r0, r1
   11fe4:	e7e4      	b.n	11fb0 <onoff_request+0x64>
   11fe6:	6067      	str	r7, [r4, #4]
	list->head = node;
   11fe8:	6027      	str	r7, [r4, #0]
}
   11fea:	e7e8      	b.n	11fbe <onoff_request+0x72>
		process_event(mgr, EVT_RECHECK, key);
   11fec:	2102      	movs	r1, #2
   11fee:	4620      	mov	r0, r4
   11ff0:	f7f1 f83e 	bl	3070 <process_event>
   11ff4:	e7e9      	b.n	11fca <onoff_request+0x7e>
			notify_one(mgr, cli, state, 0);
   11ff6:	2300      	movs	r3, #0
   11ff8:	462a      	mov	r2, r5
   11ffa:	4639      	mov	r1, r7
   11ffc:	4620      	mov	r0, r4
   11ffe:	f7ff ff51 	bl	11ea4 <notify_one>
   12002:	e7e2      	b.n	11fca <onoff_request+0x7e>

00012004 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
   12004:	b508      	push	{r3, lr}
   12006:	4604      	mov	r4, r0
   12008:	4608      	mov	r0, r1
   1200a:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
   1200c:	461a      	mov	r2, r3
   1200e:	47a0      	blx	r4
	return z_impl_z_current_get();
   12010:	f7fd fdf2 	bl	fbf8 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
   12014:	f7f2 fb5a 	bl	46cc <z_impl_k_thread_abort>

00012018 <free_list_add_bidx>:
		free_list_remove_bidx(h, c, bidx);
	}
}

static void free_list_add_bidx(struct z_heap *h, chunkid_t c, int bidx)
{
   12018:	b470      	push	{r4, r5, r6}
	struct z_heap_bucket *b = &h->buckets[bidx];

	if (b->next == 0U) {
   1201a:	1d13      	adds	r3, r2, #4
   1201c:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
   12020:	b9d3      	cbnz	r3, 12058 <free_list_add_bidx+0x40>
		CHECK((h->avail_buckets & (1 << bidx)) == 0);

		/* Empty list, first item */
		h->avail_buckets |= (1 << bidx);
   12022:	2301      	movs	r3, #1
   12024:	fa03 f402 	lsl.w	r4, r3, r2
   12028:	68c3      	ldr	r3, [r0, #12]
   1202a:	4323      	orrs	r3, r4
   1202c:	60c3      	str	r3, [r0, #12]
		b->next = c;
   1202e:	3204      	adds	r2, #4
   12030:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
			     enum chunk_fields f, chunkid_t val)
{
	CHECK(c <= h->end_chunk);

	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];
   12034:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
	return big_heap_chunks(h->end_chunk);
   12038:	6882      	ldr	r2, [r0, #8]

	if (big_heap(h)) {
   1203a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
   1203e:	d307      	bcc.n	12050 <free_list_add_bidx+0x38>
		CHECK(val == (uint32_t)val);
		((uint32_t *)cmem)[f] = val;
   12040:	6099      	str	r1, [r3, #8]
	return big_heap_chunks(h->end_chunk);
   12042:	6882      	ldr	r2, [r0, #8]
	if (big_heap(h)) {
   12044:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
   12048:	d304      	bcc.n	12054 <free_list_add_bidx+0x3c>
		((uint32_t *)cmem)[f] = val;
   1204a:	60d9      	str	r1, [r3, #12]
		set_prev_free_chunk(h, c, first);
		set_next_free_chunk(h, c, second);
		set_next_free_chunk(h, first, c);
		set_prev_free_chunk(h, second, c);
	}
}
   1204c:	bc70      	pop	{r4, r5, r6}
   1204e:	4770      	bx	lr
	} else {
		CHECK(val == (uint16_t)val);
		((uint16_t *)cmem)[f] = val;
   12050:	8099      	strh	r1, [r3, #4]
   12052:	e7f6      	b.n	12042 <free_list_add_bidx+0x2a>
   12054:	80d9      	strh	r1, [r3, #6]
   12056:	e7f9      	b.n	1204c <free_list_add_bidx+0x34>
	void *cmem = &buf[c];
   12058:	eb00 04c3 	add.w	r4, r0, r3, lsl #3
	return big_heap_chunks(h->end_chunk);
   1205c:	6886      	ldr	r6, [r0, #8]
	if (big_heap(h)) {
   1205e:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
   12062:	d318      	bcc.n	12096 <free_list_add_bidx+0x7e>
		return ((uint32_t *)cmem)[f];
   12064:	68a2      	ldr	r2, [r4, #8]
	void *cmem = &buf[c];
   12066:	eb00 05c1 	add.w	r5, r0, r1, lsl #3
	if (big_heap(h)) {
   1206a:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
   1206e:	d314      	bcc.n	1209a <free_list_add_bidx+0x82>
		((uint32_t *)cmem)[f] = val;
   12070:	60aa      	str	r2, [r5, #8]
	return big_heap_chunks(h->end_chunk);
   12072:	6886      	ldr	r6, [r0, #8]
	if (big_heap(h)) {
   12074:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
   12078:	d311      	bcc.n	1209e <free_list_add_bidx+0x86>
		((uint32_t *)cmem)[f] = val;
   1207a:	60eb      	str	r3, [r5, #12]
	void *cmem = &buf[c];
   1207c:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
	return big_heap_chunks(h->end_chunk);
   12080:	6883      	ldr	r3, [r0, #8]
	if (big_heap(h)) {
   12082:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   12086:	d30c      	bcc.n	120a2 <free_list_add_bidx+0x8a>
		((uint32_t *)cmem)[f] = val;
   12088:	60d1      	str	r1, [r2, #12]
	return big_heap_chunks(h->end_chunk);
   1208a:	6883      	ldr	r3, [r0, #8]
	if (big_heap(h)) {
   1208c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   12090:	d309      	bcc.n	120a6 <free_list_add_bidx+0x8e>
		((uint32_t *)cmem)[f] = val;
   12092:	60a1      	str	r1, [r4, #8]
   12094:	e7da      	b.n	1204c <free_list_add_bidx+0x34>
		return ((uint16_t *)cmem)[f];
   12096:	88a2      	ldrh	r2, [r4, #4]
   12098:	e7e5      	b.n	12066 <free_list_add_bidx+0x4e>
		((uint16_t *)cmem)[f] = val;
   1209a:	80aa      	strh	r2, [r5, #4]
   1209c:	e7e9      	b.n	12072 <free_list_add_bidx+0x5a>
   1209e:	80eb      	strh	r3, [r5, #6]
   120a0:	e7ec      	b.n	1207c <free_list_add_bidx+0x64>
   120a2:	80d1      	strh	r1, [r2, #6]
   120a4:	e7f1      	b.n	1208a <free_list_add_bidx+0x72>
   120a6:	80a1      	strh	r1, [r4, #4]
   120a8:	e7d0      	b.n	1204c <free_list_add_bidx+0x34>

000120aa <free_list_add>:

static void free_list_add(struct z_heap *h, chunkid_t c)
{
   120aa:	b508      	push	{r3, lr}
	return big_heap_chunks(h->end_chunk);
   120ac:	6883      	ldr	r3, [r0, #8]
	chunk_set(h, c, LEFT_SIZE, size);
}

static inline bool solo_free_header(struct z_heap *h, chunkid_t c)
{
	return big_heap(h) && chunk_size(h, c) == 1U;
   120ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   120b2:	d307      	bcc.n	120c4 <free_list_add+0x1a>
	void *cmem = &buf[c];
   120b4:	eb00 02c1 	add.w	r2, r0, r1, lsl #3
		return ((uint32_t *)cmem)[f];
   120b8:	6852      	ldr	r2, [r2, #4]
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
   120ba:	0852      	lsrs	r2, r2, #1
	return big_heap(h) && chunk_size(h, c) == 1U;
   120bc:	2a01      	cmp	r2, #1
   120be:	d002      	beq.n	120c6 <free_list_add+0x1c>
   120c0:	2200      	movs	r2, #0
   120c2:	e000      	b.n	120c6 <free_list_add+0x1c>
   120c4:	2200      	movs	r2, #0
	if (!solo_free_header(h, c)) {
   120c6:	b9a2      	cbnz	r2, 120f2 <free_list_add+0x48>
	void *cmem = &buf[c];
   120c8:	eb00 02c1 	add.w	r2, r0, r1, lsl #3
	if (big_heap(h)) {
   120cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   120d0:	d310      	bcc.n	120f4 <free_list_add+0x4a>
		return ((uint32_t *)cmem)[f];
   120d2:	6852      	ldr	r2, [r2, #4]
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
   120d4:	0852      	lsrs	r2, r2, #1
}

static inline size_t chunk_header_bytes(struct z_heap *h)
{
	return big_heap(h) ? 8 : 4;
   120d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   120da:	d30d      	bcc.n	120f8 <free_list_add+0x4e>
   120dc:	2308      	movs	r3, #8
	return big_heap_bytes(size) ? 8 : 4;
}

static inline chunksz_t chunksz(size_t bytes)
{
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
   120de:	3308      	adds	r3, #8
	return chunksz_in * CHUNK_UNIT - chunk_header_bytes(h);
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
   120e0:	eba2 02d3 	sub.w	r2, r2, r3, lsr #3
   120e4:	3201      	adds	r2, #1
	return 31 - __builtin_clz(usable_sz);
   120e6:	fab2 f282 	clz	r2, r2
		int bidx = bucket_idx(h, chunk_size(h, c));
		free_list_add_bidx(h, c, bidx);
   120ea:	f1c2 021f 	rsb	r2, r2, #31
   120ee:	f7ff ff93 	bl	12018 <free_list_add_bidx>
	}
}
   120f2:	bd08      	pop	{r3, pc}
		return ((uint16_t *)cmem)[f];
   120f4:	8852      	ldrh	r2, [r2, #2]
   120f6:	e7ed      	b.n	120d4 <free_list_add+0x2a>
	return big_heap(h) ? 8 : 4;
   120f8:	2304      	movs	r3, #4
   120fa:	e7f0      	b.n	120de <free_list_add+0x34>

000120fc <sys_heap_init>:
	}
	return ptr2;
}

void sys_heap_init(struct sys_heap *heap, void *mem, size_t bytes)
{
   120fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   120fe:	4603      	mov	r3, r0
	return big_heap_bytes(size) ? 8 : 4;
   12100:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
   12104:	d32a      	bcc.n	1215c <sys_heap_init+0x60>
   12106:	2508      	movs	r5, #8
	/* Must fit in a 31 bit count of HUNK_UNIT */
	__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
	bytes -= heap_footer_bytes(bytes);
   12108:	1b55      	subs	r5, r2, r5

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
   1210a:	1dc8      	adds	r0, r1, #7
   1210c:	f020 0007 	bic.w	r0, r0, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
   12110:	440d      	add	r5, r1
   12112:	f025 0507 	bic.w	r5, r5, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
   12116:	1a2d      	subs	r5, r5, r0
   12118:	08ef      	lsrs	r7, r5, #3

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");

	struct z_heap *h = (struct z_heap *)addr;
   1211a:	4606      	mov	r6, r0
	heap->heap = h;
   1211c:	6018      	str	r0, [r3, #0]
	h->end_chunk = heap_sz;
   1211e:	6087      	str	r7, [r0, #8]
	h->avail_buckets = 0;
   12120:	2300      	movs	r3, #0
   12122:	60c3      	str	r3, [r0, #12]
	return big_heap(h) ? 8 : 4;
   12124:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
   12128:	d31a      	bcc.n	12160 <sys_heap_init+0x64>
   1212a:	2308      	movs	r3, #8
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
   1212c:	3308      	adds	r3, #8
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
   1212e:	eba7 03d3 	sub.w	r3, r7, r3, lsr #3
   12132:	3301      	adds	r3, #1
	return 31 - __builtin_clz(usable_sz);
   12134:	fab3 f383 	clz	r3, r3

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
   12138:	f1c3 0c20 	rsb	ip, r3, #32
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
   1213c:	f1c3 0324 	rsb	r3, r3, #36	; 0x24
   12140:	009b      	lsls	r3, r3, #2
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
   12142:	f103 0e07 	add.w	lr, r3, #7
   12146:	ea4f 01de 	mov.w	r1, lr, lsr #3
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");

	for (int i = 0; i < nb_buckets; i++) {
   1214a:	2300      	movs	r3, #0
   1214c:	4563      	cmp	r3, ip
   1214e:	da09      	bge.n	12164 <sys_heap_init+0x68>
		h->buckets[i].next = 0;
   12150:	1d1a      	adds	r2, r3, #4
   12152:	2400      	movs	r4, #0
   12154:	f846 4022 	str.w	r4, [r6, r2, lsl #2]
	for (int i = 0; i < nb_buckets; i++) {
   12158:	3301      	adds	r3, #1
   1215a:	e7f7      	b.n	1214c <sys_heap_init+0x50>
	return big_heap_bytes(size) ? 8 : 4;
   1215c:	2504      	movs	r5, #4
   1215e:	e7d3      	b.n	12108 <sys_heap_init+0xc>
	return big_heap(h) ? 8 : 4;
   12160:	2304      	movs	r3, #4
   12162:	e7e3      	b.n	1212c <sys_heap_init+0x30>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
   12164:	004b      	lsls	r3, r1, #1
	if (big_heap(h)) {
   12166:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
   1216a:	d333      	bcc.n	121d4 <sys_heap_init+0xd8>
		((uint32_t *)cmem)[f] = val;
   1216c:	6043      	str	r3, [r0, #4]
	if (big_heap(h)) {
   1216e:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
   12172:	d331      	bcc.n	121d8 <sys_heap_init+0xdc>
		((uint32_t *)cmem)[f] = val;
   12174:	2300      	movs	r3, #0
   12176:	6003      	str	r3, [r0, #0]
	if (big_heap(h)) {
   12178:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
   1217c:	d32f      	bcc.n	121de <sys_heap_init+0xe2>
			((uint32_t *)cmem)[SIZE_AND_USED] |= 1U;
   1217e:	6843      	ldr	r3, [r0, #4]
   12180:	f043 0301 	orr.w	r3, r3, #1
   12184:	6043      	str	r3, [r0, #4]
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
   12186:	1a7a      	subs	r2, r7, r1
	chunk_set(h, c, SIZE_AND_USED, size << 1);
   12188:	0056      	lsls	r6, r2, #1
	void *cmem = &buf[c];
   1218a:	f02e 0307 	bic.w	r3, lr, #7
   1218e:	18c4      	adds	r4, r0, r3
	if (big_heap(h)) {
   12190:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
   12194:	d328      	bcc.n	121e8 <sys_heap_init+0xec>
		((uint32_t *)cmem)[f] = val;
   12196:	6066      	str	r6, [r4, #4]
	return big_heap_chunks(h->end_chunk);
   12198:	6884      	ldr	r4, [r0, #8]
	if (big_heap(h)) {
   1219a:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
   1219e:	d325      	bcc.n	121ec <sys_heap_init+0xf0>
		((uint32_t *)cmem)[f] = val;
   121a0:	50c1      	str	r1, [r0, r3]
	void *cmem = &buf[c];
   121a2:	f025 0307 	bic.w	r3, r5, #7
   121a6:	4405      	add	r5, r0
	return big_heap_chunks(h->end_chunk);
   121a8:	6884      	ldr	r4, [r0, #8]
	if (big_heap(h)) {
   121aa:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
   121ae:	d31f      	bcc.n	121f0 <sys_heap_init+0xf4>
		((uint32_t *)cmem)[f] = val;
   121b0:	2400      	movs	r4, #0
   121b2:	606c      	str	r4, [r5, #4]
	return big_heap_chunks(h->end_chunk);
   121b4:	6884      	ldr	r4, [r0, #8]
	if (big_heap(h)) {
   121b6:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
   121ba:	d31c      	bcc.n	121f6 <sys_heap_init+0xfa>
		((uint32_t *)cmem)[f] = val;
   121bc:	50c2      	str	r2, [r0, r3]
	return big_heap_chunks(h->end_chunk);
   121be:	6883      	ldr	r3, [r0, #8]
	if (big_heap(h)) {
   121c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   121c4:	d319      	bcc.n	121fa <sys_heap_init+0xfe>
			((uint32_t *)cmem)[SIZE_AND_USED] |= 1U;
   121c6:	686b      	ldr	r3, [r5, #4]
   121c8:	f043 0301 	orr.w	r3, r3, #1
   121cc:	606b      	str	r3, [r5, #4]
	/* the end marker chunk */
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
   121ce:	f7ff ff6c 	bl	120aa <free_list_add>
}
   121d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		((uint16_t *)cmem)[f] = val;
   121d4:	8043      	strh	r3, [r0, #2]
   121d6:	e7ca      	b.n	1216e <sys_heap_init+0x72>
   121d8:	2300      	movs	r3, #0
   121da:	8003      	strh	r3, [r0, #0]
   121dc:	e7cc      	b.n	12178 <sys_heap_init+0x7c>
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
   121de:	8843      	ldrh	r3, [r0, #2]
   121e0:	f043 0301 	orr.w	r3, r3, #1
   121e4:	8043      	strh	r3, [r0, #2]
   121e6:	e7ce      	b.n	12186 <sys_heap_init+0x8a>
		((uint16_t *)cmem)[f] = val;
   121e8:	8066      	strh	r6, [r4, #2]
   121ea:	e7d5      	b.n	12198 <sys_heap_init+0x9c>
   121ec:	52c1      	strh	r1, [r0, r3]
   121ee:	e7d8      	b.n	121a2 <sys_heap_init+0xa6>
   121f0:	2400      	movs	r4, #0
   121f2:	806c      	strh	r4, [r5, #2]
   121f4:	e7de      	b.n	121b4 <sys_heap_init+0xb8>
   121f6:	52c2      	strh	r2, [r0, r3]
   121f8:	e7e1      	b.n	121be <sys_heap_init+0xc2>
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
   121fa:	886b      	ldrh	r3, [r5, #2]
   121fc:	f043 0301 	orr.w	r3, r3, #1
   12200:	806b      	strh	r3, [r5, #2]
   12202:	e7e4      	b.n	121ce <sys_heap_init+0xd2>

00012204 <outs>:
{
   12204:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   12208:	4607      	mov	r7, r0
   1220a:	460e      	mov	r6, r1
   1220c:	4614      	mov	r4, r2
   1220e:	4698      	mov	r8, r3
	size_t count = 0;
   12210:	2500      	movs	r5, #0
	while ((sp < ep) || ((ep == NULL) && *sp)) {
   12212:	e006      	b.n	12222 <outs+0x1e>
		int rc = out((int)*sp++, ctx);
   12214:	4631      	mov	r1, r6
   12216:	f814 0b01 	ldrb.w	r0, [r4], #1
   1221a:	47b8      	blx	r7
		if (rc < 0) {
   1221c:	2800      	cmp	r0, #0
   1221e:	db09      	blt.n	12234 <outs+0x30>
		++count;
   12220:	3501      	adds	r5, #1
	while ((sp < ep) || ((ep == NULL) && *sp)) {
   12222:	4544      	cmp	r4, r8
   12224:	d3f6      	bcc.n	12214 <outs+0x10>
   12226:	f1b8 0f00 	cmp.w	r8, #0
   1222a:	d102      	bne.n	12232 <outs+0x2e>
   1222c:	7823      	ldrb	r3, [r4, #0]
   1222e:	2b00      	cmp	r3, #0
   12230:	d1f0      	bne.n	12214 <outs+0x10>
	return (int)count;
   12232:	4628      	mov	r0, r5
}
   12234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00012238 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
   12238:	4770      	bx	lr

0001223a <tty_putchar>:
{
   1223a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1223e:	4604      	mov	r4, r0
   12240:	460d      	mov	r5, r1
	res = k_sem_take(&tty->tx_sem,
   12242:	f100 0624 	add.w	r6, r0, #36	; 0x24
			 k_is_in_isr() ? K_NO_WAIT :
   12246:	f003 fcf7 	bl	15c38 <k_is_in_isr>
	res = k_sem_take(&tty->tx_sem,
   1224a:	b330      	cbz	r0, 1229a <tty_putchar+0x60>
   1224c:	2200      	movs	r2, #0
   1224e:	4613      	mov	r3, r2
	return z_impl_k_sem_take(sem, timeout);
   12250:	4630      	mov	r0, r6
   12252:	f7fd f8e9 	bl	f428 <z_impl_k_sem_take>
	if (res < 0) {
   12256:	2800      	cmp	r0, #0
   12258:	db1d      	blt.n	12296 <tty_putchar+0x5c>
	__asm__ volatile(
   1225a:	f04f 0320 	mov.w	r3, #32
   1225e:	f3ef 8111 	mrs	r1, BASEPRI
   12262:	f383 8812 	msr	BASEPRI_MAX, r3
   12266:	f3bf 8f6f 	isb	sy
	tx_next = tty->tx_put + 1;
   1226a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
   1226c:	1c53      	adds	r3, r2, #1
	if (tx_next >= tty->tx_ringbuf_sz) {
   1226e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
   12270:	4298      	cmp	r0, r3
   12272:	d800      	bhi.n	12276 <tty_putchar+0x3c>
		tx_next = 0;
   12274:	2300      	movs	r3, #0
	if (tx_next == tty->tx_get) {
   12276:	8fa0      	ldrh	r0, [r4, #60]	; 0x3c
   12278:	4298      	cmp	r0, r3
   1227a:	d02e      	beq.n	122da <tty_putchar+0xa0>
	tty->tx_ringbuf[tty->tx_put] = c;
   1227c:	6b60      	ldr	r0, [r4, #52]	; 0x34
   1227e:	5485      	strb	r5, [r0, r2]
	tty->tx_put = tx_next;
   12280:	87e3      	strh	r3, [r4, #62]	; 0x3e
	__asm__ volatile(
   12282:	f381 8811 	msr	BASEPRI, r1
   12286:	f3bf 8f6f 	isb	sy
	uart_irq_tx_enable(tty->uart_dev);
   1228a:	6820      	ldr	r0, [r4, #0]
	const struct uart_driver_api *api =
   1228c:	6883      	ldr	r3, [r0, #8]
	if (api->irq_tx_enable != NULL) {
   1228e:	69db      	ldr	r3, [r3, #28]
   12290:	b353      	cbz	r3, 122e8 <tty_putchar+0xae>
		api->irq_tx_enable(dev);
   12292:	4798      	blx	r3
	return 0;
   12294:	2000      	movs	r0, #0
}
   12296:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					 SYS_TIMEOUT_MS(tty->tx_timeout));
   1229a:	6c23      	ldr	r3, [r4, #64]	; 0x40
	res = k_sem_take(&tty->tx_sem,
   1229c:	f1b3 3fff 	cmp.w	r3, #4294967295
   122a0:	d017      	beq.n	122d2 <tty_putchar+0x98>
					 SYS_TIMEOUT_MS(tty->tx_timeout));
   122a2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   122a6:	ea4f 79e3 	mov.w	r9, r3, asr #31
   122aa:	ea4f 31c9 	mov.w	r1, r9, lsl #15
   122ae:	ea41 4153 	orr.w	r1, r1, r3, lsr #17
   122b2:	03d8      	lsls	r0, r3, #15
   122b4:	f240 37e7 	movw	r7, #999	; 0x3e7
   122b8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   122bc:	2300      	movs	r3, #0
   122be:	19c0      	adds	r0, r0, r7
   122c0:	f04f 0700 	mov.w	r7, #0
   122c4:	eb47 0101 	adc.w	r1, r7, r1
   122c8:	f7ee ff32 	bl	1130 <__aeabi_uldivmod>
	res = k_sem_take(&tty->tx_sem,
   122cc:	4602      	mov	r2, r0
   122ce:	460b      	mov	r3, r1
   122d0:	e7be      	b.n	12250 <tty_putchar+0x16>
   122d2:	f04f 32ff 	mov.w	r2, #4294967295
   122d6:	4613      	mov	r3, r2
   122d8:	e7ba      	b.n	12250 <tty_putchar+0x16>
   122da:	f381 8811 	msr	BASEPRI, r1
   122de:	f3bf 8f6f 	isb	sy
		return -ENOSPC;
   122e2:	f06f 001b 	mvn.w	r0, #27
   122e6:	e7d6      	b.n	12296 <tty_putchar+0x5c>
	return 0;
   122e8:	2000      	movs	r0, #0
   122ea:	e7d4      	b.n	12296 <tty_putchar+0x5c>

000122ec <tty_getchar>:
{
   122ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   122ee:	4604      	mov	r4, r0
	res = k_sem_take(&tty->rx_sem, SYS_TIMEOUT_MS(tty->rx_timeout));
   122f0:	1d05      	adds	r5, r0, #4
   122f2:	6a03      	ldr	r3, [r0, #32]
   122f4:	f1b3 3fff 	cmp.w	r3, #4294967295
   122f8:	d031      	beq.n	1235e <tty_getchar+0x72>
   122fa:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   122fe:	17df      	asrs	r7, r3, #31
   12300:	03f9      	lsls	r1, r7, #15
   12302:	ea41 4153 	orr.w	r1, r1, r3, lsr #17
   12306:	03d8      	lsls	r0, r3, #15
   12308:	f240 36e7 	movw	r6, #999	; 0x3e7
   1230c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   12310:	2300      	movs	r3, #0
   12312:	1980      	adds	r0, r0, r6
   12314:	f04f 0600 	mov.w	r6, #0
   12318:	eb46 0101 	adc.w	r1, r6, r1
   1231c:	f7ee ff08 	bl	1130 <__aeabi_uldivmod>
   12320:	4602      	mov	r2, r0
   12322:	460b      	mov	r3, r1
   12324:	4628      	mov	r0, r5
   12326:	f7fd f87f 	bl	f428 <z_impl_k_sem_take>
	if (res < 0) {
   1232a:	2800      	cmp	r0, #0
   1232c:	db16      	blt.n	1235c <tty_getchar+0x70>
	__asm__ volatile(
   1232e:	f04f 0320 	mov.w	r3, #32
   12332:	f3ef 8111 	mrs	r1, BASEPRI
   12336:	f383 8812 	msr	BASEPRI_MAX, r3
   1233a:	f3bf 8f6f 	isb	sy
	c = tty->rx_ringbuf[tty->rx_get++];
   1233e:	6960      	ldr	r0, [r4, #20]
   12340:	8ba2      	ldrh	r2, [r4, #28]
   12342:	1c53      	adds	r3, r2, #1
   12344:	b29b      	uxth	r3, r3
   12346:	83a3      	strh	r3, [r4, #28]
   12348:	5c80      	ldrb	r0, [r0, r2]
	if (tty->rx_get >= tty->rx_ringbuf_sz) {
   1234a:	69a2      	ldr	r2, [r4, #24]
   1234c:	4293      	cmp	r3, r2
   1234e:	d301      	bcc.n	12354 <tty_getchar+0x68>
		tty->rx_get = 0U;
   12350:	2300      	movs	r3, #0
   12352:	83a3      	strh	r3, [r4, #28]
	__asm__ volatile(
   12354:	f381 8811 	msr	BASEPRI, r1
   12358:	f3bf 8f6f 	isb	sy
}
   1235c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	res = k_sem_take(&tty->rx_sem, SYS_TIMEOUT_MS(tty->rx_timeout));
   1235e:	f04f 32ff 	mov.w	r2, #4294967295
   12362:	4613      	mov	r3, r2
   12364:	e7de      	b.n	12324 <tty_getchar+0x38>

00012366 <tty_read_unbuf>:
{
   12366:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1236a:	b083      	sub	sp, #12
   1236c:	4681      	mov	r9, r0
   1236e:	460e      	mov	r6, r1
   12370:	4615      	mov	r5, r2
	uint32_t timeout = tty->rx_timeout;
   12372:	6a07      	ldr	r7, [r0, #32]
	size_t out_size = 0;
   12374:	f04f 0800 	mov.w	r8, #0
	while (size) {
   12378:	e01a      	b.n	123b0 <tty_read_unbuf+0x4a>
		return -ENOSYS;
   1237a:	f06f 0457 	mvn.w	r4, #87	; 0x57
			if (out_size == 0) {
   1237e:	f1b8 0f00 	cmp.w	r8, #0
   12382:	d003      	beq.n	1238c <tty_read_unbuf+0x26>
	return out_size;
   12384:	4640      	mov	r0, r8
}
   12386:	b003      	add	sp, #12
   12388:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				errno = res;
   1238c:	f000 f9db 	bl	12746 <__errno>
   12390:	6004      	str	r4, [r0, #0]
				return -1;
   12392:	f04f 30ff 	mov.w	r0, #4294967295
   12396:	e7f6      	b.n	12386 <tty_read_unbuf+0x20>
		if (size == 0 ||
   12398:	2d00      	cmp	r5, #0
   1239a:	d0f3      	beq.n	12384 <tty_read_unbuf+0x1e>
   1239c:	f1b7 3fff 	cmp.w	r7, #4294967295
   123a0:	d003      	beq.n	123aa <tty_read_unbuf+0x44>
		    ((timeout != SYS_FOREVER_MS) && timeout-- == 0U)) {
   123a2:	1e7b      	subs	r3, r7, #1
   123a4:	2f00      	cmp	r7, #0
   123a6:	d0ed      	beq.n	12384 <tty_read_unbuf+0x1e>
   123a8:	461f      	mov	r7, r3
		if (res == -1) {
   123aa:	f1b4 3fff 	cmp.w	r4, #4294967295
   123ae:	d018      	beq.n	123e2 <tty_read_unbuf+0x7c>
	while (size) {
   123b0:	2d00      	cmp	r5, #0
   123b2:	d0e7      	beq.n	12384 <tty_read_unbuf+0x1e>
		res = uart_poll_in(tty->uart_dev, &c);
   123b4:	f8d9 0000 	ldr.w	r0, [r9]
	const struct uart_driver_api *api =
   123b8:	6883      	ldr	r3, [r0, #8]
	if (api->poll_in == NULL) {
   123ba:	681b      	ldr	r3, [r3, #0]
   123bc:	2b00      	cmp	r3, #0
   123be:	d0dc      	beq.n	1237a <tty_read_unbuf+0x14>
	return api->poll_in(dev, p_char);
   123c0:	f10d 0107 	add.w	r1, sp, #7
   123c4:	4798      	blx	r3
   123c6:	4604      	mov	r4, r0
		if (res <= -2) {
   123c8:	f1b0 3fff 	cmp.w	r0, #4294967295
   123cc:	dbd7      	blt.n	1237e <tty_read_unbuf+0x18>
		if (res == 0) {
   123ce:	2800      	cmp	r0, #0
   123d0:	d1e2      	bne.n	12398 <tty_read_unbuf+0x32>
			*p++ = c;
   123d2:	f89d 3007 	ldrb.w	r3, [sp, #7]
   123d6:	f806 3b01 	strb.w	r3, [r6], #1
			out_size++;
   123da:	f108 0801 	add.w	r8, r8, #1
			size--;
   123de:	3d01      	subs	r5, #1
   123e0:	e7da      	b.n	12398 <tty_read_unbuf+0x32>
	return z_impl_k_sleep(timeout);
   123e2:	2021      	movs	r0, #33	; 0x21
   123e4:	2100      	movs	r1, #0
   123e6:	f7fd fbdb 	bl	fba0 <z_impl_k_sleep>
   123ea:	e7e1      	b.n	123b0 <tty_read_unbuf+0x4a>

000123ec <tty_irq_input_hook>:
{
   123ec:	b510      	push	{r4, lr}
	int rx_next = tty->rx_put + 1;
   123ee:	8bc2      	ldrh	r2, [r0, #30]
   123f0:	1c53      	adds	r3, r2, #1
	if (rx_next >= tty->rx_ringbuf_sz) {
   123f2:	6984      	ldr	r4, [r0, #24]
   123f4:	429c      	cmp	r4, r3
   123f6:	d800      	bhi.n	123fa <tty_irq_input_hook+0xe>
		rx_next = 0;
   123f8:	2300      	movs	r3, #0
	if (rx_next == tty->rx_get) {
   123fa:	8b84      	ldrh	r4, [r0, #28]
   123fc:	429c      	cmp	r4, r3
   123fe:	d007      	beq.n	12410 <tty_irq_input_hook+0x24>
	tty->rx_ringbuf[tty->rx_put] = c;
   12400:	6944      	ldr	r4, [r0, #20]
   12402:	54a1      	strb	r1, [r4, r2]
	tty->rx_put = rx_next;
   12404:	83c3      	strh	r3, [r0, #30]
	k_sem_give(&tty->rx_sem);
   12406:	3004      	adds	r0, #4
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
   12408:	f7fc ffea 	bl	f3e0 <z_impl_k_sem_give>
}
   1240c:	2001      	movs	r0, #1
   1240e:	bd10      	pop	{r4, pc}
		tty_putchar(tty, '~');
   12410:	217e      	movs	r1, #126	; 0x7e
   12412:	f7ff ff12 	bl	1223a <tty_putchar>
		return 1;
   12416:	e7f9      	b.n	1240c <tty_irq_input_hook+0x20>

00012418 <tty_uart_isr>:
{
   12418:	b530      	push	{r4, r5, lr}
   1241a:	b083      	sub	sp, #12
   1241c:	4604      	mov	r4, r0
   1241e:	460d      	mov	r5, r1
	const struct uart_driver_api *api =
   12420:	6883      	ldr	r3, [r0, #8]
	if (api->irq_update == NULL) {
   12422:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   12424:	b103      	cbz	r3, 12428 <tty_uart_isr+0x10>
	return api->irq_update(dev);
   12426:	4798      	blx	r3
	const struct uart_driver_api *api =
   12428:	68a3      	ldr	r3, [r4, #8]
	if (api->irq_rx_ready == NULL) {
   1242a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   1242c:	b143      	cbz	r3, 12440 <tty_uart_isr+0x28>
	return api->irq_rx_ready(dev);
   1242e:	4620      	mov	r0, r4
   12430:	4798      	blx	r3
	if (uart_irq_rx_ready(dev)) {
   12432:	b180      	cbz	r0, 12456 <tty_uart_isr+0x3e>
   12434:	e004      	b.n	12440 <tty_uart_isr+0x28>
			tty_irq_input_hook(tty, c);
   12436:	f89d 1007 	ldrb.w	r1, [sp, #7]
   1243a:	4628      	mov	r0, r5
   1243c:	f7ff ffd6 	bl	123ec <tty_irq_input_hook>
	const struct uart_driver_api *api =
   12440:	68a3      	ldr	r3, [r4, #8]
	if (api->fifo_read == NULL) {
   12442:	699b      	ldr	r3, [r3, #24]
   12444:	2b00      	cmp	r3, #0
   12446:	d0f6      	beq.n	12436 <tty_uart_isr+0x1e>
	return api->fifo_read(dev, rx_data, size);
   12448:	2201      	movs	r2, #1
   1244a:	f10d 0107 	add.w	r1, sp, #7
   1244e:	4620      	mov	r0, r4
   12450:	4798      	blx	r3
			if (uart_fifo_read(dev, &c, 1) == 0) {
   12452:	2800      	cmp	r0, #0
   12454:	d1ef      	bne.n	12436 <tty_uart_isr+0x1e>
	const struct uart_driver_api *api =
   12456:	68a3      	ldr	r3, [r4, #8]
	if (api->irq_tx_ready == NULL) {
   12458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   1245a:	b113      	cbz	r3, 12462 <tty_uart_isr+0x4a>
	return api->irq_tx_ready(dev);
   1245c:	4620      	mov	r0, r4
   1245e:	4798      	blx	r3
	if (uart_irq_tx_ready(dev)) {
   12460:	b1b8      	cbz	r0, 12492 <tty_uart_isr+0x7a>
		if (tty->tx_get == tty->tx_put) {
   12462:	8fa9      	ldrh	r1, [r5, #60]	; 0x3c
   12464:	8feb      	ldrh	r3, [r5, #62]	; 0x3e
   12466:	4299      	cmp	r1, r3
   12468:	d015      	beq.n	12496 <tty_uart_isr+0x7e>
			uart_fifo_fill(dev, &tty->tx_ringbuf[tty->tx_get++], 1);
   1246a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
   1246c:	1c4a      	adds	r2, r1, #1
   1246e:	87aa      	strh	r2, [r5, #60]	; 0x3c
   12470:	4419      	add	r1, r3
	const struct uart_driver_api *api =
   12472:	68a3      	ldr	r3, [r4, #8]
	if (api->fifo_fill == NULL) {
   12474:	695b      	ldr	r3, [r3, #20]
   12476:	b113      	cbz	r3, 1247e <tty_uart_isr+0x66>
	return api->fifo_fill(dev, tx_data, size);
   12478:	2201      	movs	r2, #1
   1247a:	4620      	mov	r0, r4
   1247c:	4798      	blx	r3
			if (tty->tx_get >= tty->tx_ringbuf_sz) {
   1247e:	8faa      	ldrh	r2, [r5, #60]	; 0x3c
   12480:	6bab      	ldr	r3, [r5, #56]	; 0x38
   12482:	429a      	cmp	r2, r3
   12484:	d301      	bcc.n	1248a <tty_uart_isr+0x72>
				tty->tx_get = 0U;
   12486:	2300      	movs	r3, #0
   12488:	87ab      	strh	r3, [r5, #60]	; 0x3c
			k_sem_give(&tty->tx_sem);
   1248a:	f105 0024 	add.w	r0, r5, #36	; 0x24
   1248e:	f7fc ffa7 	bl	f3e0 <z_impl_k_sem_give>
}
   12492:	b003      	add	sp, #12
   12494:	bd30      	pop	{r4, r5, pc}
	const struct uart_driver_api *api =
   12496:	68a3      	ldr	r3, [r4, #8]
	if (api->irq_tx_disable != NULL) {
   12498:	6a1b      	ldr	r3, [r3, #32]
   1249a:	2b00      	cmp	r3, #0
   1249c:	d0f9      	beq.n	12492 <tty_uart_isr+0x7a>
		api->irq_tx_disable(dev);
   1249e:	4620      	mov	r0, r4
   124a0:	4798      	blx	r3
   124a2:	e7f6      	b.n	12492 <tty_uart_isr+0x7a>

000124a4 <tty_read>:
{
   124a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   124a8:	4607      	mov	r7, r0
   124aa:	460d      	mov	r5, r1
	if (tty->rx_ringbuf_sz == 0U) {
   124ac:	6983      	ldr	r3, [r0, #24]
   124ae:	b17b      	cbz	r3, 124d0 <tty_read+0x2c>
	size_t out_size = 0;
   124b0:	2600      	movs	r6, #0
	while (size--) {
   124b2:	f102 38ff 	add.w	r8, r2, #4294967295
   124b6:	b1ba      	cbz	r2, 124e8 <tty_read+0x44>
		res = tty_getchar(tty);
   124b8:	4638      	mov	r0, r7
   124ba:	f7ff ff17 	bl	122ec <tty_getchar>
		if (res < 0) {
   124be:	1e04      	subs	r4, r0, #0
   124c0:	db0a      	blt.n	124d8 <tty_read+0x34>
		*p++ = (uint8_t)res;
   124c2:	4629      	mov	r1, r5
   124c4:	f801 4b01 	strb.w	r4, [r1], #1
		out_size++;
   124c8:	3601      	adds	r6, #1
		*p++ = (uint8_t)res;
   124ca:	460d      	mov	r5, r1
	while (size--) {
   124cc:	4642      	mov	r2, r8
   124ce:	e7f0      	b.n	124b2 <tty_read+0xe>
		return tty_read_unbuf(tty, buf, size);
   124d0:	f7ff ff49 	bl	12366 <tty_read_unbuf>
   124d4:	4604      	mov	r4, r0
   124d6:	e008      	b.n	124ea <tty_read+0x46>
			if (out_size == 0) {
   124d8:	b10e      	cbz	r6, 124de <tty_read+0x3a>
			return out_size;
   124da:	4634      	mov	r4, r6
   124dc:	e005      	b.n	124ea <tty_read+0x46>
				errno = -res;
   124de:	f000 f932 	bl	12746 <__errno>
   124e2:	4263      	negs	r3, r4
   124e4:	6003      	str	r3, [r0, #0]
				return res;
   124e6:	e000      	b.n	124ea <tty_read+0x46>
	return out_size;
   124e8:	4634      	mov	r4, r6
}
   124ea:	4620      	mov	r0, r4
   124ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000124f0 <tty_set_rx_buf>:

int tty_set_rx_buf(struct tty_serial *tty, void *buf, size_t size)
{
   124f0:	b570      	push	{r4, r5, r6, lr}
   124f2:	4604      	mov	r4, r0
   124f4:	460e      	mov	r6, r1
   124f6:	4615      	mov	r5, r2
	uart_irq_rx_disable(tty->uart_dev);
   124f8:	6800      	ldr	r0, [r0, #0]
	const struct uart_driver_api *api =
   124fa:	6883      	ldr	r3, [r0, #8]
	if (api->irq_rx_disable != NULL) {
   124fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   124fe:	b103      	cbz	r3, 12502 <tty_set_rx_buf+0x12>
		api->irq_rx_disable(dev);
   12500:	4798      	blx	r3

	tty->rx_ringbuf = buf;
   12502:	6166      	str	r6, [r4, #20]
	tty->rx_ringbuf_sz = size;
   12504:	61a5      	str	r5, [r4, #24]

	if (size > 0) {
   12506:	b90d      	cbnz	r5, 1250c <tty_set_rx_buf+0x1c>
		k_sem_init(&tty->rx_sem, 0, K_SEM_MAX_LIMIT);
		uart_irq_rx_enable(tty->uart_dev);
	}

	return 0;
}
   12508:	2000      	movs	r0, #0
   1250a:	bd70      	pop	{r4, r5, r6, pc}
		k_sem_init(&tty->rx_sem, 0, K_SEM_MAX_LIMIT);
   1250c:	1d20      	adds	r0, r4, #4
	return z_impl_k_sem_init(sem, initial_count, limit);
   1250e:	f04f 32ff 	mov.w	r2, #4294967295
   12512:	2100      	movs	r1, #0
   12514:	f003 fbd4 	bl	15cc0 <z_impl_k_sem_init>
		uart_irq_rx_enable(tty->uart_dev);
   12518:	6820      	ldr	r0, [r4, #0]
	const struct uart_driver_api *api =
   1251a:	6883      	ldr	r3, [r0, #8]
	if (api->irq_rx_enable != NULL) {
   1251c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   1251e:	2b00      	cmp	r3, #0
   12520:	d0f2      	beq.n	12508 <tty_set_rx_buf+0x18>
		api->irq_rx_enable(dev);
   12522:	4798      	blx	r3
   12524:	e7f0      	b.n	12508 <tty_set_rx_buf+0x18>

00012526 <tty_set_tx_buf>:

int tty_set_tx_buf(struct tty_serial *tty, void *buf, size_t size)
{
   12526:	b570      	push	{r4, r5, r6, lr}
   12528:	4604      	mov	r4, r0
   1252a:	460e      	mov	r6, r1
   1252c:	4615      	mov	r5, r2
	uart_irq_tx_disable(tty->uart_dev);
   1252e:	6800      	ldr	r0, [r0, #0]
	const struct uart_driver_api *api =
   12530:	6883      	ldr	r3, [r0, #8]
	if (api->irq_tx_disable != NULL) {
   12532:	6a1b      	ldr	r3, [r3, #32]
   12534:	b103      	cbz	r3, 12538 <tty_set_tx_buf+0x12>
		api->irq_tx_disable(dev);
   12536:	4798      	blx	r3

	tty->tx_ringbuf = buf;
   12538:	6366      	str	r6, [r4, #52]	; 0x34
	tty->tx_ringbuf_sz = size;
   1253a:	63a5      	str	r5, [r4, #56]	; 0x38

	k_sem_init(&tty->tx_sem, size - 1, K_SEM_MAX_LIMIT);
   1253c:	f104 0024 	add.w	r0, r4, #36	; 0x24
   12540:	1e69      	subs	r1, r5, #1
   12542:	f04f 32ff 	mov.w	r2, #4294967295
   12546:	f003 fbbb 	bl	15cc0 <z_impl_k_sem_init>
	/* New buffer is initially empty, no need to re-enable interrupts,
	 * it will be done when needed (on first output char).
	 */

	return 0;
}
   1254a:	2000      	movs	r0, #0
   1254c:	bd70      	pop	{r4, r5, r6, pc}

0001254e <z_cpp_init_static>:

void __do_global_ctors_aux(void);
void __do_init_array_aux(void);

void z_cpp_init_static(void)
{
   1254e:	b508      	push	{r3, lr}
	__do_global_ctors_aux();
   12550:	f7f1 fc30 	bl	3db4 <__do_global_ctors_aux>
	__do_init_array_aux();
   12554:	f7f1 fc20 	bl	3d98 <__do_init_array_aux>
}
   12558:	bd08      	pop	{r3, pc}

0001255a <__cxa_atexit>:
{
	ARG_UNUSED(destructor);
	ARG_UNUSED(objptr);
	ARG_UNUSED(dso);
	return 0;
}
   1255a:	2000      	movs	r0, #0
   1255c:	4770      	bx	lr

0001255e <pm_policy_next_state>:
			return pm_min_residency[i];
		}
	}

	LOG_DBG("No suitable power state found!");
	return (struct pm_state_info){PM_STATE_ACTIVE, 0, 0};
   1255e:	2200      	movs	r2, #0
   12560:	6002      	str	r2, [r0, #0]
   12562:	6042      	str	r2, [r0, #4]
   12564:	6082      	str	r2, [r0, #8]
}
   12566:	4770      	bx	lr

00012568 <abort_function>:
{
   12568:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
   1256a:	2000      	movs	r0, #0
   1256c:	f7f1 fb9c 	bl	3ca8 <sys_reboot>

00012570 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
   12570:	b508      	push	{r3, lr}

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
   12572:	f003 fae3 	bl	15b3c <z_fatal_error>
}
   12576:	bd08      	pop	{r3, pc}

00012578 <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
   12578:	b508      	push	{r3, lr}
   1257a:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
   1257c:	6800      	ldr	r0, [r0, #0]
   1257e:	f7ff fff7 	bl	12570 <z_arm_fatal_error>

	memcpy(&esf_copy, esf, offsetof(z_arch_esf_t, extra_info));
	esf_copy.extra_info = (struct __extra_esf_info) { 0 };
	z_arm_fatal_error(reason, &esf_copy);
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
}
   12582:	bd08      	pop	{r3, pc}

00012584 <z_irq_spurious>:
 * called.
 *
 * @return N/A
 */
void z_irq_spurious(const void *unused)
{
   12584:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
   12586:	2100      	movs	r1, #0
   12588:	2001      	movs	r0, #1
   1258a:	f7ff fff1 	bl	12570 <z_arm_fatal_error>
}
   1258e:	bd08      	pop	{r3, pc}

00012590 <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
   12590:	b508      	push	{r3, lr}
	handler();
   12592:	f7f1 fdeb 	bl	416c <z_SysNmiOnReset>
	z_arm_int_exit();
   12596:	f7f1 fee7 	bl	4368 <z_arm_exc_exit>
}
   1259a:	bd08      	pop	{r3, pc}

0001259c <__aeabi_atexit>:
 * @param dso Dynamic Shared Object handle for shared libraries
 *
 * Wrapper for __cxa_atexit()
 */
int __aeabi_atexit(void *objptr, void (*destructor)(void *), void *dso)
{
   1259c:	b508      	push	{r3, lr}
   1259e:	460b      	mov	r3, r1
	return __cxa_atexit(destructor, objptr, dso);
   125a0:	4601      	mov	r1, r0
   125a2:	4618      	mov	r0, r3
   125a4:	f7ff ffd9 	bl	1255a <__cxa_atexit>
}
   125a8:	bd08      	pop	{r3, pc}

000125aa <memory_fault_recoverable>:
}
   125aa:	2000      	movs	r0, #0
   125ac:	4770      	bx	lr

000125ae <debug_monitor>:
	*recoverable = false;
   125ae:	2300      	movs	r3, #0
   125b0:	700b      	strb	r3, [r1, #0]
}
   125b2:	4770      	bx	lr

000125b4 <fault_handle>:
{
   125b4:	b508      	push	{r3, lr}
	*recoverable = false;
   125b6:	2300      	movs	r3, #0
   125b8:	7013      	strb	r3, [r2, #0]
	switch (fault) {
   125ba:	1ecb      	subs	r3, r1, #3
   125bc:	2b09      	cmp	r3, #9
   125be:	d81a      	bhi.n	125f6 <fault_handle+0x42>
   125c0:	e8df f003 	tbb	[pc, r3]
   125c4:	110d0905 	.word	0x110d0905
   125c8:	19191919 	.word	0x19191919
   125cc:	1419      	.short	0x1419
		reason = hard_fault(esf, recoverable);
   125ce:	4611      	mov	r1, r2
   125d0:	f7f1 ff5a 	bl	4488 <hard_fault>
		break;
   125d4:	e010      	b.n	125f8 <fault_handle+0x44>
		reason = mem_manage_fault(esf, 0, recoverable);
   125d6:	2100      	movs	r1, #0
   125d8:	f7f1 ff10 	bl	43fc <mem_manage_fault>
		break;
   125dc:	e00c      	b.n	125f8 <fault_handle+0x44>
		reason = bus_fault(esf, 0, recoverable);
   125de:	2100      	movs	r1, #0
   125e0:	f7f1 fed0 	bl	4384 <bus_fault>
		break;
   125e4:	e008      	b.n	125f8 <fault_handle+0x44>
		reason = usage_fault(esf);
   125e6:	f7f1 fef7 	bl	43d8 <usage_fault>
		break;
   125ea:	e005      	b.n	125f8 <fault_handle+0x44>
		debug_monitor(esf, recoverable);
   125ec:	4611      	mov	r1, r2
   125ee:	f7ff ffde 	bl	125ae <debug_monitor>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
   125f2:	2000      	movs	r0, #0
		break;
   125f4:	e000      	b.n	125f8 <fault_handle+0x44>
	*recoverable = false;
   125f6:	2000      	movs	r0, #0
}
   125f8:	bd08      	pop	{r3, pc}

000125fa <mpu_partition_is_valid>:
		((part->size & (part->size - 1U)) == 0U)
   125fa:	6843      	ldr	r3, [r0, #4]
   125fc:	1e5a      	subs	r2, r3, #1
		&&
   125fe:	4213      	tst	r3, r2
   12600:	d106      	bne.n	12610 <mpu_partition_is_valid+0x16>
		&&
   12602:	2b1f      	cmp	r3, #31
   12604:	d906      	bls.n	12614 <mpu_partition_is_valid+0x1a>
		((part->start & (part->size - 1U)) == 0U);
   12606:	6803      	ldr	r3, [r0, #0]
		&&
   12608:	421a      	tst	r2, r3
   1260a:	d005      	beq.n	12618 <mpu_partition_is_valid+0x1e>
   1260c:	2000      	movs	r0, #0
   1260e:	4770      	bx	lr
   12610:	2000      	movs	r0, #0
   12612:	4770      	bx	lr
   12614:	2000      	movs	r0, #0
   12616:	4770      	bx	lr
   12618:	2001      	movs	r0, #1
}
   1261a:	4770      	bx	lr

0001261c <region_allocate_and_init>:
	if (index > (get_num_regions() - 1U)) {
   1261c:	2807      	cmp	r0, #7
   1261e:	d805      	bhi.n	1262c <region_allocate_and_init+0x10>
{
   12620:	b510      	push	{r4, lr}
   12622:	4604      	mov	r4, r0
	region_init(index, region_conf);
   12624:	f7f2 f888 	bl	4738 <region_init>
	return index;
   12628:	4620      	mov	r0, r4
}
   1262a:	bd10      	pop	{r4, pc}
		return -EINVAL;
   1262c:	f06f 0015 	mvn.w	r0, #21
}
   12630:	4770      	bx	lr

00012632 <mpu_configure_region>:
{
   12632:	b500      	push	{lr}
   12634:	b085      	sub	sp, #20
	region_conf.base = new_region->start;
   12636:	680b      	ldr	r3, [r1, #0]
   12638:	9301      	str	r3, [sp, #4]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
   1263a:	684b      	ldr	r3, [r1, #4]
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
   1263c:	688a      	ldr	r2, [r1, #8]
	if (size <= 32U) {
   1263e:	2b20      	cmp	r3, #32
   12640:	d912      	bls.n	12668 <mpu_configure_region+0x36>
	if (size > (1UL << 31)) {
   12642:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   12646:	d811      	bhi.n	1266c <mpu_configure_region+0x3a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
   12648:	3b01      	subs	r3, #1
   1264a:	fab3 f383 	clz	r3, r3
   1264e:	f1c3 031f 	rsb	r3, r3, #31
   12652:	005b      	lsls	r3, r3, #1
   12654:	f003 033e 	and.w	r3, r3, #62	; 0x3e
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
   12658:	4313      	orrs	r3, r2
   1265a:	9303      	str	r3, [sp, #12]
	return region_allocate_and_init(index,
   1265c:	a901      	add	r1, sp, #4
   1265e:	f7ff ffdd 	bl	1261c <region_allocate_and_init>
}
   12662:	b005      	add	sp, #20
   12664:	f85d fb04 	ldr.w	pc, [sp], #4
		return REGION_32B;
   12668:	2308      	movs	r3, #8
   1266a:	e7f5      	b.n	12658 <mpu_configure_region+0x26>
		return REGION_4G;
   1266c:	233e      	movs	r3, #62	; 0x3e
   1266e:	e7f3      	b.n	12658 <mpu_configure_region+0x26>

00012670 <mpu_configure_regions>:
{
   12670:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   12674:	4680      	mov	r8, r0
   12676:	460f      	mov	r7, r1
   12678:	4699      	mov	r9, r3
	int reg_index = start_reg_index;
   1267a:	4616      	mov	r6, r2
	for (i = 0; i < regions_num; i++) {
   1267c:	2500      	movs	r5, #0
   1267e:	e009      	b.n	12694 <mpu_configure_regions+0x24>
		reg_index = mpu_configure_region(reg_index, &regions[i]);
   12680:	4621      	mov	r1, r4
   12682:	b2f0      	uxtb	r0, r6
   12684:	f7ff ffd5 	bl	12632 <mpu_configure_region>
   12688:	4606      	mov	r6, r0
		if (reg_index == -EINVAL) {
   1268a:	f110 0f16 	cmn.w	r0, #22
   1268e:	d014      	beq.n	126ba <mpu_configure_regions+0x4a>
		reg_index++;
   12690:	3601      	adds	r6, #1
	for (i = 0; i < regions_num; i++) {
   12692:	3501      	adds	r5, #1
   12694:	42bd      	cmp	r5, r7
   12696:	da10      	bge.n	126ba <mpu_configure_regions+0x4a>
		if (regions[i].size == 0U) {
   12698:	eb05 0445 	add.w	r4, r5, r5, lsl #1
   1269c:	eb08 0484 	add.w	r4, r8, r4, lsl #2
   126a0:	6862      	ldr	r2, [r4, #4]
   126a2:	2a00      	cmp	r2, #0
   126a4:	d0f5      	beq.n	12692 <mpu_configure_regions+0x22>
		if (do_sanity_check &&
   126a6:	f1b9 0f00 	cmp.w	r9, #0
   126aa:	d0e9      	beq.n	12680 <mpu_configure_regions+0x10>
				(!mpu_partition_is_valid(&regions[i]))) {
   126ac:	4620      	mov	r0, r4
   126ae:	f7ff ffa4 	bl	125fa <mpu_partition_is_valid>
		if (do_sanity_check &&
   126b2:	2800      	cmp	r0, #0
   126b4:	d1e4      	bne.n	12680 <mpu_configure_regions+0x10>
			return -EINVAL;
   126b6:	f06f 0615 	mvn.w	r6, #21
}
   126ba:	4630      	mov	r0, r6
   126bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

000126c0 <arm_core_mpu_configure_static_mpu_regions>:
{
   126c0:	b508      	push	{r3, lr}
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
   126c2:	f7f2 f849 	bl	4758 <mpu_configure_static_mpu_regions>
}
   126c6:	bd08      	pop	{r3, pc}

000126c8 <arm_core_mpu_configure_dynamic_mpu_regions>:
{
   126c8:	b508      	push	{r3, lr}
	if (mpu_configure_dynamic_mpu_regions(dynamic_regions, regions_num)
   126ca:	f7f2 f84f 	bl	476c <mpu_configure_dynamic_mpu_regions>
}
   126ce:	bd08      	pop	{r3, pc}

000126d0 <malloc_prepare>:
}
   126d0:	2000      	movs	r0, #0
   126d2:	4770      	bx	lr

000126d4 <_stdout_hook_default>:
}
   126d4:	f04f 30ff 	mov.w	r0, #4294967295
   126d8:	4770      	bx	lr

000126da <_stdin_hook_default>:
}
   126da:	2000      	movs	r0, #0
   126dc:	4770      	bx	lr

000126de <_read>:
{
   126de:	b508      	push	{r3, lr}
   126e0:	4608      	mov	r0, r1
   126e2:	4611      	mov	r1, r2
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&buf, *(uintptr_t *)&nbytes, K_SYSCALL_ZEPHYR_READ_STDIN);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_read_stdin(buf, nbytes);
   126e4:	f7f2 f894 	bl	4810 <z_impl_zephyr_read_stdin>
}
   126e8:	bd08      	pop	{r3, pc}

000126ea <_write>:
{
   126ea:	b508      	push	{r3, lr}
   126ec:	4608      	mov	r0, r1
   126ee:	4611      	mov	r1, r2
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&buf, *(uintptr_t *)&nbytes, K_SYSCALL_ZEPHYR_WRITE_STDOUT);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_write_stdout(buf, nbytes);
   126f0:	f7f2 f8a4 	bl	483c <z_impl_zephyr_write_stdout>
}
   126f4:	bd08      	pop	{r3, pc}

000126f6 <_close>:
}
   126f6:	f04f 30ff 	mov.w	r0, #4294967295
   126fa:	4770      	bx	lr

000126fc <_lseek>:
}
   126fc:	2000      	movs	r0, #0
   126fe:	4770      	bx	lr

00012700 <_isatty>:
}
   12700:	2802      	cmp	r0, #2
   12702:	bfcc      	ite	gt
   12704:	2000      	movgt	r0, #0
   12706:	2001      	movle	r0, #1
   12708:	4770      	bx	lr

0001270a <_kill>:
}
   1270a:	2000      	movs	r0, #0
   1270c:	4770      	bx	lr

0001270e <_getpid>:
}
   1270e:	2000      	movs	r0, #0
   12710:	4770      	bx	lr

00012712 <_fstat>:
	st->st_mode = S_IFCHR;
   12712:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   12716:	604b      	str	r3, [r1, #4]
}
   12718:	2000      	movs	r0, #0
   1271a:	4770      	bx	lr

0001271c <__retarget_lock_init_recursive>:
	k_sem_init((struct k_sem *)*lock, 1, 1);
}

/* Create a new dynamic recursive lock */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
   1271c:	b510      	push	{r4, lr}
   1271e:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(lock != NULL);

	/* Allocate mutex object */
#ifndef CONFIG_USERSPACE
	*lock = malloc(sizeof(struct k_mutex));
   12720:	2014      	movs	r0, #20
   12722:	f7fe f879 	bl	10818 <malloc>
   12726:	6020      	str	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
   12728:	f003 fac3 	bl	15cb2 <z_impl_k_mutex_init>
	*lock = k_object_alloc(K_OBJ_MUTEX);
#endif /* !CONFIG_USERSPACE */
	__ASSERT(*lock != NULL, "recursive lock allocation failed");

	k_mutex_init((struct k_mutex *)*lock);
}
   1272c:	bd10      	pop	{r4, pc}

0001272e <__retarget_lock_acquire_recursive>:
	k_sem_take((struct k_sem *)lock, K_FOREVER);
}

/* Acquiure recursive lock */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
   1272e:	b508      	push	{r3, lr}
	return z_impl_k_mutex_lock(mutex, timeout);
   12730:	f04f 32ff 	mov.w	r2, #4294967295
   12734:	f04f 33ff 	mov.w	r3, #4294967295
   12738:	f7fc fd84 	bl	f244 <z_impl_k_mutex_lock>
	__ASSERT_NO_MSG(lock != NULL);
	k_mutex_lock((struct k_mutex *)lock, K_FOREVER);
}
   1273c:	bd08      	pop	{r3, pc}

0001273e <__retarget_lock_release_recursive>:
	k_sem_give((struct k_sem *)lock);
}

/* Release recursive lock */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
   1273e:	b508      	push	{r3, lr}
	return z_impl_k_mutex_unlock(mutex);
   12740:	f7fc fe0a 	bl	f358 <z_impl_k_mutex_unlock>
	__ASSERT_NO_MSG(lock != NULL);
	k_mutex_unlock((struct k_mutex *)lock);
}
   12744:	bd08      	pop	{r3, pc}

00012746 <__errno>:
#endif /* CONFIG_MULTITHREADING */

__weak int *__errno(void)
{
   12746:	b508      	push	{r3, lr}
		/* coverity[OVERRUN] */
		return (int *) arch_syscall_invoke0(K_SYSCALL_Z_ERRNO);
	}
#endif
	compiler_barrier();
	return z_impl_z_errno();
   12748:	f7fc fb46 	bl	edd8 <z_impl_z_errno>
	return z_errno();
}
   1274c:	bd08      	pop	{r3, pc}

0001274e <nordicsemi_nrf52_init>:
	__asm__ volatile(
   1274e:	f04f 0220 	mov.w	r2, #32
   12752:	f3ef 8311 	mrs	r3, BASEPRI
   12756:	f382 8812 	msr	BASEPRI_MAX, r2
   1275a:	f3bf 8f6f 	isb	sy
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
   1275e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
   12762:	2101      	movs	r1, #1
   12764:	f8c2 1578 	str.w	r1, [r2, #1400]	; 0x578
	__asm__ volatile(
   12768:	f383 8811 	msr	BASEPRI, r3
   1276c:	f3bf 8f6f 	isb	sy
}
   12770:	2000      	movs	r0, #0
   12772:	4770      	bx	lr

00012774 <pm_power_state_set>:
#include <logging/log.h>
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);

/* Invoke Low Power/System Off specific Tasks */
__weak void pm_power_state_set(struct pm_state_info info)
{
   12774:	b084      	sub	sp, #16
   12776:	ab04      	add	r3, sp, #16
   12778:	e903 0007 	stmdb	r3, {r0, r1, r2}
	switch (info.state) {
   1277c:	f89d 3004 	ldrb.w	r3, [sp, #4]
   12780:	2b06      	cmp	r3, #6
   12782:	d001      	beq.n	12788 <pm_power_state_set+0x14>
		break;
	default:
		LOG_DBG("Unsupported power state %u", info.state);
		break;
	}
}
   12784:	b004      	add	sp, #16
   12786:	4770      	bx	lr
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
   12788:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1278c:	2201      	movs	r2, #1
   1278e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
   12792:	f3bf 8f4f 	dsb	sy
        __WFE();
   12796:	bf20      	wfe
    while (true)
   12798:	e7fd      	b.n	12796 <pm_power_state_set+0x22>

0001279a <pm_power_state_exit_post_ops>:

/* Handle SOC specific activity after Low Power Mode Exit */
__weak void pm_power_state_exit_post_ops(struct pm_state_info info)
{
   1279a:	b084      	sub	sp, #16
   1279c:	ab04      	add	r3, sp, #16
   1279e:	e903 0007 	stmdb	r3, {r0, r1, r2}
   127a2:	2300      	movs	r3, #0
   127a4:	f383 8811 	msr	BASEPRI, r3
   127a8:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
   127ac:	b004      	add	sp, #16
   127ae:	4770      	bx	lr

000127b0 <get_sub_data>:
	struct nrf_clock_control_data *data = dev->data;
   127b0:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
   127b2:	eb01 0141 	add.w	r1, r1, r1, lsl #1
   127b6:	0089      	lsls	r1, r1, #2
   127b8:	3140      	adds	r1, #64	; 0x40
}
   127ba:	4408      	add	r0, r1
   127bc:	4770      	bx	lr

000127be <get_sub_config>:
	const struct nrf_clock_control_config *config =
   127be:	6840      	ldr	r0, [r0, #4]
}
   127c0:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
   127c4:	4770      	bx	lr

000127c6 <get_onoff_manager>:
	struct nrf_clock_control_data *data = dev->data;
   127c6:	6900      	ldr	r0, [r0, #16]
}
   127c8:	eb00 1041 	add.w	r0, r0, r1, lsl #5
   127cc:	4770      	bx	lr

000127ce <get_status>:
{
   127ce:	b508      	push	{r3, lr}
	return GET_STATUS(get_sub_data(dev, type)->flags);
   127d0:	b2c9      	uxtb	r1, r1
   127d2:	f7ff ffed 	bl	127b0 <get_sub_data>
   127d6:	6880      	ldr	r0, [r0, #8]
}
   127d8:	f000 0007 	and.w	r0, r0, #7
   127dc:	bd08      	pop	{r3, pc}

000127de <set_off_state>:
	__asm__ volatile(
   127de:	f04f 0320 	mov.w	r3, #32
   127e2:	f3ef 8211 	mrs	r2, BASEPRI
   127e6:	f383 8812 	msr	BASEPRI_MAX, r3
   127ea:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
   127ee:	6803      	ldr	r3, [r0, #0]
	if ((current_ctx != 0) && (current_ctx != ctx)) {
   127f0:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
   127f4:	d001      	beq.n	127fa <set_off_state+0x1c>
   127f6:	428b      	cmp	r3, r1
   127f8:	d107      	bne.n	1280a <set_off_state+0x2c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
   127fa:	2301      	movs	r3, #1
   127fc:	6003      	str	r3, [r0, #0]
	int err = 0;
   127fe:	2000      	movs	r0, #0
	__asm__ volatile(
   12800:	f382 8811 	msr	BASEPRI, r2
   12804:	f3bf 8f6f 	isb	sy
}
   12808:	4770      	bx	lr
		err = -EPERM;
   1280a:	f04f 30ff 	mov.w	r0, #4294967295
   1280e:	e7f7      	b.n	12800 <set_off_state+0x22>

00012810 <set_starting_state>:
{
   12810:	b410      	push	{r4}
	__asm__ volatile(
   12812:	f04f 0320 	mov.w	r3, #32
   12816:	f3ef 8211 	mrs	r2, BASEPRI
   1281a:	f383 8812 	msr	BASEPRI_MAX, r3
   1281e:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
   12822:	6803      	ldr	r3, [r0, #0]
   12824:	f003 04c0 	and.w	r4, r3, #192	; 0xc0
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
   12828:	f003 0307 	and.w	r3, r3, #7
   1282c:	2b01      	cmp	r3, #1
   1282e:	d009      	beq.n	12844 <set_starting_state+0x34>
	} else if (current_ctx != ctx) {
   12830:	428c      	cmp	r4, r1
   12832:	d00a      	beq.n	1284a <set_starting_state+0x3a>
		err = -EPERM;
   12834:	f04f 30ff 	mov.w	r0, #4294967295
	__asm__ volatile(
   12838:	f382 8811 	msr	BASEPRI, r2
   1283c:	f3bf 8f6f 	isb	sy
}
   12840:	bc10      	pop	{r4}
   12842:	4770      	bx	lr
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
   12844:	6001      	str	r1, [r0, #0]
	int err = 0;
   12846:	2000      	movs	r0, #0
   12848:	e7f6      	b.n	12838 <set_starting_state+0x28>
		err = -EALREADY;
   1284a:	f06f 0077 	mvn.w	r0, #119	; 0x77
   1284e:	e7f3      	b.n	12838 <set_starting_state+0x28>

00012850 <set_on_state>:
	__asm__ volatile(
   12850:	f04f 0320 	mov.w	r3, #32
   12854:	f3ef 8211 	mrs	r2, BASEPRI
   12858:	f383 8812 	msr	BASEPRI_MAX, r3
   1285c:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
   12860:	6803      	ldr	r3, [r0, #0]
   12862:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   12866:	f043 0302 	orr.w	r3, r3, #2
   1286a:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
   1286c:	f382 8811 	msr	BASEPRI, r2
   12870:	f3bf 8f6f 	isb	sy
}
   12874:	4770      	bx	lr

00012876 <clkstarted_handle>:
{
   12876:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12878:	4606      	mov	r6, r0
   1287a:	460c      	mov	r4, r1
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
   1287c:	f7ff ff98 	bl	127b0 <get_sub_data>
	clock_control_cb_t callback = sub_data->cb;
   12880:	6805      	ldr	r5, [r0, #0]
	void *user_data = sub_data->user_data;
   12882:	6847      	ldr	r7, [r0, #4]
	sub_data->cb = NULL;
   12884:	2300      	movs	r3, #0
   12886:	f840 3b08 	str.w	r3, [r0], #8
	set_on_state(&sub_data->flags);
   1288a:	f7ff ffe1 	bl	12850 <set_on_state>
	if (callback) {
   1288e:	b11d      	cbz	r5, 12898 <clkstarted_handle+0x22>
		callback(dev, (clock_control_subsys_t)type, user_data);
   12890:	463a      	mov	r2, r7
   12892:	4621      	mov	r1, r4
   12894:	4630      	mov	r0, r6
   12896:	47a8      	blx	r5
}
   12898:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0001289a <stop>:
{
   1289a:	b570      	push	{r4, r5, r6, lr}
   1289c:	4606      	mov	r6, r0
   1289e:	4615      	mov	r5, r2
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
   128a0:	b2cc      	uxtb	r4, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
   128a2:	4621      	mov	r1, r4
   128a4:	f7ff ff84 	bl	127b0 <get_sub_data>
	err = set_off_state(&subdata->flags, ctx);
   128a8:	4629      	mov	r1, r5
   128aa:	3008      	adds	r0, #8
   128ac:	f7ff ff97 	bl	127de <set_off_state>
	if (err < 0) {
   128b0:	2800      	cmp	r0, #0
   128b2:	db06      	blt.n	128c2 <stop+0x28>
	get_sub_config(dev, type)->stop();
   128b4:	4621      	mov	r1, r4
   128b6:	4630      	mov	r0, r6
   128b8:	f7ff ff81 	bl	127be <get_sub_config>
   128bc:	6843      	ldr	r3, [r0, #4]
   128be:	4798      	blx	r3
	return 0;
   128c0:	2000      	movs	r0, #0
}
   128c2:	bd70      	pop	{r4, r5, r6, pc}

000128c4 <api_stop>:
{
   128c4:	b508      	push	{r3, lr}
	return stop(dev, subsys, CTX_API);
   128c6:	2280      	movs	r2, #128	; 0x80
   128c8:	f7ff ffe7 	bl	1289a <stop>
}
   128cc:	bd08      	pop	{r3, pc}

000128ce <async_start>:
{
   128ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   128d2:	4606      	mov	r6, r0
   128d4:	4690      	mov	r8, r2
   128d6:	461f      	mov	r7, r3
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
   128d8:	b2cd      	uxtb	r5, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
   128da:	4629      	mov	r1, r5
   128dc:	f7ff ff68 	bl	127b0 <get_sub_data>
   128e0:	4604      	mov	r4, r0
	err = set_starting_state(&subdata->flags, ctx);
   128e2:	9906      	ldr	r1, [sp, #24]
   128e4:	3008      	adds	r0, #8
   128e6:	f7ff ff93 	bl	12810 <set_starting_state>
	if (err < 0) {
   128ea:	2800      	cmp	r0, #0
   128ec:	db09      	blt.n	12902 <async_start+0x34>
	subdata->cb = cb;
   128ee:	f8c4 8000 	str.w	r8, [r4]
	subdata->user_data = user_data;
   128f2:	6067      	str	r7, [r4, #4]
	 get_sub_config(dev, type)->start();
   128f4:	4629      	mov	r1, r5
   128f6:	4630      	mov	r0, r6
   128f8:	f7ff ff61 	bl	127be <get_sub_config>
   128fc:	6803      	ldr	r3, [r0, #0]
   128fe:	4798      	blx	r3
	return 0;
   12900:	2000      	movs	r0, #0
}
   12902:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00012906 <api_start>:
{
   12906:	b510      	push	{r4, lr}
   12908:	b082      	sub	sp, #8
	return async_start(dev, subsys, cb, user_data, CTX_API);
   1290a:	2480      	movs	r4, #128	; 0x80
   1290c:	9400      	str	r4, [sp, #0]
   1290e:	f7ff ffde 	bl	128ce <async_start>
}
   12912:	b002      	add	sp, #8
   12914:	bd10      	pop	{r4, pc}

00012916 <onoff_started_callback>:
{
   12916:	b510      	push	{r4, lr}
   12918:	4614      	mov	r4, r2
	struct onoff_manager *mgr = get_onoff_manager(dev, type);
   1291a:	b2c9      	uxtb	r1, r1
   1291c:	f7ff ff53 	bl	127c6 <get_onoff_manager>
	notify(mgr, 0);
   12920:	2100      	movs	r1, #0
   12922:	47a0      	blx	r4
}
   12924:	bd10      	pop	{r4, pc}

00012926 <hfclk_start>:
{
   12926:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
   12928:	2001      	movs	r0, #1
   1292a:	f7f3 fa23 	bl	5d74 <nrfx_clock_start>
}
   1292e:	bd08      	pop	{r3, pc}

00012930 <lfclk_start>:
{
   12930:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
   12932:	2000      	movs	r0, #0
   12934:	f7f3 fa1e 	bl	5d74 <nrfx_clock_start>
}
   12938:	bd08      	pop	{r3, pc}

0001293a <hfclk_stop>:
{
   1293a:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
   1293c:	2001      	movs	r0, #1
   1293e:	f7f3 fa51 	bl	5de4 <nrfx_clock_stop>
}
   12942:	bd08      	pop	{r3, pc}

00012944 <lfclk_stop>:
{
   12944:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
   12946:	2000      	movs	r0, #0
   12948:	f7f3 fa4c 	bl	5de4 <nrfx_clock_stop>
}
   1294c:	bd08      	pop	{r3, pc}

0001294e <blocking_start_callback>:
{
   1294e:	b508      	push	{r3, lr}
   12950:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
   12952:	f7fc fd45 	bl	f3e0 <z_impl_k_sem_give>
}
   12956:	bd08      	pop	{r3, pc}

00012958 <debug_hook_out_nop>:
}
   12958:	2000      	movs	r0, #0
   1295a:	4770      	bx	lr

0001295c <gpio_nrfx_port_get_raw>:
	return port->config;
   1295c:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   1295e:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
   12960:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
   12964:	600b      	str	r3, [r1, #0]
}
   12966:	2000      	movs	r0, #0
   12968:	4770      	bx	lr

0001296a <gpio_nrfx_port_set_masked_raw>:
	return port->config;
   1296a:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   1296c:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
   1296e:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
   12972:	4042      	eors	r2, r0
   12974:	400a      	ands	r2, r1
   12976:	4042      	eors	r2, r0
    p_reg->OUT = value;
   12978:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
   1297c:	2000      	movs	r0, #0
   1297e:	4770      	bx	lr

00012980 <gpio_nrfx_port_set_bits_raw>:
	return port->config;
   12980:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   12982:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTSET = set_mask;
   12984:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
}
   12988:	2000      	movs	r0, #0
   1298a:	4770      	bx	lr

0001298c <gpio_nrfx_port_clear_bits_raw>:
	return port->config;
   1298c:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   1298e:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTCLR = clr_mask;
   12990:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
}
   12994:	2000      	movs	r0, #0
   12996:	4770      	bx	lr

00012998 <gpio_nrfx_port_toggle_bits>:
	return port->config;
   12998:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   1299a:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
   1299c:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
   129a0:	404b      	eors	r3, r1
    p_reg->OUT = value;
   129a2:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
   129a6:	2000      	movs	r0, #0
   129a8:	4770      	bx	lr

000129aa <gpio_nrfx_manage_callback>:
{
   129aa:	b470      	push	{r4, r5, r6}
	return port->data;
   129ac:	6900      	ldr	r0, [r0, #16]
	return gpio_manage_callback(&get_port_data(port)->callbacks,
   129ae:	1d05      	adds	r5, r0, #4
	return list->head;
   129b0:	6843      	ldr	r3, [r0, #4]
	if (!sys_slist_is_empty(callbacks)) {
   129b2:	b1db      	cbz	r3, 129ec <gpio_nrfx_manage_callback+0x42>
		if (!sys_slist_find_and_remove(callbacks, &callback->node)) {
   129b4:	460e      	mov	r6, r1
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   129b6:	2400      	movs	r4, #0
   129b8:	e00a      	b.n	129d0 <gpio_nrfx_manage_callback+0x26>
	return node->next;
   129ba:	680b      	ldr	r3, [r1, #0]
	list->head = node;
   129bc:	6043      	str	r3, [r0, #4]
	return list->tail;
   129be:	686c      	ldr	r4, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
   129c0:	42a1      	cmp	r1, r4
   129c2:	d10f      	bne.n	129e4 <gpio_nrfx_manage_callback+0x3a>
	list->tail = node;
   129c4:	606b      	str	r3, [r5, #4]
}
   129c6:	e00d      	b.n	129e4 <gpio_nrfx_manage_callback+0x3a>
	list->tail = node;
   129c8:	606c      	str	r4, [r5, #4]
}
   129ca:	e00b      	b.n	129e4 <gpio_nrfx_manage_callback+0x3a>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   129cc:	461c      	mov	r4, r3
   129ce:	681b      	ldr	r3, [r3, #0]
   129d0:	b15b      	cbz	r3, 129ea <gpio_nrfx_manage_callback+0x40>
   129d2:	429e      	cmp	r6, r3
   129d4:	d1fa      	bne.n	129cc <gpio_nrfx_manage_callback+0x22>
Z_GENLIST_REMOVE(slist, snode)
   129d6:	2c00      	cmp	r4, #0
   129d8:	d0ef      	beq.n	129ba <gpio_nrfx_manage_callback+0x10>
	return node->next;
   129da:	680b      	ldr	r3, [r1, #0]
	parent->next = child;
   129dc:	6023      	str	r3, [r4, #0]
	return list->tail;
   129de:	686b      	ldr	r3, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
   129e0:	4299      	cmp	r1, r3
   129e2:	d0f1      	beq.n	129c8 <gpio_nrfx_manage_callback+0x1e>
	parent->next = child;
   129e4:	2300      	movs	r3, #0
   129e6:	600b      	str	r3, [r1, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   129e8:	e000      	b.n	129ec <gpio_nrfx_manage_callback+0x42>
			if (!set) {
   129ea:	b152      	cbz	r2, 12a02 <gpio_nrfx_manage_callback+0x58>
	if (set) {
   129ec:	b162      	cbz	r2, 12a08 <gpio_nrfx_manage_callback+0x5e>
	return list->head;
   129ee:	6843      	ldr	r3, [r0, #4]
	parent->next = child;
   129f0:	600b      	str	r3, [r1, #0]
	list->head = node;
   129f2:	6041      	str	r1, [r0, #4]
	return list->tail;
   129f4:	686b      	ldr	r3, [r5, #4]
Z_GENLIST_PREPEND(slist, snode)
   129f6:	b10b      	cbz	r3, 129fc <gpio_nrfx_manage_callback+0x52>
	return 0;
   129f8:	2000      	movs	r0, #0
   129fa:	e006      	b.n	12a0a <gpio_nrfx_manage_callback+0x60>
	list->tail = node;
   129fc:	6069      	str	r1, [r5, #4]
   129fe:	2000      	movs	r0, #0
}
   12a00:	e003      	b.n	12a0a <gpio_nrfx_manage_callback+0x60>
				return -EINVAL;
   12a02:	f06f 0015 	mvn.w	r0, #21
   12a06:	e000      	b.n	12a0a <gpio_nrfx_manage_callback+0x60>
	return 0;
   12a08:	2000      	movs	r0, #0
}
   12a0a:	bc70      	pop	{r4, r5, r6}
   12a0c:	4770      	bx	lr

00012a0e <endtx_isr>:
	return dev->config;
   12a0e:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12a10:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
   12a12:	f04f 0120 	mov.w	r1, #32
   12a16:	f3ef 8211 	mrs	r2, BASEPRI
   12a1a:	f381 8812 	msr	BASEPRI_MAX, r1
   12a1e:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   12a22:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
   12a26:	b131      	cbz	r1, 12a36 <endtx_isr+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   12a28:	2100      	movs	r1, #0
   12a2a:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
   12a2e:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   12a32:	2101      	movs	r1, #1
   12a34:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
   12a36:	f382 8811 	msr	BASEPRI, r2
   12a3a:	f3bf 8f6f 	isb	sy
}
   12a3e:	4770      	bx	lr

00012a40 <uarte_nrfx_isr_int>:
{
   12a40:	b538      	push	{r3, r4, r5, lr}
   12a42:	4604      	mov	r4, r0
	return dev->config;
   12a44:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12a46:	681d      	ldr	r5, [r3, #0]
    return p_reg->INTENSET & mask;
   12a48:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
   12a4c:	f413 7f80 	tst.w	r3, #256	; 0x100
   12a50:	d003      	beq.n	12a5a <uarte_nrfx_isr_int+0x1a>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   12a52:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
   12a56:	2b00      	cmp	r3, #0
   12a58:	d139      	bne.n	12ace <uarte_nrfx_isr_int+0x8e>
	return dev->config;
   12a5a:	6863      	ldr	r3, [r4, #4]
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
   12a5c:	685b      	ldr	r3, [r3, #4]
   12a5e:	f013 0f10 	tst.w	r3, #16
   12a62:	d01a      	beq.n	12a9a <uarte_nrfx_isr_int+0x5a>
	__asm__ volatile(
   12a64:	f04f 0320 	mov.w	r3, #32
   12a68:	f3ef 8211 	mrs	r2, BASEPRI
   12a6c:	f383 8812 	msr	BASEPRI_MAX, r3
   12a70:	f3bf 8f6f 	isb	sy
   12a74:	f8d5 3158 	ldr.w	r3, [r5, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
   12a78:	b113      	cbz	r3, 12a80 <uarte_nrfx_isr_int+0x40>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
   12a7a:	2300      	movs	r3, #0
   12a7c:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
	return dev->data;
   12a80:	6923      	ldr	r3, [r4, #16]
		if (!data->int_driven || data->int_driven->fifo_fill_lock == 0)
   12a82:	68db      	ldr	r3, [r3, #12]
   12a84:	b10b      	cbz	r3, 12a8a <uarte_nrfx_isr_int+0x4a>
   12a86:	691b      	ldr	r3, [r3, #16]
   12a88:	b91b      	cbnz	r3, 12a92 <uarte_nrfx_isr_int+0x52>
    p_reg->INTENCLR = mask;
   12a8a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
   12a8e:	f8c5 3308 	str.w	r3, [r5, #776]	; 0x308
	__asm__ volatile(
   12a92:	f382 8811 	msr	BASEPRI, r2
   12a96:	f3bf 8f6f 	isb	sy
	return dev->data;
   12a9a:	6923      	ldr	r3, [r4, #16]
	if (!data->int_driven) {
   12a9c:	68da      	ldr	r2, [r3, #12]
   12a9e:	b1aa      	cbz	r2, 12acc <uarte_nrfx_isr_int+0x8c>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   12aa0:	f8d5 1158 	ldr.w	r1, [r5, #344]	; 0x158
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
   12aa4:	b121      	cbz	r1, 12ab0 <uarte_nrfx_isr_int+0x70>
		data->int_driven->fifo_fill_lock = 0;
   12aa6:	2100      	movs	r1, #0
   12aa8:	6111      	str	r1, [r2, #16]
		if (data->int_driven->disable_tx_irq) {
   12aaa:	68da      	ldr	r2, [r3, #12]
   12aac:	7b92      	ldrb	r2, [r2, #14]
   12aae:	b98a      	cbnz	r2, 12ad4 <uarte_nrfx_isr_int+0x94>
   12ab0:	f8d5 2124 	ldr.w	r2, [r5, #292]	; 0x124
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ERROR)) {
   12ab4:	b122      	cbz	r2, 12ac0 <uarte_nrfx_isr_int+0x80>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   12ab6:	2200      	movs	r2, #0
   12ab8:	f8c5 2124 	str.w	r2, [r5, #292]	; 0x124
   12abc:	f8d5 2124 	ldr.w	r2, [r5, #292]	; 0x124
	if (data->int_driven->cb) {
   12ac0:	68da      	ldr	r2, [r3, #12]
   12ac2:	6813      	ldr	r3, [r2, #0]
   12ac4:	b113      	cbz	r3, 12acc <uarte_nrfx_isr_int+0x8c>
		data->int_driven->cb(dev, data->int_driven->cb_data);
   12ac6:	6851      	ldr	r1, [r2, #4]
   12ac8:	4620      	mov	r0, r4
   12aca:	4798      	blx	r3
}
   12acc:	bd38      	pop	{r3, r4, r5, pc}
		endtx_isr(dev);
   12ace:	f7ff ff9e 	bl	12a0e <endtx_isr>
   12ad2:	e7c2      	b.n	12a5a <uarte_nrfx_isr_int+0x1a>
    p_reg->INTENCLR = mask;
   12ad4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   12ad8:	f8c5 2308 	str.w	r2, [r5, #776]	; 0x308
			data->int_driven->disable_tx_irq = false;
   12adc:	68db      	ldr	r3, [r3, #12]
   12ade:	7399      	strb	r1, [r3, #14]
			return;
   12ae0:	e7f4      	b.n	12acc <uarte_nrfx_isr_int+0x8c>

00012ae2 <uarte_nrfx_configure>:
{
   12ae2:	b570      	push	{r4, r5, r6, lr}
   12ae4:	b082      	sub	sp, #8
   12ae6:	4605      	mov	r5, r0
   12ae8:	460c      	mov	r4, r1
	switch (cfg->stop_bits) {
   12aea:	794b      	ldrb	r3, [r1, #5]
   12aec:	2b01      	cmp	r3, #1
   12aee:	d006      	beq.n	12afe <uarte_nrfx_configure+0x1c>
   12af0:	2b03      	cmp	r3, #3
   12af2:	d011      	beq.n	12b18 <uarte_nrfx_configure+0x36>
   12af4:	f06f 0385 	mvn.w	r3, #133	; 0x85
}
   12af8:	4618      	mov	r0, r3
   12afa:	b002      	add	sp, #8
   12afc:	bd70      	pop	{r4, r5, r6, pc}
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
   12afe:	2300      	movs	r3, #0
   12b00:	f88d 3006 	strb.w	r3, [sp, #6]
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
   12b04:	79a3      	ldrb	r3, [r4, #6]
   12b06:	2b03      	cmp	r3, #3
   12b08:	d140      	bne.n	12b8c <uarte_nrfx_configure+0xaa>
	switch (cfg->flow_ctrl) {
   12b0a:	79e3      	ldrb	r3, [r4, #7]
   12b0c:	b143      	cbz	r3, 12b20 <uarte_nrfx_configure+0x3e>
   12b0e:	2b01      	cmp	r3, #1
   12b10:	d010      	beq.n	12b34 <uarte_nrfx_configure+0x52>
   12b12:	f06f 0385 	mvn.w	r3, #133	; 0x85
   12b16:	e7ef      	b.n	12af8 <uarte_nrfx_configure+0x16>
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
   12b18:	2310      	movs	r3, #16
   12b1a:	f88d 3006 	strb.w	r3, [sp, #6]
		break;
   12b1e:	e7f1      	b.n	12b04 <uarte_nrfx_configure+0x22>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
   12b20:	2300      	movs	r3, #0
   12b22:	f88d 3004 	strb.w	r3, [sp, #4]
	switch (cfg->parity) {
   12b26:	7923      	ldrb	r3, [r4, #4]
   12b28:	b183      	cbz	r3, 12b4c <uarte_nrfx_configure+0x6a>
   12b2a:	2b02      	cmp	r3, #2
   12b2c:	d02a      	beq.n	12b84 <uarte_nrfx_configure+0xa2>
   12b2e:	f06f 0385 	mvn.w	r3, #133	; 0x85
   12b32:	e7e1      	b.n	12af8 <uarte_nrfx_configure+0x16>
	return dev->config;
   12b34:	686b      	ldr	r3, [r5, #4]
		if (IS_HWFC_PINS_USED(get_dev_config(dev)->flags)) {
   12b36:	685b      	ldr	r3, [r3, #4]
   12b38:	f003 0201 	and.w	r2, r3, #1
   12b3c:	f003 0302 	and.w	r3, r3, #2
   12b40:	4313      	orrs	r3, r2
   12b42:	d026      	beq.n	12b92 <uarte_nrfx_configure+0xb0>
			uarte_cfg.hwfc = NRF_UARTE_HWFC_ENABLED;
   12b44:	2301      	movs	r3, #1
   12b46:	f88d 3004 	strb.w	r3, [sp, #4]
		break;
   12b4a:	e7ec      	b.n	12b26 <uarte_nrfx_configure+0x44>
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
   12b4c:	2300      	movs	r3, #0
   12b4e:	f88d 3005 	strb.w	r3, [sp, #5]
	if (baudrate_set(dev, cfg->baudrate) != 0) {
   12b52:	6821      	ldr	r1, [r4, #0]
   12b54:	4628      	mov	r0, r5
   12b56:	f7f2 fb75 	bl	5244 <baudrate_set>
   12b5a:	4603      	mov	r3, r0
   12b5c:	b9e0      	cbnz	r0, 12b98 <uarte_nrfx_configure+0xb6>
	return dev->config;
   12b5e:	686a      	ldr	r2, [r5, #4]
	return config->uarte_regs;
   12b60:	6810      	ldr	r0, [r2, #0]
    p_reg->CONFIG = (uint32_t)p_cfg->parity
   12b62:	f89d 1005 	ldrb.w	r1, [sp, #5]
                    | (uint32_t)p_cfg->stop
   12b66:	f89d 6006 	ldrb.w	r6, [sp, #6]
                    | (uint32_t)p_cfg->hwfc;
   12b6a:	f89d 2004 	ldrb.w	r2, [sp, #4]
   12b6e:	4331      	orrs	r1, r6
   12b70:	430a      	orrs	r2, r1
    p_reg->CONFIG = (uint32_t)p_cfg->parity
   12b72:	f8c0 256c 	str.w	r2, [r0, #1388]	; 0x56c
	return dev->data;
   12b76:	692a      	ldr	r2, [r5, #16]
	get_dev_data(dev)->uart_config = *cfg;
   12b78:	3204      	adds	r2, #4
   12b7a:	e894 0003 	ldmia.w	r4, {r0, r1}
   12b7e:	e882 0003 	stmia.w	r2, {r0, r1}
	return 0;
   12b82:	e7b9      	b.n	12af8 <uarte_nrfx_configure+0x16>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
   12b84:	230e      	movs	r3, #14
   12b86:	f88d 3005 	strb.w	r3, [sp, #5]
		break;
   12b8a:	e7e2      	b.n	12b52 <uarte_nrfx_configure+0x70>
		return -ENOTSUP;
   12b8c:	f06f 0385 	mvn.w	r3, #133	; 0x85
   12b90:	e7b2      	b.n	12af8 <uarte_nrfx_configure+0x16>
			return -ENOTSUP;
   12b92:	f06f 0385 	mvn.w	r3, #133	; 0x85
   12b96:	e7af      	b.n	12af8 <uarte_nrfx_configure+0x16>
		return -ENOTSUP;
   12b98:	f06f 0385 	mvn.w	r3, #133	; 0x85
   12b9c:	e7ac      	b.n	12af8 <uarte_nrfx_configure+0x16>

00012b9e <uarte_nrfx_config_get>:
{
   12b9e:	460b      	mov	r3, r1
	return dev->data;
   12ba0:	6902      	ldr	r2, [r0, #16]
	*cfg = get_dev_data(dev)->uart_config;
   12ba2:	6891      	ldr	r1, [r2, #8]
   12ba4:	6850      	ldr	r0, [r2, #4]
   12ba6:	e883 0003 	stmia.w	r3, {r0, r1}
}
   12baa:	2000      	movs	r0, #0
   12bac:	4770      	bx	lr

00012bae <uarte_nrfx_err_check>:
	return dev->config;
   12bae:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12bb0:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
   12bb2:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
   12bb6:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
   12bba:	4770      	bx	lr

00012bbc <is_tx_ready>:
	return dev->config;
   12bbc:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12bbe:	681a      	ldr	r2, [r3, #0]
	bool ppi_endtx = get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX;
   12bc0:	685b      	ldr	r3, [r3, #4]
   12bc2:	f003 0308 	and.w	r3, r3, #8
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   12bc6:	f8d2 1158 	ldr.w	r1, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
   12bca:	b929      	cbnz	r1, 12bd8 <is_tx_ready+0x1c>
   12bcc:	b933      	cbnz	r3, 12bdc <is_tx_ready+0x20>
   12bce:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
   12bd2:	b92b      	cbnz	r3, 12be0 <is_tx_ready+0x24>
   12bd4:	2000      	movs	r0, #0
   12bd6:	4770      	bx	lr
   12bd8:	2001      	movs	r0, #1
   12bda:	4770      	bx	lr
   12bdc:	2000      	movs	r0, #0
   12bde:	4770      	bx	lr
   12be0:	2001      	movs	r0, #1
}
   12be2:	4770      	bx	lr

00012be4 <uarte_enable>:
	return dev->config;
   12be4:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12be6:	681b      	ldr	r3, [r3, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
   12be8:	2208      	movs	r2, #8
   12bea:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
}
   12bee:	4770      	bx	lr

00012bf0 <tx_start>:
{
   12bf0:	b510      	push	{r4, lr}
	return dev->config;
   12bf2:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12bf4:	681c      	ldr	r4, [r3, #0]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
   12bf6:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
   12bfa:	f8c4 2548 	str.w	r2, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   12bfe:	2300      	movs	r3, #0
   12c00:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
   12c04:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
   12c08:	f8c4 3158 	str.w	r3, [r4, #344]	; 0x158
   12c0c:	f8d4 3158 	ldr.w	r3, [r4, #344]	; 0x158
	return dev->config;
   12c10:	6843      	ldr	r3, [r0, #4]
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
   12c12:	685b      	ldr	r3, [r3, #4]
   12c14:	f013 0f10 	tst.w	r3, #16
   12c18:	d102      	bne.n	12c20 <tx_start+0x30>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   12c1a:	2301      	movs	r3, #1
   12c1c:	60a3      	str	r3, [r4, #8]
}
   12c1e:	bd10      	pop	{r4, pc}
		uarte_enable(dev, UARTE_LOW_POWER_TX);
   12c20:	2101      	movs	r1, #1
   12c22:	f7ff ffdf 	bl	12be4 <uarte_enable>
    p_reg->INTENSET = mask;
   12c26:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
   12c2a:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
}
   12c2e:	e7f4      	b.n	12c1a <tx_start+0x2a>

00012c30 <uarte_nrfx_poll_in>:
{
   12c30:	b410      	push	{r4}
	return dev->data;
   12c32:	6904      	ldr	r4, [r0, #16]
	return dev->config;
   12c34:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12c36:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   12c38:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
   12c3c:	b152      	cbz	r2, 12c54 <uarte_nrfx_poll_in+0x24>
	*c = data->rx_data;
   12c3e:	7d62      	ldrb	r2, [r4, #21]
   12c40:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   12c42:	2000      	movs	r0, #0
   12c44:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
   12c48:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   12c4c:	2201      	movs	r2, #1
   12c4e:	601a      	str	r2, [r3, #0]
}
   12c50:	bc10      	pop	{r4}
   12c52:	4770      	bx	lr
		return -1;
   12c54:	f04f 30ff 	mov.w	r0, #4294967295
   12c58:	e7fa      	b.n	12c50 <uarte_nrfx_poll_in+0x20>

00012c5a <uarte_nrfx_fifo_fill>:
{
   12c5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   12c5e:	4680      	mov	r8, r0
	return dev->data;
   12c60:	6907      	ldr	r7, [r0, #16]
	len = MIN(len, data->int_driven->tx_buff_size);
   12c62:	68fb      	ldr	r3, [r7, #12]
   12c64:	899e      	ldrh	r6, [r3, #12]
   12c66:	4296      	cmp	r6, r2
   12c68:	bfa8      	it	ge
   12c6a:	4616      	movge	r6, r2
	if (!atomic_cas(&data->int_driven->fifo_fill_lock, 0, 1)) {
   12c6c:	3310      	adds	r3, #16
	return __atomic_compare_exchange_n(target, &old_value, new_value,
   12c6e:	2201      	movs	r2, #1
   12c70:	f3bf 8f5b 	dmb	ish
   12c74:	e853 0f00 	ldrex	r0, [r3]
   12c78:	2800      	cmp	r0, #0
   12c7a:	d103      	bne.n	12c84 <uarte_nrfx_fifo_fill+0x2a>
   12c7c:	e843 2400 	strex	r4, r2, [r3]
   12c80:	2c00      	cmp	r4, #0
   12c82:	d1f7      	bne.n	12c74 <uarte_nrfx_fifo_fill+0x1a>
   12c84:	f3bf 8f5b 	dmb	ish
   12c88:	d101      	bne.n	12c8e <uarte_nrfx_fifo_fill+0x34>
	for (int i = 0; i < len; i++) {
   12c8a:	2300      	movs	r3, #0
   12c8c:	e006      	b.n	12c9c <uarte_nrfx_fifo_fill+0x42>
		return 0;
   12c8e:	2600      	movs	r6, #0
   12c90:	e019      	b.n	12cc6 <uarte_nrfx_fifo_fill+0x6c>
		data->int_driven->tx_buffer[i] = tx_data[i];
   12c92:	68fc      	ldr	r4, [r7, #12]
   12c94:	68a4      	ldr	r4, [r4, #8]
   12c96:	5ccd      	ldrb	r5, [r1, r3]
   12c98:	54e5      	strb	r5, [r4, r3]
	for (int i = 0; i < len; i++) {
   12c9a:	3301      	adds	r3, #1
   12c9c:	42b3      	cmp	r3, r6
   12c9e:	dbf8      	blt.n	12c92 <uarte_nrfx_fifo_fill+0x38>
	__asm__ volatile(
   12ca0:	f04f 0320 	mov.w	r3, #32
   12ca4:	f3ef 8411 	mrs	r4, BASEPRI
   12ca8:	f383 8812 	msr	BASEPRI_MAX, r3
   12cac:	f3bf 8f6f 	isb	sy
	if (!is_tx_ready(dev)) {
   12cb0:	4640      	mov	r0, r8
   12cb2:	f7ff ff83 	bl	12bbc <is_tx_ready>
   12cb6:	b948      	cbnz	r0, 12ccc <uarte_nrfx_fifo_fill+0x72>
		data->int_driven->fifo_fill_lock = 0;
   12cb8:	68fb      	ldr	r3, [r7, #12]
   12cba:	2600      	movs	r6, #0
   12cbc:	611e      	str	r6, [r3, #16]
	__asm__ volatile(
   12cbe:	f384 8811 	msr	BASEPRI, r4
   12cc2:	f3bf 8f6f 	isb	sy
}
   12cc6:	4630      	mov	r0, r6
   12cc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		tx_start(dev, data->int_driven->tx_buffer, len);
   12ccc:	68fb      	ldr	r3, [r7, #12]
   12cce:	4632      	mov	r2, r6
   12cd0:	6899      	ldr	r1, [r3, #8]
   12cd2:	4640      	mov	r0, r8
   12cd4:	f7ff ff8c 	bl	12bf0 <tx_start>
   12cd8:	e7f1      	b.n	12cbe <uarte_nrfx_fifo_fill+0x64>

00012cda <uarte_nrfx_fifo_read>:
	return dev->config;
   12cda:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12cdc:	681b      	ldr	r3, [r3, #0]
	return dev->data;
   12cde:	6900      	ldr	r0, [r0, #16]
	if (size > 0 && nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
   12ce0:	2a00      	cmp	r2, #0
   12ce2:	dd0c      	ble.n	12cfe <uarte_nrfx_fifo_read+0x24>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   12ce4:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
   12ce8:	b15a      	cbz	r2, 12d02 <uarte_nrfx_fifo_read+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   12cea:	2200      	movs	r2, #0
   12cec:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
   12cf0:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
		rx_data[num_rx++] = (uint8_t)data->rx_data;
   12cf4:	7d42      	ldrb	r2, [r0, #21]
   12cf6:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   12cf8:	2001      	movs	r0, #1
   12cfa:	6018      	str	r0, [r3, #0]
}
   12cfc:	4770      	bx	lr
	int num_rx = 0;
   12cfe:	2000      	movs	r0, #0
   12d00:	4770      	bx	lr
   12d02:	2000      	movs	r0, #0
}
   12d04:	4770      	bx	lr

00012d06 <uarte_nrfx_irq_tx_enable>:
	return dev->config;
   12d06:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12d08:	681a      	ldr	r2, [r3, #0]
	return dev->data;
   12d0a:	6901      	ldr	r1, [r0, #16]
	__asm__ volatile(
   12d0c:	f04f 0020 	mov.w	r0, #32
   12d10:	f3ef 8311 	mrs	r3, BASEPRI
   12d14:	f380 8812 	msr	BASEPRI_MAX, r0
   12d18:	f3bf 8f6f 	isb	sy
	data->int_driven->disable_tx_irq = false;
   12d1c:	68c9      	ldr	r1, [r1, #12]
   12d1e:	2000      	movs	r0, #0
   12d20:	7388      	strb	r0, [r1, #14]
    p_reg->INTENSET = mask;
   12d22:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
   12d26:	f8c2 1304 	str.w	r1, [r2, #772]	; 0x304
	__asm__ volatile(
   12d2a:	f383 8811 	msr	BASEPRI, r3
   12d2e:	f3bf 8f6f 	isb	sy
}
   12d32:	4770      	bx	lr

00012d34 <uarte_nrfx_irq_tx_disable>:
	return dev->data;
   12d34:	6903      	ldr	r3, [r0, #16]
	data->int_driven->disable_tx_irq = true;
   12d36:	68db      	ldr	r3, [r3, #12]
   12d38:	2201      	movs	r2, #1
   12d3a:	739a      	strb	r2, [r3, #14]
}
   12d3c:	4770      	bx	lr

00012d3e <uarte_nrfx_irq_tx_ready_complete>:
	return dev->config;
   12d3e:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12d40:	6819      	ldr	r1, [r3, #0]
	return dev->data;
   12d42:	6903      	ldr	r3, [r0, #16]
	bool ready = !data->int_driven->disable_tx_irq &&
   12d44:	68db      	ldr	r3, [r3, #12]
   12d46:	7b9a      	ldrb	r2, [r3, #14]
		     nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) &&
   12d48:	b94a      	cbnz	r2, 12d5e <uarte_nrfx_irq_tx_ready_complete+0x20>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   12d4a:	f8d1 2158 	ldr.w	r2, [r1, #344]	; 0x158
	bool ready = !data->int_driven->disable_tx_irq &&
   12d4e:	b15a      	cbz	r2, 12d68 <uarte_nrfx_irq_tx_ready_complete+0x2a>
    return p_reg->INTENSET & mask;
   12d50:	f8d1 2304 	ldr.w	r2, [r1, #772]	; 0x304
		     nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) &&
   12d54:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
   12d58:	d008      	beq.n	12d6c <uarte_nrfx_irq_tx_ready_complete+0x2e>
   12d5a:	2001      	movs	r0, #1
   12d5c:	e000      	b.n	12d60 <uarte_nrfx_irq_tx_ready_complete+0x22>
   12d5e:	2000      	movs	r0, #0
	if (ready) {
   12d60:	b108      	cbz	r0, 12d66 <uarte_nrfx_irq_tx_ready_complete+0x28>
		data->int_driven->fifo_fill_lock = 0;
   12d62:	2200      	movs	r2, #0
   12d64:	611a      	str	r2, [r3, #16]
}
   12d66:	4770      	bx	lr
		     nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) &&
   12d68:	2000      	movs	r0, #0
   12d6a:	e7f9      	b.n	12d60 <uarte_nrfx_irq_tx_ready_complete+0x22>
   12d6c:	2000      	movs	r0, #0
   12d6e:	e7f7      	b.n	12d60 <uarte_nrfx_irq_tx_ready_complete+0x22>

00012d70 <uarte_nrfx_irq_rx_ready>:
	return dev->config;
   12d70:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12d72:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   12d74:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
}
   12d78:	3800      	subs	r0, #0
   12d7a:	bf18      	it	ne
   12d7c:	2001      	movne	r0, #1
   12d7e:	4770      	bx	lr

00012d80 <uarte_nrfx_irq_rx_enable>:
	return dev->config;
   12d80:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12d82:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
   12d84:	2210      	movs	r2, #16
   12d86:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
   12d8a:	4770      	bx	lr

00012d8c <uarte_nrfx_irq_rx_disable>:
	return dev->config;
   12d8c:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12d8e:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
   12d90:	2210      	movs	r2, #16
   12d92:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
   12d96:	4770      	bx	lr

00012d98 <uarte_nrfx_irq_err_enable>:
	return dev->config;
   12d98:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12d9a:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
   12d9c:	f44f 7200 	mov.w	r2, #512	; 0x200
   12da0:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
   12da4:	4770      	bx	lr

00012da6 <uarte_nrfx_irq_err_disable>:
	return dev->config;
   12da6:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12da8:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
   12daa:	f44f 7200 	mov.w	r2, #512	; 0x200
   12dae:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
   12db2:	4770      	bx	lr

00012db4 <uarte_nrfx_irq_is_pending>:
{
   12db4:	b538      	push	{r3, r4, r5, lr}
   12db6:	4604      	mov	r4, r0
	return dev->config;
   12db8:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12dba:	681d      	ldr	r5, [r3, #0]
    return p_reg->INTENSET & mask;
   12dbc:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
		||
   12dc0:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
   12dc4:	d106      	bne.n	12dd4 <uarte_nrfx_irq_is_pending+0x20>
   12dc6:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
   12dca:	f013 0f10 	tst.w	r3, #16
   12dce:	d107      	bne.n	12de0 <uarte_nrfx_irq_is_pending+0x2c>
   12dd0:	2000      	movs	r0, #0
}
   12dd2:	bd38      	pop	{r3, r4, r5, pc}
		 uarte_nrfx_irq_tx_ready_complete(dev))
   12dd4:	f7ff ffb3 	bl	12d3e <uarte_nrfx_irq_tx_ready_complete>
					    NRF_UARTE_INT_TXSTOPPED_MASK) &&
   12dd8:	2800      	cmp	r0, #0
   12dda:	d0f4      	beq.n	12dc6 <uarte_nrfx_irq_is_pending+0x12>
		||
   12ddc:	2001      	movs	r0, #1
   12dde:	e7f8      	b.n	12dd2 <uarte_nrfx_irq_is_pending+0x1e>
		 uarte_nrfx_irq_rx_ready(dev)));
   12de0:	4620      	mov	r0, r4
   12de2:	f7ff ffc5 	bl	12d70 <uarte_nrfx_irq_rx_ready>
					    NRF_UARTE_INT_ENDRX_MASK) &&
   12de6:	2800      	cmp	r0, #0
   12de8:	d0f3      	beq.n	12dd2 <uarte_nrfx_irq_is_pending+0x1e>
		||
   12dea:	2001      	movs	r0, #1
   12dec:	e7f1      	b.n	12dd2 <uarte_nrfx_irq_is_pending+0x1e>

00012dee <uarte_nrfx_irq_update>:
}
   12dee:	2001      	movs	r0, #1
   12df0:	4770      	bx	lr

00012df2 <uarte_nrfx_irq_callback_set>:
	return dev->data;
   12df2:	6903      	ldr	r3, [r0, #16]
	data->int_driven->cb = cb;
   12df4:	68d8      	ldr	r0, [r3, #12]
   12df6:	6001      	str	r1, [r0, #0]
	data->int_driven->cb_data = cb_data;
   12df8:	68db      	ldr	r3, [r3, #12]
   12dfa:	605a      	str	r2, [r3, #4]
}
   12dfc:	4770      	bx	lr

00012dfe <wait_tx_ready>:
{
   12dfe:	b570      	push	{r4, r5, r6, lr}
   12e00:	4606      	mov	r6, r0
   12e02:	e014      	b.n	12e2e <wait_tx_ready+0x30>
		if (res) {
   12e04:	b17d      	cbz	r5, 12e26 <wait_tx_ready+0x28>
	__asm__ volatile(
   12e06:	f04f 0320 	mov.w	r3, #32
   12e0a:	f3ef 8411 	mrs	r4, BASEPRI
   12e0e:	f383 8812 	msr	BASEPRI_MAX, r3
   12e12:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
   12e16:	4630      	mov	r0, r6
   12e18:	f7ff fed0 	bl	12bbc <is_tx_ready>
   12e1c:	b9a0      	cbnz	r0, 12e48 <wait_tx_ready+0x4a>
	__asm__ volatile(
   12e1e:	f384 8811 	msr	BASEPRI, r4
   12e22:	f3bf 8f6f 	isb	sy
	return z_impl_k_sleep(timeout);
   12e26:	2021      	movs	r0, #33	; 0x21
   12e28:	2100      	movs	r1, #0
   12e2a:	f7fc feb9 	bl	fba0 <z_impl_k_sleep>
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
   12e2e:	2464      	movs	r4, #100	; 0x64
   12e30:	4630      	mov	r0, r6
   12e32:	f7ff fec3 	bl	12bbc <is_tx_ready>
   12e36:	4605      	mov	r5, r0
   12e38:	2800      	cmp	r0, #0
   12e3a:	d1e3      	bne.n	12e04 <wait_tx_ready+0x6>
   12e3c:	2001      	movs	r0, #1
   12e3e:	f000 f8b0 	bl	12fa2 <nrfx_busy_wait>
   12e42:	3c01      	subs	r4, #1
   12e44:	d1f4      	bne.n	12e30 <wait_tx_ready+0x32>
   12e46:	e7dd      	b.n	12e04 <wait_tx_ready+0x6>
}
   12e48:	4620      	mov	r0, r4
   12e4a:	bd70      	pop	{r4, r5, r6, pc}

00012e4c <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
   12e4c:	b510      	push	{r4, lr}
   12e4e:	4604      	mov	r4, r0
   12e50:	2200      	movs	r2, #0
   12e52:	2101      	movs	r1, #1
   12e54:	2002      	movs	r0, #2
   12e56:	f7f1 f973 	bl	4140 <z_arm_irq_priority_set>
   12e5a:	2002      	movs	r0, #2
   12e5c:	f7f1 f952 	bl	4104 <arch_irq_enable>
   12e60:	2101      	movs	r1, #1
   12e62:	4620      	mov	r0, r4
   12e64:	f7f2 faf2 	bl	544c <uarte_instance_init>
   12e68:	bd10      	pop	{r4, pc}

00012e6a <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
   12e6a:	b510      	push	{r4, lr}
   12e6c:	4604      	mov	r4, r0
   12e6e:	2200      	movs	r2, #0
   12e70:	2101      	movs	r1, #1
   12e72:	2028      	movs	r0, #40	; 0x28
   12e74:	f7f1 f964 	bl	4140 <z_arm_irq_priority_set>
   12e78:	2028      	movs	r0, #40	; 0x28
   12e7a:	f7f1 f943 	bl	4104 <arch_irq_enable>
   12e7e:	2101      	movs	r1, #1
   12e80:	4620      	mov	r0, r4
   12e82:	f7f2 fae3 	bl	544c <uarte_instance_init>
   12e86:	bd10      	pop	{r4, pc}

00012e88 <sys_clock_isr>:
/* Weak-linked noop defaults for optional driver interfaces*/

void __weak sys_clock_isr(void *arg)
{
	__ASSERT_NO_MSG(false);
}
   12e88:	4770      	bx	lr

00012e8a <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
   12e8a:	4770      	bx	lr

00012e8c <sys_clock_disable>:

void __weak sys_clock_disable(void)
{
}
   12e8c:	4770      	bx	lr

00012e8e <counter_sub>:
	return (a - b) & COUNTER_MAX;
   12e8e:	1a40      	subs	r0, r0, r1
}
   12e90:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   12e94:	4770      	bx	lr

00012e96 <event_clear>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
   12e96:	f100 0350 	add.w	r3, r0, #80	; 0x50
   12e9a:	009b      	lsls	r3, r3, #2
   12e9c:	b29b      	uxth	r3, r3
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
   12e9e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   12ea2:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
   12ea6:	2200      	movs	r2, #0
   12ea8:	601a      	str	r2, [r3, #0]
   12eaa:	681b      	ldr	r3, [r3, #0]
}
   12eac:	4770      	bx	lr

00012eae <absolute_time_to_cc>:
}
   12eae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   12eb2:	4770      	bx	lr

00012eb4 <full_int_lock>:
	__asm__ volatile(
   12eb4:	f04f 0320 	mov.w	r3, #32
   12eb8:	f3ef 8011 	mrs	r0, BASEPRI
   12ebc:	f383 8812 	msr	BASEPRI_MAX, r3
   12ec0:	f3bf 8f6f 	isb	sy
}
   12ec4:	4770      	bx	lr

00012ec6 <full_int_unlock>:
	__asm__ volatile(
   12ec6:	f380 8811 	msr	BASEPRI, r0
   12eca:	f3bf 8f6f 	isb	sy
}
   12ece:	4770      	bx	lr

00012ed0 <set_absolute_alarm>:
{
   12ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12ed2:	4606      	mov	r6, r0
	uint32_t cc_val = abs_val & COUNTER_MAX;
   12ed4:	f021 457f 	bic.w	r5, r1, #4278190080	; 0xff000000
	uint32_t prev_cc = get_comparator(chan);
   12ed8:	f7f2 fb7e 	bl	55d8 <get_comparator>
   12edc:	4607      	mov	r7, r0
   12ede:	e019      	b.n	12f14 <set_absolute_alarm+0x44>
	z_impl_k_busy_wait(usec_to_wait);
   12ee0:	2013      	movs	r0, #19
   12ee2:	f003 f86e 	bl	15fc2 <z_impl_k_busy_wait>
}
   12ee6:	e022      	b.n	12f2e <set_absolute_alarm+0x5e>
		event_clear(chan);
   12ee8:	4630      	mov	r0, r6
   12eea:	f7ff ffd4 	bl	12e96 <event_clear>
		event_enable(chan);
   12eee:	4630      	mov	r0, r6
   12ef0:	f7f2 fb7a 	bl	55e8 <event_enable>
		set_comparator(chan, cc_val);
   12ef4:	4629      	mov	r1, r5
   12ef6:	4630      	mov	r0, r6
   12ef8:	f7f2 fb64 	bl	55c4 <set_comparator>
		now2 = counter();
   12efc:	f7f2 fb88 	bl	5610 <counter>
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
   12f00:	4284      	cmp	r4, r0
   12f02:	d01e      	beq.n	12f42 <set_absolute_alarm+0x72>
   12f04:	1c81      	adds	r1, r0, #2
   12f06:	4628      	mov	r0, r5
   12f08:	f7ff ffc1 	bl	12e8e <counter_sub>
	} while ((now2 != now) &&
   12f0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   12f10:	d917      	bls.n	12f42 <set_absolute_alarm+0x72>
		prev_cc = cc_val;
   12f12:	462f      	mov	r7, r5
		now = counter();
   12f14:	f7f2 fb7c 	bl	5610 <counter>
   12f18:	4604      	mov	r4, r0
		set_comparator(chan, now);
   12f1a:	4601      	mov	r1, r0
   12f1c:	4630      	mov	r0, r6
   12f1e:	f7f2 fb51 	bl	55c4 <set_comparator>
		if (counter_sub(prev_cc, now) == 1) {
   12f22:	4621      	mov	r1, r4
   12f24:	4638      	mov	r0, r7
   12f26:	f7ff ffb2 	bl	12e8e <counter_sub>
   12f2a:	2801      	cmp	r0, #1
   12f2c:	d0d8      	beq.n	12ee0 <set_absolute_alarm+0x10>
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
   12f2e:	1ca7      	adds	r7, r4, #2
   12f30:	4639      	mov	r1, r7
   12f32:	4628      	mov	r0, r5
   12f34:	f7ff ffab 	bl	12e8e <counter_sub>
   12f38:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   12f3c:	d9d4      	bls.n	12ee8 <set_absolute_alarm+0x18>
			cc_val = now + 2;
   12f3e:	463d      	mov	r5, r7
   12f40:	e7d2      	b.n	12ee8 <set_absolute_alarm+0x18>
}
   12f42:	4628      	mov	r0, r5
   12f44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00012f46 <compare_set>:
{
   12f46:	b5f0      	push	{r4, r5, r6, r7, lr}
   12f48:	b083      	sub	sp, #12
   12f4a:	4604      	mov	r4, r0
   12f4c:	4617      	mov	r7, r2
   12f4e:	461d      	mov	r5, r3
	key = compare_int_lock(chan);
   12f50:	f7f2 fb64 	bl	561c <compare_int_lock>
   12f54:	4606      	mov	r6, r0
	int ret = compare_set_nolocks(chan, target_time, handler, user_data);
   12f56:	9b09      	ldr	r3, [sp, #36]	; 0x24
   12f58:	9301      	str	r3, [sp, #4]
   12f5a:	9b08      	ldr	r3, [sp, #32]
   12f5c:	9300      	str	r3, [sp, #0]
   12f5e:	463a      	mov	r2, r7
   12f60:	462b      	mov	r3, r5
   12f62:	4620      	mov	r0, r4
   12f64:	f7f2 fc48 	bl	57f8 <compare_set_nolocks>
   12f68:	4605      	mov	r5, r0
	compare_int_unlock(chan, key);
   12f6a:	4631      	mov	r1, r6
   12f6c:	4620      	mov	r0, r4
   12f6e:	f7f2 fbb9 	bl	56e4 <compare_int_unlock>
}
   12f72:	4628      	mov	r0, r5
   12f74:	b003      	add	sp, #12
   12f76:	bdf0      	pop	{r4, r5, r6, r7, pc}

00012f78 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
   12f78:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
   12f7a:	2000      	movs	r0, #0
   12f7c:	f7f1 fc98 	bl	48b0 <sys_arch_reboot>

00012f80 <hw_cc3xx_init_internal>:
#include <nrf_cc3xx_platform.h>

#if CONFIG_HW_CC3XX

static int hw_cc3xx_init_internal(const struct device *dev)
{
   12f80:	b508      	push	{r3, lr}

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
   12f82:	f7fd f815 	bl	ffb0 <nrf_cc3xx_platform_init_no_rng>
#endif

	return res;
}
   12f86:	bd08      	pop	{r3, pc}

00012f88 <hw_cc3xx_init>:

static int hw_cc3xx_init(const struct device *dev)
{
   12f88:	b510      	push	{r4, lr}
   12f8a:	4604      	mov	r4, r0
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
   12f8c:	f7f0 ffc6 	bl	3f1c <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
   12f90:	f7f1 f886 	bl	40a0 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
   12f94:	4620      	mov	r0, r4
   12f96:	f7ff fff3 	bl	12f80 <hw_cc3xx_init_internal>
	return res;
}
   12f9a:	bd10      	pop	{r4, pc}

00012f9c <nrfx_isr>:

#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
   12f9c:	b508      	push	{r3, lr}
	((nrfx_irq_handler_t)irq_handler)();
   12f9e:	4780      	blx	r0
}
   12fa0:	bd08      	pop	{r3, pc}

00012fa2 <nrfx_busy_wait>:

void nrfx_busy_wait(uint32_t usec_to_wait)
{
   12fa2:	b508      	push	{r3, lr}
	z_impl_k_busy_wait(usec_to_wait);
   12fa4:	f003 f80d 	bl	15fc2 <z_impl_k_busy_wait>
	k_busy_wait(usec_to_wait);
}
   12fa8:	bd08      	pop	{r3, pc}

00012faa <nrfx_clock_enable>:
{
   12faa:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
   12fac:	2000      	movs	r0, #0
   12fae:	f7f1 f8b9 	bl	4124 <arch_irq_is_enabled>
   12fb2:	b100      	cbz	r0, 12fb6 <nrfx_clock_enable+0xc>
}
   12fb4:	bd08      	pop	{r3, pc}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
   12fb6:	f7f1 f8a5 	bl	4104 <arch_irq_enable>
   12fba:	e7fb      	b.n	12fb4 <nrfx_clock_enable+0xa>

00012fbc <is_app_channel>:
    return NRFX_GPIOTE_APP_CHANNELS_MASK & (1UL << index);
   12fbc:	2301      	movs	r3, #1
   12fbe:	4083      	lsls	r3, r0
   12fc0:	f013 0fff 	tst.w	r3, #255	; 0xff
}
   12fc4:	bf14      	ite	ne
   12fc6:	2001      	movne	r0, #1
   12fc8:	2000      	moveq	r0, #0
   12fca:	4770      	bx	lr

00012fcc <SEGGER_RTT_Init>:
*  Function description
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
   12fcc:	b508      	push	{r3, lr}
  _DoInit();
   12fce:	f7f3 f895 	bl	60fc <_DoInit>
}
   12fd2:	bd08      	pop	{r3, pc}

00012fd4 <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
   12fd4:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
   12fd6:	f7ff fff9 	bl	12fcc <SEGGER_RTT_Init>

	return 0;
}
   12fda:	2000      	movs	r0, #0
   12fdc:	bd08      	pop	{r3, pc}

00012fde <_ZN6tflite21SimpleMemoryAllocatorD1Ev>:
SimpleMemoryAllocator::~SimpleMemoryAllocator() {}
   12fde:	4770      	bx	lr

00012fe0 <_ZN6tflite21SimpleMemoryAllocator20ResetTempAllocationsEv>:

void SimpleMemoryAllocator::ResetTempAllocations() { temp_ = head_; }
   12fe0:	6903      	ldr	r3, [r0, #16]
   12fe2:	6183      	str	r3, [r0, #24]
   12fe4:	4770      	bx	lr

00012fe6 <_ZN6tflite21SimpleMemoryAllocatorD0Ev>:
SimpleMemoryAllocator::~SimpleMemoryAllocator() {}
   12fe6:	b510      	push	{r4, lr}
   12fe8:	4604      	mov	r4, r0
   12fea:	f002 fff9 	bl	15fe0 <_ZdlPv>
   12fee:	4620      	mov	r0, r4
   12ff0:	bd10      	pop	{r4, pc}

00012ff2 <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhj>:
SimpleMemoryAllocator::SimpleMemoryAllocator(ErrorReporter* error_reporter,
   12ff2:	b510      	push	{r4, lr}
   12ff4:	4604      	mov	r4, r0
    : SimpleMemoryAllocator(error_reporter, buffer, buffer + buffer_size) {}
   12ff6:	4413      	add	r3, r2
   12ff8:	f7f3 f918 	bl	622c <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhS3_>
   12ffc:	4620      	mov	r0, r4
   12ffe:	bd10      	pop	{r4, pc}

00013000 <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>:

uint8_t* SimpleMemoryAllocator::GetHeadBuffer() const { return buffer_head_; }
   13000:	6880      	ldr	r0, [r0, #8]
   13002:	4770      	bx	lr

00013004 <_ZNK6tflite21SimpleMemoryAllocator18GetAvailableMemoryEj>:

size_t SimpleMemoryAllocator::GetTailUsedBytes() const {
  return buffer_tail_ - tail_;
}

size_t SimpleMemoryAllocator::GetAvailableMemory(size_t alignment) const {
   13004:	b570      	push	{r4, r5, r6, lr}
   13006:	4604      	mov	r4, r0
   13008:	460e      	mov	r6, r1
  uint8_t* const aligned_temp = AlignPointerUp(temp_, alignment);
   1300a:	6980      	ldr	r0, [r0, #24]
   1300c:	f000 f823 	bl	13056 <_ZN6tflite14AlignPointerUpEPhj>
   13010:	4605      	mov	r5, r0
  uint8_t* const aligned_tail = AlignPointerDown(tail_, alignment);
   13012:	4631      	mov	r1, r6
   13014:	6960      	ldr	r0, [r4, #20]
   13016:	f000 f825 	bl	13064 <_ZN6tflite16AlignPointerDownEPhj>
  return aligned_tail - aligned_temp;
}
   1301a:	1b40      	subs	r0, r0, r5
   1301c:	bd70      	pop	{r4, r5, r6, pc}

0001301e <_ZN6tflite18MicroErrorReporterD1Ev>:
 public:
  ~MicroErrorReporter() override {}
   1301e:	4770      	bx	lr

00013020 <_ZN6tflite18MicroErrorReporter6ReportEPKcSt9__va_list>:
    error_reporter_ = new (micro_error_reporter_buffer) MicroErrorReporter();
  }
  return error_reporter_;
}

int MicroErrorReporter::Report(const char* format, va_list args) {
   13020:	b508      	push	{r3, lr}
   13022:	4608      	mov	r0, r1
  Log(format, args);
   13024:	4611      	mov	r1, r2
   13026:	f7f3 f947 	bl	62b8 <_ZN12_GLOBAL__N_13LogEPKcSt9__va_list>
  return 0;
}
   1302a:	2000      	movs	r0, #0
   1302c:	bd08      	pop	{r3, pc}

0001302e <_ZN6tflite18MicroErrorReporterD0Ev>:
   1302e:	b510      	push	{r4, lr}
   13030:	4604      	mov	r4, r0
   13032:	f002 ffd5 	bl	15fe0 <_ZdlPv>
   13036:	4620      	mov	r0, r4
   13038:	bd10      	pop	{r4, pc}

0001303a <_Z11MicroPrintfPKcz>:
void MicroPrintf(const char* format, ...) {
   1303a:	b40f      	push	{r0, r1, r2, r3}
   1303c:	b500      	push	{lr}
   1303e:	b083      	sub	sp, #12
   13040:	a904      	add	r1, sp, #16
   13042:	f851 0b04 	ldr.w	r0, [r1], #4
  va_start(args, format);
   13046:	9101      	str	r1, [sp, #4]
  Log(format, args);
   13048:	f7f3 f936 	bl	62b8 <_ZN12_GLOBAL__N_13LogEPKcSt9__va_list>
}
   1304c:	b003      	add	sp, #12
   1304e:	f85d eb04 	ldr.w	lr, [sp], #4
   13052:	b004      	add	sp, #16
   13054:	4770      	bx	lr

00013056 <_ZN6tflite14AlignPointerUpEPhj>:
      ((data_as_uintptr_t + (alignment - 1)) / alignment) * alignment);
   13056:	4408      	add	r0, r1
   13058:	3801      	subs	r0, #1
   1305a:	fbb0 f0f1 	udiv	r0, r0, r1
}
   1305e:	fb01 f000 	mul.w	r0, r1, r0
   13062:	4770      	bx	lr

00013064 <_ZN6tflite16AlignPointerDownEPhj>:
      reinterpret_cast<uint8_t*>((data_as_uintptr_t / alignment) * alignment);
   13064:	fbb0 f0f1 	udiv	r0, r0, r1
}
   13068:	fb01 f000 	mul.w	r0, r1, r0
   1306c:	4770      	bx	lr

0001306e <_ZN6tflite11AlignSizeUpEjj>:
  size_t aligned_size = (((size + (alignment - 1)) / alignment) * alignment);
   1306e:	4408      	add	r0, r1
   13070:	3801      	subs	r0, #1
   13072:	fbb0 f0f1 	udiv	r0, r0, r1
}
   13076:	fb01 f000 	mul.w	r0, r1, r0
   1307a:	4770      	bx	lr

0001307c <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>:
  switch (type) {
   1307c:	3801      	subs	r0, #1
   1307e:	280f      	cmp	r0, #15
   13080:	d83d      	bhi.n	130fe <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x82>
   13082:	e8df f000 	tbb	[pc, r0]
   13086:	180c      	.short	0x180c
   13088:	303c2820 	.word	0x303c2820
   1308c:	08243414 	.word	0x08243414
   13090:	3c2c3810 	.word	0x3c2c3810
   13094:	1c3c      	.short	0x1c3c
      *size = sizeof(int16_t);
   13096:	2302      	movs	r3, #2
   13098:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   1309a:	2000      	movs	r0, #0
      break;
   1309c:	4770      	bx	lr
      *size = sizeof(float);
   1309e:	2304      	movs	r3, #4
   130a0:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   130a2:	2000      	movs	r0, #0
      break;
   130a4:	4770      	bx	lr
      *size = sizeof(double);
   130a6:	2308      	movs	r3, #8
   130a8:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   130aa:	2000      	movs	r0, #0
      break;
   130ac:	4770      	bx	lr
      *size = sizeof(int16_t);
   130ae:	2302      	movs	r3, #2
   130b0:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   130b2:	2000      	movs	r0, #0
      break;
   130b4:	4770      	bx	lr
      *size = sizeof(int32_t);
   130b6:	2304      	movs	r3, #4
   130b8:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   130ba:	2000      	movs	r0, #0
      break;
   130bc:	4770      	bx	lr
      *size = sizeof(uint32_t);
   130be:	2304      	movs	r3, #4
   130c0:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   130c2:	2000      	movs	r0, #0
      break;
   130c4:	4770      	bx	lr
      *size = sizeof(uint8_t);
   130c6:	2301      	movs	r3, #1
   130c8:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   130ca:	2000      	movs	r0, #0
      break;
   130cc:	4770      	bx	lr
      *size = sizeof(int8_t);
   130ce:	2301      	movs	r3, #1
   130d0:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   130d2:	2000      	movs	r0, #0
      break;
   130d4:	4770      	bx	lr
      *size = sizeof(int64_t);
   130d6:	2308      	movs	r3, #8
   130d8:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   130da:	2000      	movs	r0, #0
      break;
   130dc:	4770      	bx	lr
      *size = sizeof(uint64_t);
   130de:	2308      	movs	r3, #8
   130e0:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   130e2:	2000      	movs	r0, #0
      break;
   130e4:	4770      	bx	lr
      *size = sizeof(bool);
   130e6:	2301      	movs	r3, #1
   130e8:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   130ea:	2000      	movs	r0, #0
      break;
   130ec:	4770      	bx	lr
      *size = sizeof(float) * 2;
   130ee:	2308      	movs	r3, #8
   130f0:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   130f2:	2000      	movs	r0, #0
      break;
   130f4:	4770      	bx	lr
      *size = sizeof(double) * 2;
   130f6:	2310      	movs	r3, #16
   130f8:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   130fa:	2000      	movs	r0, #0
      break;
   130fc:	4770      	bx	lr
  return kTfLiteOk;
   130fe:	2001      	movs	r0, #1
}
   13100:	4770      	bx	lr

00013102 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>:

TfLiteStatus TfLiteEvalTensorByteLength(const TfLiteEvalTensor* eval_tensor,
                                        size_t* out_bytes) {
   13102:	b530      	push	{r4, r5, lr}
   13104:	b083      	sub	sp, #12
  TFLITE_DCHECK(out_bytes != nullptr);
   13106:	b129      	cbz	r1, 13114 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x12>
   13108:	460d      	mov	r5, r1

  int element_count = 1;
  // If eval_tensor->dims == nullptr, then tensor is a scalar so has 1 element.
  if (eval_tensor->dims != nullptr) {
   1310a:	6842      	ldr	r2, [r0, #4]
   1310c:	b1c2      	cbz	r2, 13140 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x3e>
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
   1310e:	2300      	movs	r3, #0
  int element_count = 1;
   13110:	2401      	movs	r4, #1
   13112:	e007      	b.n	13124 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x22>
  TFLITE_DCHECK(out_bytes != nullptr);
   13114:	f002 ff7b 	bl	1600e <abort>
      element_count *= eval_tensor->dims->data[n];
   13118:	eb02 0183 	add.w	r1, r2, r3, lsl #2
   1311c:	6849      	ldr	r1, [r1, #4]
   1311e:	fb01 f404 	mul.w	r4, r1, r4
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
   13122:	3301      	adds	r3, #1
   13124:	6811      	ldr	r1, [r2, #0]
   13126:	4299      	cmp	r1, r3
   13128:	dcf6      	bgt.n	13118 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x16>
    }
  }
  size_t type_size;
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(eval_tensor->type, &type_size));
   1312a:	a901      	add	r1, sp, #4
   1312c:	7a00      	ldrb	r0, [r0, #8]
   1312e:	f7ff ffa5 	bl	1307c <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
   13132:	b918      	cbnz	r0, 1313c <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x3a>
  *out_bytes = element_count * type_size;
   13134:	9b01      	ldr	r3, [sp, #4]
   13136:	fb03 f404 	mul.w	r4, r3, r4
   1313a:	602c      	str	r4, [r5, #0]
  return kTfLiteOk;
}
   1313c:	b003      	add	sp, #12
   1313e:	bd30      	pop	{r4, r5, pc}
  int element_count = 1;
   13140:	2401      	movs	r4, #1
   13142:	e7f2      	b.n	1312a <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x28>

00013144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>:

template<typename T>
// UBSAN: C++ aliasing type rules, see std::bit_cast<> for details.
__supress_ubsan__("alignment")
T ReadScalar(const void *p) {
   13144:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
   13146:	6800      	ldr	r0, [r0, #0]
   13148:	f7fe fda3 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
   1314c:	bd08      	pop	{r3, pc}

0001314e <_ZN11flatbuffers12EndianScalarIiEET_S1_>:
}
   1314e:	4770      	bx	lr

00013150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>:
T ReadScalar(const void *p) {
   13150:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
   13152:	6800      	ldr	r0, [r0, #0]
   13154:	f7ff fffb 	bl	1314e <_ZN11flatbuffers12EndianScalarIiEET_S1_>
}
   13158:	bd08      	pop	{r3, pc}

0001315a <_ZN11flatbuffers12EndianScalarItEET_S1_>:
}
   1315a:	4770      	bx	lr

0001315c <_ZN11flatbuffers10ReadScalarItEET_PKv>:
T ReadScalar(const void *p) {
   1315c:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
   1315e:	8800      	ldrh	r0, [r0, #0]
   13160:	f7ff fffb 	bl	1315a <_ZN11flatbuffers12EndianScalarItEET_S1_>
}
   13164:	bd08      	pop	{r3, pc}

00013166 <_ZN11flatbuffers12EndianScalarIaEET_S1_>:
}
   13166:	4770      	bx	lr

00013168 <_ZN11flatbuffers10ReadScalarIaEET_PKv>:
T ReadScalar(const void *p) {
   13168:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
   1316a:	f990 0000 	ldrsb.w	r0, [r0]
   1316e:	f7ff fffa 	bl	13166 <_ZN11flatbuffers12EndianScalarIaEET_S1_>
}
   13172:	bd08      	pop	{r3, pc}

00013174 <_ZN11flatbuffers12EndianScalarIhEET_S1_>:
}
   13174:	4770      	bx	lr

00013176 <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_>:
  char* p2 = end - 1;
   13176:	3901      	subs	r1, #1
  char* p1 = start;
   13178:	4603      	mov	r3, r0
  while (p1 < p2) {
   1317a:	4288      	cmp	r0, r1
   1317c:	d20a      	bcs.n	13194 <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_+0x1e>
char* ReverseStringInPlace(char* start, char* end) {
   1317e:	b410      	push	{r4}
    char tmp = *p1;
   13180:	781a      	ldrb	r2, [r3, #0]
    *p1++ = *p2;
   13182:	780c      	ldrb	r4, [r1, #0]
   13184:	f803 4b01 	strb.w	r4, [r3], #1
    *p2-- = tmp;
   13188:	f801 2901 	strb.w	r2, [r1], #-1
  while (p1 < p2) {
   1318c:	428b      	cmp	r3, r1
   1318e:	d3f7      	bcc.n	13180 <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_+0xa>
}
   13190:	bc10      	pop	{r4}
   13192:	4770      	bx	lr
   13194:	4770      	bx	lr

00013196 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>:
char* StrCatStr(char* main, int main_max_length, const char* to_append) {
   13196:	b410      	push	{r4}
   13198:	4604      	mov	r4, r0
  while (*current != 0) {
   1319a:	7803      	ldrb	r3, [r0, #0]
   1319c:	b10b      	cbz	r3, 131a2 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0xc>
    ++current;
   1319e:	3001      	adds	r0, #1
  while (*current != 0) {
   131a0:	e7fb      	b.n	1319a <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x4>
  char* current_end = main + (main_max_length - 1);
   131a2:	3901      	subs	r1, #1
   131a4:	4421      	add	r1, r4
  while ((*to_append != 0) && (current < current_end)) {
   131a6:	7813      	ldrb	r3, [r2, #0]
   131a8:	b12b      	cbz	r3, 131b6 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x20>
   131aa:	4288      	cmp	r0, r1
   131ac:	d203      	bcs.n	131b6 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x20>
    *current = *to_append;
   131ae:	f800 3b01 	strb.w	r3, [r0], #1
    ++to_append;
   131b2:	3201      	adds	r2, #1
  while ((*to_append != 0) && (current < current_end)) {
   131b4:	e7f7      	b.n	131a6 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x10>
  *current = 0;
   131b6:	2300      	movs	r3, #0
   131b8:	7003      	strb	r3, [r0, #0]
}
   131ba:	bc10      	pop	{r4}
   131bc:	4770      	bx	lr

000131be <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>:
char* FastUInt32ToBufferLeft(uint32_t i, char* buffer, int base) {
   131be:	b538      	push	{r3, r4, r5, lr}
   131c0:	4605      	mov	r5, r0
   131c2:	4608      	mov	r0, r1
   131c4:	460c      	mov	r4, r1
   131c6:	e008      	b.n	131da <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci+0x1c>
      character = '0' + digit;
   131c8:	3330      	adds	r3, #48	; 0x30
   131ca:	b2db      	uxtb	r3, r3
    *buffer++ = character;
   131cc:	f804 3b01 	strb.w	r3, [r4], #1
    i /= base;
   131d0:	fbb5 f3f2 	udiv	r3, r5, r2
  } while (i > 0);
   131d4:	42aa      	cmp	r2, r5
   131d6:	d809      	bhi.n	131ec <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci+0x2e>
    i /= base;
   131d8:	461d      	mov	r5, r3
    int32_t digit = i % base;
   131da:	fbb5 f3f2 	udiv	r3, r5, r2
   131de:	fb02 5313 	mls	r3, r2, r3, r5
    if (digit < 10) {
   131e2:	2b09      	cmp	r3, #9
   131e4:	ddf0      	ble.n	131c8 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci+0xa>
      character = 'a' + (digit - 10);
   131e6:	3357      	adds	r3, #87	; 0x57
   131e8:	b2db      	uxtb	r3, r3
   131ea:	e7ef      	b.n	131cc <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci+0xe>
  *buffer = 0;
   131ec:	2300      	movs	r3, #0
   131ee:	7023      	strb	r3, [r4, #0]
  ReverseStringInPlace(start, buffer);
   131f0:	4621      	mov	r1, r4
   131f2:	f7ff ffc0 	bl	13176 <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_>
}
   131f6:	4620      	mov	r0, r4
   131f8:	bd38      	pop	{r3, r4, r5, pc}

000131fa <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc>:
char* FastInt32ToBufferLeft(int32_t i, char* buffer) {
   131fa:	b508      	push	{r3, lr}
  if (i < 0) {
   131fc:	2800      	cmp	r0, #0
   131fe:	db03      	blt.n	13208 <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc+0xe>
  return FastUInt32ToBufferLeft(u, buffer, 10);
   13200:	220a      	movs	r2, #10
   13202:	f7ff ffdc 	bl	131be <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>
}
   13206:	bd08      	pop	{r3, pc}
    *buffer++ = '-';
   13208:	222d      	movs	r2, #45	; 0x2d
   1320a:	f801 2b01 	strb.w	r2, [r1], #1
    u = -u;
   1320e:	4240      	negs	r0, r0
   13210:	e7f6      	b.n	13200 <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc+0x6>

00013212 <_ZN12_GLOBAL__N_111StrCatInt32EPcii>:
char* StrCatInt32(char* main, int main_max_length, int32_t number) {
   13212:	b530      	push	{r4, r5, lr}
   13214:	b08d      	sub	sp, #52	; 0x34
   13216:	4604      	mov	r4, r0
   13218:	460d      	mov	r5, r1
  FastInt32ToBufferLeft(number, number_string);
   1321a:	4669      	mov	r1, sp
   1321c:	4610      	mov	r0, r2
   1321e:	f7ff ffec 	bl	131fa <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc>
  return StrCatStr(main, main_max_length, number_string);
   13222:	466a      	mov	r2, sp
   13224:	4629      	mov	r1, r5
   13226:	4620      	mov	r0, r4
   13228:	f7ff ffb5 	bl	13196 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
}
   1322c:	b00d      	add	sp, #52	; 0x34
   1322e:	bd30      	pop	{r4, r5, pc}

00013230 <_ZN12_GLOBAL__N_112StrCatUInt32EPciji>:
char* StrCatUInt32(char* main, int main_max_length, uint32_t number, int base) {
   13230:	b530      	push	{r4, r5, lr}
   13232:	b08d      	sub	sp, #52	; 0x34
   13234:	4604      	mov	r4, r0
   13236:	460d      	mov	r5, r1
   13238:	4610      	mov	r0, r2
  FastUInt32ToBufferLeft(number, number_string, base);
   1323a:	461a      	mov	r2, r3
   1323c:	4669      	mov	r1, sp
   1323e:	f7ff ffbe 	bl	131be <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>
  return StrCatStr(main, main_max_length, number_string);
   13242:	466a      	mov	r2, sp
   13244:	4629      	mov	r1, r5
   13246:	4620      	mov	r0, r4
   13248:	f7ff ffa5 	bl	13196 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
}
   1324c:	b00d      	add	sp, #52	; 0x34
   1324e:	bd30      	pop	{r4, r5, pc}

00013250 <_ZN12_GLOBAL__N_111FormatInt32EPci>:
int FormatInt32(char* output, int32_t i) {
   13250:	b510      	push	{r4, lr}
   13252:	4604      	mov	r4, r0
   13254:	4608      	mov	r0, r1
  return static_cast<int>(FastInt32ToBufferLeft(i, output) - output);
   13256:	4621      	mov	r1, r4
   13258:	f7ff ffcf 	bl	131fa <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc>
}
   1325c:	1b00      	subs	r0, r0, r4
   1325e:	bd10      	pop	{r4, pc}

00013260 <_ZN12_GLOBAL__N_112FormatUInt32EPcj>:
int FormatUInt32(char* output, uint32_t i) {
   13260:	b510      	push	{r4, lr}
   13262:	4604      	mov	r4, r0
   13264:	4608      	mov	r0, r1
  return static_cast<int>(FastUInt32ToBufferLeft(i, output, 10) - output);
   13266:	220a      	movs	r2, #10
   13268:	4621      	mov	r1, r4
   1326a:	f7ff ffa8 	bl	131be <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>
}
   1326e:	1b00      	subs	r0, r0, r4
   13270:	bd10      	pop	{r4, pc}

00013272 <_ZN12_GLOBAL__N_19FormatHexEPcj>:
int FormatHex(char* output, uint32_t i) {
   13272:	b510      	push	{r4, lr}
   13274:	4604      	mov	r4, r0
   13276:	4608      	mov	r0, r1
  return static_cast<int>(FastUInt32ToBufferLeft(i, output, 16) - output);
   13278:	2210      	movs	r2, #16
   1327a:	4621      	mov	r1, r4
   1327c:	f7ff ff9f 	bl	131be <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>
}
   13280:	1b00      	subs	r0, r0, r4
   13282:	bd10      	pop	{r4, pc}

00013284 <_ZN12_GLOBAL__N_111FormatFloatEPcf>:
int FormatFloat(char* output, float i) {
   13284:	b510      	push	{r4, lr}
   13286:	4604      	mov	r4, r0
   13288:	4608      	mov	r0, r1
  return static_cast<int>(FastFloatToBufferLeft(i, output) - output);
   1328a:	4621      	mov	r1, r4
   1328c:	f7f3 f8ae 	bl	63ec <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc>
}
   13290:	1b00      	subs	r0, r0, r4
   13292:	bd10      	pop	{r4, pc}

00013294 <_ZN6tflite12ElementCountERK14TfLiteIntArray>:
#include "tensorflow/lite/kernels/op_macros.h"
#include "tensorflow/lite/micro/micro_error_reporter.h"

namespace tflite {

int ElementCount(const TfLiteIntArray& dims) {
   13294:	4602      	mov	r2, r0
  int result = 1;
  for (int i = 0; i < dims.size; ++i) {
   13296:	2300      	movs	r3, #0
  int result = 1;
   13298:	2001      	movs	r0, #1
  for (int i = 0; i < dims.size; ++i) {
   1329a:	6811      	ldr	r1, [r2, #0]
   1329c:	4299      	cmp	r1, r3
   1329e:	dd06      	ble.n	132ae <_ZN6tflite12ElementCountERK14TfLiteIntArray+0x1a>
    result *= dims.data[i];
   132a0:	eb02 0183 	add.w	r1, r2, r3, lsl #2
   132a4:	6849      	ldr	r1, [r1, #4]
   132a6:	fb01 f000 	mul.w	r0, r1, r0
  for (int i = 0; i < dims.size; ++i) {
   132aa:	3301      	adds	r3, #1
   132ac:	e7f5      	b.n	1329a <_ZN6tflite12ElementCountERK14TfLiteIntArray+0x6>
  }
  return result;
}
   132ae:	4770      	bx	lr

000132b0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>:
uint32_t NumSubgraphOperators(const SubGraph* subgraph) {
   132b0:	b538      	push	{r3, r4, r5, lr}
   132b2:	4604      	mov	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
   132b4:	f7ff ff4c 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
   132b8:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
   132ba:	4628      	mov	r0, r5
   132bc:	f7ff ff4e 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
   132c0:	280a      	cmp	r0, #10
   132c2:	d90e      	bls.n	132e2 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x32>
   132c4:	f105 000a 	add.w	r0, r5, #10
   132c8:	f7ff ff48 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
   132cc:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
   132ce:	b150      	cbz	r0, 132e6 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x36>
   132d0:	4620      	mov	r0, r4
   132d2:	f7ff ff37 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
   132d6:	4420      	add	r0, r4
  if (subgraph->operators() != nullptr) {
   132d8:	b138      	cbz	r0, 132ea <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x3a>
  uoffset_t size() const { return EndianScalar(length_); }
   132da:	6800      	ldr	r0, [r0, #0]
   132dc:	f7fe fcd9 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
   132e0:	bd38      	pop	{r3, r4, r5, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
   132e2:	2000      	movs	r0, #0
   132e4:	e7f2      	b.n	132cc <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x1c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
   132e6:	2000      	movs	r0, #0
   132e8:	e7f6      	b.n	132d8 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x28>
    return 0;
   132ea:	2000      	movs	r0, #0
   132ec:	e7f8      	b.n	132e0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x30>

000132ee <_ZN11flatbuffers10ReadScalarIhEET_PKv>:
T ReadScalar(const void *p) {
   132ee:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
   132f0:	7800      	ldrb	r0, [r0, #0]
   132f2:	f7ff ff3f 	bl	13174 <_ZN11flatbuffers12EndianScalarIhEET_S1_>
}
   132f6:	bd08      	pop	{r3, pc}

000132f8 <_ZN11flatbuffers12EndianScalarIxEET_S1_>:
}
   132f8:	4770      	bx	lr

000132fa <_ZN11flatbuffers12EndianScalarIfEET_S1_>:
   132fa:	4770      	bx	lr

000132fc <_ZN11flatbuffers10ReadScalarIfEET_PKv>:
T ReadScalar(const void *p) {
   132fc:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
   132fe:	6800      	ldr	r0, [r0, #0]
   13300:	f7ff fffb 	bl	132fa <_ZN11flatbuffers12EndianScalarIfEET_S1_>
}
   13304:	bd08      	pop	{r3, pc}

00013306 <_ZN6tflite10MicroGraphD1Ev>:
MicroGraph::~MicroGraph() {}
   13306:	4770      	bx	lr

00013308 <_ZN6tflite10MicroGraphD0Ev>:
   13308:	b510      	push	{r4, lr}
   1330a:	4604      	mov	r4, r0
   1330c:	f002 fe68 	bl	15fe0 <_ZdlPv>
   13310:	4620      	mov	r0, r4
   13312:	bd10      	pop	{r4, pc}

00013314 <_ZN6tflite10MicroGraph22SetSubgraphAllocationsEPNS_19SubgraphAllocationsE>:
  subgraph_allocations_ = subgraph_allocations;
   13314:	6101      	str	r1, [r0, #16]
}
   13316:	4770      	bx	lr

00013318 <_ZN6tflite10MicroGraph13InitSubgraphsEv>:
TfLiteStatus MicroGraph::InitSubgraphs() {
   13318:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1331c:	4606      	mov	r6, r0
  int previous_subgraph_idx = current_subgraph_index_;
   1331e:	f8d0 9014 	ldr.w	r9, [r0, #20]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
   13322:	2700      	movs	r7, #0
   13324:	e017      	b.n	13356 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x3e>
        init_data = reinterpret_cast<const char*>(node->builtin_data);
   13326:	6961      	ldr	r1, [r4, #20]
        init_data_size = 0;
   13328:	2200      	movs	r2, #0
      if (registration->init) {
   1332a:	681b      	ldr	r3, [r3, #0]
   1332c:	b113      	cbz	r3, 13334 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x1c>
            registration->init(context_, init_data, init_data_size);
   1332e:	6870      	ldr	r0, [r6, #4]
   13330:	4798      	blx	r3
        node->user_data =
   13332:	6120      	str	r0, [r4, #16]
    for (size_t i = 0; i < operators_size; ++i) {
   13334:	3501      	adds	r5, #1
   13336:	4545      	cmp	r5, r8
   13338:	d20c      	bcs.n	13354 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x3c>
          &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
   1333a:	6933      	ldr	r3, [r6, #16]
   1333c:	f853 3037 	ldr.w	r3, [r3, r7, lsl #3]
   13340:	242c      	movs	r4, #44	; 0x2c
   13342:	fb04 3405 	mla	r4, r4, r5, r3
      const TfLiteRegistration* registration =
   13346:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      if (registration->builtin_code == BuiltinOperator_CUSTOM) {
   13348:	695a      	ldr	r2, [r3, #20]
   1334a:	2a20      	cmp	r2, #32
   1334c:	d1eb      	bne.n	13326 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0xe>
        init_data = reinterpret_cast<const char*>(node->custom_initial_data);
   1334e:	69a1      	ldr	r1, [r4, #24]
        init_data_size = node->custom_initial_data_size;
   13350:	69e2      	ldr	r2, [r4, #28]
   13352:	e7ea      	b.n	1332a <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x12>
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
   13354:	3701      	adds	r7, #1
   13356:	69b3      	ldr	r3, [r6, #24]
  uoffset_t size() const { return EndianScalar(length_); }
   13358:	6818      	ldr	r0, [r3, #0]
   1335a:	f7fe fc9a 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
   1335e:	4287      	cmp	r7, r0
   13360:	d207      	bcs.n	13372 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x5a>
    current_subgraph_index_ = subgraph_idx;
   13362:	6177      	str	r7, [r6, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
   13364:	4639      	mov	r1, r7
   13366:	68b0      	ldr	r0, [r6, #8]
   13368:	f7f3 f996 	bl	6698 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
   1336c:	4680      	mov	r8, r0
    for (size_t i = 0; i < operators_size; ++i) {
   1336e:	2500      	movs	r5, #0
   13370:	e7e1      	b.n	13336 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x1e>
  current_subgraph_index_ = previous_subgraph_idx;
   13372:	f8c6 9014 	str.w	r9, [r6, #20]
}
   13376:	2000      	movs	r0, #0
   13378:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0001337c <_ZN6tflite10MicroGraph13FreeSubgraphsEv>:
TfLiteStatus MicroGraph::FreeSubgraphs() {
   1337c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   13380:	4605      	mov	r5, r0
  int previous_subgraph_idx = current_subgraph_index_;
   13382:	f8d0 8014 	ldr.w	r8, [r0, #20]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
   13386:	2600      	movs	r6, #0
   13388:	e013      	b.n	133b2 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x36>
    for (size_t i = 0; i < operators_size; ++i) {
   1338a:	3401      	adds	r4, #1
   1338c:	42bc      	cmp	r4, r7
   1338e:	d20f      	bcs.n	133b0 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x34>
          &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
   13390:	692b      	ldr	r3, [r5, #16]
   13392:	f853 2036 	ldr.w	r2, [r3, r6, lsl #3]
   13396:	232c      	movs	r3, #44	; 0x2c
   13398:	fb03 2304 	mla	r3, r3, r4, r2
      const TfLiteRegistration* registration =
   1339c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      if (registration != nullptr && registration->free != nullptr) {
   1339e:	2a00      	cmp	r2, #0
   133a0:	d0f3      	beq.n	1338a <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0xe>
   133a2:	6852      	ldr	r2, [r2, #4]
   133a4:	2a00      	cmp	r2, #0
   133a6:	d0f0      	beq.n	1338a <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0xe>
        registration->free(context_, node->user_data);
   133a8:	6919      	ldr	r1, [r3, #16]
   133aa:	6868      	ldr	r0, [r5, #4]
   133ac:	4790      	blx	r2
   133ae:	e7ec      	b.n	1338a <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0xe>
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
   133b0:	3601      	adds	r6, #1
   133b2:	69ab      	ldr	r3, [r5, #24]
   133b4:	6818      	ldr	r0, [r3, #0]
   133b6:	f7fe fc6c 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
   133ba:	4286      	cmp	r6, r0
   133bc:	d207      	bcs.n	133ce <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x52>
    current_subgraph_index_ = subgraph_idx;
   133be:	616e      	str	r6, [r5, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
   133c0:	4631      	mov	r1, r6
   133c2:	68a8      	ldr	r0, [r5, #8]
   133c4:	f7f3 f968 	bl	6698 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
   133c8:	4607      	mov	r7, r0
    for (size_t i = 0; i < operators_size; ++i) {
   133ca:	2400      	movs	r4, #0
   133cc:	e7de      	b.n	1338c <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x10>
  current_subgraph_index_ = previous_subgraph_idx;
   133ce:	f8c5 8014 	str.w	r8, [r5, #20]
}
   133d2:	2000      	movs	r0, #0
   133d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000133d8 <_ZN6tflite10MicroGraph12NumSubgraphsEv>:
int MicroGraph::NumSubgraphs() { return model_->subgraphs()->size(); }
   133d8:	b538      	push	{r3, r4, r5, lr}
   133da:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
   133dc:	4620      	mov	r0, r4
   133de:	f7ff feb7 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
   133e2:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
   133e4:	4628      	mov	r0, r5
   133e6:	f7ff feb9 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
   133ea:	2808      	cmp	r0, #8
   133ec:	d90d      	bls.n	1340a <_ZN6tflite10MicroGraph12NumSubgraphsEv+0x32>
   133ee:	f105 0008 	add.w	r0, r5, #8
   133f2:	f7ff feb3 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
   133f6:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
   133f8:	b148      	cbz	r0, 1340e <_ZN6tflite10MicroGraph12NumSubgraphsEv+0x36>
   133fa:	4620      	mov	r0, r4
   133fc:	f7ff fea2 	bl	13144 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
   13400:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
   13402:	6820      	ldr	r0, [r4, #0]
   13404:	f7fe fc45 	bl	11c92 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
   13408:	bd38      	pop	{r3, r4, r5, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
   1340a:	2000      	movs	r0, #0
   1340c:	e7f3      	b.n	133f6 <_ZN6tflite10MicroGraph12NumSubgraphsEv+0x1e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
   1340e:	2400      	movs	r4, #0
   13410:	e7f7      	b.n	13402 <_ZN6tflite10MicroGraph12NumSubgraphsEv+0x2a>

00013412 <_ZN6tflite16MicroInterpreter24AllocatePersistentBufferEP13TfLiteContextj>:
TfLiteStatus MicroInterpreter::ResetVariableTensors() {
  return graph_.ResetVariableTensors();
}

void* MicroInterpreter::AllocatePersistentBuffer(TfLiteContext* ctx,
                                                 size_t bytes) {
   13412:	b508      	push	{r3, lr}
  return reinterpret_cast<MicroInterpreter*>(ctx->impl_)
   13414:	68c3      	ldr	r3, [r0, #12]
      ->allocator_.AllocatePersistentBuffer(bytes);
   13416:	6e98      	ldr	r0, [r3, #104]	; 0x68
   13418:	6803      	ldr	r3, [r0, #0]
   1341a:	68db      	ldr	r3, [r3, #12]
   1341c:	4798      	blx	r3
}
   1341e:	bd08      	pop	{r3, pc}

00013420 <_ZN6tflite16MicroInterpreter16GetScratchBufferEP13TfLiteContexti>:
  return interpreter->allocator_.RequestScratchBufferInArena(
      bytes, interpreter->graph_.GetCurrentSubgraphIndex(), buffer_idx);
}

void* MicroInterpreter::GetScratchBuffer(TfLiteContext* ctx, int buffer_idx) {
  MicroInterpreter* interpreter =
   13420:	68c3      	ldr	r3, [r0, #12]
      reinterpret_cast<MicroInterpreter*>(ctx->impl_);
  ScratchBufferHandle* handle =
      interpreter->scratch_buffer_handles_ + buffer_idx;
   13422:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
  return handle->data;
}
   13426:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
   1342a:	4770      	bx	lr

0001342c <_ZN6tflite16MicroInterpreter9GetTensorEPK13TfLiteContexti>:
  va_end(args);
#endif
}

TfLiteTensor* MicroInterpreter::GetTensor(const struct TfLiteContext* context,
                                          int tensor_idx) {
   1342c:	b570      	push	{r4, r5, r6, lr}
   1342e:	b082      	sub	sp, #8
   13430:	460b      	mov	r3, r1
  MicroInterpreter* interpreter =
   13432:	68c4      	ldr	r4, [r0, #12]
      static_cast<MicroInterpreter*>(context->impl_);
  return interpreter->allocator_.AllocateTempTfLiteTensor(
   13434:	6ea0      	ldr	r0, [r4, #104]	; 0x68
      interpreter->model_, interpreter->graph_.GetAllocations(), tensor_idx,
      interpreter->get_subgraph_index());
   13436:	6802      	ldr	r2, [r0, #0]
   13438:	6855      	ldr	r5, [r2, #4]
   1343a:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
  int GetCurrentSubgraphIndex() { return current_subgraph_index_; }
   1343c:	f8d4 6080 	ldr.w	r6, [r4, #128]	; 0x80
  return interpreter->allocator_.AllocateTempTfLiteTensor(
   13440:	6821      	ldr	r1, [r4, #0]
   13442:	9600      	str	r6, [sp, #0]
   13444:	47a8      	blx	r5
}
   13446:	b002      	add	sp, #8
   13448:	bd70      	pop	{r4, r5, r6, pc}

0001344a <_ZN6tflite16MicroInterpreter13GetEvalTensorEPK13TfLiteContexti>:

TfLiteEvalTensor* MicroInterpreter::GetEvalTensor(
    const struct TfLiteContext* context, int tensor_idx) {
  MicroInterpreter* interpreter =
   1344a:	68c2      	ldr	r2, [r0, #12]
  SubgraphAllocations* GetAllocations() { return subgraph_allocations_; }
   1344c:	6fd3      	ldr	r3, [r2, #124]	; 0x7c
  int GetCurrentSubgraphIndex() { return current_subgraph_index_; }
   1344e:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
      reinterpret_cast<MicroInterpreter*>(context->impl_);
  return &interpreter->graph_
              .GetAllocations()[interpreter->get_subgraph_index()]
   13452:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
              .tensors[tensor_idx];
   13456:	6858      	ldr	r0, [r3, #4]
   13458:	eb01 0141 	add.w	r1, r1, r1, lsl #1
}
   1345c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
   13460:	4770      	bx	lr

00013462 <_ZN6tflite16MicroInterpreter8GetGraphEP13TfLiteContextPP14TfLiteIntArray>:

TfLiteStatus MicroInterpreter::GetGraph(struct TfLiteContext* context,
                                        TfLiteIntArray** args) {
  MicroInterpreter* interpreter =
   13462:	68c3      	ldr	r3, [r0, #12]
      reinterpret_cast<MicroInterpreter*>(context->impl_);
  *args = reinterpret_cast<TfLiteIntArray*>(&interpreter->graph_);
   13464:	336c      	adds	r3, #108	; 0x6c
   13466:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
}
   13468:	2000      	movs	r0, #0
   1346a:	4770      	bx	lr

0001346c <_ZN6tflite16MicroInterpreter27RequestScratchBufferInArenaEP13TfLiteContextjPi>:
                                                           int* buffer_idx) {
   1346c:	b508      	push	{r3, lr}
   1346e:	4613      	mov	r3, r2
  MicroInterpreter* interpreter =
   13470:	68c0      	ldr	r0, [r0, #12]
  return interpreter->allocator_.RequestScratchBufferInArena(
   13472:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
   13476:	6e80      	ldr	r0, [r0, #104]	; 0x68
   13478:	f7f4 faac 	bl	79d4 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi>
}
   1347c:	bd08      	pop	{r3, pc}

0001347e <_ZN6tflite16MicroInterpreter13ReportOpErrorEP13TfLiteContextPKcz>:
                                     const char* format, ...) {
   1347e:	b40e      	push	{r1, r2, r3}
   13480:	b500      	push	{lr}
   13482:	b082      	sub	sp, #8
   13484:	aa03      	add	r2, sp, #12
   13486:	f852 1b04 	ldr.w	r1, [r2], #4
  MicroInterpreter* interpreter =
   1348a:	68c3      	ldr	r3, [r0, #12]
  va_start(args, format);
   1348c:	9201      	str	r2, [sp, #4]
  TF_LITE_REPORT_ERROR(interpreter->error_reporter_, format, args);
   1348e:	6898      	ldr	r0, [r3, #8]
   13490:	6803      	ldr	r3, [r0, #0]
   13492:	689b      	ldr	r3, [r3, #8]
   13494:	4798      	blx	r3
}
   13496:	b002      	add	sp, #8
   13498:	f85d eb04 	ldr.w	lr, [sp], #4
   1349c:	b003      	add	sp, #12
   1349e:	4770      	bx	lr

000134a0 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_13ErrorReporterEPNS_13MicroProfilerE>:
MicroInterpreter::MicroInterpreter(const Model* model,
   134a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   134a4:	4604      	mov	r4, r0
   134a6:	460d      	mov	r5, r1
   134a8:	461e      	mov	r6, r3
   134aa:	f8dd 801c 	ldr.w	r8, [sp, #28]
      output_tensors_(nullptr) {
   134ae:	6001      	str	r1, [r0, #0]
   134b0:	6042      	str	r2, [r0, #4]
   134b2:	f8c0 8008 	str.w	r8, [r0, #8]
   134b6:	f100 070c 	add.w	r7, r0, #12
   134ba:	225c      	movs	r2, #92	; 0x5c
   134bc:	2100      	movs	r1, #0
   134be:	4638      	mov	r0, r7
   134c0:	f002 fdbe 	bl	16040 <memset>
      allocator_(*MicroAllocator::Create(tensor_arena, tensor_arena_size,
   134c4:	4642      	mov	r2, r8
   134c6:	9906      	ldr	r1, [sp, #24]
   134c8:	4630      	mov	r0, r6
   134ca:	f000 f90a 	bl	136e2 <_ZN6tflite14MicroAllocator6CreateEPhjPNS_13ErrorReporterE>
   134ce:	4603      	mov	r3, r0
      output_tensors_(nullptr) {
   134d0:	66a0      	str	r0, [r4, #104]	; 0x68
   134d2:	462a      	mov	r2, r5
   134d4:	4639      	mov	r1, r7
   134d6:	f104 006c 	add.w	r0, r4, #108	; 0x6c
   134da:	f7f3 f9d3 	bl	6884 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE>
   134de:	2300      	movs	r3, #0
   134e0:	f884 3088 	strb.w	r3, [r4, #136]	; 0x88
   134e4:	2201      	movs	r2, #1
   134e6:	f884 2089 	strb.w	r2, [r4, #137]	; 0x89
   134ea:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
   134ee:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
   134f2:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
  Init(profiler);
   134f6:	9908      	ldr	r1, [sp, #32]
   134f8:	4620      	mov	r0, r4
   134fa:	f7f3 fc53 	bl	6da4 <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE>
}
   134fe:	4620      	mov	r0, r4
   13500:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00013504 <_ZN6tflite16MicroInterpreterD1Ev>:
MicroInterpreter::~MicroInterpreter() {
   13504:	b510      	push	{r4, lr}
   13506:	4604      	mov	r4, r0
  SubgraphAllocations* GetAllocations() { return subgraph_allocations_; }
   13508:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
  if (graph_.GetAllocations() != nullptr) {
   1350a:	b113      	cbz	r3, 13512 <_ZN6tflite16MicroInterpreterD1Ev+0xe>
    graph_.FreeSubgraphs();
   1350c:	306c      	adds	r0, #108	; 0x6c
   1350e:	f7ff ff35 	bl	1337c <_ZN6tflite10MicroGraph13FreeSubgraphsEv>
MicroInterpreter::~MicroInterpreter() {
   13512:	f104 006c 	add.w	r0, r4, #108	; 0x6c
   13516:	f7ff fef6 	bl	13306 <_ZN6tflite10MicroGraphD1Ev>
}
   1351a:	4620      	mov	r0, r4
   1351c:	bd10      	pop	{r4, pc}

0001351e <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv>:
TfLiteStatus MicroInterpreter::ResetVariableTensors() {
   1351e:	b508      	push	{r3, lr}
  return graph_.ResetVariableTensors();
   13520:	306c      	adds	r0, #108	; 0x6c
   13522:	f7f3 fb4b 	bl	6bbc <_ZN6tflite10MicroGraph20ResetVariableTensorsEv>
}
   13526:	bd08      	pop	{r3, pc}

00013528 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocator8AllocateEjj>:
  void* Allocate(size_t size, size_t alignment_hint) override {
   13528:	b508      	push	{r3, lr}
    return memory_allocator_->AllocateFromTail(size, alignment_hint);
   1352a:	6840      	ldr	r0, [r0, #4]
   1352c:	6803      	ldr	r3, [r0, #0]
   1352e:	68db      	ldr	r3, [r3, #12]
   13530:	4798      	blx	r3
  }
   13532:	bd08      	pop	{r3, pc}

00013534 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocator10DeallocateEPv>:
  }
   13534:	4770      	bx	lr

00013536 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE>:
    ScratchBufferHandle* scratch_buffer_handles) {
   13536:	b5f0      	push	{r4, r5, r6, r7, lr}
  for (size_t i = tensor_count_; i < tensor_count_ + buffer_count_; ++i) {
   13538:	6844      	ldr	r4, [r0, #4]
   1353a:	6843      	ldr	r3, [r0, #4]
   1353c:	6885      	ldr	r5, [r0, #8]
   1353e:	441d      	add	r5, r3
   13540:	42a5      	cmp	r5, r4
   13542:	d91a      	bls.n	1357a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE+0x44>
        &(scratch_buffer_requests[i - tensor_count_]);
   13544:	1ae3      	subs	r3, r4, r3
    internal::ScratchBufferRequest* current_request =
   13546:	eb01 0cc3 	add.w	ip, r1, r3, lsl #3
    ScratchBufferHandle* current_handle =
   1354a:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
    AllocationInfo* current = &info_[i];
   1354e:	6806      	ldr	r6, [r0, #0]
   13550:	eb04 0744 	add.w	r7, r4, r4, lsl #1
   13554:	eb06 05c7 	add.w	r5, r6, r7, lsl #3
    current->output_ptr = reinterpret_cast<void**>(&current_handle->data);
   13558:	f8c5 e004 	str.w	lr, [r5, #4]
    current->bytes = current_request->bytes;
   1355c:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
   13560:	f846 3037 	str.w	r3, [r6, r7, lsl #3]
    current->first_created = current_request->node_idx;
   13564:	f8dc 3004 	ldr.w	r3, [ip, #4]
   13568:	60ab      	str	r3, [r5, #8]
    current->last_used = current_request->node_idx;
   1356a:	60eb      	str	r3, [r5, #12]
    current->offline_offset = kOnlinePlannedBuffer;
   1356c:	f04f 33ff 	mov.w	r3, #4294967295
   13570:	612b      	str	r3, [r5, #16]
    current->needs_allocating = true;
   13572:	2301      	movs	r3, #1
   13574:	752b      	strb	r3, [r5, #20]
  for (size_t i = tensor_count_; i < tensor_count_ + buffer_count_; ++i) {
   13576:	441c      	add	r4, r3
   13578:	e7df      	b.n	1353a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE+0x4>
}
   1357a:	2000      	movs	r0, #0
   1357c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0001357e <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj>:
                        size_t allocation_info_size) {
   1357e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13582:	b085      	sub	sp, #20
   13584:	9001      	str	r0, [sp, #4]
   13586:	4688      	mov	r8, r1
   13588:	4693      	mov	fp, r2
   1358a:	461f      	mov	r7, r3
   1358c:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
  for (size_t i = 0; i < allocation_info_size; ++i) {
   13590:	2400      	movs	r4, #0
  int planner_index = 0;
   13592:	4626      	mov	r6, r4
   13594:	e000      	b.n	13598 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x1a>
  for (size_t i = 0; i < allocation_info_size; ++i) {
   13596:	3401      	adds	r4, #1
   13598:	454c      	cmp	r4, r9
   1359a:	d21a      	bcs.n	135d2 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x54>
    const AllocationInfo* current = &allocation_info[i];
   1359c:	eb04 0544 	add.w	r5, r4, r4, lsl #1
   135a0:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
    if (current->needs_allocating) {
   135a4:	7d2b      	ldrb	r3, [r5, #20]
   135a6:	2b00      	cmp	r3, #0
   135a8:	d0f5      	beq.n	13596 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x18>
      int offset = -1;
   135aa:	f04f 33ff 	mov.w	r3, #4294967295
   135ae:	9303      	str	r3, [sp, #12]
      TF_LITE_ENSURE_STATUS(
   135b0:	f8d8 3000 	ldr.w	r3, [r8]
   135b4:	f8d3 a014 	ldr.w	sl, [r3, #20]
   135b8:	ab03      	add	r3, sp, #12
   135ba:	4632      	mov	r2, r6
   135bc:	9901      	ldr	r1, [sp, #4]
   135be:	4640      	mov	r0, r8
   135c0:	47d0      	blx	sl
   135c2:	4603      	mov	r3, r0
   135c4:	b930      	cbnz	r0, 135d4 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x56>
      *current->output_ptr = reinterpret_cast<void*>(starting_point + offset);
   135c6:	686a      	ldr	r2, [r5, #4]
   135c8:	9b03      	ldr	r3, [sp, #12]
   135ca:	445b      	add	r3, fp
   135cc:	6013      	str	r3, [r2, #0]
      ++planner_index;
   135ce:	3601      	adds	r6, #1
   135d0:	e7e1      	b.n	13596 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x18>
  return kTfLiteOk;
   135d2:	2300      	movs	r3, #0
}
   135d4:	4618      	mov	r0, r3
   135d6:	b005      	add	sp, #20
   135d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000135dc <_ZN6tflite14MicroAllocatorD1Ev>:
MicroAllocator::~MicroAllocator() {}
   135dc:	4770      	bx	lr

000135de <_ZN6tflite14MicroAllocator24AllocatePersistentBufferEj>:
void* MicroAllocator::AllocatePersistentBuffer(size_t bytes) {
   135de:	b508      	push	{r3, lr}
  return memory_allocator_->AllocateFromTail(bytes, kBufferAlignment);
   135e0:	6840      	ldr	r0, [r0, #4]
   135e2:	6803      	ldr	r3, [r0, #0]
   135e4:	68db      	ldr	r3, [r3, #12]
   135e6:	2210      	movs	r2, #16
   135e8:	4798      	blx	r3
}
   135ea:	bd08      	pop	{r3, pc}

000135ec <_ZN6tflite14MicroAllocator20ResetTempAllocationsEv>:
void MicroAllocator::ResetTempAllocations() {
   135ec:	b508      	push	{r3, lr}
  memory_allocator_->ResetTempAllocations();
   135ee:	6840      	ldr	r0, [r0, #4]
   135f0:	6803      	ldr	r3, [r0, #0]
   135f2:	695b      	ldr	r3, [r3, #20]
   135f4:	4798      	blx	r3
}
   135f6:	bd08      	pop	{r3, pc}

000135f8 <_ZN6tflite14MicroAllocator38AllocatePersistentTfLiteTensorInternalEv>:
TfLiteTensor* MicroAllocator::AllocatePersistentTfLiteTensorInternal() {
   135f8:	b508      	push	{r3, lr}
  return reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateFromTail(
   135fa:	6840      	ldr	r0, [r0, #4]
      sizeof(TfLiteTensor), alignof(TfLiteTensor)));
   135fc:	6803      	ldr	r3, [r0, #0]
   135fe:	68db      	ldr	r3, [r3, #12]
  return reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateFromTail(
   13600:	2204      	movs	r2, #4
   13602:	2140      	movs	r1, #64	; 0x40
   13604:	4798      	blx	r3
}
   13606:	bd08      	pop	{r3, pc}

00013608 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD1Ev>:
class MicroBuiltinDataAllocator : public BuiltinDataAllocator {
   13608:	4770      	bx	lr

0001360a <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj>:

TfLiteStatus MicroAllocator::AllocateScratchBufferHandles(
    ScratchBufferHandle** scratch_buffer_handles, size_t handle_count) {
   1360a:	b538      	push	{r3, r4, r5, lr}
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
   1360c:	b161      	cbz	r1, 13628 <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj+0x1e>
   1360e:	4613      	mov	r3, r2
   13610:	460c      	mov	r4, r1

  if (scratch_buffer_request_count_ == 0) {
   13612:	6942      	ldr	r2, [r0, #20]
   13614:	b132      	cbz	r2, 13624 <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj+0x1a>
  }

  // Allocate a consecutive block of memory store the scratch buffer handles.
  // This alignment ensures quick lookup during inference time for the model:
  *scratch_buffer_handles = reinterpret_cast<ScratchBufferHandle*>(
      memory_allocator_->AllocateFromTail(
   13616:	6840      	ldr	r0, [r0, #4]
          sizeof(ScratchBufferHandle) * handle_count,
          alignof(ScratchBufferHandle)));
   13618:	6802      	ldr	r2, [r0, #0]
   1361a:	68d5      	ldr	r5, [r2, #12]
      memory_allocator_->AllocateFromTail(
   1361c:	2204      	movs	r2, #4
   1361e:	0099      	lsls	r1, r3, #2
   13620:	47a8      	blx	r5
  *scratch_buffer_handles = reinterpret_cast<ScratchBufferHandle*>(
   13622:	6020      	str	r0, [r4, #0]

  return kTfLiteOk;
}
   13624:	2000      	movs	r0, #0
   13626:	bd38      	pop	{r3, r4, r5, pc}
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
   13628:	f002 fcf1 	bl	1600e <abort>

0001362c <_ZN6tflite14MicroAllocatorD0Ev>:
MicroAllocator::~MicroAllocator() {}
   1362c:	b510      	push	{r4, lr}
   1362e:	4604      	mov	r4, r0
   13630:	f002 fcd6 	bl	15fe0 <_ZdlPv>
   13634:	4620      	mov	r0, r4
   13636:	bd10      	pop	{r4, pc}

00013638 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD0Ev>:
class MicroBuiltinDataAllocator : public BuiltinDataAllocator {
   13638:	b510      	push	{r4, lr}
   1363a:	4604      	mov	r4, r0
   1363c:	f002 fcd0 	bl	15fe0 <_ZdlPv>
   13640:	4620      	mov	r0, r4
   13642:	bd10      	pop	{r4, pc}

00013644 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj>:
                        size_t allocation_info_size) {
   13644:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   13648:	b082      	sub	sp, #8
   1364a:	4682      	mov	sl, r0
   1364c:	4689      	mov	r9, r1
   1364e:	4617      	mov	r7, r2
   13650:	4698      	mov	r8, r3
  for (size_t i = 0; i < allocation_info_size; ++i) {
   13652:	2500      	movs	r5, #0
   13654:	e00a      	b.n	1366c <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x28>
        TF_LITE_ENSURE_STATUS(planner->AddBuffer(
   13656:	68e1      	ldr	r1, [r4, #12]
   13658:	9301      	str	r3, [sp, #4]
   1365a:	9100      	str	r1, [sp, #0]
   1365c:	68a3      	ldr	r3, [r4, #8]
   1365e:	4651      	mov	r1, sl
   13660:	4648      	mov	r0, r9
   13662:	f000 f8c9 	bl	137f8 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii>
   13666:	4603      	mov	r3, r0
   13668:	bb08      	cbnz	r0, 136ae <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x6a>
  for (size_t i = 0; i < allocation_info_size; ++i) {
   1366a:	3501      	adds	r5, #1
   1366c:	4545      	cmp	r5, r8
   1366e:	d21d      	bcs.n	136ac <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x68>
    const AllocationInfo* current = &allocation_info[i];
   13670:	eb05 0445 	add.w	r4, r5, r5, lsl #1
   13674:	00e3      	lsls	r3, r4, #3
   13676:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
    if (current->needs_allocating) {
   1367a:	7d26      	ldrb	r6, [r4, #20]
   1367c:	2e00      	cmp	r6, #0
   1367e:	d0f4      	beq.n	1366a <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x26>
          AlignSizeUp(current->bytes, kBufferAlignment);
   13680:	2110      	movs	r1, #16
   13682:	58f8      	ldr	r0, [r7, r3]
   13684:	f7ff fcf3 	bl	1306e <_ZN6tflite11AlignSizeUpEjj>
   13688:	4602      	mov	r2, r0
      if (current->offline_offset == kOnlinePlannedBuffer) {
   1368a:	6923      	ldr	r3, [r4, #16]
   1368c:	f1b3 3fff 	cmp.w	r3, #4294967295
   13690:	d1e1      	bne.n	13656 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x12>
        TF_LITE_ENSURE_STATUS(
   13692:	f8d9 3000 	ldr.w	r3, [r9]
   13696:	689e      	ldr	r6, [r3, #8]
   13698:	68e3      	ldr	r3, [r4, #12]
   1369a:	9300      	str	r3, [sp, #0]
   1369c:	68a3      	ldr	r3, [r4, #8]
   1369e:	4651      	mov	r1, sl
   136a0:	4648      	mov	r0, r9
   136a2:	47b0      	blx	r6
   136a4:	4603      	mov	r3, r0
   136a6:	2800      	cmp	r0, #0
   136a8:	d0df      	beq.n	1366a <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x26>
   136aa:	e000      	b.n	136ae <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x6a>
  return kTfLiteOk;
   136ac:	2300      	movs	r3, #0
}
   136ae:	4618      	mov	r0, r3
   136b0:	b002      	add	sp, #8
   136b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

000136b6 <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>:
                                       ErrorReporter* error_reporter) {
   136b6:	b570      	push	{r4, r5, r6, lr}
  TFLITE_DCHECK(memory_allocator != nullptr);
   136b8:	b178      	cbz	r0, 136da <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x24>
   136ba:	460c      	mov	r4, r1
   136bc:	4605      	mov	r5, r0
  TFLITE_DCHECK(error_reporter != nullptr);
   136be:	b171      	cbz	r1, 136de <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x28>
      sizeof(MicroAllocator), alignof(MicroAllocator));
   136c0:	6803      	ldr	r3, [r0, #0]
   136c2:	68db      	ldr	r3, [r3, #12]
  uint8_t* allocator_buffer = memory_allocator->AllocateFromTail(
   136c4:	2204      	movs	r2, #4
   136c6:	211c      	movs	r1, #28
   136c8:	4798      	blx	r3
      new (allocator_buffer) MicroAllocator(memory_allocator, error_reporter);
   136ca:	4606      	mov	r6, r0
   136cc:	b118      	cbz	r0, 136d6 <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x20>
   136ce:	4622      	mov	r2, r4
   136d0:	4629      	mov	r1, r5
   136d2:	f7f4 f971 	bl	79b8 <_ZN6tflite14MicroAllocatorC1EPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>
}
   136d6:	4630      	mov	r0, r6
   136d8:	bd70      	pop	{r4, r5, r6, pc}
  TFLITE_DCHECK(memory_allocator != nullptr);
   136da:	f002 fc98 	bl	1600e <abort>
  TFLITE_DCHECK(error_reporter != nullptr);
   136de:	f002 fc96 	bl	1600e <abort>

000136e2 <_ZN6tflite14MicroAllocator6CreateEPhjPNS_13ErrorReporterE>:
                                       ErrorReporter* error_reporter) {
   136e2:	b570      	push	{r4, r5, r6, lr}
   136e4:	4604      	mov	r4, r0
   136e6:	460e      	mov	r6, r1
   136e8:	4615      	mov	r5, r2
  uint8_t* aligned_arena = AlignPointerUp(tensor_arena, kBufferAlignment);
   136ea:	2110      	movs	r1, #16
   136ec:	f7ff fcb3 	bl	13056 <_ZN6tflite14AlignPointerUpEPhj>
   136f0:	4601      	mov	r1, r0
  size_t aligned_arena_size = tensor_arena + arena_size - aligned_arena;
   136f2:	4434      	add	r4, r6
  return Create(SimpleMemoryAllocator::Create(error_reporter, aligned_arena,
   136f4:	1a22      	subs	r2, r4, r0
   136f6:	4628      	mov	r0, r5
   136f8:	f7f2 fda6 	bl	6248 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj>
   136fc:	4629      	mov	r1, r5
   136fe:	f7ff ffda 	bl	136b6 <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>
}
   13702:	bd70      	pop	{r4, r5, r6, pc}

00013704 <_ZN6tflite14MicroAllocator21InitScratchBufferDataEv>:

TfLiteStatus MicroAllocator::InitScratchBufferData() {
   13704:	b508      	push	{r3, lr}
  // A model is preparing to allocate resources, ensure that scratch buffer
  // request counter is cleared:
  scratch_buffer_request_count_ = 0;
   13706:	2300      	movs	r3, #0
   13708:	6143      	str	r3, [r0, #20]

  // All requests will be stored in the head section. Each kernel is allowed at
  // most kMaxScratchBuffersPerOp requests. Adjust the head to reserve at most
  // that many requests to begin:
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
   1370a:	6840      	ldr	r0, [r0, #4]
   1370c:	6803      	ldr	r3, [r0, #0]
   1370e:	689b      	ldr	r3, [r3, #8]
   13710:	2204      	movs	r2, #4
   13712:	2160      	movs	r1, #96	; 0x60
   13714:	4798      	blx	r3
      sizeof(internal::ScratchBufferRequest) * kMaxScratchBuffersPerOp,
      alignof(internal::ScratchBufferRequest)));

  return kTfLiteOk;
}
   13716:	bd08      	pop	{r3, pc}

00013718 <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>:

internal::ScratchBufferRequest* MicroAllocator::GetScratchBufferRequests() {
   13718:	b508      	push	{r3, lr}
  return reinterpret_cast<internal::ScratchBufferRequest*>(
      AlignPointerUp(memory_allocator_->GetHeadBuffer(),
   1371a:	6840      	ldr	r0, [r0, #4]
   1371c:	f7ff fc70 	bl	13000 <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>
   13720:	2104      	movs	r1, #4
   13722:	f7ff fc98 	bl	13056 <_ZN6tflite14AlignPointerUpEPhj>
                     alignof(internal::ScratchBufferRequest)));
}
   13726:	bd08      	pop	{r3, pc}

00013728 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi>:
TfLiteStatus MicroAllocator::FinishPrepareNodeAllocations(int node_id) {
   13728:	b570      	push	{r4, r5, r6, lr}
   1372a:	4605      	mov	r5, r0
   1372c:	460e      	mov	r6, r1
  ResetTempAllocations();
   1372e:	6803      	ldr	r3, [r0, #0]
   13730:	689b      	ldr	r3, [r3, #8]
   13732:	4798      	blx	r3
  internal::ScratchBufferRequest* requests = GetScratchBufferRequests();
   13734:	4628      	mov	r0, r5
   13736:	f7ff ffef 	bl	13718 <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
   1373a:	2300      	movs	r3, #0
   1373c:	e000      	b.n	13740 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x18>
   1373e:	3301      	adds	r3, #1
   13740:	6969      	ldr	r1, [r5, #20]
   13742:	4299      	cmp	r1, r3
   13744:	d907      	bls.n	13756 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x2e>
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
   13746:	eb00 02c3 	add.w	r2, r0, r3, lsl #3
   1374a:	6854      	ldr	r4, [r2, #4]
   1374c:	f1b4 3fff 	cmp.w	r4, #4294967295
   13750:	d1f5      	bne.n	1373e <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x16>
      requests[i].node_idx = node_id;
   13752:	6056      	str	r6, [r2, #4]
   13754:	e7f3      	b.n	1373e <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x16>
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
   13756:	6868      	ldr	r0, [r5, #4]
   13758:	6803      	ldr	r3, [r0, #0]
   1375a:	689b      	ldr	r3, [r3, #8]
   1375c:	310c      	adds	r1, #12
   1375e:	2204      	movs	r2, #4
   13760:	00c9      	lsls	r1, r1, #3
   13762:	4798      	blx	r3
}
   13764:	bd70      	pop	{r4, r5, r6, pc}

00013766 <_ZN6tflite14MicroAllocator23GetBuiltinDataAllocatorEv>:
      memory_allocator_, error_reporter_, flatbuffer_array, result);
}

BuiltinDataAllocator* MicroAllocator::GetBuiltinDataAllocator() {
  return builtin_data_allocator_;
}
   13766:	6880      	ldr	r0, [r0, #8]
   13768:	4770      	bx	lr

0001376a <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>:
TfLiteStatus FlatBufferVectorToTfLiteTypeArray(
   1376a:	b508      	push	{r3, lr}
  TFLITE_DCHECK(error_reporter != nullptr);
   1376c:	b119      	cbz	r1, 13776 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0xc>
  TFLITE_DCHECK(flatbuffer_array != nullptr);
   1376e:	b122      	cbz	r2, 1377a <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0x10>
    *result = const_cast<kTfLiteArrayType*>(
   13770:	601a      	str	r2, [r3, #0]
}
   13772:	2000      	movs	r0, #0
   13774:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(error_reporter != nullptr);
   13776:	f002 fc4a 	bl	1600e <abort>
  TFLITE_DCHECK(flatbuffer_array != nullptr);
   1377a:	f002 fc48 	bl	1600e <abort>

0001377e <_ZN6tflite14MicroAllocator33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIiEEPP14TfLiteIntArray>:
    TfLiteIntArray** result) {
   1377e:	b508      	push	{r3, lr}
   13780:	4613      	mov	r3, r2
  return internal::FlatBufferVectorToTfLiteTypeArray(
   13782:	460a      	mov	r2, r1
   13784:	68c1      	ldr	r1, [r0, #12]
   13786:	6840      	ldr	r0, [r0, #4]
   13788:	f7ff ffef 	bl	1376a <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
}
   1378c:	bd08      	pop	{r3, pc}

0001378e <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>:
TfLiteStatus FlatBufferVectorToTfLiteTypeArray(
   1378e:	b508      	push	{r3, lr}
  TFLITE_DCHECK(error_reporter != nullptr);
   13790:	b119      	cbz	r1, 1379a <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0xc>
  TFLITE_DCHECK(flatbuffer_array != nullptr);
   13792:	b122      	cbz	r2, 1379e <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0x10>
    *result = const_cast<kTfLiteArrayType*>(
   13794:	601a      	str	r2, [r3, #0]
}
   13796:	2000      	movs	r0, #0
   13798:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(error_reporter != nullptr);
   1379a:	f002 fc38 	bl	1600e <abort>
  TFLITE_DCHECK(flatbuffer_array != nullptr);
   1379e:	f002 fc36 	bl	1600e <abort>

000137a2 <_ZN6tflite19GreedyMemoryPlannerD1Ev>:
}
   137a2:	4770      	bx	lr

000137a4 <_ZN6tflite19GreedyMemoryPlanner14GetBufferCountEv>:
int GreedyMemoryPlanner::GetBufferCount() { return buffer_count_; }
   137a4:	6880      	ldr	r0, [r0, #8]
   137a6:	4770      	bx	lr

000137a8 <_ZN6tflite19GreedyMemoryPlannerD0Ev>:
GreedyMemoryPlanner::~GreedyMemoryPlanner() {
   137a8:	b510      	push	{r4, lr}
   137aa:	4604      	mov	r4, r0
}
   137ac:	f002 fc18 	bl	15fe0 <_ZdlPv>
   137b0:	4620      	mov	r0, r4
   137b2:	bd10      	pop	{r4, pc}

000137b4 <_ZN6tflite18ReverseSortInPlaceEPiS0_i>:
void ReverseSortInPlace(int* values, int* ids, int size) {
   137b4:	b4f0      	push	{r4, r5, r6, r7}
    for (int i = 1; i < size; ++i) {
   137b6:	2301      	movs	r3, #1
    any_swapped = false;
   137b8:	2700      	movs	r7, #0
   137ba:	e000      	b.n	137be <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0xa>
    for (int i = 1; i < size; ++i) {
   137bc:	3301      	adds	r3, #1
   137be:	4293      	cmp	r3, r2
   137c0:	da16      	bge.n	137f0 <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x3c>
      if (values[i - 1] < values[i]) {
   137c2:	f103 4480 	add.w	r4, r3, #1073741824	; 0x40000000
   137c6:	3c01      	subs	r4, #1
   137c8:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
   137cc:	f850 6023 	ldr.w	r6, [r0, r3, lsl #2]
   137d0:	42b5      	cmp	r5, r6
   137d2:	daf3      	bge.n	137bc <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x8>
        values[i - 1] = values[i];
   137d4:	f840 6024 	str.w	r6, [r0, r4, lsl #2]
        values[i] = value_temp;
   137d8:	f840 5023 	str.w	r5, [r0, r3, lsl #2]
        const int id_temp = ids[i - 1];
   137dc:	f851 5024 	ldr.w	r5, [r1, r4, lsl #2]
        ids[i - 1] = ids[i];
   137e0:	f851 6023 	ldr.w	r6, [r1, r3, lsl #2]
   137e4:	f841 6024 	str.w	r6, [r1, r4, lsl #2]
        ids[i] = id_temp;
   137e8:	f841 5023 	str.w	r5, [r1, r3, lsl #2]
        any_swapped = true;
   137ec:	2701      	movs	r7, #1
   137ee:	e7e5      	b.n	137bc <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x8>
  do {
   137f0:	2f00      	cmp	r7, #0
   137f2:	d1e0      	bne.n	137b6 <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x2>
}
   137f4:	bcf0      	pop	{r4, r5, r6, r7}
   137f6:	4770      	bx	lr

000137f8 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii>:
    int last_time_used, int offline_offset) {
   137f8:	b570      	push	{r4, r5, r6, lr}
   137fa:	b082      	sub	sp, #8
  BufferRequirements* current = &requirements_[buffer_count_];
   137fc:	68c5      	ldr	r5, [r0, #12]
   137fe:	6886      	ldr	r6, [r0, #8]
   13800:	eb05 1506 	add.w	r5, r5, r6, lsl #4
  if (AddBuffer(error_reporter, size, first_time_used, last_time_used) !=
   13804:	6804      	ldr	r4, [r0, #0]
   13806:	68a4      	ldr	r4, [r4, #8]
   13808:	9e06      	ldr	r6, [sp, #24]
   1380a:	9600      	str	r6, [sp, #0]
   1380c:	47a0      	blx	r4
   1380e:	b918      	cbnz	r0, 13818 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii+0x20>
  current->offline_offset = offline_offset;
   13810:	9b07      	ldr	r3, [sp, #28]
   13812:	606b      	str	r3, [r5, #4]
}
   13814:	b002      	add	sp, #8
   13816:	bd70      	pop	{r4, r5, r6, pc}
    return kTfLiteError;
   13818:	2001      	movs	r0, #1
   1381a:	e7fb      	b.n	13814 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii+0x1c>

0001381c <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii>:
      &requirements_[entry->requirements_index];
   1381c:	68c0      	ldr	r0, [r0, #12]
   1381e:	6849      	ldr	r1, [r1, #4]
  const BufferRequirements* entry_requirements =
   13820:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  if (entry_requirements->first_time_used > last_time_used) {
   13824:	6888      	ldr	r0, [r1, #8]
   13826:	4298      	cmp	r0, r3
   13828:	dc04      	bgt.n	13834 <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii+0x18>
  if (first_time_used > entry_requirements->last_time_used) {
   1382a:	68cb      	ldr	r3, [r1, #12]
   1382c:	4293      	cmp	r3, r2
   1382e:	db03      	blt.n	13838 <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii+0x1c>
  return true;
   13830:	2001      	movs	r0, #1
   13832:	4770      	bx	lr
    return false;
   13834:	2000      	movs	r0, #0
   13836:	4770      	bx	lr
    return false;
   13838:	2000      	movs	r0, #0
}
   1383a:	4770      	bx	lr

0001383c <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii>:
    const int last_time_used) {
   1383c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1383e:	4605      	mov	r5, r0
   13840:	4616      	mov	r6, r2
   13842:	461f      	mov	r7, r3
  if (start == nullptr) {
   13844:	b1c9      	cbz	r1, 1387a <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x3e>
    if (start->next_entry_index == -1) {
   13846:	688b      	ldr	r3, [r1, #8]
   13848:	f1b3 3fff 	cmp.w	r3, #4294967295
   1384c:	d01c      	beq.n	13888 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x4c>
    candidate_next_entry = &buffers_sorted_by_offset_[start->next_entry_index];
   1384e:	6984      	ldr	r4, [r0, #24]
   13850:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   13854:	eb04 0483 	add.w	r4, r4, r3, lsl #2
    if (DoesEntryOverlapInTime(candidate_next_entry, first_time_used,
   13858:	463b      	mov	r3, r7
   1385a:	4632      	mov	r2, r6
   1385c:	4621      	mov	r1, r4
   1385e:	4628      	mov	r0, r5
   13860:	f7ff ffdc 	bl	1381c <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii>
   13864:	b998      	cbnz	r0, 1388e <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x52>
    if (candidate_next_entry->next_entry_index == -1) {
   13866:	68a4      	ldr	r4, [r4, #8]
   13868:	f1b4 3fff 	cmp.w	r4, #4294967295
   1386c:	d00e      	beq.n	1388c <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x50>
        &buffers_sorted_by_offset_[candidate_next_entry->next_entry_index];
   1386e:	69a9      	ldr	r1, [r5, #24]
   13870:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    candidate_next_entry =
   13874:	eb01 0484 	add.w	r4, r1, r4, lsl #2
    if (DoesEntryOverlapInTime(candidate_next_entry, first_time_used,
   13878:	e7ee      	b.n	13858 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x1c>
    candidate_next_entry = &buffers_sorted_by_offset_[first_entry_index_];
   1387a:	6984      	ldr	r4, [r0, #24]
   1387c:	6a03      	ldr	r3, [r0, #32]
   1387e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   13882:	eb04 0483 	add.w	r4, r4, r3, lsl #2
   13886:	e7e7      	b.n	13858 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x1c>
      return nullptr;
   13888:	2400      	movs	r4, #0
   1388a:	e000      	b.n	1388e <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x52>
  ListEntry* result = nullptr;
   1388c:	2400      	movs	r4, #0
}
   1388e:	4620      	mov	r0, r4
   13890:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00013892 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>:
  if (!need_to_calculate_offsets_ || (buffer_count_ == 0)) {
   13892:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
   13896:	2b00      	cmp	r3, #0
   13898:	f000 80d5 	beq.w	13a46 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1b4>
void GreedyMemoryPlanner::CalculateOffsetsIfNeeded() {
   1389c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   138a0:	b083      	sub	sp, #12
   138a2:	4604      	mov	r4, r0
  if (!need_to_calculate_offsets_ || (buffer_count_ == 0)) {
   138a4:	6886      	ldr	r6, [r0, #8]
   138a6:	2e00      	cmp	r6, #0
   138a8:	f000 80ca 	beq.w	13a40 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1ae>
  need_to_calculate_offsets_ = false;
   138ac:	2000      	movs	r0, #0
   138ae:	f884 0028 	strb.w	r0, [r4, #40]	; 0x28
  for (int i = 0; i < buffer_count_; ++i) {
   138b2:	4603      	mov	r3, r0
   138b4:	e00e      	b.n	138d4 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x42>
      buffer_sizes_sorted_[idx_from_head] = requirements_[i].size;
   138b6:	6925      	ldr	r5, [r4, #16]
   138b8:	5852      	ldr	r2, [r2, r1]
   138ba:	f845 2020 	str.w	r2, [r5, r0, lsl #2]
      buffer_ids_sorted_[idx_from_head] = i;
   138be:	6962      	ldr	r2, [r4, #20]
   138c0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
      buffer_offsets_[i] = requirements_[i].offline_offset;
   138c4:	68e2      	ldr	r2, [r4, #12]
   138c6:	4411      	add	r1, r2
   138c8:	6a62      	ldr	r2, [r4, #36]	; 0x24
   138ca:	6849      	ldr	r1, [r1, #4]
   138cc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      idx_from_head++;
   138d0:	3001      	adds	r0, #1
  for (int i = 0; i < buffer_count_; ++i) {
   138d2:	3301      	adds	r3, #1
   138d4:	68a2      	ldr	r2, [r4, #8]
   138d6:	429a      	cmp	r2, r3
   138d8:	dd15      	ble.n	13906 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x74>
    if (requirements_[i].offline_offset == kOnlinePlannedBuffer) {
   138da:	68e2      	ldr	r2, [r4, #12]
   138dc:	0119      	lsls	r1, r3, #4
   138de:	eb02 1503 	add.w	r5, r2, r3, lsl #4
   138e2:	686d      	ldr	r5, [r5, #4]
   138e4:	f1b5 3fff 	cmp.w	r5, #4294967295
   138e8:	d1e5      	bne.n	138b6 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x24>
      idx_from_tail--;
   138ea:	3e01      	subs	r6, #1
      buffer_sizes_sorted_[idx_from_tail] = requirements_[i].size;
   138ec:	6925      	ldr	r5, [r4, #16]
   138ee:	5852      	ldr	r2, [r2, r1]
   138f0:	f845 2026 	str.w	r2, [r5, r6, lsl #2]
      buffer_ids_sorted_[idx_from_tail] = i;
   138f4:	6962      	ldr	r2, [r4, #20]
   138f6:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
      buffer_offsets_[i] = -1;
   138fa:	6a62      	ldr	r2, [r4, #36]	; 0x24
   138fc:	f04f 31ff 	mov.w	r1, #4294967295
   13900:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   13904:	e7e5      	b.n	138d2 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x40>
  ReverseSortInPlace(&buffer_sizes_sorted_[idx_from_head],
   13906:	6923      	ldr	r3, [r4, #16]
                     &buffer_ids_sorted_[idx_from_head],
   13908:	6961      	ldr	r1, [r4, #20]
  ReverseSortInPlace(&buffer_sizes_sorted_[idx_from_head],
   1390a:	1a12      	subs	r2, r2, r0
   1390c:	eb01 0180 	add.w	r1, r1, r0, lsl #2
   13910:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   13914:	f7ff ff4e 	bl	137b4 <_ZN6tflite18ReverseSortInPlaceEPiS0_i>
  first_entry_index_ = 0;
   13918:	2300      	movs	r3, #0
   1391a:	6223      	str	r3, [r4, #32]
  next_free_entry_ = 1;
   1391c:	2301      	movs	r3, #1
   1391e:	61e3      	str	r3, [r4, #28]
  ListEntry* first_entry = &buffers_sorted_by_offset_[first_entry_index_];
   13920:	f8d4 a018 	ldr.w	sl, [r4, #24]
  first_entry->next_entry_index = -1;  // to mark the entry as end of list
   13924:	f04f 33ff 	mov.w	r3, #4294967295
   13928:	f8ca 3008 	str.w	r3, [sl, #8]
  int buffer_id = buffer_ids_sorted_[0];
   1392c:	6963      	ldr	r3, [r4, #20]
   1392e:	681b      	ldr	r3, [r3, #0]
  first_entry->requirements_index = buffer_id;
   13930:	f8ca 3004 	str.w	r3, [sl, #4]
  if (requirements_[buffer_id].offline_offset == kOnlinePlannedBuffer) {
   13934:	68e2      	ldr	r2, [r4, #12]
   13936:	eb02 1203 	add.w	r2, r2, r3, lsl #4
   1393a:	6852      	ldr	r2, [r2, #4]
   1393c:	f1b2 3fff 	cmp.w	r2, #4294967295
   13940:	d007      	beq.n	13952 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xc0>
  first_entry->offset = buffer_offsets_[buffer_id];
   13942:	6a62      	ldr	r2, [r4, #36]	; 0x24
   13944:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13948:	f8ca 3000 	str.w	r3, [sl]
  for (int i = 1; i < buffer_count_; ++i) {
   1394c:	f04f 0901 	mov.w	r9, #1
   13950:	e036      	b.n	139c0 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x12e>
    buffer_offsets_[buffer_id] = 0;
   13952:	6a62      	ldr	r2, [r4, #36]	; 0x24
   13954:	2100      	movs	r1, #0
   13956:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   1395a:	e7f2      	b.n	13942 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xb0>
      ListEntry* prior_entry = nullptr;
   1395c:	2100      	movs	r1, #0
    int candidate_offset = 0;
   1395e:	460d      	mov	r5, r1
   13960:	f8cd a000 	str.w	sl, [sp]
   13964:	f8cd 9004 	str.w	r9, [sp, #4]
   13968:	4681      	mov	r9, r0
   1396a:	4692      	mov	sl, r2
   1396c:	e004      	b.n	13978 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xe6>
        if (next_entry == nullptr) {
   1396e:	b1d9      	cbz	r1, 139a8 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x116>
        const int gap = next_entry->offset - candidate_offset;
   13970:	680b      	ldr	r3, [r1, #0]
   13972:	1b5b      	subs	r3, r3, r5
        if (gap >= wanted_size) {
   13974:	459b      	cmp	fp, r3
   13976:	dd12      	ble.n	1399e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x10c>
        ListEntry* next_entry = NextSimultaneouslyActiveBuffer(
   13978:	460e      	mov	r6, r1
   1397a:	4653      	mov	r3, sl
   1397c:	464a      	mov	r2, r9
   1397e:	4620      	mov	r0, r4
   13980:	f7ff ff5c 	bl	1383c <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii>
   13984:	4601      	mov	r1, r0
        if (prior_entry) {
   13986:	2e00      	cmp	r6, #0
   13988:	d0f1      	beq.n	1396e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xdc>
              &requirements_[prior_entry->requirements_index];
   1398a:	6873      	ldr	r3, [r6, #4]
   1398c:	011a      	lsls	r2, r3, #4
              prior_entry->offset + candidate_requirements->size;
   1398e:	6833      	ldr	r3, [r6, #0]
   13990:	f858 2002 	ldr.w	r2, [r8, r2]
          const int prior_entry_offset =
   13994:	4413      	add	r3, r2
          if (prior_entry_offset > candidate_offset) {
   13996:	429d      	cmp	r5, r3
   13998:	dae9      	bge.n	1396e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xdc>
            candidate_offset = prior_entry_offset;
   1399a:	461d      	mov	r5, r3
   1399c:	e7e7      	b.n	1396e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xdc>
   1399e:	f8dd a000 	ldr.w	sl, [sp]
   139a2:	f8dd 9004 	ldr.w	r9, [sp, #4]
   139a6:	e01f      	b.n	139e8 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x156>
   139a8:	f8dd a000 	ldr.w	sl, [sp]
   139ac:	f8dd 9004 	ldr.w	r9, [sp, #4]
   139b0:	e01a      	b.n	139e8 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x156>
      first_entry->next_entry_index = first_entry_index_;
   139b2:	6a23      	ldr	r3, [r4, #32]
   139b4:	f8cc 3008 	str.w	r3, [ip, #8]
      first_entry_index_ = new_entry_index;
   139b8:	6227      	str	r7, [r4, #32]
      first_entry = new_entry;
   139ba:	46e2      	mov	sl, ip
  for (int i = 1; i < buffer_count_; ++i) {
   139bc:	f109 0901 	add.w	r9, r9, #1
   139c0:	68a3      	ldr	r3, [r4, #8]
   139c2:	454b      	cmp	r3, r9
   139c4:	dd3c      	ble.n	13a40 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1ae>
    buffer_id = buffer_ids_sorted_[i];
   139c6:	6963      	ldr	r3, [r4, #20]
   139c8:	f853 7029 	ldr.w	r7, [r3, r9, lsl #2]
    BufferRequirements* wanted_requirements = &requirements_[buffer_id];
   139cc:	f8d4 800c 	ldr.w	r8, [r4, #12]
   139d0:	013a      	lsls	r2, r7, #4
   139d2:	eb08 1307 	add.w	r3, r8, r7, lsl #4
    const int wanted_size = wanted_requirements->size;
   139d6:	f858 b002 	ldr.w	fp, [r8, r2]
    const int wanted_first_time_used = wanted_requirements->first_time_used;
   139da:	689a      	ldr	r2, [r3, #8]
   139dc:	4610      	mov	r0, r2
    const int wanted_last_time_used = wanted_requirements->last_time_used;
   139de:	68da      	ldr	r2, [r3, #12]
    if (wanted_requirements->offline_offset == kOnlinePlannedBuffer) {
   139e0:	685d      	ldr	r5, [r3, #4]
   139e2:	f1b5 3fff 	cmp.w	r5, #4294967295
   139e6:	d0b9      	beq.n	1395c <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xca>
    buffer_offsets_[buffer_id] = candidate_offset;
   139e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
   139ea:	f843 5027 	str.w	r5, [r3, r7, lsl #2]
    ListEntry* new_entry = &buffers_sorted_by_offset_[next_free_entry_];
   139ee:	69a2      	ldr	r2, [r4, #24]
   139f0:	69e3      	ldr	r3, [r4, #28]
   139f2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   139f6:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
    new_entry->offset = candidate_offset;
   139fa:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
    new_entry->requirements_index = buffer_id;
   139fe:	f8cc 7004 	str.w	r7, [ip, #4]
    const int new_entry_index = next_free_entry_;
   13a02:	69e7      	ldr	r7, [r4, #28]
    ++next_free_entry_;
   13a04:	1c7b      	adds	r3, r7, #1
   13a06:	61e3      	str	r3, [r4, #28]
    if (first_entry->offset > candidate_offset) {
   13a08:	f8da 3000 	ldr.w	r3, [sl]
   13a0c:	42ab      	cmp	r3, r5
   13a0e:	dcd0      	bgt.n	139b2 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x120>
      ListEntry* current_entry = first_entry;
   13a10:	4650      	mov	r0, sl
   13a12:	e000      	b.n	13a16 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x184>
        current_entry = next_entry;
   13a14:	4630      	mov	r0, r6
        const int next_entry_index = current_entry->next_entry_index;
   13a16:	6883      	ldr	r3, [r0, #8]
        if (next_entry_index == -1) {
   13a18:	f1b3 3fff 	cmp.w	r3, #4294967295
   13a1c:	d00c      	beq.n	13a38 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1a6>
        ListEntry* next_entry = &buffers_sorted_by_offset_[next_entry_index];
   13a1e:	69a2      	ldr	r2, [r4, #24]
   13a20:	eb03 0143 	add.w	r1, r3, r3, lsl #1
   13a24:	eb02 0681 	add.w	r6, r2, r1, lsl #2
        if (next_entry->offset > candidate_offset) {
   13a28:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
   13a2c:	42aa      	cmp	r2, r5
   13a2e:	ddf1      	ble.n	13a14 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x182>
          new_entry->next_entry_index = current_entry->next_entry_index;
   13a30:	f8cc 3008 	str.w	r3, [ip, #8]
          current_entry->next_entry_index = new_entry_index;
   13a34:	6087      	str	r7, [r0, #8]
          break;
   13a36:	e7c1      	b.n	139bc <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x12a>
          current_entry->next_entry_index = new_entry_index;
   13a38:	6087      	str	r7, [r0, #8]
          new_entry->next_entry_index = -1;
   13a3a:	f8cc 3008 	str.w	r3, [ip, #8]
          break;
   13a3e:	e7bd      	b.n	139bc <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x12a>
}
   13a40:	b003      	add	sp, #12
   13a42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13a46:	4770      	bx	lr

00013a48 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>:
size_t GreedyMemoryPlanner::GetMaximumMemorySize() {
   13a48:	b570      	push	{r4, r5, r6, lr}
   13a4a:	4604      	mov	r4, r0
  CalculateOffsetsIfNeeded();
   13a4c:	f7ff ff21 	bl	13892 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
  if (buffer_count_ == 0) {
   13a50:	68a3      	ldr	r3, [r4, #8]
   13a52:	b1d3      	cbz	r3, 13a8a <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x42>
  ListEntry* entry = &buffers_sorted_by_offset_[first_entry_index_];
   13a54:	69a6      	ldr	r6, [r4, #24]
   13a56:	6a23      	ldr	r3, [r4, #32]
   13a58:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   13a5c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  size_t max_size = 0;
   13a60:	2000      	movs	r0, #0
   13a62:	e007      	b.n	13a74 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x2c>
    if (entry->next_entry_index == -1) {
   13a64:	689b      	ldr	r3, [r3, #8]
   13a66:	f1b3 3fff 	cmp.w	r3, #4294967295
   13a6a:	d00f      	beq.n	13a8c <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x44>
    entry = &buffers_sorted_by_offset_[entry->next_entry_index];
   13a6c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   13a70:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  while (entry) {
   13a74:	b153      	cbz	r3, 13a8c <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x44>
        &requirements_[entry->requirements_index];
   13a76:	68e5      	ldr	r5, [r4, #12]
   13a78:	685a      	ldr	r2, [r3, #4]
   13a7a:	0111      	lsls	r1, r2, #4
    const size_t current_size = entry->offset + requirements->size;
   13a7c:	681a      	ldr	r2, [r3, #0]
   13a7e:	5869      	ldr	r1, [r5, r1]
   13a80:	440a      	add	r2, r1
    if (current_size > max_size) {
   13a82:	4290      	cmp	r0, r2
   13a84:	d2ee      	bcs.n	13a64 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x1c>
      max_size = current_size;
   13a86:	4610      	mov	r0, r2
   13a88:	e7ec      	b.n	13a64 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x1c>
    return 0;
   13a8a:	2000      	movs	r0, #0
}
   13a8c:	bd70      	pop	{r4, r5, r6, pc}

00013a8e <TfLiteIntArrayGetSizeInBytes>:
  return sizeof(dummy) + sizeof(dummy.data[0]) * size;
   13a8e:	3001      	adds	r0, #1
}
   13a90:	0080      	lsls	r0, r0, #2
   13a92:	4770      	bx	lr

00013a94 <_ZN6tflite20CalculateInputRadiusEiii>:
                                              reverse_scaling_divisor,
                                              reverse_scaling_left_shift);
}

int CalculateInputRadius(int input_integer_bits, int input_left_shift,
                         int total_signed_bits) {
   13a94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   13a98:	460e      	mov	r6, r1
  result <<= (total_signed_bits - input_integer_bits);
  result >>= input_left_shift;
  return result;
#else   // TFLITE_EMULATE_FLOAT
  const double max_input_rescaled =
      1.0 * ((1 << input_integer_bits) - 1) *
   13a9a:	2401      	movs	r4, #1
   13a9c:	fa04 fc00 	lsl.w	ip, r4, r0
      (1ll << (total_signed_bits - input_integer_bits)) /
   13aa0:	1a12      	subs	r2, r2, r0
   13aa2:	f1a2 0120 	sub.w	r1, r2, #32
   13aa6:	f1c2 0320 	rsb	r3, r2, #32
   13aaa:	fa04 f101 	lsl.w	r1, r4, r1
   13aae:	fa24 f303 	lsr.w	r3, r4, r3
   13ab2:	ea41 0703 	orr.w	r7, r1, r3
   13ab6:	fa04 f502 	lsl.w	r5, r4, r2
      1.0 * ((1 << input_integer_bits) - 1) *
   13aba:	f10c 30ff 	add.w	r0, ip, #4294967295
   13abe:	f7ec fcc1 	bl	444 <__aeabi_i2d>
   13ac2:	4680      	mov	r8, r0
   13ac4:	4689      	mov	r9, r1
   13ac6:	4628      	mov	r0, r5
   13ac8:	4639      	mov	r1, r7
   13aca:	f7ec fcf7 	bl	4bc <__aeabi_l2d>
   13ace:	4602      	mov	r2, r0
   13ad0:	460b      	mov	r3, r1
   13ad2:	4640      	mov	r0, r8
   13ad4:	4649      	mov	r1, r9
   13ad6:	f7ec fd1f 	bl	518 <__aeabi_dmul>
   13ada:	4680      	mov	r8, r0
   13adc:	4689      	mov	r9, r1
      (1ll << input_left_shift);
   13ade:	f1a6 0120 	sub.w	r1, r6, #32
   13ae2:	f1c6 0320 	rsb	r3, r6, #32
   13ae6:	fa04 f101 	lsl.w	r1, r4, r1
   13aea:	fa24 f303 	lsr.w	r3, r4, r3
      (1ll << (total_signed_bits - input_integer_bits)) /
   13aee:	fa04 f006 	lsl.w	r0, r4, r6
   13af2:	4319      	orrs	r1, r3
   13af4:	f7ec fce2 	bl	4bc <__aeabi_l2d>
   13af8:	4602      	mov	r2, r0
   13afa:	460b      	mov	r3, r1
  const double max_input_rescaled =
   13afc:	4640      	mov	r0, r8
   13afe:	4649      	mov	r1, r9
   13b00:	f7ec fe34 	bl	76c <__aeabi_ddiv>
  // Tighten bound using floor.  Suppose that we could use the exact value.
  // After scaling the difference, the result would be at the maximum.  Thus we
  // must ensure that our value has lower magnitude.
  return static_cast<int>(std::floor(max_input_rescaled));
   13b04:	f7ed ff30 	bl	1968 <floor>
   13b08:	f7ec ffa0 	bl	a4c <__aeabi_d2iz>
#endif  // TFLITE_EMULATE_FLOAT
}
   13b0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00013b10 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>:
                             const TfLiteNode* node, int index) {
   13b10:	b508      	push	{r3, lr}
  const int tensor_index = ValidateTensorIndexing(
   13b12:	680b      	ldr	r3, [r1, #0]
   13b14:	f853 1b04 	ldr.w	r1, [r3], #4
  if (index >= 0 && index < max_size) {
   13b18:	2a00      	cmp	r2, #0
   13b1a:	db10      	blt.n	13b3e <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x2e>
   13b1c:	428a      	cmp	r2, r1
   13b1e:	da10      	bge.n	13b42 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x32>
    const int tensor_index = tensor_indices[index];
   13b20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    if (tensor_index != kTfLiteOptionalTensor) {
   13b24:	f1b1 3fff 	cmp.w	r1, #4294967295
   13b28:	d00d      	beq.n	13b46 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x36>
  if (tensor_index < 0) {
   13b2a:	2900      	cmp	r1, #0
   13b2c:	db0d      	blt.n	13b4a <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x3a>
  if (context->tensors != nullptr) {
   13b2e:	6883      	ldr	r3, [r0, #8]
   13b30:	b113      	cbz	r3, 13b38 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x28>
    return &context->tensors[tensor_index];
   13b32:	eb03 1081 	add.w	r0, r3, r1, lsl #6
}
   13b36:	bd08      	pop	{r3, pc}
    return context->GetTensor(context, tensor_index);
   13b38:	6d03      	ldr	r3, [r0, #80]	; 0x50
   13b3a:	4798      	blx	r3
   13b3c:	e7fb      	b.n	13b36 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>
    return nullptr;
   13b3e:	2000      	movs	r0, #0
   13b40:	e7f9      	b.n	13b36 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>
   13b42:	2000      	movs	r0, #0
   13b44:	e7f7      	b.n	13b36 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>
   13b46:	2000      	movs	r0, #0
   13b48:	e7f5      	b.n	13b36 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>
   13b4a:	2000      	movs	r0, #0
  return GetMutableInput(context, node, index);
   13b4c:	e7f3      	b.n	13b36 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>

00013b4e <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>:
                        int index) {
   13b4e:	b508      	push	{r3, lr}
  const int tensor_index = ValidateTensorIndexing(
   13b50:	684b      	ldr	r3, [r1, #4]
   13b52:	f853 1b04 	ldr.w	r1, [r3], #4
  if (index >= 0 && index < max_size) {
   13b56:	2a00      	cmp	r2, #0
   13b58:	db10      	blt.n	13b7c <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x2e>
   13b5a:	4291      	cmp	r1, r2
   13b5c:	dd10      	ble.n	13b80 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x32>
    const int tensor_index = tensor_indices[index];
   13b5e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    if (tensor_index != kTfLiteOptionalTensor) {
   13b62:	f1b1 3fff 	cmp.w	r1, #4294967295
   13b66:	d00d      	beq.n	13b84 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x36>
  if (tensor_index < 0) {
   13b68:	2900      	cmp	r1, #0
   13b6a:	db0d      	blt.n	13b88 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x3a>
  if (context->tensors != nullptr) {
   13b6c:	6883      	ldr	r3, [r0, #8]
   13b6e:	b113      	cbz	r3, 13b76 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x28>
    return &context->tensors[tensor_index];
   13b70:	eb03 1081 	add.w	r0, r3, r1, lsl #6
}
   13b74:	bd08      	pop	{r3, pc}
    return context->GetTensor(context, tensor_index);
   13b76:	6d03      	ldr	r3, [r0, #80]	; 0x50
   13b78:	4798      	blx	r3
   13b7a:	e7fb      	b.n	13b74 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>
    return nullptr;
   13b7c:	2000      	movs	r0, #0
   13b7e:	e7f9      	b.n	13b74 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>
   13b80:	2000      	movs	r0, #0
   13b82:	e7f7      	b.n	13b74 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>
   13b84:	2000      	movs	r0, #0
   13b86:	e7f5      	b.n	13b74 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>
   13b88:	2000      	movs	r0, #0
   13b8a:	e7f3      	b.n	13b74 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>

00013b8c <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>:
                                           const TfLiteNode* node, int index) {
   13b8c:	b508      	push	{r3, lr}
  return GetInput(context, node, index);
   13b8e:	f7ff ffbf 	bl	13b10 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
}
   13b92:	bd08      	pop	{r3, pc}

00013b94 <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>:
  switch (activation) {
   13b94:	1e43      	subs	r3, r0, #1
   13b96:	2b04      	cmp	r3, #4
   13b98:	d804      	bhi.n	13ba4 <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE+0x10>
   13b9a:	e8df f003 	tbb	[pc, r3]
   13b9e:	0404      	.short	0x0404
   13ba0:	0404      	.short	0x0404
   13ba2:	04          	.byte	0x04
   13ba3:	00          	.byte	0x00
TfLiteFusedActivation ConvertActivation(ActivationFunctionType activation) {
   13ba4:	2000      	movs	r0, #0
}
   13ba6:	4770      	bx	lr

00013ba8 <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE>:
  switch (padding) {
   13ba8:	b118      	cbz	r0, 13bb2 <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE+0xa>
   13baa:	2801      	cmp	r0, #1
   13bac:	d103      	bne.n	13bb6 <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE+0xe>
      return kTfLitePaddingValid;
   13bae:	2002      	movs	r0, #2
   13bb0:	4770      	bx	lr
  switch (padding) {
   13bb2:	2001      	movs	r0, #1
   13bb4:	4770      	bx	lr
  return kTfLitePaddingUnknown;
   13bb6:	2000      	movs	r0, #0
}
   13bb8:	4770      	bx	lr

00013bba <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
                             void** builtin_data) {
   13bba:	b508      	push	{r3, lr}
  TFLITE_DCHECK(op != nullptr);
   13bbc:	b118      	cbz	r0, 13bc6 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc>
  TFLITE_DCHECK(error_reporter != nullptr);
   13bbe:	b121      	cbz	r1, 13bca <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x10>
  TFLITE_DCHECK(allocator != nullptr);
   13bc0:	b12a      	cbz	r2, 13bce <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x14>
  TFLITE_DCHECK(builtin_data != nullptr);
   13bc2:	b133      	cbz	r3, 13bd2 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x18>
}
   13bc4:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(op != nullptr);
   13bc6:	f002 fa22 	bl	1600e <abort>
  TFLITE_DCHECK(error_reporter != nullptr);
   13bca:	f002 fa20 	bl	1600e <abort>
  TFLITE_DCHECK(allocator != nullptr);
   13bce:	f002 fa1e 	bl	1600e <abort>
  TFLITE_DCHECK(builtin_data != nullptr);
   13bd2:	f002 fa1c 	bl	1600e <abort>

00013bd6 <_ZN6tflite13ErrorReporter6ReportEPKcz>:
#include "tensorflow/lite/core/api/error_reporter.h"
#include <cstdarg>

namespace tflite {

int ErrorReporter::Report(const char* format, ...) {
   13bd6:	b40e      	push	{r1, r2, r3}
   13bd8:	b500      	push	{lr}
   13bda:	b082      	sub	sp, #8
   13bdc:	aa03      	add	r2, sp, #12
   13bde:	f852 1b04 	ldr.w	r1, [r2], #4
  va_list args;
  va_start(args, format);
   13be2:	9201      	str	r2, [sp, #4]
  int code = Report(format, args);
   13be4:	6803      	ldr	r3, [r0, #0]
   13be6:	689b      	ldr	r3, [r3, #8]
   13be8:	4798      	blx	r3
  va_end(args);
  return code;
}
   13bea:	b002      	add	sp, #8
   13bec:	f85d eb04 	ldr.w	lr, [sp], #4
   13bf0:	b003      	add	sp, #12
   13bf2:	4770      	bx	lr

00013bf4 <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>:

// TODO(aselle): Make the name of ReportError on context the same, so
// we can use the ensure functions w/o a context and w/ a reporter.
int ErrorReporter::ReportError(void*, const char* format, ...) {
   13bf4:	b40c      	push	{r2, r3}
   13bf6:	b500      	push	{lr}
   13bf8:	b083      	sub	sp, #12
   13bfa:	aa04      	add	r2, sp, #16
   13bfc:	f852 1b04 	ldr.w	r1, [r2], #4
  va_list args;
  va_start(args, format);
   13c00:	9201      	str	r2, [sp, #4]
  int code = Report(format, args);
   13c02:	6803      	ldr	r3, [r0, #0]
   13c04:	689b      	ldr	r3, [r3, #8]
   13c06:	4798      	blx	r3
  va_end(args);
  return code;
}
   13c08:	b003      	add	sp, #12
   13c0a:	f85d eb04 	ldr.w	lr, [sp], #4
   13c0e:	b002      	add	sp, #8
   13c10:	4770      	bx	lr

00013c12 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>:
// assigned to the `deprecated_builtin_code` field. In such cases, the
// value of the `builtin_code` field should be used for the builtin operator
// code. In the case, the maximum value of the two fields will be the value of
// the `builtin_code` as the right value.

BuiltinOperator GetBuiltinCode(const OperatorCode* op_code) {
   13c12:	b570      	push	{r4, r5, r6, lr}
   13c14:	b082      	sub	sp, #8
  // Caller should guarantee that the given argument value is not a nullptr.
  TFLITE_DCHECK(op_code != nullptr);
   13c16:	b368      	cbz	r0, 13c74 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x62>
   13c18:	4604      	mov	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
   13c1a:	f7ff fa99 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
   13c1e:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
   13c20:	4628      	mov	r0, r5
   13c22:	f7ff fa9b 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
   13c26:	280a      	cmp	r0, #10
   13c28:	d926      	bls.n	13c78 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x66>
   13c2a:	f105 000a 	add.w	r0, r5, #10
   13c2e:	f7ff fa95 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
   13c32:	b318      	cbz	r0, 13c7c <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x6a>
   13c34:	4420      	add	r0, r4
   13c36:	f7ff fa8b 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    return static_cast<tflite::BuiltinOperator>(GetField<int32_t>(VT_BUILTIN_CODE, 0));
   13c3a:	b2c5      	uxtb	r5, r0

  return std::max(
      op_code->builtin_code(),
   13c3c:	f88d 5006 	strb.w	r5, [sp, #6]
    return data_ - ReadScalar<soffset_t>(data_);
   13c40:	4620      	mov	r0, r4
   13c42:	f7ff fa85 	bl	13150 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
   13c46:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
   13c48:	4630      	mov	r0, r6
   13c4a:	f7ff fa87 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
   13c4e:	2804      	cmp	r0, #4
   13c50:	d916      	bls.n	13c80 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x6e>
   13c52:	1d30      	adds	r0, r6, #4
   13c54:	f7ff fa82 	bl	1315c <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
   13c58:	b1a0      	cbz	r0, 13c84 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x72>
   13c5a:	4420      	add	r0, r4
   13c5c:	f7ff fa84 	bl	13168 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
      static_cast<BuiltinOperator>(op_code->deprecated_builtin_code()));
   13c60:	b2c0      	uxtb	r0, r0
   13c62:	f88d 0007 	strb.w	r0, [sp, #7]
      if (__a < __b)
   13c66:	42a8      	cmp	r0, r5
   13c68:	d80e      	bhi.n	13c88 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x76>
      return __a;
   13c6a:	f10d 0306 	add.w	r3, sp, #6
}
   13c6e:	7818      	ldrb	r0, [r3, #0]
   13c70:	b002      	add	sp, #8
   13c72:	bd70      	pop	{r4, r5, r6, pc}
  TFLITE_DCHECK(op_code != nullptr);
   13c74:	f002 f9cb 	bl	1600e <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
   13c78:	2000      	movs	r0, #0
   13c7a:	e7da      	b.n	13c32 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x20>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
   13c7c:	2000      	movs	r0, #0
   13c7e:	e7dc      	b.n	13c3a <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x28>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
   13c80:	2000      	movs	r0, #0
   13c82:	e7e9      	b.n	13c58 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x46>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
   13c84:	2000      	movs	r0, #0
   13c86:	e7eb      	b.n	13c60 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x4e>
	return __b;
   13c88:	f10d 0307 	add.w	r3, sp, #7
   13c8c:	e7ef      	b.n	13c6e <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x5c>

00013c8e <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
}

// Returns const data for a TfLiteEvalTensor struct.
template <typename T>
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
   13c8e:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
   13c90:	b108      	cbz	r0, 13c96 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor+0x8>
  return reinterpret_cast<const T*>(tensor->data.raw);
}
   13c92:	6800      	ldr	r0, [r0, #0]
   13c94:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
   13c96:	f002 f9ba 	bl	1600e <abort>

00013c9a <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
   13c9a:	b108      	cbz	r0, 13ca0 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor+0x6>
   13c9c:	6800      	ldr	r0, [r0, #0]
   13c9e:	4770      	bx	lr
}
   13ca0:	4770      	bx	lr

00013ca2 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
   13ca2:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
   13ca4:	b108      	cbz	r0, 13caa <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor+0x8>
}
   13ca6:	6800      	ldr	r0, [r0, #0]
   13ca8:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
   13caa:	f002 f9b0 	bl	1600e <abort>

00013cae <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
   13cae:	b108      	cbz	r0, 13cb4 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor+0x6>
   13cb0:	6800      	ldr	r0, [r0, #0]
   13cb2:	4770      	bx	lr
}
   13cb4:	4770      	bx	lr

00013cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>:
}
   13cb6:	4770      	bx	lr

00013cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>:
}
   13cb8:	4008      	ands	r0, r1
   13cba:	4770      	bx	lr

00013cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>:
}
   13cbc:	4108      	asrs	r0, r1
   13cbe:	4770      	bx	lr

00013cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>:
}
   13cc0:	4408      	add	r0, r1
   13cc2:	4770      	bx	lr

00013cc4 <_ZN8gemmlowp6BitNotIiEET_S1_>:
}
   13cc4:	43c0      	mvns	r0, r0
   13cc6:	4770      	bx	lr

00013cc8 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>:
tIntegerType MaskIfNonZero(tIntegerType a) {
   13cc8:	b508      	push	{r3, lr}
  return a ? BitNot(zero) : zero;
   13cca:	b110      	cbz	r0, 13cd2 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_+0xa>
   13ccc:	2000      	movs	r0, #0
   13cce:	f7ff fff9 	bl	13cc4 <_ZN8gemmlowp6BitNotIiEET_S1_>
}
   13cd2:	bd08      	pop	{r3, pc}

00013cd4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>:
tIntegerType MaskIfLessThan(tIntegerType a, tIntegerType b) {
   13cd4:	b508      	push	{r3, lr}
  return MaskIfNonZero<tIntegerType>(a < b);
   13cd6:	4288      	cmp	r0, r1
   13cd8:	bfac      	ite	ge
   13cda:	2000      	movge	r0, #0
   13cdc:	2001      	movlt	r0, #1
   13cde:	f7ff fff3 	bl	13cc8 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
}
   13ce2:	bd08      	pop	{r3, pc}

00013ce4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>:
tIntegerType MaskIfGreaterThan(tIntegerType a, tIntegerType b) {
   13ce4:	b508      	push	{r3, lr}
  return MaskIfNonZero<tIntegerType>(a > b);
   13ce6:	4288      	cmp	r0, r1
   13ce8:	bfd4      	ite	le
   13cea:	2000      	movle	r0, #0
   13cec:	2001      	movgt	r0, #1
   13cee:	f7ff ffeb 	bl	13cc8 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
}
   13cf2:	bd08      	pop	{r3, pc}

00013cf4 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
   13cf4:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
   13cf6:	b108      	cbz	r0, 13cfc <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor+0x8>
}
   13cf8:	6800      	ldr	r0, [r0, #0]
   13cfa:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
   13cfc:	f002 f987 	bl	1600e <abort>

00013d00 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
   13d00:	b108      	cbz	r0, 13d06 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor+0x6>
   13d02:	6800      	ldr	r0, [r0, #0]
   13d04:	4770      	bx	lr
}
   13d06:	4770      	bx	lr

00013d08 <_ZN6tflite5micro13GetTensorDataIiEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
   13d08:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
   13d0a:	b108      	cbz	r0, 13d10 <_ZN6tflite5micro13GetTensorDataIiEEPKT_PK16TfLiteEvalTensor+0x8>
}
   13d0c:	6800      	ldr	r0, [r0, #0]
   13d0e:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
   13d10:	f002 f97d 	bl	1600e <abort>

00013d14 <_ZN6tflite5micro13GetTensorDataIxEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
   13d14:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
   13d16:	b108      	cbz	r0, 13d1c <_ZN6tflite5micro13GetTensorDataIxEEPKT_PK16TfLiteEvalTensor+0x8>
}
   13d18:	6800      	ldr	r0, [r0, #0]
   13d1a:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
   13d1c:	f002 f977 	bl	1600e <abort>

00013d20 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
   13d20:	b508      	push	{r3, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   13d22:	6b83      	ldr	r3, [r0, #56]	; 0x38
   13d24:	b113      	cbz	r3, 13d2c <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0xc>
  return context->AllocatePersistentBuffer(context, sizeof(OpDataConv));
   13d26:	2134      	movs	r1, #52	; 0x34
   13d28:	4798      	blx	r3
}
   13d2a:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   13d2c:	f002 f96f 	bl	1600e <abort>

00013d30 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_>:
inline void Conv(const ConvParams& params, const RuntimeShape& input_shape,
                 const float* input_data, const RuntimeShape& filter_shape,
                 const float* filter_data, const RuntimeShape& bias_shape,
                 const float* bias_data, const RuntimeShape& output_shape,
                 float* output_data, const RuntimeShape& im2col_shape,
                 float* im2col_data) {
   13d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13d34:	b0a3      	sub	sp, #140	; 0x8c
   13d36:	9217      	str	r2, [sp, #92]	; 0x5c
   13d38:	461e      	mov	r6, r3
   13d3a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
   13d3c:	9f2f      	ldr	r7, [sp, #188]	; 0xbc
  const int stride_width = params.stride_width;
   13d3e:	f9b0 200a 	ldrsh.w	r2, [r0, #10]
   13d42:	920c      	str	r2, [sp, #48]	; 0x30
  const int stride_height = params.stride_height;
   13d44:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
   13d48:	920d      	str	r2, [sp, #52]	; 0x34
  const int dilation_width_factor = params.dilation_width_factor;
   13d4a:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
   13d4e:	920e      	str	r2, [sp, #56]	; 0x38
  const int dilation_height_factor = params.dilation_height_factor;
   13d50:	f9b0 2010 	ldrsh.w	r2, [r0, #16]
   13d54:	920f      	str	r2, [sp, #60]	; 0x3c
  const int pad_width = params.padding_values.width;
   13d56:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
   13d5a:	9210      	str	r2, [sp, #64]	; 0x40
  const int pad_height = params.padding_values.height;
   13d5c:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
   13d60:	9211      	str	r2, [sp, #68]	; 0x44
  const float output_activation_min = params.float_activation_min;
   13d62:	6b02      	ldr	r2, [r0, #48]	; 0x30
   13d64:	9212      	str	r2, [sp, #72]	; 0x48
  const float output_activation_max = params.float_activation_max;
   13d66:	6b42      	ldr	r2, [r0, #52]	; 0x34
   13d68:	9204      	str	r2, [sp, #16]
  inline int32_t DimensionsCount() const { return size_; }
   13d6a:	680a      	ldr	r2, [r1, #0]
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   13d6c:	2a04      	cmp	r2, #4
   13d6e:	d173      	bne.n	13e58 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x128>
   13d70:	468b      	mov	fp, r1
   13d72:	6832      	ldr	r2, [r6, #0]
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
   13d74:	2a04      	cmp	r2, #4
   13d76:	d171      	bne.n	13e5c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x12c>
   13d78:	683a      	ldr	r2, [r7, #0]
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   13d7a:	2a04      	cmp	r2, #4
   13d7c:	d170      	bne.n	13e60 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x130>
    TFLITE_DCHECK_LT(i, size_);
   13d7e:	680a      	ldr	r2, [r1, #0]
   13d80:	2a00      	cmp	r2, #0
   13d82:	dd6f      	ble.n	13e64 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x134>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13d84:	2a05      	cmp	r2, #5
   13d86:	dd6f      	ble.n	13e68 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x138>
   13d88:	684a      	ldr	r2, [r1, #4]
   13d8a:	6812      	ldr	r2, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
   13d8c:	6839      	ldr	r1, [r7, #0]
   13d8e:	2900      	cmp	r1, #0
   13d90:	dd6c      	ble.n	13e6c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x13c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13d92:	2905      	cmp	r1, #5
   13d94:	dd6c      	ble.n	13e70 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x140>
   13d96:	6879      	ldr	r1, [r7, #4]
   13d98:	6809      	ldr	r1, [r1, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   13d9a:	4291      	cmp	r1, r2
   13d9c:	d16a      	bne.n	13e74 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x144>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   13d9e:	9221      	str	r2, [sp, #132]	; 0x84
    TFLITE_DCHECK_LT(i, size_);
   13da0:	6839      	ldr	r1, [r7, #0]
   13da2:	2900      	cmp	r1, #0
   13da4:	dd68      	ble.n	13e78 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x148>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13da6:	2905      	cmp	r1, #5
   13da8:	dd68      	ble.n	13e7c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x14c>
   13daa:	6879      	ldr	r1, [r7, #4]
   13dac:	6809      	ldr	r1, [r1, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   13dae:	9120      	str	r1, [sp, #128]	; 0x80
      if (__b < __a)
   13db0:	428a      	cmp	r2, r1
   13db2:	dc65      	bgt.n	13e80 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x150>
      return __a;
   13db4:	aa21      	add	r2, sp, #132	; 0x84
   13db6:	6812      	ldr	r2, [r2, #0]
   13db8:	9216      	str	r2, [sp, #88]	; 0x58
    TFLITE_DCHECK_LT(i, size_);
   13dba:	f8db 2000 	ldr.w	r2, [fp]
   13dbe:	2a03      	cmp	r2, #3
   13dc0:	dd60      	ble.n	13e84 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x154>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13dc2:	2a05      	cmp	r2, #5
   13dc4:	dd60      	ble.n	13e88 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x158>
   13dc6:	f8db 2004 	ldr.w	r2, [fp, #4]
   13dca:	68d2      	ldr	r2, [r2, #12]
    TFLITE_DCHECK_LT(i, size_);
   13dcc:	6831      	ldr	r1, [r6, #0]
   13dce:	2903      	cmp	r1, #3
   13dd0:	dd5d      	ble.n	13e8e <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x15e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13dd2:	2905      	cmp	r1, #5
   13dd4:	dd5d      	ble.n	13e92 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x162>
   13dd6:	6871      	ldr	r1, [r6, #4]
   13dd8:	68c9      	ldr	r1, [r1, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   13dda:	4291      	cmp	r1, r2
   13ddc:	d15b      	bne.n	13e96 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x166>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   13dde:	921f      	str	r2, [sp, #124]	; 0x7c
    TFLITE_DCHECK_LT(i, size_);
   13de0:	6831      	ldr	r1, [r6, #0]
   13de2:	2903      	cmp	r1, #3
   13de4:	dd59      	ble.n	13e9a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x16a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13de6:	2905      	cmp	r1, #5
   13de8:	dd59      	ble.n	13e9e <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x16e>
   13dea:	6871      	ldr	r1, [r6, #4]
   13dec:	68c9      	ldr	r1, [r1, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   13dee:	911e      	str	r1, [sp, #120]	; 0x78
      if (__b < __a)
   13df0:	428a      	cmp	r2, r1
   13df2:	dc56      	bgt.n	13ea2 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x172>
      return __a;
   13df4:	aa1f      	add	r2, sp, #124	; 0x7c
   13df6:	6812      	ldr	r2, [r2, #0]
   13df8:	9215      	str	r2, [sp, #84]	; 0x54
    TFLITE_DCHECK_LT(i, size_);
   13dfa:	6832      	ldr	r2, [r6, #0]
   13dfc:	2a00      	cmp	r2, #0
   13dfe:	dd52      	ble.n	13ea6 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x176>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13e00:	2a05      	cmp	r2, #5
   13e02:	dd52      	ble.n	13eaa <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x17a>
   13e04:	6872      	ldr	r2, [r6, #4]
   13e06:	6812      	ldr	r2, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
   13e08:	6839      	ldr	r1, [r7, #0]
   13e0a:	2903      	cmp	r1, #3
   13e0c:	dd4f      	ble.n	13eae <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x17e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13e0e:	2905      	cmp	r1, #5
   13e10:	dd4f      	ble.n	13eb2 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x182>
   13e12:	6879      	ldr	r1, [r7, #4]
   13e14:	68c9      	ldr	r1, [r1, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   13e16:	4291      	cmp	r1, r2
   13e18:	d14d      	bne.n	13eb6 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x186>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   13e1a:	921d      	str	r2, [sp, #116]	; 0x74
    TFLITE_DCHECK_LT(i, size_);
   13e1c:	6839      	ldr	r1, [r7, #0]
   13e1e:	2903      	cmp	r1, #3
   13e20:	dd4b      	ble.n	13eba <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x18a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13e22:	2905      	cmp	r1, #5
   13e24:	dd4b      	ble.n	13ebe <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x18e>
   13e26:	6879      	ldr	r1, [r7, #4]
   13e28:	68c9      	ldr	r1, [r1, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   13e2a:	911c      	str	r1, [sp, #112]	; 0x70
      if (__b < __a)
   13e2c:	428a      	cmp	r2, r1
   13e2e:	dc48      	bgt.n	13ec2 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x192>
      return __a;
   13e30:	aa1d      	add	r2, sp, #116	; 0x74
   13e32:	6812      	ldr	r2, [r2, #0]
   13e34:	9205      	str	r2, [sp, #20]
  (void)im2col_data;   // only used in optimized code.
  (void)im2col_shape;  // only used in optimized code.
  const int batches = MatchingDim(input_shape, 0, output_shape, 0);
  const int input_depth = MatchingDim(input_shape, 3, filter_shape, 3);
  const int output_depth = MatchingDim(filter_shape, 0, output_shape, 3);
  if (bias_data) {
   13e36:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
   13e38:	2a00      	cmp	r2, #0
   13e3a:	d049      	beq.n	13ed0 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x1a0>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
   13e3c:	681c      	ldr	r4, [r3, #0]
   13e3e:	2c05      	cmp	r4, #5
   13e40:	dd41      	ble.n	13ec6 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x196>
   13e42:	685b      	ldr	r3, [r3, #4]
    for (int i = 0; i < size_; i++) {
   13e44:	2200      	movs	r2, #0
    int buffer_size = 1;
   13e46:	2101      	movs	r1, #1
    for (int i = 0; i < size_; i++) {
   13e48:	42a2      	cmp	r2, r4
   13e4a:	da3e      	bge.n	13eca <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x19a>
      buffer_size *= dims_data[i];
   13e4c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   13e50:	fb00 f101 	mul.w	r1, r0, r1
    for (int i = 0; i < size_; i++) {
   13e54:	3201      	adds	r2, #1
   13e56:	e7f7      	b.n	13e48 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x118>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   13e58:	f002 f8d9 	bl	1600e <abort>
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
   13e5c:	f002 f8d7 	bl	1600e <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   13e60:	f002 f8d5 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
   13e64:	f002 f8d3 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13e68:	684a      	ldr	r2, [r1, #4]
   13e6a:	e78f      	b.n	13d8c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x5c>
    TFLITE_DCHECK_LT(i, size_);
   13e6c:	f002 f8cf 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13e70:	6879      	ldr	r1, [r7, #4]
   13e72:	e792      	b.n	13d9a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x6a>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   13e74:	f002 f8cb 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
   13e78:	f002 f8c9 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13e7c:	6879      	ldr	r1, [r7, #4]
   13e7e:	e796      	b.n	13dae <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x7e>
	return __b;
   13e80:	aa20      	add	r2, sp, #128	; 0x80
   13e82:	e798      	b.n	13db6 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x86>
    TFLITE_DCHECK_LT(i, size_);
   13e84:	f002 f8c3 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13e88:	f8db 2010 	ldr.w	r2, [fp, #16]
   13e8c:	e79e      	b.n	13dcc <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x9c>
    TFLITE_DCHECK_LT(i, size_);
   13e8e:	f002 f8be 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13e92:	6931      	ldr	r1, [r6, #16]
   13e94:	e7a1      	b.n	13dda <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0xaa>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   13e96:	f002 f8ba 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
   13e9a:	f002 f8b8 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13e9e:	6931      	ldr	r1, [r6, #16]
   13ea0:	e7a5      	b.n	13dee <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0xbe>
   13ea2:	aa1e      	add	r2, sp, #120	; 0x78
   13ea4:	e7a7      	b.n	13df6 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0xc6>
    TFLITE_DCHECK_LT(i, size_);
   13ea6:	f002 f8b2 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13eaa:	6872      	ldr	r2, [r6, #4]
   13eac:	e7ac      	b.n	13e08 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0xd8>
    TFLITE_DCHECK_LT(i, size_);
   13eae:	f002 f8ae 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13eb2:	6939      	ldr	r1, [r7, #16]
   13eb4:	e7af      	b.n	13e16 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0xe6>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   13eb6:	f002 f8aa 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
   13eba:	f002 f8a8 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13ebe:	6939      	ldr	r1, [r7, #16]
   13ec0:	e7b3      	b.n	13e2a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0xfa>
   13ec2:	aa1c      	add	r2, sp, #112	; 0x70
   13ec4:	e7b5      	b.n	13e32 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x102>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
   13ec6:	3304      	adds	r3, #4
   13ec8:	e7bc      	b.n	13e44 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x114>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
   13eca:	9b05      	ldr	r3, [sp, #20]
   13ecc:	4299      	cmp	r1, r3
   13ece:	d161      	bne.n	13f94 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x264>
    TFLITE_DCHECK_LT(i, size_);
   13ed0:	f8db 3000 	ldr.w	r3, [fp]
   13ed4:	2b01      	cmp	r3, #1
   13ed6:	dd5f      	ble.n	13f98 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x268>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13ed8:	2b05      	cmp	r3, #5
   13eda:	dd5f      	ble.n	13f9c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x26c>
   13edc:	f8db 3004 	ldr.w	r3, [fp, #4]
   13ee0:	685b      	ldr	r3, [r3, #4]
   13ee2:	930b      	str	r3, [sp, #44]	; 0x2c
    TFLITE_DCHECK_LT(i, size_);
   13ee4:	f8db 3000 	ldr.w	r3, [fp]
   13ee8:	2b02      	cmp	r3, #2
   13eea:	dd5b      	ble.n	13fa4 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x274>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13eec:	2b05      	cmp	r3, #5
   13eee:	dd5b      	ble.n	13fa8 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x278>
   13ef0:	f8db 3004 	ldr.w	r3, [fp, #4]
   13ef4:	689b      	ldr	r3, [r3, #8]
   13ef6:	930a      	str	r3, [sp, #40]	; 0x28
    TFLITE_DCHECK_LT(i, size_);
   13ef8:	6833      	ldr	r3, [r6, #0]
   13efa:	2b01      	cmp	r3, #1
   13efc:	dd58      	ble.n	13fb0 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x280>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13efe:	2b05      	cmp	r3, #5
   13f00:	dd58      	ble.n	13fb4 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x284>
   13f02:	6873      	ldr	r3, [r6, #4]
   13f04:	685b      	ldr	r3, [r3, #4]
   13f06:	9309      	str	r3, [sp, #36]	; 0x24
    TFLITE_DCHECK_LT(i, size_);
   13f08:	6833      	ldr	r3, [r6, #0]
   13f0a:	2b02      	cmp	r3, #2
   13f0c:	dd55      	ble.n	13fba <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x28a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13f0e:	2b05      	cmp	r3, #5
   13f10:	dd55      	ble.n	13fbe <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x28e>
   13f12:	6873      	ldr	r3, [r6, #4]
   13f14:	689b      	ldr	r3, [r3, #8]
   13f16:	9308      	str	r3, [sp, #32]
    TFLITE_DCHECK_LT(i, size_);
   13f18:	683b      	ldr	r3, [r7, #0]
   13f1a:	2b01      	cmp	r3, #1
   13f1c:	dd52      	ble.n	13fc4 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x294>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13f1e:	2b05      	cmp	r3, #5
   13f20:	dd52      	ble.n	13fc8 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x298>
   13f22:	687b      	ldr	r3, [r7, #4]
   13f24:	685b      	ldr	r3, [r3, #4]
   13f26:	9307      	str	r3, [sp, #28]
    TFLITE_DCHECK_LT(i, size_);
   13f28:	683b      	ldr	r3, [r7, #0]
   13f2a:	2b02      	cmp	r3, #2
   13f2c:	dd4f      	ble.n	13fce <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x29e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13f2e:	2b05      	cmp	r3, #5
   13f30:	dd4f      	ble.n	13fd2 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2a2>
   13f32:	687b      	ldr	r3, [r7, #4]
   13f34:	689b      	ldr	r3, [r3, #8]
   13f36:	9306      	str	r3, [sp, #24]
  const int input_width = input_shape.Dims(2);
  const int filter_height = filter_shape.Dims(1);
  const int filter_width = filter_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  for (int batch = 0; batch < batches; ++batch) {
   13f38:	f04f 0a00 	mov.w	sl, #0
   13f3c:	46d1      	mov	r9, sl
   13f3e:	46da      	mov	sl, fp
   13f40:	46b3      	mov	fp, r6
   13f42:	463e      	mov	r6, r7
   13f44:	9b16      	ldr	r3, [sp, #88]	; 0x58
   13f46:	4599      	cmp	r9, r3
   13f48:	f280 8143 	bge.w	141d2 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x4a2>
    for (int out_y = 0; out_y < output_height; ++out_y) {
   13f4c:	2300      	movs	r3, #0
   13f4e:	9300      	str	r3, [sp, #0]
   13f50:	46c8      	mov	r8, r9
   13f52:	46d9      	mov	r9, fp
   13f54:	46d3      	mov	fp, sl
   13f56:	46b2      	mov	sl, r6
   13f58:	9b00      	ldr	r3, [sp, #0]
   13f5a:	9907      	ldr	r1, [sp, #28]
   13f5c:	428b      	cmp	r3, r1
   13f5e:	f280 8132 	bge.w	141c6 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x496>
      const int in_y_origin = (out_y * stride_height) - pad_height;
   13f62:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   13f64:	fb02 f303 	mul.w	r3, r2, r3
   13f68:	9a11      	ldr	r2, [sp, #68]	; 0x44
   13f6a:	1a9b      	subs	r3, r3, r2
   13f6c:	9313      	str	r3, [sp, #76]	; 0x4c
      for (int out_x = 0; out_x < output_width; ++out_x) {
   13f6e:	2300      	movs	r3, #0
   13f70:	9301      	str	r3, [sp, #4]
   13f72:	4647      	mov	r7, r8
   13f74:	46d8      	mov	r8, fp
   13f76:	9b01      	ldr	r3, [sp, #4]
   13f78:	9906      	ldr	r1, [sp, #24]
   13f7a:	428b      	cmp	r3, r1
   13f7c:	f280 811d 	bge.w	141ba <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x48a>
        const int in_x_origin = (out_x * stride_width) - pad_width;
   13f80:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   13f82:	fb02 f303 	mul.w	r3, r2, r3
   13f86:	9a10      	ldr	r2, [sp, #64]	; 0x40
   13f88:	1a9b      	subs	r3, r3, r2
   13f8a:	9314      	str	r3, [sp, #80]	; 0x50
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
   13f8c:	f04f 0b00 	mov.w	fp, #0
   13f90:	463e      	mov	r6, r7
   13f92:	e0f3      	b.n	1417c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x44c>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
   13f94:	f002 f83b 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
   13f98:	f002 f839 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13f9c:	f8db 3008 	ldr.w	r3, [fp, #8]
   13fa0:	930b      	str	r3, [sp, #44]	; 0x2c
   13fa2:	e79f      	b.n	13ee4 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x1b4>
    TFLITE_DCHECK_LT(i, size_);
   13fa4:	f002 f833 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13fa8:	f8db 300c 	ldr.w	r3, [fp, #12]
   13fac:	930a      	str	r3, [sp, #40]	; 0x28
   13fae:	e7a3      	b.n	13ef8 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x1c8>
    TFLITE_DCHECK_LT(i, size_);
   13fb0:	f002 f82d 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13fb4:	68b3      	ldr	r3, [r6, #8]
   13fb6:	9309      	str	r3, [sp, #36]	; 0x24
   13fb8:	e7a6      	b.n	13f08 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x1d8>
    TFLITE_DCHECK_LT(i, size_);
   13fba:	f002 f828 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13fbe:	68f3      	ldr	r3, [r6, #12]
   13fc0:	9308      	str	r3, [sp, #32]
   13fc2:	e7a9      	b.n	13f18 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x1e8>
    TFLITE_DCHECK_LT(i, size_);
   13fc4:	f002 f823 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13fc8:	68bb      	ldr	r3, [r7, #8]
   13fca:	9307      	str	r3, [sp, #28]
   13fcc:	e7ac      	b.n	13f28 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x1f8>
    TFLITE_DCHECK_LT(i, size_);
   13fce:	f002 f81e 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13fd2:	68fb      	ldr	r3, [r7, #12]
   13fd4:	9306      	str	r3, [sp, #24]
   13fd6:	e7af      	b.n	13f38 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x208>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   13fd8:	f002 f819 	bl	1600e <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   13fdc:	f002 f817 	bl	1600e <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   13fe0:	f002 f815 	bl	1600e <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   13fe4:	f002 f813 	bl	1600e <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   13fe8:	f002 f811 	bl	1600e <abort>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   13fec:	f002 f80f 	bl	1600e <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   13ff0:	f002 f80d 	bl	1600e <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   13ff4:	f002 f80b 	bl	1600e <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   13ff8:	f002 f809 	bl	1600e <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   13ffc:	f002 f807 	bl	1600e <abort>
          float total = 0.f;
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
            const int in_y = in_y_origin + dilation_height_factor * filter_y;
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
   14000:	3501      	adds	r5, #1
   14002:	9b08      	ldr	r3, [sp, #32]
   14004:	429d      	cmp	r5, r3
   14006:	da69      	bge.n	140dc <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x3ac>
              const int in_x = in_x_origin + dilation_width_factor * filter_x;
   14008:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1400a:	9a14      	ldr	r2, [sp, #80]	; 0x50
   1400c:	fb03 2a05 	mla	sl, r3, r5, r2

              // Zero padding by omitting the areas outside the image.
              const bool is_point_inside_image =
                  (in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
   14010:	f1ba 0f00 	cmp.w	sl, #0
   14014:	dbf4      	blt.n	14000 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2d0>
   14016:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   14018:	459a      	cmp	sl, r3
   1401a:	daf1      	bge.n	14000 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2d0>
   1401c:	2e00      	cmp	r6, #0
   1401e:	dbef      	blt.n	14000 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2d0>
   14020:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   14022:	429e      	cmp	r6, r3
   14024:	daec      	bge.n	14000 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2d0>
   14026:	2400      	movs	r4, #0

              if (!is_point_inside_image) {
                continue;
              }

              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
   14028:	9b15      	ldr	r3, [sp, #84]	; 0x54
   1402a:	429c      	cmp	r4, r3
   1402c:	dae8      	bge.n	14000 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2d0>
  inline int32_t DimensionsCount() const { return size_; }
   1402e:	f8d8 3000 	ldr.w	r3, [r8]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   14032:	2b04      	cmp	r3, #4
   14034:	d1d0      	bne.n	13fd8 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2a8>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   14036:	9a03      	ldr	r2, [sp, #12]
   14038:	2a00      	cmp	r2, #0
   1403a:	dbcf      	blt.n	13fdc <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2ac>
   1403c:	f8d8 3004 	ldr.w	r3, [r8, #4]
   14040:	429a      	cmp	r2, r3
   14042:	dacb      	bge.n	13fdc <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2ac>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   14044:	2e00      	cmp	r6, #0
   14046:	dbcb      	blt.n	13fe0 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2b0>
   14048:	f8d8 1008 	ldr.w	r1, [r8, #8]
   1404c:	428e      	cmp	r6, r1
   1404e:	dac7      	bge.n	13fe0 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2b0>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   14050:	f1ba 0f00 	cmp.w	sl, #0
   14054:	dbc6      	blt.n	13fe4 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2b4>
   14056:	f8d8 200c 	ldr.w	r2, [r8, #12]
   1405a:	4592      	cmp	sl, r2
   1405c:	dac2      	bge.n	13fe4 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2b4>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   1405e:	2c00      	cmp	r4, #0
   14060:	dbc2      	blt.n	13fe8 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2b8>
   14062:	f8d8 3010 	ldr.w	r3, [r8, #16]
   14066:	429c      	cmp	r4, r3
   14068:	dabe      	bge.n	13fe8 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2b8>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   1406a:	9803      	ldr	r0, [sp, #12]
   1406c:	fb01 6100 	mla	r1, r1, r0, r6
   14070:	fb01 a202 	mla	r2, r1, r2, sl
   14074:	fb02 4303 	mla	r3, r2, r3, r4
                float input_value = input_data[Offset(input_shape, batch, in_y,
                                                      in_x, in_channel)];
   14078:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   1407a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  inline int32_t DimensionsCount() const { return size_; }
   1407e:	f8d9 3000 	ldr.w	r3, [r9]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   14082:	2b04      	cmp	r3, #4
   14084:	d1b2      	bne.n	13fec <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2bc>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   14086:	f1bb 0f00 	cmp.w	fp, #0
   1408a:	dbb1      	blt.n	13ff0 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2c0>
   1408c:	f8d9 3004 	ldr.w	r3, [r9, #4]
   14090:	459b      	cmp	fp, r3
   14092:	daad      	bge.n	13ff0 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2c0>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   14094:	2f00      	cmp	r7, #0
   14096:	dbad      	blt.n	13ff4 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2c4>
   14098:	f8d9 1008 	ldr.w	r1, [r9, #8]
   1409c:	428f      	cmp	r7, r1
   1409e:	daa9      	bge.n	13ff4 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2c4>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   140a0:	2d00      	cmp	r5, #0
   140a2:	dba9      	blt.n	13ff8 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2c8>
   140a4:	f8d9 200c 	ldr.w	r2, [r9, #12]
   140a8:	4295      	cmp	r5, r2
   140aa:	daa5      	bge.n	13ff8 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2c8>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   140ac:	2c00      	cmp	r4, #0
   140ae:	dba5      	blt.n	13ffc <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2cc>
   140b0:	f8d9 3010 	ldr.w	r3, [r9, #16]
   140b4:	429c      	cmp	r4, r3
   140b6:	daa1      	bge.n	13ffc <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2cc>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   140b8:	fb01 710b 	mla	r1, r1, fp, r7
   140bc:	fb01 5202 	mla	r2, r1, r2, r5
   140c0:	fb02 4303 	mla	r3, r2, r3, r4
                float filter_value = filter_data[Offset(
                    filter_shape, out_channel, filter_y, filter_x, in_channel)];
                total += (input_value * filter_value);
   140c4:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
   140c6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
   140ca:	f7ec fe45 	bl	d58 <__aeabi_fmul>
   140ce:	4601      	mov	r1, r0
   140d0:	9802      	ldr	r0, [sp, #8]
   140d2:	f7ec fd39 	bl	b48 <__addsf3>
   140d6:	9002      	str	r0, [sp, #8]
              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
   140d8:	3401      	adds	r4, #1
   140da:	e7a5      	b.n	14028 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2f8>
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
   140dc:	3701      	adds	r7, #1
   140de:	9b09      	ldr	r3, [sp, #36]	; 0x24
   140e0:	429f      	cmp	r7, r3
   140e2:	da05      	bge.n	140f0 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x3c0>
            const int in_y = in_y_origin + dilation_height_factor * filter_y;
   140e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   140e6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   140e8:	fb03 2607 	mla	r6, r3, r7, r2
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
   140ec:	2500      	movs	r5, #0
   140ee:	e788      	b.n	14002 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2d2>
   140f0:	9e03      	ldr	r6, [sp, #12]
   140f2:	f8dd a0bc 	ldr.w	sl, [sp, #188]	; 0xbc
              }
            }
          }
          float bias_value = 0.0f;
          if (bias_data) {
   140f6:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
   140f8:	2b00      	cmp	r3, #0
   140fa:	d049      	beq.n	14190 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x460>
            bias_value = bias_data[out_channel];
   140fc:	f853 102b 	ldr.w	r1, [r3, fp, lsl #2]
          }
          output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =
              ActivationFunctionWithMinMax(total + bias_value,
   14100:	9802      	ldr	r0, [sp, #8]
   14102:	f7ec fd21 	bl	b48 <__addsf3>
  inline int32_t DimensionsCount() const { return size_; }
   14106:	f8da 3000 	ldr.w	r3, [sl]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   1410a:	2b04      	cmp	r3, #4
   1410c:	d142      	bne.n	14194 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x464>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   1410e:	2e00      	cmp	r6, #0
   14110:	db42      	blt.n	14198 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x468>
   14112:	f8da 3004 	ldr.w	r3, [sl, #4]
   14116:	429e      	cmp	r6, r3
   14118:	da3e      	bge.n	14198 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x468>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   1411a:	9b00      	ldr	r3, [sp, #0]
   1411c:	2b00      	cmp	r3, #0
   1411e:	db3d      	blt.n	1419c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x46c>
   14120:	f8da 2008 	ldr.w	r2, [sl, #8]
   14124:	4293      	cmp	r3, r2
   14126:	da39      	bge.n	1419c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x46c>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   14128:	9901      	ldr	r1, [sp, #4]
   1412a:	2900      	cmp	r1, #0
   1412c:	db38      	blt.n	141a0 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x470>
   1412e:	f8da 300c 	ldr.w	r3, [sl, #12]
   14132:	4299      	cmp	r1, r3
   14134:	da34      	bge.n	141a0 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x470>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   14136:	f1bb 0f00 	cmp.w	fp, #0
   1413a:	db33      	blt.n	141a4 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x474>
   1413c:	f8da 4010 	ldr.w	r4, [sl, #16]
   14140:	45a3      	cmp	fp, r4
   14142:	da2f      	bge.n	141a4 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x474>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   14144:	9900      	ldr	r1, [sp, #0]
   14146:	fb02 1206 	mla	r2, r2, r6, r1
   1414a:	9901      	ldr	r1, [sp, #4]
   1414c:	fb02 1303 	mla	r3, r2, r3, r1
   14150:	fb03 b404 	mla	r4, r3, r4, fp
   14154:	9019      	str	r0, [sp, #100]	; 0x64
   14156:	9912      	ldr	r1, [sp, #72]	; 0x48
   14158:	911a      	str	r1, [sp, #104]	; 0x68
   1415a:	9b04      	ldr	r3, [sp, #16]
   1415c:	931b      	str	r3, [sp, #108]	; 0x6c
      if (__a < __b)
   1415e:	f7ec ff99 	bl	1094 <__aeabi_fcmplt>
   14162:	bb08      	cbnz	r0, 141a8 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x478>
      return __a;
   14164:	ad19      	add	r5, sp, #100	; 0x64
      if (__b < __a)
   14166:	6829      	ldr	r1, [r5, #0]
   14168:	9804      	ldr	r0, [sp, #16]
   1416a:	f7ec ff93 	bl	1094 <__aeabi_fcmplt>
   1416e:	b9e8      	cbnz	r0, 141ac <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x47c>
  return min(max(x, output_activation_min), output_activation_max);
   14170:	682b      	ldr	r3, [r5, #0]
          output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =
   14172:	9a30      	ldr	r2, [sp, #192]	; 0xc0
   14174:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
   14178:	f10b 0b01 	add.w	fp, fp, #1
   1417c:	9b05      	ldr	r3, [sp, #20]
   1417e:	459b      	cmp	fp, r3
   14180:	da16      	bge.n	141b0 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x480>
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
   14182:	2700      	movs	r7, #0
          float total = 0.f;
   14184:	2300      	movs	r3, #0
   14186:	9302      	str	r3, [sp, #8]
   14188:	9603      	str	r6, [sp, #12]
   1418a:	f8cd a0bc 	str.w	sl, [sp, #188]	; 0xbc
   1418e:	e7a6      	b.n	140de <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x3ae>
          float bias_value = 0.0f;
   14190:	2100      	movs	r1, #0
   14192:	e7b5      	b.n	14100 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x3d0>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   14194:	f001 ff3b 	bl	1600e <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   14198:	f001 ff39 	bl	1600e <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   1419c:	f001 ff37 	bl	1600e <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   141a0:	f001 ff35 	bl	1600e <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   141a4:	f001 ff33 	bl	1600e <abort>
	return __b;
   141a8:	ad1a      	add	r5, sp, #104	; 0x68
   141aa:	e7dc      	b.n	14166 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x436>
	return __b;
   141ac:	ad1b      	add	r5, sp, #108	; 0x6c
   141ae:	e7df      	b.n	14170 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x440>
   141b0:	4637      	mov	r7, r6
      for (int out_x = 0; out_x < output_width; ++out_x) {
   141b2:	9b01      	ldr	r3, [sp, #4]
   141b4:	3301      	adds	r3, #1
   141b6:	9301      	str	r3, [sp, #4]
   141b8:	e6dd      	b.n	13f76 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x246>
   141ba:	46c3      	mov	fp, r8
   141bc:	46b8      	mov	r8, r7
    for (int out_y = 0; out_y < output_height; ++out_y) {
   141be:	9b00      	ldr	r3, [sp, #0]
   141c0:	3301      	adds	r3, #1
   141c2:	9300      	str	r3, [sp, #0]
   141c4:	e6c8      	b.n	13f58 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x228>
   141c6:	4656      	mov	r6, sl
   141c8:	46da      	mov	sl, fp
   141ca:	46cb      	mov	fp, r9
  for (int batch = 0; batch < batches; ++batch) {
   141cc:	f108 0901 	add.w	r9, r8, #1
   141d0:	e6b8      	b.n	13f44 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x214>
                                           output_activation_max);
        }
      }
    }
  }
}
   141d2:	b023      	add	sp, #140	; 0x8c
   141d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000141d8 <_ZN6tflite19ConvParamsQuantizedERK16TfLiteConvParamsRKNS_10OpDataConvE>:
                               const OpDataConv& data) {
   141d8:	b570      	push	{r4, r5, r6, lr}
   141da:	4604      	mov	r4, r0
   141dc:	460e      	mov	r6, r1
   141de:	4615      	mov	r5, r2
  op_params.input_offset = -data.input_zero_point;
   141e0:	6913      	ldr	r3, [r2, #16]
   141e2:	425b      	negs	r3, r3
   141e4:	6143      	str	r3, [r0, #20]
  op_params.weights_offset = -data.filter_zero_point;
   141e6:	6953      	ldr	r3, [r2, #20]
   141e8:	425b      	negs	r3, r3
   141ea:	6183      	str	r3, [r0, #24]
  op_params.output_offset = data.output_zero_point;
   141ec:	6993      	ldr	r3, [r2, #24]
   141ee:	61c3      	str	r3, [r0, #28]
  op_params.output_multiplier = data.output_multiplier;
   141f0:	69d3      	ldr	r3, [r2, #28]
   141f2:	6203      	str	r3, [r0, #32]
  op_params.output_shift = -data.output_shift;
   141f4:	6a13      	ldr	r3, [r2, #32]
   141f6:	425b      	negs	r3, r3
   141f8:	6243      	str	r3, [r0, #36]	; 0x24
  op_params.padding_type = tflite::micro::RuntimePaddingType(params.padding);
   141fa:	7808      	ldrb	r0, [r1, #0]
   141fc:	f000 fb54 	bl	148a8 <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding>
   14200:	7020      	strb	r0, [r4, #0]
  op_params.padding_values.height = data.padding.height;
   14202:	686b      	ldr	r3, [r5, #4]
   14204:	80a3      	strh	r3, [r4, #4]
  op_params.padding_values.width = data.padding.width;
   14206:	682b      	ldr	r3, [r5, #0]
   14208:	8063      	strh	r3, [r4, #2]
  op_params.stride_height = params.stride_height;
   1420a:	68b3      	ldr	r3, [r6, #8]
   1420c:	81a3      	strh	r3, [r4, #12]
  op_params.stride_width = params.stride_width;
   1420e:	6873      	ldr	r3, [r6, #4]
   14210:	8163      	strh	r3, [r4, #10]
  op_params.dilation_height_factor = params.dilation_height_factor;
   14212:	6973      	ldr	r3, [r6, #20]
   14214:	8223      	strh	r3, [r4, #16]
  op_params.dilation_width_factor = params.dilation_width_factor;
   14216:	6933      	ldr	r3, [r6, #16]
   14218:	81e3      	strh	r3, [r4, #14]
  op_params.quantized_activation_min = data.output_activation_min;
   1421a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
   1421c:	62a3      	str	r3, [r4, #40]	; 0x28
  op_params.quantized_activation_max = data.output_activation_max;
   1421e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   14220:	62e3      	str	r3, [r4, #44]	; 0x2c
}
   14222:	4620      	mov	r0, r4
   14224:	bd70      	pop	{r4, r5, r6, pc}

00014226 <_ZN6tflite15ConvParamsFloatERK16TfLiteConvParamsRKNS_10OpDataConvE>:
                           const OpDataConv& data) {
   14226:	b570      	push	{r4, r5, r6, lr}
   14228:	4604      	mov	r4, r0
   1422a:	460d      	mov	r5, r1
   1422c:	4616      	mov	r6, r2
  CalculateActivationRange(params.activation, &op_params.float_activation_min,
   1422e:	f100 0234 	add.w	r2, r0, #52	; 0x34
   14232:	f100 0130 	add.w	r1, r0, #48	; 0x30
   14236:	7b28      	ldrb	r0, [r5, #12]
   14238:	f7f6 f852 	bl	a2e0 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>
  op_params.padding_type = tflite::micro::RuntimePaddingType(params.padding);
   1423c:	7828      	ldrb	r0, [r5, #0]
   1423e:	f000 fb33 	bl	148a8 <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding>
   14242:	7020      	strb	r0, [r4, #0]
  op_params.padding_values.width = data.padding.width;
   14244:	6833      	ldr	r3, [r6, #0]
   14246:	8063      	strh	r3, [r4, #2]
  op_params.padding_values.height = data.padding.height;
   14248:	6873      	ldr	r3, [r6, #4]
   1424a:	80a3      	strh	r3, [r4, #4]
  op_params.stride_width = params.stride_width;
   1424c:	686b      	ldr	r3, [r5, #4]
   1424e:	8163      	strh	r3, [r4, #10]
  op_params.stride_height = params.stride_height;
   14250:	68ab      	ldr	r3, [r5, #8]
   14252:	81a3      	strh	r3, [r4, #12]
  op_params.dilation_width_factor = params.dilation_width_factor;
   14254:	692b      	ldr	r3, [r5, #16]
   14256:	81e3      	strh	r3, [r4, #14]
  op_params.dilation_height_factor = params.dilation_height_factor;
   14258:	696b      	ldr	r3, [r5, #20]
   1425a:	8223      	strh	r3, [r4, #16]
}
   1425c:	4620      	mov	r0, r4
   1425e:	bd70      	pop	{r4, r5, r6, pc}

00014260 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
   14260:	b508      	push	{r3, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   14262:	6b83      	ldr	r3, [r0, #56]	; 0x38
   14264:	b113      	cbz	r3, 1426c <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0xc>
  return context->AllocatePersistentBuffer(context, sizeof(OpDataConv));
   14266:	2134      	movs	r1, #52	; 0x34
   14268:	4798      	blx	r3
}
   1426a:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   1426c:	f001 fecf 	bl	1600e <abort>

00014270 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf>:
inline void DepthwiseConv(
    const DepthwiseParams& params, const RuntimeShape& input_shape,
    const float* input_data, const RuntimeShape& filter_shape,
    const float* filter_data, const RuntimeShape& bias_shape,
    const float* bias_data, const RuntimeShape& output_shape,
    float* output_data) {
   14270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14274:	b0a1      	sub	sp, #132	; 0x84
   14276:	9217      	str	r2, [sp, #92]	; 0x5c
   14278:	461e      	mov	r6, r3
   1427a:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   1427c:	f8dd 90b4 	ldr.w	r9, [sp, #180]	; 0xb4
  const int stride_width = params.stride_width;
   14280:	f9b0 200a 	ldrsh.w	r2, [r0, #10]
   14284:	920d      	str	r2, [sp, #52]	; 0x34
  const int stride_height = params.stride_height;
   14286:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
   1428a:	920e      	str	r2, [sp, #56]	; 0x38
  const int dilation_width_factor = params.dilation_width_factor;
   1428c:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
   14290:	920f      	str	r2, [sp, #60]	; 0x3c
  const int dilation_height_factor = params.dilation_height_factor;
   14292:	f9b0 2010 	ldrsh.w	r2, [r0, #16]
   14296:	9210      	str	r2, [sp, #64]	; 0x40
  const int pad_width = params.padding_values.width;
   14298:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
   1429c:	9211      	str	r2, [sp, #68]	; 0x44
  const int pad_height = params.padding_values.height;
   1429e:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
   142a2:	9212      	str	r2, [sp, #72]	; 0x48
  const int depth_multiplier = params.depth_multiplier;
   142a4:	f9b0 2012 	ldrsh.w	r2, [r0, #18]
   142a8:	9205      	str	r2, [sp, #20]
  const float output_activation_min = params.float_activation_min;
   142aa:	6b02      	ldr	r2, [r0, #48]	; 0x30
   142ac:	9213      	str	r2, [sp, #76]	; 0x4c
  const float output_activation_max = params.float_activation_max;
   142ae:	6b42      	ldr	r2, [r0, #52]	; 0x34
   142b0:	9206      	str	r2, [sp, #24]
  inline int32_t DimensionsCount() const { return size_; }
   142b2:	680a      	ldr	r2, [r1, #0]
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   142b4:	2a04      	cmp	r2, #4
   142b6:	f040 80b2 	bne.w	1441e <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1ae>
   142ba:	468b      	mov	fp, r1
   142bc:	6832      	ldr	r2, [r6, #0]
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
   142be:	2a04      	cmp	r2, #4
   142c0:	f040 80af 	bne.w	14422 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1b2>
   142c4:	f8d9 2000 	ldr.w	r2, [r9]
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   142c8:	2a04      	cmp	r2, #4
   142ca:	f040 80ac 	bne.w	14426 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1b6>
    TFLITE_DCHECK_LT(i, size_);
   142ce:	680a      	ldr	r2, [r1, #0]
   142d0:	2a00      	cmp	r2, #0
   142d2:	f340 80aa 	ble.w	1442a <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1ba>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   142d6:	2a05      	cmp	r2, #5
   142d8:	f340 80a9 	ble.w	1442e <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1be>
   142dc:	684a      	ldr	r2, [r1, #4]
   142de:	6812      	ldr	r2, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
   142e0:	f8d9 1000 	ldr.w	r1, [r9]
   142e4:	2900      	cmp	r1, #0
   142e6:	f340 80a4 	ble.w	14432 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1c2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   142ea:	2905      	cmp	r1, #5
   142ec:	f340 80a3 	ble.w	14436 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1c6>
   142f0:	f8d9 1004 	ldr.w	r1, [r9, #4]
   142f4:	6809      	ldr	r1, [r1, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   142f6:	4291      	cmp	r1, r2
   142f8:	f040 80a0 	bne.w	1443c <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1cc>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   142fc:	921f      	str	r2, [sp, #124]	; 0x7c
    TFLITE_DCHECK_LT(i, size_);
   142fe:	f8d9 1000 	ldr.w	r1, [r9]
   14302:	2900      	cmp	r1, #0
   14304:	f340 809c 	ble.w	14440 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1d0>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14308:	2905      	cmp	r1, #5
   1430a:	f340 809b 	ble.w	14444 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1d4>
   1430e:	f8d9 1004 	ldr.w	r1, [r9, #4]
   14312:	6809      	ldr	r1, [r1, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   14314:	911e      	str	r1, [sp, #120]	; 0x78
      if (__b < __a)
   14316:	428a      	cmp	r2, r1
   14318:	f300 8097 	bgt.w	1444a <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1da>
      return __a;
   1431c:	aa1f      	add	r2, sp, #124	; 0x7c
   1431e:	6812      	ldr	r2, [r2, #0]
   14320:	9216      	str	r2, [sp, #88]	; 0x58
    TFLITE_DCHECK_LT(i, size_);
   14322:	6832      	ldr	r2, [r6, #0]
   14324:	2a03      	cmp	r2, #3
   14326:	f340 8092 	ble.w	1444e <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1de>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1432a:	2a05      	cmp	r2, #5
   1432c:	f340 8091 	ble.w	14452 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1e2>
   14330:	6872      	ldr	r2, [r6, #4]
   14332:	68d2      	ldr	r2, [r2, #12]
    TFLITE_DCHECK_LT(i, size_);
   14334:	f8d9 1000 	ldr.w	r1, [r9]
   14338:	2903      	cmp	r1, #3
   1433a:	f340 808c 	ble.w	14456 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1e6>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1433e:	2905      	cmp	r1, #5
   14340:	f340 808b 	ble.w	1445a <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1ea>
   14344:	f8d9 1004 	ldr.w	r1, [r9, #4]
   14348:	68c9      	ldr	r1, [r1, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   1434a:	4291      	cmp	r1, r2
   1434c:	f040 8088 	bne.w	14460 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1f0>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   14350:	921d      	str	r2, [sp, #116]	; 0x74
    TFLITE_DCHECK_LT(i, size_);
   14352:	f8d9 1000 	ldr.w	r1, [r9]
   14356:	2903      	cmp	r1, #3
   14358:	f340 8084 	ble.w	14464 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1f4>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1435c:	2905      	cmp	r1, #5
   1435e:	f340 8083 	ble.w	14468 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1f8>
   14362:	f8d9 1004 	ldr.w	r1, [r9, #4]
   14366:	68c9      	ldr	r1, [r1, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   14368:	911c      	str	r1, [sp, #112]	; 0x70
      if (__b < __a)
   1436a:	428a      	cmp	r2, r1
   1436c:	dc7f      	bgt.n	1446e <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1fe>
      return __a;
   1436e:	aa1d      	add	r2, sp, #116	; 0x74
   14370:	6811      	ldr	r1, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
   14372:	f8db 2000 	ldr.w	r2, [fp]
   14376:	2a01      	cmp	r2, #1
   14378:	dd7b      	ble.n	14472 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x202>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1437a:	2a05      	cmp	r2, #5
   1437c:	dd7b      	ble.n	14476 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x206>
   1437e:	f8db 2004 	ldr.w	r2, [fp, #4]
   14382:	6852      	ldr	r2, [r2, #4]
   14384:	920c      	str	r2, [sp, #48]	; 0x30
    TFLITE_DCHECK_LT(i, size_);
   14386:	f8db 2000 	ldr.w	r2, [fp]
   1438a:	2a02      	cmp	r2, #2
   1438c:	dd77      	ble.n	1447e <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x20e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1438e:	2a05      	cmp	r2, #5
   14390:	dd77      	ble.n	14482 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x212>
   14392:	f8db 2004 	ldr.w	r2, [fp, #4]
   14396:	6892      	ldr	r2, [r2, #8]
   14398:	920b      	str	r2, [sp, #44]	; 0x2c
    TFLITE_DCHECK_LT(i, size_);
   1439a:	f8db 2000 	ldr.w	r2, [fp]
   1439e:	2a03      	cmp	r2, #3
   143a0:	dd73      	ble.n	1448a <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x21a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   143a2:	2a05      	cmp	r2, #5
   143a4:	dd73      	ble.n	1448e <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x21e>
   143a6:	f8db 2004 	ldr.w	r2, [fp, #4]
   143aa:	68d2      	ldr	r2, [r2, #12]
   143ac:	9204      	str	r2, [sp, #16]
    TFLITE_DCHECK_LT(i, size_);
   143ae:	6832      	ldr	r2, [r6, #0]
   143b0:	2a01      	cmp	r2, #1
   143b2:	dd70      	ble.n	14496 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x226>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   143b4:	2a05      	cmp	r2, #5
   143b6:	dd70      	ble.n	1449a <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x22a>
   143b8:	6872      	ldr	r2, [r6, #4]
   143ba:	6852      	ldr	r2, [r2, #4]
   143bc:	920a      	str	r2, [sp, #40]	; 0x28
    TFLITE_DCHECK_LT(i, size_);
   143be:	6832      	ldr	r2, [r6, #0]
   143c0:	2a02      	cmp	r2, #2
   143c2:	dd6d      	ble.n	144a0 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x230>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   143c4:	2a05      	cmp	r2, #5
   143c6:	dd6d      	ble.n	144a4 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x234>
   143c8:	6872      	ldr	r2, [r6, #4]
   143ca:	6892      	ldr	r2, [r2, #8]
   143cc:	9209      	str	r2, [sp, #36]	; 0x24
    TFLITE_DCHECK_LT(i, size_);
   143ce:	f8d9 2000 	ldr.w	r2, [r9]
   143d2:	2a01      	cmp	r2, #1
   143d4:	dd69      	ble.n	144aa <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x23a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   143d6:	2a05      	cmp	r2, #5
   143d8:	dd69      	ble.n	144ae <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x23e>
   143da:	f8d9 2004 	ldr.w	r2, [r9, #4]
   143de:	6852      	ldr	r2, [r2, #4]
   143e0:	9208      	str	r2, [sp, #32]
    TFLITE_DCHECK_LT(i, size_);
   143e2:	f8d9 2000 	ldr.w	r2, [r9]
   143e6:	2a02      	cmp	r2, #2
   143e8:	dd65      	ble.n	144b6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x246>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   143ea:	2a05      	cmp	r2, #5
   143ec:	dd65      	ble.n	144ba <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x24a>
   143ee:	f8d9 2004 	ldr.w	r2, [r9, #4]
   143f2:	6892      	ldr	r2, [r2, #8]
   143f4:	9207      	str	r2, [sp, #28]
  const int input_depth = input_shape.Dims(3);
  const int filter_height = filter_shape.Dims(1);
  const int filter_width = filter_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  TFLITE_DCHECK_EQ(output_depth, input_depth * depth_multiplier);
   143f6:	9a04      	ldr	r2, [sp, #16]
   143f8:	9805      	ldr	r0, [sp, #20]
   143fa:	fb02 f200 	mul.w	r2, r2, r0
   143fe:	428a      	cmp	r2, r1
   14400:	d15f      	bne.n	144c2 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x252>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
   14402:	681c      	ldr	r4, [r3, #0]
   14404:	2c05      	cmp	r4, #5
   14406:	dd5e      	ble.n	144c6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x256>
   14408:	685b      	ldr	r3, [r3, #4]
    for (int i = 0; i < size_; i++) {
   1440a:	2200      	movs	r2, #0
    int buffer_size = 1;
   1440c:	2501      	movs	r5, #1
    for (int i = 0; i < size_; i++) {
   1440e:	42a2      	cmp	r2, r4
   14410:	da5b      	bge.n	144ca <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x25a>
      buffer_size *= dims_data[i];
   14412:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   14416:	fb00 f505 	mul.w	r5, r0, r5
    for (int i = 0; i < size_; i++) {
   1441a:	3201      	adds	r2, #1
   1441c:	e7f7      	b.n	1440e <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x19e>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   1441e:	f001 fdf6 	bl	1600e <abort>
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
   14422:	f001 fdf4 	bl	1600e <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   14426:	f001 fdf2 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
   1442a:	f001 fdf0 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1442e:	684a      	ldr	r2, [r1, #4]
   14430:	e756      	b.n	142e0 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x70>
    TFLITE_DCHECK_LT(i, size_);
   14432:	f001 fdec 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14436:	f8d9 1004 	ldr.w	r1, [r9, #4]
   1443a:	e75c      	b.n	142f6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x86>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   1443c:	f001 fde7 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
   14440:	f001 fde5 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14444:	f8d9 1004 	ldr.w	r1, [r9, #4]
   14448:	e764      	b.n	14314 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0xa4>
	return __b;
   1444a:	aa1e      	add	r2, sp, #120	; 0x78
   1444c:	e767      	b.n	1431e <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0xae>
    TFLITE_DCHECK_LT(i, size_);
   1444e:	f001 fdde 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14452:	6932      	ldr	r2, [r6, #16]
   14454:	e76e      	b.n	14334 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0xc4>
    TFLITE_DCHECK_LT(i, size_);
   14456:	f001 fdda 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1445a:	f8d9 1010 	ldr.w	r1, [r9, #16]
   1445e:	e774      	b.n	1434a <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0xda>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   14460:	f001 fdd5 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
   14464:	f001 fdd3 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14468:	f8d9 1010 	ldr.w	r1, [r9, #16]
   1446c:	e77c      	b.n	14368 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0xf8>
   1446e:	aa1c      	add	r2, sp, #112	; 0x70
   14470:	e77e      	b.n	14370 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x100>
    TFLITE_DCHECK_LT(i, size_);
   14472:	f001 fdcc 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14476:	f8db 2008 	ldr.w	r2, [fp, #8]
   1447a:	920c      	str	r2, [sp, #48]	; 0x30
   1447c:	e783      	b.n	14386 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x116>
    TFLITE_DCHECK_LT(i, size_);
   1447e:	f001 fdc6 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14482:	f8db 200c 	ldr.w	r2, [fp, #12]
   14486:	920b      	str	r2, [sp, #44]	; 0x2c
   14488:	e787      	b.n	1439a <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x12a>
    TFLITE_DCHECK_LT(i, size_);
   1448a:	f001 fdc0 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1448e:	f8db 2010 	ldr.w	r2, [fp, #16]
   14492:	9204      	str	r2, [sp, #16]
   14494:	e78b      	b.n	143ae <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x13e>
    TFLITE_DCHECK_LT(i, size_);
   14496:	f001 fdba 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1449a:	68b2      	ldr	r2, [r6, #8]
   1449c:	920a      	str	r2, [sp, #40]	; 0x28
   1449e:	e78e      	b.n	143be <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x14e>
    TFLITE_DCHECK_LT(i, size_);
   144a0:	f001 fdb5 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   144a4:	68f2      	ldr	r2, [r6, #12]
   144a6:	9209      	str	r2, [sp, #36]	; 0x24
   144a8:	e791      	b.n	143ce <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x15e>
    TFLITE_DCHECK_LT(i, size_);
   144aa:	f001 fdb0 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   144ae:	f8d9 2008 	ldr.w	r2, [r9, #8]
   144b2:	9208      	str	r2, [sp, #32]
   144b4:	e795      	b.n	143e2 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x172>
    TFLITE_DCHECK_LT(i, size_);
   144b6:	f001 fdaa 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   144ba:	f8d9 200c 	ldr.w	r2, [r9, #12]
   144be:	9207      	str	r2, [sp, #28]
   144c0:	e799      	b.n	143f6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x186>
  TFLITE_DCHECK_EQ(output_depth, input_depth * depth_multiplier);
   144c2:	f001 fda4 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
   144c6:	3304      	adds	r3, #4
   144c8:	e79f      	b.n	1440a <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x19a>
  TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
   144ca:	428d      	cmp	r5, r1
   144cc:	d11e      	bne.n	1450c <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x29c>

  for (int b = 0; b < batches; ++b) {
   144ce:	f04f 0a00 	mov.w	sl, #0
   144d2:	464c      	mov	r4, r9
   144d4:	46d1      	mov	r9, sl
   144d6:	46b2      	mov	sl, r6
   144d8:	9b16      	ldr	r3, [sp, #88]	; 0x58
   144da:	4599      	cmp	r9, r3
   144dc:	f280 811a 	bge.w	14714 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x4a4>
    for (int out_y = 0; out_y < output_height; ++out_y) {
   144e0:	2300      	movs	r3, #0
   144e2:	9300      	str	r3, [sp, #0]
   144e4:	46c8      	mov	r8, r9
   144e6:	46d1      	mov	r9, sl
   144e8:	46a2      	mov	sl, r4
   144ea:	9b00      	ldr	r3, [sp, #0]
   144ec:	9a08      	ldr	r2, [sp, #32]
   144ee:	4293      	cmp	r3, r2
   144f0:	f280 810b 	bge.w	1470a <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x49a>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   144f4:	2300      	movs	r3, #0
   144f6:	9301      	str	r3, [sp, #4]
   144f8:	4647      	mov	r7, r8
   144fa:	46d0      	mov	r8, sl
   144fc:	9b01      	ldr	r3, [sp, #4]
   144fe:	9a07      	ldr	r2, [sp, #28]
   14500:	4293      	cmp	r3, r2
   14502:	f280 80fc 	bge.w	146fe <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x48e>
        for (int ic = 0; ic < input_depth; ++ic) {
   14506:	f04f 0a00 	mov.w	sl, #0
   1450a:	e0ee      	b.n	146ea <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x47a>
  TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
   1450c:	f001 fd7f 	bl	1600e <abort>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   14510:	f001 fd7d 	bl	1600e <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   14514:	f001 fd7b 	bl	1600e <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   14518:	f001 fd79 	bl	1600e <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   1451c:	f001 fd77 	bl	1600e <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   14520:	f001 fd75 	bl	1600e <abort>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   14524:	f001 fd73 	bl	1600e <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   14528:	f001 fd71 	bl	1600e <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   1452c:	f001 fd6f 	bl	1600e <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   14530:	f001 fd6d 	bl	1600e <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   14534:	f001 fd6b 	bl	1600e <abort>
            const int oc = m + ic * depth_multiplier;
            const int in_x_origin = (out_x * stride_width) - pad_width;
            const int in_y_origin = (out_y * stride_height) - pad_height;
            float total = 0.f;
            for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
              for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
   14538:	3601      	adds	r6, #1
   1453a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1453c:	429e      	cmp	r6, r3
   1453e:	da60      	bge.n	14602 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x392>
                const int in_x = in_x_origin + dilation_width_factor * filter_x;
   14540:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   14542:	9a14      	ldr	r2, [sp, #80]	; 0x50
   14544:	fb03 2306 	mla	r3, r3, r6, r2
                const int in_y =
   14548:	9a10      	ldr	r2, [sp, #64]	; 0x40
   1454a:	9915      	ldr	r1, [sp, #84]	; 0x54
   1454c:	fb02 1205 	mla	r2, r2, r5, r1
                    in_y_origin + dilation_height_factor * filter_y;
                // If the location is outside the bounds of the input image,
                // use zero as a default value.
                if ((in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
   14550:	2b00      	cmp	r3, #0
   14552:	dbf1      	blt.n	14538 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c8>
   14554:	990b      	ldr	r1, [sp, #44]	; 0x2c
   14556:	428b      	cmp	r3, r1
   14558:	daee      	bge.n	14538 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c8>
   1455a:	2a00      	cmp	r2, #0
   1455c:	dbec      	blt.n	14538 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c8>
   1455e:	990c      	ldr	r1, [sp, #48]	; 0x30
   14560:	428a      	cmp	r2, r1
   14562:	dae9      	bge.n	14538 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c8>
  inline int32_t DimensionsCount() const { return size_; }
   14564:	f8db 1000 	ldr.w	r1, [fp]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   14568:	2904      	cmp	r1, #4
   1456a:	d1d1      	bne.n	14510 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2a0>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   1456c:	2f00      	cmp	r7, #0
   1456e:	dbd1      	blt.n	14514 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2a4>
   14570:	f8db 1004 	ldr.w	r1, [fp, #4]
   14574:	428f      	cmp	r7, r1
   14576:	dacd      	bge.n	14514 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2a4>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   14578:	2a00      	cmp	r2, #0
   1457a:	dbcd      	blt.n	14518 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2a8>
   1457c:	f8db c008 	ldr.w	ip, [fp, #8]
   14580:	4562      	cmp	r2, ip
   14582:	dac9      	bge.n	14518 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2a8>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   14584:	2b00      	cmp	r3, #0
   14586:	dbc9      	blt.n	1451c <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2ac>
   14588:	f8db 000c 	ldr.w	r0, [fp, #12]
   1458c:	4283      	cmp	r3, r0
   1458e:	dac5      	bge.n	1451c <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2ac>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   14590:	f1ba 0f00 	cmp.w	sl, #0
   14594:	dbc4      	blt.n	14520 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2b0>
   14596:	f8db 1010 	ldr.w	r1, [fp, #16]
   1459a:	458a      	cmp	sl, r1
   1459c:	dac0      	bge.n	14520 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2b0>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   1459e:	fb0c 2207 	mla	r2, ip, r7, r2
   145a2:	fb02 3300 	mla	r3, r2, r0, r3
   145a6:	fb03 a101 	mla	r1, r3, r1, sl
                    (in_y < input_height)) {
                  float input_value =
                      input_data[Offset(input_shape, b, in_y, in_x, ic)];
   145aa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   145ac:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
  inline int32_t DimensionsCount() const { return size_; }
   145b0:	f8d9 3000 	ldr.w	r3, [r9]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   145b4:	2b04      	cmp	r3, #4
   145b6:	d1b5      	bne.n	14524 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2b4>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   145b8:	f8d9 3004 	ldr.w	r3, [r9, #4]
   145bc:	2b00      	cmp	r3, #0
   145be:	ddb3      	ble.n	14528 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2b8>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   145c0:	2d00      	cmp	r5, #0
   145c2:	dbb3      	blt.n	1452c <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2bc>
   145c4:	f8d9 3008 	ldr.w	r3, [r9, #8]
   145c8:	429d      	cmp	r5, r3
   145ca:	daaf      	bge.n	1452c <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2bc>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   145cc:	2e00      	cmp	r6, #0
   145ce:	dbaf      	blt.n	14530 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c0>
   145d0:	f8d9 200c 	ldr.w	r2, [r9, #12]
   145d4:	4296      	cmp	r6, r2
   145d6:	daab      	bge.n	14530 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c0>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   145d8:	2c00      	cmp	r4, #0
   145da:	dbab      	blt.n	14534 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c4>
   145dc:	f8d9 3010 	ldr.w	r3, [r9, #16]
   145e0:	429c      	cmp	r4, r3
   145e2:	daa7      	bge.n	14534 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c4>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   145e4:	fb02 6205 	mla	r2, r2, r5, r6
   145e8:	fb02 4303 	mla	r3, r2, r3, r4
                  float filter_value = filter_data[Offset(
                      filter_shape, 0, filter_y, filter_x, oc)];
                  total += (input_value * filter_value);
   145ec:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
   145ee:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
   145f2:	f7ec fbb1 	bl	d58 <__aeabi_fmul>
   145f6:	4601      	mov	r1, r0
   145f8:	9803      	ldr	r0, [sp, #12]
   145fa:	f7ec faa5 	bl	b48 <__addsf3>
   145fe:	9003      	str	r0, [sp, #12]
   14600:	e79a      	b.n	14538 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c8>
            for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
   14602:	3501      	adds	r5, #1
   14604:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   14606:	429d      	cmp	r5, r3
   14608:	da01      	bge.n	1460e <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x39e>
              for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
   1460a:	2600      	movs	r6, #0
   1460c:	e795      	b.n	1453a <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2ca>
                }
              }
            }
            float bias_value = 0.0f;
            if (bias_data) {
   1460e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   14610:	2b00      	cmp	r3, #0
   14612:	d058      	beq.n	146c6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x456>
              bias_value = bias_data[oc];
   14614:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
            }
            output_data[Offset(output_shape, b, out_y, out_x, oc)] =
                ActivationFunctionWithMinMax(total + bias_value,
   14618:	9803      	ldr	r0, [sp, #12]
   1461a:	f7ec fa95 	bl	b48 <__addsf3>
  inline int32_t DimensionsCount() const { return size_; }
   1461e:	f8d8 3000 	ldr.w	r3, [r8]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   14622:	2b04      	cmp	r3, #4
   14624:	d151      	bne.n	146ca <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x45a>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   14626:	2f00      	cmp	r7, #0
   14628:	db51      	blt.n	146ce <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x45e>
   1462a:	f8d8 3004 	ldr.w	r3, [r8, #4]
   1462e:	429f      	cmp	r7, r3
   14630:	da4d      	bge.n	146ce <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x45e>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   14632:	9b00      	ldr	r3, [sp, #0]
   14634:	2b00      	cmp	r3, #0
   14636:	db4c      	blt.n	146d2 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x462>
   14638:	f8d8 2008 	ldr.w	r2, [r8, #8]
   1463c:	4293      	cmp	r3, r2
   1463e:	da48      	bge.n	146d2 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x462>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   14640:	9901      	ldr	r1, [sp, #4]
   14642:	2900      	cmp	r1, #0
   14644:	db47      	blt.n	146d6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x466>
   14646:	f8d8 300c 	ldr.w	r3, [r8, #12]
   1464a:	4299      	cmp	r1, r3
   1464c:	da43      	bge.n	146d6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x466>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   1464e:	2c00      	cmp	r4, #0
   14650:	db43      	blt.n	146da <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x46a>
   14652:	f8d8 1010 	ldr.w	r1, [r8, #16]
   14656:	428c      	cmp	r4, r1
   14658:	da3f      	bge.n	146da <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x46a>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   1465a:	9d00      	ldr	r5, [sp, #0]
   1465c:	fb02 5207 	mla	r2, r2, r7, r5
   14660:	9d01      	ldr	r5, [sp, #4]
   14662:	fb02 5303 	mla	r3, r2, r3, r5
   14666:	fb03 4401 	mla	r4, r3, r1, r4
   1466a:	9019      	str	r0, [sp, #100]	; 0x64
   1466c:	9913      	ldr	r1, [sp, #76]	; 0x4c
   1466e:	911a      	str	r1, [sp, #104]	; 0x68
   14670:	9b06      	ldr	r3, [sp, #24]
   14672:	931b      	str	r3, [sp, #108]	; 0x6c
      if (__a < __b)
   14674:	f7ec fd0e 	bl	1094 <__aeabi_fcmplt>
   14678:	2800      	cmp	r0, #0
   1467a:	d130      	bne.n	146de <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x46e>
      return __a;
   1467c:	ad19      	add	r5, sp, #100	; 0x64
      if (__b < __a)
   1467e:	6829      	ldr	r1, [r5, #0]
   14680:	9806      	ldr	r0, [sp, #24]
   14682:	f7ec fd07 	bl	1094 <__aeabi_fcmplt>
   14686:	bb60      	cbnz	r0, 146e2 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x472>
   14688:	682b      	ldr	r3, [r5, #0]
            output_data[Offset(output_shape, b, out_y, out_x, oc)] =
   1468a:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
   1468c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
          for (int m = 0; m < depth_multiplier; m++) {
   14690:	9b02      	ldr	r3, [sp, #8]
   14692:	3301      	adds	r3, #1
   14694:	9302      	str	r3, [sp, #8]
   14696:	9902      	ldr	r1, [sp, #8]
   14698:	9b05      	ldr	r3, [sp, #20]
   1469a:	4299      	cmp	r1, r3
   1469c:	da23      	bge.n	146e6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x476>
            const int oc = m + ic * depth_multiplier;
   1469e:	fb03 140a 	mla	r4, r3, sl, r1
            const int in_x_origin = (out_x * stride_width) - pad_width;
   146a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   146a4:	9a01      	ldr	r2, [sp, #4]
   146a6:	fb03 f302 	mul.w	r3, r3, r2
   146aa:	9a11      	ldr	r2, [sp, #68]	; 0x44
   146ac:	1a9b      	subs	r3, r3, r2
   146ae:	9314      	str	r3, [sp, #80]	; 0x50
            const int in_y_origin = (out_y * stride_height) - pad_height;
   146b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   146b2:	9a00      	ldr	r2, [sp, #0]
   146b4:	fb03 f302 	mul.w	r3, r3, r2
   146b8:	9a12      	ldr	r2, [sp, #72]	; 0x48
   146ba:	1a9b      	subs	r3, r3, r2
   146bc:	9315      	str	r3, [sp, #84]	; 0x54
            for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
   146be:	2500      	movs	r5, #0
            float total = 0.f;
   146c0:	2300      	movs	r3, #0
   146c2:	9303      	str	r3, [sp, #12]
   146c4:	e79e      	b.n	14604 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x394>
            float bias_value = 0.0f;
   146c6:	2100      	movs	r1, #0
   146c8:	e7a6      	b.n	14618 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x3a8>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   146ca:	f001 fca0 	bl	1600e <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   146ce:	f001 fc9e 	bl	1600e <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   146d2:	f001 fc9c 	bl	1600e <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   146d6:	f001 fc9a 	bl	1600e <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   146da:	f001 fc98 	bl	1600e <abort>
	return __b;
   146de:	ad1a      	add	r5, sp, #104	; 0x68
   146e0:	e7cd      	b.n	1467e <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x40e>
	return __b;
   146e2:	ad1b      	add	r5, sp, #108	; 0x6c
   146e4:	e7d0      	b.n	14688 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x418>
        for (int ic = 0; ic < input_depth; ++ic) {
   146e6:	f10a 0a01 	add.w	sl, sl, #1
   146ea:	9b04      	ldr	r3, [sp, #16]
   146ec:	459a      	cmp	sl, r3
   146ee:	da02      	bge.n	146f6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x486>
          for (int m = 0; m < depth_multiplier; m++) {
   146f0:	2300      	movs	r3, #0
   146f2:	9302      	str	r3, [sp, #8]
   146f4:	e7cf      	b.n	14696 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x426>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   146f6:	9b01      	ldr	r3, [sp, #4]
   146f8:	3301      	adds	r3, #1
   146fa:	9301      	str	r3, [sp, #4]
   146fc:	e6fe      	b.n	144fc <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x28c>
   146fe:	46c2      	mov	sl, r8
   14700:	46b8      	mov	r8, r7
    for (int out_y = 0; out_y < output_height; ++out_y) {
   14702:	9b00      	ldr	r3, [sp, #0]
   14704:	3301      	adds	r3, #1
   14706:	9300      	str	r3, [sp, #0]
   14708:	e6ef      	b.n	144ea <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x27a>
   1470a:	4654      	mov	r4, sl
   1470c:	46ca      	mov	sl, r9
  for (int b = 0; b < batches; ++b) {
   1470e:	f108 0901 	add.w	r9, r8, #1
   14712:	e6e1      	b.n	144d8 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x268>
          }
        }
      }
    }
  }
}
   14714:	b021      	add	sp, #132	; 0x84
   14716:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0001471a <_ZN6tflite28DepthwiseConvParamsQuantizedERK25TfLiteDepthwiseConvParamsRKNS_10OpDataConvE>:
    const TfLiteDepthwiseConvParams& params, const OpDataConv& data) {
   1471a:	b570      	push	{r4, r5, r6, lr}
   1471c:	4604      	mov	r4, r0
   1471e:	460e      	mov	r6, r1
   14720:	4615      	mov	r5, r2
  op_params.input_offset = -data.input_zero_point;
   14722:	6913      	ldr	r3, [r2, #16]
   14724:	425b      	negs	r3, r3
   14726:	6143      	str	r3, [r0, #20]
  op_params.weights_offset = -data.filter_zero_point;
   14728:	6953      	ldr	r3, [r2, #20]
   1472a:	425b      	negs	r3, r3
   1472c:	6183      	str	r3, [r0, #24]
  op_params.output_offset = data.output_zero_point;
   1472e:	6993      	ldr	r3, [r2, #24]
   14730:	61c3      	str	r3, [r0, #28]
  op_params.output_multiplier = data.output_multiplier;
   14732:	69d3      	ldr	r3, [r2, #28]
   14734:	6203      	str	r3, [r0, #32]
  op_params.output_shift = -data.output_shift;
   14736:	6a13      	ldr	r3, [r2, #32]
   14738:	425b      	negs	r3, r3
   1473a:	6243      	str	r3, [r0, #36]	; 0x24
  op_params.padding_type = tflite::micro::RuntimePaddingType(params.padding);
   1473c:	7808      	ldrb	r0, [r1, #0]
   1473e:	f000 f8b3 	bl	148a8 <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding>
   14742:	7020      	strb	r0, [r4, #0]
  op_params.padding_values.height = data.padding.height;
   14744:	686b      	ldr	r3, [r5, #4]
   14746:	80a3      	strh	r3, [r4, #4]
  op_params.padding_values.width = data.padding.width;
   14748:	682b      	ldr	r3, [r5, #0]
   1474a:	8063      	strh	r3, [r4, #2]
  op_params.stride_height = params.stride_height;
   1474c:	68b3      	ldr	r3, [r6, #8]
   1474e:	81a3      	strh	r3, [r4, #12]
  op_params.stride_width = params.stride_width;
   14750:	6873      	ldr	r3, [r6, #4]
   14752:	8163      	strh	r3, [r4, #10]
  op_params.dilation_height_factor = params.dilation_height_factor;
   14754:	69b3      	ldr	r3, [r6, #24]
   14756:	8223      	strh	r3, [r4, #16]
  op_params.dilation_width_factor = params.dilation_width_factor;
   14758:	6973      	ldr	r3, [r6, #20]
   1475a:	81e3      	strh	r3, [r4, #14]
  op_params.depth_multiplier = params.depth_multiplier;
   1475c:	68f3      	ldr	r3, [r6, #12]
   1475e:	8263      	strh	r3, [r4, #18]
  op_params.quantized_activation_min = data.output_activation_min;
   14760:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
   14762:	62a3      	str	r3, [r4, #40]	; 0x28
  op_params.quantized_activation_max = data.output_activation_max;
   14764:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   14766:	62e3      	str	r3, [r4, #44]	; 0x2c
}
   14768:	4620      	mov	r0, r4
   1476a:	bd70      	pop	{r4, r5, r6, pc}

0001476c <_ZN6tflite24DepthwiseConvParamsFloatERK25TfLiteDepthwiseConvParamsRKNS_10OpDataConvE>:
    const TfLiteDepthwiseConvParams& params, const OpDataConv& data) {
   1476c:	b570      	push	{r4, r5, r6, lr}
   1476e:	4604      	mov	r4, r0
   14770:	460d      	mov	r5, r1
   14772:	4616      	mov	r6, r2
  CalculateActivationRange(params.activation, &op_params.float_activation_min,
   14774:	f100 0234 	add.w	r2, r0, #52	; 0x34
   14778:	f100 0130 	add.w	r1, r0, #48	; 0x30
   1477c:	7c28      	ldrb	r0, [r5, #16]
   1477e:	f7f5 fdaf 	bl	a2e0 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>
  op_params.padding_type = tflite::micro::RuntimePaddingType(params.padding);
   14782:	7828      	ldrb	r0, [r5, #0]
   14784:	f000 f890 	bl	148a8 <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding>
   14788:	7020      	strb	r0, [r4, #0]
  op_params.padding_values.width = data.padding.width;
   1478a:	6833      	ldr	r3, [r6, #0]
   1478c:	8063      	strh	r3, [r4, #2]
  op_params.padding_values.height = data.padding.height;
   1478e:	6873      	ldr	r3, [r6, #4]
   14790:	80a3      	strh	r3, [r4, #4]
  op_params.stride_width = params.stride_width;
   14792:	686b      	ldr	r3, [r5, #4]
   14794:	8163      	strh	r3, [r4, #10]
  op_params.stride_height = params.stride_height;
   14796:	68ab      	ldr	r3, [r5, #8]
   14798:	81a3      	strh	r3, [r4, #12]
  op_params.dilation_width_factor = params.dilation_width_factor;
   1479a:	696b      	ldr	r3, [r5, #20]
   1479c:	81e3      	strh	r3, [r4, #14]
  op_params.dilation_height_factor = params.dilation_height_factor;
   1479e:	69ab      	ldr	r3, [r5, #24]
   147a0:	8223      	strh	r3, [r4, #16]
  op_params.depth_multiplier = params.depth_multiplier;
   147a2:	68eb      	ldr	r3, [r5, #12]
   147a4:	8263      	strh	r3, [r4, #18]
}
   147a6:	4620      	mov	r0, r4
   147a8:	bd70      	pop	{r4, r5, r6, pc}

000147aa <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
   147aa:	b508      	push	{r3, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   147ac:	6b83      	ldr	r3, [r0, #56]	; 0x38
   147ae:	b113      	cbz	r3, 147b6 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0xc>
  return context->AllocatePersistentBuffer(context,
   147b0:	2120      	movs	r1, #32
   147b2:	4798      	blx	r3
}
   147b4:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   147b6:	f001 fc2a 	bl	1600e <abort>

000147ba <_ZN6tflite29FullyConnectedParamsQuantizedERKNS_20OpDataFullyConnectedE>:
const int kFullyConnectedOutputTensor = 0;

FullyConnectedParams FullyConnectedParamsQuantized(
    const OpDataFullyConnected& op_data) {
  FullyConnectedParams op_params;
  op_params.input_offset = -op_data.input_zero_point;
   147ba:	694a      	ldr	r2, [r1, #20]
   147bc:	4252      	negs	r2, r2
   147be:	6002      	str	r2, [r0, #0]
  op_params.weights_offset = -op_data.filter_zero_point;
   147c0:	698a      	ldr	r2, [r1, #24]
   147c2:	4252      	negs	r2, r2
   147c4:	6042      	str	r2, [r0, #4]
  op_params.output_offset = op_data.output_zero_point;
   147c6:	69ca      	ldr	r2, [r1, #28]
   147c8:	6082      	str	r2, [r0, #8]
  op_params.output_multiplier = op_data.output_multiplier;
   147ca:	680a      	ldr	r2, [r1, #0]
   147cc:	60c2      	str	r2, [r0, #12]
  op_params.output_shift = op_data.output_shift;
   147ce:	684a      	ldr	r2, [r1, #4]
   147d0:	6102      	str	r2, [r0, #16]
  op_params.quantized_activation_min = op_data.output_activation_min;
   147d2:	688a      	ldr	r2, [r1, #8]
   147d4:	6142      	str	r2, [r0, #20]
  op_params.quantized_activation_max = op_data.output_activation_max;
   147d6:	68ca      	ldr	r2, [r1, #12]
   147d8:	6182      	str	r2, [r0, #24]
  return op_params;
}
   147da:	4770      	bx	lr

000147dc <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE>:

TfLiteStatus CalculateOpDataFullyConnected(
    TfLiteContext* context, TfLiteFusedActivation activation,
    TfLiteType data_type, const TfLiteTensor* input, const TfLiteTensor* filter,
    const TfLiteTensor* bias, TfLiteTensor* output,
    OpDataFullyConnected* data) {
   147dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   147e0:	b084      	sub	sp, #16
   147e2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   147e4:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  if (data_type != kTfLiteFloat32) {
   147e6:	2a01      	cmp	r2, #1
   147e8:	d103      	bne.n	147f2 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x16>

    return CalculateActivationRangeQuantized(context, activation, output,
                                             &data->output_activation_min,
                                             &data->output_activation_max);
  }
  return kTfLiteOk;
   147ea:	2000      	movs	r0, #0
}
   147ec:	b004      	add	sp, #16
   147ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   147f2:	4604      	mov	r4, r0
   147f4:	4688      	mov	r8, r1
   147f6:	461f      	mov	r7, r3
    double real_multiplier = 0.0;
   147f8:	2200      	movs	r2, #0
   147fa:	2300      	movs	r3, #0
   147fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
   14800:	ab02      	add	r3, sp, #8
   14802:	9301      	str	r3, [sp, #4]
   14804:	9600      	str	r6, [sp, #0]
   14806:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   14808:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1480a:	4639      	mov	r1, r7
   1480c:	f7ec feb8 	bl	1580 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>
   14810:	2800      	cmp	r0, #0
   14812:	d1eb      	bne.n	147ec <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x10>
    QuantizeMultiplier(real_multiplier, &data->output_multiplier,
   14814:	1d2b      	adds	r3, r5, #4
   14816:	462a      	mov	r2, r5
   14818:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   1481c:	f7f4 fc38 	bl	9090 <_ZN6tflite18QuantizeMultiplierEdPiS0_>
    data->input_zero_point = input->params.zero_point;
   14820:	693b      	ldr	r3, [r7, #16]
   14822:	616b      	str	r3, [r5, #20]
    TFLITE_DCHECK(filter->params.zero_point == 0);
   14824:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   14826:	691b      	ldr	r3, [r3, #16]
   14828:	b96b      	cbnz	r3, 14846 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x6a>
    data->filter_zero_point = filter->params.zero_point;
   1482a:	61ab      	str	r3, [r5, #24]
    data->output_zero_point = output->params.zero_point;
   1482c:	6933      	ldr	r3, [r6, #16]
   1482e:	61eb      	str	r3, [r5, #28]
    return CalculateActivationRangeQuantized(context, activation, output,
   14830:	f105 030c 	add.w	r3, r5, #12
   14834:	9300      	str	r3, [sp, #0]
   14836:	f105 0308 	add.w	r3, r5, #8
   1483a:	4632      	mov	r2, r6
   1483c:	4641      	mov	r1, r8
   1483e:	4620      	mov	r0, r4
   14840:	f7f4 fdee 	bl	9420 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_>
                                             &data->output_activation_max);
   14844:	e7d2      	b.n	147ec <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x10>
    TFLITE_DCHECK(filter->params.zero_point == 0);
   14846:	f001 fbe2 	bl	1600e <abort>

0001484a <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation>:
    TfLiteFusedActivation activation) {
   1484a:	b510      	push	{r4, lr}
   1484c:	4604      	mov	r4, r0
   1484e:	4608      	mov	r0, r1
  CalculateActivationRange(activation, &op_params.float_activation_min,
   14850:	f104 0220 	add.w	r2, r4, #32
   14854:	f104 011c 	add.w	r1, r4, #28
   14858:	f7f5 fd42 	bl	a2e0 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>
}
   1485c:	4620      	mov	r0, r4
   1485e:	bd10      	pop	{r4, pc}

00014860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>:
  TFLITE_DCHECK(input1 != nullptr);
  TFLITE_DCHECK(input2 != nullptr);
  return TfLiteIntArrayEqual(input1->dims, input2->dims);
}

const RuntimeShape GetTensorShape(const TfLiteEvalTensor* tensor) {
   14860:	b570      	push	{r4, r5, r6, lr}
   14862:	4604      	mov	r4, r0
  if (tensor == nullptr || tensor->dims == nullptr) {
   14864:	b1b9      	cbz	r1, 14896 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x36>
   14866:	684d      	ldr	r5, [r1, #4]
   14868:	b1ad      	cbz	r5, 14896 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x36>
    return RuntimeShape();
  }
  TfLiteIntArray* dims = tensor->dims;
  const int dims_size = dims->size;
   1486a:	f855 6b04 	ldr.w	r6, [r5], #4
    size_ = dimensions_count;
   1486e:	6006      	str	r6, [r0, #0]
    if (dimensions_count > kMaxSmallSize) {
   14870:	2e05      	cmp	r6, #5
   14872:	dd07      	ble.n	14884 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x24>
      dims_pointer_ = new int32_t[dimensions_count];
   14874:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
   14878:	429e      	cmp	r6, r3
   1487a:	d210      	bcs.n	1489e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x3e>
   1487c:	00b0      	lsls	r0, r6, #2
   1487e:	f001 fbc4 	bl	1600a <_Znaj>
   14882:	6060      	str	r0, [r4, #4]
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
   14884:	6823      	ldr	r3, [r4, #0]
   14886:	2b05      	cmp	r3, #5
   14888:	dd0c      	ble.n	148a4 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x44>
   1488a:	6860      	ldr	r0, [r4, #4]
    std::memcpy(dst_dims, dims_data, dimensions_count * sizeof(int32_t));
   1488c:	00b2      	lsls	r2, r6, #2
   1488e:	4629      	mov	r1, r5
   14890:	f001 fbc8 	bl	16024 <memcpy>
  }
   14894:	e001      	b.n	1489a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x3a>
  RuntimeShape() : size_(0) {}
   14896:	2300      	movs	r3, #0
   14898:	6023      	str	r3, [r4, #0]
  const int32_t* dims_data = reinterpret_cast<const int32_t*>(dims->data);
  return RuntimeShape(dims_size, dims_data);
}
   1489a:	4620      	mov	r0, r4
   1489c:	bd70      	pop	{r4, r5, r6, pc}
      dims_pointer_ = new int32_t[dimensions_count];
   1489e:	f04f 30ff 	mov.w	r0, #4294967295
   148a2:	e7ec      	b.n	1487e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x1e>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
   148a4:	1d20      	adds	r0, r4, #4
   148a6:	e7f1      	b.n	1488c <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x2c>

000148a8 <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding>:

PaddingType RuntimePaddingType(TfLitePadding padding) {
  switch (padding) {
   148a8:	2801      	cmp	r0, #1
   148aa:	d002      	beq.n	148b2 <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding+0xa>
   148ac:	2802      	cmp	r0, #2
   148ae:	d000      	beq.n	148b2 <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding+0xa>
      return PaddingType::kSame;
    case TfLitePadding::kTfLitePaddingValid:
      return PaddingType::kValid;
    case TfLitePadding::kTfLitePaddingUnknown:
    default:
      return PaddingType::kNone;
   148b0:	2000      	movs	r0, #0
  }
}
   148b2:	4770      	bx	lr

000148b4 <_ZN6tflite17CountLeadingZerosIjEEiT_>:
  return integer_input ? __builtin_clz(integer_input)
   148b4:	b110      	cbz	r0, 148bc <_ZN6tflite17CountLeadingZerosIjEEiT_+0x8>
   148b6:	fab0 f080 	clz	r0, r0
   148ba:	4770      	bx	lr
   148bc:	2020      	movs	r0, #32
}
   148be:	4770      	bx	lr

000148c0 <_ZN8gemmlowp3SubIiEET_S1_S1_>:
}
   148c0:	1a40      	subs	r0, r0, r1
   148c2:	4770      	bx	lr

000148c4 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin1EiEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
   148c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   148c8:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
   148ca:	2001      	movs	r0, #1
   148cc:	f7ff f9f3 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   148d0:	4606      	mov	r6, r0
  const IntegerType zero = Dup<IntegerType>(0);
   148d2:	2000      	movs	r0, #0
   148d4:	f7ff f9ef 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   148d8:	4680      	mov	r8, r0
  const IntegerType one = Dup<IntegerType>(1);
   148da:	2001      	movs	r0, #1
   148dc:	f7ff f9eb 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   148e0:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
   148e2:	4631      	mov	r1, r6
   148e4:	4620      	mov	r0, r4
   148e6:	f7ff f9e7 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   148ea:	4607      	mov	r7, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
   148ec:	2101      	movs	r1, #1
   148ee:	4630      	mov	r0, r6
   148f0:	f7ff f9e4 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
   148f4:	4606      	mov	r6, r0
   148f6:	4641      	mov	r1, r8
   148f8:	4620      	mov	r0, r4
   148fa:	f7ff f9eb 	bl	13cd4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
   148fe:	4629      	mov	r1, r5
   14900:	f7ff f9da 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14904:	4601      	mov	r1, r0
   14906:	4630      	mov	r0, r6
   14908:	f7ff f9da 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
   1490c:	4606      	mov	r6, r0
  return Add(ShiftRight(x, exponent),
   1490e:	2101      	movs	r1, #1
   14910:	4620      	mov	r0, r4
   14912:	f7ff f9d3 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
   14916:	4604      	mov	r4, r0
   14918:	4631      	mov	r1, r6
   1491a:	4638      	mov	r0, r7
   1491c:	f7ff f9e2 	bl	13ce4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
   14920:	4629      	mov	r1, r5
   14922:	f7ff f9c9 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14926:	4601      	mov	r1, r0
   14928:	4620      	mov	r0, r4
   1492a:	f7ff f9c9 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
}
   1492e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00014932 <_ZN8gemmlowp9ShiftLeftIiEET_S1_i>:
tIntegerType ShiftLeft(tIntegerType a, int offset) {
   14932:	b4f0      	push	{r4, r5, r6, r7}
  const std::int64_t wide_a = static_cast<std::int64_t>(a);
   14934:	17c7      	asrs	r7, r0, #31
  const std::int64_t wide_shifted = wide_a * (1 << offset);
   14936:	2301      	movs	r3, #1
   14938:	fa03 f101 	lsl.w	r1, r3, r1
   1493c:	17cd      	asrs	r5, r1, #31
   1493e:	fb01 f307 	mul.w	r3, r1, r7
   14942:	fb00 3305 	mla	r3, r0, r5, r3
   14946:	fba1 0100 	umull	r0, r1, r1, r0
   1494a:	4419      	add	r1, r3
             ? min
   1494c:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
   14950:	f171 33ff 	sbcs.w	r3, r1, #4294967295
   14954:	db06      	blt.n	14964 <_ZN8gemmlowp9ShiftLeftIiEET_S1_i+0x32>
             : wide_shifted > max ? max
   14956:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
   1495a:	f171 0300 	sbcs.w	r3, r1, #0
   1495e:	da04      	bge.n	1496a <_ZN8gemmlowp9ShiftLeftIiEET_S1_i+0x38>
}
   14960:	bcf0      	pop	{r4, r5, r6, r7}
   14962:	4770      	bx	lr
             ? min
   14964:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
   14968:	e7fa      	b.n	14960 <_ZN8gemmlowp9ShiftLeftIiEET_S1_i+0x2e>
             : wide_shifted > max ? max
   1496a:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
                                  : static_cast<tIntegerType>(wide_shifted);
   1496e:	e7f7      	b.n	14960 <_ZN8gemmlowp9ShiftLeftIiEET_S1_i+0x2e>

00014970 <_ZN8gemmlowp6BitXorIiEET_S1_S1_>:
}
   14970:	4048      	eors	r0, r1
   14972:	4770      	bx	lr

00014974 <_ZN8gemmlowp15SelectUsingMaskIiEET_S1_S1_S1_>:
tIntegerType SelectUsingMask(tIntegerType if_mask, tIntegerType then_val,
   14974:	b570      	push	{r4, r5, r6, lr}
   14976:	4606      	mov	r6, r0
   14978:	4615      	mov	r5, r2
  return BitXor(BitAnd(if_mask, then_val), BitAnd(BitNot(if_mask), else_val));
   1497a:	f7ff f99d 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   1497e:	4604      	mov	r4, r0
   14980:	4630      	mov	r0, r6
   14982:	f7ff f99f 	bl	13cc4 <_ZN8gemmlowp6BitNotIiEET_S1_>
   14986:	4629      	mov	r1, r5
   14988:	f7ff f996 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   1498c:	4601      	mov	r1, r0
   1498e:	4620      	mov	r0, r4
   14990:	f7ff ffee 	bl	14970 <_ZN8gemmlowp6BitXorIiEET_S1_S1_>
}
   14994:	bd70      	pop	{r4, r5, r6, pc}

00014996 <_ZN8gemmlowp15RoundingHalfSumIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(RoundingHalfSum, RoundingHalfSum)
   14996:	b430      	push	{r4, r5}
  std::int64_t b64 = b;
   14998:	17cb      	asrs	r3, r1, #31
  std::int64_t sum = a64 + b64;
   1499a:	180a      	adds	r2, r1, r0
   1499c:	eb43 73e0 	adc.w	r3, r3, r0, asr #31
  std::int64_t sign = sum >= 0 ? 1 : -1;
   149a0:	2a00      	cmp	r2, #0
   149a2:	f173 0100 	sbcs.w	r1, r3, #0
   149a6:	db0d      	blt.n	149c4 <_ZN8gemmlowp15RoundingHalfSumIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_+0x2e>
   149a8:	2101      	movs	r1, #1
   149aa:	2000      	movs	r0, #0
  return static_cast<std::int32_t>((sum + sign) / 2);
   149ac:	1854      	adds	r4, r2, r1
   149ae:	eb43 0500 	adc.w	r5, r3, r0
   149b2:	0feb      	lsrs	r3, r5, #31
   149b4:	18e4      	adds	r4, r4, r3
   149b6:	f145 0500 	adc.w	r5, r5, #0
   149ba:	0860      	lsrs	r0, r4, #1
MAKE_FIXEDPOINT_BINARY_FUNC(RoundingHalfSum, RoundingHalfSum)
   149bc:	ea40 70c5 	orr.w	r0, r0, r5, lsl #31
   149c0:	bc30      	pop	{r4, r5}
   149c2:	4770      	bx	lr
  std::int64_t sign = sum >= 0 ? 1 : -1;
   149c4:	f04f 31ff 	mov.w	r1, #4294967295
   149c8:	4608      	mov	r0, r1
   149ca:	e7ef      	b.n	149ac <_ZN8gemmlowp15RoundingHalfSumIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_+0x16>

000149cc <_ZN8gemmlowpplIiLi2EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator+, Add)
   149cc:	b508      	push	{r3, lr}
   149ce:	f7ff f977 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
   149d2:	bd08      	pop	{r3, pc}

000149d4 <_ZN8gemmlowp13ExactMulByPotILin1EiLi2EEENS_10FixedPointIT0_XplT_T1_EEENS1_IS2_XT1_EEE>:
}
   149d4:	4770      	bx	lr

000149d6 <_ZN8gemmlowpmiIiLi2EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator-, Sub)
   149d6:	b508      	push	{r3, lr}
   149d8:	f7ff ff72 	bl	148c0 <_ZN8gemmlowp3SubIiEET_S1_S1_>
   149dc:	bd08      	pop	{r3, pc}

000149de <_ZN8gemmlowp10MaskIfZeroIiEET_S1_>:
tIntegerType MaskIfZero(tIntegerType a) {
   149de:	b508      	push	{r3, lr}
  return MaskIfNonZero<tIntegerType>(!a);
   149e0:	fab0 f080 	clz	r0, r0
   149e4:	0940      	lsrs	r0, r0, #5
   149e6:	f7ff f96f 	bl	13cc8 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
}
   149ea:	bd08      	pop	{r3, pc}

000149ec <_ZN8gemmlowp7RescaleILi2EiLi4EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBitsDst> Rescale(
   149ec:	b508      	push	{r3, lr}
  result.raw() = SaturatingRoundingMultiplyByPOT<kExponent>(x.raw());
   149ee:	f7f8 f87f 	bl	caf0 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi2EiEET0_S1_>
}
   149f2:	bd08      	pop	{r3, pc}

000149f4 <_ZN8gemmlowp7RescaleILi0EiLi1EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBitsDst> Rescale(
   149f4:	b508      	push	{r3, lr}
  result.raw() = SaturatingRoundingMultiplyByPOT<kExponent>(x.raw());
   149f6:	f7f8 f8ab 	bl	cb50 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi1EiEET0_S1_>
}
   149fa:	bd08      	pop	{r3, pc}

000149fc <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>:
FixedPoint<tRawType, tIntegerBits> SelectUsingMask(
   149fc:	b508      	push	{r3, lr}
  return FixedPoint<tRawType, tIntegerBits>::FromRaw(
   149fe:	f7ff ffb9 	bl	14974 <_ZN8gemmlowp15SelectUsingMaskIiEET_S1_S1_S1_>
}
   14a02:	bd08      	pop	{r3, pc}

00014a04 <_ZN8gemmlowpplIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator+, Add)
   14a04:	b508      	push	{r3, lr}
   14a06:	f7ff f95b 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
   14a0a:	bd08      	pop	{r3, pc}

00014a0c <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin1EiLi0EEENS_10FixedPointIT0_XT1_EEES3_>:
FixedPoint<tRawType, tIntegerBits> SaturatingRoundingMultiplyByPOT(
   14a0c:	b508      	push	{r3, lr}
  return FixedPoint<tRawType, tIntegerBits>::FromRaw(
   14a0e:	f7ff ff59 	bl	148c4 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin1EiEET0_S1_>
}
   14a12:	bd08      	pop	{r3, pc}

00014a14 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin2EiEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
   14a14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   14a18:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
   14a1a:	2003      	movs	r0, #3
   14a1c:	f7ff f94b 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   14a20:	4606      	mov	r6, r0
  const IntegerType zero = Dup<IntegerType>(0);
   14a22:	2000      	movs	r0, #0
   14a24:	f7ff f947 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   14a28:	4680      	mov	r8, r0
  const IntegerType one = Dup<IntegerType>(1);
   14a2a:	2001      	movs	r0, #1
   14a2c:	f7ff f943 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   14a30:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
   14a32:	4631      	mov	r1, r6
   14a34:	4620      	mov	r0, r4
   14a36:	f7ff f93f 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14a3a:	4607      	mov	r7, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
   14a3c:	2101      	movs	r1, #1
   14a3e:	4630      	mov	r0, r6
   14a40:	f7ff f93c 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
   14a44:	4606      	mov	r6, r0
   14a46:	4641      	mov	r1, r8
   14a48:	4620      	mov	r0, r4
   14a4a:	f7ff f943 	bl	13cd4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
   14a4e:	4629      	mov	r1, r5
   14a50:	f7ff f932 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14a54:	4601      	mov	r1, r0
   14a56:	4630      	mov	r0, r6
   14a58:	f7ff f932 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
   14a5c:	4606      	mov	r6, r0
  return Add(ShiftRight(x, exponent),
   14a5e:	2102      	movs	r1, #2
   14a60:	4620      	mov	r0, r4
   14a62:	f7ff f92b 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
   14a66:	4604      	mov	r4, r0
   14a68:	4631      	mov	r1, r6
   14a6a:	4638      	mov	r0, r7
   14a6c:	f7ff f93a 	bl	13ce4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
   14a70:	4629      	mov	r1, r5
   14a72:	f7ff f921 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14a76:	4601      	mov	r1, r0
   14a78:	4620      	mov	r0, r4
   14a7a:	f7ff f921 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
}
   14a7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00014a82 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin2EiLi0EEENS_10FixedPointIT0_XT1_EEES3_>:
FixedPoint<tRawType, tIntegerBits> SaturatingRoundingMultiplyByPOT(
   14a82:	b508      	push	{r3, lr}
  return FixedPoint<tRawType, tIntegerBits>::FromRaw(
   14a84:	f7ff ffc6 	bl	14a14 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin2EiEET0_S1_>
}
   14a88:	bd08      	pop	{r3, pc}

00014a8a <_ZN8gemmlowp20AddSaturatingIf16BitIiEET_S1_S1_>:
IntegerType AddSaturatingIf16Bit(IntegerType a, IntegerType b) {
   14a8a:	b508      	push	{r3, lr}
  static IntegerType Run(IntegerType a, IntegerType b) { return Add(a, b); }
   14a8c:	f7ff f918 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
}
   14a90:	bd08      	pop	{r3, pc}

00014a92 <_ZN8gemmlowp20AddSaturatingIf16BitIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>:
FixedPoint<tRawType, tIntegerBits> AddSaturatingIf16Bit(
   14a92:	b508      	push	{r3, lr}
  return FixedPoint<tRawType, tIntegerBits>::FromRaw(
   14a94:	f7ff fff9 	bl	14a8a <_ZN8gemmlowp20AddSaturatingIf16BitIiEET_S1_S1_>
}
   14a98:	bd08      	pop	{r3, pc}

00014a9a <_ZN8gemmlowpplIiLi12EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator+, Add)
   14a9a:	b508      	push	{r3, lr}
   14a9c:	f7ff f910 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
   14aa0:	bd08      	pop	{r3, pc}

00014aa2 <_ZN8gemmlowpmiIiLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator-, Sub)
   14aa2:	b508      	push	{r3, lr}
   14aa4:	f7ff ff0c 	bl	148c0 <_ZN8gemmlowp3SubIiEET_S1_S1_>
   14aa8:	bd08      	pop	{r3, pc}

00014aaa <_ZN8gemmlowpanIiLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator&, BitAnd)
   14aaa:	b508      	push	{r3, lr}
   14aac:	f7ff f904 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14ab0:	bd08      	pop	{r3, pc}

00014ab2 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin12EiEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
   14ab2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   14ab6:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
   14ab8:	f640 70ff 	movw	r0, #4095	; 0xfff
   14abc:	f7ff f8fb 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   14ac0:	4606      	mov	r6, r0
  const IntegerType zero = Dup<IntegerType>(0);
   14ac2:	2000      	movs	r0, #0
   14ac4:	f7ff f8f7 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   14ac8:	4680      	mov	r8, r0
  const IntegerType one = Dup<IntegerType>(1);
   14aca:	2001      	movs	r0, #1
   14acc:	f7ff f8f3 	bl	13cb6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   14ad0:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
   14ad2:	4631      	mov	r1, r6
   14ad4:	4620      	mov	r0, r4
   14ad6:	f7ff f8ef 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14ada:	4607      	mov	r7, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
   14adc:	2101      	movs	r1, #1
   14ade:	4630      	mov	r0, r6
   14ae0:	f7ff f8ec 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
   14ae4:	4606      	mov	r6, r0
   14ae6:	4641      	mov	r1, r8
   14ae8:	4620      	mov	r0, r4
   14aea:	f7ff f8f3 	bl	13cd4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
   14aee:	4629      	mov	r1, r5
   14af0:	f7ff f8e2 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14af4:	4601      	mov	r1, r0
   14af6:	4630      	mov	r0, r6
   14af8:	f7ff f8e2 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
   14afc:	4606      	mov	r6, r0
  return Add(ShiftRight(x, exponent),
   14afe:	210c      	movs	r1, #12
   14b00:	4620      	mov	r0, r4
   14b02:	f7ff f8db 	bl	13cbc <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
   14b06:	4604      	mov	r4, r0
   14b08:	4631      	mov	r1, r6
   14b0a:	4638      	mov	r0, r7
   14b0c:	f7ff f8ea 	bl	13ce4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
   14b10:	4629      	mov	r1, r5
   14b12:	f7ff f8d1 	bl	13cb8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14b16:	4601      	mov	r1, r0
   14b18:	4620      	mov	r0, r4
   14b1a:	f7ff f8d1 	bl	13cc0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
}
   14b1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00014b22 <_ZN8gemmlowp7RescaleILi12EiLi0EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBitsDst> Rescale(
   14b22:	b508      	push	{r3, lr}
  result.raw() = SaturatingRoundingMultiplyByPOT<kExponent>(x.raw());
   14b24:	f7ff ffc5 	bl	14ab2 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin12EiEET0_S1_>
}
   14b28:	bd08      	pop	{r3, pc}

00014b2a <_ZN8gemmlowp10MaskIfZeroIiLi5EEET_NS_10FixedPointIS1_XT0_EEE>:
MAKE_FIXEDPOINT_UNARY_FUNC_RETURNING_RAW(MaskIfZero)
   14b2a:	b508      	push	{r3, lr}
   14b2c:	f7ff ff57 	bl	149de <_ZN8gemmlowp10MaskIfZeroIiEET_S1_>
   14b30:	bd08      	pop	{r3, pc}

00014b32 <_ZN8gemmlowp7RescaleILi0EiLi5EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBitsDst> Rescale(
   14b32:	b508      	push	{r3, lr}
  result.raw() = SaturatingRoundingMultiplyByPOT<kExponent>(x.raw());
   14b34:	f7f8 f9c2 	bl	cebc <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi5EiEET0_S1_>
}
   14b38:	bd08      	pop	{r3, pc}

00014b3a <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
   14b3a:	b508      	push	{r3, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   14b3c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   14b3e:	b113      	cbz	r3, 14b46 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0xc>
  return context->AllocatePersistentBuffer(context, sizeof(OpDataPooling));
   14b40:	2120      	movs	r1, #32
   14b42:	4798      	blx	r3
}
   14b44:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   14b46:	f001 fa62 	bl	1600e <abort>

00014b4a <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE>:
                                    OpDataPooling* data) {
   14b4a:	b4f0      	push	{r4, r5, r6, r7}
   14b4c:	b084      	sub	sp, #16
  return t->dims->data[dim];
   14b4e:	6893      	ldr	r3, [r2, #8]
   14b50:	689e      	ldr	r6, [r3, #8]
   14b52:	68dc      	ldr	r4, [r3, #12]
      params->stride_height, params->stride_width,
   14b54:	688a      	ldr	r2, [r1, #8]
   14b56:	684b      	ldr	r3, [r1, #4]
      /*dilation_rate_width=*/1, height, width, params->filter_height,
   14b58:	690f      	ldr	r7, [r1, #16]
      params->filter_width, params->padding, &out_height, &out_width);
   14b5a:	68cd      	ldr	r5, [r1, #12]
   14b5c:	7808      	ldrb	r0, [r1, #0]
  if (stride == 0) return 0;
   14b5e:	b17b      	cbz	r3, 14b80 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x36>
  switch (padding) {
   14b60:	2801      	cmp	r0, #1
   14b62:	d003      	beq.n	14b6c <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x22>
   14b64:	2802      	cmp	r0, #2
   14b66:	d006      	beq.n	14b76 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x2c>
   14b68:	2100      	movs	r1, #0
   14b6a:	e00a      	b.n	14b82 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x38>
      return (image_size + stride - 1) / stride;
   14b6c:	1919      	adds	r1, r3, r4
   14b6e:	3901      	subs	r1, #1
   14b70:	fb91 f1f3 	sdiv	r1, r1, r3
   14b74:	e005      	b.n	14b82 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x38>
      return (image_size + stride - effective_filter_size) / stride;
   14b76:	1919      	adds	r1, r3, r4
   14b78:	1b49      	subs	r1, r1, r5
   14b7a:	fb91 f1f3 	sdiv	r1, r1, r3
   14b7e:	e000      	b.n	14b82 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x38>
  if (stride == 0) return 0;
   14b80:	4619      	mov	r1, r3
   14b82:	b17a      	cbz	r2, 14ba4 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x5a>
  switch (padding) {
   14b84:	2801      	cmp	r0, #1
   14b86:	d003      	beq.n	14b90 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x46>
   14b88:	2802      	cmp	r0, #2
   14b8a:	d006      	beq.n	14b9a <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x50>
   14b8c:	2000      	movs	r0, #0
   14b8e:	e00a      	b.n	14ba6 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x5c>
      return (image_size + stride - 1) / stride;
   14b90:	1990      	adds	r0, r2, r6
   14b92:	3801      	subs	r0, #1
   14b94:	fb90 f0f2 	sdiv	r0, r0, r2
   14b98:	e005      	b.n	14ba6 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x5c>
      return (image_size + stride - effective_filter_size) / stride;
   14b9a:	1990      	adds	r0, r2, r6
   14b9c:	1bc0      	subs	r0, r0, r7
   14b9e:	fb90 f0f2 	sdiv	r0, r0, r2
   14ba2:	e000      	b.n	14ba6 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x5c>
  if (stride == 0) return 0;
   14ba4:	4610      	mov	r0, r2
      ((out_size - 1) * stride + effective_filter_size - in_size);
   14ba6:	3801      	subs	r0, #1
   14ba8:	fb00 7202 	mla	r2, r0, r2, r7
  int total_padding =
   14bac:	1b92      	subs	r2, r2, r6
  total_padding = total_padding > 0 ? total_padding : 0;
   14bae:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
  *offset = total_padding % 2;
   14bb2:	f002 0001 	and.w	r0, r2, #1
  return total_padding / 2;
   14bb6:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
   14bba:	1052      	asrs	r2, r2, #1
  padding_values.height =
   14bbc:	9201      	str	r2, [sp, #4]
  padding_values.height_offset = offset;
   14bbe:	9003      	str	r0, [sp, #12]
      ((out_size - 1) * stride + effective_filter_size - in_size);
   14bc0:	3901      	subs	r1, #1
   14bc2:	fb01 5303 	mla	r3, r1, r3, r5
  int total_padding =
   14bc6:	1b1b      	subs	r3, r3, r4
  total_padding = total_padding > 0 ? total_padding : 0;
   14bc8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  *offset = total_padding % 2;
   14bcc:	f003 0201 	and.w	r2, r3, #1
  return total_padding / 2;
   14bd0:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
   14bd4:	105b      	asrs	r3, r3, #1
  padding_values.width =
   14bd6:	9300      	str	r3, [sp, #0]
  padding_values.width_offset = offset;
   14bd8:	9202      	str	r2, [sp, #8]
   14bda:	ab04      	add	r3, sp, #16
   14bdc:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
   14be0:	9c08      	ldr	r4, [sp, #32]
   14be2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
   14be6:	2000      	movs	r0, #0
   14be8:	b004      	add	sp, #16
   14bea:	bcf0      	pop	{r4, r5, r6, r7}
   14bec:	4770      	bx	lr

00014bee <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_>:
void AveragePoolingEvalFloat(const TfLiteContext* context,
                             const TfLiteNode* node,
                             const TfLitePoolParams* params,
                             const OpDataPooling* data,
                             const TfLiteEvalTensor* input,
                             TfLiteEvalTensor* output) {
   14bee:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14bf2:	b0b5      	sub	sp, #212	; 0xd4
   14bf4:	9d3e      	ldr	r5, [sp, #248]	; 0xf8
   14bf6:	9c3f      	ldr	r4, [sp, #252]	; 0xfc
  PoolParams op_params;
  op_params.stride_height = params->stride_height;
   14bf8:	6891      	ldr	r1, [r2, #8]
   14bfa:	9116      	str	r1, [sp, #88]	; 0x58
  op_params.stride_width = params->stride_width;
   14bfc:	6851      	ldr	r1, [r2, #4]
   14bfe:	9117      	str	r1, [sp, #92]	; 0x5c
  op_params.filter_height = params->filter_height;
   14c00:	6911      	ldr	r1, [r2, #16]
   14c02:	9118      	str	r1, [sp, #96]	; 0x60
  op_params.filter_width = params->filter_width;
   14c04:	68d2      	ldr	r2, [r2, #12]
   14c06:	9219      	str	r2, [sp, #100]	; 0x64
  op_params.padding_values.height = data->padding.height;
   14c08:	685a      	ldr	r2, [r3, #4]
   14c0a:	f8ad 2050 	strh.w	r2, [sp, #80]	; 0x50
  op_params.padding_values.width = data->padding.width;
   14c0e:	681a      	ldr	r2, [r3, #0]
   14c10:	f8ad 204e 	strh.w	r2, [sp, #78]	; 0x4e
  op_params.float_activation_min = data->activation_min_f32;
   14c14:	699a      	ldr	r2, [r3, #24]
   14c16:	921c      	str	r2, [sp, #112]	; 0x70
  op_params.float_activation_max = data->activation_max_f32;
   14c18:	69db      	ldr	r3, [r3, #28]
   14c1a:	931d      	str	r3, [sp, #116]	; 0x74
  reference_ops::AveragePool(op_params, tflite::micro::GetTensorShape(input),
   14c1c:	4629      	mov	r1, r5
   14c1e:	a81e      	add	r0, sp, #120	; 0x78
   14c20:	f7ff fe1e 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
   14c24:	4628      	mov	r0, r5
   14c26:	f7ff f832 	bl	13c8e <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
   14c2a:	9002      	str	r0, [sp, #8]
                             tflite::micro::GetTensorData<float>(input),
                             tflite::micro::GetTensorShape(output),
   14c2c:	4621      	mov	r1, r4
   14c2e:	a824      	add	r0, sp, #144	; 0x90
   14c30:	f7ff fe16 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_ops::AveragePool(op_params, tflite::micro::GetTensorShape(input),
   14c34:	4620      	mov	r0, r4
   14c36:	f7ff f830 	bl	13c9a <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
   14c3a:	9003      	str	r0, [sp, #12]
  inline int32_t DimensionsCount() const { return size_; }
   14c3c:	9b1e      	ldr	r3, [sp, #120]	; 0x78

inline bool AveragePool(const PoolParams& params,
                        const RuntimeShape& input_shape,
                        const float* input_data,
                        const RuntimeShape& output_shape, float* output_data) {
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   14c3e:	2b04      	cmp	r3, #4
   14c40:	d17b      	bne.n	14d3a <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x14c>
   14c42:	9b24      	ldr	r3, [sp, #144]	; 0x90
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   14c44:	2b04      	cmp	r3, #4
   14c46:	d17a      	bne.n	14d3e <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x150>
    TFLITE_DCHECK_LT(i, size_);
   14c48:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   14c4a:	2b00      	cmp	r3, #0
   14c4c:	dd79      	ble.n	14d42 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x154>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14c4e:	2b05      	cmp	r3, #5
   14c50:	dd79      	ble.n	14d46 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x158>
   14c52:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14c54:	681b      	ldr	r3, [r3, #0]
    TFLITE_DCHECK_LT(i, size_);
   14c56:	9a24      	ldr	r2, [sp, #144]	; 0x90
   14c58:	2a00      	cmp	r2, #0
   14c5a:	dd76      	ble.n	14d4a <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x15c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14c5c:	2a05      	cmp	r2, #5
   14c5e:	dd76      	ble.n	14d4e <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x160>
   14c60:	9a25      	ldr	r2, [sp, #148]	; 0x94
   14c62:	6812      	ldr	r2, [r2, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   14c64:	429a      	cmp	r2, r3
   14c66:	d174      	bne.n	14d52 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x164>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   14c68:	9333      	str	r3, [sp, #204]	; 0xcc
    TFLITE_DCHECK_LT(i, size_);
   14c6a:	9a24      	ldr	r2, [sp, #144]	; 0x90
   14c6c:	2a00      	cmp	r2, #0
   14c6e:	dd72      	ble.n	14d56 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x168>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14c70:	2a05      	cmp	r2, #5
   14c72:	dd72      	ble.n	14d5a <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x16c>
   14c74:	9a25      	ldr	r2, [sp, #148]	; 0x94
   14c76:	6812      	ldr	r2, [r2, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   14c78:	9232      	str	r2, [sp, #200]	; 0xc8
      if (__b < __a)
   14c7a:	4293      	cmp	r3, r2
   14c7c:	dc6f      	bgt.n	14d5e <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x170>
      return __a;
   14c7e:	ab33      	add	r3, sp, #204	; 0xcc
   14c80:	681b      	ldr	r3, [r3, #0]
   14c82:	9308      	str	r3, [sp, #32]
    TFLITE_DCHECK_LT(i, size_);
   14c84:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   14c86:	2b03      	cmp	r3, #3
   14c88:	dd6b      	ble.n	14d62 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x174>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14c8a:	2b05      	cmp	r3, #5
   14c8c:	dd6b      	ble.n	14d66 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x178>
   14c8e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14c90:	68db      	ldr	r3, [r3, #12]
    TFLITE_DCHECK_LT(i, size_);
   14c92:	9a24      	ldr	r2, [sp, #144]	; 0x90
   14c94:	2a03      	cmp	r2, #3
   14c96:	dd68      	ble.n	14d6a <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x17c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14c98:	2a05      	cmp	r2, #5
   14c9a:	dd68      	ble.n	14d6e <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x180>
   14c9c:	9a25      	ldr	r2, [sp, #148]	; 0x94
   14c9e:	68d2      	ldr	r2, [r2, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   14ca0:	429a      	cmp	r2, r3
   14ca2:	d166      	bne.n	14d72 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x184>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   14ca4:	9331      	str	r3, [sp, #196]	; 0xc4
    TFLITE_DCHECK_LT(i, size_);
   14ca6:	9a24      	ldr	r2, [sp, #144]	; 0x90
   14ca8:	2a03      	cmp	r2, #3
   14caa:	dd64      	ble.n	14d76 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x188>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14cac:	2a05      	cmp	r2, #5
   14cae:	dd64      	ble.n	14d7a <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x18c>
   14cb0:	9a25      	ldr	r2, [sp, #148]	; 0x94
   14cb2:	68d2      	ldr	r2, [r2, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   14cb4:	9230      	str	r2, [sp, #192]	; 0xc0
      if (__b < __a)
   14cb6:	4293      	cmp	r3, r2
   14cb8:	dc61      	bgt.n	14d7e <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x190>
      return __a;
   14cba:	ab31      	add	r3, sp, #196	; 0xc4
   14cbc:	681b      	ldr	r3, [r3, #0]
   14cbe:	9309      	str	r3, [sp, #36]	; 0x24
    TFLITE_DCHECK_LT(i, size_);
   14cc0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   14cc2:	2b01      	cmp	r3, #1
   14cc4:	dd5d      	ble.n	14d82 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x194>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14cc6:	2b05      	cmp	r3, #5
   14cc8:	dd5d      	ble.n	14d86 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x198>
   14cca:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14ccc:	685b      	ldr	r3, [r3, #4]
   14cce:	930f      	str	r3, [sp, #60]	; 0x3c
    TFLITE_DCHECK_LT(i, size_);
   14cd0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   14cd2:	2b02      	cmp	r3, #2
   14cd4:	dd5a      	ble.n	14d8c <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x19e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14cd6:	2b05      	cmp	r3, #5
   14cd8:	dd5a      	ble.n	14d90 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1a2>
   14cda:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14cdc:	689b      	ldr	r3, [r3, #8]
   14cde:	930e      	str	r3, [sp, #56]	; 0x38
    TFLITE_DCHECK_LT(i, size_);
   14ce0:	9b24      	ldr	r3, [sp, #144]	; 0x90
   14ce2:	2b01      	cmp	r3, #1
   14ce4:	dd57      	ble.n	14d96 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1a8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14ce6:	2b05      	cmp	r3, #5
   14ce8:	dd57      	ble.n	14d9a <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1ac>
   14cea:	9b25      	ldr	r3, [sp, #148]	; 0x94
   14cec:	685b      	ldr	r3, [r3, #4]
   14cee:	930d      	str	r3, [sp, #52]	; 0x34
    TFLITE_DCHECK_LT(i, size_);
   14cf0:	9b24      	ldr	r3, [sp, #144]	; 0x90
   14cf2:	2b02      	cmp	r3, #2
   14cf4:	dd54      	ble.n	14da0 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1b2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14cf6:	2b05      	cmp	r3, #5
   14cf8:	dd54      	ble.n	14da4 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1b6>
   14cfa:	9b25      	ldr	r3, [sp, #148]	; 0x94
   14cfc:	689b      	ldr	r3, [r3, #8]
   14cfe:	930c      	str	r3, [sp, #48]	; 0x30
  const int depth = MatchingDim(input_shape, 3, output_shape, 3);
  const int input_height = input_shape.Dims(1);
  const int input_width = input_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  const int stride_height = params.stride_height;
   14d00:	9b16      	ldr	r3, [sp, #88]	; 0x58
   14d02:	930a      	str	r3, [sp, #40]	; 0x28
  const int stride_width = params.stride_width;
   14d04:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   14d06:	930b      	str	r3, [sp, #44]	; 0x2c
  for (int batch = 0; batch < batches; ++batch) {
   14d08:	f04f 0b00 	mov.w	fp, #0
   14d0c:	9b08      	ldr	r3, [sp, #32]
   14d0e:	459b      	cmp	fp, r3
   14d10:	f280 812d 	bge.w	14f6e <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x380>
    for (int out_y = 0; out_y < output_height; ++out_y) {
   14d14:	f04f 0a00 	mov.w	sl, #0
   14d18:	46d1      	mov	r9, sl
   14d1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   14d1c:	4599      	cmp	r9, r3
   14d1e:	f280 8123 	bge.w	14f68 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x37a>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   14d22:	f04f 0a00 	mov.w	sl, #0
   14d26:	46d8      	mov	r8, fp
   14d28:	46cb      	mov	fp, r9
   14d2a:	46d1      	mov	r9, sl
   14d2c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   14d2e:	4599      	cmp	r9, r3
   14d30:	f280 8115 	bge.w	14f5e <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x370>
        for (int channel = 0; channel < depth; ++channel) {
   14d34:	f04f 0a00 	mov.w	sl, #0
   14d38:	e0c6      	b.n	14ec8 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x2da>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   14d3a:	f001 f968 	bl	1600e <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   14d3e:	f001 f966 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
   14d42:	f001 f964 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d46:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14d48:	e785      	b.n	14c56 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x68>
    TFLITE_DCHECK_LT(i, size_);
   14d4a:	f001 f960 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d4e:	9a25      	ldr	r2, [sp, #148]	; 0x94
   14d50:	e788      	b.n	14c64 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x76>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   14d52:	f001 f95c 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
   14d56:	f001 f95a 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d5a:	9a25      	ldr	r2, [sp, #148]	; 0x94
   14d5c:	e78c      	b.n	14c78 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x8a>
	return __b;
   14d5e:	ab32      	add	r3, sp, #200	; 0xc8
   14d60:	e78e      	b.n	14c80 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x92>
    TFLITE_DCHECK_LT(i, size_);
   14d62:	f001 f954 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d66:	9b22      	ldr	r3, [sp, #136]	; 0x88
   14d68:	e793      	b.n	14c92 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0xa4>
    TFLITE_DCHECK_LT(i, size_);
   14d6a:	f001 f950 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d6e:	9a28      	ldr	r2, [sp, #160]	; 0xa0
   14d70:	e796      	b.n	14ca0 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0xb2>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   14d72:	f001 f94c 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
   14d76:	f001 f94a 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d7a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
   14d7c:	e79a      	b.n	14cb4 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0xc6>
   14d7e:	ab30      	add	r3, sp, #192	; 0xc0
   14d80:	e79c      	b.n	14cbc <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0xce>
    TFLITE_DCHECK_LT(i, size_);
   14d82:	f001 f944 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d86:	9b20      	ldr	r3, [sp, #128]	; 0x80
   14d88:	930f      	str	r3, [sp, #60]	; 0x3c
   14d8a:	e7a1      	b.n	14cd0 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0xe2>
    TFLITE_DCHECK_LT(i, size_);
   14d8c:	f001 f93f 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d90:	9b21      	ldr	r3, [sp, #132]	; 0x84
   14d92:	930e      	str	r3, [sp, #56]	; 0x38
   14d94:	e7a4      	b.n	14ce0 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0xf2>
    TFLITE_DCHECK_LT(i, size_);
   14d96:	f001 f93a 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d9a:	9b26      	ldr	r3, [sp, #152]	; 0x98
   14d9c:	930d      	str	r3, [sp, #52]	; 0x34
   14d9e:	e7a7      	b.n	14cf0 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x102>
    TFLITE_DCHECK_LT(i, size_);
   14da0:	f001 f935 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14da4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
   14da6:	930c      	str	r3, [sp, #48]	; 0x30
   14da8:	e7aa      	b.n	14d00 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x112>
	return __b;
   14daa:	a92e      	add	r1, sp, #184	; 0xb8
   14dac:	e0a5      	b.n	14efa <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x30c>
	return __b;
   14dae:	aa2d      	add	r2, sp, #180	; 0xb4
   14db0:	e0ad      	b.n	14f0e <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x320>
	return __b;
   14db2:	aa2b      	add	r2, sp, #172	; 0xac
   14db4:	e0b5      	b.n	14f22 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x334>
	return __b;
   14db6:	ab2a      	add	r3, sp, #168	; 0xa8
   14db8:	e0bc      	b.n	14f34 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x346>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   14dba:	f001 f928 	bl	1600e <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   14dbe:	f001 f926 	bl	1600e <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   14dc2:	f001 f924 	bl	1600e <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   14dc6:	f001 f922 	bl	1600e <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   14dca:	f001 f920 	bl	1600e <abort>
          const int filter_y_start = std::max(0, -in_y_origin);
          const int filter_y_end =
              std::min(params.filter_height, input_height - in_y_origin);
          float total = 0.f;
          float filter_count = 0;
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
   14dce:	3601      	adds	r6, #1
   14dd0:	42b5      	cmp	r5, r6
   14dd2:	dd37      	ble.n	14e44 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x256>
               ++filter_y) {
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
   14dd4:	9f06      	ldr	r7, [sp, #24]
   14dd6:	9b07      	ldr	r3, [sp, #28]
   14dd8:	42bb      	cmp	r3, r7
   14dda:	ddf8      	ble.n	14dce <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1e0>
                 ++filter_x) {
              const int in_x = in_x_origin + filter_x;
   14ddc:	9b04      	ldr	r3, [sp, #16]
   14dde:	19d8      	adds	r0, r3, r7
              const int in_y = in_y_origin + filter_y;
   14de0:	9b05      	ldr	r3, [sp, #20]
   14de2:	eb03 0c06 	add.w	ip, r3, r6
  inline int32_t DimensionsCount() const { return size_; }
   14de6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   14de8:	2b04      	cmp	r3, #4
   14dea:	d1e6      	bne.n	14dba <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1cc>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   14dec:	f1b8 0f00 	cmp.w	r8, #0
   14df0:	dbe5      	blt.n	14dbe <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1d0>
   14df2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14df4:	4598      	cmp	r8, r3
   14df6:	dae2      	bge.n	14dbe <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1d0>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   14df8:	f1bc 0f00 	cmp.w	ip, #0
   14dfc:	dbe1      	blt.n	14dc2 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1d4>
   14dfe:	9920      	ldr	r1, [sp, #128]	; 0x80
   14e00:	458c      	cmp	ip, r1
   14e02:	dade      	bge.n	14dc2 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1d4>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   14e04:	2800      	cmp	r0, #0
   14e06:	dbde      	blt.n	14dc6 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1d8>
   14e08:	9a21      	ldr	r2, [sp, #132]	; 0x84
   14e0a:	4290      	cmp	r0, r2
   14e0c:	dadb      	bge.n	14dc6 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1d8>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   14e0e:	f1ba 0f00 	cmp.w	sl, #0
   14e12:	dbda      	blt.n	14dca <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1dc>
   14e14:	9b22      	ldr	r3, [sp, #136]	; 0x88
   14e16:	459a      	cmp	sl, r3
   14e18:	dad7      	bge.n	14dca <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1dc>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   14e1a:	fb01 c108 	mla	r1, r1, r8, ip
   14e1e:	fb01 0202 	mla	r2, r1, r2, r0
   14e22:	fb02 a303 	mla	r3, r2, r3, sl
              total +=
   14e26:	9a02      	ldr	r2, [sp, #8]
   14e28:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
   14e2c:	9801      	ldr	r0, [sp, #4]
   14e2e:	f7eb fe8b 	bl	b48 <__addsf3>
   14e32:	9001      	str	r0, [sp, #4]
                  input_data[Offset(input_shape, batch, in_y, in_x, channel)];
              filter_count++;
   14e34:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
   14e38:	4620      	mov	r0, r4
   14e3a:	f7eb fe85 	bl	b48 <__addsf3>
   14e3e:	4604      	mov	r4, r0
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
   14e40:	3701      	adds	r7, #1
   14e42:	e7c8      	b.n	14dd6 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1e8>
            }
          }
          if (filter_count == 0) return false;
   14e44:	2100      	movs	r1, #0
   14e46:	4620      	mov	r0, r4
   14e48:	f7ec f91a 	bl	1080 <__aeabi_fcmpeq>
   14e4c:	2800      	cmp	r0, #0
   14e4e:	f040 808e 	bne.w	14f6e <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x380>
          const float average = total / filter_count;
   14e52:	4621      	mov	r1, r4
   14e54:	9801      	ldr	r0, [sp, #4]
   14e56:	f7ec f833 	bl	ec0 <__aeabi_fdiv>
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
              ActivationFunctionWithMinMax(average, params.float_activation_min,
   14e5a:	991c      	ldr	r1, [sp, #112]	; 0x70
                                           params.float_activation_max);
   14e5c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
  inline int32_t DimensionsCount() const { return size_; }
   14e5e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   14e60:	2b04      	cmp	r3, #4
   14e62:	d16b      	bne.n	14f3c <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x34e>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   14e64:	f1b8 0f00 	cmp.w	r8, #0
   14e68:	db6a      	blt.n	14f40 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x352>
   14e6a:	9b25      	ldr	r3, [sp, #148]	; 0x94
   14e6c:	4598      	cmp	r8, r3
   14e6e:	da67      	bge.n	14f40 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x352>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   14e70:	f1bb 0f00 	cmp.w	fp, #0
   14e74:	db66      	blt.n	14f44 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x356>
   14e76:	9a26      	ldr	r2, [sp, #152]	; 0x98
   14e78:	4593      	cmp	fp, r2
   14e7a:	da63      	bge.n	14f44 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x356>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   14e7c:	f1b9 0f00 	cmp.w	r9, #0
   14e80:	db62      	blt.n	14f48 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x35a>
   14e82:	9b27      	ldr	r3, [sp, #156]	; 0x9c
   14e84:	4599      	cmp	r9, r3
   14e86:	da5f      	bge.n	14f48 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x35a>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   14e88:	f1ba 0f00 	cmp.w	sl, #0
   14e8c:	db5e      	blt.n	14f4c <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x35e>
   14e8e:	9c28      	ldr	r4, [sp, #160]	; 0xa0
   14e90:	45a2      	cmp	sl, r4
   14e92:	da5b      	bge.n	14f4c <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x35e>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   14e94:	fb02 b208 	mla	r2, r2, r8, fp
   14e98:	fb02 9303 	mla	r3, r2, r3, r9
   14e9c:	fb03 a404 	mla	r4, r3, r4, sl
   14ea0:	9012      	str	r0, [sp, #72]	; 0x48
   14ea2:	9111      	str	r1, [sp, #68]	; 0x44
   14ea4:	9610      	str	r6, [sp, #64]	; 0x40
      if (__a < __b)
   14ea6:	f7ec f8f5 	bl	1094 <__aeabi_fcmplt>
   14eaa:	2800      	cmp	r0, #0
   14eac:	d150      	bne.n	14f50 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x362>
      return __a;
   14eae:	ad12      	add	r5, sp, #72	; 0x48
      if (__b < __a)
   14eb0:	6829      	ldr	r1, [r5, #0]
   14eb2:	4630      	mov	r0, r6
   14eb4:	f7ec f8ee 	bl	1094 <__aeabi_fcmplt>
   14eb8:	2800      	cmp	r0, #0
   14eba:	d14b      	bne.n	14f54 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x366>
  return min(max(x, output_activation_min), output_activation_max);
   14ebc:	682b      	ldr	r3, [r5, #0]
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
   14ebe:	9a03      	ldr	r2, [sp, #12]
   14ec0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
        for (int channel = 0; channel < depth; ++channel) {
   14ec4:	f10a 0a01 	add.w	sl, sl, #1
   14ec8:	9b09      	ldr	r3, [sp, #36]	; 0x24
   14eca:	459a      	cmp	sl, r3
   14ecc:	da44      	bge.n	14f58 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x36a>
              (out_x * stride_width) - params.padding_values.width;
   14ece:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   14ed0:	fb09 f203 	mul.w	r2, r9, r3
   14ed4:	f9bd 104e 	ldrsh.w	r1, [sp, #78]	; 0x4e
          const int in_x_origin =
   14ed8:	1a53      	subs	r3, r2, r1
   14eda:	9304      	str	r3, [sp, #16]
              (out_y * stride_height) - params.padding_values.height;
   14edc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   14ede:	fb0b f003 	mul.w	r0, fp, r3
   14ee2:	f9bd 3050 	ldrsh.w	r3, [sp, #80]	; 0x50
          const int in_y_origin =
   14ee6:	1ac4      	subs	r4, r0, r3
   14ee8:	9405      	str	r4, [sp, #20]
          const int filter_x_start = std::max(0, -in_x_origin);
   14eea:	2400      	movs	r4, #0
   14eec:	942f      	str	r4, [sp, #188]	; 0xbc
   14eee:	1a8a      	subs	r2, r1, r2
   14ef0:	922e      	str	r2, [sp, #184]	; 0xb8
      if (__a < __b)
   14ef2:	42a2      	cmp	r2, r4
   14ef4:	f73f af59 	bgt.w	14daa <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1bc>
      return __a;
   14ef8:	a92f      	add	r1, sp, #188	; 0xbc
   14efa:	6809      	ldr	r1, [r1, #0]
   14efc:	9106      	str	r1, [sp, #24]
              std::min(params.filter_width, input_width - in_x_origin);
   14efe:	990e      	ldr	r1, [sp, #56]	; 0x38
   14f00:	440a      	add	r2, r1
   14f02:	922d      	str	r2, [sp, #180]	; 0xb4
      if (__b < __a)
   14f04:	9919      	ldr	r1, [sp, #100]	; 0x64
   14f06:	428a      	cmp	r2, r1
   14f08:	f6ff af51 	blt.w	14dae <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1c0>
      return __a;
   14f0c:	aa19      	add	r2, sp, #100	; 0x64
   14f0e:	6812      	ldr	r2, [r2, #0]
   14f10:	9207      	str	r2, [sp, #28]
          const int filter_y_start = std::max(0, -in_y_origin);
   14f12:	2200      	movs	r2, #0
   14f14:	922c      	str	r2, [sp, #176]	; 0xb0
   14f16:	1a1b      	subs	r3, r3, r0
   14f18:	932b      	str	r3, [sp, #172]	; 0xac
      if (__a < __b)
   14f1a:	4293      	cmp	r3, r2
   14f1c:	f73f af49 	bgt.w	14db2 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1c4>
      return __a;
   14f20:	aa2c      	add	r2, sp, #176	; 0xb0
   14f22:	6816      	ldr	r6, [r2, #0]
              std::min(params.filter_height, input_height - in_y_origin);
   14f24:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   14f26:	4413      	add	r3, r2
   14f28:	932a      	str	r3, [sp, #168]	; 0xa8
      if (__b < __a)
   14f2a:	9a18      	ldr	r2, [sp, #96]	; 0x60
   14f2c:	4293      	cmp	r3, r2
   14f2e:	f6ff af42 	blt.w	14db6 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1c8>
      return __a;
   14f32:	ab18      	add	r3, sp, #96	; 0x60
   14f34:	681d      	ldr	r5, [r3, #0]
          float filter_count = 0;
   14f36:	2400      	movs	r4, #0
          float total = 0.f;
   14f38:	9401      	str	r4, [sp, #4]
   14f3a:	e749      	b.n	14dd0 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1e2>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   14f3c:	f001 f867 	bl	1600e <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   14f40:	f001 f865 	bl	1600e <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   14f44:	f001 f863 	bl	1600e <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   14f48:	f001 f861 	bl	1600e <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   14f4c:	f001 f85f 	bl	1600e <abort>
	return __b;
   14f50:	ad11      	add	r5, sp, #68	; 0x44
   14f52:	e7ad      	b.n	14eb0 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x2c2>
	return __b;
   14f54:	ad10      	add	r5, sp, #64	; 0x40
   14f56:	e7b1      	b.n	14ebc <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x2ce>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   14f58:	f109 0901 	add.w	r9, r9, #1
   14f5c:	e6e6      	b.n	14d2c <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x13e>
   14f5e:	46d9      	mov	r9, fp
   14f60:	46c3      	mov	fp, r8
    for (int out_y = 0; out_y < output_height; ++out_y) {
   14f62:	f109 0901 	add.w	r9, r9, #1
   14f66:	e6d8      	b.n	14d1a <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x12c>
  for (int batch = 0; batch < batches; ++batch) {
   14f68:	f10b 0b01 	add.w	fp, fp, #1
   14f6c:	e6ce      	b.n	14d0c <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x11e>
    if (size_ > kMaxSmallSize) {
   14f6e:	9b24      	ldr	r3, [sp, #144]	; 0x90
   14f70:	2b05      	cmp	r3, #5
   14f72:	dd03      	ble.n	14f7c <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x38e>
      delete[] dims_pointer_;
   14f74:	9825      	ldr	r0, [sp, #148]	; 0x94
   14f76:	b108      	cbz	r0, 14f7c <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x38e>
   14f78:	f001 f834 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
   14f7c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   14f7e:	2b05      	cmp	r3, #5
   14f80:	dd03      	ble.n	14f8a <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x39c>
      delete[] dims_pointer_;
   14f82:	981f      	ldr	r0, [sp, #124]	; 0x7c
   14f84:	b108      	cbz	r0, 14f8a <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x39c>
   14f86:	f001 f82d 	bl	15fe4 <_ZdaPv>
                             tflite::micro::GetTensorData<float>(output));
}
   14f8a:	b035      	add	sp, #212	; 0xd4
   14f8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00014f90 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_>:
}

void MaxPoolingEvalFloat(TfLiteContext* context, TfLiteNode* node,
                         TfLitePoolParams* params, const OpDataPooling* data,
                         const TfLiteEvalTensor* input,
                         TfLiteEvalTensor* output) {
   14f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14f94:	b0b5      	sub	sp, #212	; 0xd4
   14f96:	9d3e      	ldr	r5, [sp, #248]	; 0xf8
   14f98:	9c3f      	ldr	r4, [sp, #252]	; 0xfc
  tflite::PoolParams op_params;
  op_params.stride_height = params->stride_height;
   14f9a:	6891      	ldr	r1, [r2, #8]
   14f9c:	9116      	str	r1, [sp, #88]	; 0x58
  op_params.stride_width = params->stride_width;
   14f9e:	6851      	ldr	r1, [r2, #4]
   14fa0:	9117      	str	r1, [sp, #92]	; 0x5c
  op_params.filter_height = params->filter_height;
   14fa2:	6911      	ldr	r1, [r2, #16]
   14fa4:	9118      	str	r1, [sp, #96]	; 0x60
  op_params.filter_width = params->filter_width;
   14fa6:	68d2      	ldr	r2, [r2, #12]
   14fa8:	9219      	str	r2, [sp, #100]	; 0x64
  op_params.padding_values.height = data->padding.height;
   14faa:	685a      	ldr	r2, [r3, #4]
   14fac:	f8ad 2050 	strh.w	r2, [sp, #80]	; 0x50
  op_params.padding_values.width = data->padding.width;
   14fb0:	681a      	ldr	r2, [r3, #0]
   14fb2:	f8ad 204e 	strh.w	r2, [sp, #78]	; 0x4e
  op_params.float_activation_min = data->activation_min_f32;
   14fb6:	699a      	ldr	r2, [r3, #24]
   14fb8:	921c      	str	r2, [sp, #112]	; 0x70
  op_params.float_activation_max = data->activation_max_f32;
   14fba:	69db      	ldr	r3, [r3, #28]
   14fbc:	931d      	str	r3, [sp, #116]	; 0x74
  reference_ops::MaxPool(op_params, tflite::micro::GetTensorShape(input),
   14fbe:	4629      	mov	r1, r5
   14fc0:	a81e      	add	r0, sp, #120	; 0x78
   14fc2:	f7ff fc4d 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
   14fc6:	4628      	mov	r0, r5
   14fc8:	f7fe fe61 	bl	13c8e <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
   14fcc:	4682      	mov	sl, r0
                         tflite::micro::GetTensorData<float>(input),
                         tflite::micro::GetTensorShape(output),
   14fce:	4621      	mov	r1, r4
   14fd0:	a824      	add	r0, sp, #144	; 0x90
   14fd2:	f7ff fc45 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_ops::MaxPool(op_params, tflite::micro::GetTensorShape(input),
   14fd6:	4620      	mov	r0, r4
   14fd8:	f7fe fe5f 	bl	13c9a <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
   14fdc:	9000      	str	r0, [sp, #0]
  inline int32_t DimensionsCount() const { return size_; }
   14fde:	9b1e      	ldr	r3, [sp, #120]	; 0x78
}

inline void MaxPool(const PoolParams& params, const RuntimeShape& input_shape,
                    const float* input_data, const RuntimeShape& output_shape,
                    float* output_data) {
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   14fe0:	2b04      	cmp	r3, #4
   14fe2:	f040 8081 	bne.w	150e8 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x158>
   14fe6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   14fe8:	2b04      	cmp	r3, #4
   14fea:	d17f      	bne.n	150ec <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x15c>
    TFLITE_DCHECK_LT(i, size_);
   14fec:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   14fee:	2b00      	cmp	r3, #0
   14ff0:	dd7e      	ble.n	150f0 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x160>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14ff2:	2b05      	cmp	r3, #5
   14ff4:	dd7e      	ble.n	150f4 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x164>
   14ff6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14ff8:	681b      	ldr	r3, [r3, #0]
    TFLITE_DCHECK_LT(i, size_);
   14ffa:	9a24      	ldr	r2, [sp, #144]	; 0x90
   14ffc:	2a00      	cmp	r2, #0
   14ffe:	dd7b      	ble.n	150f8 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x168>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15000:	2a05      	cmp	r2, #5
   15002:	dd7b      	ble.n	150fc <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x16c>
   15004:	9a25      	ldr	r2, [sp, #148]	; 0x94
   15006:	6812      	ldr	r2, [r2, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   15008:	429a      	cmp	r2, r3
   1500a:	d179      	bne.n	15100 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x170>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   1500c:	9333      	str	r3, [sp, #204]	; 0xcc
    TFLITE_DCHECK_LT(i, size_);
   1500e:	9a24      	ldr	r2, [sp, #144]	; 0x90
   15010:	2a00      	cmp	r2, #0
   15012:	dd77      	ble.n	15104 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x174>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15014:	2a05      	cmp	r2, #5
   15016:	dd77      	ble.n	15108 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x178>
   15018:	9a25      	ldr	r2, [sp, #148]	; 0x94
   1501a:	6812      	ldr	r2, [r2, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   1501c:	9232      	str	r2, [sp, #200]	; 0xc8
      if (__b < __a)
   1501e:	4293      	cmp	r3, r2
   15020:	dc74      	bgt.n	1510c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x17c>
      return __a;
   15022:	ab33      	add	r3, sp, #204	; 0xcc
   15024:	681b      	ldr	r3, [r3, #0]
   15026:	9306      	str	r3, [sp, #24]
    TFLITE_DCHECK_LT(i, size_);
   15028:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   1502a:	2b03      	cmp	r3, #3
   1502c:	dd70      	ble.n	15110 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x180>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1502e:	2b05      	cmp	r3, #5
   15030:	dd70      	ble.n	15114 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x184>
   15032:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   15034:	68db      	ldr	r3, [r3, #12]
    TFLITE_DCHECK_LT(i, size_);
   15036:	9a24      	ldr	r2, [sp, #144]	; 0x90
   15038:	2a03      	cmp	r2, #3
   1503a:	dd6d      	ble.n	15118 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x188>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1503c:	2a05      	cmp	r2, #5
   1503e:	dd6d      	ble.n	1511c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x18c>
   15040:	9a25      	ldr	r2, [sp, #148]	; 0x94
   15042:	68d2      	ldr	r2, [r2, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   15044:	429a      	cmp	r2, r3
   15046:	d16b      	bne.n	15120 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x190>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   15048:	9331      	str	r3, [sp, #196]	; 0xc4
    TFLITE_DCHECK_LT(i, size_);
   1504a:	9a24      	ldr	r2, [sp, #144]	; 0x90
   1504c:	2a03      	cmp	r2, #3
   1504e:	dd69      	ble.n	15124 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x194>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15050:	2a05      	cmp	r2, #5
   15052:	dd69      	ble.n	15128 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x198>
   15054:	9a25      	ldr	r2, [sp, #148]	; 0x94
   15056:	68d2      	ldr	r2, [r2, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   15058:	9230      	str	r2, [sp, #192]	; 0xc0
      if (__b < __a)
   1505a:	4293      	cmp	r3, r2
   1505c:	dc66      	bgt.n	1512c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x19c>
      return __a;
   1505e:	ab31      	add	r3, sp, #196	; 0xc4
   15060:	681b      	ldr	r3, [r3, #0]
   15062:	9307      	str	r3, [sp, #28]
    TFLITE_DCHECK_LT(i, size_);
   15064:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   15066:	2b01      	cmp	r3, #1
   15068:	dd62      	ble.n	15130 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1a0>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1506a:	2b05      	cmp	r3, #5
   1506c:	dd62      	ble.n	15134 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1a4>
   1506e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   15070:	685b      	ldr	r3, [r3, #4]
   15072:	930d      	str	r3, [sp, #52]	; 0x34
    TFLITE_DCHECK_LT(i, size_);
   15074:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   15076:	2b02      	cmp	r3, #2
   15078:	dd5f      	ble.n	1513a <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1aa>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1507a:	2b05      	cmp	r3, #5
   1507c:	dd5f      	ble.n	1513e <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ae>
   1507e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   15080:	689b      	ldr	r3, [r3, #8]
   15082:	930c      	str	r3, [sp, #48]	; 0x30
    TFLITE_DCHECK_LT(i, size_);
   15084:	9b24      	ldr	r3, [sp, #144]	; 0x90
   15086:	2b01      	cmp	r3, #1
   15088:	dd5c      	ble.n	15144 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1b4>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1508a:	2b05      	cmp	r3, #5
   1508c:	dd5c      	ble.n	15148 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1b8>
   1508e:	9b25      	ldr	r3, [sp, #148]	; 0x94
   15090:	685b      	ldr	r3, [r3, #4]
   15092:	930b      	str	r3, [sp, #44]	; 0x2c
    TFLITE_DCHECK_LT(i, size_);
   15094:	9b24      	ldr	r3, [sp, #144]	; 0x90
   15096:	2b02      	cmp	r3, #2
   15098:	dd59      	ble.n	1514e <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1be>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1509a:	2b05      	cmp	r3, #5
   1509c:	dd59      	ble.n	15152 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1c2>
   1509e:	9b25      	ldr	r3, [sp, #148]	; 0x94
   150a0:	689b      	ldr	r3, [r3, #8]
   150a2:	930a      	str	r3, [sp, #40]	; 0x28
  const int depth = MatchingDim(input_shape, 3, output_shape, 3);
  const int input_height = input_shape.Dims(1);
  const int input_width = input_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  const int stride_height = params.stride_height;
   150a4:	9b16      	ldr	r3, [sp, #88]	; 0x58
   150a6:	9308      	str	r3, [sp, #32]
  const int stride_width = params.stride_width;
   150a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   150aa:	9309      	str	r3, [sp, #36]	; 0x24
  for (int batch = 0; batch < batches; ++batch) {
   150ac:	f04f 0b00 	mov.w	fp, #0
   150b0:	46d9      	mov	r9, fp
   150b2:	46d3      	mov	fp, sl
   150b4:	9b06      	ldr	r3, [sp, #24]
   150b6:	4599      	cmp	r9, r3
   150b8:	f280 8127 	bge.w	1530a <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x37a>
    for (int out_y = 0; out_y < output_height; ++out_y) {
   150bc:	f04f 0a00 	mov.w	sl, #0
   150c0:	46d8      	mov	r8, fp
   150c2:	46cb      	mov	fp, r9
   150c4:	46d1      	mov	r9, sl
   150c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   150c8:	4599      	cmp	r9, r3
   150ca:	f280 8119 	bge.w	15300 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x370>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   150ce:	f04f 0a00 	mov.w	sl, #0
   150d2:	464f      	mov	r7, r9
   150d4:	4653      	mov	r3, sl
   150d6:	46c2      	mov	sl, r8
   150d8:	4698      	mov	r8, r3
   150da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   150dc:	4598      	cmp	r8, r3
   150de:	f280 810b 	bge.w	152f8 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x368>
        for (int channel = 0; channel < depth; ++channel) {
   150e2:	f04f 0900 	mov.w	r9, #0
   150e6:	e0ba      	b.n	1525e <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2ce>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   150e8:	f000 ff91 	bl	1600e <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   150ec:	f000 ff8f 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
   150f0:	f000 ff8d 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   150f4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   150f6:	e780      	b.n	14ffa <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x6a>
    TFLITE_DCHECK_LT(i, size_);
   150f8:	f000 ff89 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   150fc:	9a25      	ldr	r2, [sp, #148]	; 0x94
   150fe:	e783      	b.n	15008 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x78>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   15100:	f000 ff85 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
   15104:	f000 ff83 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15108:	9a25      	ldr	r2, [sp, #148]	; 0x94
   1510a:	e787      	b.n	1501c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x8c>
	return __b;
   1510c:	ab32      	add	r3, sp, #200	; 0xc8
   1510e:	e789      	b.n	15024 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x94>
    TFLITE_DCHECK_LT(i, size_);
   15110:	f000 ff7d 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15114:	9b22      	ldr	r3, [sp, #136]	; 0x88
   15116:	e78e      	b.n	15036 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xa6>
    TFLITE_DCHECK_LT(i, size_);
   15118:	f000 ff79 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1511c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
   1511e:	e791      	b.n	15044 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xb4>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   15120:	f000 ff75 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
   15124:	f000 ff73 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15128:	9a28      	ldr	r2, [sp, #160]	; 0xa0
   1512a:	e795      	b.n	15058 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xc8>
   1512c:	ab30      	add	r3, sp, #192	; 0xc0
   1512e:	e797      	b.n	15060 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xd0>
    TFLITE_DCHECK_LT(i, size_);
   15130:	f000 ff6d 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15134:	9b20      	ldr	r3, [sp, #128]	; 0x80
   15136:	930d      	str	r3, [sp, #52]	; 0x34
   15138:	e79c      	b.n	15074 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xe4>
    TFLITE_DCHECK_LT(i, size_);
   1513a:	f000 ff68 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1513e:	9b21      	ldr	r3, [sp, #132]	; 0x84
   15140:	930c      	str	r3, [sp, #48]	; 0x30
   15142:	e79f      	b.n	15084 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xf4>
    TFLITE_DCHECK_LT(i, size_);
   15144:	f000 ff63 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15148:	9b26      	ldr	r3, [sp, #152]	; 0x98
   1514a:	930b      	str	r3, [sp, #44]	; 0x2c
   1514c:	e7a2      	b.n	15094 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x104>
    TFLITE_DCHECK_LT(i, size_);
   1514e:	f000 ff5e 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15152:	9b27      	ldr	r3, [sp, #156]	; 0x9c
   15154:	930a      	str	r3, [sp, #40]	; 0x28
   15156:	e7a5      	b.n	150a4 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x114>
	return __b;
   15158:	a92e      	add	r1, sp, #184	; 0xb8
   1515a:	e099      	b.n	15290 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x300>
	return __b;
   1515c:	aa2d      	add	r2, sp, #180	; 0xb4
   1515e:	e0a1      	b.n	152a4 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x314>
	return __b;
   15160:	aa2b      	add	r2, sp, #172	; 0xac
   15162:	e0a9      	b.n	152b8 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x328>
	return __b;
   15164:	ab2a      	add	r3, sp, #168	; 0xa8
   15166:	e0b0      	b.n	152ca <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x33a>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   15168:	f000 ff51 	bl	1600e <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   1516c:	f000 ff4f 	bl	1600e <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   15170:	f000 ff4d 	bl	1600e <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   15174:	f000 ff4b 	bl	1600e <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   15178:	f000 ff49 	bl	1600e <abort>
               ++filter_y) {
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
                 ++filter_x) {
              const int in_x = in_x_origin + filter_x;
              const int in_y = in_y_origin + filter_y;
              max = std::max(
   1517c:	6833      	ldr	r3, [r6, #0]
   1517e:	930f      	str	r3, [sp, #60]	; 0x3c
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
   15180:	3501      	adds	r5, #1
   15182:	9b04      	ldr	r3, [sp, #16]
   15184:	42ab      	cmp	r3, r5
   15186:	dd2d      	ble.n	151e4 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x254>
              const int in_x = in_x_origin + filter_x;
   15188:	9b01      	ldr	r3, [sp, #4]
   1518a:	1958      	adds	r0, r3, r5
              const int in_y = in_y_origin + filter_y;
   1518c:	9b02      	ldr	r3, [sp, #8]
   1518e:	191e      	adds	r6, r3, r4
  inline int32_t DimensionsCount() const { return size_; }
   15190:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   15192:	2b04      	cmp	r3, #4
   15194:	d1e8      	bne.n	15168 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1d8>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   15196:	f1bb 0f00 	cmp.w	fp, #0
   1519a:	dbe7      	blt.n	1516c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1dc>
   1519c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1519e:	459b      	cmp	fp, r3
   151a0:	dae4      	bge.n	1516c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1dc>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   151a2:	2e00      	cmp	r6, #0
   151a4:	dbe4      	blt.n	15170 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1e0>
   151a6:	9920      	ldr	r1, [sp, #128]	; 0x80
   151a8:	428e      	cmp	r6, r1
   151aa:	dae1      	bge.n	15170 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1e0>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   151ac:	2800      	cmp	r0, #0
   151ae:	dbe1      	blt.n	15174 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1e4>
   151b0:	9a21      	ldr	r2, [sp, #132]	; 0x84
   151b2:	4290      	cmp	r0, r2
   151b4:	dade      	bge.n	15174 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1e4>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   151b6:	f1b9 0f00 	cmp.w	r9, #0
   151ba:	dbdd      	blt.n	15178 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1e8>
   151bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
   151be:	4599      	cmp	r9, r3
   151c0:	dada      	bge.n	15178 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1e8>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   151c2:	fb01 610b 	mla	r1, r1, fp, r6
   151c6:	fb01 0202 	mla	r2, r1, r2, r0
   151ca:	fb02 9303 	mla	r3, r2, r3, r9
                  max,
                  input_data[Offset(input_shape, batch, in_y, in_x, channel)]);
   151ce:	eb0a 0683 	add.w	r6, sl, r3, lsl #2
      if (__a < __b)
   151d2:	f85a 1023 	ldr.w	r1, [sl, r3, lsl #2]
   151d6:	980f      	ldr	r0, [sp, #60]	; 0x3c
   151d8:	f7eb ff5c 	bl	1094 <__aeabi_fcmplt>
   151dc:	2800      	cmp	r0, #0
   151de:	d1cd      	bne.n	1517c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ec>
      return __a;
   151e0:	ae0f      	add	r6, sp, #60	; 0x3c
   151e2:	e7cb      	b.n	1517c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ec>
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
   151e4:	3401      	adds	r4, #1
   151e6:	9b05      	ldr	r3, [sp, #20]
   151e8:	42a3      	cmp	r3, r4
   151ea:	dd01      	ble.n	151f0 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x260>
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
   151ec:	9d03      	ldr	r5, [sp, #12]
   151ee:	e7c8      	b.n	15182 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1f2>
            }
          }
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
              ActivationFunctionWithMinMax(max, params.float_activation_min,
   151f0:	980f      	ldr	r0, [sp, #60]	; 0x3c
   151f2:	991c      	ldr	r1, [sp, #112]	; 0x70
                                           params.float_activation_max);
   151f4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
  inline int32_t DimensionsCount() const { return size_; }
   151f6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   151f8:	2b04      	cmp	r3, #4
   151fa:	d16c      	bne.n	152d6 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x346>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   151fc:	f1bb 0f00 	cmp.w	fp, #0
   15200:	db6b      	blt.n	152da <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x34a>
   15202:	9b25      	ldr	r3, [sp, #148]	; 0x94
   15204:	459b      	cmp	fp, r3
   15206:	da68      	bge.n	152da <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x34a>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   15208:	2f00      	cmp	r7, #0
   1520a:	db68      	blt.n	152de <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x34e>
   1520c:	9a26      	ldr	r2, [sp, #152]	; 0x98
   1520e:	4297      	cmp	r7, r2
   15210:	da65      	bge.n	152de <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x34e>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   15212:	f1b8 0f00 	cmp.w	r8, #0
   15216:	db64      	blt.n	152e2 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x352>
   15218:	9b27      	ldr	r3, [sp, #156]	; 0x9c
   1521a:	4598      	cmp	r8, r3
   1521c:	da61      	bge.n	152e2 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x352>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   1521e:	f1b9 0f00 	cmp.w	r9, #0
   15222:	db60      	blt.n	152e6 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x356>
   15224:	9c28      	ldr	r4, [sp, #160]	; 0xa0
   15226:	45a1      	cmp	r9, r4
   15228:	da5d      	bge.n	152e6 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x356>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   1522a:	fb02 720b 	mla	r2, r2, fp, r7
   1522e:	fb02 8303 	mla	r3, r2, r3, r8
   15232:	fb03 9404 	mla	r4, r3, r4, r9
   15236:	9012      	str	r0, [sp, #72]	; 0x48
   15238:	9111      	str	r1, [sp, #68]	; 0x44
   1523a:	9610      	str	r6, [sp, #64]	; 0x40
      if (__a < __b)
   1523c:	f7eb ff2a 	bl	1094 <__aeabi_fcmplt>
   15240:	2800      	cmp	r0, #0
   15242:	d152      	bne.n	152ea <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x35a>
      return __a;
   15244:	ad12      	add	r5, sp, #72	; 0x48
      if (__b < __a)
   15246:	6829      	ldr	r1, [r5, #0]
   15248:	4630      	mov	r0, r6
   1524a:	f7eb ff23 	bl	1094 <__aeabi_fcmplt>
   1524e:	2800      	cmp	r0, #0
   15250:	d14d      	bne.n	152ee <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x35e>
   15252:	682b      	ldr	r3, [r5, #0]
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
   15254:	9a00      	ldr	r2, [sp, #0]
   15256:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
        for (int channel = 0; channel < depth; ++channel) {
   1525a:	f109 0901 	add.w	r9, r9, #1
   1525e:	9b07      	ldr	r3, [sp, #28]
   15260:	4599      	cmp	r9, r3
   15262:	da46      	bge.n	152f2 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x362>
              (out_x * stride_width) - params.padding_values.width;
   15264:	9b09      	ldr	r3, [sp, #36]	; 0x24
   15266:	fb08 f203 	mul.w	r2, r8, r3
   1526a:	f9bd 104e 	ldrsh.w	r1, [sp, #78]	; 0x4e
          const int in_x_origin =
   1526e:	1a53      	subs	r3, r2, r1
   15270:	9301      	str	r3, [sp, #4]
              (out_y * stride_height) - params.padding_values.height;
   15272:	9b08      	ldr	r3, [sp, #32]
   15274:	fb07 f003 	mul.w	r0, r7, r3
   15278:	f9bd 3050 	ldrsh.w	r3, [sp, #80]	; 0x50
          const int in_y_origin =
   1527c:	1ac4      	subs	r4, r0, r3
   1527e:	9402      	str	r4, [sp, #8]
          const int filter_x_start = std::max(0, -in_x_origin);
   15280:	2400      	movs	r4, #0
   15282:	942f      	str	r4, [sp, #188]	; 0xbc
   15284:	1a8a      	subs	r2, r1, r2
   15286:	922e      	str	r2, [sp, #184]	; 0xb8
      if (__a < __b)
   15288:	42a2      	cmp	r2, r4
   1528a:	f73f af65 	bgt.w	15158 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1c8>
      return __a;
   1528e:	a92f      	add	r1, sp, #188	; 0xbc
   15290:	6809      	ldr	r1, [r1, #0]
   15292:	9103      	str	r1, [sp, #12]
              std::min(params.filter_width, input_width - in_x_origin);
   15294:	990c      	ldr	r1, [sp, #48]	; 0x30
   15296:	440a      	add	r2, r1
   15298:	922d      	str	r2, [sp, #180]	; 0xb4
      if (__b < __a)
   1529a:	9919      	ldr	r1, [sp, #100]	; 0x64
   1529c:	428a      	cmp	r2, r1
   1529e:	f6ff af5d 	blt.w	1515c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1cc>
      return __a;
   152a2:	aa19      	add	r2, sp, #100	; 0x64
   152a4:	6812      	ldr	r2, [r2, #0]
   152a6:	9204      	str	r2, [sp, #16]
          const int filter_y_start = std::max(0, -in_y_origin);
   152a8:	2200      	movs	r2, #0
   152aa:	922c      	str	r2, [sp, #176]	; 0xb0
   152ac:	1a1b      	subs	r3, r3, r0
   152ae:	932b      	str	r3, [sp, #172]	; 0xac
      if (__a < __b)
   152b0:	4293      	cmp	r3, r2
   152b2:	f73f af55 	bgt.w	15160 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1d0>
      return __a;
   152b6:	aa2c      	add	r2, sp, #176	; 0xb0
   152b8:	6814      	ldr	r4, [r2, #0]
              std::min(params.filter_height, input_height - in_y_origin);
   152ba:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   152bc:	4413      	add	r3, r2
   152be:	932a      	str	r3, [sp, #168]	; 0xa8
      if (__b < __a)
   152c0:	9a18      	ldr	r2, [sp, #96]	; 0x60
   152c2:	4293      	cmp	r3, r2
   152c4:	f6ff af4e 	blt.w	15164 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1d4>
      return __a;
   152c8:	ab18      	add	r3, sp, #96	; 0x60
   152ca:	681b      	ldr	r3, [r3, #0]
   152cc:	9305      	str	r3, [sp, #20]
          float max = std::numeric_limits<float>::lowest();
   152ce:	f46f 0300 	mvn.w	r3, #8388608	; 0x800000
   152d2:	930f      	str	r3, [sp, #60]	; 0x3c
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
   152d4:	e787      	b.n	151e6 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x256>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   152d6:	f000 fe9a 	bl	1600e <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   152da:	f000 fe98 	bl	1600e <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   152de:	f000 fe96 	bl	1600e <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   152e2:	f000 fe94 	bl	1600e <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   152e6:	f000 fe92 	bl	1600e <abort>
	return __b;
   152ea:	ad11      	add	r5, sp, #68	; 0x44
   152ec:	e7ab      	b.n	15246 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2b6>
	return __b;
   152ee:	ad10      	add	r5, sp, #64	; 0x40
   152f0:	e7af      	b.n	15252 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2c2>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   152f2:	f108 0801 	add.w	r8, r8, #1
   152f6:	e6f0      	b.n	150da <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x14a>
   152f8:	46d0      	mov	r8, sl
    for (int out_y = 0; out_y < output_height; ++out_y) {
   152fa:	f107 0901 	add.w	r9, r7, #1
   152fe:	e6e2      	b.n	150c6 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x136>
   15300:	46d9      	mov	r9, fp
   15302:	46c3      	mov	fp, r8
  for (int batch = 0; batch < batches; ++batch) {
   15304:	f109 0901 	add.w	r9, r9, #1
   15308:	e6d4      	b.n	150b4 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x124>
    if (size_ > kMaxSmallSize) {
   1530a:	9b24      	ldr	r3, [sp, #144]	; 0x90
   1530c:	2b05      	cmp	r3, #5
   1530e:	dd03      	ble.n	15318 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x388>
      delete[] dims_pointer_;
   15310:	9825      	ldr	r0, [sp, #148]	; 0x94
   15312:	b108      	cbz	r0, 15318 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x388>
   15314:	f000 fe66 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
   15318:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   1531a:	2b05      	cmp	r3, #5
   1531c:	dd03      	ble.n	15326 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x396>
      delete[] dims_pointer_;
   1531e:	981f      	ldr	r0, [sp, #124]	; 0x7c
   15320:	b108      	cbz	r0, 15326 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x396>
   15322:	f000 fe5f 	bl	15fe4 <_ZdaPv>
                         tflite::micro::GetTensorData<float>(output));
}
   15326:	b035      	add	sp, #212	; 0xd4
   15328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0001532c <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_>:
                                 TfLiteEvalTensor* output) {
   1532c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15330:	b0b1      	sub	sp, #196	; 0xc4
   15332:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
   15334:	9d3b      	ldr	r5, [sp, #236]	; 0xec
  TFLITE_DCHECK(input->type == kTfLiteInt8);
   15336:	7a21      	ldrb	r1, [r4, #8]
   15338:	2909      	cmp	r1, #9
   1533a:	f040 80a0 	bne.w	1547e <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x152>
  op_params.stride_height = params->stride_height;
   1533e:	6891      	ldr	r1, [r2, #8]
   15340:	9112      	str	r1, [sp, #72]	; 0x48
  op_params.stride_width = params->stride_width;
   15342:	6851      	ldr	r1, [r2, #4]
   15344:	9113      	str	r1, [sp, #76]	; 0x4c
  op_params.filter_height = params->filter_height;
   15346:	6911      	ldr	r1, [r2, #16]
   15348:	9114      	str	r1, [sp, #80]	; 0x50
  op_params.filter_width = params->filter_width;
   1534a:	68d2      	ldr	r2, [r2, #12]
   1534c:	9215      	str	r2, [sp, #84]	; 0x54
  op_params.padding_values.height = data->padding.height;
   1534e:	685a      	ldr	r2, [r3, #4]
   15350:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
  op_params.padding_values.width = data->padding.width;
   15354:	681a      	ldr	r2, [r3, #0]
   15356:	f8ad 203e 	strh.w	r2, [sp, #62]	; 0x3e
  op_params.quantized_activation_min = data->activation_min;
   1535a:	691a      	ldr	r2, [r3, #16]
   1535c:	9216      	str	r2, [sp, #88]	; 0x58
  op_params.quantized_activation_max = data->activation_max;
   1535e:	695b      	ldr	r3, [r3, #20]
   15360:	9317      	str	r3, [sp, #92]	; 0x5c
      op_params, tflite::micro::GetTensorShape(input),
   15362:	4621      	mov	r1, r4
   15364:	a81a      	add	r0, sp, #104	; 0x68
   15366:	f7ff fa7b 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_integer_ops::AveragePool(
   1536a:	4620      	mov	r0, r4
   1536c:	f7fe fc99 	bl	13ca2 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
   15370:	9004      	str	r0, [sp, #16]
      tflite::micro::GetTensorShape(output),
   15372:	4629      	mov	r1, r5
   15374:	a820      	add	r0, sp, #128	; 0x80
   15376:	f7ff fa73 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_integer_ops::AveragePool(
   1537a:	4628      	mov	r0, r5
   1537c:	f7fe fc97 	bl	13cae <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
   15380:	9005      	str	r0, [sp, #20]

inline bool AveragePool(const PoolParams& params,
                        const RuntimeShape& input_shape,
                        const int8_t* input_data,
                        const RuntimeShape& output_shape, int8_t* output_data) {
  TFLITE_DCHECK_LE(params.quantized_activation_min,
   15382:	9a16      	ldr	r2, [sp, #88]	; 0x58
   15384:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   15386:	429a      	cmp	r2, r3
   15388:	dc7b      	bgt.n	15482 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x156>
  inline int32_t DimensionsCount() const { return size_; }
   1538a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
                   params.quantized_activation_max);
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   1538c:	2b04      	cmp	r3, #4
   1538e:	d17a      	bne.n	15486 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x15a>
   15390:	9b20      	ldr	r3, [sp, #128]	; 0x80
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   15392:	2b04      	cmp	r3, #4
   15394:	d179      	bne.n	1548a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x15e>
    TFLITE_DCHECK_LT(i, size_);
   15396:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   15398:	2b00      	cmp	r3, #0
   1539a:	dd78      	ble.n	1548e <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x162>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1539c:	2b05      	cmp	r3, #5
   1539e:	dd78      	ble.n	15492 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x166>
   153a0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   153a2:	681b      	ldr	r3, [r3, #0]
    TFLITE_DCHECK_LT(i, size_);
   153a4:	9a20      	ldr	r2, [sp, #128]	; 0x80
   153a6:	2a00      	cmp	r2, #0
   153a8:	dd75      	ble.n	15496 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x16a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   153aa:	2a05      	cmp	r2, #5
   153ac:	dd75      	ble.n	1549a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x16e>
   153ae:	9a21      	ldr	r2, [sp, #132]	; 0x84
   153b0:	6812      	ldr	r2, [r2, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   153b2:	429a      	cmp	r2, r3
   153b4:	d173      	bne.n	1549e <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x172>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   153b6:	932f      	str	r3, [sp, #188]	; 0xbc
    TFLITE_DCHECK_LT(i, size_);
   153b8:	9a20      	ldr	r2, [sp, #128]	; 0x80
   153ba:	2a00      	cmp	r2, #0
   153bc:	dd71      	ble.n	154a2 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x176>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   153be:	2a05      	cmp	r2, #5
   153c0:	dd71      	ble.n	154a6 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x17a>
   153c2:	9a21      	ldr	r2, [sp, #132]	; 0x84
   153c4:	6812      	ldr	r2, [r2, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   153c6:	922e      	str	r2, [sp, #184]	; 0xb8
      if (__b < __a)
   153c8:	4293      	cmp	r3, r2
   153ca:	dc6e      	bgt.n	154aa <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x17e>
      return __a;
   153cc:	ab2f      	add	r3, sp, #188	; 0xbc
   153ce:	681b      	ldr	r3, [r3, #0]
   153d0:	9306      	str	r3, [sp, #24]
    TFLITE_DCHECK_LT(i, size_);
   153d2:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   153d4:	2b03      	cmp	r3, #3
   153d6:	dd6a      	ble.n	154ae <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x182>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   153d8:	2b05      	cmp	r3, #5
   153da:	dd6a      	ble.n	154b2 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x186>
   153dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   153de:	68db      	ldr	r3, [r3, #12]
    TFLITE_DCHECK_LT(i, size_);
   153e0:	9a20      	ldr	r2, [sp, #128]	; 0x80
   153e2:	2a03      	cmp	r2, #3
   153e4:	dd67      	ble.n	154b6 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x18a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   153e6:	2a05      	cmp	r2, #5
   153e8:	dd67      	ble.n	154ba <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x18e>
   153ea:	9a21      	ldr	r2, [sp, #132]	; 0x84
   153ec:	68d2      	ldr	r2, [r2, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   153ee:	429a      	cmp	r2, r3
   153f0:	d165      	bne.n	154be <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x192>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   153f2:	932d      	str	r3, [sp, #180]	; 0xb4
    TFLITE_DCHECK_LT(i, size_);
   153f4:	9a20      	ldr	r2, [sp, #128]	; 0x80
   153f6:	2a03      	cmp	r2, #3
   153f8:	dd63      	ble.n	154c2 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x196>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   153fa:	2a05      	cmp	r2, #5
   153fc:	dd63      	ble.n	154c6 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x19a>
   153fe:	9a21      	ldr	r2, [sp, #132]	; 0x84
   15400:	68d2      	ldr	r2, [r2, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   15402:	922c      	str	r2, [sp, #176]	; 0xb0
      if (__b < __a)
   15404:	4293      	cmp	r3, r2
   15406:	dc60      	bgt.n	154ca <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x19e>
      return __a;
   15408:	ab2d      	add	r3, sp, #180	; 0xb4
   1540a:	681b      	ldr	r3, [r3, #0]
   1540c:	9307      	str	r3, [sp, #28]
    TFLITE_DCHECK_LT(i, size_);
   1540e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   15410:	2b01      	cmp	r3, #1
   15412:	dd5c      	ble.n	154ce <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1a2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15414:	2b05      	cmp	r3, #5
   15416:	dd5c      	ble.n	154d2 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1a6>
   15418:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   1541a:	685b      	ldr	r3, [r3, #4]
   1541c:	930a      	str	r3, [sp, #40]	; 0x28
    TFLITE_DCHECK_LT(i, size_);
   1541e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   15420:	2b02      	cmp	r3, #2
   15422:	dd59      	ble.n	154d8 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1ac>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15424:	2b05      	cmp	r3, #5
   15426:	dd59      	ble.n	154dc <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1b0>
   15428:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   1542a:	689b      	ldr	r3, [r3, #8]
   1542c:	9309      	str	r3, [sp, #36]	; 0x24
    TFLITE_DCHECK_LT(i, size_);
   1542e:	9b20      	ldr	r3, [sp, #128]	; 0x80
   15430:	2b01      	cmp	r3, #1
   15432:	dd56      	ble.n	154e2 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1b6>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15434:	2b05      	cmp	r3, #5
   15436:	dd56      	ble.n	154e6 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1ba>
   15438:	9b21      	ldr	r3, [sp, #132]	; 0x84
   1543a:	685b      	ldr	r3, [r3, #4]
   1543c:	9308      	str	r3, [sp, #32]
    TFLITE_DCHECK_LT(i, size_);
   1543e:	9b20      	ldr	r3, [sp, #128]	; 0x80
   15440:	2b02      	cmp	r3, #2
   15442:	dd53      	ble.n	154ec <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1c0>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15444:	2b05      	cmp	r3, #5
   15446:	dd53      	ble.n	154f0 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1c4>
   15448:	9b21      	ldr	r3, [sp, #132]	; 0x84
   1544a:	689b      	ldr	r3, [r3, #8]
   1544c:	930d      	str	r3, [sp, #52]	; 0x34
  const int depth = MatchingDim(input_shape, 3, output_shape, 3);
  const int input_height = input_shape.Dims(1);
  const int input_width = input_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  const int stride_height = params.stride_height;
   1544e:	9b12      	ldr	r3, [sp, #72]	; 0x48
   15450:	930b      	str	r3, [sp, #44]	; 0x2c
  const int stride_width = params.stride_width;
   15452:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   15454:	930c      	str	r3, [sp, #48]	; 0x30
  for (int batch = 0; batch < batches; ++batch) {
   15456:	f04f 0800 	mov.w	r8, #0
   1545a:	9b06      	ldr	r3, [sp, #24]
   1545c:	4598      	cmp	r8, r3
   1545e:	f280 8123 	bge.w	156a8 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x37c>
    for (int out_y = 0; out_y < output_height; ++out_y) {
   15462:	2700      	movs	r7, #0
   15464:	46c6      	mov	lr, r8
   15466:	46b8      	mov	r8, r7
   15468:	9b08      	ldr	r3, [sp, #32]
   1546a:	4598      	cmp	r8, r3
   1546c:	f280 8119 	bge.w	156a2 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x376>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   15470:	2600      	movs	r6, #0
   15472:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   15474:	429e      	cmp	r6, r3
   15476:	f280 8111 	bge.w	1569c <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x370>
        for (int channel = 0; channel < depth; ++channel) {
   1547a:	2200      	movs	r2, #0
   1547c:	e0bc      	b.n	155f8 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x2cc>
  TFLITE_DCHECK(input->type == kTfLiteInt8);
   1547e:	f000 fdc6 	bl	1600e <abort>
  TFLITE_DCHECK_LE(params.quantized_activation_min,
   15482:	f000 fdc4 	bl	1600e <abort>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   15486:	f000 fdc2 	bl	1600e <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   1548a:	f000 fdc0 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
   1548e:	f000 fdbe 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15492:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   15494:	e786      	b.n	153a4 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x78>
    TFLITE_DCHECK_LT(i, size_);
   15496:	f000 fdba 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1549a:	9a21      	ldr	r2, [sp, #132]	; 0x84
   1549c:	e789      	b.n	153b2 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x86>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   1549e:	f000 fdb6 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
   154a2:	f000 fdb4 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   154a6:	9a21      	ldr	r2, [sp, #132]	; 0x84
   154a8:	e78d      	b.n	153c6 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x9a>
	return __b;
   154aa:	ab2e      	add	r3, sp, #184	; 0xb8
   154ac:	e78f      	b.n	153ce <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0xa2>
    TFLITE_DCHECK_LT(i, size_);
   154ae:	f000 fdae 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   154b2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   154b4:	e794      	b.n	153e0 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0xb4>
    TFLITE_DCHECK_LT(i, size_);
   154b6:	f000 fdaa 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   154ba:	9a24      	ldr	r2, [sp, #144]	; 0x90
   154bc:	e797      	b.n	153ee <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0xc2>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   154be:	f000 fda6 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
   154c2:	f000 fda4 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   154c6:	9a24      	ldr	r2, [sp, #144]	; 0x90
   154c8:	e79b      	b.n	15402 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0xd6>
   154ca:	ab2c      	add	r3, sp, #176	; 0xb0
   154cc:	e79d      	b.n	1540a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0xde>
    TFLITE_DCHECK_LT(i, size_);
   154ce:	f000 fd9e 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   154d2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
   154d4:	930a      	str	r3, [sp, #40]	; 0x28
   154d6:	e7a2      	b.n	1541e <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0xf2>
    TFLITE_DCHECK_LT(i, size_);
   154d8:	f000 fd99 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   154dc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
   154de:	9309      	str	r3, [sp, #36]	; 0x24
   154e0:	e7a5      	b.n	1542e <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x102>
    TFLITE_DCHECK_LT(i, size_);
   154e2:	f000 fd94 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   154e6:	9b22      	ldr	r3, [sp, #136]	; 0x88
   154e8:	9308      	str	r3, [sp, #32]
   154ea:	e7a8      	b.n	1543e <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x112>
    TFLITE_DCHECK_LT(i, size_);
   154ec:	f000 fd8f 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   154f0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   154f2:	930d      	str	r3, [sp, #52]	; 0x34
   154f4:	e7ab      	b.n	1544e <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x122>
	return __b;
   154f6:	a82a      	add	r0, sp, #168	; 0xa8
   154f8:	e097      	b.n	1562a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x2fe>
	return __b;
   154fa:	a929      	add	r1, sp, #164	; 0xa4
   154fc:	e09f      	b.n	1563e <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x312>
	return __b;
   154fe:	a927      	add	r1, sp, #156	; 0x9c
   15500:	e0a7      	b.n	15652 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x326>
	return __b;
   15502:	ab26      	add	r3, sp, #152	; 0x98
   15504:	e0ae      	b.n	15664 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x338>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   15506:	f000 fd82 	bl	1600e <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   1550a:	f000 fd80 	bl	1600e <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   1550e:	f000 fd7e 	bl	1600e <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   15512:	f000 fd7c 	bl	1600e <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   15516:	f000 fd7a 	bl	1600e <abort>
          const int filter_y_start = std::max(0, -in_y_origin);
          const int filter_y_end =
              std::min(params.filter_height, input_height - in_y_origin);
          int32_t acc = 0;
          int filter_count = 0;
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
   1551a:	3101      	adds	r1, #1
   1551c:	9803      	ldr	r0, [sp, #12]
   1551e:	4288      	cmp	r0, r1
   15520:	dd2f      	ble.n	15582 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x256>
               ++filter_y) {
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
   15522:	9801      	ldr	r0, [sp, #4]
   15524:	9c02      	ldr	r4, [sp, #8]
   15526:	4284      	cmp	r4, r0
   15528:	ddf7      	ble.n	1551a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1ee>
                 ++filter_x) {
              const int in_x = in_x_origin + filter_x;
   1552a:	eb0c 0700 	add.w	r7, ip, r0
              const int in_y = in_y_origin + filter_y;
   1552e:	eb09 0a01 	add.w	sl, r9, r1
  inline int32_t DimensionsCount() const { return size_; }
   15532:	9d1a      	ldr	r5, [sp, #104]	; 0x68
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   15534:	2d04      	cmp	r5, #4
   15536:	d1e6      	bne.n	15506 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1da>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   15538:	f1be 0f00 	cmp.w	lr, #0
   1553c:	dbe5      	blt.n	1550a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1de>
   1553e:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
   15540:	45ae      	cmp	lr, r5
   15542:	dae2      	bge.n	1550a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1de>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   15544:	f1ba 0f00 	cmp.w	sl, #0
   15548:	dbe1      	blt.n	1550e <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1e2>
   1554a:	f8dd b070 	ldr.w	fp, [sp, #112]	; 0x70
   1554e:	45da      	cmp	sl, fp
   15550:	dadd      	bge.n	1550e <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1e2>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   15552:	2f00      	cmp	r7, #0
   15554:	dbdd      	blt.n	15512 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1e6>
   15556:	9d1d      	ldr	r5, [sp, #116]	; 0x74
   15558:	42af      	cmp	r7, r5
   1555a:	dada      	bge.n	15512 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1e6>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   1555c:	2a00      	cmp	r2, #0
   1555e:	dbda      	blt.n	15516 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1ea>
   15560:	9c1e      	ldr	r4, [sp, #120]	; 0x78
   15562:	42a2      	cmp	r2, r4
   15564:	dad7      	bge.n	15516 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1ea>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   15566:	fb0b aa0e 	mla	sl, fp, lr, sl
   1556a:	fb0a 7705 	mla	r7, sl, r5, r7
   1556e:	fb07 2404 	mla	r4, r7, r4, r2
              acc +=
                  input_data[Offset(input_shape, batch, in_y, in_x, channel)];
   15572:	9d04      	ldr	r5, [sp, #16]
   15574:	572d      	ldrsb	r5, [r5, r4]
              acc +=
   15576:	9c0e      	ldr	r4, [sp, #56]	; 0x38
   15578:	442c      	add	r4, r5
   1557a:	940e      	str	r4, [sp, #56]	; 0x38
              filter_count++;
   1557c:	3301      	adds	r3, #1
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
   1557e:	3001      	adds	r0, #1
   15580:	e7d0      	b.n	15524 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1f8>
            }
          }
          if (filter_count == 0) return false;
   15582:	2b00      	cmp	r3, #0
   15584:	f000 8090 	beq.w	156a8 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x37c>
          // Round to the closest integer value.
          acc = acc > 0 ? (acc + filter_count / 2) / filter_count
   15588:	990e      	ldr	r1, [sp, #56]	; 0x38
   1558a:	2900      	cmp	r1, #0
   1558c:	dd6f      	ble.n	1566e <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x342>
   1558e:	eb03 70d3 	add.w	r0, r3, r3, lsr #31
   15592:	eb01 0160 	add.w	r1, r1, r0, asr #1
   15596:	fb91 f3f3 	sdiv	r3, r1, r3
   1559a:	930e      	str	r3, [sp, #56]	; 0x38
      if (__a < __b)
   1559c:	9916      	ldr	r1, [sp, #88]	; 0x58
   1559e:	428b      	cmp	r3, r1
   155a0:	db6c      	blt.n	1567c <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x350>
      return __a;
   155a2:	ab0e      	add	r3, sp, #56	; 0x38
                        : (acc - filter_count / 2) / filter_count;
          acc = std::max(acc, params.quantized_activation_min);
   155a4:	681b      	ldr	r3, [r3, #0]
   155a6:	930e      	str	r3, [sp, #56]	; 0x38
      if (__b < __a)
   155a8:	9917      	ldr	r1, [sp, #92]	; 0x5c
   155aa:	428b      	cmp	r3, r1
   155ac:	dc68      	bgt.n	15680 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x354>
      return __a;
   155ae:	ab0e      	add	r3, sp, #56	; 0x38
          acc = std::min(acc, params.quantized_activation_max);
   155b0:	681c      	ldr	r4, [r3, #0]
   155b2:	940e      	str	r4, [sp, #56]	; 0x38
  inline int32_t DimensionsCount() const { return size_; }
   155b4:	9b20      	ldr	r3, [sp, #128]	; 0x80
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   155b6:	2b04      	cmp	r3, #4
   155b8:	d164      	bne.n	15684 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x358>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   155ba:	f1be 0f00 	cmp.w	lr, #0
   155be:	db63      	blt.n	15688 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x35c>
   155c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
   155c2:	459e      	cmp	lr, r3
   155c4:	da60      	bge.n	15688 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x35c>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   155c6:	f1b8 0f00 	cmp.w	r8, #0
   155ca:	db5f      	blt.n	1568c <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x360>
   155cc:	9822      	ldr	r0, [sp, #136]	; 0x88
   155ce:	4580      	cmp	r8, r0
   155d0:	da5c      	bge.n	1568c <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x360>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   155d2:	2e00      	cmp	r6, #0
   155d4:	db5c      	blt.n	15690 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x364>
   155d6:	9923      	ldr	r1, [sp, #140]	; 0x8c
   155d8:	428e      	cmp	r6, r1
   155da:	da59      	bge.n	15690 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x364>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   155dc:	2a00      	cmp	r2, #0
   155de:	db59      	blt.n	15694 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x368>
   155e0:	9b24      	ldr	r3, [sp, #144]	; 0x90
   155e2:	429a      	cmp	r2, r3
   155e4:	da56      	bge.n	15694 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x368>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   155e6:	fb00 800e 	mla	r0, r0, lr, r8
   155ea:	fb00 6101 	mla	r1, r0, r1, r6
   155ee:	fb01 2303 	mla	r3, r1, r3, r2
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
   155f2:	9905      	ldr	r1, [sp, #20]
   155f4:	54cc      	strb	r4, [r1, r3]
        for (int channel = 0; channel < depth; ++channel) {
   155f6:	3201      	adds	r2, #1
   155f8:	9b07      	ldr	r3, [sp, #28]
   155fa:	429a      	cmp	r2, r3
   155fc:	da4c      	bge.n	15698 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x36c>
              (out_x * stride_width) - params.padding_values.width;
   155fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   15600:	fb06 f103 	mul.w	r1, r6, r3
   15604:	f9bd 003e 	ldrsh.w	r0, [sp, #62]	; 0x3e
          const int in_x_origin =
   15608:	eba1 0c00 	sub.w	ip, r1, r0
              (out_y * stride_height) - params.padding_values.height;
   1560c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1560e:	fb08 f403 	mul.w	r4, r8, r3
   15612:	f9bd 3040 	ldrsh.w	r3, [sp, #64]	; 0x40
          const int in_y_origin =
   15616:	eba4 0903 	sub.w	r9, r4, r3
          const int filter_x_start = std::max(0, -in_x_origin);
   1561a:	2500      	movs	r5, #0
   1561c:	952b      	str	r5, [sp, #172]	; 0xac
   1561e:	1a41      	subs	r1, r0, r1
   15620:	912a      	str	r1, [sp, #168]	; 0xa8
      if (__a < __b)
   15622:	42a9      	cmp	r1, r5
   15624:	f73f af67 	bgt.w	154f6 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1ca>
      return __a;
   15628:	a82b      	add	r0, sp, #172	; 0xac
   1562a:	6800      	ldr	r0, [r0, #0]
   1562c:	9001      	str	r0, [sp, #4]
              std::min(params.filter_width, input_width - in_x_origin);
   1562e:	9809      	ldr	r0, [sp, #36]	; 0x24
   15630:	4401      	add	r1, r0
   15632:	9129      	str	r1, [sp, #164]	; 0xa4
      if (__b < __a)
   15634:	9815      	ldr	r0, [sp, #84]	; 0x54
   15636:	4281      	cmp	r1, r0
   15638:	f6ff af5f 	blt.w	154fa <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1ce>
      return __a;
   1563c:	a915      	add	r1, sp, #84	; 0x54
   1563e:	6809      	ldr	r1, [r1, #0]
   15640:	9102      	str	r1, [sp, #8]
          const int filter_y_start = std::max(0, -in_y_origin);
   15642:	2100      	movs	r1, #0
   15644:	9128      	str	r1, [sp, #160]	; 0xa0
   15646:	1b1b      	subs	r3, r3, r4
   15648:	9327      	str	r3, [sp, #156]	; 0x9c
      if (__a < __b)
   1564a:	428b      	cmp	r3, r1
   1564c:	f73f af57 	bgt.w	154fe <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1d2>
      return __a;
   15650:	a928      	add	r1, sp, #160	; 0xa0
   15652:	6809      	ldr	r1, [r1, #0]
              std::min(params.filter_height, input_height - in_y_origin);
   15654:	980a      	ldr	r0, [sp, #40]	; 0x28
   15656:	4403      	add	r3, r0
   15658:	9326      	str	r3, [sp, #152]	; 0x98
      if (__b < __a)
   1565a:	9814      	ldr	r0, [sp, #80]	; 0x50
   1565c:	4283      	cmp	r3, r0
   1565e:	f6ff af50 	blt.w	15502 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1d6>
      return __a;
   15662:	ab14      	add	r3, sp, #80	; 0x50
   15664:	681b      	ldr	r3, [r3, #0]
   15666:	9303      	str	r3, [sp, #12]
          int32_t acc = 0;
   15668:	2300      	movs	r3, #0
   1566a:	930e      	str	r3, [sp, #56]	; 0x38
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
   1566c:	e756      	b.n	1551c <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1f0>
                        : (acc - filter_count / 2) / filter_count;
   1566e:	eb03 70d3 	add.w	r0, r3, r3, lsr #31
   15672:	eba1 0160 	sub.w	r1, r1, r0, asr #1
          acc = acc > 0 ? (acc + filter_count / 2) / filter_count
   15676:	fb91 f3f3 	sdiv	r3, r1, r3
   1567a:	e78e      	b.n	1559a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x26e>
	return __b;
   1567c:	ab16      	add	r3, sp, #88	; 0x58
   1567e:	e791      	b.n	155a4 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x278>
	return __b;
   15680:	ab17      	add	r3, sp, #92	; 0x5c
   15682:	e795      	b.n	155b0 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x284>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   15684:	f000 fcc3 	bl	1600e <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   15688:	f000 fcc1 	bl	1600e <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   1568c:	f000 fcbf 	bl	1600e <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   15690:	f000 fcbd 	bl	1600e <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   15694:	f000 fcbb 	bl	1600e <abort>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   15698:	3601      	adds	r6, #1
   1569a:	e6ea      	b.n	15472 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x146>
    for (int out_y = 0; out_y < output_height; ++out_y) {
   1569c:	f108 0801 	add.w	r8, r8, #1
   156a0:	e6e2      	b.n	15468 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x13c>
  for (int batch = 0; batch < batches; ++batch) {
   156a2:	f10e 0801 	add.w	r8, lr, #1
   156a6:	e6d8      	b.n	1545a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x12e>
    if (size_ > kMaxSmallSize) {
   156a8:	9b20      	ldr	r3, [sp, #128]	; 0x80
   156aa:	2b05      	cmp	r3, #5
   156ac:	dd03      	ble.n	156b6 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x38a>
      delete[] dims_pointer_;
   156ae:	9821      	ldr	r0, [sp, #132]	; 0x84
   156b0:	b108      	cbz	r0, 156b6 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x38a>
   156b2:	f000 fc97 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
   156b6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   156b8:	2b05      	cmp	r3, #5
   156ba:	dd03      	ble.n	156c4 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x398>
      delete[] dims_pointer_;
   156bc:	981b      	ldr	r0, [sp, #108]	; 0x6c
   156be:	b108      	cbz	r0, 156c4 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x398>
   156c0:	f000 fc90 	bl	15fe4 <_ZdaPv>
}
   156c4:	b031      	add	sp, #196	; 0xc4
   156c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000156ca <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_>:

void MaxPoolingEvalQuantized(TfLiteContext* context, TfLiteNode* node,
                             TfLitePoolParams* params,
                             const OpDataPooling* data,
                             const TfLiteEvalTensor* input,
                             TfLiteEvalTensor* output) {
   156ca:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   156ce:	b0b1      	sub	sp, #196	; 0xc4
   156d0:	9d3a      	ldr	r5, [sp, #232]	; 0xe8
   156d2:	9c3b      	ldr	r4, [sp, #236]	; 0xec
  tflite::PoolParams op_params;
  op_params.stride_height = params->stride_height;
   156d4:	6891      	ldr	r1, [r2, #8]
   156d6:	9111      	str	r1, [sp, #68]	; 0x44
  op_params.stride_width = params->stride_width;
   156d8:	6851      	ldr	r1, [r2, #4]
   156da:	9112      	str	r1, [sp, #72]	; 0x48
  op_params.filter_height = params->filter_height;
   156dc:	6911      	ldr	r1, [r2, #16]
   156de:	9113      	str	r1, [sp, #76]	; 0x4c
  op_params.filter_width = params->filter_width;
   156e0:	68d2      	ldr	r2, [r2, #12]
   156e2:	9214      	str	r2, [sp, #80]	; 0x50
  op_params.padding_values.height = data->padding.height;
   156e4:	685a      	ldr	r2, [r3, #4]
   156e6:	f8ad 203c 	strh.w	r2, [sp, #60]	; 0x3c
  op_params.padding_values.width = data->padding.width;
   156ea:	681a      	ldr	r2, [r3, #0]
   156ec:	f8ad 203a 	strh.w	r2, [sp, #58]	; 0x3a
  op_params.quantized_activation_min = data->activation_min;
   156f0:	691a      	ldr	r2, [r3, #16]
   156f2:	9215      	str	r2, [sp, #84]	; 0x54
  op_params.quantized_activation_max = data->activation_max;
   156f4:	695b      	ldr	r3, [r3, #20]
   156f6:	9316      	str	r3, [sp, #88]	; 0x58

  reference_integer_ops::MaxPool(op_params,
                                 tflite::micro::GetTensorShape(input),
   156f8:	4629      	mov	r1, r5
   156fa:	a819      	add	r0, sp, #100	; 0x64
   156fc:	f7ff f8b0 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_integer_ops::MaxPool(op_params,
   15700:	4628      	mov	r0, r5
   15702:	f7fe face 	bl	13ca2 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
   15706:	4681      	mov	r9, r0
                                 tflite::micro::GetTensorData<int8_t>(input),
                                 tflite::micro::GetTensorShape(output),
   15708:	4621      	mov	r1, r4
   1570a:	a81f      	add	r0, sp, #124	; 0x7c
   1570c:	f7ff f8a8 	bl	14860 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_integer_ops::MaxPool(op_params,
   15710:	4620      	mov	r0, r4
   15712:	f7fe facc 	bl	13cae <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
   15716:	9000      	str	r0, [sp, #0]
}

inline void MaxPool(const PoolParams& params, const RuntimeShape& input_shape,
                    const int8_t* input_data, const RuntimeShape& output_shape,
                    int8_t* output_data) {
  TFLITE_DCHECK_LE(params.quantized_activation_min,
   15718:	9a15      	ldr	r2, [sp, #84]	; 0x54
   1571a:	9b16      	ldr	r3, [sp, #88]	; 0x58
   1571c:	429a      	cmp	r2, r3
   1571e:	f300 8081 	bgt.w	15824 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x15a>
                   params.quantized_activation_max);
  TFLITE_DCHECK_GE(params.quantized_activation_min,
   15722:	f112 0f80 	cmn.w	r2, #128	; 0x80
   15726:	db7f      	blt.n	15828 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x15e>
                   std::numeric_limits<int8_t>::min());
  TFLITE_DCHECK_LE(params.quantized_activation_max,
   15728:	2b7f      	cmp	r3, #127	; 0x7f
   1572a:	dc7f      	bgt.n	1582c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x162>
  inline int32_t DimensionsCount() const { return size_; }
   1572c:	9b19      	ldr	r3, [sp, #100]	; 0x64
                   std::numeric_limits<int8_t>::max());
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   1572e:	2b04      	cmp	r3, #4
   15730:	d17e      	bne.n	15830 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x166>
   15732:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   15734:	2b04      	cmp	r3, #4
   15736:	d17d      	bne.n	15834 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x16a>
    TFLITE_DCHECK_LT(i, size_);
   15738:	9b19      	ldr	r3, [sp, #100]	; 0x64
   1573a:	2b00      	cmp	r3, #0
   1573c:	dd7c      	ble.n	15838 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x16e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1573e:	2b05      	cmp	r3, #5
   15740:	dd7c      	ble.n	1583c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x172>
   15742:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   15744:	681b      	ldr	r3, [r3, #0]
    TFLITE_DCHECK_LT(i, size_);
   15746:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   15748:	2a00      	cmp	r2, #0
   1574a:	dd79      	ble.n	15840 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x176>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1574c:	2a05      	cmp	r2, #5
   1574e:	dd79      	ble.n	15844 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x17a>
   15750:	9a20      	ldr	r2, [sp, #128]	; 0x80
   15752:	6812      	ldr	r2, [r2, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   15754:	429a      	cmp	r2, r3
   15756:	d177      	bne.n	15848 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x17e>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   15758:	932f      	str	r3, [sp, #188]	; 0xbc
    TFLITE_DCHECK_LT(i, size_);
   1575a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   1575c:	2a00      	cmp	r2, #0
   1575e:	dd75      	ble.n	1584c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x182>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15760:	2a05      	cmp	r2, #5
   15762:	dd75      	ble.n	15850 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x186>
   15764:	9a20      	ldr	r2, [sp, #128]	; 0x80
   15766:	6812      	ldr	r2, [r2, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   15768:	922e      	str	r2, [sp, #184]	; 0xb8
      if (__b < __a)
   1576a:	4293      	cmp	r3, r2
   1576c:	dc72      	bgt.n	15854 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x18a>
      return __a;
   1576e:	ab2f      	add	r3, sp, #188	; 0xbc
   15770:	681b      	ldr	r3, [r3, #0]
   15772:	9304      	str	r3, [sp, #16]
    TFLITE_DCHECK_LT(i, size_);
   15774:	9b19      	ldr	r3, [sp, #100]	; 0x64
   15776:	2b03      	cmp	r3, #3
   15778:	dd6e      	ble.n	15858 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x18e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1577a:	2b05      	cmp	r3, #5
   1577c:	dd6e      	ble.n	1585c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x192>
   1577e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   15780:	68db      	ldr	r3, [r3, #12]
    TFLITE_DCHECK_LT(i, size_);
   15782:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   15784:	2a03      	cmp	r2, #3
   15786:	dd6b      	ble.n	15860 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x196>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15788:	2a05      	cmp	r2, #5
   1578a:	dd6b      	ble.n	15864 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x19a>
   1578c:	9a20      	ldr	r2, [sp, #128]	; 0x80
   1578e:	68d2      	ldr	r2, [r2, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   15790:	429a      	cmp	r2, r3
   15792:	d169      	bne.n	15868 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x19e>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   15794:	932d      	str	r3, [sp, #180]	; 0xb4
    TFLITE_DCHECK_LT(i, size_);
   15796:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   15798:	2a03      	cmp	r2, #3
   1579a:	dd67      	ble.n	1586c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1a2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1579c:	2a05      	cmp	r2, #5
   1579e:	dd67      	ble.n	15870 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1a6>
   157a0:	9a20      	ldr	r2, [sp, #128]	; 0x80
   157a2:	68d2      	ldr	r2, [r2, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   157a4:	922c      	str	r2, [sp, #176]	; 0xb0
      if (__b < __a)
   157a6:	4293      	cmp	r3, r2
   157a8:	dc64      	bgt.n	15874 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1aa>
      return __a;
   157aa:	ab2d      	add	r3, sp, #180	; 0xb4
   157ac:	681b      	ldr	r3, [r3, #0]
   157ae:	9307      	str	r3, [sp, #28]
    TFLITE_DCHECK_LT(i, size_);
   157b0:	9b19      	ldr	r3, [sp, #100]	; 0x64
   157b2:	2b01      	cmp	r3, #1
   157b4:	dd60      	ble.n	15878 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ae>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   157b6:	2b05      	cmp	r3, #5
   157b8:	dd60      	ble.n	1587c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1b2>
   157ba:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   157bc:	685b      	ldr	r3, [r3, #4]
   157be:	9306      	str	r3, [sp, #24]
    TFLITE_DCHECK_LT(i, size_);
   157c0:	9b19      	ldr	r3, [sp, #100]	; 0x64
   157c2:	2b02      	cmp	r3, #2
   157c4:	dd5d      	ble.n	15882 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1b8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   157c6:	2b05      	cmp	r3, #5
   157c8:	dd5d      	ble.n	15886 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1bc>
   157ca:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   157cc:	689b      	ldr	r3, [r3, #8]
   157ce:	9305      	str	r3, [sp, #20]
    TFLITE_DCHECK_LT(i, size_);
   157d0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   157d2:	2b01      	cmp	r3, #1
   157d4:	dd5a      	ble.n	1588c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1c2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   157d6:	2b05      	cmp	r3, #5
   157d8:	dd5a      	ble.n	15890 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1c6>
   157da:	9b20      	ldr	r3, [sp, #128]	; 0x80
   157dc:	685b      	ldr	r3, [r3, #4]
   157de:	930b      	str	r3, [sp, #44]	; 0x2c
    TFLITE_DCHECK_LT(i, size_);
   157e0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   157e2:	2b02      	cmp	r3, #2
   157e4:	dd57      	ble.n	15896 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1cc>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   157e6:	2b05      	cmp	r3, #5
   157e8:	dd57      	ble.n	1589a <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1d0>
   157ea:	9b20      	ldr	r3, [sp, #128]	; 0x80
   157ec:	689b      	ldr	r3, [r3, #8]
   157ee:	930a      	str	r3, [sp, #40]	; 0x28
  const int depth = MatchingDim(input_shape, 3, output_shape, 3);
  const int input_height = input_shape.Dims(1);
  const int input_width = input_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  const int stride_height = params.stride_height;
   157f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
   157f2:	9308      	str	r3, [sp, #32]
  const int stride_width = params.stride_width;
   157f4:	9b12      	ldr	r3, [sp, #72]	; 0x48
   157f6:	9309      	str	r3, [sp, #36]	; 0x24
  for (int batch = 0; batch < batches; ++batch) {
   157f8:	f04f 0c00 	mov.w	ip, #0
   157fc:	46c8      	mov	r8, r9
   157fe:	46e1      	mov	r9, ip
   15800:	9b04      	ldr	r3, [sp, #16]
   15802:	4599      	cmp	r9, r3
   15804:	f280 812b 	bge.w	15a5e <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x394>
    for (int out_y = 0; out_y < output_height; ++out_y) {
   15808:	2700      	movs	r7, #0
   1580a:	46c6      	mov	lr, r8
   1580c:	46b8      	mov	r8, r7
   1580e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   15810:	4598      	cmp	r8, r3
   15812:	f280 8120 	bge.w	15a56 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x38c>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   15816:	2600      	movs	r6, #0
   15818:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1581a:	429e      	cmp	r6, r3
   1581c:	f280 8118 	bge.w	15a50 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x386>
        for (int channel = 0; channel < depth; ++channel) {
   15820:	2300      	movs	r3, #0
   15822:	e0c7      	b.n	159b4 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2ea>
  TFLITE_DCHECK_LE(params.quantized_activation_min,
   15824:	f000 fbf3 	bl	1600e <abort>
  TFLITE_DCHECK_GE(params.quantized_activation_min,
   15828:	f000 fbf1 	bl	1600e <abort>
  TFLITE_DCHECK_LE(params.quantized_activation_max,
   1582c:	f000 fbef 	bl	1600e <abort>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   15830:	f000 fbed 	bl	1600e <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   15834:	f000 fbeb 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
   15838:	f000 fbe9 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1583c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   1583e:	e782      	b.n	15746 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x7c>
    TFLITE_DCHECK_LT(i, size_);
   15840:	f000 fbe5 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15844:	9a20      	ldr	r2, [sp, #128]	; 0x80
   15846:	e785      	b.n	15754 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x8a>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   15848:	f000 fbe1 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
   1584c:	f000 fbdf 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15850:	9a20      	ldr	r2, [sp, #128]	; 0x80
   15852:	e789      	b.n	15768 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x9e>
	return __b;
   15854:	ab2e      	add	r3, sp, #184	; 0xb8
   15856:	e78b      	b.n	15770 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xa6>
    TFLITE_DCHECK_LT(i, size_);
   15858:	f000 fbd9 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1585c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
   1585e:	e790      	b.n	15782 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xb8>
    TFLITE_DCHECK_LT(i, size_);
   15860:	f000 fbd5 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15864:	9a23      	ldr	r2, [sp, #140]	; 0x8c
   15866:	e793      	b.n	15790 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xc6>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   15868:	f000 fbd1 	bl	1600e <abort>
    TFLITE_DCHECK_LT(i, size_);
   1586c:	f000 fbcf 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15870:	9a23      	ldr	r2, [sp, #140]	; 0x8c
   15872:	e797      	b.n	157a4 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xda>
   15874:	ab2c      	add	r3, sp, #176	; 0xb0
   15876:	e799      	b.n	157ac <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xe2>
    TFLITE_DCHECK_LT(i, size_);
   15878:	f000 fbc9 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1587c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   1587e:	9306      	str	r3, [sp, #24]
   15880:	e79e      	b.n	157c0 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xf6>
    TFLITE_DCHECK_LT(i, size_);
   15882:	f000 fbc4 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15886:	9b1c      	ldr	r3, [sp, #112]	; 0x70
   15888:	9305      	str	r3, [sp, #20]
   1588a:	e7a1      	b.n	157d0 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x106>
    TFLITE_DCHECK_LT(i, size_);
   1588c:	f000 fbbf 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15890:	9b21      	ldr	r3, [sp, #132]	; 0x84
   15892:	930b      	str	r3, [sp, #44]	; 0x2c
   15894:	e7a4      	b.n	157e0 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x116>
    TFLITE_DCHECK_LT(i, size_);
   15896:	f000 fbba 	bl	1600e <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1589a:	9b22      	ldr	r3, [sp, #136]	; 0x88
   1589c:	930a      	str	r3, [sp, #40]	; 0x28
   1589e:	e7a7      	b.n	157f0 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x126>
	return __b;
   158a0:	aa2a      	add	r2, sp, #168	; 0xa8
   158a2:	e0a0      	b.n	159e6 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x31c>
	return __b;
   158a4:	aa29      	add	r2, sp, #164	; 0xa4
   158a6:	e0a8      	b.n	159fa <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x330>
	return __b;
   158a8:	a927      	add	r1, sp, #156	; 0x9c
   158aa:	e0b0      	b.n	15a0e <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x344>
	return __b;
   158ac:	aa26      	add	r2, sp, #152	; 0x98
   158ae:	e0b7      	b.n	15a20 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x356>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   158b0:	f000 fbad 	bl	1600e <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   158b4:	f000 fbab 	bl	1600e <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   158b8:	f000 fba9 	bl	1600e <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   158bc:	f000 fba7 	bl	1600e <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   158c0:	f000 fba5 	bl	1600e <abort>
               ++filter_y) {
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
                 ++filter_x) {
              const int in_x = in_x_origin + filter_x;
              const int in_y = in_y_origin + filter_y;
              max = std::max(
   158c4:	f994 2000 	ldrsb.w	r2, [r4]
   158c8:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
   158cc:	3001      	adds	r0, #1
   158ce:	9a02      	ldr	r2, [sp, #8]
   158d0:	4282      	cmp	r2, r0
   158d2:	dd2d      	ble.n	15930 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x266>
              const int in_x = in_x_origin + filter_x;
   158d4:	eb0c 0400 	add.w	r4, ip, r0
              const int in_y = in_y_origin + filter_y;
   158d8:	eb0a 0701 	add.w	r7, sl, r1
  inline int32_t DimensionsCount() const { return size_; }
   158dc:	9d19      	ldr	r5, [sp, #100]	; 0x64
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   158de:	2d04      	cmp	r5, #4
   158e0:	d1e6      	bne.n	158b0 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1e6>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   158e2:	f1b9 0f00 	cmp.w	r9, #0
   158e6:	dbe5      	blt.n	158b4 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ea>
   158e8:	9d1a      	ldr	r5, [sp, #104]	; 0x68
   158ea:	45a9      	cmp	r9, r5
   158ec:	dae2      	bge.n	158b4 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ea>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   158ee:	2f00      	cmp	r7, #0
   158f0:	dbe2      	blt.n	158b8 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ee>
   158f2:	f8dd b06c 	ldr.w	fp, [sp, #108]	; 0x6c
   158f6:	455f      	cmp	r7, fp
   158f8:	dade      	bge.n	158b8 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ee>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   158fa:	2c00      	cmp	r4, #0
   158fc:	dbde      	blt.n	158bc <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1f2>
   158fe:	9d1c      	ldr	r5, [sp, #112]	; 0x70
   15900:	42ac      	cmp	r4, r5
   15902:	dadb      	bge.n	158bc <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1f2>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   15904:	2b00      	cmp	r3, #0
   15906:	dbdb      	blt.n	158c0 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1f6>
   15908:	9a1d      	ldr	r2, [sp, #116]	; 0x74
   1590a:	4293      	cmp	r3, r2
   1590c:	dad8      	bge.n	158c0 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1f6>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   1590e:	fb0b 7709 	mla	r7, fp, r9, r7
   15912:	fb07 4405 	mla	r4, r7, r5, r4
   15916:	fb04 3202 	mla	r2, r4, r2, r3
                  max,
                  input_data[Offset(input_shape, batch, in_y, in_x, channel)]);
   1591a:	eb0e 0402 	add.w	r4, lr, r2
      if (__a < __b)
   1591e:	f99d 5037 	ldrsb.w	r5, [sp, #55]	; 0x37
   15922:	f91e 2002 	ldrsb.w	r2, [lr, r2]
   15926:	4295      	cmp	r5, r2
   15928:	dbcc      	blt.n	158c4 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1fa>
      return __a;
   1592a:	f10d 0437 	add.w	r4, sp, #55	; 0x37
   1592e:	e7c9      	b.n	158c4 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1fa>
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
   15930:	3101      	adds	r1, #1
   15932:	9a03      	ldr	r2, [sp, #12]
   15934:	428a      	cmp	r2, r1
   15936:	dd01      	ble.n	1593c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x272>
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
   15938:	9801      	ldr	r0, [sp, #4]
   1593a:	e7c8      	b.n	158ce <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x204>
            }
          }
          max = std::max<int8_t>(max, params.quantized_activation_min);
   1593c:	f99d 2054 	ldrsb.w	r2, [sp, #84]	; 0x54
   15940:	f88d 2097 	strb.w	r2, [sp, #151]	; 0x97
      if (__a < __b)
   15944:	f99d 1037 	ldrsb.w	r1, [sp, #55]	; 0x37
   15948:	428a      	cmp	r2, r1
   1594a:	dc6f      	bgt.n	15a2c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x362>
      return __a;
   1594c:	f10d 0237 	add.w	r2, sp, #55	; 0x37
   15950:	f992 1000 	ldrsb.w	r1, [r2]
   15954:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
          max = std::min<int8_t>(max, params.quantized_activation_max);
   15958:	f99d 2058 	ldrsb.w	r2, [sp, #88]	; 0x58
   1595c:	f88d 2096 	strb.w	r2, [sp, #150]	; 0x96
      if (__b < __a)
   15960:	4291      	cmp	r1, r2
   15962:	dc66      	bgt.n	15a32 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x368>
      return __a;
   15964:	f10d 0237 	add.w	r2, sp, #55	; 0x37
   15968:	f992 4000 	ldrsb.w	r4, [r2]
   1596c:	f88d 4037 	strb.w	r4, [sp, #55]	; 0x37
  inline int32_t DimensionsCount() const { return size_; }
   15970:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   15972:	2a04      	cmp	r2, #4
   15974:	d160      	bne.n	15a38 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x36e>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   15976:	f1b9 0f00 	cmp.w	r9, #0
   1597a:	db5f      	blt.n	15a3c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x372>
   1597c:	9a20      	ldr	r2, [sp, #128]	; 0x80
   1597e:	4591      	cmp	r9, r2
   15980:	da5c      	bge.n	15a3c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x372>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   15982:	f1b8 0f00 	cmp.w	r8, #0
   15986:	db5b      	blt.n	15a40 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x376>
   15988:	9821      	ldr	r0, [sp, #132]	; 0x84
   1598a:	4580      	cmp	r8, r0
   1598c:	da58      	bge.n	15a40 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x376>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   1598e:	2e00      	cmp	r6, #0
   15990:	db58      	blt.n	15a44 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x37a>
   15992:	9922      	ldr	r1, [sp, #136]	; 0x88
   15994:	428e      	cmp	r6, r1
   15996:	da55      	bge.n	15a44 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x37a>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   15998:	2b00      	cmp	r3, #0
   1599a:	db55      	blt.n	15a48 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x37e>
   1599c:	9a23      	ldr	r2, [sp, #140]	; 0x8c
   1599e:	4293      	cmp	r3, r2
   159a0:	da52      	bge.n	15a48 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x37e>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   159a2:	fb00 8009 	mla	r0, r0, r9, r8
   159a6:	fb00 6101 	mla	r1, r0, r1, r6
   159aa:	fb01 3202 	mla	r2, r1, r2, r3
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
   159ae:	9900      	ldr	r1, [sp, #0]
   159b0:	548c      	strb	r4, [r1, r2]
        for (int channel = 0; channel < depth; ++channel) {
   159b2:	3301      	adds	r3, #1
   159b4:	9a07      	ldr	r2, [sp, #28]
   159b6:	4293      	cmp	r3, r2
   159b8:	da48      	bge.n	15a4c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x382>
              (out_x * stride_width) - params.padding_values.width;
   159ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
   159bc:	fb06 f002 	mul.w	r0, r6, r2
   159c0:	f9bd 203a 	ldrsh.w	r2, [sp, #58]	; 0x3a
          const int in_x_origin =
   159c4:	eba0 0c02 	sub.w	ip, r0, r2
              (out_y * stride_height) - params.padding_values.height;
   159c8:	9908      	ldr	r1, [sp, #32]
   159ca:	fb08 f401 	mul.w	r4, r8, r1
   159ce:	f9bd 103c 	ldrsh.w	r1, [sp, #60]	; 0x3c
          const int in_y_origin =
   159d2:	eba4 0a01 	sub.w	sl, r4, r1
          const int filter_x_start = std::max(0, -in_x_origin);
   159d6:	2500      	movs	r5, #0
   159d8:	952b      	str	r5, [sp, #172]	; 0xac
   159da:	1a10      	subs	r0, r2, r0
   159dc:	902a      	str	r0, [sp, #168]	; 0xa8
      if (__a < __b)
   159de:	42a8      	cmp	r0, r5
   159e0:	f73f af5e 	bgt.w	158a0 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1d6>
      return __a;
   159e4:	aa2b      	add	r2, sp, #172	; 0xac
   159e6:	6812      	ldr	r2, [r2, #0]
   159e8:	9201      	str	r2, [sp, #4]
              std::min(params.filter_width, input_width - in_x_origin);
   159ea:	9a05      	ldr	r2, [sp, #20]
   159ec:	4410      	add	r0, r2
   159ee:	9029      	str	r0, [sp, #164]	; 0xa4
      if (__b < __a)
   159f0:	9a14      	ldr	r2, [sp, #80]	; 0x50
   159f2:	4290      	cmp	r0, r2
   159f4:	f6ff af56 	blt.w	158a4 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1da>
      return __a;
   159f8:	aa14      	add	r2, sp, #80	; 0x50
   159fa:	6812      	ldr	r2, [r2, #0]
   159fc:	9202      	str	r2, [sp, #8]
          const int filter_y_start = std::max(0, -in_y_origin);
   159fe:	2200      	movs	r2, #0
   15a00:	9228      	str	r2, [sp, #160]	; 0xa0
   15a02:	1b0a      	subs	r2, r1, r4
   15a04:	9227      	str	r2, [sp, #156]	; 0x9c
      if (__a < __b)
   15a06:	2a00      	cmp	r2, #0
   15a08:	f73f af4e 	bgt.w	158a8 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1de>
      return __a;
   15a0c:	a928      	add	r1, sp, #160	; 0xa0
   15a0e:	6809      	ldr	r1, [r1, #0]
              std::min(params.filter_height, input_height - in_y_origin);
   15a10:	9806      	ldr	r0, [sp, #24]
   15a12:	4402      	add	r2, r0
   15a14:	9226      	str	r2, [sp, #152]	; 0x98
      if (__b < __a)
   15a16:	9813      	ldr	r0, [sp, #76]	; 0x4c
   15a18:	4282      	cmp	r2, r0
   15a1a:	f6ff af47 	blt.w	158ac <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1e2>
      return __a;
   15a1e:	aa13      	add	r2, sp, #76	; 0x4c
   15a20:	6812      	ldr	r2, [r2, #0]
   15a22:	9203      	str	r2, [sp, #12]
          int8_t max = std::numeric_limits<int8_t>::lowest();
   15a24:	2280      	movs	r2, #128	; 0x80
   15a26:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
   15a2a:	e782      	b.n	15932 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x268>
	return __b;
   15a2c:	f10d 0297 	add.w	r2, sp, #151	; 0x97
   15a30:	e78e      	b.n	15950 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x286>
	return __b;
   15a32:	f10d 0296 	add.w	r2, sp, #150	; 0x96
   15a36:	e797      	b.n	15968 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x29e>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   15a38:	f000 fae9 	bl	1600e <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   15a3c:	f000 fae7 	bl	1600e <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   15a40:	f000 fae5 	bl	1600e <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   15a44:	f000 fae3 	bl	1600e <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   15a48:	f000 fae1 	bl	1600e <abort>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   15a4c:	3601      	adds	r6, #1
   15a4e:	e6e3      	b.n	15818 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x14e>
    for (int out_y = 0; out_y < output_height; ++out_y) {
   15a50:	f108 0801 	add.w	r8, r8, #1
   15a54:	e6db      	b.n	1580e <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x144>
   15a56:	46f0      	mov	r8, lr
  for (int batch = 0; batch < batches; ++batch) {
   15a58:	f109 0901 	add.w	r9, r9, #1
   15a5c:	e6d0      	b.n	15800 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x136>
    if (size_ > kMaxSmallSize) {
   15a5e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   15a60:	2b05      	cmp	r3, #5
   15a62:	dd03      	ble.n	15a6c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x3a2>
      delete[] dims_pointer_;
   15a64:	9820      	ldr	r0, [sp, #128]	; 0x80
   15a66:	b108      	cbz	r0, 15a6c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x3a2>
   15a68:	f000 fabc 	bl	15fe4 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
   15a6c:	9b19      	ldr	r3, [sp, #100]	; 0x64
   15a6e:	2b05      	cmp	r3, #5
   15a70:	dd03      	ble.n	15a7a <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x3b0>
      delete[] dims_pointer_;
   15a72:	981a      	ldr	r0, [sp, #104]	; 0x68
   15a74:	b108      	cbz	r0, 15a7a <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x3b0>
   15a76:	f000 fab5 	bl	15fe4 <_ZdaPv>
                                 tflite::micro::GetTensorData<int8_t>(output));
}
   15a7a:	b031      	add	sp, #196	; 0xc4
   15a7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00015a80 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
   15a80:	b570      	push	{r4, r5, r6, lr}
   15a82:	b082      	sub	sp, #8
  TFLITE_DCHECK(context != nullptr);
   15a84:	b1c0      	cbz	r0, 15ab8 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x38>
   15a86:	460d      	mov	r5, r1
   15a88:	4606      	mov	r6, r0
  TFLITE_DCHECK(node != nullptr);
   15a8a:	b1b9      	cbz	r1, 15abc <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x3c>
  return context->GetEvalTensor(context, node->inputs->data[index]);
   15a8c:	6d43      	ldr	r3, [r0, #84]	; 0x54
   15a8e:	680a      	ldr	r2, [r1, #0]
   15a90:	6851      	ldr	r1, [r2, #4]
   15a92:	4798      	blx	r3
   15a94:	4604      	mov	r4, r0
  TFLITE_DCHECK(context != nullptr);
   15a96:	b19e      	cbz	r6, 15ac0 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x40>
  TFLITE_DCHECK(node != nullptr);
   15a98:	b1a5      	cbz	r5, 15ac4 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x44>
  return context->GetEvalTensor(context, node->outputs->data[index]);
   15a9a:	6d73      	ldr	r3, [r6, #84]	; 0x54
   15a9c:	686a      	ldr	r2, [r5, #4]
   15a9e:	6851      	ldr	r1, [r2, #4]
   15aa0:	4630      	mov	r0, r6
   15aa2:	4798      	blx	r3
   15aa4:	4605      	mov	r5, r0
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(input->type, &input_bytes));
   15aa6:	a901      	add	r1, sp, #4
   15aa8:	7a20      	ldrb	r0, [r4, #8]
   15aaa:	f7fd fae7 	bl	1307c <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
   15aae:	4606      	mov	r6, r0
   15ab0:	b150      	cbz	r0, 15ac8 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x48>
}
   15ab2:	4630      	mov	r0, r6
   15ab4:	b002      	add	sp, #8
   15ab6:	bd70      	pop	{r4, r5, r6, pc}
  TFLITE_DCHECK(context != nullptr);
   15ab8:	f000 faa9 	bl	1600e <abort>
  TFLITE_DCHECK(node != nullptr);
   15abc:	f000 faa7 	bl	1600e <abort>
  TFLITE_DCHECK(context != nullptr);
   15ac0:	f000 faa5 	bl	1600e <abort>
  TFLITE_DCHECK(node != nullptr);
   15ac4:	f000 faa3 	bl	1600e <abort>
  input_bytes *= ElementCount(*input->dims);
   15ac8:	6860      	ldr	r0, [r4, #4]
   15aca:	f7fd fbe3 	bl	13294 <_ZN6tflite12ElementCountERK14TfLiteIntArray>
   15ace:	9b01      	ldr	r3, [sp, #4]
   15ad0:	fb00 f003 	mul.w	r0, r0, r3
   15ad4:	9001      	str	r0, [sp, #4]
  if (input->data.raw != output->data.raw) {
   15ad6:	6822      	ldr	r2, [r4, #0]
   15ad8:	682b      	ldr	r3, [r5, #0]
   15ada:	429a      	cmp	r2, r3
   15adc:	d0e9      	beq.n	15ab2 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x32>
    for (size_t i = 0; i < input_bytes; ++i) {
   15ade:	2300      	movs	r3, #0
   15ae0:	e004      	b.n	15aec <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x6c>
      output->data.raw[i] = input->data.raw[i];
   15ae2:	6821      	ldr	r1, [r4, #0]
   15ae4:	682a      	ldr	r2, [r5, #0]
   15ae6:	5cc9      	ldrb	r1, [r1, r3]
   15ae8:	54d1      	strb	r1, [r2, r3]
    for (size_t i = 0; i < input_bytes; ++i) {
   15aea:	3301      	adds	r3, #1
   15aec:	9a01      	ldr	r2, [sp, #4]
   15aee:	429a      	cmp	r2, r3
   15af0:	d8f7      	bhi.n	15ae2 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x62>
   15af2:	e7de      	b.n	15ab2 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x32>

00015af4 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE0_4_FUNEf>:
    gen_lut([](float value) { return 1.0f / (1.0f + value); }, 0.0f, 1.0f,
   15af4:	b508      	push	{r3, lr}
   15af6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
   15afa:	f7eb f825 	bl	b48 <__addsf3>
   15afe:	4601      	mov	r1, r0
   15b00:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
   15b04:	f7eb f9dc 	bl	ec0 <__aeabi_fdiv>
   15b08:	bd08      	pop	{r3, pc}

00015b0a <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE_4_FUNEf>:
    gen_lut([](float value) { return std::exp(value); }, -10.0f, 0.0f,
   15b0a:	b508      	push	{r3, lr}
   15b0c:	f7fa fcba 	bl	10484 <expf>
   15b10:	bd08      	pop	{r3, pc}

00015b12 <_ZN6tflite11SoftmaxInitEP13TfLiteContextPKcj>:
void* SoftmaxInit(TfLiteContext* context, const char* buffer, size_t length) {
   15b12:	b508      	push	{r3, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   15b14:	6b83      	ldr	r3, [r0, #56]	; 0x38
   15b16:	b113      	cbz	r3, 15b1e <_ZN6tflite11SoftmaxInitEP13TfLiteContextPKcj+0xc>
  return context->AllocatePersistentBuffer(context, sizeof(SoftmaxParams));
   15b18:	2138      	movs	r1, #56	; 0x38
   15b1a:	4798      	blx	r3
}
   15b1c:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   15b1e:	f000 fa76 	bl	1600e <abort>

00015b22 <z_device_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
   15b22:	b148      	cbz	r0, 15b38 <z_device_ready+0x16>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
   15b24:	68c3      	ldr	r3, [r0, #12]
   15b26:	8818      	ldrh	r0, [r3, #0]
   15b28:	f3c0 0008 	ubfx	r0, r0, #0, #9
   15b2c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
   15b30:	bf14      	ite	ne
   15b32:	2000      	movne	r0, #0
   15b34:	2001      	moveq	r0, #1
   15b36:	4770      	bx	lr
		return false;
   15b38:	2000      	movs	r0, #0
}
   15b3a:	4770      	bx	lr

00015b3c <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
   15b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   15b3e:	4605      	mov	r5, r0
   15b40:	460e      	mov	r6, r1
	__asm__ volatile(
   15b42:	f04f 0320 	mov.w	r3, #32
   15b46:	f3ef 8711 	mrs	r7, BASEPRI
   15b4a:	f383 8812 	msr	BASEPRI_MAX, r3
   15b4e:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
   15b52:	f7fa f851 	bl	fbf8 <z_impl_z_current_get>
   15b56:	4604      	mov	r4, r0
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
   15b58:	4631      	mov	r1, r6
   15b5a:	4628      	mov	r0, r5
   15b5c:	f7fd fa0c 	bl	12f78 <k_sys_fatal_error_handler>
	__asm__ volatile(
   15b60:	f387 8811 	msr	BASEPRI, r7
   15b64:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
   15b68:	4620      	mov	r0, r4
   15b6a:	f7ee fdaf 	bl	46cc <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
   15b6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00015b70 <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
   15b70:	6902      	ldr	r2, [r0, #16]
   15b72:	6943      	ldr	r3, [r0, #20]
   15b74:	431a      	orrs	r2, r3
   15b76:	f012 0203 	ands.w	r2, r2, #3
   15b7a:	d10d      	bne.n	15b98 <create_free_list+0x28>
	slab->free_list = NULL;
   15b7c:	2100      	movs	r1, #0
   15b7e:	6181      	str	r1, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
   15b80:	e005      	b.n	15b8e <create_free_list+0x1e>
		*(char **)p = slab->free_list;
   15b82:	6981      	ldr	r1, [r0, #24]
   15b84:	6019      	str	r1, [r3, #0]
		slab->free_list = p;
   15b86:	6183      	str	r3, [r0, #24]
		p += slab->block_size;
   15b88:	6901      	ldr	r1, [r0, #16]
   15b8a:	440b      	add	r3, r1
	for (j = 0U; j < slab->num_blocks; j++) {
   15b8c:	3201      	adds	r2, #1
   15b8e:	68c1      	ldr	r1, [r0, #12]
   15b90:	4291      	cmp	r1, r2
   15b92:	d8f6      	bhi.n	15b82 <create_free_list+0x12>
	return 0;
   15b94:	2000      	movs	r0, #0
   15b96:	4770      	bx	lr
		return -EINVAL;
   15b98:	f06f 0015 	mvn.w	r0, #21
}
   15b9c:	4770      	bx	lr

00015b9e <k_mem_slab_init>:
{
   15b9e:	b510      	push	{r4, lr}
   15ba0:	4604      	mov	r4, r0
	slab->num_blocks = num_blocks;
   15ba2:	60c3      	str	r3, [r0, #12]
	slab->block_size = block_size;
   15ba4:	6102      	str	r2, [r0, #16]
	slab->buffer = buffer;
   15ba6:	6141      	str	r1, [r0, #20]
	slab->num_used = 0U;
   15ba8:	2300      	movs	r3, #0
   15baa:	61c3      	str	r3, [r0, #28]
	slab->lock = (struct k_spinlock) {};
   15bac:	7203      	strb	r3, [r0, #8]
	rc = create_free_list(slab);
   15bae:	f7ff ffdf 	bl	15b70 <create_free_list>
	if (rc < 0) {
   15bb2:	2800      	cmp	r0, #0
   15bb4:	db01      	blt.n	15bba <k_mem_slab_init+0x1c>
	list->head = (sys_dnode_t *)list;
   15bb6:	6024      	str	r4, [r4, #0]
	list->tail = (sys_dnode_t *)list;
   15bb8:	6064      	str	r4, [r4, #4]
}
   15bba:	bd10      	pop	{r4, pc}

00015bbc <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
   15bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   15bbe:	4604      	mov	r4, r0
   15bc0:	460d      	mov	r5, r1
	__asm__ volatile(
   15bc2:	f04f 0320 	mov.w	r3, #32
   15bc6:	f3ef 8611 	mrs	r6, BASEPRI
   15bca:	f383 8812 	msr	BASEPRI_MAX, r3
   15bce:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
   15bd2:	6983      	ldr	r3, [r0, #24]
   15bd4:	b163      	cbz	r3, 15bf0 <k_mem_slab_free+0x34>
			z_ready_thread(pending_thread);
			z_reschedule(&slab->lock, key);
			return;
		}
	}
	**(char ***) mem = slab->free_list;
   15bd6:	682b      	ldr	r3, [r5, #0]
   15bd8:	69a2      	ldr	r2, [r4, #24]
   15bda:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
   15bdc:	682b      	ldr	r3, [r5, #0]
   15bde:	61a3      	str	r3, [r4, #24]
	slab->num_used--;
   15be0:	69e3      	ldr	r3, [r4, #28]
   15be2:	3b01      	subs	r3, #1
   15be4:	61e3      	str	r3, [r4, #28]
	__asm__ volatile(
   15be6:	f386 8811 	msr	BASEPRI, r6
   15bea:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
   15bee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   15bf0:	f100 0708 	add.w	r7, r0, #8
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
   15bf4:	f000 f940 	bl	15e78 <z_unpend_first_thread>
		if (pending_thread != NULL) {
   15bf8:	2800      	cmp	r0, #0
   15bfa:	d0ec      	beq.n	15bd6 <k_mem_slab_free+0x1a>
			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
   15bfc:	682a      	ldr	r2, [r5, #0]
   15bfe:	2100      	movs	r1, #0
   15c00:	f8c0 10ac 	str.w	r1, [r0, #172]	; 0xac
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
   15c04:	6142      	str	r2, [r0, #20]
			z_ready_thread(pending_thread);
   15c06:	f000 f89c 	bl	15d42 <z_ready_thread>
			z_reschedule(&slab->lock, key);
   15c0a:	4631      	mov	r1, r6
   15c0c:	4638      	mov	r0, r7
   15c0e:	f7f9 fc97 	bl	f540 <z_reschedule>
			return;
   15c12:	e7ec      	b.n	15bee <k_mem_slab_free+0x32>

00015c14 <setup_thread_stack>:
{
   15c14:	b410      	push	{r4}
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
   15c16:	3207      	adds	r2, #7
   15c18:	f022 0207 	bic.w	r2, r2, #7
   15c1c:	f102 0320 	add.w	r3, r2, #32

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
   15c20:	f101 0420 	add.w	r4, r1, #32
	new_thread->stack_info.start = (uintptr_t)stack_buf_start;
   15c24:	f8c0 4098 	str.w	r4, [r0, #152]	; 0x98
	new_thread->stack_info.size = stack_buf_size;
   15c28:	f8c0 209c 	str.w	r2, [r0, #156]	; 0x9c
	new_thread->stack_info.delta = delta;
   15c2c:	2200      	movs	r2, #0
   15c2e:	f8c0 20a0 	str.w	r2, [r0, #160]	; 0xa0
}
   15c32:	18c8      	adds	r0, r1, r3
   15c34:	bc10      	pop	{r4}
   15c36:	4770      	bx	lr

00015c38 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   15c38:	f3ef 8005 	mrs	r0, IPSR
}
   15c3c:	3800      	subs	r0, #0
   15c3e:	bf18      	it	ne
   15c40:	2001      	movne	r0, #1
   15c42:	4770      	bx	lr

00015c44 <z_impl_k_thread_start>:
{
   15c44:	b508      	push	{r3, lr}
	z_sched_start(thread);
   15c46:	f7f9 fda5 	bl	f794 <z_sched_start>
}
   15c4a:	bd08      	pop	{r3, pc}

00015c4c <z_init_thread_base>:
#endif

void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
   15c4c:	b410      	push	{r4}
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
   15c4e:	2400      	movs	r4, #0
   15c50:	6084      	str	r4, [r0, #8]
	thread_base->user_options = (uint8_t)options;
   15c52:	7303      	strb	r3, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
   15c54:	7342      	strb	r2, [r0, #13]

	thread_base->prio = priority;
   15c56:	7381      	strb	r1, [r0, #14]

	thread_base->sched_locked = 0U;
   15c58:	73c4      	strb	r4, [r0, #15]
	node->next = NULL;
   15c5a:	6184      	str	r4, [r0, #24]
	node->prev = NULL;
   15c5c:	61c4      	str	r4, [r0, #28]
#endif

	/* swap_data does not need to be initialized */

	z_init_thread_timeout(thread_base);
}
   15c5e:	bc10      	pop	{r4}
   15c60:	4770      	bx	lr

00015c62 <z_pm_save_idle_exit>:

void z_pm_save_idle_exit(int32_t ticks)
{
   15c62:	b508      	push	{r3, lr}
	/* Some CPU low power states require notification at the ISR
	 * to allow any operations that needs to be done before kernel
	 * switches task or processes nested interrupts.
	 * This can be simply ignored if not required.
	 */
	pm_system_resume();
   15c64:	f7ee f8b6 	bl	3dd4 <pm_system_resume>
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
   15c68:	f7fd f90f 	bl	12e8a <sys_clock_idle_exit>
}
   15c6c:	bd08      	pop	{r3, pc}

00015c6e <idle>:

void idle(void *unused1, void *unused2, void *unused3)
{
   15c6e:	b508      	push	{r3, lr}
	__asm__ volatile(
   15c70:	f04f 0220 	mov.w	r2, #32
   15c74:	f3ef 8311 	mrs	r3, BASEPRI
   15c78:	f382 8812 	msr	BASEPRI_MAX, r2
   15c7c:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

		if (IS_ENABLED(CONFIG_PM)) {
			pm_save_idle();
   15c80:	f7f9 fad2 	bl	f228 <pm_save_idle>
   15c84:	e7f4      	b.n	15c70 <idle+0x2>

00015c86 <new_prio_for_inheritance>:
	int new_prio = z_is_prio_higher(target, limit) ? target : limit;
   15c86:	4288      	cmp	r0, r1
   15c88:	da00      	bge.n	15c8c <new_prio_for_inheritance+0x6>
   15c8a:	4601      	mov	r1, r0
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
   15c8c:	f111 0f7f 	cmn.w	r1, #127	; 0x7f
   15c90:	db01      	blt.n	15c96 <new_prio_for_inheritance+0x10>
   15c92:	4608      	mov	r0, r1
   15c94:	4770      	bx	lr
   15c96:	f06f 007e 	mvn.w	r0, #126	; 0x7e
}
   15c9a:	4770      	bx	lr

00015c9c <adjust_owner_prio>:
{
   15c9c:	b508      	push	{r3, lr}
	if (mutex->owner->base.prio != new_prio) {
   15c9e:	6880      	ldr	r0, [r0, #8]
   15ca0:	f990 300e 	ldrsb.w	r3, [r0, #14]
   15ca4:	428b      	cmp	r3, r1
   15ca6:	d101      	bne.n	15cac <adjust_owner_prio+0x10>
	return false;
   15ca8:	2000      	movs	r0, #0
}
   15caa:	bd08      	pop	{r3, pc}
		return z_set_prio(mutex->owner, new_prio);
   15cac:	f7f9 fdc0 	bl	f830 <z_set_prio>
   15cb0:	e7fb      	b.n	15caa <adjust_owner_prio+0xe>

00015cb2 <z_impl_k_mutex_init>:
{
   15cb2:	4603      	mov	r3, r0
	mutex->owner = NULL;
   15cb4:	2000      	movs	r0, #0
   15cb6:	6098      	str	r0, [r3, #8]
	mutex->lock_count = 0U;
   15cb8:	60d8      	str	r0, [r3, #12]
	list->head = (sys_dnode_t *)list;
   15cba:	601b      	str	r3, [r3, #0]
	list->tail = (sys_dnode_t *)list;
   15cbc:	605b      	str	r3, [r3, #4]
}
   15cbe:	4770      	bx	lr

00015cc0 <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
   15cc0:	b13a      	cbz	r2, 15cd2 <z_impl_k_sem_init+0x12>
   15cc2:	428a      	cmp	r2, r1
   15cc4:	d308      	bcc.n	15cd8 <z_impl_k_sem_init+0x18>
	sem->count = initial_count;
   15cc6:	6081      	str	r1, [r0, #8]
	sem->limit = limit;
   15cc8:	60c2      	str	r2, [r0, #12]
	list->head = (sys_dnode_t *)list;
   15cca:	6000      	str	r0, [r0, #0]
	list->tail = (sys_dnode_t *)list;
   15ccc:	6040      	str	r0, [r0, #4]
	return 0;
   15cce:	2000      	movs	r0, #0
   15cd0:	4770      	bx	lr
		return -EINVAL;
   15cd2:	f06f 0015 	mvn.w	r0, #21
   15cd6:	4770      	bx	lr
   15cd8:	f06f 0015 	mvn.w	r0, #21
}
   15cdc:	4770      	bx	lr

00015cde <thread_active_elsewhere>:
}
   15cde:	2000      	movs	r0, #0
   15ce0:	4770      	bx	lr

00015ce2 <pended_on_thread>:
}
   15ce2:	6880      	ldr	r0, [r0, #8]
   15ce4:	4770      	bx	lr

00015ce6 <z_sched_prio_cmp>:
	int32_t b1 = thread_1->base.prio;
   15ce6:	f990 300e 	ldrsb.w	r3, [r0, #14]
	int32_t b2 = thread_2->base.prio;
   15cea:	f991 000e 	ldrsb.w	r0, [r1, #14]
	if (b1 != b2) {
   15cee:	4283      	cmp	r3, r0
   15cf0:	d001      	beq.n	15cf6 <z_sched_prio_cmp+0x10>
		return b2 - b1;
   15cf2:	1ac0      	subs	r0, r0, r3
   15cf4:	4770      	bx	lr
	return 0;
   15cf6:	2000      	movs	r0, #0
}
   15cf8:	4770      	bx	lr

00015cfa <z_reschedule_irqlock>:
{
   15cfa:	b508      	push	{r3, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
   15cfc:	4603      	mov	r3, r0
   15cfe:	b920      	cbnz	r0, 15d0a <z_reschedule_irqlock+0x10>
   15d00:	f3ef 8205 	mrs	r2, IPSR
   15d04:	b942      	cbnz	r2, 15d18 <z_reschedule_irqlock+0x1e>
   15d06:	2201      	movs	r2, #1
   15d08:	e000      	b.n	15d0c <z_reschedule_irqlock+0x12>
   15d0a:	2200      	movs	r2, #0
	if (resched(key)) {
   15d0c:	b932      	cbnz	r2, 15d1c <z_reschedule_irqlock+0x22>
	__asm__ volatile(
   15d0e:	f383 8811 	msr	BASEPRI, r3
   15d12:	f3bf 8f6f 	isb	sy
}
   15d16:	bd08      	pop	{r3, pc}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
   15d18:	2200      	movs	r2, #0
   15d1a:	e7f7      	b.n	15d0c <z_reschedule_irqlock+0x12>
	ret = arch_swap(key);
   15d1c:	4618      	mov	r0, r3
   15d1e:	f7ee fa45 	bl	41ac <arch_swap>
	return ret;
   15d22:	e7f8      	b.n	15d16 <z_reschedule_irqlock+0x1c>

00015d24 <z_priq_dumb_remove>:
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
   15d24:	684a      	ldr	r2, [r1, #4]
	sys_dnode_t *const next = node->next;
   15d26:	680b      	ldr	r3, [r1, #0]

	prev->next = next;
   15d28:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   15d2a:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   15d2c:	2300      	movs	r3, #0
   15d2e:	600b      	str	r3, [r1, #0]
	node->prev = NULL;
   15d30:	604b      	str	r3, [r1, #4]
}
   15d32:	4770      	bx	lr

00015d34 <z_priq_dumb_best>:
{
   15d34:	4603      	mov	r3, r0
	return list->head == list;
   15d36:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   15d38:	4283      	cmp	r3, r0
   15d3a:	d000      	beq.n	15d3e <z_priq_dumb_best+0xa>
}
   15d3c:	4770      	bx	lr
	struct k_thread *thread = NULL;
   15d3e:	2000      	movs	r0, #0
	return thread;
   15d40:	e7fc      	b.n	15d3c <z_priq_dumb_best+0x8>

00015d42 <z_ready_thread>:
{
   15d42:	b538      	push	{r3, r4, r5, lr}
   15d44:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
   15d46:	2300      	movs	r3, #0
	__asm__ volatile(
   15d48:	f04f 0220 	mov.w	r2, #32
   15d4c:	f3ef 8511 	mrs	r5, BASEPRI
   15d50:	f382 8812 	msr	BASEPRI_MAX, r2
   15d54:	f3bf 8f6f 	isb	sy
   15d58:	e007      	b.n	15d6a <z_ready_thread+0x28>
			ready_thread(thread);
   15d5a:	4620      	mov	r0, r4
   15d5c:	f7f9 fcda 	bl	f714 <ready_thread>
	__asm__ volatile(
   15d60:	f385 8811 	msr	BASEPRI, r5
   15d64:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
   15d68:	2301      	movs	r3, #1
   15d6a:	b92b      	cbnz	r3, 15d78 <z_ready_thread+0x36>
		if (!thread_active_elsewhere(thread)) {
   15d6c:	4620      	mov	r0, r4
   15d6e:	f7ff ffb6 	bl	15cde <thread_active_elsewhere>
   15d72:	2800      	cmp	r0, #0
   15d74:	d1f4      	bne.n	15d60 <z_ready_thread+0x1e>
   15d76:	e7f0      	b.n	15d5a <z_ready_thread+0x18>
}
   15d78:	bd38      	pop	{r3, r4, r5, pc}

00015d7a <z_thread_timeout>:
{
   15d7a:	b570      	push	{r4, r5, r6, lr}
   15d7c:	4604      	mov	r4, r0
	struct k_thread *thread = CONTAINER_OF(timeout,
   15d7e:	f1a0 0518 	sub.w	r5, r0, #24
	LOCKED(&sched_spinlock) {
   15d82:	2300      	movs	r3, #0
	__asm__ volatile(
   15d84:	f04f 0220 	mov.w	r2, #32
   15d88:	f3ef 8611 	mrs	r6, BASEPRI
   15d8c:	f382 8812 	msr	BASEPRI_MAX, r2
   15d90:	f3bf 8f6f 	isb	sy
   15d94:	e019      	b.n	15dca <z_thread_timeout+0x50>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
   15d96:	4628      	mov	r0, r5
   15d98:	f7ff ffa3 	bl	15ce2 <pended_on_thread>
   15d9c:	4629      	mov	r1, r5
   15d9e:	f7ff ffc1 	bl	15d24 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
   15da2:	7b6b      	ldrb	r3, [r5, #13]
   15da4:	f023 0302 	bic.w	r3, r3, #2
   15da8:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
   15daa:	2300      	movs	r3, #0
   15dac:	60ab      	str	r3, [r5, #8]
	thread->base.thread_state &= ~_THREAD_PRESTART;
   15dae:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
   15db2:	f003 03eb 	and.w	r3, r3, #235	; 0xeb
   15db6:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
   15dba:	4628      	mov	r0, r5
   15dbc:	f7f9 fcaa 	bl	f714 <ready_thread>
	__asm__ volatile(
   15dc0:	f386 8811 	msr	BASEPRI, r6
   15dc4:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
   15dc8:	2301      	movs	r3, #1
   15dca:	b94b      	cbnz	r3, 15de0 <z_thread_timeout+0x66>
		bool killed = ((thread->base.thread_state & _THREAD_DEAD) ||
   15dcc:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
		if (!killed) {
   15dd0:	f013 0f28 	tst.w	r3, #40	; 0x28
   15dd4:	d1f4      	bne.n	15dc0 <z_thread_timeout+0x46>
			if (thread->base.pended_on != NULL) {
   15dd6:	f854 3c10 	ldr.w	r3, [r4, #-16]
   15dda:	2b00      	cmp	r3, #0
   15ddc:	d1db      	bne.n	15d96 <z_thread_timeout+0x1c>
   15dde:	e7e6      	b.n	15dae <z_thread_timeout+0x34>
}
   15de0:	bd70      	pop	{r4, r5, r6, pc}

00015de2 <add_to_waitq_locked>:
{
   15de2:	b570      	push	{r4, r5, r6, lr}
   15de4:	4605      	mov	r5, r0
   15de6:	460e      	mov	r6, r1
	unready_thread(thread);
   15de8:	f7f9 fcf2 	bl	f7d0 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
   15dec:	7b6b      	ldrb	r3, [r5, #13]
   15dee:	f043 0302 	orr.w	r3, r3, #2
   15df2:	736b      	strb	r3, [r5, #13]
	if (wait_q != NULL) {
   15df4:	b1b6      	cbz	r6, 15e24 <add_to_waitq_locked+0x42>
		thread->base.pended_on = wait_q;
   15df6:	60ae      	str	r6, [r5, #8]
	return list->head == list;
   15df8:	6834      	ldr	r4, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   15dfa:	42a6      	cmp	r6, r4
   15dfc:	d019      	beq.n	15e32 <add_to_waitq_locked+0x50>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   15dfe:	b164      	cbz	r4, 15e1a <add_to_waitq_locked+0x38>
		if (z_sched_prio_cmp(thread, t) > 0) {
   15e00:	4621      	mov	r1, r4
   15e02:	4628      	mov	r0, r5
   15e04:	f7ff ff6f 	bl	15ce6 <z_sched_prio_cmp>
   15e08:	2800      	cmp	r0, #0
   15e0a:	dc0c      	bgt.n	15e26 <add_to_waitq_locked+0x44>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
   15e0c:	b12c      	cbz	r4, 15e1a <add_to_waitq_locked+0x38>
	return (node == list->tail) ? NULL : node->next;
   15e0e:	6873      	ldr	r3, [r6, #4]
   15e10:	429c      	cmp	r4, r3
   15e12:	d002      	beq.n	15e1a <add_to_waitq_locked+0x38>
   15e14:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   15e16:	2c00      	cmp	r4, #0
   15e18:	d1f1      	bne.n	15dfe <add_to_waitq_locked+0x1c>
	sys_dnode_t *const tail = list->tail;
   15e1a:	6873      	ldr	r3, [r6, #4]
	node->next = list;
   15e1c:	602e      	str	r6, [r5, #0]
	node->prev = tail;
   15e1e:	606b      	str	r3, [r5, #4]
	tail->next = node;
   15e20:	601d      	str	r5, [r3, #0]
	list->tail = node;
   15e22:	6075      	str	r5, [r6, #4]
}
   15e24:	bd70      	pop	{r4, r5, r6, pc}
	sys_dnode_t *const prev = successor->prev;
   15e26:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
   15e28:	606b      	str	r3, [r5, #4]
	node->next = successor;
   15e2a:	602c      	str	r4, [r5, #0]
	prev->next = node;
   15e2c:	601d      	str	r5, [r3, #0]
	successor->prev = node;
   15e2e:	6065      	str	r5, [r4, #4]
}
   15e30:	e7f8      	b.n	15e24 <add_to_waitq_locked+0x42>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   15e32:	2400      	movs	r4, #0
   15e34:	e7e3      	b.n	15dfe <add_to_waitq_locked+0x1c>

00015e36 <pend>:
{
   15e36:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   15e3a:	4605      	mov	r5, r0
   15e3c:	460f      	mov	r7, r1
   15e3e:	4691      	mov	r9, r2
   15e40:	4698      	mov	r8, r3
	LOCKED(&sched_spinlock) {
   15e42:	2400      	movs	r4, #0
	__asm__ volatile(
   15e44:	f04f 0320 	mov.w	r3, #32
   15e48:	f3ef 8611 	mrs	r6, BASEPRI
   15e4c:	f383 8812 	msr	BASEPRI_MAX, r3
   15e50:	f3bf 8f6f 	isb	sy
   15e54:	b94c      	cbnz	r4, 15e6a <pend+0x34>
		add_to_waitq_locked(thread, wait_q);
   15e56:	4639      	mov	r1, r7
   15e58:	4628      	mov	r0, r5
   15e5a:	f7ff ffc2 	bl	15de2 <add_to_waitq_locked>
	__asm__ volatile(
   15e5e:	f386 8811 	msr	BASEPRI, r6
   15e62:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
   15e66:	2401      	movs	r4, #1
   15e68:	e7f4      	b.n	15e54 <pend+0x1e>
	add_thread_timeout(thread, timeout);
   15e6a:	464a      	mov	r2, r9
   15e6c:	4643      	mov	r3, r8
   15e6e:	4628      	mov	r0, r5
   15e70:	f7f9 fb04 	bl	f47c <add_thread_timeout>
}
   15e74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00015e78 <z_unpend_first_thread>:
{
   15e78:	b570      	push	{r4, r5, r6, lr}
   15e7a:	4606      	mov	r6, r0
	LOCKED(&sched_spinlock) {
   15e7c:	2300      	movs	r3, #0
	__asm__ volatile(
   15e7e:	f04f 0220 	mov.w	r2, #32
   15e82:	f3ef 8511 	mrs	r5, BASEPRI
   15e86:	f382 8812 	msr	BASEPRI_MAX, r2
   15e8a:	f3bf 8f6f 	isb	sy
	struct k_thread *thread = NULL;
   15e8e:	461c      	mov	r4, r3
   15e90:	e013      	b.n	15eba <z_unpend_first_thread+0x42>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
   15e92:	f7ff ff26 	bl	15ce2 <pended_on_thread>
   15e96:	4621      	mov	r1, r4
   15e98:	f7ff ff44 	bl	15d24 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
   15e9c:	7b63      	ldrb	r3, [r4, #13]
   15e9e:	f023 0302 	bic.w	r3, r3, #2
   15ea2:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
   15ea4:	2300      	movs	r3, #0
   15ea6:	60a3      	str	r3, [r4, #8]
	return z_abort_timeout(&thread->base.timeout);
   15ea8:	f104 0018 	add.w	r0, r4, #24
   15eac:	f000 f826 	bl	15efc <z_abort_timeout>
	__asm__ volatile(
   15eb0:	f385 8811 	msr	BASEPRI, r5
   15eb4:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
   15eb8:	2301      	movs	r3, #1
   15eba:	b933      	cbnz	r3, 15eca <z_unpend_first_thread+0x52>
		thread = _priq_wait_best(&wait_q->waitq);
   15ebc:	4630      	mov	r0, r6
   15ebe:	f7ff ff39 	bl	15d34 <z_priq_dumb_best>
		if (thread != NULL) {
   15ec2:	4604      	mov	r4, r0
   15ec4:	2800      	cmp	r0, #0
   15ec6:	d1e4      	bne.n	15e92 <z_unpend_first_thread+0x1a>
   15ec8:	e7f2      	b.n	15eb0 <z_unpend_first_thread+0x38>
}
   15eca:	4620      	mov	r0, r4
   15ecc:	bd70      	pop	{r4, r5, r6, pc}

00015ece <remove_timeout>:
{
   15ece:	b538      	push	{r3, r4, r5, lr}
   15ed0:	4604      	mov	r4, r0
	if (next(t) != NULL) {
   15ed2:	f7f9 fee3 	bl	fc9c <next>
   15ed6:	b148      	cbz	r0, 15eec <remove_timeout+0x1e>
   15ed8:	4602      	mov	r2, r0
		next(t)->dticks += t->dticks;
   15eda:	6920      	ldr	r0, [r4, #16]
   15edc:	6965      	ldr	r5, [r4, #20]
   15ede:	6913      	ldr	r3, [r2, #16]
   15ee0:	6951      	ldr	r1, [r2, #20]
   15ee2:	181b      	adds	r3, r3, r0
   15ee4:	eb45 0101 	adc.w	r1, r5, r1
   15ee8:	6113      	str	r3, [r2, #16]
   15eea:	6151      	str	r1, [r2, #20]
	sys_dnode_t *const prev = node->prev;
   15eec:	6862      	ldr	r2, [r4, #4]
	sys_dnode_t *const next = node->next;
   15eee:	6823      	ldr	r3, [r4, #0]
	prev->next = next;
   15ef0:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   15ef2:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   15ef4:	2300      	movs	r3, #0
   15ef6:	6023      	str	r3, [r4, #0]
	node->prev = NULL;
   15ef8:	6063      	str	r3, [r4, #4]
}
   15efa:	bd38      	pop	{r3, r4, r5, pc}

00015efc <z_abort_timeout>:
{
   15efc:	b570      	push	{r4, r5, r6, lr}
   15efe:	4604      	mov	r4, r0
	LOCKED(&timeout_lock) {
   15f00:	2300      	movs	r3, #0
	__asm__ volatile(
   15f02:	f04f 0220 	mov.w	r2, #32
   15f06:	f3ef 8611 	mrs	r6, BASEPRI
   15f0a:	f382 8812 	msr	BASEPRI_MAX, r2
   15f0e:	f3bf 8f6f 	isb	sy
	int ret = -EINVAL;
   15f12:	f06f 0015 	mvn.w	r0, #21
   15f16:	e008      	b.n	15f2a <z_abort_timeout+0x2e>
			remove_timeout(to);
   15f18:	4620      	mov	r0, r4
   15f1a:	f7ff ffd8 	bl	15ece <remove_timeout>
			ret = 0;
   15f1e:	4628      	mov	r0, r5
	__asm__ volatile(
   15f20:	f386 8811 	msr	BASEPRI, r6
   15f24:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
   15f28:	2301      	movs	r3, #1
   15f2a:	461d      	mov	r5, r3
   15f2c:	b91b      	cbnz	r3, 15f36 <z_abort_timeout+0x3a>
	return node->next != NULL;
   15f2e:	6823      	ldr	r3, [r4, #0]
		if (sys_dnode_is_linked(&to->node)) {
   15f30:	2b00      	cmp	r3, #0
   15f32:	d1f1      	bne.n	15f18 <z_abort_timeout+0x1c>
   15f34:	e7f4      	b.n	15f20 <z_abort_timeout+0x24>
}
   15f36:	bd70      	pop	{r4, r5, r6, pc}

00015f38 <z_get_next_timeout_expiry>:
{
   15f38:	b510      	push	{r4, lr}
	LOCKED(&timeout_lock) {
   15f3a:	2300      	movs	r3, #0
	__asm__ volatile(
   15f3c:	f04f 0220 	mov.w	r2, #32
   15f40:	f3ef 8411 	mrs	r4, BASEPRI
   15f44:	f382 8812 	msr	BASEPRI_MAX, r2
   15f48:	f3bf 8f6f 	isb	sy
	int32_t ret = (int32_t) K_TICKS_FOREVER;
   15f4c:	f04f 30ff 	mov.w	r0, #4294967295
	LOCKED(&timeout_lock) {
   15f50:	b93b      	cbnz	r3, 15f62 <z_get_next_timeout_expiry+0x2a>
		ret = next_timeout();
   15f52:	f7f9 febb 	bl	fccc <next_timeout>
	__asm__ volatile(
   15f56:	f384 8811 	msr	BASEPRI, r4
   15f5a:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
   15f5e:	2301      	movs	r3, #1
   15f60:	e7f6      	b.n	15f50 <z_get_next_timeout_expiry+0x18>
}
   15f62:	bd10      	pop	{r4, pc}

00015f64 <z_set_timeout_expiry>:
{
   15f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   15f66:	4606      	mov	r6, r0
   15f68:	460f      	mov	r7, r1
	LOCKED(&timeout_lock) {
   15f6a:	2300      	movs	r3, #0
	__asm__ volatile(
   15f6c:	f04f 0220 	mov.w	r2, #32
   15f70:	f3ef 8511 	mrs	r5, BASEPRI
   15f74:	f382 8812 	msr	BASEPRI_MAX, r2
   15f78:	f3bf 8f6f 	isb	sy
   15f7c:	e00a      	b.n	15f94 <z_set_timeout_expiry+0x30>
			      || (ticks <= next_to);
   15f7e:	2401      	movs	r4, #1
		bool sooner = (next_to == K_TICKS_FOREVER)
   15f80:	f004 0401 	and.w	r4, r4, #1
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
   15f84:	2801      	cmp	r0, #1
   15f86:	dd00      	ble.n	15f8a <z_set_timeout_expiry+0x26>
   15f88:	b97c      	cbnz	r4, 15faa <z_set_timeout_expiry+0x46>
	__asm__ volatile(
   15f8a:	f385 8811 	msr	BASEPRI, r5
   15f8e:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
   15f92:	2301      	movs	r3, #1
   15f94:	461c      	mov	r4, r3
   15f96:	b97b      	cbnz	r3, 15fb8 <z_set_timeout_expiry+0x54>
		int next_to = next_timeout();
   15f98:	f7f9 fe98 	bl	fccc <next_timeout>
			      || (ticks <= next_to);
   15f9c:	f1b0 3fff 	cmp.w	r0, #4294967295
   15fa0:	d0ed      	beq.n	15f7e <z_set_timeout_expiry+0x1a>
   15fa2:	42b0      	cmp	r0, r6
   15fa4:	dbec      	blt.n	15f80 <z_set_timeout_expiry+0x1c>
   15fa6:	2401      	movs	r4, #1
   15fa8:	e7ea      	b.n	15f80 <z_set_timeout_expiry+0x1c>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
   15faa:	4639      	mov	r1, r7
   15fac:	42b0      	cmp	r0, r6
   15fae:	bfa8      	it	ge
   15fb0:	4630      	movge	r0, r6
   15fb2:	f7ef fd1f 	bl	59f4 <sys_clock_set_timeout>
   15fb6:	e7e8      	b.n	15f8a <z_set_timeout_expiry+0x26>
}
   15fb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00015fba <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
   15fba:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
   15fbc:	f7f9 ffb8 	bl	ff30 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
   15fc0:	bd08      	pop	{r3, pc}

00015fc2 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
   15fc2:	b900      	cbnz	r0, 15fc6 <z_impl_k_busy_wait+0x4>
   15fc4:	4770      	bx	lr
{
   15fc6:	b508      	push	{r3, lr}
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
   15fc8:	f7ee fc88 	bl	48dc <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
   15fcc:	bd08      	pop	{r3, pc}

00015fce <k_heap_init>:
{
   15fce:	b510      	push	{r4, lr}
   15fd0:	f100 040c 	add.w	r4, r0, #12
	list->head = (sys_dnode_t *)list;
   15fd4:	60c4      	str	r4, [r0, #12]
	list->tail = (sys_dnode_t *)list;
   15fd6:	6104      	str	r4, [r0, #16]
	sys_heap_init(&h->heap, mem, bytes);
   15fd8:	f7fc f890 	bl	120fc <sys_heap_init>
}
   15fdc:	bd10      	pop	{r4, pc}

00015fde <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
   15fde:	4770      	bx	lr

00015fe0 <_ZdlPv>:
   15fe0:	f7fa bc22 	b.w	10828 <free>

00015fe4 <_ZdaPv>:
   15fe4:	f7ff bffc 	b.w	15fe0 <_ZdlPv>

00015fe8 <_Znwj>:
   15fe8:	2801      	cmp	r0, #1
   15fea:	bf38      	it	cc
   15fec:	2001      	movcc	r0, #1
   15fee:	b510      	push	{r4, lr}
   15ff0:	4604      	mov	r4, r0
   15ff2:	4620      	mov	r0, r4
   15ff4:	f7fa fc10 	bl	10818 <malloc>
   15ff8:	b930      	cbnz	r0, 16008 <_Znwj+0x20>
   15ffa:	f7fa f9b9 	bl	10370 <_ZSt15get_new_handlerv>
   15ffe:	b908      	cbnz	r0, 16004 <_Znwj+0x1c>
   16000:	f000 f805 	bl	1600e <abort>
   16004:	4780      	blx	r0
   16006:	e7f4      	b.n	15ff2 <_Znwj+0xa>
   16008:	bd10      	pop	{r4, pc}

0001600a <_Znaj>:
   1600a:	f7ff bfed 	b.w	15fe8 <_Znwj>

0001600e <abort>:
   1600e:	b508      	push	{r3, lr}
   16010:	2006      	movs	r0, #6
   16012:	f7fb f949 	bl	112a8 <raise>
   16016:	2001      	movs	r0, #1
   16018:	f7ee fc2a 	bl	4870 <_exit>

0001601c <atoi>:
   1601c:	220a      	movs	r2, #10
   1601e:	2100      	movs	r1, #0
   16020:	f7fb ba00 	b.w	11424 <strtol>

00016024 <memcpy>:
   16024:	440a      	add	r2, r1
   16026:	4291      	cmp	r1, r2
   16028:	f100 33ff 	add.w	r3, r0, #4294967295
   1602c:	d100      	bne.n	16030 <memcpy+0xc>
   1602e:	4770      	bx	lr
   16030:	b510      	push	{r4, lr}
   16032:	f811 4b01 	ldrb.w	r4, [r1], #1
   16036:	f803 4f01 	strb.w	r4, [r3, #1]!
   1603a:	4291      	cmp	r1, r2
   1603c:	d1f9      	bne.n	16032 <memcpy+0xe>
   1603e:	bd10      	pop	{r4, pc}

00016040 <memset>:
   16040:	4402      	add	r2, r0
   16042:	4603      	mov	r3, r0
   16044:	4293      	cmp	r3, r2
   16046:	d100      	bne.n	1604a <memset+0xa>
   16048:	4770      	bx	lr
   1604a:	f803 1b01 	strb.w	r1, [r3], #1
   1604e:	e7f9      	b.n	16044 <memset+0x4>

00016050 <__sfputc_r>:
   16050:	6893      	ldr	r3, [r2, #8]
   16052:	3b01      	subs	r3, #1
   16054:	2b00      	cmp	r3, #0
   16056:	b410      	push	{r4}
   16058:	6093      	str	r3, [r2, #8]
   1605a:	da07      	bge.n	1606c <__sfputc_r+0x1c>
   1605c:	6994      	ldr	r4, [r2, #24]
   1605e:	42a3      	cmp	r3, r4
   16060:	db01      	blt.n	16066 <__sfputc_r+0x16>
   16062:	290a      	cmp	r1, #10
   16064:	d102      	bne.n	1606c <__sfputc_r+0x1c>
   16066:	bc10      	pop	{r4}
   16068:	f7fb b9fc 	b.w	11464 <__swbuf_r>
   1606c:	6813      	ldr	r3, [r2, #0]
   1606e:	1c58      	adds	r0, r3, #1
   16070:	6010      	str	r0, [r2, #0]
   16072:	7019      	strb	r1, [r3, #0]
   16074:	4608      	mov	r0, r1
   16076:	bc10      	pop	{r4}
   16078:	4770      	bx	lr

0001607a <__sfputs_r>:
   1607a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1607c:	4606      	mov	r6, r0
   1607e:	460f      	mov	r7, r1
   16080:	4614      	mov	r4, r2
   16082:	18d5      	adds	r5, r2, r3
   16084:	42ac      	cmp	r4, r5
   16086:	d101      	bne.n	1608c <__sfputs_r+0x12>
   16088:	2000      	movs	r0, #0
   1608a:	e007      	b.n	1609c <__sfputs_r+0x22>
   1608c:	f814 1b01 	ldrb.w	r1, [r4], #1
   16090:	463a      	mov	r2, r7
   16092:	4630      	mov	r0, r6
   16094:	f7ff ffdc 	bl	16050 <__sfputc_r>
   16098:	1c43      	adds	r3, r0, #1
   1609a:	d1f3      	bne.n	16084 <__sfputs_r+0xa>
   1609c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0001609e <__cvt>:
   1609e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   160a2:	b088      	sub	sp, #32
   160a4:	2b00      	cmp	r3, #0
   160a6:	461f      	mov	r7, r3
   160a8:	4614      	mov	r4, r2
   160aa:	bfb8      	it	lt
   160ac:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
   160b0:	9a12      	ldr	r2, [sp, #72]	; 0x48
   160b2:	9d10      	ldr	r5, [sp, #64]	; 0x40
   160b4:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
   160b8:	bfb6      	itet	lt
   160ba:	461f      	movlt	r7, r3
   160bc:	2300      	movge	r3, #0
   160be:	232d      	movlt	r3, #45	; 0x2d
   160c0:	7013      	strb	r3, [r2, #0]
   160c2:	9b14      	ldr	r3, [sp, #80]	; 0x50
   160c4:	f023 0820 	bic.w	r8, r3, #32
   160c8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
   160cc:	d005      	beq.n	160da <__cvt+0x3c>
   160ce:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
   160d2:	d100      	bne.n	160d6 <__cvt+0x38>
   160d4:	3501      	adds	r5, #1
   160d6:	2302      	movs	r3, #2
   160d8:	e000      	b.n	160dc <__cvt+0x3e>
   160da:	2303      	movs	r3, #3
   160dc:	aa07      	add	r2, sp, #28
   160de:	9204      	str	r2, [sp, #16]
   160e0:	aa06      	add	r2, sp, #24
   160e2:	e9cd a202 	strd	sl, r2, [sp, #8]
   160e6:	e9cd 3500 	strd	r3, r5, [sp]
   160ea:	4622      	mov	r2, r4
   160ec:	463b      	mov	r3, r7
   160ee:	f7eb fcb7 	bl	1a60 <_dtoa_r>
   160f2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
   160f6:	4606      	mov	r6, r0
   160f8:	d102      	bne.n	16100 <__cvt+0x62>
   160fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
   160fc:	07db      	lsls	r3, r3, #31
   160fe:	d522      	bpl.n	16146 <__cvt+0xa8>
   16100:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
   16104:	eb06 0905 	add.w	r9, r6, r5
   16108:	d110      	bne.n	1612c <__cvt+0x8e>
   1610a:	7833      	ldrb	r3, [r6, #0]
   1610c:	2b30      	cmp	r3, #48	; 0x30
   1610e:	d10a      	bne.n	16126 <__cvt+0x88>
   16110:	2200      	movs	r2, #0
   16112:	2300      	movs	r3, #0
   16114:	4620      	mov	r0, r4
   16116:	4639      	mov	r1, r7
   16118:	f7ea fc66 	bl	9e8 <__aeabi_dcmpeq>
   1611c:	b918      	cbnz	r0, 16126 <__cvt+0x88>
   1611e:	f1c5 0501 	rsb	r5, r5, #1
   16122:	f8ca 5000 	str.w	r5, [sl]
   16126:	f8da 3000 	ldr.w	r3, [sl]
   1612a:	4499      	add	r9, r3
   1612c:	2200      	movs	r2, #0
   1612e:	2300      	movs	r3, #0
   16130:	4620      	mov	r0, r4
   16132:	4639      	mov	r1, r7
   16134:	f7ea fc58 	bl	9e8 <__aeabi_dcmpeq>
   16138:	b108      	cbz	r0, 1613e <__cvt+0xa0>
   1613a:	f8cd 901c 	str.w	r9, [sp, #28]
   1613e:	2230      	movs	r2, #48	; 0x30
   16140:	9b07      	ldr	r3, [sp, #28]
   16142:	454b      	cmp	r3, r9
   16144:	d307      	bcc.n	16156 <__cvt+0xb8>
   16146:	9b07      	ldr	r3, [sp, #28]
   16148:	9a15      	ldr	r2, [sp, #84]	; 0x54
   1614a:	1b9b      	subs	r3, r3, r6
   1614c:	4630      	mov	r0, r6
   1614e:	6013      	str	r3, [r2, #0]
   16150:	b008      	add	sp, #32
   16152:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   16156:	1c59      	adds	r1, r3, #1
   16158:	9107      	str	r1, [sp, #28]
   1615a:	701a      	strb	r2, [r3, #0]
   1615c:	e7f0      	b.n	16140 <__cvt+0xa2>

0001615e <__exponent>:
   1615e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   16160:	4603      	mov	r3, r0
   16162:	2900      	cmp	r1, #0
   16164:	bfb8      	it	lt
   16166:	4249      	neglt	r1, r1
   16168:	f803 2b02 	strb.w	r2, [r3], #2
   1616c:	bfb4      	ite	lt
   1616e:	222d      	movlt	r2, #45	; 0x2d
   16170:	222b      	movge	r2, #43	; 0x2b
   16172:	2909      	cmp	r1, #9
   16174:	7042      	strb	r2, [r0, #1]
   16176:	dd2a      	ble.n	161ce <__exponent+0x70>
   16178:	f10d 0407 	add.w	r4, sp, #7
   1617c:	46a4      	mov	ip, r4
   1617e:	270a      	movs	r7, #10
   16180:	46a6      	mov	lr, r4
   16182:	460a      	mov	r2, r1
   16184:	fb91 f6f7 	sdiv	r6, r1, r7
   16188:	fb07 1516 	mls	r5, r7, r6, r1
   1618c:	3530      	adds	r5, #48	; 0x30
   1618e:	2a63      	cmp	r2, #99	; 0x63
   16190:	f104 34ff 	add.w	r4, r4, #4294967295
   16194:	f80e 5c01 	strb.w	r5, [lr, #-1]
   16198:	4631      	mov	r1, r6
   1619a:	dcf1      	bgt.n	16180 <__exponent+0x22>
   1619c:	3130      	adds	r1, #48	; 0x30
   1619e:	f1ae 0502 	sub.w	r5, lr, #2
   161a2:	f804 1c01 	strb.w	r1, [r4, #-1]
   161a6:	1c44      	adds	r4, r0, #1
   161a8:	4629      	mov	r1, r5
   161aa:	4561      	cmp	r1, ip
   161ac:	d30a      	bcc.n	161c4 <__exponent+0x66>
   161ae:	f10d 0209 	add.w	r2, sp, #9
   161b2:	eba2 020e 	sub.w	r2, r2, lr
   161b6:	4565      	cmp	r5, ip
   161b8:	bf88      	it	hi
   161ba:	2200      	movhi	r2, #0
   161bc:	4413      	add	r3, r2
   161be:	1a18      	subs	r0, r3, r0
   161c0:	b003      	add	sp, #12
   161c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   161c4:	f811 2b01 	ldrb.w	r2, [r1], #1
   161c8:	f804 2f01 	strb.w	r2, [r4, #1]!
   161cc:	e7ed      	b.n	161aa <__exponent+0x4c>
   161ce:	2330      	movs	r3, #48	; 0x30
   161d0:	3130      	adds	r1, #48	; 0x30
   161d2:	7083      	strb	r3, [r0, #2]
   161d4:	70c1      	strb	r1, [r0, #3]
   161d6:	1d03      	adds	r3, r0, #4
   161d8:	e7f1      	b.n	161be <__exponent+0x60>

000161da <_printf_common>:
   161da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   161de:	4616      	mov	r6, r2
   161e0:	4699      	mov	r9, r3
   161e2:	688a      	ldr	r2, [r1, #8]
   161e4:	690b      	ldr	r3, [r1, #16]
   161e6:	f8dd 8020 	ldr.w	r8, [sp, #32]
   161ea:	4293      	cmp	r3, r2
   161ec:	bfb8      	it	lt
   161ee:	4613      	movlt	r3, r2
   161f0:	6033      	str	r3, [r6, #0]
   161f2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
   161f6:	4607      	mov	r7, r0
   161f8:	460c      	mov	r4, r1
   161fa:	b10a      	cbz	r2, 16200 <_printf_common+0x26>
   161fc:	3301      	adds	r3, #1
   161fe:	6033      	str	r3, [r6, #0]
   16200:	6823      	ldr	r3, [r4, #0]
   16202:	0699      	lsls	r1, r3, #26
   16204:	bf42      	ittt	mi
   16206:	6833      	ldrmi	r3, [r6, #0]
   16208:	3302      	addmi	r3, #2
   1620a:	6033      	strmi	r3, [r6, #0]
   1620c:	6825      	ldr	r5, [r4, #0]
   1620e:	f015 0506 	ands.w	r5, r5, #6
   16212:	d106      	bne.n	16222 <_printf_common+0x48>
   16214:	f104 0a19 	add.w	sl, r4, #25
   16218:	68e3      	ldr	r3, [r4, #12]
   1621a:	6832      	ldr	r2, [r6, #0]
   1621c:	1a9b      	subs	r3, r3, r2
   1621e:	42ab      	cmp	r3, r5
   16220:	dc26      	bgt.n	16270 <_printf_common+0x96>
   16222:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
   16226:	1e13      	subs	r3, r2, #0
   16228:	6822      	ldr	r2, [r4, #0]
   1622a:	bf18      	it	ne
   1622c:	2301      	movne	r3, #1
   1622e:	0692      	lsls	r2, r2, #26
   16230:	d42b      	bmi.n	1628a <_printf_common+0xb0>
   16232:	f104 0243 	add.w	r2, r4, #67	; 0x43
   16236:	4649      	mov	r1, r9
   16238:	4638      	mov	r0, r7
   1623a:	47c0      	blx	r8
   1623c:	3001      	adds	r0, #1
   1623e:	d01e      	beq.n	1627e <_printf_common+0xa4>
   16240:	6823      	ldr	r3, [r4, #0]
   16242:	68e5      	ldr	r5, [r4, #12]
   16244:	6832      	ldr	r2, [r6, #0]
   16246:	f003 0306 	and.w	r3, r3, #6
   1624a:	2b04      	cmp	r3, #4
   1624c:	bf08      	it	eq
   1624e:	1aad      	subeq	r5, r5, r2
   16250:	68a3      	ldr	r3, [r4, #8]
   16252:	6922      	ldr	r2, [r4, #16]
   16254:	bf0c      	ite	eq
   16256:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
   1625a:	2500      	movne	r5, #0
   1625c:	4293      	cmp	r3, r2
   1625e:	bfc4      	itt	gt
   16260:	1a9b      	subgt	r3, r3, r2
   16262:	18ed      	addgt	r5, r5, r3
   16264:	2600      	movs	r6, #0
   16266:	341a      	adds	r4, #26
   16268:	42b5      	cmp	r5, r6
   1626a:	d11a      	bne.n	162a2 <_printf_common+0xc8>
   1626c:	2000      	movs	r0, #0
   1626e:	e008      	b.n	16282 <_printf_common+0xa8>
   16270:	2301      	movs	r3, #1
   16272:	4652      	mov	r2, sl
   16274:	4649      	mov	r1, r9
   16276:	4638      	mov	r0, r7
   16278:	47c0      	blx	r8
   1627a:	3001      	adds	r0, #1
   1627c:	d103      	bne.n	16286 <_printf_common+0xac>
   1627e:	f04f 30ff 	mov.w	r0, #4294967295
   16282:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   16286:	3501      	adds	r5, #1
   16288:	e7c6      	b.n	16218 <_printf_common+0x3e>
   1628a:	18e1      	adds	r1, r4, r3
   1628c:	1c5a      	adds	r2, r3, #1
   1628e:	2030      	movs	r0, #48	; 0x30
   16290:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
   16294:	4422      	add	r2, r4
   16296:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
   1629a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
   1629e:	3302      	adds	r3, #2
   162a0:	e7c7      	b.n	16232 <_printf_common+0x58>
   162a2:	2301      	movs	r3, #1
   162a4:	4622      	mov	r2, r4
   162a6:	4649      	mov	r1, r9
   162a8:	4638      	mov	r0, r7
   162aa:	47c0      	blx	r8
   162ac:	3001      	adds	r0, #1
   162ae:	d0e6      	beq.n	1627e <_printf_common+0xa4>
   162b0:	3601      	adds	r6, #1
   162b2:	e7d9      	b.n	16268 <_printf_common+0x8e>

000162b4 <_raise_r>:
   162b4:	291f      	cmp	r1, #31
   162b6:	b538      	push	{r3, r4, r5, lr}
   162b8:	4604      	mov	r4, r0
   162ba:	460d      	mov	r5, r1
   162bc:	d904      	bls.n	162c8 <_raise_r+0x14>
   162be:	2316      	movs	r3, #22
   162c0:	6003      	str	r3, [r0, #0]
   162c2:	f04f 30ff 	mov.w	r0, #4294967295
   162c6:	bd38      	pop	{r3, r4, r5, pc}
   162c8:	6c42      	ldr	r2, [r0, #68]	; 0x44
   162ca:	b112      	cbz	r2, 162d2 <_raise_r+0x1e>
   162cc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
   162d0:	b94b      	cbnz	r3, 162e6 <_raise_r+0x32>
   162d2:	4620      	mov	r0, r4
   162d4:	f000 f816 	bl	16304 <_getpid_r>
   162d8:	462a      	mov	r2, r5
   162da:	4601      	mov	r1, r0
   162dc:	4620      	mov	r0, r4
   162de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   162e2:	f7fa bfe9 	b.w	112b8 <_kill_r>
   162e6:	2b01      	cmp	r3, #1
   162e8:	d00a      	beq.n	16300 <_raise_r+0x4c>
   162ea:	1c59      	adds	r1, r3, #1
   162ec:	d103      	bne.n	162f6 <_raise_r+0x42>
   162ee:	2316      	movs	r3, #22
   162f0:	6003      	str	r3, [r0, #0]
   162f2:	2001      	movs	r0, #1
   162f4:	e7e7      	b.n	162c6 <_raise_r+0x12>
   162f6:	2400      	movs	r4, #0
   162f8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
   162fc:	4628      	mov	r0, r5
   162fe:	4798      	blx	r3
   16300:	2000      	movs	r0, #0
   16302:	e7e0      	b.n	162c6 <_raise_r+0x12>

00016304 <_getpid_r>:
   16304:	f7fc ba03 	b.w	1270e <_getpid>

00016308 <strncmp>:
   16308:	b510      	push	{r4, lr}
   1630a:	b16a      	cbz	r2, 16328 <strncmp+0x20>
   1630c:	3901      	subs	r1, #1
   1630e:	1884      	adds	r4, r0, r2
   16310:	f810 3b01 	ldrb.w	r3, [r0], #1
   16314:	f811 2f01 	ldrb.w	r2, [r1, #1]!
   16318:	4293      	cmp	r3, r2
   1631a:	d103      	bne.n	16324 <strncmp+0x1c>
   1631c:	42a0      	cmp	r0, r4
   1631e:	d001      	beq.n	16324 <strncmp+0x1c>
   16320:	2b00      	cmp	r3, #0
   16322:	d1f5      	bne.n	16310 <strncmp+0x8>
   16324:	1a98      	subs	r0, r3, r2
   16326:	bd10      	pop	{r4, pc}
   16328:	4610      	mov	r0, r2
   1632a:	e7fc      	b.n	16326 <strncmp+0x1e>

0001632c <strncpy>:
   1632c:	b510      	push	{r4, lr}
   1632e:	3901      	subs	r1, #1
   16330:	4603      	mov	r3, r0
   16332:	b132      	cbz	r2, 16342 <strncpy+0x16>
   16334:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   16338:	f803 4b01 	strb.w	r4, [r3], #1
   1633c:	3a01      	subs	r2, #1
   1633e:	2c00      	cmp	r4, #0
   16340:	d1f7      	bne.n	16332 <strncpy+0x6>
   16342:	441a      	add	r2, r3
   16344:	2100      	movs	r1, #0
   16346:	4293      	cmp	r3, r2
   16348:	d100      	bne.n	1634c <strncpy+0x20>
   1634a:	bd10      	pop	{r4, pc}
   1634c:	f803 1b01 	strb.w	r1, [r3], #1
   16350:	e7f9      	b.n	16346 <strncpy+0x1a>

00016352 <strnlen>:
   16352:	b510      	push	{r4, lr}
   16354:	4602      	mov	r2, r0
   16356:	4401      	add	r1, r0
   16358:	428a      	cmp	r2, r1
   1635a:	4613      	mov	r3, r2
   1635c:	d101      	bne.n	16362 <strnlen+0x10>
   1635e:	1a18      	subs	r0, r3, r0
   16360:	bd10      	pop	{r4, pc}
   16362:	781c      	ldrb	r4, [r3, #0]
   16364:	3201      	adds	r2, #1
   16366:	2c00      	cmp	r4, #0
   16368:	d1f6      	bne.n	16358 <strnlen+0x6>
   1636a:	e7f8      	b.n	1635e <strnlen+0xc>

0001636c <__strtok_r>:
   1636c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1636e:	b908      	cbnz	r0, 16374 <__strtok_r+0x8>
   16370:	6810      	ldr	r0, [r2, #0]
   16372:	b188      	cbz	r0, 16398 <__strtok_r+0x2c>
   16374:	4604      	mov	r4, r0
   16376:	4620      	mov	r0, r4
   16378:	f814 5b01 	ldrb.w	r5, [r4], #1
   1637c:	460f      	mov	r7, r1
   1637e:	f817 6b01 	ldrb.w	r6, [r7], #1
   16382:	b91e      	cbnz	r6, 1638c <__strtok_r+0x20>
   16384:	b965      	cbnz	r5, 163a0 <__strtok_r+0x34>
   16386:	6015      	str	r5, [r2, #0]
   16388:	4628      	mov	r0, r5
   1638a:	e005      	b.n	16398 <__strtok_r+0x2c>
   1638c:	42b5      	cmp	r5, r6
   1638e:	d1f6      	bne.n	1637e <__strtok_r+0x12>
   16390:	2b00      	cmp	r3, #0
   16392:	d1f0      	bne.n	16376 <__strtok_r+0xa>
   16394:	6014      	str	r4, [r2, #0]
   16396:	7003      	strb	r3, [r0, #0]
   16398:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1639a:	461c      	mov	r4, r3
   1639c:	e00c      	b.n	163b8 <__strtok_r+0x4c>
   1639e:	b915      	cbnz	r5, 163a6 <__strtok_r+0x3a>
   163a0:	f814 3b01 	ldrb.w	r3, [r4], #1
   163a4:	460e      	mov	r6, r1
   163a6:	f816 5b01 	ldrb.w	r5, [r6], #1
   163aa:	42ab      	cmp	r3, r5
   163ac:	d1f7      	bne.n	1639e <__strtok_r+0x32>
   163ae:	2b00      	cmp	r3, #0
   163b0:	d0f3      	beq.n	1639a <__strtok_r+0x2e>
   163b2:	2300      	movs	r3, #0
   163b4:	f804 3c01 	strb.w	r3, [r4, #-1]
   163b8:	6014      	str	r4, [r2, #0]
   163ba:	e7ed      	b.n	16398 <__strtok_r+0x2c>

000163bc <quorem>:
   163bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   163c0:	6903      	ldr	r3, [r0, #16]
   163c2:	690c      	ldr	r4, [r1, #16]
   163c4:	42a3      	cmp	r3, r4
   163c6:	4607      	mov	r7, r0
   163c8:	f2c0 8081 	blt.w	164ce <quorem+0x112>
   163cc:	3c01      	subs	r4, #1
   163ce:	f101 0814 	add.w	r8, r1, #20
   163d2:	f100 0514 	add.w	r5, r0, #20
   163d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
   163da:	9301      	str	r3, [sp, #4]
   163dc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
   163e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
   163e4:	3301      	adds	r3, #1
   163e6:	429a      	cmp	r2, r3
   163e8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
   163ec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
   163f0:	fbb2 f6f3 	udiv	r6, r2, r3
   163f4:	d331      	bcc.n	1645a <quorem+0x9e>
   163f6:	f04f 0e00 	mov.w	lr, #0
   163fa:	4640      	mov	r0, r8
   163fc:	46ac      	mov	ip, r5
   163fe:	46f2      	mov	sl, lr
   16400:	f850 2b04 	ldr.w	r2, [r0], #4
   16404:	b293      	uxth	r3, r2
   16406:	fb06 e303 	mla	r3, r6, r3, lr
   1640a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   1640e:	b29b      	uxth	r3, r3
   16410:	ebaa 0303 	sub.w	r3, sl, r3
   16414:	0c12      	lsrs	r2, r2, #16
   16416:	f8dc a000 	ldr.w	sl, [ip]
   1641a:	fb06 e202 	mla	r2, r6, r2, lr
   1641e:	fa13 f38a 	uxtah	r3, r3, sl
   16422:	ea4f 4e12 	mov.w	lr, r2, lsr #16
   16426:	fa1f fa82 	uxth.w	sl, r2
   1642a:	f8dc 2000 	ldr.w	r2, [ip]
   1642e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
   16432:	eb02 4223 	add.w	r2, r2, r3, asr #16
   16436:	b29b      	uxth	r3, r3
   16438:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   1643c:	4581      	cmp	r9, r0
   1643e:	f84c 3b04 	str.w	r3, [ip], #4
   16442:	ea4f 4a22 	mov.w	sl, r2, asr #16
   16446:	d2db      	bcs.n	16400 <quorem+0x44>
   16448:	f855 300b 	ldr.w	r3, [r5, fp]
   1644c:	b92b      	cbnz	r3, 1645a <quorem+0x9e>
   1644e:	9b01      	ldr	r3, [sp, #4]
   16450:	3b04      	subs	r3, #4
   16452:	429d      	cmp	r5, r3
   16454:	461a      	mov	r2, r3
   16456:	d32e      	bcc.n	164b6 <quorem+0xfa>
   16458:	613c      	str	r4, [r7, #16]
   1645a:	4638      	mov	r0, r7
   1645c:	f000 fa6d 	bl	1693a <__mcmp>
   16460:	2800      	cmp	r0, #0
   16462:	db24      	blt.n	164ae <quorem+0xf2>
   16464:	3601      	adds	r6, #1
   16466:	4628      	mov	r0, r5
   16468:	f04f 0c00 	mov.w	ip, #0
   1646c:	f858 2b04 	ldr.w	r2, [r8], #4
   16470:	f8d0 e000 	ldr.w	lr, [r0]
   16474:	b293      	uxth	r3, r2
   16476:	ebac 0303 	sub.w	r3, ip, r3
   1647a:	0c12      	lsrs	r2, r2, #16
   1647c:	fa13 f38e 	uxtah	r3, r3, lr
   16480:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
   16484:	eb02 4223 	add.w	r2, r2, r3, asr #16
   16488:	b29b      	uxth	r3, r3
   1648a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   1648e:	45c1      	cmp	r9, r8
   16490:	f840 3b04 	str.w	r3, [r0], #4
   16494:	ea4f 4c22 	mov.w	ip, r2, asr #16
   16498:	d2e8      	bcs.n	1646c <quorem+0xb0>
   1649a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
   1649e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
   164a2:	b922      	cbnz	r2, 164ae <quorem+0xf2>
   164a4:	3b04      	subs	r3, #4
   164a6:	429d      	cmp	r5, r3
   164a8:	461a      	mov	r2, r3
   164aa:	d30a      	bcc.n	164c2 <quorem+0x106>
   164ac:	613c      	str	r4, [r7, #16]
   164ae:	4630      	mov	r0, r6
   164b0:	b003      	add	sp, #12
   164b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   164b6:	6812      	ldr	r2, [r2, #0]
   164b8:	3b04      	subs	r3, #4
   164ba:	2a00      	cmp	r2, #0
   164bc:	d1cc      	bne.n	16458 <quorem+0x9c>
   164be:	3c01      	subs	r4, #1
   164c0:	e7c7      	b.n	16452 <quorem+0x96>
   164c2:	6812      	ldr	r2, [r2, #0]
   164c4:	3b04      	subs	r3, #4
   164c6:	2a00      	cmp	r2, #0
   164c8:	d1f0      	bne.n	164ac <quorem+0xf0>
   164ca:	3c01      	subs	r4, #1
   164cc:	e7eb      	b.n	164a6 <quorem+0xea>
   164ce:	2000      	movs	r0, #0
   164d0:	e7ee      	b.n	164b0 <quorem+0xf4>

000164d2 <__sfmoreglue>:
   164d2:	b570      	push	{r4, r5, r6, lr}
   164d4:	1e4a      	subs	r2, r1, #1
   164d6:	2568      	movs	r5, #104	; 0x68
   164d8:	4355      	muls	r5, r2
   164da:	460e      	mov	r6, r1
   164dc:	f105 0174 	add.w	r1, r5, #116	; 0x74
   164e0:	f7fa f9f8 	bl	108d4 <_malloc_r>
   164e4:	4604      	mov	r4, r0
   164e6:	b140      	cbz	r0, 164fa <__sfmoreglue+0x28>
   164e8:	2100      	movs	r1, #0
   164ea:	e9c0 1600 	strd	r1, r6, [r0]
   164ee:	300c      	adds	r0, #12
   164f0:	60a0      	str	r0, [r4, #8]
   164f2:	f105 0268 	add.w	r2, r5, #104	; 0x68
   164f6:	f7ff fda3 	bl	16040 <memset>
   164fa:	4620      	mov	r0, r4
   164fc:	bd70      	pop	{r4, r5, r6, pc}

000164fe <_fwalk_reent>:
   164fe:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   16502:	4606      	mov	r6, r0
   16504:	4688      	mov	r8, r1
   16506:	f100 0448 	add.w	r4, r0, #72	; 0x48
   1650a:	2700      	movs	r7, #0
   1650c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
   16510:	f1b9 0901 	subs.w	r9, r9, #1
   16514:	d505      	bpl.n	16522 <_fwalk_reent+0x24>
   16516:	6824      	ldr	r4, [r4, #0]
   16518:	2c00      	cmp	r4, #0
   1651a:	d1f7      	bne.n	1650c <_fwalk_reent+0xe>
   1651c:	4638      	mov	r0, r7
   1651e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   16522:	89ab      	ldrh	r3, [r5, #12]
   16524:	2b01      	cmp	r3, #1
   16526:	d907      	bls.n	16538 <_fwalk_reent+0x3a>
   16528:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
   1652c:	3301      	adds	r3, #1
   1652e:	d003      	beq.n	16538 <_fwalk_reent+0x3a>
   16530:	4629      	mov	r1, r5
   16532:	4630      	mov	r0, r6
   16534:	47c0      	blx	r8
   16536:	4307      	orrs	r7, r0
   16538:	3568      	adds	r5, #104	; 0x68
   1653a:	e7e9      	b.n	16510 <_fwalk_reent+0x12>

0001653c <__swhatbuf_r>:
   1653c:	b570      	push	{r4, r5, r6, lr}
   1653e:	460e      	mov	r6, r1
   16540:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   16544:	2900      	cmp	r1, #0
   16546:	b096      	sub	sp, #88	; 0x58
   16548:	4614      	mov	r4, r2
   1654a:	461d      	mov	r5, r3
   1654c:	da07      	bge.n	1655e <__swhatbuf_r+0x22>
   1654e:	2300      	movs	r3, #0
   16550:	602b      	str	r3, [r5, #0]
   16552:	89b3      	ldrh	r3, [r6, #12]
   16554:	061a      	lsls	r2, r3, #24
   16556:	d410      	bmi.n	1657a <__swhatbuf_r+0x3e>
   16558:	f44f 6380 	mov.w	r3, #1024	; 0x400
   1655c:	e00e      	b.n	1657c <__swhatbuf_r+0x40>
   1655e:	466a      	mov	r2, sp
   16560:	f7fb fa82 	bl	11a68 <_fstat_r>
   16564:	2800      	cmp	r0, #0
   16566:	dbf2      	blt.n	1654e <__swhatbuf_r+0x12>
   16568:	9a01      	ldr	r2, [sp, #4]
   1656a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   1656e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
   16572:	425a      	negs	r2, r3
   16574:	415a      	adcs	r2, r3
   16576:	602a      	str	r2, [r5, #0]
   16578:	e7ee      	b.n	16558 <__swhatbuf_r+0x1c>
   1657a:	2340      	movs	r3, #64	; 0x40
   1657c:	2000      	movs	r0, #0
   1657e:	6023      	str	r3, [r4, #0]
   16580:	b016      	add	sp, #88	; 0x58
   16582:	bd70      	pop	{r4, r5, r6, pc}

00016584 <_Balloc>:
   16584:	b570      	push	{r4, r5, r6, lr}
   16586:	6a46      	ldr	r6, [r0, #36]	; 0x24
   16588:	4604      	mov	r4, r0
   1658a:	460d      	mov	r5, r1
   1658c:	b93e      	cbnz	r6, 1659e <_Balloc+0x1a>
   1658e:	2010      	movs	r0, #16
   16590:	f7fa f942 	bl	10818 <malloc>
   16594:	e9c0 6601 	strd	r6, r6, [r0, #4]
   16598:	6260      	str	r0, [r4, #36]	; 0x24
   1659a:	6006      	str	r6, [r0, #0]
   1659c:	60c6      	str	r6, [r0, #12]
   1659e:	6a66      	ldr	r6, [r4, #36]	; 0x24
   165a0:	68f3      	ldr	r3, [r6, #12]
   165a2:	b183      	cbz	r3, 165c6 <_Balloc+0x42>
   165a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
   165a6:	68db      	ldr	r3, [r3, #12]
   165a8:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
   165ac:	b9b8      	cbnz	r0, 165de <_Balloc+0x5a>
   165ae:	2101      	movs	r1, #1
   165b0:	fa01 f605 	lsl.w	r6, r1, r5
   165b4:	1d72      	adds	r2, r6, #5
   165b6:	0092      	lsls	r2, r2, #2
   165b8:	4620      	mov	r0, r4
   165ba:	f000 fa9e 	bl	16afa <_calloc_r>
   165be:	b160      	cbz	r0, 165da <_Balloc+0x56>
   165c0:	e9c0 5601 	strd	r5, r6, [r0, #4]
   165c4:	e00e      	b.n	165e4 <_Balloc+0x60>
   165c6:	2221      	movs	r2, #33	; 0x21
   165c8:	2104      	movs	r1, #4
   165ca:	4620      	mov	r0, r4
   165cc:	f000 fa95 	bl	16afa <_calloc_r>
   165d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
   165d2:	60f0      	str	r0, [r6, #12]
   165d4:	68db      	ldr	r3, [r3, #12]
   165d6:	2b00      	cmp	r3, #0
   165d8:	d1e4      	bne.n	165a4 <_Balloc+0x20>
   165da:	2000      	movs	r0, #0
   165dc:	bd70      	pop	{r4, r5, r6, pc}
   165de:	6802      	ldr	r2, [r0, #0]
   165e0:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
   165e4:	2300      	movs	r3, #0
   165e6:	e9c0 3303 	strd	r3, r3, [r0, #12]
   165ea:	e7f7      	b.n	165dc <_Balloc+0x58>

000165ec <_Bfree>:
   165ec:	b570      	push	{r4, r5, r6, lr}
   165ee:	6a46      	ldr	r6, [r0, #36]	; 0x24
   165f0:	4605      	mov	r5, r0
   165f2:	460c      	mov	r4, r1
   165f4:	b93e      	cbnz	r6, 16606 <_Bfree+0x1a>
   165f6:	2010      	movs	r0, #16
   165f8:	f7fa f90e 	bl	10818 <malloc>
   165fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
   16600:	6268      	str	r0, [r5, #36]	; 0x24
   16602:	6006      	str	r6, [r0, #0]
   16604:	60c6      	str	r6, [r0, #12]
   16606:	b13c      	cbz	r4, 16618 <_Bfree+0x2c>
   16608:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   1660a:	6862      	ldr	r2, [r4, #4]
   1660c:	68db      	ldr	r3, [r3, #12]
   1660e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   16612:	6021      	str	r1, [r4, #0]
   16614:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
   16618:	bd70      	pop	{r4, r5, r6, pc}

0001661a <__multadd>:
   1661a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1661e:	690e      	ldr	r6, [r1, #16]
   16620:	4607      	mov	r7, r0
   16622:	4698      	mov	r8, r3
   16624:	460c      	mov	r4, r1
   16626:	f101 0014 	add.w	r0, r1, #20
   1662a:	2300      	movs	r3, #0
   1662c:	6805      	ldr	r5, [r0, #0]
   1662e:	b2a9      	uxth	r1, r5
   16630:	fb02 8101 	mla	r1, r2, r1, r8
   16634:	ea4f 4c11 	mov.w	ip, r1, lsr #16
   16638:	0c2d      	lsrs	r5, r5, #16
   1663a:	fb02 c505 	mla	r5, r2, r5, ip
   1663e:	b289      	uxth	r1, r1
   16640:	3301      	adds	r3, #1
   16642:	eb01 4105 	add.w	r1, r1, r5, lsl #16
   16646:	429e      	cmp	r6, r3
   16648:	f840 1b04 	str.w	r1, [r0], #4
   1664c:	ea4f 4815 	mov.w	r8, r5, lsr #16
   16650:	dcec      	bgt.n	1662c <__multadd+0x12>
   16652:	f1b8 0f00 	cmp.w	r8, #0
   16656:	d01b      	beq.n	16690 <__multadd+0x76>
   16658:	68a3      	ldr	r3, [r4, #8]
   1665a:	42b3      	cmp	r3, r6
   1665c:	dc12      	bgt.n	16684 <__multadd+0x6a>
   1665e:	6861      	ldr	r1, [r4, #4]
   16660:	4638      	mov	r0, r7
   16662:	3101      	adds	r1, #1
   16664:	f7ff ff8e 	bl	16584 <_Balloc>
   16668:	6922      	ldr	r2, [r4, #16]
   1666a:	3202      	adds	r2, #2
   1666c:	f104 010c 	add.w	r1, r4, #12
   16670:	4605      	mov	r5, r0
   16672:	0092      	lsls	r2, r2, #2
   16674:	300c      	adds	r0, #12
   16676:	f7ff fcd5 	bl	16024 <memcpy>
   1667a:	4621      	mov	r1, r4
   1667c:	4638      	mov	r0, r7
   1667e:	f7ff ffb5 	bl	165ec <_Bfree>
   16682:	462c      	mov	r4, r5
   16684:	eb04 0386 	add.w	r3, r4, r6, lsl #2
   16688:	3601      	adds	r6, #1
   1668a:	f8c3 8014 	str.w	r8, [r3, #20]
   1668e:	6126      	str	r6, [r4, #16]
   16690:	4620      	mov	r0, r4
   16692:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00016696 <__hi0bits>:
   16696:	0c02      	lsrs	r2, r0, #16
   16698:	0412      	lsls	r2, r2, #16
   1669a:	4603      	mov	r3, r0
   1669c:	b9ca      	cbnz	r2, 166d2 <__hi0bits+0x3c>
   1669e:	0403      	lsls	r3, r0, #16
   166a0:	2010      	movs	r0, #16
   166a2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
   166a6:	bf04      	itt	eq
   166a8:	021b      	lsleq	r3, r3, #8
   166aa:	3008      	addeq	r0, #8
   166ac:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
   166b0:	bf04      	itt	eq
   166b2:	011b      	lsleq	r3, r3, #4
   166b4:	3004      	addeq	r0, #4
   166b6:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
   166ba:	bf04      	itt	eq
   166bc:	009b      	lsleq	r3, r3, #2
   166be:	3002      	addeq	r0, #2
   166c0:	2b00      	cmp	r3, #0
   166c2:	db05      	blt.n	166d0 <__hi0bits+0x3a>
   166c4:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
   166c8:	f100 0001 	add.w	r0, r0, #1
   166cc:	bf08      	it	eq
   166ce:	2020      	moveq	r0, #32
   166d0:	4770      	bx	lr
   166d2:	2000      	movs	r0, #0
   166d4:	e7e5      	b.n	166a2 <__hi0bits+0xc>

000166d6 <__lo0bits>:
   166d6:	6803      	ldr	r3, [r0, #0]
   166d8:	4602      	mov	r2, r0
   166da:	f013 0007 	ands.w	r0, r3, #7
   166de:	d00b      	beq.n	166f8 <__lo0bits+0x22>
   166e0:	07d9      	lsls	r1, r3, #31
   166e2:	d422      	bmi.n	1672a <__lo0bits+0x54>
   166e4:	0798      	lsls	r0, r3, #30
   166e6:	bf49      	itett	mi
   166e8:	085b      	lsrmi	r3, r3, #1
   166ea:	089b      	lsrpl	r3, r3, #2
   166ec:	2001      	movmi	r0, #1
   166ee:	6013      	strmi	r3, [r2, #0]
   166f0:	bf5c      	itt	pl
   166f2:	6013      	strpl	r3, [r2, #0]
   166f4:	2002      	movpl	r0, #2
   166f6:	4770      	bx	lr
   166f8:	b299      	uxth	r1, r3
   166fa:	b909      	cbnz	r1, 16700 <__lo0bits+0x2a>
   166fc:	0c1b      	lsrs	r3, r3, #16
   166fe:	2010      	movs	r0, #16
   16700:	f013 0fff 	tst.w	r3, #255	; 0xff
   16704:	bf04      	itt	eq
   16706:	0a1b      	lsreq	r3, r3, #8
   16708:	3008      	addeq	r0, #8
   1670a:	0719      	lsls	r1, r3, #28
   1670c:	bf04      	itt	eq
   1670e:	091b      	lsreq	r3, r3, #4
   16710:	3004      	addeq	r0, #4
   16712:	0799      	lsls	r1, r3, #30
   16714:	bf04      	itt	eq
   16716:	089b      	lsreq	r3, r3, #2
   16718:	3002      	addeq	r0, #2
   1671a:	07d9      	lsls	r1, r3, #31
   1671c:	d403      	bmi.n	16726 <__lo0bits+0x50>
   1671e:	085b      	lsrs	r3, r3, #1
   16720:	f100 0001 	add.w	r0, r0, #1
   16724:	d003      	beq.n	1672e <__lo0bits+0x58>
   16726:	6013      	str	r3, [r2, #0]
   16728:	4770      	bx	lr
   1672a:	2000      	movs	r0, #0
   1672c:	4770      	bx	lr
   1672e:	2020      	movs	r0, #32
   16730:	4770      	bx	lr

00016732 <__i2b>:
   16732:	b510      	push	{r4, lr}
   16734:	460c      	mov	r4, r1
   16736:	2101      	movs	r1, #1
   16738:	f7ff ff24 	bl	16584 <_Balloc>
   1673c:	2201      	movs	r2, #1
   1673e:	6144      	str	r4, [r0, #20]
   16740:	6102      	str	r2, [r0, #16]
   16742:	bd10      	pop	{r4, pc}

00016744 <__multiply>:
   16744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16748:	4615      	mov	r5, r2
   1674a:	690a      	ldr	r2, [r1, #16]
   1674c:	692b      	ldr	r3, [r5, #16]
   1674e:	429a      	cmp	r2, r3
   16750:	bfb8      	it	lt
   16752:	460b      	movlt	r3, r1
   16754:	460c      	mov	r4, r1
   16756:	bfbc      	itt	lt
   16758:	462c      	movlt	r4, r5
   1675a:	461d      	movlt	r5, r3
   1675c:	6927      	ldr	r7, [r4, #16]
   1675e:	f8d5 9010 	ldr.w	r9, [r5, #16]
   16762:	68a3      	ldr	r3, [r4, #8]
   16764:	6861      	ldr	r1, [r4, #4]
   16766:	eb07 0609 	add.w	r6, r7, r9
   1676a:	42b3      	cmp	r3, r6
   1676c:	bfb8      	it	lt
   1676e:	3101      	addlt	r1, #1
   16770:	b085      	sub	sp, #20
   16772:	f7ff ff07 	bl	16584 <_Balloc>
   16776:	f100 0114 	add.w	r1, r0, #20
   1677a:	eb01 0886 	add.w	r8, r1, r6, lsl #2
   1677e:	460b      	mov	r3, r1
   16780:	2200      	movs	r2, #0
   16782:	4543      	cmp	r3, r8
   16784:	d31d      	bcc.n	167c2 <__multiply+0x7e>
   16786:	f104 0314 	add.w	r3, r4, #20
   1678a:	f105 0214 	add.w	r2, r5, #20
   1678e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
   16792:	eb02 0389 	add.w	r3, r2, r9, lsl #2
   16796:	9302      	str	r3, [sp, #8]
   16798:	1b3b      	subs	r3, r7, r4
   1679a:	3b15      	subs	r3, #21
   1679c:	f023 0303 	bic.w	r3, r3, #3
   167a0:	3304      	adds	r3, #4
   167a2:	f104 0515 	add.w	r5, r4, #21
   167a6:	42af      	cmp	r7, r5
   167a8:	bf38      	it	cc
   167aa:	2304      	movcc	r3, #4
   167ac:	9301      	str	r3, [sp, #4]
   167ae:	9b02      	ldr	r3, [sp, #8]
   167b0:	9203      	str	r2, [sp, #12]
   167b2:	4293      	cmp	r3, r2
   167b4:	d808      	bhi.n	167c8 <__multiply+0x84>
   167b6:	2e00      	cmp	r6, #0
   167b8:	dc5a      	bgt.n	16870 <__multiply+0x12c>
   167ba:	6106      	str	r6, [r0, #16]
   167bc:	b005      	add	sp, #20
   167be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   167c2:	f843 2b04 	str.w	r2, [r3], #4
   167c6:	e7dc      	b.n	16782 <__multiply+0x3e>
   167c8:	f8b2 a000 	ldrh.w	sl, [r2]
   167cc:	f1ba 0f00 	cmp.w	sl, #0
   167d0:	d024      	beq.n	1681c <__multiply+0xd8>
   167d2:	f104 0e14 	add.w	lr, r4, #20
   167d6:	4689      	mov	r9, r1
   167d8:	f04f 0c00 	mov.w	ip, #0
   167dc:	f85e 5b04 	ldr.w	r5, [lr], #4
   167e0:	f8d9 b000 	ldr.w	fp, [r9]
   167e4:	b2ab      	uxth	r3, r5
   167e6:	fa1f fb8b 	uxth.w	fp, fp
   167ea:	fb0a b303 	mla	r3, sl, r3, fp
   167ee:	ea4f 4b15 	mov.w	fp, r5, lsr #16
   167f2:	f8d9 5000 	ldr.w	r5, [r9]
   167f6:	4463      	add	r3, ip
   167f8:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   167fc:	fb0a c50b 	mla	r5, sl, fp, ip
   16800:	eb05 4513 	add.w	r5, r5, r3, lsr #16
   16804:	b29b      	uxth	r3, r3
   16806:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
   1680a:	4577      	cmp	r7, lr
   1680c:	f849 3b04 	str.w	r3, [r9], #4
   16810:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   16814:	d8e2      	bhi.n	167dc <__multiply+0x98>
   16816:	9b01      	ldr	r3, [sp, #4]
   16818:	f841 c003 	str.w	ip, [r1, r3]
   1681c:	9b03      	ldr	r3, [sp, #12]
   1681e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
   16822:	3204      	adds	r2, #4
   16824:	f1b9 0f00 	cmp.w	r9, #0
   16828:	d020      	beq.n	1686c <__multiply+0x128>
   1682a:	680b      	ldr	r3, [r1, #0]
   1682c:	f104 0c14 	add.w	ip, r4, #20
   16830:	468e      	mov	lr, r1
   16832:	f04f 0a00 	mov.w	sl, #0
   16836:	f8bc 5000 	ldrh.w	r5, [ip]
   1683a:	f8be b002 	ldrh.w	fp, [lr, #2]
   1683e:	fb09 b505 	mla	r5, r9, r5, fp
   16842:	44aa      	add	sl, r5
   16844:	b29b      	uxth	r3, r3
   16846:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
   1684a:	f84e 3b04 	str.w	r3, [lr], #4
   1684e:	f85c 3b04 	ldr.w	r3, [ip], #4
   16852:	f8be 5000 	ldrh.w	r5, [lr]
   16856:	0c1b      	lsrs	r3, r3, #16
   16858:	fb09 5303 	mla	r3, r9, r3, r5
   1685c:	eb03 431a 	add.w	r3, r3, sl, lsr #16
   16860:	4567      	cmp	r7, ip
   16862:	ea4f 4a13 	mov.w	sl, r3, lsr #16
   16866:	d8e6      	bhi.n	16836 <__multiply+0xf2>
   16868:	9d01      	ldr	r5, [sp, #4]
   1686a:	514b      	str	r3, [r1, r5]
   1686c:	3104      	adds	r1, #4
   1686e:	e79e      	b.n	167ae <__multiply+0x6a>
   16870:	f858 3d04 	ldr.w	r3, [r8, #-4]!
   16874:	2b00      	cmp	r3, #0
   16876:	d1a0      	bne.n	167ba <__multiply+0x76>
   16878:	3e01      	subs	r6, #1
   1687a:	e79c      	b.n	167b6 <__multiply+0x72>

0001687c <__lshift>:
   1687c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   16880:	460c      	mov	r4, r1
   16882:	6849      	ldr	r1, [r1, #4]
   16884:	6923      	ldr	r3, [r4, #16]
   16886:	eb03 1862 	add.w	r8, r3, r2, asr #5
   1688a:	68a3      	ldr	r3, [r4, #8]
   1688c:	4607      	mov	r7, r0
   1688e:	4691      	mov	r9, r2
   16890:	ea4f 1a62 	mov.w	sl, r2, asr #5
   16894:	f108 0601 	add.w	r6, r8, #1
   16898:	42b3      	cmp	r3, r6
   1689a:	db3f      	blt.n	1691c <__lshift+0xa0>
   1689c:	4638      	mov	r0, r7
   1689e:	f7ff fe71 	bl	16584 <_Balloc>
   168a2:	2300      	movs	r3, #0
   168a4:	4605      	mov	r5, r0
   168a6:	f100 0114 	add.w	r1, r0, #20
   168aa:	f100 0210 	add.w	r2, r0, #16
   168ae:	4618      	mov	r0, r3
   168b0:	4553      	cmp	r3, sl
   168b2:	db36      	blt.n	16922 <__lshift+0xa6>
   168b4:	6920      	ldr	r0, [r4, #16]
   168b6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
   168ba:	f104 0314 	add.w	r3, r4, #20
   168be:	f019 091f 	ands.w	r9, r9, #31
   168c2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
   168c6:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
   168ca:	d02e      	beq.n	1692a <__lshift+0xae>
   168cc:	f1c9 0e20 	rsb	lr, r9, #32
   168d0:	468a      	mov	sl, r1
   168d2:	2200      	movs	r2, #0
   168d4:	6818      	ldr	r0, [r3, #0]
   168d6:	fa00 f009 	lsl.w	r0, r0, r9
   168da:	4302      	orrs	r2, r0
   168dc:	f84a 2b04 	str.w	r2, [sl], #4
   168e0:	f853 2b04 	ldr.w	r2, [r3], #4
   168e4:	459c      	cmp	ip, r3
   168e6:	fa22 f20e 	lsr.w	r2, r2, lr
   168ea:	d8f3      	bhi.n	168d4 <__lshift+0x58>
   168ec:	ebac 0304 	sub.w	r3, ip, r4
   168f0:	3b15      	subs	r3, #21
   168f2:	f023 0303 	bic.w	r3, r3, #3
   168f6:	3304      	adds	r3, #4
   168f8:	f104 0015 	add.w	r0, r4, #21
   168fc:	4560      	cmp	r0, ip
   168fe:	bf88      	it	hi
   16900:	2304      	movhi	r3, #4
   16902:	50ca      	str	r2, [r1, r3]
   16904:	b10a      	cbz	r2, 1690a <__lshift+0x8e>
   16906:	f108 0602 	add.w	r6, r8, #2
   1690a:	3e01      	subs	r6, #1
   1690c:	4638      	mov	r0, r7
   1690e:	612e      	str	r6, [r5, #16]
   16910:	4621      	mov	r1, r4
   16912:	f7ff fe6b 	bl	165ec <_Bfree>
   16916:	4628      	mov	r0, r5
   16918:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1691c:	3101      	adds	r1, #1
   1691e:	005b      	lsls	r3, r3, #1
   16920:	e7ba      	b.n	16898 <__lshift+0x1c>
   16922:	f842 0f04 	str.w	r0, [r2, #4]!
   16926:	3301      	adds	r3, #1
   16928:	e7c2      	b.n	168b0 <__lshift+0x34>
   1692a:	3904      	subs	r1, #4
   1692c:	f853 2b04 	ldr.w	r2, [r3], #4
   16930:	f841 2f04 	str.w	r2, [r1, #4]!
   16934:	459c      	cmp	ip, r3
   16936:	d8f9      	bhi.n	1692c <__lshift+0xb0>
   16938:	e7e7      	b.n	1690a <__lshift+0x8e>

0001693a <__mcmp>:
   1693a:	690a      	ldr	r2, [r1, #16]
   1693c:	4603      	mov	r3, r0
   1693e:	6900      	ldr	r0, [r0, #16]
   16940:	1a80      	subs	r0, r0, r2
   16942:	b530      	push	{r4, r5, lr}
   16944:	d10d      	bne.n	16962 <__mcmp+0x28>
   16946:	3314      	adds	r3, #20
   16948:	3114      	adds	r1, #20
   1694a:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   1694e:	eb01 0182 	add.w	r1, r1, r2, lsl #2
   16952:	f854 5d04 	ldr.w	r5, [r4, #-4]!
   16956:	f851 2d04 	ldr.w	r2, [r1, #-4]!
   1695a:	4295      	cmp	r5, r2
   1695c:	d002      	beq.n	16964 <__mcmp+0x2a>
   1695e:	d304      	bcc.n	1696a <__mcmp+0x30>
   16960:	2001      	movs	r0, #1
   16962:	bd30      	pop	{r4, r5, pc}
   16964:	42a3      	cmp	r3, r4
   16966:	d3f4      	bcc.n	16952 <__mcmp+0x18>
   16968:	e7fb      	b.n	16962 <__mcmp+0x28>
   1696a:	f04f 30ff 	mov.w	r0, #4294967295
   1696e:	e7f8      	b.n	16962 <__mcmp+0x28>

00016970 <__mdiff>:
   16970:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16974:	460c      	mov	r4, r1
   16976:	4606      	mov	r6, r0
   16978:	4611      	mov	r1, r2
   1697a:	4620      	mov	r0, r4
   1697c:	4617      	mov	r7, r2
   1697e:	f7ff ffdc 	bl	1693a <__mcmp>
   16982:	1e05      	subs	r5, r0, #0
   16984:	d108      	bne.n	16998 <__mdiff+0x28>
   16986:	4629      	mov	r1, r5
   16988:	4630      	mov	r0, r6
   1698a:	f7ff fdfb 	bl	16584 <_Balloc>
   1698e:	2301      	movs	r3, #1
   16990:	e9c0 3504 	strd	r3, r5, [r0, #16]
   16994:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16998:	bfa4      	itt	ge
   1699a:	463b      	movge	r3, r7
   1699c:	4627      	movge	r7, r4
   1699e:	4630      	mov	r0, r6
   169a0:	6879      	ldr	r1, [r7, #4]
   169a2:	bfa6      	itte	ge
   169a4:	461c      	movge	r4, r3
   169a6:	2500      	movge	r5, #0
   169a8:	2501      	movlt	r5, #1
   169aa:	f7ff fdeb 	bl	16584 <_Balloc>
   169ae:	693e      	ldr	r6, [r7, #16]
   169b0:	60c5      	str	r5, [r0, #12]
   169b2:	6925      	ldr	r5, [r4, #16]
   169b4:	f107 0114 	add.w	r1, r7, #20
   169b8:	f104 0914 	add.w	r9, r4, #20
   169bc:	f100 0e14 	add.w	lr, r0, #20
   169c0:	f107 0210 	add.w	r2, r7, #16
   169c4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
   169c8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
   169cc:	46f2      	mov	sl, lr
   169ce:	2700      	movs	r7, #0
   169d0:	f859 3b04 	ldr.w	r3, [r9], #4
   169d4:	f852 bf04 	ldr.w	fp, [r2, #4]!
   169d8:	fa1f f883 	uxth.w	r8, r3
   169dc:	fa17 f78b 	uxtah	r7, r7, fp
   169e0:	0c1b      	lsrs	r3, r3, #16
   169e2:	eba7 0808 	sub.w	r8, r7, r8
   169e6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
   169ea:	eb03 4328 	add.w	r3, r3, r8, asr #16
   169ee:	fa1f f888 	uxth.w	r8, r8
   169f2:	141f      	asrs	r7, r3, #16
   169f4:	454d      	cmp	r5, r9
   169f6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
   169fa:	f84a 3b04 	str.w	r3, [sl], #4
   169fe:	d8e7      	bhi.n	169d0 <__mdiff+0x60>
   16a00:	1b2b      	subs	r3, r5, r4
   16a02:	3b15      	subs	r3, #21
   16a04:	f023 0303 	bic.w	r3, r3, #3
   16a08:	3304      	adds	r3, #4
   16a0a:	3415      	adds	r4, #21
   16a0c:	42a5      	cmp	r5, r4
   16a0e:	bf38      	it	cc
   16a10:	2304      	movcc	r3, #4
   16a12:	4419      	add	r1, r3
   16a14:	4473      	add	r3, lr
   16a16:	469e      	mov	lr, r3
   16a18:	460d      	mov	r5, r1
   16a1a:	4565      	cmp	r5, ip
   16a1c:	d30e      	bcc.n	16a3c <__mdiff+0xcc>
   16a1e:	f10c 0203 	add.w	r2, ip, #3
   16a22:	1a52      	subs	r2, r2, r1
   16a24:	f022 0203 	bic.w	r2, r2, #3
   16a28:	3903      	subs	r1, #3
   16a2a:	458c      	cmp	ip, r1
   16a2c:	bf38      	it	cc
   16a2e:	2200      	movcc	r2, #0
   16a30:	441a      	add	r2, r3
   16a32:	f852 3d04 	ldr.w	r3, [r2, #-4]!
   16a36:	b17b      	cbz	r3, 16a58 <__mdiff+0xe8>
   16a38:	6106      	str	r6, [r0, #16]
   16a3a:	e7ab      	b.n	16994 <__mdiff+0x24>
   16a3c:	f855 8b04 	ldr.w	r8, [r5], #4
   16a40:	fa17 f488 	uxtah	r4, r7, r8
   16a44:	1422      	asrs	r2, r4, #16
   16a46:	eb02 4218 	add.w	r2, r2, r8, lsr #16
   16a4a:	b2a4      	uxth	r4, r4
   16a4c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
   16a50:	f84e 4b04 	str.w	r4, [lr], #4
   16a54:	1417      	asrs	r7, r2, #16
   16a56:	e7e0      	b.n	16a1a <__mdiff+0xaa>
   16a58:	3e01      	subs	r6, #1
   16a5a:	e7ea      	b.n	16a32 <__mdiff+0xc2>

00016a5c <__d2b>:
   16a5c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   16a60:	2101      	movs	r1, #1
   16a62:	461c      	mov	r4, r3
   16a64:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
   16a68:	4690      	mov	r8, r2
   16a6a:	f7ff fd8b 	bl	16584 <_Balloc>
   16a6e:	f3c4 0313 	ubfx	r3, r4, #0, #20
   16a72:	f3c4 540a 	ubfx	r4, r4, #20, #11
   16a76:	4607      	mov	r7, r0
   16a78:	bb2c      	cbnz	r4, 16ac6 <__d2b+0x6a>
   16a7a:	9301      	str	r3, [sp, #4]
   16a7c:	f1b8 0300 	subs.w	r3, r8, #0
   16a80:	d026      	beq.n	16ad0 <__d2b+0x74>
   16a82:	4668      	mov	r0, sp
   16a84:	9300      	str	r3, [sp, #0]
   16a86:	f7ff fe26 	bl	166d6 <__lo0bits>
   16a8a:	9900      	ldr	r1, [sp, #0]
   16a8c:	b1f0      	cbz	r0, 16acc <__d2b+0x70>
   16a8e:	9a01      	ldr	r2, [sp, #4]
   16a90:	f1c0 0320 	rsb	r3, r0, #32
   16a94:	fa02 f303 	lsl.w	r3, r2, r3
   16a98:	430b      	orrs	r3, r1
   16a9a:	40c2      	lsrs	r2, r0
   16a9c:	617b      	str	r3, [r7, #20]
   16a9e:	9201      	str	r2, [sp, #4]
   16aa0:	9b01      	ldr	r3, [sp, #4]
   16aa2:	61bb      	str	r3, [r7, #24]
   16aa4:	2b00      	cmp	r3, #0
   16aa6:	bf14      	ite	ne
   16aa8:	2102      	movne	r1, #2
   16aaa:	2101      	moveq	r1, #1
   16aac:	6139      	str	r1, [r7, #16]
   16aae:	b1c4      	cbz	r4, 16ae2 <__d2b+0x86>
   16ab0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
   16ab4:	4404      	add	r4, r0
   16ab6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
   16aba:	6034      	str	r4, [r6, #0]
   16abc:	6028      	str	r0, [r5, #0]
   16abe:	4638      	mov	r0, r7
   16ac0:	b002      	add	sp, #8
   16ac2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   16ac6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   16aca:	e7d6      	b.n	16a7a <__d2b+0x1e>
   16acc:	6179      	str	r1, [r7, #20]
   16ace:	e7e7      	b.n	16aa0 <__d2b+0x44>
   16ad0:	a801      	add	r0, sp, #4
   16ad2:	f7ff fe00 	bl	166d6 <__lo0bits>
   16ad6:	9b01      	ldr	r3, [sp, #4]
   16ad8:	617b      	str	r3, [r7, #20]
   16ada:	2101      	movs	r1, #1
   16adc:	6139      	str	r1, [r7, #16]
   16ade:	3020      	adds	r0, #32
   16ae0:	e7e5      	b.n	16aae <__d2b+0x52>
   16ae2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
   16ae6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
   16aea:	6030      	str	r0, [r6, #0]
   16aec:	6918      	ldr	r0, [r3, #16]
   16aee:	f7ff fdd2 	bl	16696 <__hi0bits>
   16af2:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
   16af6:	6029      	str	r1, [r5, #0]
   16af8:	e7e1      	b.n	16abe <__d2b+0x62>

00016afa <_calloc_r>:
   16afa:	b538      	push	{r3, r4, r5, lr}
   16afc:	fb02 f501 	mul.w	r5, r2, r1
   16b00:	4629      	mov	r1, r5
   16b02:	f7f9 fee7 	bl	108d4 <_malloc_r>
   16b06:	4604      	mov	r4, r0
   16b08:	b118      	cbz	r0, 16b12 <_calloc_r+0x18>
   16b0a:	462a      	mov	r2, r5
   16b0c:	2100      	movs	r1, #0
   16b0e:	f7ff fa97 	bl	16040 <memset>
   16b12:	4620      	mov	r0, r4
   16b14:	bd38      	pop	{r3, r4, r5, pc}

00016b16 <__sread>:
   16b16:	b510      	push	{r4, lr}
   16b18:	460c      	mov	r4, r1
   16b1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   16b1e:	f7fa ffd7 	bl	11ad0 <_read_r>
   16b22:	2800      	cmp	r0, #0
   16b24:	bfab      	itete	ge
   16b26:	6d63      	ldrge	r3, [r4, #84]	; 0x54
   16b28:	89a3      	ldrhlt	r3, [r4, #12]
   16b2a:	181b      	addge	r3, r3, r0
   16b2c:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
   16b30:	bfac      	ite	ge
   16b32:	6563      	strge	r3, [r4, #84]	; 0x54
   16b34:	81a3      	strhlt	r3, [r4, #12]
   16b36:	bd10      	pop	{r4, pc}

00016b38 <__swrite>:
   16b38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   16b3c:	461f      	mov	r7, r3
   16b3e:	898b      	ldrh	r3, [r1, #12]
   16b40:	05db      	lsls	r3, r3, #23
   16b42:	4605      	mov	r5, r0
   16b44:	460c      	mov	r4, r1
   16b46:	4616      	mov	r6, r2
   16b48:	d505      	bpl.n	16b56 <__swrite+0x1e>
   16b4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   16b4e:	2302      	movs	r3, #2
   16b50:	2200      	movs	r2, #0
   16b52:	f7fa ffab 	bl	11aac <_lseek_r>
   16b56:	89a3      	ldrh	r3, [r4, #12]
   16b58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   16b5c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   16b60:	81a3      	strh	r3, [r4, #12]
   16b62:	4632      	mov	r2, r6
   16b64:	463b      	mov	r3, r7
   16b66:	4628      	mov	r0, r5
   16b68:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   16b6c:	f7fa bf5a 	b.w	11a24 <_write_r>

00016b70 <__sseek>:
   16b70:	b510      	push	{r4, lr}
   16b72:	460c      	mov	r4, r1
   16b74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   16b78:	f7fa ff98 	bl	11aac <_lseek_r>
   16b7c:	1c43      	adds	r3, r0, #1
   16b7e:	89a3      	ldrh	r3, [r4, #12]
   16b80:	bf15      	itete	ne
   16b82:	6560      	strne	r0, [r4, #84]	; 0x54
   16b84:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   16b88:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   16b8c:	81a3      	strheq	r3, [r4, #12]
   16b8e:	bf18      	it	ne
   16b90:	81a3      	strhne	r3, [r4, #12]
   16b92:	bd10      	pop	{r4, pc}

00016b94 <__sclose>:
   16b94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   16b98:	f7fa bf56 	b.w	11a48 <_close_r>

00016b9c <__ascii_mbtowc>:
   16b9c:	b082      	sub	sp, #8
   16b9e:	b901      	cbnz	r1, 16ba2 <__ascii_mbtowc+0x6>
   16ba0:	a901      	add	r1, sp, #4
   16ba2:	b142      	cbz	r2, 16bb6 <__ascii_mbtowc+0x1a>
   16ba4:	b14b      	cbz	r3, 16bba <__ascii_mbtowc+0x1e>
   16ba6:	7813      	ldrb	r3, [r2, #0]
   16ba8:	600b      	str	r3, [r1, #0]
   16baa:	7812      	ldrb	r2, [r2, #0]
   16bac:	1e10      	subs	r0, r2, #0
   16bae:	bf18      	it	ne
   16bb0:	2001      	movne	r0, #1
   16bb2:	b002      	add	sp, #8
   16bb4:	4770      	bx	lr
   16bb6:	4610      	mov	r0, r2
   16bb8:	e7fb      	b.n	16bb2 <__ascii_mbtowc+0x16>
   16bba:	f06f 0001 	mvn.w	r0, #1
   16bbe:	e7f8      	b.n	16bb2 <__ascii_mbtowc+0x16>

00016bc0 <__ascii_wctomb>:
   16bc0:	4603      	mov	r3, r0
   16bc2:	4608      	mov	r0, r1
   16bc4:	b141      	cbz	r1, 16bd8 <__ascii_wctomb+0x18>
   16bc6:	2aff      	cmp	r2, #255	; 0xff
   16bc8:	d904      	bls.n	16bd4 <__ascii_wctomb+0x14>
   16bca:	228a      	movs	r2, #138	; 0x8a
   16bcc:	601a      	str	r2, [r3, #0]
   16bce:	f04f 30ff 	mov.w	r0, #4294967295
   16bd2:	4770      	bx	lr
   16bd4:	700a      	strb	r2, [r1, #0]
   16bd6:	2001      	movs	r0, #1
   16bd8:	4770      	bx	lr
	...

00016bdc <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
   16bdc:	f7ee bfe2 	b.w	5ba4 <SystemInit>
