DRC: Design Rule Check Radiant Software (64-bit) 2025.1.0.39.0
Tue Sep  9 21:44:34 2025

Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'C:/lscc/radiant/2025.1/cae_library/synthesis/verilog/iCE40UP.v'
