INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:29:51 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.991ns  (required time - arrival time)
  Source:                 buffer45/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Destination:            buffer34/fifo/Memory_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.700ns  (clk rise@11.700ns - clk rise@0.000ns)
  Data Path Delay:        7.454ns  (logic 0.897ns (12.033%)  route 6.557ns (87.967%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.183 - 11.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2445, unset)         0.508     0.508    buffer45/clk
    SLICE_X38Y116        FDRE                                         r  buffer45/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer45/outs_reg[4]/Q
                         net (fo=6, routed)           0.964     1.726    buffer60/fifo/D[3]
    SLICE_X22Y115        LUT3 (Prop_lut3_I0_O)        0.043     1.769 r  buffer60/fifo/transmitValue_i_7__7/O
                         net (fo=1, routed)           0.385     2.155    buffer60/fifo/buffer60_outs[4]
    SLICE_X22Y115        LUT6 (Prop_lut6_I0_O)        0.127     2.282 f  buffer60/fifo/transmitValue_i_5__19/O
                         net (fo=2, routed)           0.416     2.698    fork28/generateBlocks[1].regblock/transmitValue_i_4__27
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.043     2.741 f  fork28/generateBlocks[1].regblock/alpha_ready_INST_0_i_4/O
                         net (fo=12, routed)          0.323     3.064    control_merge0/tehb/control/Memory_reg[0][0]_1
    SLICE_X14Y112        LUT6 (Prop_lut6_I1_O)        0.043     3.107 f  control_merge0/tehb/control/transmitValue_i_3__42/O
                         net (fo=13, routed)          0.559     3.666    control_merge1/tehb/control/dataReg_reg[0]_0
    SLICE_X16Y112        LUT5 (Prop_lut5_I2_O)        0.043     3.709 f  control_merge1/tehb/control/Empty_i_3__9/O
                         net (fo=20, routed)          0.246     3.955    control_merge1/tehb/control/fullReg_reg_2
    SLICE_X19Y111        LUT2 (Prop_lut2_I0_O)        0.043     3.998 f  control_merge1/tehb/control/fullReg_i_3__20/O
                         net (fo=6, routed)           0.398     4.396    control_merge1/tehb/control/fullReg_i_3__20_n_0
    SLICE_X17Y115        LUT6 (Prop_lut6_I5_O)        0.043     4.439 r  control_merge1/tehb/control/dataReg[4]_i_3__2/O
                         net (fo=9, routed)           0.299     4.738    control_merge1/tehb/control/transmitValue_reg_11
    SLICE_X19Y115        LUT6 (Prop_lut6_I3_O)        0.043     4.781 f  control_merge1/tehb/control/tmp_storeEn_INST_0_i_5/O
                         net (fo=4, routed)           0.306     5.087    control_merge1/tehb/control/tmp_storeEn_INST_0_i_5_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I4_O)        0.043     5.130 f  control_merge1/tehb/control/tmp_storeAddr[6]_INST_0_i_2/O
                         net (fo=51, routed)          0.906     6.036    fork11/generateBlocks[0].regblock/store1_addrOut_ready
    SLICE_X37Y121        LUT5 (Prop_lut5_I4_O)        0.043     6.079 f  fork11/generateBlocks[0].regblock/join_inputs//i___5/O
                         net (fo=2, routed)           0.414     6.493    fork16/control/generateBlocks[4].regblock/shli8_result_ready
    SLICE_X37Y122        LUT5 (Prop_lut5_I4_O)        0.043     6.536 r  fork16/control/generateBlocks[4].regblock/transmitValue_i_3__1/O
                         net (fo=3, routed)           0.599     7.135    fork16/control/generateBlocks[3].regblock/Full_reg_6
    SLICE_X22Y124        LUT6 (Prop_lut6_I2_O)        0.043     7.178 r  fork16/control/generateBlocks[3].regblock/fullReg_i_4/O
                         net (fo=7, routed)           0.402     7.580    fork16/control/generateBlocks[0].regblock/Memory_reg[0][0]_2
    SLICE_X21Y121        LUT6 (Prop_lut6_I4_O)        0.043     7.623 r  fork16/control/generateBlocks[0].regblock/Memory[0][4]_i_1__18/O
                         net (fo=5, routed)           0.340     7.962    buffer34/fifo/E[0]
    SLICE_X17Y120        FDRE                                         r  buffer34/fifo/Memory_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.700    11.700 r  
                                                      0.000    11.700 r  clk (IN)
                         net (fo=2445, unset)         0.483    12.183    buffer34/fifo/clk
    SLICE_X17Y120        FDRE                                         r  buffer34/fifo/Memory_reg[0][2]/C
                         clock pessimism              0.000    12.183    
                         clock uncertainty           -0.035    12.147    
    SLICE_X17Y120        FDRE (Setup_fdre_C_CE)      -0.194    11.953    buffer34/fifo/Memory_reg[0][2]
  -------------------------------------------------------------------
                         required time                         11.953    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  3.991    




