MIG: 20:39:16 : Running customizer.xit
MIG: 20:39:17 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 20:39:17 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.3/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/GVI/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-2800-GVI-PC/coregen/mig_7series_0
MIG: 20:39:17 : synp_flow:  -- synthesis_mode: Other
MIG: 20:39:17 : outputDirectory: c:/Users/GVI/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-2800-GVI-PC/coregen/mig_7series_0/_tmp/
MIG: 20:39:17 : vivado_mode: xpg_pa
MIG: 20:39:17 :  locked false  
MIG: 20:39:17 : HDL Language: Verilog
MIG: 20:39:17 : compInfo: true
MIG: 20:39:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:39:17 : xilinx_path: D:/Xilinx/Vivado/2016.3/ids_lite/ISE
MIG: 20:39:17 : I am in catch area
MIG: 20:39:17 : Running D:/Xilinx/Vivado/2016.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/GVI/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-2800-GVI-PC/coregen/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/GVI/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-2800-GVI-PC/coregen/mig_7series_0/xil_txt.out ... 
MIG: 21:02:26 : Prasad before: xmlPropertyPrj --  .prj
MIG: 21:02:26 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 21:02:26 : XML_INPUT_FILE: c:/Users/GVI/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-2800-GVI-PC/coregen/mig_7series_0/mig_a.prj
MIG: 21:02:26 : Component_Name: mig_7series_0
MIG: 21:02:26 : Moving mig_7series_0 ...
MIG: 21:02:26 : Moving mig_7series_0.veo ...
MIG: 21:02:26 : Moving mig_7series_0_xmdf.tcl ...
MIG: 21:02:26 : Sending back 0
MIG: 21:02:28 : xml_input_file: mig_a.prj
MIG: 21:02:28 : Absolute path of xml_input_file: r:/workspace/KXZ7C100/DDR3_Mem/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 21:02:28 : xml_input_file: mig_a.prj
MIG: 21:02:28 : Absolute path of xml_input_file: r:/workspace/KXZ7C100/DDR3_Mem/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 21:02:28 : In updateAllModelParams
MIG: 21:02:28 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:02:28 : IGN:         <InputClkFreq>200.06</InputClkFreq> <==>         <InputClkFreq>200.06</InputClkFreq> 
MIG: 21:02:28 : XGUI hdlLanguage: Verilog
MIG: 21:02:28 : xgui vivado_mode: xpg_pa
MIG: 21:02:28 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:02:28 : Reading R:/workspace/KXZ7C100/DDR3_Mem/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 21:02:29 : 1
MIG: 21:02:29 : Inside fn mem: DDR3
MIG: 21:02:29 : detect_uiclk: 162548765
MIG: 21:02:29 : cntrl:  memtype: DDR3
MIG: 21:02:29 : 650
MIG: 21:02:29 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 650 
MIG: 21:02:29 : 
MIG: 21:02:29 : 1
MIG: 21:02:29 : 162548765
MIG: 21:02:29 : 
MIG: 21:02:29 :  polarity_value: 0
MIG: 21:02:29 : ACTIVE_HIGH
MIG: 21:02:29 : 
MIG: 21:02:29 : cntrl:  memtype: DDR3
MIG: 21:02:29 : 
MIG: 21:02:29 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 21:02:29 : 
MIG: 21:02:29 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 21:02:29 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 21:02:29 : 
MIG: 21:02:29 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 21:02:29 : 
MIG: 21:02:29 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 21:02:29 : 
MIG: 21:02:29 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 21:02:29 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:02:29 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 21:02:29 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 21:02:29 : 4
MIG: 21:02:29 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 21:02:29 : 32
MIG: 21:02:29 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 21:02:29 : 4
MIG: 21:02:29 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 21:02:29 : 2
MIG: 21:02:29 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 21:02:29 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 21:02:29 : 
MIG: 21:02:29 :  Valid Param: ECC ==> OFF
MIG: 21:02:29 : 32
MIG: 21:02:29 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 21:02:29 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:02:29 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:02:29 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:02:29 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 21:02:29 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 21:02:29 : 
MIG: 21:02:29 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 21:02:29 : 15
MIG: 21:02:29 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 21:02:29 : 29
MIG: 21:02:29 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 21:02:29 : 
MIG: 21:02:29 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 21:02:29 : 
MIG: 21:02:29 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 21:02:29 : 
MIG: 21:02:29 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 21:02:29 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 21:02:29 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:02:29 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 21:02:29 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 21:02:29 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 21:02:29 :  Invalid Param: DDR3_AL ==> "0"
MIG: 21:02:29 :  Invalid Param: DDR3_nAL ==> 0
MIG: 21:02:29 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 21:02:29 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 21:02:29 :  Invalid Param: DDR3_CL ==> 9
MIG: 21:02:29 :  Invalid Param: DDR3_CWL ==> 7
MIG: 21:02:29 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 21:02:29 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 21:02:29 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 21:02:29 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 21:02:29 : 
MIG: 21:02:29 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 21:02:29 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 21:02:29 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 21:02:29 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 4999
MIG: 21:02:29 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 13
MIG: 21:02:29 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 2
MIG: 21:02:29 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 21:02:29 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 21:02:29 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 21:02:29 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 21:02:29 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 21:02:29 :  Invalid Param: DDR3_MMCM_VCO ==> 650
MIG: 21:02:29 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 21:02:29 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 21:02:29 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 21:02:29 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 21:02:29 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 21:02:29 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 21:02:29 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 21:02:29 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 21:02:29 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 21:02:29 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 21:02:29 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 21:02:29 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 21:02:29 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 21:02:29 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 21:02:29 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 21:02:29 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:02:29 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 21:02:29 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 21:02:29 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 21:02:29 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:02:29 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:02:29 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:02:29 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0000
MIG: 21:02:29 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b1111
MIG: 21:02:29 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 21:02:29 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 21:02:29 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 21:02:29 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_FFF_CFF_280
MIG: 21:02:29 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 21:02:29 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:02:29 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 21:02:29 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_029_028_027_026_02B_02A_025_024_023_022_021_020_017_016_01B
MIG: 21:02:29 :  Invalid Param: DDR3_BANK_MAP ==> 36'h01A_015_014
MIG: 21:02:29 :  Invalid Param: DDR3_CAS_MAP ==> 12'h012
MIG: 21:02:29 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:02:29 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_009
MIG: 21:02:29 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_007
MIG: 21:02:29 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_010
MIG: 21:02:29 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 21:02:29 :  Invalid Param: DDR3_RAS_MAP ==> 12'h013
MIG: 21:02:29 :  Invalid Param: DDR3_WE_MAP ==> 12'h011
MIG: 21:02:29 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_10_11_12_13
MIG: 21:02:29 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h131_132_133_134_135_136_137_138
MIG: 21:02:29 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h121_122_123_124_125_126_127_128
MIG: 21:02:29 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h111_112_113_114_116_117_118_119
MIG: 21:02:29 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h100_101_102_103_104_105_106_107
MIG: 21:02:29 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:02:29 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:02:29 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:02:29 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:02:29 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:02:29 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:02:29 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:02:29 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:02:29 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:02:29 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:02:29 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:02:29 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:02:29 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:02:29 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:02:29 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_109_115_129_139
MIG: 21:02:29 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:02:29 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:02:29 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:02:29 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:02:29 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:02:29 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 21:02:29 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 21:02:29 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 21:02:29 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 21:02:29 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 21:02:29 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 21:02:29 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:02:29 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 21:02:29 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 21:02:29 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 21:02:29 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 21:02:29 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 21:02:29 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 21:02:29 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 21:02:29 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 21:02:29 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 21:02:29 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 21:02:29 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 21:02:29 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 21:02:29 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 21:02:29 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:02:29 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 21:02:29 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 21:02:29 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 21:02:29 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 21:02:29 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 21:02:29 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:02:29 :  Invalid Param: DDR3_tCK ==> 1538
MIG: 21:02:29 : 4
MIG: 21:02:29 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 21:02:29 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:02:29 : 
MIG: 21:02:29 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 21:02:29 : 
MIG: 21:02:29 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 21:02:29 : 1073741824
MIG: 21:02:29 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 21:02:29 : 30
MIG: 21:02:29 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 21:02:29 : 256
MIG: 21:02:29 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 21:02:29 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 21:02:29 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 21:02:29 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 21:02:29 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 21:02:29 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 21:02:29 : 
MIG: 21:02:29 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 21:02:29 : 
MIG: 21:02:29 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 21:02:29 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 21:02:29 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 21:02:29 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 21:02:29 : 
MIG: 21:02:29 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 21:02:29 : 
MIG: 21:02:29 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:02:29 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 21:02:29 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 21:02:29 : NOBUF
MIG: 21:02:29 : NONE
MIG: 21:02:29 : 
MIG: 21:02:29 : Same Interface
MIG: 21:10:55 : Running synthesis.xit
MIG: 21:10:55 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:10:55 : IGN:         <InputClkFreq>200.06</InputClkFreq> <==>         <InputClkFreq>200.06</InputClkFreq> 
MIG: 21:10:55 : Running vlog_synth_rpr.xit
MIG: 21:10:56 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:10:56 : IGN:         <InputClkFreq>200.06</InputClkFreq> <==>         <InputClkFreq>200.06</InputClkFreq> 
MIG: 21:10:56 : Running simulation.xit
MIG: 21:10:56 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:10:56 : IGN:         <InputClkFreq>200.06</InputClkFreq> <==>         <InputClkFreq>200.06</InputClkFreq> 
MIG: 21:10:56 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:10:56 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:10:56 : IGN:         <InputClkFreq>200.06</InputClkFreq> <==>         <InputClkFreq>200.06</InputClkFreq> 
MIG: 21:10:56 : Running implementation.xit
MIG: 21:10:56 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:10:56 : IGN:         <InputClkFreq>200.06</InputClkFreq> <==>         <InputClkFreq>200.06</InputClkFreq> 
MIG: 21:48:17 : xml_input_file: mig_a.prj
MIG: 21:48:17 : Absolute path of xml_input_file: r:/workspace/KXZ7C100/DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 21:48:17 : xml_input_file: mig_a.prj
MIG: 21:48:17 : Absolute path of xml_input_file: r:/workspace/KXZ7C100/DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 21:48:20 : Running customizer.xit
MIG: 21:48:20 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 21:48:20 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.3/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/GVI/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6956-GVI-PC/coregen/mig_7series_0
MIG: 21:48:20 : synp_flow:  -- synthesis_mode: Other
MIG: 21:48:20 : outputDirectory: c:/Users/GVI/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6956-GVI-PC/coregen/mig_7series_0/_tmp/
MIG: 21:48:20 : vivado_mode: xpg_pa
MIG: 21:48:20 :  locked false  
MIG: 21:48:20 : HDL Language: Verilog
MIG: 21:48:20 : compInfo: false
MIG: 21:48:20 : Vivado Options xc7z100 ffg900 -2
MIG: 21:48:20 : 1: xc7z100 2: ffg900 3: -2
MIG: 21:48:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:48:20 : xilinx_path: D:/Xilinx/Vivado/2016.3/ids_lite/ISE
MIG: 21:48:20 : I am in catch area
MIG: 21:48:20 : Running D:/Xilinx/Vivado/2016.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/GVI/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6956-GVI-PC/coregen/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/GVI/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6956-GVI-PC/coregen/mig_7series_0/xil_txt.out ... 
MIG: 21:50:23 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 21:50:23 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 21:50:23 : XML_INPUT_FILE: c:/Users/GVI/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6956-GVI-PC/coregen/mig_7series_0/mig_b.prj
MIG: 21:50:23 : Component_Name: mig_7series_0
MIG: 21:50:23 : Moving mig_7series_0 ...
MIG: 21:50:23 : Moving mig_7series_0.veo ...
MIG: 21:50:23 : Moving mig_7series_0_xmdf.tcl ...
MIG: 21:50:23 : Sending back 0
MIG: 21:50:24 : xml_input_file: mig_b.prj
MIG: 21:50:24 : Absolute path of xml_input_file: r:/workspace/KXZ7C100/DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 21:50:24 : xml_input_file: mig_b.prj
MIG: 21:50:24 : Absolute path of xml_input_file: r:/workspace/KXZ7C100/DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 21:50:24 : In updateAllModelParams
MIG: 21:50:24 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:50:24 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:50:24 : XGUI hdlLanguage: Verilog
MIG: 21:50:24 : xgui vivado_mode: xpg_pa
MIG: 21:50:24 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:50:24 : Reading R:/workspace/KXZ7C100/DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 21:50:25 : 
MIG: 21:50:25 : Inside fn mem: DDR3
MIG: 21:50:25 : detect_uiclk: 200000000
MIG: 21:50:25 : cntrl:  memtype: DDR3
MIG: 21:50:25 : 800
MIG: 21:50:25 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 21:50:25 : 
MIG: 21:50:25 : 
MIG: 21:50:25 : 200000000
MIG: 21:50:25 : 
MIG: 21:50:25 :  polarity_value: 0
MIG: 21:50:25 : 
MIG: 21:50:25 : 
MIG: 21:50:25 : cntrl:  memtype: DDR3
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 21:50:25 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 21:50:25 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:50:25 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 21:50:25 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 21:50:25 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: ECC ==> OFF
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 21:50:25 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:50:25 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:50:25 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:50:25 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 21:50:25 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 21:50:25 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 21:50:25 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:50:25 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 21:50:25 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 21:50:25 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 21:50:25 :  Invalid Param: DDR3_AL ==> "0"
MIG: 21:50:25 :  Invalid Param: DDR3_nAL ==> 0
MIG: 21:50:25 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 21:50:25 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 21:50:25 :  Invalid Param: DDR3_CL ==> 11
MIG: 21:50:25 :  Invalid Param: DDR3_CWL ==> 8
MIG: 21:50:25 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 21:50:25 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 21:50:25 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 21:50:25 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 21:50:25 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 21:50:25 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 21:50:25 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 21:50:25 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 21:50:25 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 21:50:25 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 21:50:25 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 21:50:25 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 21:50:25 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 21:50:25 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 21:50:25 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 21:50:25 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 21:50:25 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 21:50:25 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 21:50:25 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 21:50:25 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 21:50:25 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 21:50:25 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 21:50:25 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 21:50:25 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 21:50:25 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 21:50:25 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 21:50:25 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 21:50:25 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 21:50:25 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 21:50:25 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 21:50:25 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:50:25 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 21:50:25 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 21:50:25 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 21:50:25 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:50:25 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:50:25 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:50:25 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0000
MIG: 21:50:25 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b1111
MIG: 21:50:25 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 21:50:25 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 21:50:25 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 21:50:25 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_FFF_CFF_280
MIG: 21:50:25 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 21:50:25 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:50:25 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 21:50:25 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_029_028_027_026_02B_02A_025_024_023_022_021_020_017_016_01B
MIG: 21:50:25 :  Invalid Param: DDR3_BANK_MAP ==> 36'h01A_015_014
MIG: 21:50:25 :  Invalid Param: DDR3_CAS_MAP ==> 12'h012
MIG: 21:50:25 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:50:25 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_009
MIG: 21:50:25 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_007
MIG: 21:50:25 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_010
MIG: 21:50:25 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 21:50:25 :  Invalid Param: DDR3_RAS_MAP ==> 12'h013
MIG: 21:50:25 :  Invalid Param: DDR3_WE_MAP ==> 12'h011
MIG: 21:50:25 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_10_11_12_13
MIG: 21:50:25 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h131_132_133_134_135_136_137_138
MIG: 21:50:25 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h121_122_123_124_125_126_127_128
MIG: 21:50:25 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h111_112_113_114_116_117_118_119
MIG: 21:50:25 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h100_101_102_103_104_105_106_107
MIG: 21:50:25 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:50:25 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:50:25 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:50:25 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:50:25 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:50:25 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:50:25 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:50:25 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:50:25 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:50:25 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:50:25 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:50:25 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:50:25 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:50:25 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:50:25 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_109_115_129_139
MIG: 21:50:25 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:50:25 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:50:25 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:50:25 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:50:25 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:50:25 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 21:50:25 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 21:50:25 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 21:50:25 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 21:50:25 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 21:50:25 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 21:50:25 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:50:25 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 21:50:25 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 21:50:25 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 21:50:25 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 21:50:25 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 21:50:25 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 21:50:25 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 21:50:25 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 21:50:25 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 21:50:25 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 21:50:25 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 21:50:25 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 21:50:25 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 21:50:25 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:50:25 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 21:50:25 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 21:50:25 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 21:50:25 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 21:50:25 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 21:50:25 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:50:25 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 21:50:25 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 21:50:25 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 21:50:25 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 21:50:25 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 21:50:25 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 21:50:25 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 21:50:25 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 21:50:25 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 21:50:25 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 21:50:25 : 
MIG: 21:50:25 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 21:50:25 : 
MIG: 21:50:25 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:50:25 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 21:50:25 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 21:50:25 : 
MIG: 21:50:25 : 
MIG: 21:50:25 : 
MIG: 21:50:25 : Same Interface
MIG: 21:50:26 : ################# RUNNING MIG BATCH ###################
MIG: 21:50:26 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.3/data/ip/xilinx/mig_7series_v4_0... instDirPath: r:/workspace/KXZ7C100/DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0
MIG: 21:50:26 : synp_flow:  -- synthesis_mode: Other
MIG: 21:50:26 : outputDirectory: r:/workspace/KXZ7C100/DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 21:50:26 : vivado_mode: xpg_pa
MIG: 21:50:26 :  locked false  
MIG: 21:50:26 : HDL Language: Verilog
MIG: 21:50:26 : compInfo: false
MIG: 21:50:26 : Vivado Options xc7z100 ffg900 -2
MIG: 21:50:26 : 1: xc7z100 2: ffg900 3: -2
MIG: 21:50:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:50:26 : xilinx_path: D:/Xilinx/Vivado/2016.3/ids_lite/ISE
MIG: 21:50:26 : I am in catch area
MIG: 21:50:26 : Running D:/Xilinx/Vivado/2016.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp r:/workspace/KXZ7C100/DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out r:/workspace/KXZ7C100/DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 21:50:38 : XML_INPUT_FILE: r:/workspace/KXZ7C100/DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 21:50:38 : Component_Name: mig_7series_0
MIG: 21:50:38 : Moving mig_7series_0 ...
MIG: 21:50:38 : Moving mig_7series_0.veo ...
MIG: 21:50:38 : Moving mig_7series_0_xmdf.tcl ...
MIG: 21:50:42 : Running synthesis.xit
MIG: 21:50:42 : ################# RUNNING MIG BATCH ###################
MIG: 21:50:42 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.3/data/ip/xilinx/mig_7series_v4_0... instDirPath: r:/workspace/KXZ7C100/DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0
MIG: 21:50:42 : synp_flow:  -- synthesis_mode: Other
MIG: 21:50:42 : outputDirectory: r:/workspace/KXZ7C100/DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 21:50:42 : vivado_mode: xpg_pa
MIG: 21:50:42 :  locked false  
MIG: 21:50:42 : HDL Language: Verilog
MIG: 21:50:42 : compInfo: false
MIG: 21:50:42 : Vivado Options xc7z100 ffg900 -2
MIG: 21:50:42 : 1: xc7z100 2: ffg900 3: -2
MIG: 21:50:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:50:42 : xilinx_path: D:/Xilinx/Vivado/2016.3/ids_lite/ISE
MIG: 21:50:42 : I am in catch area
MIG: 21:50:42 : Running D:/Xilinx/Vivado/2016.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp r:/workspace/KXZ7C100/DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out r:/workspace/KXZ7C100/DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 21:50:54 : XML_INPUT_FILE: r:/workspace/KXZ7C100/DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 21:50:54 : Component_Name: mig_7series_0
MIG: 21:50:54 : Moving mig_7series_0 ...
MIG: 21:50:54 : Moving mig_7series_0.veo ...
MIG: 21:50:54 : Moving mig_7series_0_xmdf.tcl ...
MIG: 21:50:54 : Running vlog_synth_rpr.xit
MIG: 21:50:54 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:50:54 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:50:54 : Running simulation.xit
MIG: 21:50:54 : ################# RUNNING MIG BATCH ###################
MIG: 21:50:54 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.3/data/ip/xilinx/mig_7series_v4_0... instDirPath: r:/workspace/KXZ7C100/DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0
MIG: 21:50:54 : synp_flow:  -- synthesis_mode: Other
MIG: 21:50:54 : outputDirectory: r:/workspace/KXZ7C100/DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 21:50:54 : vivado_mode: xpg_pa
MIG: 21:50:54 :  locked false  
MIG: 21:50:54 : HDL Language: Verilog
MIG: 21:50:54 : compInfo: false
MIG: 21:50:54 : Vivado Options xc7z100 ffg900 -2
MIG: 21:50:54 : 1: xc7z100 2: ffg900 3: -2
MIG: 21:50:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:50:54 : xilinx_path: D:/Xilinx/Vivado/2016.3/ids_lite/ISE
MIG: 21:50:54 : I am in catch area
MIG: 21:50:54 : Running D:/Xilinx/Vivado/2016.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp r:/workspace/KXZ7C100/DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out r:/workspace/KXZ7C100/DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 21:51:06 : XML_INPUT_FILE: r:/workspace/KXZ7C100/DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 21:51:06 : Component_Name: mig_7series_0
MIG: 21:51:06 : Moving mig_7series_0 ...
MIG: 21:51:07 : Moving mig_7series_0.veo ...
MIG: 21:51:07 : Moving mig_7series_0_xmdf.tcl ...
MIG: 21:51:07 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:51:07 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:51:07 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:51:07 : Running implementation.xit
MIG: 21:51:07 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:51:07 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:56:09 : xml_input_file: mig_b.prj
MIG: 20:56:09 : Absolute path of xml_input_file: r:/workspace/KXZ7C100/DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 20:56:09 : xml_input_file: mig_b.prj
MIG: 20:56:09 : Absolute path of xml_input_file: r:/workspace/KXZ7C100/DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 21:04:34 : xml_input_file: mig_b.prj
MIG: 21:04:34 : Absolute path of xml_input_file: r:/workspace/KXZ7C100/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 21:04:34 : xml_input_file: mig_b.prj
MIG: 21:04:34 : Absolute path of xml_input_file: r:/workspace/KXZ7C100/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 21:04:37 : Running customizer.xit
MIG: 21:04:37 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 21:04:37 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.3/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/GVI/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-7824-GVI-PC/coregen/mig_7series_0
MIG: 21:04:37 : synp_flow:  -- synthesis_mode: Other
MIG: 21:04:37 : outputDirectory: c:/Users/GVI/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-7824-GVI-PC/coregen/mig_7series_0/_tmp/
MIG: 21:04:37 : vivado_mode: xpg_pa
MIG: 21:04:37 :  locked false  
MIG: 21:04:37 : HDL Language: Verilog
MIG: 21:04:37 : compInfo: false
MIG: 21:04:37 : Vivado Options xc7z100 ffg900 -2
MIG: 21:04:37 : 1: xc7z100 2: ffg900 3: -2
MIG: 21:04:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:04:37 : xilinx_path: D:/Xilinx/Vivado/2016.3/ids_lite/ISE
MIG: 21:04:37 : I am in catch area
MIG: 21:04:37 : Running D:/Xilinx/Vivado/2016.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/GVI/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-7824-GVI-PC/coregen/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/GVI/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-7824-GVI-PC/coregen/mig_7series_0/xil_txt.out ... 
MIG: 21:16:26 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 21:16:26 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 21:16:26 : XML_INPUT_FILE: c:/Users/GVI/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-7824-GVI-PC/coregen/mig_7series_0/mig_a.prj
MIG: 21:16:26 : Component_Name: mig_7series_0
MIG: 21:16:26 : Moving mig_7series_0 ...
MIG: 21:16:27 : Moving mig_7series_0.veo ...
MIG: 21:16:27 : Moving mig_7series_0_xmdf.tcl ...
MIG: 21:16:27 : Sending back 0
MIG: 21:16:27 : xml_input_file: mig_a.prj
MIG: 21:16:27 : Absolute path of xml_input_file: r:/workspace/KXZ7C100/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 21:16:27 : xml_input_file: mig_a.prj
MIG: 21:16:27 : Absolute path of xml_input_file: r:/workspace/KXZ7C100/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 21:16:27 : In updateAllModelParams
MIG: 21:16:27 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:16:27 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 21:16:27 : XGUI hdlLanguage: Verilog
MIG: 21:16:27 : xgui vivado_mode: xpg_pa
MIG: 21:16:27 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:16:27 : Reading R:/workspace/KXZ7C100/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 21:16:29 : 
MIG: 21:16:29 : Inside fn mem: DDR3
MIG: 21:16:29 : detect_uiclk: 225022502
MIG: 21:16:29 : cntrl:  memtype: DDR3
MIG: 21:16:29 : 900
MIG: 21:16:29 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 900 
MIG: 21:16:29 : 
MIG: 21:16:29 : 
MIG: 21:16:29 : 225022502
MIG: 21:16:29 : 
MIG: 21:16:29 :  polarity_value: 0
MIG: 21:16:29 : 
MIG: 21:16:29 : 
MIG: 21:16:29 : cntrl:  memtype: DDR3
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 21:16:29 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 21:16:29 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:16:29 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 21:16:29 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 21:16:29 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: ECC ==> OFF
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 21:16:29 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:16:29 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:16:29 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:16:29 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 21:16:29 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 21:16:29 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 21:16:29 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:16:29 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 21:16:29 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 21:16:29 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 21:16:29 :  Invalid Param: DDR3_AL ==> "0"
MIG: 21:16:29 :  Invalid Param: DDR3_nAL ==> 0
MIG: 21:16:29 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 21:16:29 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 21:16:29 :  Invalid Param: DDR3_CL ==> 13
MIG: 21:16:29 :  Invalid Param: DDR3_CWL ==> 9
MIG: 21:16:29 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 21:16:29 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 21:16:29 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 21:16:29 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 21:16:29 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 21:16:29 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 21:16:29 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 4999
MIG: 21:16:29 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 9
MIG: 21:16:29 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 21:16:29 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 21:16:29 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 21:16:29 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 21:16:29 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 21:16:29 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 21:16:29 :  Invalid Param: DDR3_MMCM_VCO ==> 900
MIG: 21:16:29 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 21:16:29 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 21:16:29 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 21:16:29 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 21:16:29 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 21:16:29 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 21:16:29 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 21:16:29 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 21:16:29 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 21:16:29 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 21:16:29 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 21:16:29 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 21:16:29 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 21:16:29 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 21:16:29 :  Invalid Param: DDR3_tZQCS ==> 73
MIG: 21:16:29 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:16:29 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 21:16:29 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 21:16:29 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 21:16:29 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:16:29 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:16:29 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:16:29 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0000
MIG: 21:16:29 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b1111
MIG: 21:16:29 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 21:16:29 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 21:16:29 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 21:16:29 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_FFF_CFF_280
MIG: 21:16:29 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 21:16:29 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:16:29 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 21:16:29 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_029_028_027_026_02B_02A_025_024_023_022_021_020_017_016_01B
MIG: 21:16:29 :  Invalid Param: DDR3_BANK_MAP ==> 36'h01A_015_014
MIG: 21:16:29 :  Invalid Param: DDR3_CAS_MAP ==> 12'h012
MIG: 21:16:29 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:16:29 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_009
MIG: 21:16:29 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_007
MIG: 21:16:29 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_010
MIG: 21:16:29 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 21:16:29 :  Invalid Param: DDR3_RAS_MAP ==> 12'h013
MIG: 21:16:29 :  Invalid Param: DDR3_WE_MAP ==> 12'h011
MIG: 21:16:29 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_10_11_12_13
MIG: 21:16:29 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h131_132_133_134_135_136_137_138
MIG: 21:16:29 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h121_122_123_124_125_126_127_128
MIG: 21:16:29 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h111_112_113_114_116_117_118_119
MIG: 21:16:29 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h100_101_102_103_104_105_106_107
MIG: 21:16:29 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:16:29 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:16:29 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:16:29 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:16:29 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:16:29 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:16:29 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:16:29 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:16:29 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:16:29 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:16:29 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:16:29 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:16:29 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:16:29 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:16:29 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_109_115_129_139
MIG: 21:16:29 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:16:29 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:16:29 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:16:29 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:16:29 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:16:29 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 21:16:29 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 21:16:29 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 21:16:29 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 21:16:29 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 21:16:29 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 21:16:29 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:16:29 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 21:16:29 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 21:16:29 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 21:16:29 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 21:16:29 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 21:16:29 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 21:16:29 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 21:16:29 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 21:16:29 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 21:16:29 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 21:16:29 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 21:16:29 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 21:16:29 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 21:16:29 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:16:29 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 21:16:29 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 21:16:29 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 21:16:29 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 21:16:29 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 21:16:29 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:16:29 :  Invalid Param: DDR3_tCK ==> 1111
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 21:16:29 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 21:16:29 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 21:16:29 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 21:16:29 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 21:16:29 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 21:16:29 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 21:16:29 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 21:16:29 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 21:16:29 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 21:16:29 : 
MIG: 21:16:29 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 21:16:29 : 
MIG: 21:16:29 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:16:29 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 21:16:29 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 21:16:29 : 
MIG: 21:16:29 : 
MIG: 21:16:29 : 
MIG: 21:16:29 : Same Interface
MIG: 21:16:30 : ################# RUNNING MIG BATCH ###################
MIG: 21:16:30 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.3/data/ip/xilinx/mig_7series_v4_0... instDirPath: r:/workspace/KXZ7C100/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0
MIG: 21:16:30 : synp_flow:  -- synthesis_mode: Other
MIG: 21:16:30 : outputDirectory: r:/workspace/KXZ7C100/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 21:16:30 : vivado_mode: xpg_pa
MIG: 21:16:30 :  locked false  
MIG: 21:16:30 : HDL Language: Verilog
MIG: 21:16:30 : compInfo: false
MIG: 21:16:30 : Vivado Options xc7z100 ffg900 -2
MIG: 21:16:30 : 1: xc7z100 2: ffg900 3: -2
MIG: 21:16:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:16:30 : xilinx_path: D:/Xilinx/Vivado/2016.3/ids_lite/ISE
MIG: 21:16:30 : I am in catch area
MIG: 21:16:30 : Running D:/Xilinx/Vivado/2016.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp r:/workspace/KXZ7C100/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out r:/workspace/KXZ7C100/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 21:16:42 : XML_INPUT_FILE: r:/workspace/KXZ7C100/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 21:16:42 : Component_Name: mig_7series_0
MIG: 21:16:42 : Moving mig_7series_0 ...
MIG: 21:16:42 : Moving mig_7series_0.veo ...
MIG: 21:16:42 : Moving mig_7series_0_xmdf.tcl ...
MIG: 21:16:51 : Running synthesis.xit
MIG: 21:16:51 : ################# RUNNING MIG BATCH ###################
MIG: 21:16:51 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.3/data/ip/xilinx/mig_7series_v4_0... instDirPath: r:/workspace/KXZ7C100/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0
MIG: 21:16:51 : synp_flow:  -- synthesis_mode: Other
MIG: 21:16:51 : outputDirectory: r:/workspace/KXZ7C100/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 21:16:51 : vivado_mode: xpg_pa
MIG: 21:16:51 :  locked false  
MIG: 21:16:51 : HDL Language: Verilog
MIG: 21:16:51 : compInfo: false
MIG: 21:16:51 : Vivado Options xc7z100 ffg900 -2
MIG: 21:16:51 : 1: xc7z100 2: ffg900 3: -2
MIG: 21:16:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:16:51 : xilinx_path: D:/Xilinx/Vivado/2016.3/ids_lite/ISE
MIG: 21:16:51 : I am in catch area
MIG: 21:16:51 : Running D:/Xilinx/Vivado/2016.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp r:/workspace/KXZ7C100/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out r:/workspace/KXZ7C100/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 21:17:04 : XML_INPUT_FILE: r:/workspace/KXZ7C100/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 21:17:04 : Component_Name: mig_7series_0
MIG: 21:17:04 : Moving mig_7series_0 ...
MIG: 21:17:04 : Moving mig_7series_0.veo ...
MIG: 21:17:04 : Moving mig_7series_0_xmdf.tcl ...
MIG: 21:17:04 : Running vlog_synth_rpr.xit
MIG: 21:17:04 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:17:04 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 21:17:04 : Running simulation.xit
MIG: 21:17:04 : ################# RUNNING MIG BATCH ###################
MIG: 21:17:04 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.3/data/ip/xilinx/mig_7series_v4_0... instDirPath: r:/workspace/KXZ7C100/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0
MIG: 21:17:04 : synp_flow:  -- synthesis_mode: Other
MIG: 21:17:04 : outputDirectory: r:/workspace/KXZ7C100/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 21:17:04 : vivado_mode: xpg_pa
MIG: 21:17:04 :  locked false  
MIG: 21:17:04 : HDL Language: Verilog
MIG: 21:17:04 : compInfo: false
MIG: 21:17:04 : Vivado Options xc7z100 ffg900 -2
MIG: 21:17:04 : 1: xc7z100 2: ffg900 3: -2
MIG: 21:17:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:17:04 : xilinx_path: D:/Xilinx/Vivado/2016.3/ids_lite/ISE
MIG: 21:17:04 : I am in catch area
MIG: 21:17:04 : Running D:/Xilinx/Vivado/2016.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp r:/workspace/KXZ7C100/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out r:/workspace/KXZ7C100/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 21:17:17 : XML_INPUT_FILE: r:/workspace/KXZ7C100/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 21:17:17 : Component_Name: mig_7series_0
MIG: 21:17:17 : Moving mig_7series_0 ...
MIG: 21:17:17 : Moving mig_7series_0.veo ...
MIG: 21:17:17 : Moving mig_7series_0_xmdf.tcl ...
MIG: 21:17:17 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:17:17 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:17:17 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 21:17:17 : Running implementation.xit
MIG: 21:17:17 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:17:17 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 21:58:38 : xml_input_file: mig_a.prj
MIG: 21:58:38 : Absolute path of xml_input_file: r:/workspace/KXZ7C100/DDR3_Mem_933MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 21:58:38 : xml_input_file: mig_a.prj
MIG: 21:58:38 : Absolute path of xml_input_file: r:/workspace/KXZ7C100/DDR3_Mem_933MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 22:08:39 : Running synthesis.xit
MIG: 22:08:39 : ################# RUNNING MIG BATCH ###################
MIG: 22:08:39 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.3/data/ip/xilinx/mig_7series_v4_0... instDirPath: r:/workspace/KXZ7C100/DDR3_Mem_933MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0
MIG: 22:08:39 : synp_flow:  -- synthesis_mode: Other
MIG: 22:08:39 : outputDirectory: r:/workspace/KXZ7C100/DDR3_Mem_933MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 22:08:39 : vivado_mode: xpg_pa
MIG: 22:08:39 :  locked false  
MIG: 22:08:39 : HDL Language: Verilog
MIG: 22:08:39 : compInfo: false
MIG: 22:08:39 : Vivado Options xc7z100 ffg900 -2
MIG: 22:08:39 : 1: xc7z100 2: ffg900 3: -2
MIG: 22:08:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:08:39 : xilinx_path: D:/Xilinx/Vivado/2016.3/ids_lite/ISE
MIG: 22:08:39 : I am in catch area
MIG: 22:08:39 : Running D:/Xilinx/Vivado/2016.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp r:/workspace/KXZ7C100/DDR3_Mem_933MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out r:/workspace/KXZ7C100/DDR3_Mem_933MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 22:08:51 : XML_INPUT_FILE: r:/workspace/KXZ7C100/DDR3_Mem_933MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 22:08:51 : Component_Name: mig_7series_0
MIG: 22:08:51 : Moving mig_7series_0 ...
MIG: 22:08:51 : Moving mig_7series_0.veo ...
MIG: 22:08:51 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:08:51 : Running vlog_synth_rpr.xit
MIG: 22:08:51 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:08:51 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 22:08:51 : Running implementation.xit
MIG: 22:08:51 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:08:51 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 17:04:45 : xml_input_file: mig_a.prj
MIG: 17:04:45 : Absolute path of xml_input_file: r:/workspace/KXZ7C100/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 17:04:45 : xml_input_file: mig_a.prj
MIG: 17:04:45 : Absolute path of xml_input_file: r:/workspace/KXZ7C100/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 20:26:42 : xml_input_file: mig_a.prj
MIG: 20:26:42 : Absolute path of xml_input_file: r:/workspace/KXZ7C100/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 20:26:42 : xml_input_file: mig_a.prj
MIG: 20:26:42 : Absolute path of xml_input_file: r:/workspace/KXZ7C100/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 18:01:52 : xml_input_file: mig_a.prj
MIG: 18:01:52 : Absolute path of xml_input_file: e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 18:01:52 : xml_input_file: mig_a.prj
MIG: 18:01:52 : Absolute path of xml_input_file: e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 18:01:52 : In updateAllModelParams
MIG: 18:01:52 : ################# RUNNING MIG BATCH ###################
MIG: 18:01:52 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0
MIG: 18:01:52 : synp_flow:  -- synthesis_mode: Other
MIG: 18:01:52 : outputDirectory: e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 18:01:52 : vivado_mode: xpg_pa
MIG: 18:01:52 :  locked false  
MIG: 18:01:52 : HDL Language: Verilog
MIG: 18:01:52 : compInfo: true
MIG: 18:01:52 : Vivado Options xc7z100 ffg900 -2
MIG: 18:01:52 : 1: xc7z100 2: ffg900 3: -2
MIG: 18:01:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:01:52 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 18:01:52 : I am in catch area
MIG: 18:01:52 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 18:02:02 : XML_INPUT_FILE: e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 18:02:02 : Component_Name: mig_7series_0
MIG: 18:02:02 : Moving mig_7series_0 ...
MIG: 18:02:02 : Moving mig_7series_0.veo ...
MIG: 18:02:02 : Moving mig_7series_0_xmdf.tcl ...
MIG: 18:02:02 : XGUI hdlLanguage: Verilog
MIG: 18:02:02 : xgui vivado_mode: xpg_pa
MIG: 18:02:02 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:02:02 : Reading E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 18:02:02 : 1
MIG: 18:02:02 : Inside fn mem: DDR3
MIG: 18:02:02 : detect_uiclk: 225022502
MIG: 18:02:02 : cntrl:  memtype: DDR3
MIG: 18:02:02 : 900
MIG: 18:02:02 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 900 
MIG: 18:02:02 : 
MIG: 18:02:02 : 1
MIG: 18:02:02 : 225022502
MIG: 18:02:02 : 
MIG: 18:02:02 :  polarity_value: 0
MIG: 18:02:02 : ACTIVE_HIGH
MIG: 18:02:02 : 
MIG: 18:02:02 : cntrl:  memtype: DDR3
MIG: 18:02:02 : 
MIG: 18:02:02 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 18:02:02 : 
MIG: 18:02:02 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 18:02:02 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 18:02:02 : 
MIG: 18:02:02 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 18:02:02 : 
MIG: 18:02:02 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 18:02:02 : 
MIG: 18:02:02 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 18:02:02 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:02:02 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 18:02:02 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 18:02:02 : 4
MIG: 18:02:02 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 18:02:02 : 32
MIG: 18:02:02 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 18:02:02 : 4
MIG: 18:02:02 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 18:02:02 : 2
MIG: 18:02:02 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 18:02:02 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 18:02:02 : 
MIG: 18:02:02 :  Valid Param: ECC ==> OFF
MIG: 18:02:02 : 32
MIG: 18:02:02 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 18:02:02 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:02:02 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:02:02 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:02:02 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 18:02:02 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 18:02:02 : 
MIG: 18:02:02 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 18:02:02 : 15
MIG: 18:02:02 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 18:02:02 : 29
MIG: 18:02:02 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 18:02:02 : 
MIG: 18:02:02 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 18:02:02 : 
MIG: 18:02:02 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 18:02:02 : 
MIG: 18:02:02 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 18:02:02 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 18:02:02 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:02:02 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 18:02:02 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 18:02:02 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 18:02:02 :  Invalid Param: DDR3_AL ==> "0"
MIG: 18:02:02 :  Invalid Param: DDR3_nAL ==> 0
MIG: 18:02:02 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 18:02:02 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 18:02:02 :  Invalid Param: DDR3_CL ==> 13
MIG: 18:02:02 :  Invalid Param: DDR3_CWL ==> 9
MIG: 18:02:02 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 18:02:02 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 18:02:02 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 18:02:02 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 18:02:02 : 
MIG: 18:02:02 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 18:02:02 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 18:02:02 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 18:02:02 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 4999
MIG: 18:02:02 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 9
MIG: 18:02:02 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 18:02:02 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 18:02:02 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 18:02:02 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 18:02:02 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 18:02:02 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 18:02:02 :  Invalid Param: DDR3_MMCM_VCO ==> 900
MIG: 18:02:02 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 18:02:02 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:02:02 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 18:02:02 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 18:02:02 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 18:02:02 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 18:02:02 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 18:02:02 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 18:02:02 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 18:02:02 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 18:02:02 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 18:02:02 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 18:02:02 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 18:02:02 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 18:02:02 :  Invalid Param: DDR3_tZQCS ==> 73
MIG: 18:02:02 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:02:02 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 18:02:02 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 18:02:02 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 18:02:02 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:02:02 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:02:02 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:02:02 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0000
MIG: 18:02:02 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b1111
MIG: 18:02:02 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 18:02:02 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 18:02:02 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 18:02:02 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_FFF_CFF_280
MIG: 18:02:02 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 18:02:02 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:02:02 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 18:02:02 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_029_028_027_026_02B_02A_025_024_023_022_021_020_017_016_01B
MIG: 18:02:02 :  Invalid Param: DDR3_BANK_MAP ==> 36'h01A_015_014
MIG: 18:02:02 :  Invalid Param: DDR3_CAS_MAP ==> 12'h012
MIG: 18:02:02 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:02:02 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_009
MIG: 18:02:02 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_007
MIG: 18:02:02 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_010
MIG: 18:02:02 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 18:02:02 :  Invalid Param: DDR3_RAS_MAP ==> 12'h013
MIG: 18:02:02 :  Invalid Param: DDR3_WE_MAP ==> 12'h011
MIG: 18:02:02 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_10_11_12_13
MIG: 18:02:02 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h131_132_133_134_135_136_137_138
MIG: 18:02:02 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h121_122_123_124_125_126_127_128
MIG: 18:02:02 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h111_112_113_114_116_117_118_119
MIG: 18:02:02 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h100_101_102_103_104_105_106_107
MIG: 18:02:02 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:02 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:02 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:02 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:02 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:02 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:02 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:02 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:02 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:02 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:02 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:02 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:02 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:02 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:02 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_109_115_129_139
MIG: 18:02:02 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:02:02 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:02:02 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:02:02 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:02:02 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:02:02 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 18:02:02 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 18:02:02 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 18:02:02 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 18:02:02 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 18:02:02 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 18:02:02 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:02:02 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 18:02:02 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 18:02:02 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 18:02:02 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 18:02:02 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 18:02:02 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 18:02:02 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 18:02:02 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 18:02:02 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 18:02:02 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 18:02:02 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 18:02:02 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 18:02:02 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 18:02:02 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:02:02 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 18:02:02 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 18:02:02 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 18:02:02 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 18:02:02 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 18:02:02 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:02:02 :  Invalid Param: DDR3_tCK ==> 1111
MIG: 18:02:02 : 4
MIG: 18:02:02 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 18:02:02 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:02:02 : 
MIG: 18:02:02 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:02:02 : 
MIG: 18:02:02 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 18:02:02 : 1073741824
MIG: 18:02:02 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 18:02:02 : 30
MIG: 18:02:02 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 18:02:02 : 256
MIG: 18:02:02 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 18:02:02 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 18:02:02 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 18:02:02 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:02:02 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:02:02 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:02:02 : 
MIG: 18:02:02 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:02:02 : 
MIG: 18:02:02 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:02:02 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:02:02 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:02:02 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:02:02 : 
MIG: 18:02:02 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 18:02:02 : 
MIG: 18:02:02 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:02:02 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 18:02:02 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 18:02:02 : NOBUF
MIG: 18:02:02 : NONE
MIG: 18:02:02 : 
MIG: 18:02:02 : Same Interface
MIG: 18:02:03 : xml_input_file: mig_a.prj
MIG: 18:02:03 : Absolute path of xml_input_file: e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 18:02:03 : In updateAllModelParams
MIG: 18:02:03 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:02:03 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 18:02:03 : XGUI hdlLanguage: Verilog
MIG: 18:02:03 : xgui vivado_mode: xpg_pa
MIG: 18:02:03 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:02:03 : Reading E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 18:02:04 : 
MIG: 18:02:04 : Inside fn mem: DDR3
MIG: 18:02:04 : detect_uiclk: 225022502
MIG: 18:02:04 : cntrl:  memtype: DDR3
MIG: 18:02:04 : 
MIG: 18:02:04 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 900 
MIG: 18:02:04 : 
MIG: 18:02:04 : 
MIG: 18:02:04 : 
MIG: 18:02:04 : 
MIG: 18:02:04 :  polarity_value: 0
MIG: 18:02:04 : 
MIG: 18:02:04 : 
MIG: 18:02:04 : cntrl:  memtype: DDR3
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 18:02:04 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 18:02:04 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:02:04 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 18:02:04 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 18:02:04 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: ECC ==> OFF
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 18:02:04 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:02:04 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:02:04 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:02:04 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 18:02:04 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 18:02:04 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 18:02:04 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:02:04 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 18:02:04 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 18:02:04 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 18:02:04 :  Invalid Param: DDR3_AL ==> "0"
MIG: 18:02:04 :  Invalid Param: DDR3_nAL ==> 0
MIG: 18:02:04 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 18:02:04 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 18:02:04 :  Invalid Param: DDR3_CL ==> 13
MIG: 18:02:04 :  Invalid Param: DDR3_CWL ==> 9
MIG: 18:02:04 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 18:02:04 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 18:02:04 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 18:02:04 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 18:02:04 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 18:02:04 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 18:02:04 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 4999
MIG: 18:02:04 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 9
MIG: 18:02:04 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 18:02:04 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 18:02:04 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 18:02:04 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 18:02:04 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 18:02:04 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 18:02:04 :  Invalid Param: DDR3_MMCM_VCO ==> 900
MIG: 18:02:04 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 18:02:04 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:02:04 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 18:02:04 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 18:02:04 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 18:02:04 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 18:02:04 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 18:02:04 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 18:02:04 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 18:02:04 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 18:02:04 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 18:02:04 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 18:02:04 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 18:02:04 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 18:02:04 :  Invalid Param: DDR3_tZQCS ==> 73
MIG: 18:02:04 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:02:04 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 18:02:04 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 18:02:04 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 18:02:04 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:02:04 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:02:04 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:02:04 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0000
MIG: 18:02:04 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b1111
MIG: 18:02:04 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 18:02:04 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 18:02:04 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 18:02:04 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_FFF_CFF_280
MIG: 18:02:04 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 18:02:04 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:02:04 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 18:02:04 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_029_028_027_026_02B_02A_025_024_023_022_021_020_017_016_01B
MIG: 18:02:04 :  Invalid Param: DDR3_BANK_MAP ==> 36'h01A_015_014
MIG: 18:02:04 :  Invalid Param: DDR3_CAS_MAP ==> 12'h012
MIG: 18:02:04 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:02:04 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_009
MIG: 18:02:04 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_007
MIG: 18:02:04 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_010
MIG: 18:02:04 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 18:02:04 :  Invalid Param: DDR3_RAS_MAP ==> 12'h013
MIG: 18:02:04 :  Invalid Param: DDR3_WE_MAP ==> 12'h011
MIG: 18:02:04 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_10_11_12_13
MIG: 18:02:04 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h131_132_133_134_135_136_137_138
MIG: 18:02:04 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h121_122_123_124_125_126_127_128
MIG: 18:02:04 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h111_112_113_114_116_117_118_119
MIG: 18:02:04 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h100_101_102_103_104_105_106_107
MIG: 18:02:04 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:04 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:04 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:04 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:04 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:04 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:04 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:04 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:04 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:04 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:04 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:04 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:04 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:04 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:04 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_109_115_129_139
MIG: 18:02:04 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:02:04 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:02:04 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:02:04 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:02:04 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:02:04 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 18:02:04 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 18:02:04 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 18:02:04 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 18:02:04 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 18:02:04 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 18:02:04 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:02:04 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 18:02:04 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 18:02:04 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 18:02:04 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 18:02:04 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 18:02:04 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 18:02:04 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 18:02:04 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 18:02:04 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 18:02:04 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 18:02:04 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 18:02:04 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 18:02:04 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 18:02:04 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:02:04 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 18:02:04 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 18:02:04 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 18:02:04 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 18:02:04 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 18:02:04 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:02:04 :  Invalid Param: DDR3_tCK ==> 1111
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 18:02:04 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 18:02:04 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 18:02:04 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 18:02:04 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:02:04 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:02:04 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:02:04 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:02:04 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:02:04 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:02:04 : 
MIG: 18:02:04 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 18:02:04 : 
MIG: 18:02:04 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:02:04 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 18:02:04 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 18:02:04 : 
MIG: 18:02:04 : 
MIG: 18:02:04 : 
MIG: 18:02:04 : Same Interface
MIG: 18:02:08 : Running synthesis.xit
MIG: 18:02:08 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:02:08 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 18:02:09 : Running vlog_synth_rpr.xit
MIG: 18:02:09 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:02:09 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 18:02:09 : Running simulation.xit
MIG: 18:02:09 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:02:09 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 18:02:09 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:02:09 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:02:09 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 18:02:09 : Running implementation.xit
MIG: 18:02:09 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:02:09 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 18:02:22 : Running customizer.xit
MIG: 18:02:22 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 18:02:22 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/.Xil/Vivado-35304-E6HIM2ZJ5N6O1R6/coregen/mig_7series_0
MIG: 18:02:22 : synp_flow:  -- synthesis_mode: Other
MIG: 18:02:22 : outputDirectory: e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/.Xil/Vivado-35304-E6HIM2ZJ5N6O1R6/coregen/mig_7series_0/_tmp/
MIG: 18:02:22 : vivado_mode: xpg_pa
MIG: 18:02:22 :  locked false  
MIG: 18:02:22 : HDL Language: Verilog
MIG: 18:02:22 : compInfo: false
MIG: 18:02:22 : Vivado Options xc7z100 ffg900 -2
MIG: 18:02:22 : 1: xc7z100 2: ffg900 3: -2
MIG: 18:02:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:02:22 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 18:02:22 : I am in catch area
MIG: 18:02:22 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/.Xil/Vivado-35304-E6HIM2ZJ5N6O1R6/coregen/mig_7series_0/xil_txt.in -cg_exc_out e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/.Xil/Vivado-35304-E6HIM2ZJ5N6O1R6/coregen/mig_7series_0/xil_txt.out ... 
MIG: 18:06:41 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 18:06:41 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 18:06:41 : XML_INPUT_FILE: e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/.Xil/Vivado-35304-E6HIM2ZJ5N6O1R6/coregen/mig_7series_0/mig_b.prj
MIG: 18:06:41 : Component_Name: mig_7series_0
MIG: 18:06:41 : Moving mig_7series_0 ...
MIG: 18:06:41 : Moving mig_7series_0.veo ...
MIG: 18:06:41 : Moving mig_7series_0_xmdf.tcl ...
MIG: 18:06:41 : Sending back 0
MIG: 18:06:41 : xml_input_file: mig_b.prj
MIG: 18:06:41 : Absolute path of xml_input_file: e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 18:06:41 : xml_input_file: mig_b.prj
MIG: 18:06:41 : Absolute path of xml_input_file: e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 18:06:41 : In updateAllModelParams
MIG: 18:06:41 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:06:41 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 18:06:41 : XGUI hdlLanguage: Verilog
MIG: 18:06:41 : xgui vivado_mode: xpg_pa
MIG: 18:06:41 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:06:41 : Reading E:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 18:06:42 : 
MIG: 18:06:42 : Inside fn mem: DDR3
MIG: 18:06:42 : detect_uiclk: 225022502
MIG: 18:06:42 : cntrl:  memtype: DDR3
MIG: 18:06:42 : 
MIG: 18:06:42 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 900 
MIG: 18:06:42 : 
MIG: 18:06:42 : 
MIG: 18:06:42 : 
MIG: 18:06:42 : 
MIG: 18:06:42 :  polarity_value: 0
MIG: 18:06:42 : 
MIG: 18:06:42 : 
MIG: 18:06:42 : cntrl:  memtype: DDR3
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 18:06:42 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 18:06:42 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:06:42 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 18:06:42 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 18:06:42 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: ECC ==> OFF
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 18:06:42 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:06:42 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:06:42 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:06:42 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 18:06:42 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 18:06:42 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 18:06:42 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:06:42 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 18:06:42 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 18:06:42 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 18:06:42 :  Invalid Param: DDR3_AL ==> "0"
MIG: 18:06:42 :  Invalid Param: DDR3_nAL ==> 0
MIG: 18:06:42 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 18:06:42 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 18:06:42 :  Invalid Param: DDR3_CL ==> 13
MIG: 18:06:42 :  Invalid Param: DDR3_CWL ==> 9
MIG: 18:06:42 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 18:06:42 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 18:06:42 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 18:06:42 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 18:06:42 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 18:06:42 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 18:06:42 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 4999
MIG: 18:06:42 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 9
MIG: 18:06:42 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 18:06:42 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 18:06:42 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 18:06:42 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 18:06:42 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 18:06:42 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 18:06:42 :  Invalid Param: DDR3_MMCM_VCO ==> 900
MIG: 18:06:42 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 18:06:42 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:06:42 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 18:06:42 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 18:06:42 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 18:06:42 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 18:06:42 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 18:06:42 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 18:06:42 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 18:06:42 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 18:06:42 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 18:06:42 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 18:06:42 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 18:06:42 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 18:06:42 :  Invalid Param: DDR3_tZQCS ==> 73
MIG: 18:06:42 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:06:42 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 18:06:42 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 18:06:42 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 18:06:42 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:06:42 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:06:42 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:06:42 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0000
MIG: 18:06:42 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b1111
MIG: 18:06:42 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 18:06:42 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 18:06:42 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 18:06:42 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_FFF_CFF_280
MIG: 18:06:42 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 18:06:42 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:06:42 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 18:06:42 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_029_028_027_026_02B_02A_025_024_023_022_021_020_017_016_01B
MIG: 18:06:42 :  Invalid Param: DDR3_BANK_MAP ==> 36'h01A_015_014
MIG: 18:06:42 :  Invalid Param: DDR3_CAS_MAP ==> 12'h012
MIG: 18:06:42 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:06:42 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_009
MIG: 18:06:42 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_007
MIG: 18:06:42 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_010
MIG: 18:06:42 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 18:06:42 :  Invalid Param: DDR3_RAS_MAP ==> 12'h013
MIG: 18:06:42 :  Invalid Param: DDR3_WE_MAP ==> 12'h011
MIG: 18:06:42 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_10_11_12_13
MIG: 18:06:42 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h131_132_133_134_135_136_137_138
MIG: 18:06:42 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h121_122_123_124_125_126_127_128
MIG: 18:06:42 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h111_112_113_114_116_117_118_119
MIG: 18:06:42 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h100_101_102_103_104_105_106_107
MIG: 18:06:42 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:06:42 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:06:42 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:06:42 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:06:42 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:06:42 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:06:42 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:06:42 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:06:42 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:06:42 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:06:42 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:06:42 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:06:42 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:06:42 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:06:42 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_109_115_129_139
MIG: 18:06:42 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:06:42 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:06:42 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:06:42 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:06:42 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:06:42 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 18:06:42 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 18:06:42 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 18:06:42 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 18:06:42 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 18:06:42 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 18:06:42 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:06:42 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 18:06:42 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 18:06:42 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 18:06:42 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 18:06:42 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 18:06:42 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 18:06:42 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 18:06:42 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 18:06:42 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 18:06:42 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 18:06:42 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 18:06:42 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 18:06:42 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 18:06:42 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:06:42 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 18:06:42 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 18:06:42 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 18:06:42 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 18:06:42 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 18:06:42 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:06:42 :  Invalid Param: DDR3_tCK ==> 1111
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 18:06:42 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 18:06:42 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 18:06:42 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 18:06:42 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:06:42 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:06:42 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:06:42 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:06:42 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:06:42 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:06:42 : 
MIG: 18:06:42 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 18:06:42 : 
MIG: 18:06:42 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:06:42 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 18:06:42 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 18:06:42 : DIFF
MIG: 18:06:42 : 
MIG: 18:06:42 : 
MIG: 18:06:42 : Same Interface
MIG: 18:06:42 : ################# RUNNING MIG BATCH ###################
MIG: 18:06:42 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0
MIG: 18:06:42 : synp_flow:  -- synthesis_mode: Other
MIG: 18:06:42 : outputDirectory: e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 18:06:42 : vivado_mode: xpg_pa
MIG: 18:06:42 :  locked false  
MIG: 18:06:42 : HDL Language: Verilog
MIG: 18:06:42 : compInfo: false
MIG: 18:06:42 : Vivado Options xc7z100 ffg900 -2
MIG: 18:06:42 : 1: xc7z100 2: ffg900 3: -2
MIG: 18:06:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:06:42 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 18:06:42 : I am in catch area
MIG: 18:06:42 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 18:06:50 : XML_INPUT_FILE: e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 18:06:50 : Component_Name: mig_7series_0
MIG: 18:06:50 : Moving mig_7series_0 ...
MIG: 18:06:50 : Moving mig_7series_0.veo ...
MIG: 18:06:50 : Moving mig_7series_0_xmdf.tcl ...
MIG: 18:06:54 : Running synthesis.xit
MIG: 18:06:54 : ################# RUNNING MIG BATCH ###################
MIG: 18:06:54 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0
MIG: 18:06:54 : synp_flow:  -- synthesis_mode: Other
MIG: 18:06:54 : outputDirectory: e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 18:06:54 : vivado_mode: xpg_pa
MIG: 18:06:54 :  locked false  
MIG: 18:06:54 : HDL Language: Verilog
MIG: 18:06:54 : compInfo: false
MIG: 18:06:54 : Vivado Options xc7z100 ffg900 -2
MIG: 18:06:54 : 1: xc7z100 2: ffg900 3: -2
MIG: 18:06:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:06:54 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 18:06:54 : I am in catch area
MIG: 18:06:54 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 18:07:02 : XML_INPUT_FILE: e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 18:07:02 : Component_Name: mig_7series_0
MIG: 18:07:02 : Moving mig_7series_0 ...
MIG: 18:07:02 : Moving mig_7series_0.veo ...
MIG: 18:07:02 : Moving mig_7series_0_xmdf.tcl ...
MIG: 18:07:03 : Running vlog_synth_rpr.xit
MIG: 18:07:03 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:07:03 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 18:07:03 : Running simulation.xit
MIG: 18:07:03 : ################# RUNNING MIG BATCH ###################
MIG: 18:07:03 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0
MIG: 18:07:03 : synp_flow:  -- synthesis_mode: Other
MIG: 18:07:03 : outputDirectory: e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 18:07:03 : vivado_mode: xpg_pa
MIG: 18:07:03 :  locked false  
MIG: 18:07:03 : HDL Language: Verilog
MIG: 18:07:03 : compInfo: false
MIG: 18:07:03 : Vivado Options xc7z100 ffg900 -2
MIG: 18:07:03 : 1: xc7z100 2: ffg900 3: -2
MIG: 18:07:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:07:03 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 18:07:03 : I am in catch area
MIG: 18:07:03 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 18:07:11 : XML_INPUT_FILE: e:/workspace/KXZ7C01/DDR3_Mem_900MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 18:07:11 : Component_Name: mig_7series_0
MIG: 18:07:11 : Moving mig_7series_0 ...
MIG: 18:07:11 : Moving mig_7series_0.veo ...
MIG: 18:07:11 : Moving mig_7series_0_xmdf.tcl ...
MIG: 18:07:11 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:07:11 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:07:11 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 18:07:12 : Running implementation.xit
MIG: 18:07:12 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:07:12 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 00:44:42 : xml_input_file: mig_b.prj
MIG: 00:44:42 : Absolute path of xml_input_file: d:/BaiduNetdiskDownload/crz01/PL_DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 00:44:42 : xml_input_file: mig_b.prj
MIG: 00:44:42 : Absolute path of xml_input_file: d:/BaiduNetdiskDownload/crz01/PL_DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 00:44:42 : In updateAllModelParams
MIG: 00:44:42 : ################# RUNNING MIG BATCH ###################
MIG: 00:44:42 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/BaiduNetdiskDownload/crz01/PL_DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0
MIG: 00:44:42 : synp_flow:  -- synthesis_mode: Other
MIG: 00:44:42 : outputDirectory: d:/BaiduNetdiskDownload/crz01/PL_DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 00:44:42 : vivado_mode: xpg_pa
MIG: 00:44:42 :  locked false  
MIG: 00:44:42 : HDL Language: Verilog
MIG: 00:44:42 : compInfo: true
MIG: 00:44:42 : Vivado Options xc7z100 ffg900 -2
MIG: 00:44:42 : 1: xc7z100 2: ffg900 3: -2
MIG: 00:44:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:44:42 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 00:44:42 : I am in catch area
MIG: 00:44:43 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/BaiduNetdiskDownload/crz01/PL_DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out d:/BaiduNetdiskDownload/crz01/PL_DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 00:45:01 : XML_INPUT_FILE: d:/BaiduNetdiskDownload/crz01/PL_DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 00:45:01 : Component_Name: mig_7series_0
MIG: 00:45:01 : Moving mig_7series_0 ...
MIG: 00:45:01 : Moving mig_7series_0.veo ...
MIG: 00:45:01 : Moving mig_7series_0_xmdf.tcl ...
MIG: 00:45:01 : XGUI hdlLanguage: Verilog
MIG: 00:45:01 : xgui vivado_mode: xpg_pa
MIG: 00:45:01 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 00:45:01 : Reading D:/BaiduNetdiskDownload/crz01/PL_DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 00:45:03 : 1
MIG: 00:45:03 : Inside fn mem: DDR3
MIG: 00:45:03 : detect_uiclk: 225022502
MIG: 00:45:03 : cntrl:  memtype: DDR3
MIG: 00:45:03 : 900
MIG: 00:45:03 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 900 
MIG: 00:45:03 : 
MIG: 00:45:03 : 1
MIG: 00:45:03 : 225022502
MIG: 00:45:03 : 
MIG: 00:45:03 :  polarity_value: 0
MIG: 00:45:03 : ACTIVE_HIGH
MIG: 00:45:03 : 
MIG: 00:45:03 : cntrl:  memtype: DDR3
MIG: 00:45:03 : 
MIG: 00:45:03 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 00:45:03 : 
MIG: 00:45:03 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 00:45:03 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 00:45:03 : 
MIG: 00:45:03 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 00:45:03 : 
MIG: 00:45:03 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 00:45:03 : 
MIG: 00:45:03 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 00:45:03 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 00:45:03 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 00:45:03 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 00:45:03 : 4
MIG: 00:45:03 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 00:45:03 : 32
MIG: 00:45:03 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 00:45:03 : 4
MIG: 00:45:03 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 00:45:03 : 2
MIG: 00:45:03 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 00:45:03 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 00:45:03 : 
MIG: 00:45:03 :  Valid Param: ECC ==> OFF
MIG: 00:45:03 : 32
MIG: 00:45:03 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 00:45:03 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 00:45:03 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 00:45:03 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 00:45:03 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 00:45:03 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 00:45:03 : 
MIG: 00:45:03 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 00:45:03 : 15
MIG: 00:45:03 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 00:45:03 : 29
MIG: 00:45:03 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 00:45:03 : 
MIG: 00:45:03 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 00:45:03 : 
MIG: 00:45:03 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 00:45:03 : 
MIG: 00:45:03 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 00:45:03 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 00:45:03 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 00:45:03 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 00:45:03 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 00:45:03 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 00:45:03 :  Invalid Param: DDR3_AL ==> "0"
MIG: 00:45:03 :  Invalid Param: DDR3_nAL ==> 0
MIG: 00:45:03 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 00:45:03 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 00:45:03 :  Invalid Param: DDR3_CL ==> 13
MIG: 00:45:03 :  Invalid Param: DDR3_CWL ==> 9
MIG: 00:45:03 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 00:45:03 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 00:45:03 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 00:45:03 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 00:45:03 : 
MIG: 00:45:03 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 00:45:03 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 00:45:03 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 00:45:03 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 4999
MIG: 00:45:03 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 9
MIG: 00:45:03 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 00:45:03 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 00:45:03 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 00:45:03 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 00:45:03 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 00:45:03 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 00:45:03 :  Invalid Param: DDR3_MMCM_VCO ==> 900
MIG: 00:45:03 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 00:45:03 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 00:45:03 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 00:45:03 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 00:45:03 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 00:45:03 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 00:45:03 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 00:45:03 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 00:45:03 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 00:45:03 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 00:45:03 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 00:45:03 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 00:45:03 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 00:45:03 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 00:45:03 :  Invalid Param: DDR3_tZQCS ==> 73
MIG: 00:45:03 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 00:45:03 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 00:45:03 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 00:45:03 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 00:45:03 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 00:45:03 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 00:45:03 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 00:45:03 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0000
MIG: 00:45:03 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b1111
MIG: 00:45:03 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 00:45:03 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 00:45:03 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 00:45:03 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_FFF_CFF_280
MIG: 00:45:03 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 00:45:03 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 00:45:03 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 00:45:03 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_029_028_027_026_02B_02A_025_024_023_022_021_020_017_016_01B
MIG: 00:45:03 :  Invalid Param: DDR3_BANK_MAP ==> 36'h01A_015_014
MIG: 00:45:03 :  Invalid Param: DDR3_CAS_MAP ==> 12'h012
MIG: 00:45:03 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 00:45:03 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_009
MIG: 00:45:03 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_007
MIG: 00:45:03 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_010
MIG: 00:45:03 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 00:45:03 :  Invalid Param: DDR3_RAS_MAP ==> 12'h013
MIG: 00:45:03 :  Invalid Param: DDR3_WE_MAP ==> 12'h011
MIG: 00:45:03 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_10_11_12_13
MIG: 00:45:03 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h131_132_133_134_135_136_137_138
MIG: 00:45:03 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h121_122_123_124_125_126_127_128
MIG: 00:45:03 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h111_112_113_114_116_117_118_119
MIG: 00:45:03 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h100_101_102_103_104_105_106_107
MIG: 00:45:03 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:03 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:03 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:03 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:03 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:03 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:03 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:03 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:03 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:03 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:03 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:03 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:03 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:03 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:03 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_109_115_129_139
MIG: 00:45:03 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 00:45:03 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 00:45:03 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 00:45:03 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 00:45:03 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 00:45:03 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 00:45:03 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 00:45:03 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 00:45:03 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 00:45:03 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 00:45:03 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 00:45:03 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 00:45:03 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 00:45:03 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 00:45:03 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 00:45:03 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 00:45:03 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 00:45:03 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 00:45:03 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 00:45:03 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 00:45:03 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 00:45:03 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 00:45:03 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 00:45:03 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 00:45:03 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 00:45:03 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 00:45:03 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 00:45:03 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 00:45:03 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 00:45:03 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 00:45:03 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 00:45:03 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 00:45:03 :  Invalid Param: DDR3_tCK ==> 1111
MIG: 00:45:03 : 4
MIG: 00:45:03 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 00:45:03 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 00:45:03 : 
MIG: 00:45:03 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 00:45:03 : 
MIG: 00:45:03 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 00:45:03 : 1073741824
MIG: 00:45:03 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 00:45:03 : 30
MIG: 00:45:03 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 00:45:03 : 256
MIG: 00:45:03 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 00:45:03 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 00:45:03 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 00:45:03 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 00:45:03 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 00:45:03 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 00:45:03 : 
MIG: 00:45:03 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 00:45:03 : 
MIG: 00:45:03 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 00:45:03 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 00:45:03 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 00:45:03 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 00:45:03 : 
MIG: 00:45:03 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 00:45:03 : 
MIG: 00:45:03 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 00:45:03 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 00:45:03 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 00:45:03 : 
MIG: 00:45:03 : NONE
MIG: 00:45:03 : 
MIG: 00:45:03 : Same Interface
MIG: 00:45:04 : xml_input_file: mig_b.prj
MIG: 00:45:04 : Absolute path of xml_input_file: d:/BaiduNetdiskDownload/crz01/PL_DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 00:45:04 : In updateAllModelParams
MIG: 00:45:04 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 00:45:04 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 00:45:04 : XGUI hdlLanguage: Verilog
MIG: 00:45:04 : xgui vivado_mode: xpg_pa
MIG: 00:45:04 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 00:45:04 : Reading D:/BaiduNetdiskDownload/crz01/PL_DDR3_Mem_800MHz/vivado_proj/ddr3_memtest.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 00:45:05 : 
MIG: 00:45:05 : Inside fn mem: DDR3
MIG: 00:45:05 : detect_uiclk: 225022502
MIG: 00:45:05 : cntrl:  memtype: DDR3
MIG: 00:45:05 : 
MIG: 00:45:05 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 900 
MIG: 00:45:05 : 
MIG: 00:45:05 : 
MIG: 00:45:05 : 
MIG: 00:45:05 : 
MIG: 00:45:05 :  polarity_value: 0
MIG: 00:45:05 : 
MIG: 00:45:05 : 
MIG: 00:45:05 : cntrl:  memtype: DDR3
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 00:45:05 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 00:45:05 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 00:45:05 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 00:45:05 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 00:45:05 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: ECC ==> OFF
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 00:45:05 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 00:45:05 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 00:45:05 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 00:45:05 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 00:45:05 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 00:45:05 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 00:45:05 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 00:45:05 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 00:45:05 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 00:45:05 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 00:45:05 :  Invalid Param: DDR3_AL ==> "0"
MIG: 00:45:05 :  Invalid Param: DDR3_nAL ==> 0
MIG: 00:45:05 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 00:45:05 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 00:45:05 :  Invalid Param: DDR3_CL ==> 13
MIG: 00:45:05 :  Invalid Param: DDR3_CWL ==> 9
MIG: 00:45:05 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 00:45:05 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 00:45:05 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 00:45:05 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 00:45:05 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 00:45:05 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 00:45:05 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 4999
MIG: 00:45:05 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 9
MIG: 00:45:05 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 00:45:05 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 00:45:05 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 00:45:05 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 00:45:05 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 00:45:05 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 00:45:05 :  Invalid Param: DDR3_MMCM_VCO ==> 900
MIG: 00:45:05 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 00:45:05 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 00:45:05 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 00:45:05 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 00:45:05 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 00:45:05 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 00:45:05 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 00:45:05 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 00:45:05 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 00:45:05 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 00:45:05 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 00:45:05 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 00:45:05 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 00:45:05 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 00:45:05 :  Invalid Param: DDR3_tZQCS ==> 73
MIG: 00:45:05 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 00:45:05 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 00:45:05 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 00:45:05 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 00:45:05 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 00:45:05 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 00:45:05 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 00:45:05 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0000
MIG: 00:45:05 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b1111
MIG: 00:45:05 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 00:45:05 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 00:45:05 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 00:45:05 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_FFF_CFF_280
MIG: 00:45:05 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 00:45:05 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 00:45:05 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 00:45:05 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_029_028_027_026_02B_02A_025_024_023_022_021_020_017_016_01B
MIG: 00:45:05 :  Invalid Param: DDR3_BANK_MAP ==> 36'h01A_015_014
MIG: 00:45:05 :  Invalid Param: DDR3_CAS_MAP ==> 12'h012
MIG: 00:45:05 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 00:45:05 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_009
MIG: 00:45:05 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_007
MIG: 00:45:05 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_010
MIG: 00:45:05 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 00:45:05 :  Invalid Param: DDR3_RAS_MAP ==> 12'h013
MIG: 00:45:05 :  Invalid Param: DDR3_WE_MAP ==> 12'h011
MIG: 00:45:05 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_10_11_12_13
MIG: 00:45:05 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h131_132_133_134_135_136_137_138
MIG: 00:45:05 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h121_122_123_124_125_126_127_128
MIG: 00:45:05 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h111_112_113_114_116_117_118_119
MIG: 00:45:05 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h100_101_102_103_104_105_106_107
MIG: 00:45:05 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:05 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:05 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:05 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:05 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:05 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:05 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:05 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:05 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:05 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:05 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:05 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:05 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:05 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:45:05 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_109_115_129_139
MIG: 00:45:05 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 00:45:05 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 00:45:05 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 00:45:05 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 00:45:05 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 00:45:05 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 00:45:05 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 00:45:05 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 00:45:05 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 00:45:05 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 00:45:05 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 00:45:05 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 00:45:05 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 00:45:05 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 00:45:05 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 00:45:05 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 00:45:05 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 00:45:05 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 00:45:05 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 00:45:05 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 00:45:05 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 00:45:05 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 00:45:05 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 00:45:05 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 00:45:05 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 00:45:05 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 00:45:05 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 00:45:05 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 00:45:05 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 00:45:05 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 00:45:05 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 00:45:05 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 00:45:05 :  Invalid Param: DDR3_tCK ==> 1111
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 00:45:05 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 00:45:05 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 00:45:05 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 00:45:05 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 00:45:05 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 00:45:05 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 00:45:05 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 00:45:05 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 00:45:05 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 00:45:05 : 
MIG: 00:45:05 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 00:45:05 : 
MIG: 00:45:05 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 00:45:05 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 00:45:05 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 00:45:05 : 
MIG: 00:45:05 : 
MIG: 00:45:05 : 
MIG: 00:45:05 : Same Interface
