{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587462268297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587462268305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 15:14:28 2020 " "Processing started: Tue Apr 21 15:14:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587462268305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587462268305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spwm -c spwm " "Command: quartus_map --read_settings_files=on --write_settings_files=off spwm -c spwm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587462268305 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587462268594 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587462268594 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spwm.v(128) " "Verilog HDL information at spwm.v(128): always construct contains both blocking and non-blocking assignments" {  } { { "spwm.v" "" { Text "D:/intelFPGA_lite/spwm/spwm.v" 128 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1587462279621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spwm.v 3 3 " "Found 3 design units, including 3 entities, in source file spwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 spwm " "Found entity 1: spwm" {  } { { "spwm.v" "" { Text "D:/intelFPGA_lite/spwm/spwm.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587462279622 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "spwm.v" "" { Text "D:/intelFPGA_lite/spwm/spwm.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587462279622 ""} { "Info" "ISGN_ENTITY_NAME" "3 qmult " "Found entity 3: qmult" {  } { { "spwm.v" "" { Text "D:/intelFPGA_lite/spwm/spwm.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587462279622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587462279622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x_m spwm.v(7) " "Verilog HDL Implicit Net warning at spwm.v(7): created implicit net for \"x_m\"" {  } { { "spwm.v" "" { Text "D:/intelFPGA_lite/spwm/spwm.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587462279623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_m spwm.v(8) " "Verilog HDL Implicit Net warning at spwm.v(8): created implicit net for \"y_m\"" {  } { { "spwm.v" "" { Text "D:/intelFPGA_lite/spwm/spwm.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587462279623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "z_m spwm.v(9) " "Verilog HDL Implicit Net warning at spwm.v(9): created implicit net for \"z_m\"" {  } { { "spwm.v" "" { Text "D:/intelFPGA_lite/spwm/spwm.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587462279623 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Sau spwm.v(15) " "Verilog HDL Procedural Assignment error at spwm.v(15): object \"Sau\" on left-hand side of assignment must have a variable data type" {  } { { "spwm.v" "" { Text "D:/intelFPGA_lite/spwm/spwm.v" 15 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1587462279624 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Sal spwm.v(16) " "Verilog HDL Procedural Assignment error at spwm.v(16): object \"Sal\" on left-hand side of assignment must have a variable data type" {  } { { "spwm.v" "" { Text "D:/intelFPGA_lite/spwm/spwm.v" 16 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1587462279624 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Sau spwm.v(19) " "Verilog HDL Procedural Assignment error at spwm.v(19): object \"Sau\" on left-hand side of assignment must have a variable data type" {  } { { "spwm.v" "" { Text "D:/intelFPGA_lite/spwm/spwm.v" 19 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1587462279624 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Sal spwm.v(20) " "Verilog HDL Procedural Assignment error at spwm.v(20): object \"Sal\" on left-hand side of assignment must have a variable data type" {  } { { "spwm.v" "" { Text "D:/intelFPGA_lite/spwm/spwm.v" 20 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1587462279624 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Sbu spwm.v(24) " "Verilog HDL Procedural Assignment error at spwm.v(24): object \"Sbu\" on left-hand side of assignment must have a variable data type" {  } { { "spwm.v" "" { Text "D:/intelFPGA_lite/spwm/spwm.v" 24 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1587462279624 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Sbl spwm.v(25) " "Verilog HDL Procedural Assignment error at spwm.v(25): object \"Sbl\" on left-hand side of assignment must have a variable data type" {  } { { "spwm.v" "" { Text "D:/intelFPGA_lite/spwm/spwm.v" 25 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1587462279624 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Sbu spwm.v(28) " "Verilog HDL Procedural Assignment error at spwm.v(28): object \"Sbu\" on left-hand side of assignment must have a variable data type" {  } { { "spwm.v" "" { Text "D:/intelFPGA_lite/spwm/spwm.v" 28 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1587462279624 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Sbl spwm.v(29) " "Verilog HDL Procedural Assignment error at spwm.v(29): object \"Sbl\" on left-hand side of assignment must have a variable data type" {  } { { "spwm.v" "" { Text "D:/intelFPGA_lite/spwm/spwm.v" 29 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1587462279624 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Scu spwm.v(33) " "Verilog HDL Procedural Assignment error at spwm.v(33): object \"Scu\" on left-hand side of assignment must have a variable data type" {  } { { "spwm.v" "" { Text "D:/intelFPGA_lite/spwm/spwm.v" 33 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1587462279624 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Scl spwm.v(34) " "Verilog HDL Procedural Assignment error at spwm.v(34): object \"Scl\" on left-hand side of assignment must have a variable data type" {  } { { "spwm.v" "" { Text "D:/intelFPGA_lite/spwm/spwm.v" 34 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1587462279624 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Scu spwm.v(37) " "Verilog HDL Procedural Assignment error at spwm.v(37): object \"Scu\" on left-hand side of assignment must have a variable data type" {  } { { "spwm.v" "" { Text "D:/intelFPGA_lite/spwm/spwm.v" 37 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1587462279625 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Scl spwm.v(38) " "Verilog HDL Procedural Assignment error at spwm.v(38): object \"Scl\" on left-hand side of assignment must have a variable data type" {  } { { "spwm.v" "" { Text "D:/intelFPGA_lite/spwm/spwm.v" 38 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1587462279625 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/spwm/output_files/spwm.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/spwm/output_files/spwm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587462279645 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587462279724 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 21 15:14:39 2020 " "Processing ended: Tue Apr 21 15:14:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587462279724 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587462279724 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587462279724 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587462279724 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587462280427 ""}
