Return-Path: <devicetree+bounces-304081-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id OAgsOZgwGWq9sQgAu9opvQ
	(envelope-from <devicetree+bounces-304081-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Fri, 29 May 2026 08:22:16 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from tor.lore.kernel.org (tor.lore.kernel.org [IPv6:2600:3c04:e001:36c::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id 66B085FDE04
	for <lists+devicetree@lfdr.de>; Fri, 29 May 2026 08:22:15 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by tor.lore.kernel.org (Postfix) with ESMTP id 0565D302A4DE
	for <lists+devicetree@lfdr.de>; Fri, 29 May 2026 06:22:06 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 64F583A83BF;
	Fri, 29 May 2026 06:22:04 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="P0lKK5np"
X-Original-To: devicetree@vger.kernel.org
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-alma10-1.taild15c8.ts.net [100.103.45.18])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 56DA935203F;
	Fri, 29 May 2026 06:22:03 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=100.103.45.18
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1780035724; cv=none; b=u9cCIdDVwxWW8Xa88D9bZptAIXSCsKxszy220fp6mWMIqFGgX8uRTdogo5tISAZ3i9j/BHbb9uNMP1XQsHY4uKQ+DXY17HPSSCJ1rhMztr+Fd416qOqcOgJ8dLT0QeAC8MRtDaZi/FLCvXxHo1s7vtWUbMzUixVDzvwYolfO8GU=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1780035724; c=relaxed/simple;
	bh=+2+Y4oomqI8eMypF0HLbi7JlxEucJqoizNkMyJhbt2U=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=IAXrfqE7himRMH70ZsfUkoiQXImqTOPq0PwDvn5r7AiNAmuAGQGtQUIatl77J0XRfQLRQ5/ALpHr8JX27Ael6pjsjbjoQntxpsdARIzO2LI7j977TfNr6SXqKT0aYKYtf+uPx5u724CPArJnjPlSF7vaSqA61hjrGBPoP9nYsx8=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=P0lKK5np; arc=none smtp.client-ip=100.103.45.18
Received: by smtp.kernel.org (Postfix) with ESMTPSA id ED7161F00893;
	Fri, 29 May 2026 06:22:01 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=kernel.org;
	s=k20260515; t=1780035722;
	bh=XNhOvejT4/3o+g58bTyobWWwZwSRbAllSV42yEUrEQw=;
	h=Date:From:To:Cc:Subject:References:In-Reply-To;
	b=P0lKK5npMrRB+m7LsnGng8LuC9nAiFxO5ZTK86uuvAGRSH+W5l8naXQSEAVOugJNd
	 2dA77UQlpqDbKbjcSyFi45HlT0XKuAqeIHcdpQ1KGS4YmbLAXyMiYmdgfU73DOjIYE
	 iHQFC06Nw6U61DDHp8B69BHn37wpry63zND8HsD3TIQ27IRhvmjKybKSOj0+CMO4+3
	 j/DzusFAPSAVDXWQ4GnlS0UTRyXBVCK1D7DzzlsjPP2gmIlXdDBwwWMiuvNYeTq0u5
	 G4JyGM8w8MgQ2JM17piyh+ZIPwzgGqI9NtTDnnSsScfa8trhCpWwYjD1XIMAKmxZbk
	 xLUs0FC1IpwNw==
Date: Fri, 29 May 2026 06:21:59 +0000
From: Yixun Lan <dlan@kernel.org>
To: Guodong Xu <guodong@riscstar.com>
Cc: Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>,
	Conor Dooley <conor+dt@kernel.org>, Paul Walmsley <pjw@kernel.org>,
	Palmer Dabbelt <palmer@dabbelt.com>,
	Albert Ou <aou@eecs.berkeley.edu>, Alexandre Ghiti <alex@ghiti.fr>,
	devicetree@vger.kernel.org, linux-riscv@lists.infradead.org,
	spacemit@lists.linux.dev, linux-kernel@vger.kernel.org,
	Guodong Xu <docularxu@outlook.com>
Subject: Re: [PATCH] riscv: dts: spacemit: k3: Add Ziccrse extension for X100
 cores
Message-ID: <20260529062159-GKE3748271@kernel.org>
References: <20260526-k3-ziccrse-v1-1-c759792ca3a3@riscstar.com>
 <CAH1PCMa_RJ0NVNyxkqsXPfrF4tz_69ZbWeqkh8xRCu7bLDkr-A@mail.gmail.com>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline
Content-Transfer-Encoding: 8bit
In-Reply-To: <CAH1PCMa_RJ0NVNyxkqsXPfrF4tz_69ZbWeqkh8xRCu7bLDkr-A@mail.gmail.com>
X-Spamd-Result: default: False [-0.66 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	DMARC_POLICY_ALLOW(-0.50)[kernel.org,quarantine];
	R_DKIM_ALLOW(-0.20)[kernel.org:s=k20260515];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c04:e001:36c::/64:c];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	TAGGED_FROM(0.00)[bounces-304081-lists,devicetree=lfdr.de];
	RCVD_TLS_LAST(0.00)[];
	RCVD_COUNT_THREE(0.00)[4];
	FORGED_SENDER_MAILLIST(0.00)[];
	FREEMAIL_CC(0.00)[kernel.org,dabbelt.com,eecs.berkeley.edu,ghiti.fr,vger.kernel.org,lists.infradead.org,lists.linux.dev,outlook.com];
	RCPT_COUNT_TWELVE(0.00)[13];
	MIME_TRACE(0.00)[0:+];
	FROM_HAS_DN(0.00)[];
	MISSING_XM_UA(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	NEURAL_HAM(-0.00)[-1.000];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[dlan@kernel.org,devicetree@vger.kernel.org];
	DKIM_TRACE(0.00)[kernel.org:+];
	MID_RHS_MATCH_FROM(0.00)[];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	TAGGED_RCPT(0.00)[devicetree,dt];
	TO_DN_SOME(0.00)[];
	ASN(0.00)[asn:63949, ipnet:2600:3c04::/32, country:SG];
	DBL_BLOCKED_OPENRESOLVER(0.00)[tor.lore.kernel.org:rdns,tor.lore.kernel.org:helo]
X-Rspamd-Queue-Id: 66B085FDE04
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

Hi Guodong,

On 13:18 Thu 28 May     , Guodong Xu wrote:
> On Tue, May 26, 2026 at 3:23 PM Guodong Xu <guodong@riscstar.com> wrote:
> >
> > Add the Ziccrse ISA extension to all eight X100 cores. Ziccrse
> > provides a forward progress guarantee on LR/SC sequences in main
> > memory regions with cacheability and coherence PMAs.
> >
> > The SpacemiT X100 core supports it per the SpacemiT K3 hardware
> > specification.
> 
> For the record, I have tested this change on SpacemiT K3 Pico-ITX.
> 
> The stress test is run by enabling CONFIG_LOCK_TORTURE_TEST=y then
> boots the kernel with:
> 
>   locktorture.torture_type=spin_lock locktorture.nwriters_stress=16
> 
> driving all 8 harts. It survived sustained torture [ran for ~10 minutes]
> with 0 Fail.
> 
> ... ...
> [  735.588947] torture_spin_lock_write_delay: delay = 25 jiffies.
> [  738.015096] torture_spin_lock_write_delay: delay = 25 jiffies.
> [  739.204713] torture_spin_lock_write_delay: delay = 25 jiffies.
> [  741.195211] Writes:  Total: 714319420  Max/Min: 45946599/43679876   Fail: 0
> 
I appreciate you give more info about the test, just want to make sure,
for the kernel config, the CONFIG_RISCV_TICKET_SPINLOCKS is not enabled?
so it will fall back to use ziccrse implementation..
-- 
Yixun Lan (dlan)

