0.7
2020.2
Nov 18 2020
09:47:47
H:/FPGA/souce/20_pwm/pwm/pwm.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
H:/FPGA/souce/20_pwm/pwm/pwm.srcs/sim_1/new/pwm_tb.v,1688976503,verilog,,,,pwm_tb,,,,,,,,
H:/FPGA/souce/20_pwm/pwm/pwm.srcs/sources_1/new/pwm.v,1688975412,verilog,,H:/FPGA/souce/20_pwm/pwm/pwm.srcs/sim_1/new/pwm_tb.v,,pwm,,,,,,,,
