/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Mon May 15 22:17:41 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mkCache_h__
#define __mkCache_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkCache module */
class MOD_mkCache : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_dataBRAM_memory;
  MOD_Reg<tUInt8> INST_dataBRAM_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_dataBRAM_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_dataBRAM_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_dataBRAM_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_dataBRAM_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_dataBRAM_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_dataBRAM_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_dataBRAM_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_dataBRAM_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_dataBRAM_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_dataBRAM_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_dataBRAM_serverAdapter_writeWithResp;
  MOD_Reg<tUInt8> INST_dirtys_0;
  MOD_Reg<tUInt8> INST_dirtys_1;
  MOD_Reg<tUInt8> INST_dirtys_10;
  MOD_Reg<tUInt8> INST_dirtys_100;
  MOD_Reg<tUInt8> INST_dirtys_101;
  MOD_Reg<tUInt8> INST_dirtys_102;
  MOD_Reg<tUInt8> INST_dirtys_103;
  MOD_Reg<tUInt8> INST_dirtys_104;
  MOD_Reg<tUInt8> INST_dirtys_105;
  MOD_Reg<tUInt8> INST_dirtys_106;
  MOD_Reg<tUInt8> INST_dirtys_107;
  MOD_Reg<tUInt8> INST_dirtys_108;
  MOD_Reg<tUInt8> INST_dirtys_109;
  MOD_Reg<tUInt8> INST_dirtys_11;
  MOD_Reg<tUInt8> INST_dirtys_110;
  MOD_Reg<tUInt8> INST_dirtys_111;
  MOD_Reg<tUInt8> INST_dirtys_112;
  MOD_Reg<tUInt8> INST_dirtys_113;
  MOD_Reg<tUInt8> INST_dirtys_114;
  MOD_Reg<tUInt8> INST_dirtys_115;
  MOD_Reg<tUInt8> INST_dirtys_116;
  MOD_Reg<tUInt8> INST_dirtys_117;
  MOD_Reg<tUInt8> INST_dirtys_118;
  MOD_Reg<tUInt8> INST_dirtys_119;
  MOD_Reg<tUInt8> INST_dirtys_12;
  MOD_Reg<tUInt8> INST_dirtys_120;
  MOD_Reg<tUInt8> INST_dirtys_121;
  MOD_Reg<tUInt8> INST_dirtys_122;
  MOD_Reg<tUInt8> INST_dirtys_123;
  MOD_Reg<tUInt8> INST_dirtys_124;
  MOD_Reg<tUInt8> INST_dirtys_125;
  MOD_Reg<tUInt8> INST_dirtys_126;
  MOD_Reg<tUInt8> INST_dirtys_127;
  MOD_Reg<tUInt8> INST_dirtys_13;
  MOD_Reg<tUInt8> INST_dirtys_14;
  MOD_Reg<tUInt8> INST_dirtys_15;
  MOD_Reg<tUInt8> INST_dirtys_16;
  MOD_Reg<tUInt8> INST_dirtys_17;
  MOD_Reg<tUInt8> INST_dirtys_18;
  MOD_Reg<tUInt8> INST_dirtys_19;
  MOD_Reg<tUInt8> INST_dirtys_2;
  MOD_Reg<tUInt8> INST_dirtys_20;
  MOD_Reg<tUInt8> INST_dirtys_21;
  MOD_Reg<tUInt8> INST_dirtys_22;
  MOD_Reg<tUInt8> INST_dirtys_23;
  MOD_Reg<tUInt8> INST_dirtys_24;
  MOD_Reg<tUInt8> INST_dirtys_25;
  MOD_Reg<tUInt8> INST_dirtys_26;
  MOD_Reg<tUInt8> INST_dirtys_27;
  MOD_Reg<tUInt8> INST_dirtys_28;
  MOD_Reg<tUInt8> INST_dirtys_29;
  MOD_Reg<tUInt8> INST_dirtys_3;
  MOD_Reg<tUInt8> INST_dirtys_30;
  MOD_Reg<tUInt8> INST_dirtys_31;
  MOD_Reg<tUInt8> INST_dirtys_32;
  MOD_Reg<tUInt8> INST_dirtys_33;
  MOD_Reg<tUInt8> INST_dirtys_34;
  MOD_Reg<tUInt8> INST_dirtys_35;
  MOD_Reg<tUInt8> INST_dirtys_36;
  MOD_Reg<tUInt8> INST_dirtys_37;
  MOD_Reg<tUInt8> INST_dirtys_38;
  MOD_Reg<tUInt8> INST_dirtys_39;
  MOD_Reg<tUInt8> INST_dirtys_4;
  MOD_Reg<tUInt8> INST_dirtys_40;
  MOD_Reg<tUInt8> INST_dirtys_41;
  MOD_Reg<tUInt8> INST_dirtys_42;
  MOD_Reg<tUInt8> INST_dirtys_43;
  MOD_Reg<tUInt8> INST_dirtys_44;
  MOD_Reg<tUInt8> INST_dirtys_45;
  MOD_Reg<tUInt8> INST_dirtys_46;
  MOD_Reg<tUInt8> INST_dirtys_47;
  MOD_Reg<tUInt8> INST_dirtys_48;
  MOD_Reg<tUInt8> INST_dirtys_49;
  MOD_Reg<tUInt8> INST_dirtys_5;
  MOD_Reg<tUInt8> INST_dirtys_50;
  MOD_Reg<tUInt8> INST_dirtys_51;
  MOD_Reg<tUInt8> INST_dirtys_52;
  MOD_Reg<tUInt8> INST_dirtys_53;
  MOD_Reg<tUInt8> INST_dirtys_54;
  MOD_Reg<tUInt8> INST_dirtys_55;
  MOD_Reg<tUInt8> INST_dirtys_56;
  MOD_Reg<tUInt8> INST_dirtys_57;
  MOD_Reg<tUInt8> INST_dirtys_58;
  MOD_Reg<tUInt8> INST_dirtys_59;
  MOD_Reg<tUInt8> INST_dirtys_6;
  MOD_Reg<tUInt8> INST_dirtys_60;
  MOD_Reg<tUInt8> INST_dirtys_61;
  MOD_Reg<tUInt8> INST_dirtys_62;
  MOD_Reg<tUInt8> INST_dirtys_63;
  MOD_Reg<tUInt8> INST_dirtys_64;
  MOD_Reg<tUInt8> INST_dirtys_65;
  MOD_Reg<tUInt8> INST_dirtys_66;
  MOD_Reg<tUInt8> INST_dirtys_67;
  MOD_Reg<tUInt8> INST_dirtys_68;
  MOD_Reg<tUInt8> INST_dirtys_69;
  MOD_Reg<tUInt8> INST_dirtys_7;
  MOD_Reg<tUInt8> INST_dirtys_70;
  MOD_Reg<tUInt8> INST_dirtys_71;
  MOD_Reg<tUInt8> INST_dirtys_72;
  MOD_Reg<tUInt8> INST_dirtys_73;
  MOD_Reg<tUInt8> INST_dirtys_74;
  MOD_Reg<tUInt8> INST_dirtys_75;
  MOD_Reg<tUInt8> INST_dirtys_76;
  MOD_Reg<tUInt8> INST_dirtys_77;
  MOD_Reg<tUInt8> INST_dirtys_78;
  MOD_Reg<tUInt8> INST_dirtys_79;
  MOD_Reg<tUInt8> INST_dirtys_8;
  MOD_Reg<tUInt8> INST_dirtys_80;
  MOD_Reg<tUInt8> INST_dirtys_81;
  MOD_Reg<tUInt8> INST_dirtys_82;
  MOD_Reg<tUInt8> INST_dirtys_83;
  MOD_Reg<tUInt8> INST_dirtys_84;
  MOD_Reg<tUInt8> INST_dirtys_85;
  MOD_Reg<tUInt8> INST_dirtys_86;
  MOD_Reg<tUInt8> INST_dirtys_87;
  MOD_Reg<tUInt8> INST_dirtys_88;
  MOD_Reg<tUInt8> INST_dirtys_89;
  MOD_Reg<tUInt8> INST_dirtys_9;
  MOD_Reg<tUInt8> INST_dirtys_90;
  MOD_Reg<tUInt8> INST_dirtys_91;
  MOD_Reg<tUInt8> INST_dirtys_92;
  MOD_Reg<tUInt8> INST_dirtys_93;
  MOD_Reg<tUInt8> INST_dirtys_94;
  MOD_Reg<tUInt8> INST_dirtys_95;
  MOD_Reg<tUInt8> INST_dirtys_96;
  MOD_Reg<tUInt8> INST_dirtys_97;
  MOD_Reg<tUInt8> INST_dirtys_98;
  MOD_Reg<tUInt8> INST_dirtys_99;
  MOD_Fifo<tUWide> INST_fromMemQ;
  MOD_Fifo<tUInt32> INST_hitQ;
  MOD_Wire<tUInt8> INST_lockL1_port_0;
  MOD_Wire<tUInt8> INST_lockL1_port_1;
  MOD_Reg<tUInt8> INST_lockL1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_lockL1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_lockL1_register;
  MOD_Reg<tUWide> INST_missReq;
  MOD_Reg<tUInt8> INST_mshr;
  MOD_Fifo<tUWide> INST_stBuf;
  MOD_Reg<tUInt32> INST_tags_0;
  MOD_Reg<tUInt32> INST_tags_1;
  MOD_Reg<tUInt32> INST_tags_10;
  MOD_Reg<tUInt32> INST_tags_100;
  MOD_Reg<tUInt32> INST_tags_101;
  MOD_Reg<tUInt32> INST_tags_102;
  MOD_Reg<tUInt32> INST_tags_103;
  MOD_Reg<tUInt32> INST_tags_104;
  MOD_Reg<tUInt32> INST_tags_105;
  MOD_Reg<tUInt32> INST_tags_106;
  MOD_Reg<tUInt32> INST_tags_107;
  MOD_Reg<tUInt32> INST_tags_108;
  MOD_Reg<tUInt32> INST_tags_109;
  MOD_Reg<tUInt32> INST_tags_11;
  MOD_Reg<tUInt32> INST_tags_110;
  MOD_Reg<tUInt32> INST_tags_111;
  MOD_Reg<tUInt32> INST_tags_112;
  MOD_Reg<tUInt32> INST_tags_113;
  MOD_Reg<tUInt32> INST_tags_114;
  MOD_Reg<tUInt32> INST_tags_115;
  MOD_Reg<tUInt32> INST_tags_116;
  MOD_Reg<tUInt32> INST_tags_117;
  MOD_Reg<tUInt32> INST_tags_118;
  MOD_Reg<tUInt32> INST_tags_119;
  MOD_Reg<tUInt32> INST_tags_12;
  MOD_Reg<tUInt32> INST_tags_120;
  MOD_Reg<tUInt32> INST_tags_121;
  MOD_Reg<tUInt32> INST_tags_122;
  MOD_Reg<tUInt32> INST_tags_123;
  MOD_Reg<tUInt32> INST_tags_124;
  MOD_Reg<tUInt32> INST_tags_125;
  MOD_Reg<tUInt32> INST_tags_126;
  MOD_Reg<tUInt32> INST_tags_127;
  MOD_Reg<tUInt32> INST_tags_13;
  MOD_Reg<tUInt32> INST_tags_14;
  MOD_Reg<tUInt32> INST_tags_15;
  MOD_Reg<tUInt32> INST_tags_16;
  MOD_Reg<tUInt32> INST_tags_17;
  MOD_Reg<tUInt32> INST_tags_18;
  MOD_Reg<tUInt32> INST_tags_19;
  MOD_Reg<tUInt32> INST_tags_2;
  MOD_Reg<tUInt32> INST_tags_20;
  MOD_Reg<tUInt32> INST_tags_21;
  MOD_Reg<tUInt32> INST_tags_22;
  MOD_Reg<tUInt32> INST_tags_23;
  MOD_Reg<tUInt32> INST_tags_24;
  MOD_Reg<tUInt32> INST_tags_25;
  MOD_Reg<tUInt32> INST_tags_26;
  MOD_Reg<tUInt32> INST_tags_27;
  MOD_Reg<tUInt32> INST_tags_28;
  MOD_Reg<tUInt32> INST_tags_29;
  MOD_Reg<tUInt32> INST_tags_3;
  MOD_Reg<tUInt32> INST_tags_30;
  MOD_Reg<tUInt32> INST_tags_31;
  MOD_Reg<tUInt32> INST_tags_32;
  MOD_Reg<tUInt32> INST_tags_33;
  MOD_Reg<tUInt32> INST_tags_34;
  MOD_Reg<tUInt32> INST_tags_35;
  MOD_Reg<tUInt32> INST_tags_36;
  MOD_Reg<tUInt32> INST_tags_37;
  MOD_Reg<tUInt32> INST_tags_38;
  MOD_Reg<tUInt32> INST_tags_39;
  MOD_Reg<tUInt32> INST_tags_4;
  MOD_Reg<tUInt32> INST_tags_40;
  MOD_Reg<tUInt32> INST_tags_41;
  MOD_Reg<tUInt32> INST_tags_42;
  MOD_Reg<tUInt32> INST_tags_43;
  MOD_Reg<tUInt32> INST_tags_44;
  MOD_Reg<tUInt32> INST_tags_45;
  MOD_Reg<tUInt32> INST_tags_46;
  MOD_Reg<tUInt32> INST_tags_47;
  MOD_Reg<tUInt32> INST_tags_48;
  MOD_Reg<tUInt32> INST_tags_49;
  MOD_Reg<tUInt32> INST_tags_5;
  MOD_Reg<tUInt32> INST_tags_50;
  MOD_Reg<tUInt32> INST_tags_51;
  MOD_Reg<tUInt32> INST_tags_52;
  MOD_Reg<tUInt32> INST_tags_53;
  MOD_Reg<tUInt32> INST_tags_54;
  MOD_Reg<tUInt32> INST_tags_55;
  MOD_Reg<tUInt32> INST_tags_56;
  MOD_Reg<tUInt32> INST_tags_57;
  MOD_Reg<tUInt32> INST_tags_58;
  MOD_Reg<tUInt32> INST_tags_59;
  MOD_Reg<tUInt32> INST_tags_6;
  MOD_Reg<tUInt32> INST_tags_60;
  MOD_Reg<tUInt32> INST_tags_61;
  MOD_Reg<tUInt32> INST_tags_62;
  MOD_Reg<tUInt32> INST_tags_63;
  MOD_Reg<tUInt32> INST_tags_64;
  MOD_Reg<tUInt32> INST_tags_65;
  MOD_Reg<tUInt32> INST_tags_66;
  MOD_Reg<tUInt32> INST_tags_67;
  MOD_Reg<tUInt32> INST_tags_68;
  MOD_Reg<tUInt32> INST_tags_69;
  MOD_Reg<tUInt32> INST_tags_7;
  MOD_Reg<tUInt32> INST_tags_70;
  MOD_Reg<tUInt32> INST_tags_71;
  MOD_Reg<tUInt32> INST_tags_72;
  MOD_Reg<tUInt32> INST_tags_73;
  MOD_Reg<tUInt32> INST_tags_74;
  MOD_Reg<tUInt32> INST_tags_75;
  MOD_Reg<tUInt32> INST_tags_76;
  MOD_Reg<tUInt32> INST_tags_77;
  MOD_Reg<tUInt32> INST_tags_78;
  MOD_Reg<tUInt32> INST_tags_79;
  MOD_Reg<tUInt32> INST_tags_8;
  MOD_Reg<tUInt32> INST_tags_80;
  MOD_Reg<tUInt32> INST_tags_81;
  MOD_Reg<tUInt32> INST_tags_82;
  MOD_Reg<tUInt32> INST_tags_83;
  MOD_Reg<tUInt32> INST_tags_84;
  MOD_Reg<tUInt32> INST_tags_85;
  MOD_Reg<tUInt32> INST_tags_86;
  MOD_Reg<tUInt32> INST_tags_87;
  MOD_Reg<tUInt32> INST_tags_88;
  MOD_Reg<tUInt32> INST_tags_89;
  MOD_Reg<tUInt32> INST_tags_9;
  MOD_Reg<tUInt32> INST_tags_90;
  MOD_Reg<tUInt32> INST_tags_91;
  MOD_Reg<tUInt32> INST_tags_92;
  MOD_Reg<tUInt32> INST_tags_93;
  MOD_Reg<tUInt32> INST_tags_94;
  MOD_Reg<tUInt32> INST_tags_95;
  MOD_Reg<tUInt32> INST_tags_96;
  MOD_Reg<tUInt32> INST_tags_97;
  MOD_Reg<tUInt32> INST_tags_98;
  MOD_Reg<tUInt32> INST_tags_99;
  MOD_Fifo<tUWide> INST_toMemQ;
  MOD_Fifo<tUInt32> INST_toProc;
  MOD_Reg<tUInt8> INST_valids_0;
  MOD_Reg<tUInt8> INST_valids_1;
  MOD_Reg<tUInt8> INST_valids_10;
  MOD_Reg<tUInt8> INST_valids_100;
  MOD_Reg<tUInt8> INST_valids_101;
  MOD_Reg<tUInt8> INST_valids_102;
  MOD_Reg<tUInt8> INST_valids_103;
  MOD_Reg<tUInt8> INST_valids_104;
  MOD_Reg<tUInt8> INST_valids_105;
  MOD_Reg<tUInt8> INST_valids_106;
  MOD_Reg<tUInt8> INST_valids_107;
  MOD_Reg<tUInt8> INST_valids_108;
  MOD_Reg<tUInt8> INST_valids_109;
  MOD_Reg<tUInt8> INST_valids_11;
  MOD_Reg<tUInt8> INST_valids_110;
  MOD_Reg<tUInt8> INST_valids_111;
  MOD_Reg<tUInt8> INST_valids_112;
  MOD_Reg<tUInt8> INST_valids_113;
  MOD_Reg<tUInt8> INST_valids_114;
  MOD_Reg<tUInt8> INST_valids_115;
  MOD_Reg<tUInt8> INST_valids_116;
  MOD_Reg<tUInt8> INST_valids_117;
  MOD_Reg<tUInt8> INST_valids_118;
  MOD_Reg<tUInt8> INST_valids_119;
  MOD_Reg<tUInt8> INST_valids_12;
  MOD_Reg<tUInt8> INST_valids_120;
  MOD_Reg<tUInt8> INST_valids_121;
  MOD_Reg<tUInt8> INST_valids_122;
  MOD_Reg<tUInt8> INST_valids_123;
  MOD_Reg<tUInt8> INST_valids_124;
  MOD_Reg<tUInt8> INST_valids_125;
  MOD_Reg<tUInt8> INST_valids_126;
  MOD_Reg<tUInt8> INST_valids_127;
  MOD_Reg<tUInt8> INST_valids_13;
  MOD_Reg<tUInt8> INST_valids_14;
  MOD_Reg<tUInt8> INST_valids_15;
  MOD_Reg<tUInt8> INST_valids_16;
  MOD_Reg<tUInt8> INST_valids_17;
  MOD_Reg<tUInt8> INST_valids_18;
  MOD_Reg<tUInt8> INST_valids_19;
  MOD_Reg<tUInt8> INST_valids_2;
  MOD_Reg<tUInt8> INST_valids_20;
  MOD_Reg<tUInt8> INST_valids_21;
  MOD_Reg<tUInt8> INST_valids_22;
  MOD_Reg<tUInt8> INST_valids_23;
  MOD_Reg<tUInt8> INST_valids_24;
  MOD_Reg<tUInt8> INST_valids_25;
  MOD_Reg<tUInt8> INST_valids_26;
  MOD_Reg<tUInt8> INST_valids_27;
  MOD_Reg<tUInt8> INST_valids_28;
  MOD_Reg<tUInt8> INST_valids_29;
  MOD_Reg<tUInt8> INST_valids_3;
  MOD_Reg<tUInt8> INST_valids_30;
  MOD_Reg<tUInt8> INST_valids_31;
  MOD_Reg<tUInt8> INST_valids_32;
  MOD_Reg<tUInt8> INST_valids_33;
  MOD_Reg<tUInt8> INST_valids_34;
  MOD_Reg<tUInt8> INST_valids_35;
  MOD_Reg<tUInt8> INST_valids_36;
  MOD_Reg<tUInt8> INST_valids_37;
  MOD_Reg<tUInt8> INST_valids_38;
  MOD_Reg<tUInt8> INST_valids_39;
  MOD_Reg<tUInt8> INST_valids_4;
  MOD_Reg<tUInt8> INST_valids_40;
  MOD_Reg<tUInt8> INST_valids_41;
  MOD_Reg<tUInt8> INST_valids_42;
  MOD_Reg<tUInt8> INST_valids_43;
  MOD_Reg<tUInt8> INST_valids_44;
  MOD_Reg<tUInt8> INST_valids_45;
  MOD_Reg<tUInt8> INST_valids_46;
  MOD_Reg<tUInt8> INST_valids_47;
  MOD_Reg<tUInt8> INST_valids_48;
  MOD_Reg<tUInt8> INST_valids_49;
  MOD_Reg<tUInt8> INST_valids_5;
  MOD_Reg<tUInt8> INST_valids_50;
  MOD_Reg<tUInt8> INST_valids_51;
  MOD_Reg<tUInt8> INST_valids_52;
  MOD_Reg<tUInt8> INST_valids_53;
  MOD_Reg<tUInt8> INST_valids_54;
  MOD_Reg<tUInt8> INST_valids_55;
  MOD_Reg<tUInt8> INST_valids_56;
  MOD_Reg<tUInt8> INST_valids_57;
  MOD_Reg<tUInt8> INST_valids_58;
  MOD_Reg<tUInt8> INST_valids_59;
  MOD_Reg<tUInt8> INST_valids_6;
  MOD_Reg<tUInt8> INST_valids_60;
  MOD_Reg<tUInt8> INST_valids_61;
  MOD_Reg<tUInt8> INST_valids_62;
  MOD_Reg<tUInt8> INST_valids_63;
  MOD_Reg<tUInt8> INST_valids_64;
  MOD_Reg<tUInt8> INST_valids_65;
  MOD_Reg<tUInt8> INST_valids_66;
  MOD_Reg<tUInt8> INST_valids_67;
  MOD_Reg<tUInt8> INST_valids_68;
  MOD_Reg<tUInt8> INST_valids_69;
  MOD_Reg<tUInt8> INST_valids_7;
  MOD_Reg<tUInt8> INST_valids_70;
  MOD_Reg<tUInt8> INST_valids_71;
  MOD_Reg<tUInt8> INST_valids_72;
  MOD_Reg<tUInt8> INST_valids_73;
  MOD_Reg<tUInt8> INST_valids_74;
  MOD_Reg<tUInt8> INST_valids_75;
  MOD_Reg<tUInt8> INST_valids_76;
  MOD_Reg<tUInt8> INST_valids_77;
  MOD_Reg<tUInt8> INST_valids_78;
  MOD_Reg<tUInt8> INST_valids_79;
  MOD_Reg<tUInt8> INST_valids_8;
  MOD_Reg<tUInt8> INST_valids_80;
  MOD_Reg<tUInt8> INST_valids_81;
  MOD_Reg<tUInt8> INST_valids_82;
  MOD_Reg<tUInt8> INST_valids_83;
  MOD_Reg<tUInt8> INST_valids_84;
  MOD_Reg<tUInt8> INST_valids_85;
  MOD_Reg<tUInt8> INST_valids_86;
  MOD_Reg<tUInt8> INST_valids_87;
  MOD_Reg<tUInt8> INST_valids_88;
  MOD_Reg<tUInt8> INST_valids_89;
  MOD_Reg<tUInt8> INST_valids_9;
  MOD_Reg<tUInt8> INST_valids_90;
  MOD_Reg<tUInt8> INST_valids_91;
  MOD_Reg<tUInt8> INST_valids_92;
  MOD_Reg<tUInt8> INST_valids_93;
  MOD_Reg<tUInt8> INST_valids_94;
  MOD_Reg<tUInt8> INST_valids_95;
  MOD_Reg<tUInt8> INST_valids_96;
  MOD_Reg<tUInt8> INST_valids_97;
  MOD_Reg<tUInt8> INST_valids_98;
  MOD_Reg<tUInt8> INST_valids_99;
 
 /* Constructor */
 public:
  MOD_mkCache(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUInt8 PORT_EN_putFromProc;
  tUWide PORT_putFromProc_e;
  tUWide PORT_putFromMem_e;
  tUWide PORT_getToMem;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_putFromProc;
  tUInt8 DEF_mshr_4_EQ_0___d65;
  tUInt8 DEF_missReq_96_BIT_64___d597;
  tUInt8 DEF_stBuf_notEmpty____d1199;
  tUInt8 DEF_NOT_stBuf_notEmpty__199___d1207;
  tUInt8 DEF_dataBRAM_serverAdapter_cnt_6_SLT_3___d62;
  tUInt8 DEF_hitQ_i_notFull____d598;
  tUInt8 DEF_stBuf_i_notEmpty____d61;
  tUInt8 DEF_mshr__h26098;
  tUWide DEF_missReq___d596;
  tUInt8 DEF_b__h879;
  tUInt8 DEF_dataBRAM_serverAdapter_s1___d35;
  tUInt8 DEF_lockL1_register__h26194;
  tUInt8 DEF_lockL1_port_0_whas____d53;
  tUInt8 DEF_lockL1_port_0_wget____d54;
  tUInt8 DEF_dirtys_127__h46984;
  tUInt8 DEF_dirtys_126__h46982;
  tUInt8 DEF_dirtys_125__h46980;
  tUInt8 DEF_dirtys_124__h46978;
  tUInt8 DEF_dirtys_123__h46976;
  tUInt8 DEF_dirtys_122__h46974;
  tUInt8 DEF_dirtys_121__h46972;
  tUInt8 DEF_dirtys_120__h46970;
  tUInt8 DEF_dirtys_119__h46968;
  tUInt8 DEF_dirtys_118__h46966;
  tUInt8 DEF_dirtys_117__h46964;
  tUInt8 DEF_dirtys_116__h46962;
  tUInt8 DEF_dirtys_115__h46960;
  tUInt8 DEF_dirtys_114__h46958;
  tUInt8 DEF_dirtys_113__h46956;
  tUInt8 DEF_dirtys_112__h46954;
  tUInt8 DEF_dirtys_111__h46952;
  tUInt8 DEF_dirtys_110__h46950;
  tUInt8 DEF_dirtys_109__h46948;
  tUInt8 DEF_dirtys_108__h46946;
  tUInt8 DEF_dirtys_107__h46944;
  tUInt8 DEF_dirtys_106__h46942;
  tUInt8 DEF_dirtys_105__h46940;
  tUInt8 DEF_dirtys_104__h46938;
  tUInt8 DEF_dirtys_103__h46936;
  tUInt8 DEF_dirtys_102__h46934;
  tUInt8 DEF_dirtys_101__h46932;
  tUInt8 DEF_dirtys_100__h46930;
  tUInt8 DEF_dirtys_99__h46928;
  tUInt8 DEF_dirtys_98__h46926;
  tUInt8 DEF_dirtys_97__h46924;
  tUInt8 DEF_dirtys_96__h46922;
  tUInt8 DEF_dirtys_95__h46920;
  tUInt8 DEF_dirtys_94__h46918;
  tUInt8 DEF_dirtys_93__h46916;
  tUInt8 DEF_dirtys_92__h46914;
  tUInt8 DEF_dirtys_91__h46912;
  tUInt8 DEF_dirtys_90__h46910;
  tUInt8 DEF_dirtys_89__h46908;
  tUInt8 DEF_dirtys_88__h46906;
  tUInt8 DEF_dirtys_87__h46904;
  tUInt8 DEF_dirtys_86__h46902;
  tUInt8 DEF_dirtys_85__h46900;
  tUInt8 DEF_dirtys_84__h46898;
  tUInt8 DEF_dirtys_83__h46896;
  tUInt8 DEF_dirtys_82__h46894;
  tUInt8 DEF_dirtys_81__h46892;
  tUInt8 DEF_dirtys_80__h46890;
  tUInt8 DEF_dirtys_79__h46888;
  tUInt8 DEF_dirtys_78__h46886;
  tUInt8 DEF_dirtys_77__h46884;
  tUInt8 DEF_dirtys_76__h46882;
  tUInt8 DEF_dirtys_75__h46880;
  tUInt8 DEF_dirtys_74__h46878;
  tUInt8 DEF_dirtys_73__h46876;
  tUInt8 DEF_dirtys_72__h46874;
  tUInt8 DEF_dirtys_71__h46872;
  tUInt8 DEF_dirtys_70__h46870;
  tUInt8 DEF_dirtys_69__h46868;
  tUInt8 DEF_dirtys_68__h46866;
  tUInt8 DEF_dirtys_67__h46864;
  tUInt8 DEF_dirtys_66__h46862;
  tUInt8 DEF_dirtys_65__h46860;
  tUInt8 DEF_dirtys_64__h46858;
  tUInt8 DEF_dirtys_63__h46856;
  tUInt8 DEF_dirtys_62__h46854;
  tUInt8 DEF_dirtys_61__h46852;
  tUInt8 DEF_dirtys_60__h46850;
  tUInt8 DEF_dirtys_59__h46848;
  tUInt8 DEF_dirtys_58__h46846;
  tUInt8 DEF_dirtys_57__h46844;
  tUInt8 DEF_dirtys_56__h46842;
  tUInt8 DEF_dirtys_55__h46840;
  tUInt8 DEF_dirtys_54__h46838;
  tUInt8 DEF_dirtys_53__h46836;
  tUInt8 DEF_dirtys_52__h46834;
  tUInt8 DEF_dirtys_51__h46832;
  tUInt8 DEF_dirtys_50__h46830;
  tUInt8 DEF_dirtys_49__h46828;
  tUInt8 DEF_dirtys_48__h46826;
  tUInt8 DEF_dirtys_47__h46824;
  tUInt8 DEF_dirtys_46__h46822;
  tUInt8 DEF_dirtys_45__h46820;
  tUInt8 DEF_dirtys_44__h46818;
  tUInt8 DEF_dirtys_43__h46816;
  tUInt8 DEF_dirtys_42__h46814;
  tUInt8 DEF_dirtys_41__h46812;
  tUInt8 DEF_dirtys_40__h46810;
  tUInt8 DEF_dirtys_39__h46808;
  tUInt8 DEF_dirtys_38__h46806;
  tUInt8 DEF_dirtys_37__h46804;
  tUInt8 DEF_dirtys_36__h46802;
  tUInt8 DEF_dirtys_35__h46800;
  tUInt8 DEF_dirtys_34__h46798;
  tUInt8 DEF_dirtys_33__h46796;
  tUInt8 DEF_dirtys_32__h46794;
  tUInt8 DEF_dirtys_31__h46792;
  tUInt8 DEF_dirtys_30__h46790;
  tUInt8 DEF_dirtys_29__h46788;
  tUInt8 DEF_dirtys_28__h46786;
  tUInt8 DEF_dirtys_27__h46784;
  tUInt8 DEF_dirtys_26__h46782;
  tUInt8 DEF_dirtys_25__h46780;
  tUInt8 DEF_dirtys_24__h46778;
  tUInt8 DEF_dirtys_23__h46776;
  tUInt8 DEF_dirtys_22__h46774;
  tUInt8 DEF_dirtys_21__h46772;
  tUInt8 DEF_dirtys_20__h46770;
  tUInt8 DEF_dirtys_19__h46768;
  tUInt8 DEF_dirtys_18__h46766;
  tUInt8 DEF_dirtys_17__h46764;
  tUInt8 DEF_dirtys_16__h46762;
  tUInt8 DEF_dirtys_15__h46760;
  tUInt8 DEF_dirtys_14__h46758;
  tUInt8 DEF_dirtys_13__h46756;
  tUInt8 DEF_dirtys_12__h46754;
  tUInt8 DEF_dirtys_11__h46752;
  tUInt8 DEF_dirtys_10__h46750;
  tUInt8 DEF_dirtys_9__h46748;
  tUInt8 DEF_dirtys_8__h46746;
  tUInt8 DEF_dirtys_7__h46744;
  tUInt8 DEF_dirtys_6__h46742;
  tUInt8 DEF_dirtys_5__h46740;
  tUInt8 DEF_dirtys_4__h46738;
  tUInt8 DEF_dirtys_3__h46736;
  tUInt8 DEF_dirtys_2__h46734;
  tUInt8 DEF_dirtys_1__h46732;
  tUInt8 DEF_dirtys_0__h46730;
  tUInt8 DEF_valids_127__h34442;
  tUInt8 DEF_valids_126__h34440;
  tUInt8 DEF_valids_125__h34438;
  tUInt8 DEF_valids_124__h34436;
  tUInt8 DEF_valids_123__h34434;
  tUInt8 DEF_valids_122__h34432;
  tUInt8 DEF_valids_121__h34430;
  tUInt8 DEF_valids_120__h34428;
  tUInt8 DEF_valids_119__h34426;
  tUInt8 DEF_valids_118__h34424;
  tUInt8 DEF_valids_117__h34422;
  tUInt8 DEF_valids_116__h34420;
  tUInt8 DEF_valids_115__h34418;
  tUInt8 DEF_valids_114__h34416;
  tUInt8 DEF_valids_113__h34414;
  tUInt8 DEF_valids_112__h34412;
  tUInt8 DEF_valids_111__h34410;
  tUInt8 DEF_valids_110__h34408;
  tUInt8 DEF_valids_109__h34406;
  tUInt8 DEF_valids_108__h34404;
  tUInt8 DEF_valids_107__h34402;
  tUInt8 DEF_valids_106__h34400;
  tUInt8 DEF_valids_105__h34398;
  tUInt8 DEF_valids_104__h34396;
  tUInt8 DEF_valids_103__h34394;
  tUInt8 DEF_valids_102__h34392;
  tUInt8 DEF_valids_101__h34390;
  tUInt8 DEF_valids_100__h34388;
  tUInt8 DEF_valids_99__h34386;
  tUInt8 DEF_valids_98__h34384;
  tUInt8 DEF_valids_97__h34382;
  tUInt8 DEF_valids_96__h34380;
  tUInt8 DEF_valids_95__h34378;
  tUInt8 DEF_valids_94__h34376;
  tUInt8 DEF_valids_93__h34374;
  tUInt8 DEF_valids_92__h34372;
  tUInt8 DEF_valids_91__h34370;
  tUInt8 DEF_valids_90__h34368;
  tUInt8 DEF_valids_89__h34366;
  tUInt8 DEF_valids_88__h34364;
  tUInt8 DEF_valids_87__h34362;
  tUInt8 DEF_valids_86__h34360;
  tUInt8 DEF_valids_85__h34358;
  tUInt8 DEF_valids_84__h34356;
  tUInt8 DEF_valids_83__h34354;
  tUInt8 DEF_valids_82__h34352;
  tUInt8 DEF_valids_81__h34350;
  tUInt8 DEF_valids_80__h34348;
  tUInt8 DEF_valids_79__h34346;
  tUInt8 DEF_valids_78__h34344;
  tUInt8 DEF_valids_77__h34342;
  tUInt8 DEF_valids_76__h34340;
  tUInt8 DEF_valids_75__h34338;
  tUInt8 DEF_valids_74__h34336;
  tUInt8 DEF_valids_73__h34334;
  tUInt8 DEF_valids_72__h34332;
  tUInt8 DEF_valids_71__h34330;
  tUInt8 DEF_valids_70__h34328;
  tUInt8 DEF_valids_69__h34326;
  tUInt8 DEF_valids_68__h34324;
  tUInt8 DEF_valids_67__h34322;
  tUInt8 DEF_valids_66__h34320;
  tUInt8 DEF_valids_65__h34318;
  tUInt8 DEF_valids_64__h34316;
  tUInt8 DEF_valids_63__h34314;
  tUInt8 DEF_valids_62__h34312;
  tUInt8 DEF_valids_61__h34310;
  tUInt8 DEF_valids_60__h34308;
  tUInt8 DEF_valids_59__h34306;
  tUInt8 DEF_valids_58__h34304;
  tUInt8 DEF_valids_57__h34302;
  tUInt8 DEF_valids_56__h34300;
  tUInt8 DEF_valids_55__h34298;
  tUInt8 DEF_valids_54__h34296;
  tUInt8 DEF_valids_53__h34294;
  tUInt8 DEF_valids_52__h34292;
  tUInt8 DEF_valids_51__h34290;
  tUInt8 DEF_valids_50__h34288;
  tUInt8 DEF_valids_49__h34286;
  tUInt8 DEF_valids_48__h34284;
  tUInt8 DEF_valids_47__h34282;
  tUInt8 DEF_valids_46__h34280;
  tUInt8 DEF_valids_45__h34278;
  tUInt8 DEF_valids_44__h34276;
  tUInt8 DEF_valids_43__h34274;
  tUInt8 DEF_valids_42__h34272;
  tUInt8 DEF_valids_41__h34270;
  tUInt8 DEF_valids_40__h34268;
  tUInt8 DEF_valids_39__h34266;
  tUInt8 DEF_valids_38__h34264;
  tUInt8 DEF_valids_37__h34262;
  tUInt8 DEF_valids_36__h34260;
  tUInt8 DEF_valids_35__h34258;
  tUInt8 DEF_valids_34__h34256;
  tUInt8 DEF_valids_33__h34254;
  tUInt8 DEF_valids_32__h34252;
  tUInt8 DEF_valids_31__h34250;
  tUInt8 DEF_valids_30__h34248;
  tUInt8 DEF_valids_29__h34246;
  tUInt8 DEF_valids_28__h34244;
  tUInt8 DEF_valids_27__h34242;
  tUInt8 DEF_valids_26__h34240;
  tUInt8 DEF_valids_25__h34238;
  tUInt8 DEF_valids_24__h34236;
  tUInt8 DEF_valids_23__h34234;
  tUInt8 DEF_valids_22__h34232;
  tUInt8 DEF_valids_21__h34230;
  tUInt8 DEF_valids_20__h34228;
  tUInt8 DEF_valids_19__h34226;
  tUInt8 DEF_valids_18__h34224;
  tUInt8 DEF_valids_17__h34222;
  tUInt8 DEF_valids_16__h34220;
  tUInt8 DEF_valids_15__h34218;
  tUInt8 DEF_valids_14__h34216;
  tUInt8 DEF_valids_13__h34214;
  tUInt8 DEF_valids_12__h34212;
  tUInt8 DEF_valids_11__h34210;
  tUInt8 DEF_valids_10__h34208;
  tUInt8 DEF_valids_9__h34206;
  tUInt8 DEF_valids_8__h34204;
  tUInt8 DEF_valids_7__h34202;
  tUInt8 DEF_valids_6__h34200;
  tUInt8 DEF_valids_5__h34198;
  tUInt8 DEF_valids_4__h34196;
  tUInt8 DEF_valids_3__h34194;
  tUInt8 DEF_valids_2__h34192;
  tUInt8 DEF_valids_1__h34190;
  tUInt8 DEF_valids_0__h34188;
  tUInt8 DEF_dataBRAM_serverAdapter_cnt_3_whas____d13;
  tUInt8 DEF_dataBRAM_serverAdapter_cnt_2_whas____d11;
  tUInt8 DEF_dataBRAM_serverAdapter_cnt_1_whas____d10;
  tUInt8 DEF_dataBRAM_serverAdapter_outData_ff_i_notEmpty____d4;
  tUInt8 DEF_x2__h41119;
  tUInt8 DEF_dataBRAM_serverAdapter_s1_5_BIT_0___d36;
  tUInt8 DEF_SEL_ARR_dirtys_0_09_dirtys_1_10_dirtys_2_11_di_ETC___d1038;
  tUInt8 DEF_SEL_ARR_valids_0_06_valids_1_07_valids_2_08_va_ETC___d907;
 
 /* Local definitions */
 private:
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_0_44_AND_missRe_ETC___d645;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_1_46_AND_missRe_ETC___d647;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_2_48_AND_missRe_ETC___d649;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_3_50_AND_missRe_ETC___d651;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_4_52_AND_missRe_ETC___d653;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_5_54_AND_missRe_ETC___d655;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_6_56_AND_missRe_ETC___d657;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_7_58_AND_missRe_ETC___d659;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_8_60_AND_missRe_ETC___d661;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_9_62_AND_missRe_ETC___d663;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_10_64_AND_missR_ETC___d665;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_11_66_AND_missR_ETC___d667;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_12_68_AND_missR_ETC___d669;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_13_70_AND_missR_ETC___d671;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_14_72_AND_missR_ETC___d673;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_15_74_AND_missR_ETC___d675;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_16_76_AND_missR_ETC___d677;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_17_78_AND_missR_ETC___d679;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_18_80_AND_missR_ETC___d681;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_19_82_AND_missR_ETC___d683;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_20_84_AND_missR_ETC___d685;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_21_86_AND_missR_ETC___d687;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_22_88_AND_missR_ETC___d689;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_23_90_AND_missR_ETC___d691;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_24_92_AND_missR_ETC___d693;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_25_94_AND_missR_ETC___d695;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_26_96_AND_missR_ETC___d697;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_27_98_AND_missR_ETC___d699;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_28_00_AND_missR_ETC___d701;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_29_02_AND_missR_ETC___d703;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_30_04_AND_missR_ETC___d705;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_31_06_AND_missR_ETC___d707;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_32_08_AND_missR_ETC___d709;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_33_10_AND_missR_ETC___d711;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_34_12_AND_missR_ETC___d713;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_35_14_AND_missR_ETC___d715;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_36_16_AND_missR_ETC___d717;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_37_18_AND_missR_ETC___d719;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_38_20_AND_missR_ETC___d721;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_39_22_AND_missR_ETC___d723;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_40_24_AND_missR_ETC___d725;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_41_26_AND_missR_ETC___d727;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_42_28_AND_missR_ETC___d729;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_43_30_AND_missR_ETC___d731;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_44_32_AND_missR_ETC___d733;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_45_34_AND_missR_ETC___d735;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_46_36_AND_missR_ETC___d737;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_47_38_AND_missR_ETC___d739;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_48_40_AND_missR_ETC___d741;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_49_42_AND_missR_ETC___d743;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_50_44_AND_missR_ETC___d745;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_51_46_AND_missR_ETC___d747;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_52_48_AND_missR_ETC___d749;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_53_50_AND_missR_ETC___d751;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_54_52_AND_missR_ETC___d753;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_55_54_AND_missR_ETC___d755;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_56_56_AND_missR_ETC___d757;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_57_58_AND_missR_ETC___d759;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_58_60_AND_missR_ETC___d761;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_59_62_AND_missR_ETC___d763;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_60_64_AND_missR_ETC___d765;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_61_66_AND_missR_ETC___d767;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_62_68_AND_missR_ETC___d769;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_63_70_AND_missR_ETC___d771;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_64_72_AND_missR_ETC___d773;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_65_74_AND_missR_ETC___d775;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_66_76_AND_missR_ETC___d777;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_67_78_AND_missR_ETC___d779;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_68_80_AND_missR_ETC___d781;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_69_82_AND_missR_ETC___d783;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_70_84_AND_missR_ETC___d785;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_71_86_AND_missR_ETC___d787;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_72_88_AND_missR_ETC___d789;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_73_90_AND_missR_ETC___d791;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_74_92_AND_missR_ETC___d793;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_75_94_AND_missR_ETC___d795;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_76_96_AND_missR_ETC___d797;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_77_98_AND_missR_ETC___d799;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_78_00_AND_missR_ETC___d801;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_79_02_AND_missR_ETC___d803;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_80_04_AND_missR_ETC___d805;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_81_06_AND_missR_ETC___d807;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_82_08_AND_missR_ETC___d809;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_83_10_AND_missR_ETC___d811;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_84_12_AND_missR_ETC___d813;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_85_14_AND_missR_ETC___d815;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_86_16_AND_missR_ETC___d817;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_87_18_AND_missR_ETC___d819;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_88_20_AND_missR_ETC___d821;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_89_22_AND_missR_ETC___d823;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_90_24_AND_missR_ETC___d825;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_91_26_AND_missR_ETC___d827;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_92_28_AND_missR_ETC___d829;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_93_30_AND_missR_ETC___d831;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_94_32_AND_missR_ETC___d833;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_95_34_AND_missR_ETC___d835;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_96_36_AND_missR_ETC___d837;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_97_38_AND_missR_ETC___d839;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_98_40_AND_missR_ETC___d841;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_99_42_AND_missR_ETC___d843;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_100_44_AND_miss_ETC___d845;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_101_46_AND_miss_ETC___d847;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_102_48_AND_miss_ETC___d849;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_103_50_AND_miss_ETC___d851;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_104_52_AND_miss_ETC___d853;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_105_54_AND_miss_ETC___d855;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_106_56_AND_miss_ETC___d857;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_107_58_AND_miss_ETC___d859;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_108_60_AND_miss_ETC___d861;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_109_62_AND_miss_ETC___d863;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_110_64_AND_miss_ETC___d865;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_111_66_AND_miss_ETC___d867;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_112_68_AND_miss_ETC___d869;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_113_70_AND_miss_ETC___d871;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_114_72_AND_miss_ETC___d873;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_115_74_AND_miss_ETC___d875;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_116_76_AND_miss_ETC___d877;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_117_78_AND_miss_ETC___d879;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_118_80_AND_miss_ETC___d881;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_119_82_AND_miss_ETC___d883;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_120_84_AND_miss_ETC___d885;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_121_86_AND_miss_ETC___d887;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_122_88_AND_miss_ETC___d889;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_123_90_AND_miss_ETC___d891;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_124_92_AND_miss_ETC___d893;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_125_94_AND_miss_ETC___d895;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_126_96_AND_miss_ETC___d897;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_127_98_AND_miss_ETC___d899;
  tUWide DEF_x_wget__h385;
  tUWide DEF_x_first__h270;
  tUWide DEF_v__h1454;
  tUWide DEF_newLine__h47280;
  tUWide DEF_stBuf_first____d72;
  tUInt32 DEF__read__h8860;
  tUInt32 DEF__read__h8829;
  tUInt32 DEF__read__h8798;
  tUInt32 DEF__read__h8767;
  tUInt32 DEF__read__h8736;
  tUInt32 DEF__read__h8705;
  tUInt32 DEF__read__h8674;
  tUInt32 DEF__read__h8643;
  tUInt32 DEF__read__h8612;
  tUInt32 DEF__read__h8581;
  tUInt32 DEF__read__h8550;
  tUInt32 DEF__read__h8519;
  tUInt32 DEF__read__h8488;
  tUInt32 DEF__read__h8457;
  tUInt32 DEF__read__h8426;
  tUInt32 DEF__read__h8395;
  tUInt32 DEF__read__h8364;
  tUInt32 DEF__read__h8333;
  tUInt32 DEF__read__h8302;
  tUInt32 DEF__read__h8271;
  tUInt32 DEF__read__h8240;
  tUInt32 DEF__read__h8209;
  tUInt32 DEF__read__h8178;
  tUInt32 DEF__read__h8147;
  tUInt32 DEF__read__h8116;
  tUInt32 DEF__read__h8085;
  tUInt32 DEF__read__h8054;
  tUInt32 DEF__read__h8023;
  tUInt32 DEF__read__h7992;
  tUInt32 DEF__read__h7961;
  tUInt32 DEF__read__h7930;
  tUInt32 DEF__read__h7899;
  tUInt32 DEF__read__h7868;
  tUInt32 DEF__read__h7837;
  tUInt32 DEF__read__h7806;
  tUInt32 DEF__read__h7775;
  tUInt32 DEF__read__h7744;
  tUInt32 DEF__read__h7713;
  tUInt32 DEF__read__h7682;
  tUInt32 DEF__read__h7651;
  tUInt32 DEF__read__h7620;
  tUInt32 DEF__read__h7589;
  tUInt32 DEF__read__h7558;
  tUInt32 DEF__read__h7527;
  tUInt32 DEF__read__h7496;
  tUInt32 DEF__read__h7465;
  tUInt32 DEF__read__h7434;
  tUInt32 DEF__read__h7403;
  tUInt32 DEF__read__h7372;
  tUInt32 DEF__read__h7341;
  tUInt32 DEF__read__h7310;
  tUInt32 DEF__read__h7279;
  tUInt32 DEF__read__h7248;
  tUInt32 DEF__read__h7217;
  tUInt32 DEF__read__h7186;
  tUInt32 DEF__read__h7155;
  tUInt32 DEF__read__h7124;
  tUInt32 DEF__read__h7093;
  tUInt32 DEF__read__h7062;
  tUInt32 DEF__read__h7031;
  tUInt32 DEF__read__h7000;
  tUInt32 DEF__read__h6969;
  tUInt32 DEF__read__h6938;
  tUInt32 DEF__read__h6907;
  tUInt32 DEF__read__h6876;
  tUInt32 DEF__read__h6845;
  tUInt32 DEF__read__h6814;
  tUInt32 DEF__read__h6783;
  tUInt32 DEF__read__h6752;
  tUInt32 DEF__read__h6721;
  tUInt32 DEF__read__h6690;
  tUInt32 DEF__read__h6659;
  tUInt32 DEF__read__h6628;
  tUInt32 DEF__read__h6597;
  tUInt32 DEF__read__h6566;
  tUInt32 DEF__read__h6535;
  tUInt32 DEF__read__h6504;
  tUInt32 DEF__read__h6473;
  tUInt32 DEF__read__h6442;
  tUInt32 DEF__read__h6411;
  tUInt32 DEF__read__h6380;
  tUInt32 DEF__read__h6349;
  tUInt32 DEF__read__h6318;
  tUInt32 DEF__read__h6287;
  tUInt32 DEF__read__h6256;
  tUInt32 DEF__read__h6225;
  tUInt32 DEF__read__h6194;
  tUInt32 DEF__read__h6163;
  tUInt32 DEF__read__h6132;
  tUInt32 DEF__read__h6101;
  tUInt32 DEF__read__h6070;
  tUInt32 DEF__read__h6039;
  tUInt32 DEF__read__h6008;
  tUInt32 DEF__read__h5977;
  tUInt32 DEF__read__h5946;
  tUInt32 DEF__read__h5915;
  tUInt32 DEF__read__h5884;
  tUInt32 DEF__read__h5853;
  tUInt32 DEF__read__h5822;
  tUInt32 DEF__read__h5791;
  tUInt32 DEF__read__h5760;
  tUInt32 DEF__read__h5729;
  tUInt32 DEF__read__h5698;
  tUInt32 DEF__read__h5667;
  tUInt32 DEF__read__h5636;
  tUInt32 DEF__read__h5605;
  tUInt32 DEF__read__h5574;
  tUInt32 DEF__read__h5543;
  tUInt32 DEF__read__h5512;
  tUInt32 DEF__read__h5481;
  tUInt32 DEF__read__h5450;
  tUInt32 DEF__read__h5419;
  tUInt32 DEF__read__h5388;
  tUInt32 DEF__read__h5357;
  tUInt32 DEF__read__h5326;
  tUInt32 DEF__read__h5295;
  tUInt32 DEF__read__h5264;
  tUInt32 DEF__read__h5233;
  tUInt32 DEF__read__h5202;
  tUInt32 DEF__read__h5171;
  tUInt32 DEF__read__h5140;
  tUInt32 DEF__read__h5109;
  tUInt32 DEF__read__h5078;
  tUInt32 DEF__read__h5047;
  tUInt32 DEF__read__h5016;
  tUInt32 DEF__read__h4985;
  tUInt32 DEF__read__h4954;
  tUInt32 DEF__read__h4923;
  tUInt32 DEF_word__h41201;
  tUInt8 DEF_offset__h47282;
  tUInt8 DEF_missReq_96_BIT_68___d611;
  tUInt8 DEF_missReq_96_BIT_67___d613;
  tUInt8 DEF_missReq_96_BIT_66___d615;
  tUInt8 DEF_missReq_96_BIT_65___d619;
  tUWide DEF_v__h40937;
  tUInt32 DEF_i1__h62723;
  tUInt32 DEF_y__h57666;
  tUWide DEF_x3__h62875;
  tUWide DEF_v__h55036;
  tUWide DEF_x__h483;
  tUInt8 DEF_IF_lockL1_port_0_whas__3_THEN_lockL1_port_0_wg_ETC___d56;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_127___d898;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_126___d896;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_125___d894;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_124___d892;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_123___d890;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_122___d888;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_121___d886;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_120___d884;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_119___d882;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_118___d880;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_117___d878;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_116___d876;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_115___d874;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_114___d872;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_113___d870;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_112___d868;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_111___d866;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_110___d864;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_109___d862;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_108___d860;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_107___d858;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_106___d856;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_105___d854;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_104___d852;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_103___d850;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_102___d848;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_101___d846;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_100___d844;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_99___d842;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_98___d840;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_97___d838;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_96___d836;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_95___d834;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_94___d832;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_93___d830;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_92___d828;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_91___d826;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_90___d824;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_89___d822;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_88___d820;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_87___d818;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_86___d816;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_85___d814;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_84___d812;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_83___d810;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_82___d808;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_81___d806;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_80___d804;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_79___d802;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_78___d800;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_77___d798;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_76___d796;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_75___d794;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_74___d792;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_73___d790;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_72___d788;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_71___d786;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_70___d784;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_69___d782;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_68___d780;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_67___d778;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_66___d776;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_65___d774;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_64___d772;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_63___d770;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_62___d768;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_61___d766;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_60___d764;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_59___d762;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_58___d760;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_57___d758;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_56___d756;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_55___d754;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_54___d752;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_53___d750;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_52___d748;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_51___d746;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_50___d744;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_49___d742;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_48___d740;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_47___d738;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_46___d736;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_45___d734;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_44___d732;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_43___d730;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_42___d728;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_41___d726;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_40___d724;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_39___d722;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_38___d720;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_37___d718;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_36___d716;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_35___d714;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_34___d712;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_33___d710;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_32___d708;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_31___d706;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_30___d704;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_29___d702;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_28___d700;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_27___d698;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_26___d696;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_25___d694;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_24___d692;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_23___d690;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_22___d688;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_21___d686;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_20___d684;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_19___d682;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_18___d680;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_17___d678;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_16___d676;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_15___d674;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_14___d672;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_13___d670;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_12___d668;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_11___d666;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_10___d664;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_9___d662;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_8___d660;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_7___d658;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_6___d656;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_5___d654;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_4___d652;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_3___d650;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_2___d648;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_1___d646;
  tUInt8 DEF_missReq_96_BITS_44_TO_38_08_EQ_0___d644;
  tUInt8 DEF_NOT_missReq_96_BIT_64_97___d900;
  tUWide DEF_mask__h57637;
  tUWide DEF_x__h57663;
  tUWide DEF_x__h41231;
  tUWide DEF_wordInLine__h57636;
  tUWide DEF__0_CONCAT_missReq_96_BITS_31_TO_0_36_AND_missRe_ETC___d638;
  tUWide DEF_x3__h41120;
  tUWide DEF_x__h41217;
  tUWide DEF_x__h57648;
  tUInt32 DEF_x__h43628;
  tUInt32 DEF__theResult____h41204;
  tUInt32 DEF_x__h62749;
  tUInt32 DEF_offsetExtended__h62721;
  tUWide DEF__1_CONCAT_SEL_ARR_tags_0_4_tags_1_5_tags_2_6_ta_ETC___d1050;
  tUWide DEF__0_CONCAT_missReq_96_BITS_63_TO_0_053_CONCAT_DO_ETC___d1054;
  tUInt8 DEF_missReq_96_BIT_68_11_CONCAT_missReq_96_BIT_68_11___d612;
  tUInt8 DEF_missReq_96_BIT_67_13_CONCAT_missReq_96_BIT_67_13___d614;
  tUInt8 DEF_missReq_96_BIT_66_15_CONCAT_missReq_96_BIT_66_15___d616;
  tUInt8 DEF_missReq_96_BIT_65_19_CONCAT_missReq_96_BIT_65_19___d620;
  tUWide DEF_getToMem__avValue2;
 
 /* Rules */
 public:
  void RL_dataBRAM_serverAdapter_outData_enqueue();
  void RL_dataBRAM_serverAdapter_outData_dequeue();
  void RL_dataBRAM_serverAdapter_cnt_finalAdd();
  void RL_dataBRAM_serverAdapter_s1__dreg_update();
  void RL_dataBRAM_serverAdapter_stageReadResponseAlways();
  void RL_dataBRAM_serverAdapter_moveToOutFIFO();
  void RL_dataBRAM_serverAdapter_overRun();
  void RL_lockL1_canonicalize();
  void RL_clearLockL1();
  void RL_processStoreBuf();
  void RL_startHit();
  void RL_startMiss();
  void RL_sendFillReq();
  void RL_waitFillResp();
 
 /* Methods */
 public:
  void METH_putFromProc(tUWide ARG_putFromProc_e);
  tUInt8 METH_RDY_putFromProc();
  tUInt32 METH_getToProc();
  tUInt8 METH_RDY_getToProc();
  tUWide METH_getToMem();
  tUInt8 METH_RDY_getToMem();
  void METH_putFromMem(tUWide ARG_putFromMem_e);
  tUInt8 METH_RDY_putFromMem();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkCache &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkCache &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkCache &backing);
};

#endif /* ifndef __mkCache_h__ */
