----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date:    23:49:16 11/03/2015 
-- Design Name: 
-- Module Name:    foreBranch - Behavioral 
-- Project Name: 
-- Target Devices: 
-- Tool versions: 
-- Description: 
--
-- Dependencies: 
--
-- Revision: 
-- Revision 0.01 - File Created
-- Additional Comments: 
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

-- è¯¥æ¨¡å—å·¥ä½œåœ¨ ID é˜¶æ®µ
entity foreBranch is

Port(
	-- PCåŠåçš„å€	
	pc4Input: in std_logic_vector(31 downto 0);
	-- ç”¨äºè·³è½¬çš„è¾“å…	
	rsValue: in std_logic_vector(31 downto 0); -- ç¬¬ä¸€ä¸ªå¯„å­˜å™¨çš„å€	
	rtValue: in std_logic_vector(31 downto 0); -- ç¬¬äºŒä¸ªå¯„å­˜å™¨çš„å€	
	immOffset: in std_logic_vector(15 downto 0); -- 16ä½çš„ç«‹å³æ•°å€	
	immAddr: in std_logic_vector(9 downto 0); -- ç”¨äºJumpçš6ä½çš„é«0ä½	
	-- æ§åˆ¶Bæˆ–Jä¿¡å·ä¸æ—¶ä»£è¡¨è·³è½¬æ¨¡å¼ä¸ºbranch
	branchOrJump: in std_logic_vector(1 downto 0);
	-- é’ˆå¯¹Jè·³è½¬çš„ä¿¡åçº¦å®šä¸æ—¶è·³è½¬åˆ°å¯„å­˜å™¨æŒ‡å®šçš„å€	
	jumpRegOrImm: in std_logic;
	-- ç”¨äºæ£€æµ‹branchçš„åˆ¤æ–­ç±»å	
	----- 0011 è¡¨ç¤ºBGEZ
	----- 0010 è¡¨ç¤ºBLTZ
	----- 100* è¡¨ç¤ºBEQ
	----- 101* è¡¨ç¤ºBNE
	----- 1100 è¡¨ç¤ºBLEZ
	----- 1110 è¡¨ç¤ºBGTZ
	brcType:in std_logic_vector(3 downto 0);

	-- å¼‚å¸¸å¤„ç†æ”¯æŒ:
	-- ebaseè¾“å…¥
	ebaseInput:in std_logic_vector(31 downto 0);
	-- EPCçš„å€	
	epcInput:in std_logic_vector(31 downto 0);
	-- å‘ç”Ÿäº†é™¤ERETä¹‹å¤–çš„å¼‚å¸	
	excOccur:in std_logic;
	-- å‘ç”Ÿäº†ERETå¼‚å¸¸(åœ¨è¿™é‡Œå°†ERETçœ‹åšå¼‚å¸¸)
	excReturn:in std_logic;

	-- version 6 update
	excTLB:in std_logic;
	excNested:in std_logic;
	-- update end

	-- TODO : add logic of excTLB and excNested. 
	
	-- output
	-- æ§åˆ¶æ˜¯å¦è·³è½¬(è¿™é‡ŒæŒ‡çš„æ˜¯branch)çš„æŒ‡ä»ä¹Ÿå°±æ˜¯è¯´JæŒ‡ä»¤æ­¤è¾“å‡ºä¸º'1'
	jmpFlag: out std_logic;
	-- è¾“å‡ºè·³è½¬åˆ°çš„åœ°å€
	jmpPCAddr: out std_logic_vector(31 downto 0)
	
);

end foreBranch;

architecture Behavioral of foreBranch is
	constant zero:std_logic_vector(31 downto 0):=X"00000000";
	signal offset:std_logic_vector(31 downto 0);
begin
	-- modify without check by lyx
	jmpFlag<=
		'1' when excOccur='1' else -- å‡ºç°å¼‚å¸¸éœ€è¦è·³è½		
		'1' when branchOrJump="01" else --jump æ— æ¡ä»¶è·³è½		-- ä»¥ä¸‹å‡ä¸ºbranchæ¡ä»¶è·³è½¬
		'1' when (brcType = "0011" and rsValue(31) = '0' and branchOrJump = "10") else -- å¤§äºç­‰äºé›		
		'1' when (brcType = "0010" and rsValue(31) = '1' and branchOrJump = "10") else -- å°äºé›		
		'1' when (brcType(3 downto 1) = "100" and rsValue = rtValue and branchOrJump = "10") else -- äºŒè€…ç›¸ç­		
		'1' when (brcType(3 downto 1) = "101" and rsValue /= rtValue and branchOrJump = "10") else -- äºŒè€…ä¸ç­		
		'1' when (brcType = "1100" and (rsValue(31) = '1' or rsValue = zero) and branchOrJump = "10") else -- å°äºç­‰äº
		'1' when (brcType = "1110" and (rsValue(31) = '0' and rsValue /= zero) and branchOrJump = "10") else -- å¤§äºé›
		-- branchæ¡ä»¶æ£€æµ‹ä¸æ»¡è¶³ æˆéè·³è½¬æŒ‡ä»		
		'0';

	-- branch ç«‹å³æ•°æ‰©å±•è‡³32ä½	
	offset<=
		immOffset(15)&immOffset(15)&immOffset(15)&immOffset(15)&
		immOffset(15)&immOffset(15)&immOffset(15)&immOffset(15)&
		immOffset(15)&immOffset(15)&immOffset(15)&immOffset(15)&
		immOffset(15)&immOffset(15)&immOffset(15 downto 0)&"00";

	jmpPCAddr<=
		ebaseInput(31 downto 12)&X"180" when excReturn='0' and excOccur='1' and excTLB='1' and excNested='0' else
		ebaseInput(31 downto 12)&X"180" when excReturn='0' and excOccur='1' else
		epcInput when excReturn='1' and excOccur='1' else
		rsValue when jumpRegOrImm='1' else -- JUMP/Branch å¯„å­˜å™
		pc4Input(31 downto 28)&immAddr&immOffset&"00" when branchOrJump="01" and jumpRegOrImm='0' else -- JUMP ç«‹å³æ•		
		pc4Input+offset when branchOrJump="10" and jumpRegOrImm='0' else --Branch ç«‹å³æ•		
		zero;
				
end Behavioral; 

