/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = in_data[182] ? in_data[164] : celloutsig_1_0z[0];
  assign celloutsig_1_3z = celloutsig_1_0z[0] | celloutsig_1_0z[1];
  assign celloutsig_1_18z = celloutsig_1_12z | celloutsig_1_1z;
  reg [3:0] _04_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 4'h0;
    else _04_ <= in_data[18:15];
  assign out_data[35:32] = _04_;
  reg [4:0] _05_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 5'h00;
    else _05_ <= in_data[70:66];
  assign out_data[4:0] = _05_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 7'h00;
    else _00_ <= in_data[146:140];
  reg [7:0] _07_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _07_ <= 8'h00;
    else _07_ <= { celloutsig_1_9z[4], celloutsig_1_7z };
  assign out_data[103:96] = _07_;
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z } & { celloutsig_1_0z[0], celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[111:109] | in_data[188:186];
  assign celloutsig_1_6z = in_data[143:140] | in_data[133:130];
  assign celloutsig_1_12z = ^ celloutsig_1_5z[14:0];
  assign celloutsig_1_7z = { celloutsig_1_2z[2:0], celloutsig_1_6z } >> { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_9z = { _00_[4:1], celloutsig_1_3z } << { _00_[5:2], celloutsig_1_1z };
  assign celloutsig_1_5z = { in_data[145:138], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z } <<< { in_data[190:184], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_1z = ~((celloutsig_1_0z[2] & in_data[128]) | in_data[155]);
  assign out_data[128] = celloutsig_1_18z;
endmodule
