{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1669981813036 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RSA32 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"RSA32\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669981813056 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669981813071 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669981813071 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669981813592 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1669981813602 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1669981814127 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1669981814127 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1669981814127 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 0 { 0 ""} 0 7287 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1669981814131 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 0 { 0 ""} 0 7288 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1669981814131 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 0 { 0 ""} 0 7289 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1669981814131 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1669981814131 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RSA32.sdc " "Synopsys Design Constraints File file not found: 'RSA32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1669981814531 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1669981814531 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1669981814557 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669981814681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RL_binary:inst_rsa\|mod_exp:me_2\|mont_mult:mm_2\|md_end " "Destination node RL_binary:inst_rsa\|mod_exp:me_2\|mont_mult:mm_2\|md_end" {  } { { "mont_mult.v" "" { Text "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/mont_mult.v" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RL_binary:inst_rsa|mod_exp:me_2|mont_mult:mm_2|md_end } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 0 { 0 ""} 0 549 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669981814681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RL_binary:inst_rsa\|mod_exp:me_1\|mont_mult:mm_2\|md_end " "Destination node RL_binary:inst_rsa\|mod_exp:me_1\|mont_mult:mm_2\|md_end" {  } { { "mont_mult.v" "" { Text "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/mont_mult.v" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RL_binary:inst_rsa|mod_exp:me_1|mont_mult:mm_2|md_end } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 0 { 0 ""} 0 1001 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669981814681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rsa_start " "Destination node rsa_start" {  } { { "IO.v" "" { Text "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/IO.v" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rsa_start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 0 { 0 ""} 0 534 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669981814681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RL_binary:inst_rsa\|mod_exp:me_2\|mm_1_start " "Destination node RL_binary:inst_rsa\|mod_exp:me_2\|mm_1_start" {  } { { "mod_exp.v" "" { Text "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/mod_exp.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RL_binary:inst_rsa|mod_exp:me_2|mm_1_start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 0 { 0 ""} 0 985 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669981814681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RL_binary:inst_rsa\|mod_exp:me_1\|mm_1_start " "Destination node RL_binary:inst_rsa\|mod_exp:me_1\|mm_1_start" {  } { { "mod_exp.v" "" { Text "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/mod_exp.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RL_binary:inst_rsa|mod_exp:me_1|mm_1_start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669981814681 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1669981814681 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "IO.v" "" { Text "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/IO.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669981814681 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ltp:inst_btn\|state.ACT  " "Automatically promoted node ltp:inst_btn\|state.ACT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669981814681 ""}  } { { "ltp.v" "" { Text "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/ltp.v" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ltp:inst_btn|state.ACT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669981814681 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RL_binary:inst_rsa\|mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end  " "Automatically promoted node RL_binary:inst_rsa\|mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669981814681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RL_binary:inst_rsa\|mod_exp:me_1\|long_div:ld_1\|load~0 " "Destination node RL_binary:inst_rsa\|mod_exp:me_1\|long_div:ld_1\|load~0" {  } { { "long_div.v" "" { Text "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/long_div.v" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RL_binary:inst_rsa|mod_exp:me_1|long_div:ld_1|load~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 0 { 0 ""} 0 6700 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669981814681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RL_binary:inst_rsa\|mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end~2 " "Destination node RL_binary:inst_rsa\|mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end~2" {  } { { "get_length.v" "" { Text "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/get_length.v" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RL_binary:inst_rsa|mod_exp:me_1|long_div:ld_1|get_length:gl_ld|md_end~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 0 { 0 ""} 0 6767 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669981814681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RL_binary:inst_rsa\|mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|trig " "Destination node RL_binary:inst_rsa\|mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|trig" {  } { { "get_length.v" "" { Text "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/get_length.v" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RL_binary:inst_rsa|mod_exp:me_1|long_div:ld_1|get_length:gl_ld|trig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 0 { 0 ""} 0 1209 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669981814681 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1669981814681 ""}  } { { "get_length.v" "" { Text "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/get_length.v" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RL_binary:inst_rsa|mod_exp:me_1|long_div:ld_1|get_length:gl_ld|md_end } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 0 { 0 ""} 0 1215 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669981814681 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RL_binary:inst_rsa\|mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end  " "Automatically promoted node RL_binary:inst_rsa\|mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669981814681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RL_binary:inst_rsa\|mod_exp:me_1\|long_div:ld_2\|load~0 " "Destination node RL_binary:inst_rsa\|mod_exp:me_1\|long_div:ld_2\|load~0" {  } { { "long_div.v" "" { Text "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/long_div.v" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RL_binary:inst_rsa|mod_exp:me_1|long_div:ld_2|load~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 0 { 0 ""} 0 6669 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669981814681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RL_binary:inst_rsa\|mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end~2 " "Destination node RL_binary:inst_rsa\|mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end~2" {  } { { "get_length.v" "" { Text "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/get_length.v" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RL_binary:inst_rsa|mod_exp:me_1|long_div:ld_2|get_length:gl_ld|md_end~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 0 { 0 ""} 0 6761 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669981814681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RL_binary:inst_rsa\|mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|trig " "Destination node RL_binary:inst_rsa\|mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|trig" {  } { { "get_length.v" "" { Text "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/get_length.v" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RL_binary:inst_rsa|mod_exp:me_1|long_div:ld_2|get_length:gl_ld|trig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 0 { 0 ""} 0 1052 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669981814681 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1669981814681 ""}  } { { "get_length.v" "" { Text "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/get_length.v" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RL_binary:inst_rsa|mod_exp:me_1|long_div:ld_2|get_length:gl_ld|md_end } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 0 { 0 ""} 0 1058 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669981814681 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RL_binary:inst_rsa\|mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end  " "Automatically promoted node RL_binary:inst_rsa\|mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669981814681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RL_binary:inst_rsa\|mod_exp:me_2\|long_div:ld_1\|load~0 " "Destination node RL_binary:inst_rsa\|mod_exp:me_2\|long_div:ld_1\|load~0" {  } { { "long_div.v" "" { Text "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/long_div.v" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RL_binary:inst_rsa|mod_exp:me_2|long_div:ld_1|load~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 0 { 0 ""} 0 6635 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669981814681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RL_binary:inst_rsa\|mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end~2 " "Destination node RL_binary:inst_rsa\|mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end~2" {  } { { "get_length.v" "" { Text "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/get_length.v" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RL_binary:inst_rsa|mod_exp:me_2|long_div:ld_1|get_length:gl_ld|md_end~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 0 { 0 ""} 0 6752 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669981814681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RL_binary:inst_rsa\|mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|trig " "Destination node RL_binary:inst_rsa\|mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|trig" {  } { { "get_length.v" "" { Text "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/get_length.v" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RL_binary:inst_rsa|mod_exp:me_2|long_div:ld_1|get_length:gl_ld|trig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 0 { 0 ""} 0 827 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669981814681 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1669981814681 ""}  } { { "get_length.v" "" { Text "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/get_length.v" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RL_binary:inst_rsa|mod_exp:me_2|long_div:ld_1|get_length:gl_ld|md_end } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 0 { 0 ""} 0 833 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669981814681 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RL_binary:inst_rsa\|mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end  " "Automatically promoted node RL_binary:inst_rsa\|mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669981814681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RL_binary:inst_rsa\|mod_exp:me_2\|long_div:ld_2\|load~0 " "Destination node RL_binary:inst_rsa\|mod_exp:me_2\|long_div:ld_2\|load~0" {  } { { "long_div.v" "" { Text "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/long_div.v" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RL_binary:inst_rsa|mod_exp:me_2|long_div:ld_2|load~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 0 { 0 ""} 0 6604 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669981814681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RL_binary:inst_rsa\|mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end~2 " "Destination node RL_binary:inst_rsa\|mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end~2" {  } { { "get_length.v" "" { Text "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/get_length.v" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RL_binary:inst_rsa|mod_exp:me_2|long_div:ld_2|get_length:gl_ld|md_end~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 0 { 0 ""} 0 6746 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669981814681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RL_binary:inst_rsa\|mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|trig " "Destination node RL_binary:inst_rsa\|mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|trig" {  } { { "get_length.v" "" { Text "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/get_length.v" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RL_binary:inst_rsa|mod_exp:me_2|long_div:ld_2|get_length:gl_ld|trig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 0 { 0 ""} 0 669 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669981814681 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1669981814681 ""}  } { { "get_length.v" "" { Text "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/get_length.v" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RL_binary:inst_rsa|mod_exp:me_2|long_div:ld_2|get_length:gl_ld|md_end } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 0 { 0 ""} 0 675 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669981814681 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669981814921 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669981814921 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669981814921 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669981814921 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669981814921 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669981814932 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669981815052 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "192 Embedded multiplier block " "Packed 192 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1669981815058 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "160 " "Created 160 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1669981815058 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669981815058 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669981815091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669981816381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669981817664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669981817682 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669981832697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669981832697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669981833426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "39 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/" { { 1 { 0 "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1669981837502 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669981837502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669981841217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1669981841220 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669981841220 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.08 " "Total time spent on timing analysis during the Fitter is 2.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1669981841357 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669981841369 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "44 " "Found 44 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[0\] 0 " "Pin \"data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[1\] 0 " "Pin \"data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[2\] 0 " "Pin \"data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[3\] 0 " "Pin \"data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[4\] 0 " "Pin \"data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[5\] 0 " "Pin \"data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[6\] 0 " "Pin \"data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[7\] 0 " "Pin \"data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[8\] 0 " "Pin \"data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[9\] 0 " "Pin \"data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[10\] 0 " "Pin \"data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[11\] 0 " "Pin \"data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[12\] 0 " "Pin \"data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[13\] 0 " "Pin \"data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[14\] 0 " "Pin \"data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[15\] 0 " "Pin \"data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[16\] 0 " "Pin \"data\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[17\] 0 " "Pin \"data\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[18\] 0 " "Pin \"data\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[19\] 0 " "Pin \"data\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[20\] 0 " "Pin \"data\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[21\] 0 " "Pin \"data\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[22\] 0 " "Pin \"data\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[23\] 0 " "Pin \"data\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[24\] 0 " "Pin \"data\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[25\] 0 " "Pin \"data\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[26\] 0 " "Pin \"data\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[27\] 0 " "Pin \"data\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[28\] 0 " "Pin \"data\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[29\] 0 " "Pin \"data\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[30\] 0 " "Pin \"data\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[31\] 0 " "Pin \"data\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_rstn 0 " "Pin \"led_rstn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_write 0 " "Pin \"led_write\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_oe 0 " "Pin \"led_oe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_end 0 " "Pin \"IO_end\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "comp1 0 " "Pin \"comp1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "comp2 0 " "Pin \"comp2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "comp3 0 " "Pin \"comp3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "comp4 0 " "Pin \"comp4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter_1\[0\] 0 " "Pin \"counter_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter_1\[1\] 0 " "Pin \"counter_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter_1\[2\] 0 " "Pin \"counter_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter_1\[3\] 0 " "Pin \"counter_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1669981841485 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1669981841485 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669981842549 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669981842906 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669981844260 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669981844940 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1669981845165 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/output_files/RSA32.fit.smsg " "Generated suppressed messages file C:/Users/bpssw/Desktop/RSA_verilog/source_v/RSA32_v0.02/output_files/RSA32.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669981845571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4918 " "Peak virtual memory: 4918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669981846643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 20:50:46 2022 " "Processing ended: Fri Dec 02 20:50:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669981846643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669981846643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669981846643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669981846643 ""}
