--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Fetch.twx Fetch.ncd -o Fetch.twr Fetch.pcf

Design file:              Fetch.ncd
Physical constraint file: Fetch.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
IMM<0>      |    8.339(F)|CLK_BUFGP         |   0.000|
IMM<1>      |    8.756(F)|CLK_BUFGP         |   0.000|
IMM<2>      |    8.813(F)|CLK_BUFGP         |   0.000|
IMM<3>      |    8.717(F)|CLK_BUFGP         |   0.000|
OPCODE<0>   |    8.379(F)|CLK_BUFGP         |   0.000|
OPCODE<1>   |    8.091(F)|CLK_BUFGP         |   0.000|
OPCODE<2>   |    8.659(F)|CLK_BUFGP         |   0.000|
OPCODE<3>   |    8.203(F)|CLK_BUFGP         |   0.000|
RA<0>       |    8.911(F)|CLK_BUFGP         |   0.000|
RA<1>       |    9.112(F)|CLK_BUFGP         |   0.000|
RA<2>       |    7.688(F)|CLK_BUFGP         |   0.000|
RA<3>       |    7.424(F)|CLK_BUFGP         |   0.000|
RB<0>       |    8.707(F)|CLK_BUFGP         |   0.000|
RB<1>       |    7.822(F)|CLK_BUFGP         |   0.000|
RB<2>       |    7.690(F)|CLK_BUFGP         |   0.000|
RB<3>       |    8.207(F)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |    4.905|    5.354|    3.981|
---------------+---------+---------+---------+---------+


Analysis completed Wed Mar 18 18:04:43 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 119 MB



