#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Dec 26 00:27:17 2022
# Process ID: 3796
# Current directory: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_16bit/vivado/sysgen_STN/sysgen_STN.runs/stn_16bit_0_synth_1
# Command line: vivado.exe -log stn_16bit_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source stn_16bit_0.tcl
# Log file: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_16bit/vivado/sysgen_STN/sysgen_STN.runs/stn_16bit_0_synth_1/stn_16bit_0.vds
# Journal file: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_16bit/vivado/sysgen_STN/sysgen_STN.runs/stn_16bit_0_synth_1\vivado.jou
#-----------------------------------------------------------
source stn_16bit_0.tcl -notrace
