Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03; Runtime version I-2014.03;  Dec  7 15:10 2014
----------------------------------------------------------------
UVM-1.1d.VCS
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test memory_test...
TESTER: putting command: A: 00000000  B: 4583c5ce7d3c9348 sv: 0 op_pf: 1 op: 01

TESTER: putting command: A: 00000009  B: b3bdd0c5ec6a7ed3 sv: 0 op_pf: 1 op: 08

UVM_INFO ./components/driver.svh(33) @ 0: uvm_test_top.env.driver_h [driver] reset command
UVM_INFO ./components/driver.svh(35) @ 60: uvm_test_top.env.driver_h [driver] bfm.done = 0
TESTER: putting command: A: 00000008  B: 2c700b7bb1c56e6a sv: 0 op_pf: 1 op: 00

waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
DUT signaled DONE!
result =           2101121864
TESTER: putting command: A: 00000001  B: 2f3ec3fdc8254b73 sv: 0 op_pf: 1 op: 09

UVM_INFO ./monitors/result_monitor.svh(31) @ 230: uvm_test_top.env.result_monitor_h [result monitor] bfm done
UVM_INFO ./components/scoreboard.svh(138) @ 230: uvm_test_top.env.scoreboard_h [SELF CHECKER] PASS: A: 00000000  B: 7d3c9348 sv: 0 op_pf: 1 op: 01 ==>  Actual result: 000000007d3c9348/Predicted result: 000000007d3c9348
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
DUT signaled DONE!
result =                    0
TESTER: putting command: A: 00000006  B: 2bed59140e216acb sv: 0 op_pf: 1 op: 00

UVM_INFO ./monitors/result_monitor.svh(31) @ 390: uvm_test_top.env.result_monitor_h [result monitor] bfm done
UVM_INFO ./components/scoreboard.svh(138) @ 390: uvm_test_top.env.scoreboard_h [SELF CHECKER] PASS: A: 00000009  B: ffffffffec6a7ed3 sv: 0 op_pf: 1 op: 08 ==>  Actual result: 0000000000000000/Predicted result: 0000000000000000
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
DUT signaled DONE!
result =                    0
TESTER: putting command: A: 00000009  B: 1980903ac82955c2 sv: 0 op_pf: 1 op: 00

UVM_INFO ./monitors/result_monitor.svh(31) @ 550: uvm_test_top.env.result_monitor_h [result monitor] bfm done
UVM_ERROR ./components/scoreboard.svh(136) @ 550: uvm_test_top.env.scoreboard_h [SELF CHECKER] FAIL: A: 00000008  B: ffffffffb1c56e6a sv: 0 op_pf: 1 op: 00 ==>  Actual result: 0000000000000000/Predicted result: ffffffffb1c56e72
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
DUT signaled DONE!
result =                    0
TESTER: putting command: A: 00000005  B: 4f03fc8885510bbf sv: 0 op_pf: 1 op: 01

UVM_INFO ./monitors/result_monitor.svh(31) @ 710: uvm_test_top.env.result_monitor_h [result monitor] bfm done
UVM_INFO ./components/scoreboard.svh(138) @ 710: uvm_test_top.env.scoreboard_h [SELF CHECKER] PASS: A: 00000001  B: ffffffffc8254b73 sv: 0 op_pf: 1 op: 09 ==>  Actual result: 0000000000000000/Predicted result: 0000000000000000
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
DUT signaled DONE!
result =                    0
TESTER: putting command: A: 00000007  B: 3394c7f2ac03a176 sv: 0 op_pf: 0 op: 0a

UVM_INFO ./monitors/result_monitor.svh(31) @ 870: uvm_test_top.env.result_monitor_h [result monitor] bfm done
UVM_ERROR ./components/scoreboard.svh(136) @ 870: uvm_test_top.env.scoreboard_h [SELF CHECKER] FAIL: A: 00000006  B: 0e216acb sv: 0 op_pf: 1 op: 00 ==>  Actual result: 0000000000000000/Predicted result: 000000000e216ad1
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
DUT signaled DONE!
result =                    0
TESTER: putting command: A: 0000000a  B: a1d2905fd5661c3c sv: 1 op_pf: 1 op: 05

UVM_INFO ./monitors/result_monitor.svh(31) @ 1030: uvm_test_top.env.result_monitor_h [result monitor] bfm done
UVM_ERROR ./components/scoreboard.svh(136) @ 1030: uvm_test_top.env.scoreboard_h [SELF CHECKER] FAIL: A: 00000009  B: ffffffffc82955c2 sv: 0 op_pf: 1 op: 00 ==>  Actual result: 0000000000000000/Predicted result: ffffffffc82955cb
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
DUT signaled DONE!
result =           2236681151
TESTER: putting command: A: 00000007  B: ad2717b55a75ef20 sv: 1 op_pf: 1 op: 05

UVM_INFO ./monitors/result_monitor.svh(31) @ 1190: uvm_test_top.env.result_monitor_h [result monitor] bfm done
UVM_ERROR ./components/scoreboard.svh(136) @ 1190: uvm_test_top.env.scoreboard_h [SELF CHECKER] FAIL: A: 00000005  B: ffffffff85510bbf sv: 0 op_pf: 1 op: 01 ==>  Actual result: 0000000085510bbf/Predicted result: ffffffff85510bbf
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
waiting for done signale from DUT
DUT signaled DONE!
result =                    0
UVM_INFO /opt/synopsys-2013/app/vcs/etc/uvm/base/uvm_objection.svh(1268) @ 1340: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   14
UVM_WARNING :    0
UVM_ERROR :    4
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[SELF CHECKER]     7
[TEST_DONE]     1
[driver]     2
[result monitor]     7
$finish called from file "/opt/synopsys-2013/app/vcs/etc/uvm/base/uvm_root.svh", line 438.
$finish at simulation time                 1340
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1340
CPU Time:      0.380 seconds;       Data structure size:   1.3Mb
Sun Dec  7 15:10:26 2014
