{"nl": null, "pnl": null, "def": "./manual_macro_placement_test.def", "lef": null, "odb": null, "sdc": null, "sdf": null, "spef": null, "lib": null, "spice": null, "mag": null, "gds": "./manual_macro_placement_test.gds", "mag_gds": null, "klayout_gds": null, "json_h": null, "metrics": {"design__lint_errors__count": 0, "design__lint_timing_constructs__count": 0, "design__lint_warnings__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 772, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 32, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.00011417494533816352, "power__switching__total": 4.4754080590792e-05, "power__leakage__total": 2.6120527962802953e-08, "power__total": 0.00015895515389274806, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.019822, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.019822, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.52066, "timing__setup__ws__corner:nom_tt_025C_1v80": 78.987686, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 288, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.03568, "clock__skew__worst_setup": 0.03568, "timing__hold__ws": 0.329861, "timing__setup__ws": 77.97361, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 300.0 300.0", "design__core__bbox": "5.52 10.88 294.4 288.32", "design__io": 74, "design__die__area": 90000, "design__core__area": 80146.9, "design__instance__area": 23795.8, "design__instance__count__stdcell": 770, "design__instance__area__stdcell": 1141.09, "design__instance__count__macros": 2, "design__instance__area__macros": 22654.7, "design__instance__utilization": 0.296903, "design__instance__utilization__stdcell": 0.0198478, "floorplan__design__io": 72, "design__io__hpwl": 3253940, "timing__drv__floating__nets": "2", "timing__drv__floating__pins": "0", "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 3586.15, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "antenna__count": 0, "route__net": 142, "route__net__special": 2, "route__drc_errors__iter:1": 9, "route__wirelength__iter:1": 3400, "route__drc_errors__iter:2": 0, "route__wirelength__iter:2": 3363, "route__drc_errors": 0, "route__wirelength": 3363, "route__vias": 312, "route__vias__singlecut": 312, "route__vias__multicut": 0, "design__disconnected_pins__count": 0, "route__wirelength__max": 116.75, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 32, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.019329, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.019329, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.045754, "timing__setup__ws__corner:nom_ss_100C_1v60": 77.99604, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 32, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.020136, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.020136, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.33288, "timing__setup__ws__corner:nom_ff_n40C_1v95": 79.350746, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 32, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.014009, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.014009, "timing__hold__ws__corner:min_tt_025C_1v80": 0.517269, "timing__setup__ws__corner:min_tt_025C_1v80": 79.009216, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 32, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.013597, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.013597, "timing__hold__ws__corner:min_ss_100C_1v60": 1.036723, "timing__setup__ws__corner:min_ss_100C_1v60": 78.036751, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 32, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.014297, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.014297, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.329861, "timing__setup__ws__corner:min_ff_n40C_1v95": 79.360718, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 32, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.03568, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.03568, "timing__hold__ws__corner:max_tt_025C_1v80": 0.523903, "timing__setup__ws__corner:max_tt_025C_1v80": 78.979858, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 32, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.035367, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.035367, "timing__hold__ws__corner:max_ss_100C_1v60": 1.055305, "timing__setup__ws__corner:max_ss_100C_1v60": 77.97361, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 32, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.035574, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.035574, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.335786, "timing__setup__ws__corner:max_ff_n40C_1v95": 79.346878, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0}}
