// Seed: 871673831
module module_0 (
    input tri1 id_0,
    input wire id_1,
    output wire id_2,
    input wire id_3,
    input uwire id_4,
    input tri0 id_5,
    input supply1 id_6,
    output wor id_7
);
endmodule
module module_1 #(
    parameter id_0 = 32'd76
) (
    input tri _id_0,
    input tri id_1,
    output supply0 id_2,
    input uwire id_3,
    input wand id_4,
    output supply0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input wor id_8
);
  wire id_10;
  ;
  wire [-1 : id_0] id_11;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_5,
      id_8,
      id_4,
      id_1,
      id_6,
      id_5
  );
  assign modCall_1.id_4 = 0;
  wire  id_12;
  wire  id_13;
  logic id_14;
  ;
endmodule
