{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702684460095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702684460103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 15 20:54:19 2023 " "Processing started: Fri Dec 15 20:54:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702684460103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684460103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mealy_machine -c mealy_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off mealy_machine -c mealy_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684460103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702684460406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702684460406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geral.v 1 1 " "Found 1 design units, including 1 entities, in source file geral.v" { { "Info" "ISGN_ENTITY_NAME" "1 geral " "Found entity 1: geral" {  } { { "geral.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/geral.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702684470661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_bcd " "Found entity 1: decod_bcd" {  } { { "decod_bcd.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/decod_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702684470663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470663 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y mealy_machine.v(12) " "Verilog HDL Declaration information at mealy_machine.v(12): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702684470664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file mealy_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 mealy_machine " "Found entity 1: mealy_machine" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702684470665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470665 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "geral.v(8) " "Verilog HDL Instantiation warning at geral.v(8): instance has no name" {  } { { "geral.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/geral.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1702684470667 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "geral.v(10) " "Verilog HDL Instantiation warning at geral.v(10): instance has no name" {  } { { "geral.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/geral.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1702684470667 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "geral " "Elaborating entity \"geral\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702684470685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mealy_machine mealy_machine:comb_3 " "Elaborating entity \"mealy_machine\" for hierarchy \"mealy_machine:comb_3\"" {  } { { "geral.v" "comb_3" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/geral.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702684470687 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 mealy_machine.v(35) " "Verilog HDL assignment warning at mealy_machine.v(35): truncated value with size 32 to match size of target (26)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702684470688 "|geral|mealy_machine:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y mealy_machine.v(43) " "Verilog HDL Always Construct warning at mealy_machine.v(43): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702684470691 "|geral|mealy_machine:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z mealy_machine.v(43) " "Verilog HDL Always Construct warning at mealy_machine.v(43): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702684470691 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] mealy_machine.v(43) " "Inferred latch for \"z\[3\]\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470695 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] mealy_machine.v(43) " "Inferred latch for \"z\[2\]\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470695 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] mealy_machine.v(43) " "Inferred latch for \"z\[1\]\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470695 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] mealy_machine.v(43) " "Inferred latch for \"z\[0\]\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470696 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.CLEAN mealy_machine.v(43) " "Inferred latch for \"Y.CLEAN\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470696 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.I mealy_machine.v(43) " "Inferred latch for \"Y.I\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470696 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.H mealy_machine.v(43) " "Inferred latch for \"Y.H\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470696 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.G mealy_machine.v(43) " "Inferred latch for \"Y.G\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470697 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.F mealy_machine.v(43) " "Inferred latch for \"Y.F\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470697 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.E mealy_machine.v(43) " "Inferred latch for \"Y.E\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470697 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.D mealy_machine.v(43) " "Inferred latch for \"Y.D\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470698 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.C mealy_machine.v(43) " "Inferred latch for \"Y.C\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470698 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.B mealy_machine.v(43) " "Inferred latch for \"Y.B\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470698 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.A mealy_machine.v(43) " "Inferred latch for \"Y.A\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470698 "|geral|mealy_machine:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_bcd decod_bcd:comb_4 " "Elaborating entity \"decod_bcd\" for hierarchy \"decod_bcd:comb_4\"" {  } { { "geral.v" "comb_4" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/geral.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702684470712 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|z\[3\] " "LATCH primitive \"mealy_machine:comb_3\|z\[3\]\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|z\[2\] " "LATCH primitive \"mealy_machine:comb_3\|z\[2\]\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|z\[1\] " "LATCH primitive \"mealy_machine:comb_3\|z\[1\]\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|z\[0\] " "LATCH primitive \"mealy_machine:comb_3\|z\[0\]\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|Y.A_2553 " "LATCH primitive \"mealy_machine:comb_3\|Y.A_2553\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|Y.B_2475 " "LATCH primitive \"mealy_machine:comb_3\|Y.B_2475\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|Y.C_2397 " "LATCH primitive \"mealy_machine:comb_3\|Y.C_2397\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|Y.D_2319 " "LATCH primitive \"mealy_machine:comb_3\|Y.D_2319\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|Y.E_2241 " "LATCH primitive \"mealy_machine:comb_3\|Y.E_2241\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|Y.F_2163 " "LATCH primitive \"mealy_machine:comb_3\|Y.F_2163\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|Y.G_2085 " "LATCH primitive \"mealy_machine:comb_3\|Y.G_2085\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|Y.H_2007 " "LATCH primitive \"mealy_machine:comb_3\|Y.H_2007\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|Y.I_1929 " "LATCH primitive \"mealy_machine:comb_3\|Y.I_1929\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|Y.CLEAN_1851 " "LATCH primitive \"mealy_machine:comb_3\|Y.CLEAN_1851\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702684471205 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702684471628 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/output_files/mealy_machine.map.smsg " "Generated suppressed messages file D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/output_files/mealy_machine.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684471657 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702684471782 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702684471782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702684472020 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702684472020 ""} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Implemented 94 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702684472020 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702684472020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702684472047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 15 20:54:32 2023 " "Processing ended: Fri Dec 15 20:54:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702684472047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702684472047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702684472047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684472047 ""}
