{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585231148492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585231148497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 26 16:59:08 2020 " "Processing started: Thu Mar 26 16:59:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585231148497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1585231148497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc arria5_tst1 -c arria5_tst1 " "Command: quartus_drc arria5_tst1 -c arria5_tst1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1585231148497 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1585231149304 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Assistant" 0 -1 1585231149304 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1585231149305 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Assistant" 0 -1 1585231149305 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1585231149305 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Assistant" 0 -1 1585231149305 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1585231149305 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Assistant" 0 -1 1585231149305 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PHY_pll 15 " "Ignored 15 assignments for entity \"PHY_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191050 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191050 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191050 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191050 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_xcvr_reconfig 30 " "Ignored 30 assignments for entity \"alt_xcvr_reconfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191050 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191050 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191050 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "custom_phy 16 " "Ignored 16 assignments for entity \"custom_phy\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191050 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191050 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191050 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191050 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds 19 " "Ignored 19 assignments for entity \"dds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191050 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_nco_ii_0 32 " "Ignored 32 assignments for entity \"dds_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191050 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1 16 " "Ignored 16 assignments for entity \"eth1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191051 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191051 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir 16 " "Ignored 16 assignments for entity \"fir\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191051 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191051 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_0002 71 " "Ignored 71 assignments for entity \"fir_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191051 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2 16 " "Ignored 16 assignments for entity \"fir_v2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191051 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191051 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191051 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2_0002 71 " "Ignored 71 assignments for entity \"fir_v2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191052 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test 19 " "Ignored 19 assignments for entity \"nco_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191052 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco_test_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191052 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_reconfig 16 " "Ignored 16 assignments for entity \"phy_reconfig\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191052 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191052 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191052 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191052 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_rst 15 " "Ignored 15 assignments for entity \"phy_rst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191052 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191052 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191052 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191052 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191053 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191053 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191053 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191053 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191053 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191053 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191053 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191053 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100_0002 318 " "Ignored 318 assignments for entity \"pll100_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191053 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125 16 " "Ignored 16 assignments for entity \"pll125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191053 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191053 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191053 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191053 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125_0002 318 " "Ignored 318 assignments for entity \"pll125_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191053 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120 16 " "Ignored 16 assignments for entity \"pll240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191054 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191054 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191054 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191054 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120_0002 318 " "Ignored 318 assignments for entity \"pll240_120_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191054 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96 16 " "Ignored 16 assignments for entity \"pll96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191054 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191054 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191054 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191054 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96_0002 318 " "Ignored 318 assignments for entity \"pll96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191054 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96 16 " "Ignored 16 assignments for entity \"pll_120_120_96_96_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191055 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96_0002 318 " "Ignored 318 assignments for entity \"pll_120_120_96_96_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125 16 " "Ignored 16 assignments for entity \"pll_125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191055 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1 16 " "Ignored 16 assignments for entity \"pll_125_120_96_96_96_v1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191055 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1_0002 317 " "Ignored 317 assignments for entity \"pll_125_120_96_96_96_v1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_240_120 16 " "Ignored 16 assignments for entity \"pll_240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191056 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191056 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96 16 " "Ignored 16 assignments for entity \"pll_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191056 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191056 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1 16 " "Ignored 16 assignments for entity \"pll_delay1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191056 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191056 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1_0002 318 " "Ignored 318 assignments for entity \"pll_delay1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191057 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans 16 " "Ignored 16 assignments for entity \"pll_gigtrans\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191057 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191057 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans_0002 318 " "Ignored 318 assignments for entity \"pll_gigtrans_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191057 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1 16 " "Ignored 16 assignments for entity \"pll_v040219_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191057 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191057 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1_0002 317 " "Ignored 317 assignments for entity \"pll_v040219_1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191057 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319 16 " "Ignored 16 assignments for entity \"pll_v070319\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191058 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191058 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191058 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191058 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319_0002 317 " "Ignored 317 assignments for entity \"pll_v070319_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191058 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reconfig_phy1 16 " "Ignored 16 assignments for entity \"reconfig_phy1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191058 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191058 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585231191058 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1585231191058 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_csr_common " "Entity alt_xcvr_csr_common" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_csr_pcs8g " "Entity alt_xcvr_csr_pcs8g" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "csr_indexed_read_only_reg " "Entity csr_indexed_read_only_reg" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7hq1 " "Entity dcfifo_7hq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe3\|dffe4a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe3\|dffe4a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585231194107 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1585231194107 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter: *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "Design Assistant" 0 -1 1585231194437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <from> is not an object ID " "Ignored set_false_path: Argument <from> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "Design Assistant" 0 -1 1585231194438 ""}
{ "Info" "ISTA_SDC_FOUND" "arria5_tst1.sdc " "Reading SDC File: 'arria5_tst1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1585231194439 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 142 pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\] pin " "Ignored filter at arria5_tst1.sdc(142): pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\] could not be matched with a pin" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 142 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 142 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(142): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\]\} -source \[get_pins \{pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} \[get_pins \{pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\]\} -source \[get_pins \{pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} \[get_pins \{pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194698 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194698 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 143 pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at arria5_tst1.sdc(143): pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 143 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194701 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 143 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(143): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\]\} -source \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 3 -master_clock \{pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\]\} -source \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 3 -master_clock \{pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194703 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194703 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 197 *delayed_wrptr_g* keeper " "Ignored filter at arria5_tst1.sdc(197): *delayed_wrptr_g* could not be matched with a keeper" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 197 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194704 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 197 Argument <from> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(197): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_ue9:dffpipe3\|dffe4a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_ue9:dffpipe3\|dffe4a*\}\]" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194705 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194705 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 198 Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[1\] keeper " "Ignored filter at arria5_tst1.sdc(198): Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[1\] could not be matched with a keeper" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 198 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194705 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 198 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(198): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[1\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[1\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[1\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[1\]\}\]" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194705 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194705 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 199 Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[3\] keeper " "Ignored filter at arria5_tst1.sdc(199): Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[3\] could not be matched with a keeper" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 199 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 199 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(199): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[3\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[3\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[3\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[3\]\}\]" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194706 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194706 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 201 Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[2\] keeper " "Ignored filter at arria5_tst1.sdc(201): Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[2\] could not be matched with a keeper" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 201 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(201): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[2\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[2\]\}\]" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194707 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194707 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 202 Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[0\] keeper " "Ignored filter at arria5_tst1.sdc(202): Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[0\] could not be matched with a keeper" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 202 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 202 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(202): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[0\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[0\]\}\]" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194708 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194708 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 203 Block_read_spi:spi_custom_phy_dac1\|reg_out\[0\] keeper " "Ignored filter at arria5_tst1.sdc(203): Block_read_spi:spi_custom_phy_dac1\|reg_out\[0\] could not be matched with a keeper" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 203 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 203 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(203): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[0\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[0\]\}\]" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194708 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194708 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 204 Block_read_spi:spi_custom_phy_dac1\|reg_out\[2\] keeper " "Ignored filter at arria5_tst1.sdc(204): Block_read_spi:spi_custom_phy_dac1\|reg_out\[2\] could not be matched with a keeper" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 204 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 204 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(204): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[2\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[2\]\}\]" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194709 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194709 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 205 Block_read_spi:spi_custom_phy_dac1\|reg_out\[3\] keeper " "Ignored filter at arria5_tst1.sdc(205): Block_read_spi:spi_custom_phy_dac1\|reg_out\[3\] could not be matched with a keeper" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 205 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 205 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(205): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[3\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[3\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[3\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[3\]\}\]" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194710 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194710 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 206 Block_read_spi:spi_custom_phy_dac1\|reg_out\[1\] keeper " "Ignored filter at arria5_tst1.sdc(206): Block_read_spi:spi_custom_phy_dac1\|reg_out\[1\] could not be matched with a keeper" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 206 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 206 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(206): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[1\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[1\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[1\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[1\]\}\]" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194710 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194710 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194791 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194791 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194791 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194795 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]~DUPLICATE\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194795 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194795 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194798 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194799 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194799 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194802 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194802 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194805 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194805 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194805 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194808 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194808 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194811 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194811 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194815 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194818 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194818 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194821 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194821 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194823 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194823 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194826 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194826 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194829 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194829 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194832 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194832 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194835 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194835 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194837 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194837 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194837 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194841 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194841 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194844 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194845 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194845 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194850 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194850 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194854 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194854 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194858 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194861 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194861 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194865 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194870 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194870 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194874 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194874 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194877 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194877 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194881 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194881 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194885 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194885 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194889 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194889 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194889 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194891 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194892 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194892 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194895 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194895 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194898 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194898 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194898 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194901 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194902 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194902 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194905 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194905 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194905 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194907 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194908 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194908 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194912 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194912 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194915 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194915 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194917 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194917 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194922 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194922 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194926 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194926 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194931 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194931 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194934 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194934 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194934 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194937 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194937 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194942 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194942 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194946 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194946 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194946 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194949 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194949 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194949 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194953 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194957 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194961 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194961 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194961 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194964 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194964 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194964 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194967 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194967 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194967 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194972 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194972 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194972 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194977 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194977 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194977 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194980 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194981 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194981 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194985 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194986 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194986 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194989 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]~DUPLICATE\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194989 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194989 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194992 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194993 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194993 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231194998 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231194998 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231194998 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195001 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195005 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195008 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195011 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195011 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195014 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195014 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195016 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195017 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195017 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195021 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195021 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195024 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195024 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195028 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195028 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195032 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195032 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195035 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195035 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195035 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195039 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195039 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195039 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195043 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195043 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195046 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195049 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195053 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195053 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195053 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195058 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195062 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195062 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195066 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195066 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195071 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195075 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195078 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195079 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195082 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195086 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195086 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195089 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195092 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195092 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195095 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195095 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195101 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195101 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195106 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195110 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195110 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195114 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195114 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195118 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195121 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195122 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195125 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195125 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195129 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195129 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195129 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195132 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195132 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195135 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195135 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195135 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195138 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195138 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195140 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195140 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195140 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195143 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195143 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195147 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195147 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195150 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195150 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195150 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195155 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195155 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195158 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195158 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195162 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195162 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195166 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195166 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195170 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195170 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195174 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5~DUPLICATE\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195177 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195183 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195183 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195186 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195186 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195190 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195191 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195191 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195196 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195196 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195201 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195201 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195204 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195209 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195214 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195217 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195217 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195219 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195223 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195223 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195223 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195226 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195226 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195229 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195229 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195232 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195235 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195235 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195238 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195241 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195241 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195246 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195246 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195249 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195249 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195251 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195251 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195251 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195255 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195255 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195259 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195259 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195264 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195264 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195267 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195267 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195267 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195272 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195272 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195275 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195275 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195280 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195284 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195284 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195287 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195290 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195290 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195294 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195297 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195297 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195301 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195305 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195310 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195310 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195315 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195315 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6~DUPLICATE\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195320 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195324 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195324 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195328 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195328 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195328 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195334 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195334 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195338 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195338 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195342 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195342 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9~DUPLICATE\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195346 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195350 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195354 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195354 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7~DUPLICATE\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195357 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195362 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195362 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195367 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195367 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195367 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195372 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195372 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231195375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\}" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585231195376 ""}  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1585231195376 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SDC1.sdc " "Synopsys Design Constraints File file not found: 'SDC1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1585231196137 ""}
{ "Info" "ISTA_SDC_FOUND" "phy_reconfig/av_xcvr_reconfig.sdc " "Reading SDC File: 'phy_reconfig/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1585231196138 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "av_xcvr_reconfig.sdc 42 *\|basic\|a5\|reg_init\[0\]\|clk pin " "Ignored filter at av_xcvr_reconfig.sdc(42): *\|basic\|a5\|reg_init\[0\]\|clk could not be matched with a pin" {  } { { "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/phy_reconfig/av_xcvr_reconfig.sdc" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/phy_reconfig/av_xcvr_reconfig.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1585231196166 ""}
{ "Info" "ISTA_SDC_FOUND" "phy_reconfig/altera_reset_controller.sdc " "Reading SDC File: 'phy_reconfig/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1585231196167 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "arria_5_072.sdc " "Synopsys Design Constraints File file not found: 'arria_5_072.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1585231196265 ""}
{ "Info" "ISTA_SDC_FOUND" "reconfig_phy1/av_xcvr_reconfig.sdc " "Reading SDC File: 'reconfig_phy1/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1585231196265 ""}
{ "Info" "ISTA_SDC_FOUND" "reconfig_phy1/altera_reset_controller.sdc " "Reading SDC File: 'reconfig_phy1/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1585231196267 ""}
{ "Info" "ISTA_SDC_FOUND" "eth1/altera_reset_controller.sdc " "Reading SDC File: 'eth1/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1585231196268 ""}
{ "Info" "ISTA_SDC_FOUND" "eth1/altera_eth_tse_pcs_pma_phyip.sdc " "Reading SDC File: 'eth1/altera_eth_tse_pcs_pma_phyip.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1585231196270 ""}
{ "Info" "ISTA_SDC_FOUND" "eth1/altera_eth_tse_mac.sdc " "Reading SDC File: 'eth1/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1585231196331 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585231196517 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Design Assistant" 0 -1 1585231196517 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196518 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196518 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196518 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196518 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196518 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196518 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585231196518 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Design Assistant" 0 -1 1585231196518 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585231196519 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Design Assistant" 0 -1 1585231196519 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585231196519 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Design Assistant" 0 -1 1585231196519 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196519 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196519 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196519 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196519 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196519 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196519 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196519 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196520 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196520 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196520 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196520 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196520 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196520 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196520 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196520 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196520 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585231196521 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Design Assistant" 0 -1 1585231196521 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196521 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196521 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196521 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196521 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585231196521 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Design Assistant" 0 -1 1585231196521 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196521 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196521 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196522 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196522 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196522 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196522 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196522 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196522 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196522 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196522 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196522 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196523 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196523 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196523 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196523 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196523 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585231196523 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Design Assistant" 0 -1 1585231196523 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196523 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Design Assistant" 0 -1 1585231196523 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585231196708 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1585231196708 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1585231197900 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585231197931 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585231197931 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585231197931 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585231197931 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585231197931 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585231197931 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585231197931 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585231197931 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585231197931 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585231197931 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585231197931 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585231197931 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Assistant" 0 -1 1585231197931 ""}
{ "Critical Warning" "WDRC_IMPROPER_EXTERNAL_RESET" "Rule R103: External reset signal should be correctly synchronized 2 " "(High) Rule R103: External reset signal should be correctly synchronized. Found 2 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rst:rst_dds\|a\[0\] " "Node  \"rst:rst_dds\|a\[0\]\"" {  } { { "tst_rst_modul.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/tst_rst_modul.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 44290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217230 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rst:rst_dds0\|a\[0\] " "Node  \"rst:rst_dds0\|a\[0\]\"" {  } { { "tst_rst_modul.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/tst_rst_modul.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 47805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217230 ""}  } {  } 1 308025 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1585231217230 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 6 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 6 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " o1 " "Node  \"o1\"" {  } { { "arria5_tst1.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.v" 2388 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 24694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217236 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " o2 " "Node  \"o2\"" {  } { { "arria5_tst1.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/arria5_tst1.v" 2389 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 24693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217236 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Block_write_spi:spi_PWRDN\|data_out\[4\] " "Node  \"Block_write_spi:spi_PWRDN\|data_out\[4\]\"" {  } { { "block_write_spi.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/block_write_spi.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 22050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217236 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready\|r_reset " "Node  \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready\|r_reset\"" {  } { { "custom_phy_dac/alt_xcvr_reset_counter.sv" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/custom_phy_dac/alt_xcvr_reset_counter.sv" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 15188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217236 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready\|r_reset " "Node  \"custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready\|r_reset\"" {  } { { "custom_phy_dac/alt_xcvr_reset_counter.sv" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/custom_phy_dac/alt_xcvr_reset_counter.sv" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 37727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217236 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Block_write_spi:spi_PWRDN\|data_out\[5\] " "Node  \"Block_write_spi:spi_PWRDN\|data_out\[5\]\"" {  } { { "block_write_spi.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/block_write_spi.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 22051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217236 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1585231217236 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 2 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 2 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " "Node  \"pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 125410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217331 ""} { "Warning" "WDRC_NODES_WARNING" " pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " "Node  \"pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 125497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217331 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1585231217331 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 3 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 3 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " "Node  \"pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 125410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217335 ""} { "Warning" "WDRC_NODES_WARNING" " pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " "Node  \"pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 125440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217335 ""} { "Warning" "WDRC_NODES_WARNING" " pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " "Node  \"pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 125497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217335 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1585231217335 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 333 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 333 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 125581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 " "Node  \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0\"" {  } { { "eth1/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/av_hssi_tx_pld_pcs_interface_rbc.sv" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 125573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|PCS_tx_reset " "Node  \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|PCS_tx_reset\"" {  } { { "eth1/altera_eth_tse_pcs_pma_phyip.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 8444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out " "Node  \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out\"" {  } { { "eth1/altera_tse_reset_synchronizer.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 37077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\|txclk_ena " "Node  \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\|txclk_ena\"" {  } { { "eth1/altera_tse_clk_cntl.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_clk_cntl.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 10402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out " "Node  \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out\"" {  } { { "eth1/altera_tse_reset_synchronizer.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 37065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_3\|altera_tse_reset_synchronizer_chain_out " "Node  \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_3\|altera_tse_reset_synchronizer_chain_out\"" {  } { { "eth1/altera_tse_reset_synchronizer.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 37069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|comb~0 " "Node  \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|comb~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 71728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|udp_reciver:udp_rcv1\|FLAG_send " "Node  \"eth_1g_top:eth1\|udp_reciver:udp_rcv1\|FLAG_send\"" {  } { { "udp_reciver.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/udp_reciver.v" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 14117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|rx_wren32 " "Node  \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|rx_wren32\"" {  } { { "eth1/altera_tse_rx_min_ff.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_rx_min_ff.v" 154 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 9293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\|altera_tse_reset_synchronizer_chain_out " "Node  \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\|altera_tse_reset_synchronizer_chain_out\"" {  } { { "eth1/altera_tse_reset_synchronizer.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 11655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\|rxclk_ena " "Node  \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\|rxclk_ena\"" {  } { { "eth1/altera_tse_clk_cntl.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_clk_cntl.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 10400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout\|altera_tse_reset_synchronizer_chain_out " "Node  \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout\|altera_tse_reset_synchronizer_chain_out\"" {  } { { "eth1/altera_tse_reset_synchronizer.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 35542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_reset_synchronizer:ch_0_reset_sync_0\|altera_tse_reset_synchronizer_chain_out " "Node  \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_reset_synchronizer:ch_0_reset_sync_0\|altera_tse_reset_synchronizer_chain_out\"" {  } { { "eth1/altera_tse_reset_synchronizer.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 35396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_rx_encapsulation_strx_gx:U_RCAPS\|altera_eth_tse_std_synchronizer:U_SYNC_1\|altera_std_synchronizer_nocut:std_sync_no_cut\|dreg\[1\] " "Node  \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_rx_encapsulation_strx_gx:U_RCAPS\|altera_eth_tse_std_synchronizer:U_SYNC_1\|altera_std_synchronizer_nocut:std_sync_no_cut\|dreg\[1\]\"" {  } { { "eth1/altera_std_synchronizer_nocut.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_std_synchronizer_nocut.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 35526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_pcs_host_control:U_CTRL\|reg_sel\[4\] " "Node  \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_pcs_host_control:U_CTRL\|reg_sel\[4\]\"" {  } { { "eth1/altera_tse_pcs_host_control.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_pcs_host_control.v" 196 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 7898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|Block_write_spi:spi_wr_adr_MAC0\|data_out\[4\] " "Node  \"eth_1g_top:eth1\|Block_write_spi:spi_wr_adr_MAC0\|data_out\[4\]\"" {  } { { "block_write_spi.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/block_write_spi.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 5720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " rst:reset008\|altshift_taps:a_rtl_0\|shift_taps_7ou:auto_generated\|altsyncram_bl91:altsyncram5\|ram_block6a2 " "Node  \"rst:reset008\|altshift_taps:a_rtl_0\|shift_taps_7ou:auto_generated\|altsyncram_bl91:altsyncram5\|ram_block6a2\"" {  } { { "db/altsyncram_bl91.tdf" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/db/altsyncram_bl91.tdf" 100 2 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 60536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " rst:reset008\|altshift_taps:a_rtl_0\|shift_taps_7ou:auto_generated\|altsyncram_bl91:altsyncram5\|ram_block6a0 " "Node  \"rst:reset008\|altshift_taps:a_rtl_0\|shift_taps_7ou:auto_generated\|altsyncram_bl91:altsyncram5\|ram_block6a0\"" {  } { { "db/altsyncram_bl91.tdf" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/db/altsyncram_bl91.tdf" 40 2 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 60536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " rst:reset008\|altshift_taps:a_rtl_0\|shift_taps_7ou:auto_generated\|altsyncram_bl91:altsyncram5\|ram_block6a1 " "Node  \"rst:reset008\|altshift_taps:a_rtl_0\|shift_taps_7ou:auto_generated\|altsyncram_bl91:altsyncram5\|ram_block6a1\"" {  } { { "db/altsyncram_bl91.tdf" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/db/altsyncram_bl91.tdf" 70 2 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 60536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " rst:reset008\|altshift_taps:a_rtl_0\|shift_taps_7ou:auto_generated\|altsyncram_bl91:altsyncram5\|ram_block6a3 " "Node  \"rst:reset008\|altshift_taps:a_rtl_0\|shift_taps_7ou:auto_generated\|altsyncram_bl91:altsyncram5\|ram_block6a3\"" {  } { { "db/altsyncram_bl91.tdf" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/db/altsyncram_bl91.tdf" 130 2 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 60536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " rst:reset008\|altshift_taps:a_rtl_0\|shift_taps_7ou:auto_generated\|altsyncram_bl91:altsyncram5\|ram_block6a4 " "Node  \"rst:reset008\|altshift_taps:a_rtl_0\|shift_taps_7ou:auto_generated\|altsyncram_bl91:altsyncram5\|ram_block6a4\"" {  } { { "db/altsyncram_bl91.tdf" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/db/altsyncram_bl91.tdf" 160 2 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 60536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " rst:reset008\|altshift_taps:a_rtl_0\|shift_taps_7ou:auto_generated\|altsyncram_bl91:altsyncram5\|ram_block6a5 " "Node  \"rst:reset008\|altshift_taps:a_rtl_0\|shift_taps_7ou:auto_generated\|altsyncram_bl91:altsyncram5\|ram_block6a5\"" {  } { { "db/altsyncram_bl91.tdf" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/db/altsyncram_bl91.tdf" 190 2 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 60536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_pcs_host_control:U_CTRL\|reg_sel\[2\] " "Node  \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_pcs_host_control:U_CTRL\|reg_sel\[2\]\"" {  } { { "eth1/altera_tse_pcs_host_control.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_pcs_host_control.v" 196 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 7900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|Block_write_spi:spi_wr_adr_MAC0\|data_out\[2\] " "Node  \"eth_1g_top:eth1\|Block_write_spi:spi_wr_adr_MAC0\|data_out\[2\]\"" {  } { { "block_write_spi.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/block_write_spi.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 5718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|Block_write_spi:spi_wr_adr_MAC0\|data_out\[1\] " "Node  \"eth_1g_top:eth1\|Block_write_spi:spi_wr_adr_MAC0\|data_out\[1\]\"" {  } { { "block_write_spi.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/block_write_spi.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 5717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_avalon_arbiter:avalon_arbiter\|Equal1~0 " "Node  \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_avalon_arbiter:avalon_arbiter\|Equal1~0\"" {  } { { "eth1/altera_eth_tse_avalon_arbiter.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_eth_tse_avalon_arbiter.v" 440 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 63194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|Block_write_spi_mac:spi_wr_data_MAC0\|data_in\[1\]~1 " "Node  \"eth_1g_top:eth1\|Block_write_spi_mac:spi_wr_data_MAC0\|data_in\[1\]~1\"" {  } { { "Block_write_spi_mac.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/Block_write_spi_mac.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 71078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_avalon_arbiter:avalon_arbiter\|waitrequest_sig " "Node  \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_avalon_arbiter:avalon_arbiter\|waitrequest_sig\"" {  } { { "eth1/altera_eth_tse_avalon_arbiter.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_eth_tse_avalon_arbiter.v" 496 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 8516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|Block_write_spi:spi_wr_adr_MAC0\|data_out\[3\] " "Node  \"eth_1g_top:eth1\|Block_write_spi:spi_wr_adr_MAC0\|data_out\[3\]\"" {  } { { "block_write_spi.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/block_write_spi.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 5719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217343 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1585231217343 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1585231217343 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 125581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 125590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 " "Node  \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0\"" {  } { { "eth1/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/av_hssi_tx_pld_pcs_interface_rbc.sv" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 125573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 " "Node  \"eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0\"" {  } { { "eth1/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/av_hssi_tx_pld_pcs_interface_rbc.sv" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 125575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " rst:rst_dds0\|a\[0\] " "Node  \"rst:rst_dds0\|a\[0\]\"" {  } { { "tst_rst_modul.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/tst_rst_modul.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 47805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " rst:rst_dds\|a\[0\] " "Node  \"rst:rst_dds\|a\[0\]\"" {  } { { "tst_rst_modul.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/tst_rst_modul.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 44290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 " "Node  \"pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 125586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\|altera_tse_reset_synchronizer_chain_out " "Node  \"eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\|altera_tse_reset_synchronizer_chain_out\"" {  } { { "eth1/altera_tse_reset_synchronizer.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 32539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\|altera_tse_reset_synchronizer_chain_out " "Node  \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\|altera_tse_reset_synchronizer_chain_out\"" {  } { { "eth1/altera_tse_reset_synchronizer.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 11655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 100719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out " "Node  \"eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out\"" {  } { { "eth1/altera_tse_reset_synchronizer.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 32535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out " "Node  \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out\"" {  } { { "eth1/altera_tse_reset_synchronizer.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 37077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out " "Node  \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out\"" {  } { { "eth1/altera_tse_reset_synchronizer.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 37065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out " "Node  \"eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out\"" {  } { { "eth1/altera_tse_reset_synchronizer.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 32523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " rst:reset008\|altshift_taps:a_rtl_0\|shift_taps_7ou:auto_generated\|altsyncram_bl91:altsyncram5\|ram_block6a1 " "Node  \"rst:reset008\|altshift_taps:a_rtl_0\|shift_taps_7ou:auto_generated\|altsyncram_bl91:altsyncram5\|ram_block6a1\"" {  } { { "db/altsyncram_bl91.tdf" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/db/altsyncram_bl91.tdf" 70 2 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 60536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " rst:reset008\|altshift_taps:a_rtl_0\|shift_taps_7ou:auto_generated\|altsyncram_bl91:altsyncram5\|ram_block6a2 " "Node  \"rst:reset008\|altshift_taps:a_rtl_0\|shift_taps_7ou:auto_generated\|altsyncram_bl91:altsyncram5\|ram_block6a2\"" {  } { { "db/altsyncram_bl91.tdf" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/db/altsyncram_bl91.tdf" 100 2 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 60536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\|rxclk_ena " "Node  \"eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\|rxclk_ena\"" {  } { { "eth1/altera_tse_clk_cntl.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_clk_cntl.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 30629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\|rxclk_ena " "Node  \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\|rxclk_ena\"" {  } { { "eth1/altera_tse_clk_cntl.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_clk_cntl.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 10400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout\|altera_tse_reset_synchronizer_chain_out " "Node  \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout\|altera_tse_reset_synchronizer_chain_out\"" {  } { { "eth1/altera_tse_reset_synchronizer.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 35542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout\|altera_tse_reset_synchronizer_chain_out " "Node  \"eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout\|altera_tse_reset_synchronizer_chain_out\"" {  } { { "eth1/altera_tse_reset_synchronizer.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 27790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth2\|udp_reciver:udp_rcv1\|FLAG_send " "Node  \"eth_1g_top:eth2\|udp_reciver:udp_rcv1\|FLAG_send\"" {  } { { "udp_reciver.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/udp_reciver.v" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 34813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|udp_reciver:udp_rcv1\|FLAG_send " "Node  \"eth_1g_top:eth1\|udp_reciver:udp_rcv1\|FLAG_send\"" {  } { { "udp_reciver.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/udp_reciver.v" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 14117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\|txclk_ena " "Node  \"eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\|txclk_ena\"" {  } { { "eth1/altera_tse_clk_cntl.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_clk_cntl.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 30631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\|txclk_ena " "Node  \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\|txclk_ena\"" {  } { { "eth1/altera_tse_clk_cntl.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_clk_cntl.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 10402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " rst:reset002\|altshift_taps:a_rtl_0\|shift_taps_2ou:auto_generated\|altsyncram_0l91:altsyncram5\|ram_block6a1 " "Node  \"rst:reset002\|altshift_taps:a_rtl_0\|shift_taps_2ou:auto_generated\|altsyncram_0l91:altsyncram5\|ram_block6a1\"" {  } { { "db/altsyncram_0l91.tdf" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/db/altsyncram_0l91.tdf" 70 2 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 60495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " rst:reset002\|altshift_taps:a_rtl_0\|shift_taps_2ou:auto_generated\|altsyncram_0l91:altsyncram5\|ram_block6a0 " "Node  \"rst:reset002\|altshift_taps:a_rtl_0\|shift_taps_2ou:auto_generated\|altsyncram_0l91:altsyncram5\|ram_block6a0\"" {  } { { "db/altsyncram_0l91.tdf" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/db/altsyncram_0l91.tdf" 40 2 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 60495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|rx_sw_reset_wire " "Node  \"eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|rx_sw_reset_wire\"" {  } { { "eth1/altera_tse_register_map.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_register_map.v" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 31855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|rx_sw_reset_wire " "Node  \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|rx_sw_reset_wire\"" {  } { { "eth1/altera_tse_register_map.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_register_map.v" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 11621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_2\|altera_tse_reset_synchronizer_chain_out " "Node  \"eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_2\|altera_tse_reset_synchronizer_chain_out\"" {  } { { "eth1/altera_tse_reset_synchronizer.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 32531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_NODES_INFO" " eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_2\|altera_tse_reset_synchronizer_chain_out " "Node  \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_2\|altera_tse_reset_synchronizer_chain_out\"" {  } { { "eth1/altera_tse_reset_synchronizer.v" "" { Text "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/eth1/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work_murmansk/Quartus/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 37073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1585231217351 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1585231217351 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1585231217351 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "383 13 " "Design Assistant information: finished post-fitting analysis of current design -- generated 383 information messages and 13 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1585231217354 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 540 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 540 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1185 " "Peak virtual memory: 1185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585231218277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 26 17:00:18 2020 " "Processing ended: Thu Mar 26 17:00:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585231218277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:10 " "Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585231218277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585231218277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1585231218277 ""}
