;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 400, @100
	SLT 270, 0
	JMP -1, @-20
	CMP @129, <102
	SUB @121, 103
	SUB @129, <102
	JMN 0, -202
	JMN 0, -202
	SUB @129, <102
	ADD 100, 9
	SLT 0, @100
	ADD #270, <1
	SUB -207, <-120
	SPL @292, #201
	SPL 605, #100
	JMN 0, -202
	ADD -89, <-20
	ADD -89, <-20
	SUB @0, @2
	SUB @0, @2
	DJN -1, @-20
	CMP <10, @-12
	SPL <-127, 100
	SUB #72, @200
	CMP @129, <102
	SUB @129, <102
	SUB <10, @-12
	SUB -207, <-120
	SPL 0, -202
	SUB -10, 1
	SUB -10, 1
	ADD 210, 50
	ADD 100, 9
	ADD #270, <1
	CMP @121, 103
	SUB #0, @2
	SUB #0, @2
	SUB @-127, 100
	SPL <0, 90
	SUB -207, <-120
	CMP -207, <-120
	SLT 0, @100
	SLT 0, @100
	SLT 0, @100
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
