{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545450465236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545450465267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 22 11:47:44 2018 " "Processing started: Sat Dec 22 11:47:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545450465267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545450465267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off a -c a " "Command: quartus_map --read_settings_files=on --write_settings_files=off a -c a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545450465267 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545450467434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545450467434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a.v 2 2 " "Found 2 design units, including 2 entities, in source file a.v" { { "Info" "ISGN_ENTITY_NAME" "1 a " "Found entity 1: a" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545450500695 ""} { "Info" "ISGN_ENTITY_NAME" "2 sw " "Found entity 2: sw" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545450500695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545450500695 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "a " "Elaborating entity \"a\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545450500795 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_point_1 a.v(17) " "Verilog HDL or VHDL warning at a.v(17): object \"start_point_1\" assigned a value but never read" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545450500795 "|a"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "terminal_point_1 a.v(18) " "Verilog HDL or VHDL warning at a.v(18): object \"terminal_point_1\" assigned a value but never read" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545450500795 "|a"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_point_2 a.v(19) " "Verilog HDL or VHDL warning at a.v(19): object \"start_point_2\" assigned a value but never read" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545450500795 "|a"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "terminal_point_2 a.v(20) " "Verilog HDL or VHDL warning at a.v(20): object \"terminal_point_2\" assigned a value but never read" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545450500795 "|a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 a.v(106) " "Verilog HDL assignment warning at a.v(106): truncated value with size 32 to match size of target (3)" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545450500795 "|a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 a.v(110) " "Verilog HDL assignment warning at a.v(110): truncated value with size 32 to match size of target (3)" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545450500795 "|a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 a.v(116) " "Verilog HDL assignment warning at a.v(116): truncated value with size 32 to match size of target (3)" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545450500795 "|a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 a.v(122) " "Verilog HDL assignment warning at a.v(122): truncated value with size 32 to match size of target (3)" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545450500795 "|a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 a.v(144) " "Verilog HDL assignment warning at a.v(144): truncated value with size 32 to match size of target (4)" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545450500805 "|a"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r_col a.v(11) " "Output port \"r_col\" at a.v(11) has no driver" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545450500805 "|a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw sw:a1 " "Elaborating entity \"sw\" for hierarchy \"sw:a1\"" {  } { { "a.v" "a1" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545450500845 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "g_col\[0\] GND " "Pin \"g_col\[0\]\" is stuck at GND" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545450501595 "|a|g_col[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_col\[1\] GND " "Pin \"g_col\[1\]\" is stuck at GND" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545450501595 "|a|g_col[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_col\[2\] GND " "Pin \"g_col\[2\]\" is stuck at GND" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545450501595 "|a|g_col[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_col\[3\] GND " "Pin \"g_col\[3\]\" is stuck at GND" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545450501595 "|a|g_col[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_col\[4\] GND " "Pin \"g_col\[4\]\" is stuck at GND" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545450501595 "|a|g_col[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_col\[5\] GND " "Pin \"g_col\[5\]\" is stuck at GND" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545450501595 "|a|g_col[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_col\[6\] GND " "Pin \"g_col\[6\]\" is stuck at GND" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545450501595 "|a|g_col[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_col\[0\] GND " "Pin \"r_col\[0\]\" is stuck at GND" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545450501595 "|a|r_col[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_col\[1\] GND " "Pin \"r_col\[1\]\" is stuck at GND" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545450501595 "|a|r_col[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_col\[2\] GND " "Pin \"r_col\[2\]\" is stuck at GND" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545450501595 "|a|r_col[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_col\[3\] GND " "Pin \"r_col\[3\]\" is stuck at GND" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545450501595 "|a|r_col[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_col\[4\] GND " "Pin \"r_col\[4\]\" is stuck at GND" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545450501595 "|a|r_col[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_col\[5\] GND " "Pin \"r_col\[5\]\" is stuck at GND" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545450501595 "|a|r_col[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_col\[6\] GND " "Pin \"r_col\[6\]\" is stuck at GND" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545450501595 "|a|r_col[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_col\[7\] GND " "Pin \"r_col\[7\]\" is stuck at GND" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545450501595 "|a|r_col[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1545450501595 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545450501625 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545450501645 "|a|start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "direction1 " "No output dependent on input pin \"direction1\"" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545450501645 "|a|direction1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "direction2 " "No output dependent on input pin \"direction2\"" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545450501645 "|a|direction2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "direction3 " "No output dependent on input pin \"direction3\"" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545450501645 "|a|direction3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "direction4 " "No output dependent on input pin \"direction4\"" {  } { { "a.v" "" { Text "D:/intelFPGA_lite/18.0/maze/output_files/a/a.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545450501645 "|a|direction4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1545450501645 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1545450501645 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1545450501645 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1545450501645 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1545450501645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545450501765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 22 11:48:21 2018 " "Processing ended: Sat Dec 22 11:48:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545450501765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545450501765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545450501765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545450501765 ""}
