Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f24f3245fea94cb297dd17eb7bb87797 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot memUnit_tb_behav xil_defaultlib.memUnit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.mem_unit [mem_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.memunit_tb
Built simulation snapshot memUnit_tb_behav
