m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/simulation/modelsim
vAdd_tb
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1723345506
!i10b 1
!s100 5AjN?lZj_;jPFE07?:lhe1
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IaaKRYBOZNmm<YZUXea=9]0
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1723345062
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/testbenches/Add_tb.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/testbenches/Add_tb.sv
!i122 13
L0 2 164
Z5 OV;L;2020.1;71
r1
!s85 0
31
!s108 1723345506.000000
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/testbenches/Add_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/testbenches|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/testbenches/Add_tb.sv|
!i113 1
Z6 o-sv -work work
!s92 -sv -work work {+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/testbenches}
Z7 tCvgOpt 0
n@add_tb
vadder
R1
Z8 !s110 1723345505
!i10b 1
!s100 9P38b4ok8>WNK?GgSaK;o0
R3
IHGQiFKZa[Vh79QlWMIPM83
R4
S1
R0
w1723336823
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/adder.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/adder.sv
!i122 10
L0 1 7
R5
r1
!s85 0
31
Z9 !s108 1723345505.000000
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/adder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/adder.sv|
!i113 1
R6
Z10 !s92 -sv -work work {+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core}
R7
vALU
R1
R8
!i10b 1
!s100 B:7V0C3C2ea16I9H<k9gT3
R3
I>LQ0aH3OMM]KdG_M;4E192
R4
S1
R0
w1723341930
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/ALU.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/ALU.sv
!i122 9
L0 1 27
R5
r1
!s85 0
31
R9
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/ALU.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/ALU.sv|
!i113 1
R6
R10
R7
n@a@l@u
vcontrolUnit
R1
Z11 !s110 1723345504
!i10b 1
!s100 <Nz8o<b9@HXX^ce2<e@Jj1
R3
ISzJbX3HlX:;0`cdFPeoRo0
R4
S1
R0
w1723341460
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/controlUnit.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/controlUnit.sv
!i122 7
L0 1 31
R5
r1
!s85 0
31
Z12 !s108 1723345504.000000
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/controlUnit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/controlUnit.sv|
!i113 1
R6
R10
R7
ncontrol@unit
vDecodeExecute_register
R1
R8
!i10b 1
!s100 U1iORVl4AlQKY>ISi;IdL2
R3
Iz8c0KASO8bdFWBP4D:3SH3
R4
S1
R0
w1723342575
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/DecodeExecute_register.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/DecodeExecute_register.sv
!i122 8
L0 1 36
R5
r1
!s85 0
31
R12
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/DecodeExecute_register.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/DecodeExecute_register.sv|
!i113 1
R6
R10
R7
n@decode@execute_register
vExecuteMemory_register
R1
R8
!i10b 1
!s100 cX9BQ>SFz^[E0lf:Ue>0_1
R3
IKIB@h>2R0S[bAo9k_ndKi1
R4
S1
R0
w1723342681
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/ExecuteMemory_register.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/ExecuteMemory_register.sv
!i122 11
Z13 L0 1 22
R5
r1
!s85 0
31
R9
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/ExecuteMemory_register.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/ExecuteMemory_register.sv|
!i113 1
R6
R10
R7
n@execute@memory_register
vFetchDecode_register
R1
R11
!i10b 1
!s100 FA5c2hLBA2oQzdDU>T?7A1
R3
Ig@fF7k3da4K<OAg_bFHKM2
R4
S1
R0
Z14 w1723078733
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/FetchDecode_register.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/FetchDecode_register.sv
!i122 5
Z15 L0 1 23
R5
r1
!s85 0
31
R12
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/FetchDecode_register.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/FetchDecode_register.sv|
!i113 1
R6
R10
R7
n@fetch@decode_register
vMemoryWriteback_register
R1
R2
!i10b 1
!s100 k1Tf`_i1]>=i>X`ko5mzK3
R3
I9<7[PlVaezUgkFW>=9eHn3
R4
S1
R0
w1723342673
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/MemoryWriteback_register.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/MemoryWriteback_register.sv
!i122 12
R13
R5
r1
!s85 0
31
R9
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/MemoryWriteback_register.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/MemoryWriteback_register.sv|
!i113 1
R6
R10
R7
n@memory@writeback_register
vmux_2inputs
R1
Z16 !s110 1723345503
!i10b 1
!s100 O[D_:@VJMQjVAlF;61POP2
R3
IdH>Akk]HTKL?;mQad7]h92
R4
S1
R0
R14
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/mux_2inputs.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/mux_2inputs.sv
!i122 4
Z17 L0 1 9
R5
r1
!s85 0
31
Z18 !s108 1723345503.000000
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/mux_2inputs.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/mux_2inputs.sv|
!i113 1
R6
R10
R7
vPC_adder
R1
R16
!i10b 1
!s100 fVK_<aaJe0jcd6=QJM5Oa0
R3
ITOE:h>I`V;N`Jo4RnJYVi3
R4
S1
R0
R14
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/PC_adder.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/PC_adder.sv
!i122 3
R17
R5
r1
!s85 0
31
R18
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/PC_adder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/PC_adder.sv|
!i113 1
R6
R10
R7
n@p@c_adder
vPC_register
R1
R16
!i10b 1
!s100 T;aP5KESL2M_WcMa@^HZe1
R3
I4@Rdbf032C[HA@R7mYA3Z3
R4
S1
R0
R14
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/PC_register.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/PC_register.sv
!i122 2
R15
R5
r1
!s85 0
31
R18
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/PC_register.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/PC_register.sv|
!i113 1
R6
R10
R7
n@p@c_register
vRegfile_scalar
R1
R11
!i10b 1
!s100 [?Z952O>W_MiffzL<NZ<E0
R3
ITea2z_fFW>DSXz`:59hIf1
R4
S1
R0
w1723343256
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/Regfile_scalar.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/Regfile_scalar.sv
!i122 6
L0 1 17
R5
r1
!s85 0
31
R12
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/Regfile_scalar.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/Regfile_scalar.sv|
!i113 1
R6
R10
R7
n@regfile_scalar
vROM
!s110 1723345502
!i10b 1
!s100 3C532ZA:Q9j60?l@ZQa_X1
R3
IY89?o5`Dbl>Fjb=2kNE[g3
R4
R0
w1723138775
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/ROM.v
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/ROM.v
!i122 0
L0 39 61
R5
r1
!s85 0
31
Z19 !s108 1723345502.000000
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/ROM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/ROM.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work {+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory}
R7
n@r@o@m
vtop
R1
R16
!i10b 1
!s100 R;@8TdaFUAh^kSDHLzJF]1
R3
I[FQ?_@E8[g@UAWeI0LKYP1
R4
S1
R0
w1723345045
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv
!i122 1
L0 1 163
R5
r1
!s85 0
31
R19
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv|
!i113 1
R6
!s92 -sv -work work {+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined}
R7
