Command: vcs -timescale=1ns/10ps -j4 -sverilog +v2k -full64 -Mupdate -R +define+p2+FSDB \
+define+x16 +define+sg15E +define+MAX_MEM -error=noMPD -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ \
+libext+.v+.inc -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab \
/usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a +define+RTL +notimingchecks \

*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Fri May  2 16:46:02 2025

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TESTBED.sv'
Parsing included file 'frontend_cmd_definition_pkg.sv'.
Parsing included file 'define.sv'.
Back to file 'frontend_cmd_definition_pkg.sv'.
Back to file 'TESTBED.sv'.
Parsing included file 'PATTERN.sv'.
Parsing included file '2048Mb_ddr3_parameters.vh'.
Back to file 'PATTERN.sv'.
Back to file 'TESTBED.sv'.
Parsing included file 'DRAM_Controller.sv'.
Parsing included file 'Global_Controller.sv'.
Parsing included file 'DW_fifo_s1_df.v'.
Back to file 'Global_Controller.sv'.
Back to file 'DRAM_Controller.sv'.
Parsing included file 'Backend_Controller.sv'.
Parsing included file 'define.sv'.
Back to file 'Backend_Controller.sv'.
Parsing included file 'Ctrl.sv'.
Parsing included file 'bank_FSM.sv'.
Parsing included file 'Usertype.sv'.
Parsing included file 'define.sv'.
Back to file 'Usertype.sv'.
Back to file 'bank_FSM.sv'.
Parsing included file 'define.sv'.
Back to file 'bank_FSM.sv'.
Back to file 'Ctrl.sv'.
Parsing included file 'tP_counter.sv'.
Parsing included file 'Usertype.sv'.
Back to file 'tP_counter.sv'.
Back to file 'Ctrl.sv'.
Parsing included file 'cmd_generator.sv'.
Parsing included file 'Usertype.sv'.
Back to file 'cmd_generator.sv'.
Parsing included file 'define.sv'.
Back to file 'cmd_generator.sv'.
Back to file 'Ctrl.sv'.
Parsing included file 'define.sv'.
Back to file 'Ctrl.sv'.
Parsing included file 'Usertype.sv'.
Back to file 'Ctrl.sv'.
Parsing included file 'DW_fifo_s1_df.v'.

Warning-[OPD] Override previous declaration
DW_fifo_s1_df.v, 76
  Previously declared at:"DW_fifo_s1_df.v", 76
  This module will be overridden by the last declaration.
  

Back to file 'Ctrl.sv'.
Back to file 'Backend_Controller.sv'.
Parsing included file 'Usertype.sv'.
Back to file 'Backend_Controller.sv'.
Parsing included file 'frontend_cmd_definition_pkg.sv'.
Back to file 'Backend_Controller.sv'.
Parsing included file '2048Mb_ddr3_parameters.vh'.
Back to file 'Backend_Controller.sv'.
Back to file 'DRAM_Controller.sv'.
Back to file 'TESTBED.sv'.
Parsing included file 'MEM_PAD.sv'.
Parsing included file 'define.sv'.
Back to file 'MEM_PAD.sv'.
Back to file 'TESTBED.sv'.
Parsing included file 'ddr3.sv'.
Parsing included file '2048Mb_ddr3_parameters.vh'.
Back to file 'ddr3.sv'.
Back to file 'TESTBED.sv'.
Parsing included file '2048Mb_ddr3_parameters.vh'.
Back to file 'TESTBED.sv'.
Parsing library directory file '/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fifo_s1_sf.v'
Parsing library directory file '/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fifoctl_s1_df.v'
Parsing library directory file '/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_ram_r_w_s_dff.v'
Parsing library directory file '/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fifoctl_s1_sf.v'
Top Level Modules:
       counter_compare
       DW_fifo_s1_df
       TESTBED
TimeScale is 1 ps / 1 ps

Warning-[PCWM-W] Port connection width mismatch
Ctrl.sv, 291
"bank_FSM ba0( .state (state),  .stall (ba0_stall),  .valid (valid),  .command (command),  .number (3'b0),  .rst_n (power_on_rst_n),  .clk (clk),  .ba_state (ba0_state),  .ba_busy (ba0_busy),  .ba_addr (ba0_addr),  .ba_issue (ba0_issue),  .process_cmd (ba0_process_cmd),  .bank_refresh_completed (bank_refresh_completed),  .cmd_received_f (receive_command_handshake_f),  .wdata_fifo_full_flag (wdata_fifo_full));"
  The following 20-bit expression is connected to 16-bit port "ba_addr" of 
  module "bank_FSM", instance "ba0".
  Expression: ba0_addr
  Instantiated module defined at: "bank_FSM.sv", 13
  Use +lint=PCWM for more details.

Starting vcs inline pass...


Note-[VCS_PARAL] Parallel code-gen enabled
  VCS is running with parallel code generation(-j)...

14 modules and 0 UDP read.
Info: Enabling indirect memory in code generation for module 'TESTBED' since total memories defined in this module is too large.
recompiling module bank_FSM
recompiling module Backend_Controller
Both modules done.
	However, due to incremental compilation, only 2 modules need to be compiled. 
make[1]: Entering directory `/home/2023_summer/2023train11/Seniors_DDR3/DRAM_Global_Controller-main/01_RTL/csrc' \

rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/usr/cad/synopsys/vcs/2022.06/linux64/lib -L/usr/cad/synopsys/vcs/2022.06/linux64/lib \
-Wl,-rpath-link=./     _192301_archive_1.so _192320_archive_1.so _192322_archive_1.so \
_prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o \
rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc \
-lvfs /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a    -lvcsnew -lsimprofile \
-luclinative /usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_save_restore_new.o \
/usr/cad/synopsys/verdi/cur//share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread \
-ldl 
../simv up to date
make[1]: Leaving directory `/home/2023_summer/2023train11/Seniors_DDR3/DRAM_Global_Controller-main/01_RTL/csrc' \

Command: /home/2023_summer/2023train11/Seniors_DDR3/DRAM_Global_Controller-main/01_RTL/./simv +v2k +define+p2+FSDB +define+x16 +define+sg15E +define+MAX_MEM +libext+.v+.inc -a vcs.log +define+RTL +notimingchecks
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  May  2 16:46 2025
TESTBED.u_ddr3_0.file_io_open: at time                    0 WARNING: no +model_data option specified, using ./tmp.
TESTBED.u_ddr3_1.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using ./tmp.
TESTBED.u_ddr3_2.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using ./tmp.
TESTBED.u_ddr3_3.file_io_open: at time 0.0 ps WARNING: no +model_data option specified, using ./tmp.
*Verdi* Loading libsscore_vcs202206.so
FSDB Dumper for VCS, Release Verdi_T-2022.06, Linux x86_64/64bit, 05/29/2022
(C) 1996 - 2022 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'DRAM_Controller.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* WARNING: Var 'TESTBED.u_PATTERN.mem' will be ignored because its total element is larger than or equal to 2097152.
*Verdi* : You may set environmental parameter "FSDB_MAX_VAR_ELEM" to enable the dumping.
*Verdi* WARNING: Var 'TESTBED.u_PATTERN.mem_back' will be ignored because its total element is larger than or equal to 2097152.
*Verdi* : You may set environmental parameter "FSDB_MAX_VAR_ELEM" to enable the dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the SVA assertions, layer (0).
*Verdi* : End of traversing the SVA assertions.
Total number of commands to test:          64
===================================================
=        Start to Create ROW MAJOR Pattern        =
===================================================
========================================
=       Pattern Gernation Done !!      =
========================================
TESTBED.u_ddr3_0.reset at time 117001.0 ps WARNING: 200 us is required before RST_N goes inactive.
TESTBED.u_ddr3_1.reset at time 117001.0 ps WARNING: 200 us is required before RST_N goes inactive.
TESTBED.u_ddr3_2.reset at time 117001.0 ps WARNING: 200 us is required before RST_N goes inactive.
TESTBED.u_ddr3_3.reset at time 117001.0 ps WARNING: 200 us is required before RST_N goes inactive.
TESTBED.u_ddr3_0.cmd_task at time 125001.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
TESTBED.u_ddr3_1.cmd_task at time 125001.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
TESTBED.u_ddr3_2.cmd_task at time 125001.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
TESTBED.u_ddr3_3.cmd_task at time 125001.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
mem[ 0][ 0][ 0] ACCESS SUCCESS ! 
mem[ 0][ 0][ 1] ACCESS SUCCESS ! 
mem[ 0][ 0][ 2] ACCESS SUCCESS ! 
mem[ 0][ 0][ 3] ACCESS SUCCESS ! 
mem[ 0][ 1][ 0] ACCESS SUCCESS ! 
mem[ 0][ 1][ 1] ACCESS SUCCESS ! 
mem[ 0][ 1][ 2] ACCESS SUCCESS ! 
mem[ 0][ 1][ 3] ACCESS SUCCESS ! 
mem[ 1][ 0][ 0] ACCESS SUCCESS ! 
mem[ 1][ 0][ 1] ACCESS SUCCESS ! 
mem[ 1][ 0][ 2] ACCESS SUCCESS ! 
mem[ 1][ 0][ 3] ACCESS SUCCESS ! 
mem[ 1][ 1][ 0] ACCESS SUCCESS ! 
mem[ 1][ 1][ 1] ACCESS SUCCESS ! 
mem[ 1][ 1][ 2] ACCESS SUCCESS ! 
mem[ 1][ 1][ 3] ACCESS SUCCESS ! 
mem[ 2][ 0][ 0] ACCESS SUCCESS ! 
mem[ 2][ 0][ 1] ACCESS SUCCESS ! 
mem[ 2][ 0][ 2] ACCESS SUCCESS ! 
mem[ 2][ 0][ 3] ACCESS SUCCESS ! 
mem[ 2][ 1][ 0] ACCESS SUCCESS ! 
mem[ 2][ 1][ 1] ACCESS SUCCESS ! 
mem[ 2][ 1][ 2] ACCESS SUCCESS ! 
mem[ 2][ 1][ 3] ACCESS SUCCESS ! 
mem[ 3][ 0][ 0] ACCESS SUCCESS ! 
mem[ 3][ 0][ 1] ACCESS SUCCESS ! 
mem[ 3][ 0][ 2] ACCESS SUCCESS ! 
mem[ 3][ 0][ 3] ACCESS SUCCESS ! 
mem[ 3][ 1][ 0] ACCESS SUCCESS ! 
mem[ 3][ 1][ 1] ACCESS SUCCESS ! 
mem[ 3][ 1][ 2] ACCESS SUCCESS ! 
mem[ 3][ 1][ 3] ACCESS SUCCESS ! 
=====================================
 TOTAL design read data:           32
=====================================
 TOTAL  read data error:            0
=====================================
      Read Data Count:          32
Total Read Data Count:          32
Total Memory Simulation cycles:      1051
$finish called from file "PATTERN.sv", line 1241.
$finish at simulation time 1170500.0 ps
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1170500 ps
CPU Time:      1.790 seconds;       Data structure size: 1024.8Mb
Fri May  2 16:46:09 2025
CPU time: 1.533 seconds to compile + .579 seconds to elab + .515 seconds to link + 2.042 seconds in simulation
