// Created by liujilan on 2025/9/25.
//

#ifndef MY_MINI_RV32IMA_RV32I_QBE_TRANS_V01_H
#define MY_MINI_RV32IMA_RV32I_QBE_TRANS_V01_H

// rv32i_qbe_trans_v01.h
// Minimal streaming RV32I -> QBE translator (v01)

#pragma once
#include <string>
#include <sstream>
#include <optional>
#include <cstdint>

struct MemMapV01 {
    static constexpr uint32_t kRamBase  = 0x80000000u;   // MINIRV32_RAM_IMAGE_OFFSET
    static constexpr uint32_t kRamSize  = (128u << 20);  // 128 MB (æŒ‰éœ€è°ƒæ•´)
    static constexpr uint32_t kRamLimit = kRamBase + kRamSize;
    static inline bool is_ram_addr(uint32_t addr) {
        return (addr >= kRamBase) && (addr < kRamLimit);
    }
};

class Rv32iQbeTrans_v01 {
public:
    void init(const std::string& func_name) {
        reset();
        func_ = func_name;
        // ğŸ”§ å…³é”®ä¿®æ­£ï¼šå‡½æ•°å¤´å¿…é¡»åŒ…å«è¿”å›ç±»å‹ wï¼›æŒ‡é’ˆå‚æ•°ç”¨ lï¼ˆ64-bitï¼‰
        ss_ << "export function w $" << func_ << "(l %state, l %ram, w %pc_in) {\n";
        ss_ << "@L0\n";
        ss_ << "        %pc =w copy %pc_in\n";
    }

    // è¿”å›ï¼šè‹¥å¯ç¿»è¯‘åˆ™ç»™å‡ºç‰‡æ®µï¼ˆä¸å«å‡½æ•°æ”¶å°¾ï¼‰ï¼›ä¸å¯ç¿»è¯‘åˆ™ nullopt
    std::optional<std::string> translateOne(uint32_t ir, bool allowMem) {
        const uint32_t opc   = ir & 0x7F;
        const int rd         = (ir >> 7)  & 0x1F;
        const int funct3     = (ir >> 12) & 0x7;
        const int rs1        = (ir >> 15) & 0x1F;
        const int rs2        = (ir >> 20) & 0x1F;
        const int funct7     = (ir >> 25) & 0x7F;

        // è¯»å¯„å­˜å™¨ï¼šx0 æ’ä¸º 0ï¼›å…¶å®ƒå¯„å­˜å™¨ç”¨ %xN
        auto R = [&](int x) -> std::string {
            if (x == 0) return "0";
            return "%x" + std::to_string(x);
        };
        // å†™å¯„å­˜å™¨ï¼šx0 å†™å…¥ä¸¢å¼ƒï¼Œè¾“å‡ºæ³¨é‡Šï¼›å¦åˆ™ç”Ÿæˆ "%xN =w <expr>"
        auto SET = [&](int rdd, const std::string& expr, std::ostringstream& out) {
            if (rdd == 0) {
                out << "        # x0 <- " << expr << " (ignored)\n";
            } else {
                out << "        %x" << rdd << " =w " << expr << "\n";
            }
        };

        auto immI  = [&](){ return (int32_t)ir >> 20; };
        auto immU  = [&](){ return (int32_t)(ir & 0xFFFFF000); };
        auto immS  = [&](){ int32_t v = (int32_t)(((ir >> 25) << 5) | ((ir >> 7) & 0x1F)); return (v << 20) >> 20; };

        std::ostringstream out;

        // å…ˆæŠŠè·³è½¬/ç³»ç»Ÿç±»æŒ‡ä»¤äº¤å›è§£é‡Šå™¨ï¼ˆv01 åªåšç›´çº¿æŒ‡ä»¤ï¼‰
        if (opc == 0x63 || opc == 0x6F || opc == 0x67 || opc == 0x73 || opc == 0x0F) {
            return std::nullopt;
        }

        // ===== LUI =====
        if (opc == 0x37) {
            SET(rd, std::to_string(immU()), out);
            return out.str();
        }

        // ===== AUIPC =====
        if (opc == 0x17) {
            // pc å·²åœ¨å¯„å­˜å™¨ %pc ä¸­ï¼Œå¦‚éœ€è¦å¯æ‹“å±•ï¼š%t =w add %pc, immU ; SET(rd, %t)
            // è¿™é‡Œ v01 å…ˆäº¤å›è§£é‡Šå™¨ï¼›å¦‚éœ€æ”¯æŒè¯·è‡ªè¡Œæ‹“å±•ã€‚
            return std::nullopt;
        }

        // ===== I-type LOAD ===== (LB/LH/LW/LBU/LHU)
        if (opc == 0x03) {
            if (!allowMem) return std::nullopt;
            const int32_t imm = immI();
            const std::string addr = newTmp(), ofs = newTmp(), ptr = newTmp(), tmp = newTmp();

            out << "        " << addr << " =w add " << R(rs1) << ", " << imm << "\n";
            out << "        " << ofs  << " =w sub " << addr << ", " << MemMapV01::kRamBase << "\n";
            out << "        " << ptr  << " =l add %ram, " << ofs << "\n";

            switch (funct3) {
                case 0x0: out << "        " << tmp  << " =w loadsb " << ptr << "\n"; SET(rd, tmp, out); return out.str(); // LB
                case 0x1: out << "        " << tmp  << " =w loadsh " << ptr << "\n"; SET(rd, tmp, out); return out.str(); // LH
                case 0x2: out << "        " << tmp  << " =w loadw "  << ptr << "\n"; SET(rd, tmp, out); return out.str(); // LW
                case 0x4: out << "        " << tmp  << " =w loadub " << ptr << "\n"; SET(rd, tmp, out); return out.str(); // LBU
                case 0x5: out << "        " << tmp  << " =w loaduh " << ptr << "\n"; SET(rd, tmp, out); return out.str(); // LHU
                default:  return std::nullopt;
            }
        }

        // ===== S-type STORE ===== (SB/SH/SW)
        if (opc == 0x23) {
            if (!allowMem) return std::nullopt;
            const int32_t simm = immS();
            const std::string addr = newTmp(), ofs = newTmp(), ptr = newTmp();

            out << "        " << addr << " =w add " << R(rs1) << ", " << simm << "\n";
            out << "        " << ofs  << " =w sub " << addr << ", " << MemMapV01::kRamBase << "\n";
            out << "        " << ptr  << " =l add %ram, " << ofs << "\n";

            switch (funct3) {
                case 0x0: out << "        storeb " << R(rs2) << ", " << ptr << "\n"; return out.str(); // SB
                case 0x1: out << "        storeh " << R(rs2) << ", " << ptr << "\n"; return out.str(); // SH
                case 0x2: out << "        storew " << R(rs2) << ", " << ptr << "\n"; return out.str(); // SW
                default:  return std::nullopt;
            }
        }

        // ===== Op-imm / Opï¼ˆç®—æœ¯é€»è¾‘ï¼Œéä¹˜é™¤ï¼‰ =====
        if (opc == 0x13 || opc == 0x33) {
            const bool is_reg = (opc == 0x33);       // 0x33: reg op, 0x13: imm op
            const int32_t imm = immI();
            const std::string rhs = is_reg ? R(rs2) : std::to_string(imm);

            // RV32Mï¼ˆä¹˜é™¤ï¼‰åœ¨ v01 äº¤å›è§£é‡Šå™¨
            if (is_reg && (funct7 & 0x20)) return std::nullopt;

            switch (funct3) {
                case 0x0: { // ADD/SUB or ADDI
                    if (is_reg && (funct7 & 0x20)) return std::nullopt; // SUB å·²å¤„ç†
                    SET(rd, std::string("add ") + R(rs1) + ", " + rhs, out);
                    return out.str();
                }
                case 0x1:  // SLL / SLLI
                    SET(rd, std::string("shl ") + R(rs1) + ", " + rhs, out); return out.str();
                case 0x2:  // SLT / SLTI
                    SET(rd, std::string("cslt ") + R(rs1) + ", " + rhs, out); return out.str();
                case 0x3:  // SLTU / SLTIU
                    SET(rd, std::string("csltu ") + R(rs1) + ", " + rhs, out); return out.str();
                case 0x4:  // XOR / XORI
                    SET(rd, std::string("xor ") + R(rs1) + ", " + rhs, out); return out.str();
                case 0x5:  // SRL/SRA or SRLI/SRAI
                    if (is_reg) {
                        // srl/sra éœ€æ ¹æ® funct7 å†³å®šï¼šè¿™é‡Œ v01 ç»Ÿä¸€ç”¨ srlï¼›sra äº¤å›è§£é‡Šå™¨æˆ–è‡ªè¡Œæ‰©å±•
                        if (funct7 & 0x20) return std::nullopt; // SRA/SRAI äº¤å›
                        SET(rd, std::string("shr ") + R(rs1) + ", " + rhs, out); return out.str();
                    } else {
                        if (funct7 & 0x20) return std::nullopt; // SRAI äº¤å›
                        SET(rd, std::string("shr ") + R(rs1) + ", " + rhs, out); return out.str();
                    }
                case 0x6:  // OR / ORI
                    SET(rd, std::string("or ") + R(rs1) + ", " + rhs, out); return out.str();
                case 0x7:  // AND / ANDI
                    SET(rd, std::string("and ") + R(rs1) + ", " + rhs, out); return out.str();
                default:
                    return std::nullopt;
            }
        }

        // å…¶å®ƒæš‚ä¸æ”¯æŒ
        return std::nullopt;
    }

    void commit(const std::string& piece) {
        if (!piece.empty()) {
            ss_ << piece;
            if (piece.back() != '\n') ss_ << "\n"; // ä¿éšœæ¢è¡Œï¼Œé¿å…ä¸‹ä¸€å¥ç²˜è¿
        }
    }

    std::string finalize() {
        ss_ << "        ret %pc_in\n";
        ss_ << "}\n";
        return ss_.str();
    }

private:
    std::string newTmp() { return std::string("%t") + std::to_string(tmpId_++); }
    void reset() { func_.clear(); ss_.str(""); ss_.clear(); tmpId_ = 0; }

private:
    std::string        func_;
    std::ostringstream ss_;
    int                tmpId_ = 0;
};

#endif //MY_MINI_RV32IMA_RV32I_QBE_TRANS_V01_H
