<root><simulation><result_generated_time />2023-05-12 16:52:22<layer><layer_spec />{'B': 1, 'K': 32, 'C': 192, 'OY': 28, 'OX': 28, 'IY': 28, 'IX': 28, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4816896<total_data_size_element />{'W': 6144, 'I': 150528, 'O': 25088}<total_data_reuse />{'W': 784, 'I': 32.0, 'O': 192}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />42/48</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [128, 1, 1], 'O': [128, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 4), ('OY', 4)]], [[('C', 4), ('K', 8)], [('C', 2)]], [], []]<I />[[[('K', 8)], []], [[('C', 4)], [('OX', 4), ('OY', 4), ('C', 2)]], [], []]<O />[[[('C', 4)], [('C', 2)]], [[('K', 8)], [('OX', 4), ('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('C', 2), ('C', 4)], [('K', 2), ('K', 2), ('OY', 7), ('C', 3)], []]<I />[[('OX', 7), ('C', 2), ('C', 4), ('K', 2), ('K', 2)], [('OY', 7), ('C', 3)], []]<O />[[('OX', 7), ('C', 2), ('C', 4)], [('K', 2), ('K', 2), ('OY', 7), ('C', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [16.0, 7, 7, 1], 'I': [8.0, 4.0, 1.0, 1.0], 'O': [8.0, 8, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 49152, 49152], 'I': [448, 1204224, 1204224], 'O': [56, 200704, 200704], 'O_partial': [56, 200704, 0], 'O_final': [0, 0, 200704]}<actual_mem_utilization_individual />{'W': [0.12, 0.0, 0.0], 'I': [0.88, 0.04, 0.0], 'O': [0.11, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.04, 0.0], 'I': [0.88, 0.04, 0.0], 'O': [0.11, 0.04, 0.0]}<effective_mem_size_bit />{'W': [32, 16384, 49152], 'I': [448, 401408, 1204224], 'O': [56, 200704, 200704], 'O_partial': [56, 200704, 0], 'O_final': [0, 0, 200704]}<total_unit_count />{'W': [1024, 64, 1, 1], 'I': [1024, 128, 1, 1], 'O': [1024, 128, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [128, 128, 1, 1], 'O': [128, 128, 1, 1]}<duplicate_unit_count />{'W': [16.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[43008, 43008], [43008, 6144], [6144, 0]]<I />[[602112, 150528], [150528, 150528], [150528, 0]]<O />[[(577024, 602112), (75264, 50176)], [(50176, 75264), (25088, 0)], [(0, 25088), (0, 0)]]<O_partial />[[(577024, 602112), (75264, 50176)], [(50176, 75264), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (25088, 0)], [(0, 25088), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[5376, 5376], [672, 96], [24, 0]]<I />[[75264, 18816], [2352, 2352], [588, 0]]<O />[[(72128, 75264), (9408, 6272)], [(784, 1176), (392, 0)], [(0, 98), (0, 0)]]<O_partial />[([72128, 75264], [9408, 6272]), ([784, 1176], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [392, 0]), ([0, 98], [0, 0])]</mem_access_count_word><mac_count><active />4816896<idle />0</mac_count></basic_info><energy><total_energy />10531552.2<mem_energy_breakdown><W />[3.8, 79.7, 32.0]<I />[32.2, 466.1, 783.1]<O />[57.1, 233.1, 130.5]</mem_energy_breakdown><MAC_energy><active_MAC />10529734.7<idle_MAC />0.0<total />10529734.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5681<utilization_without_data_loading />0.8077<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.5681<mac_utilize_temporal_without_data_loading />0.8077</mac_array_utilization><latency><latency_cycle_with_data_loading />8280<latency_cycle_without_data_loading />5824<ideal_computing_cycle />4704<data_loading><load_cycle_total />2456<load_cycle_individual />{'W': [8, 96, 0], 'I': [112, 2352, 0]}<load_cycle_combined />{'W': 96, 'I': 2352}</data_loading><mem_stalling><mem_stall_cycle_total />1120<mem_stall_cycle_individual />{'W': [[-4703], [-4565, -3984], [-4704, -4704]], 'I': [[-4703], [-980, 1120], [-4704, -4704]], 'O': [[-4704], [-4620, -3528], [-4312, -4606]]}<mem_stall_cycle_shared />{'W': [[-4703], [-4565, 1120], [0, 0]], 'I': [[-4703], [-980, 1120], [0, 0]], 'O': [[-4704], [-4620, -3528], [-4312, -4606]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 49152, 49152], 'I': [448, 1204224, 1204224], 'O': [56, 200704, 200704], 'O_partial': [56, 200704, 0], 'O_final': [0, 0, 200704]}<data_size_each_level_total />{'W': [4096, 49152, 49152], 'I': [57344, 1204224, 1204224], 'O': [7168, 200704, 200704]}<loop_cycles_each_level />{'W': [56, 4704, 4704], 'I': [224, 4704, 4704], 'O': [56, 4704, 4704]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [4, 1, 1], 'O': [8, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [73.1, 10.4], [10.4, 10.4]], 'I': [[8.0, 2.0], [256.0, 256.0], [256.0, 256.0]], 'O': [[8.0, 1.0], [128.0, 42.7], [42.7, 42.7]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [73.1, 10.4], [10.4, 10.4]], 'I': [[8.0, 8.0], [1024.0, 256.0], [256.0, 256.0]], 'O': [[8.0, 8.0], [1024.0, 128.0], [128.0, 42.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [73.1, 10.4], [10.4, 0]], 'I': [[8.0, 8.0], [1024.0, 256.0], [256.0, 0]], 'O': [[8.0, 1.0], [128.0, 42.7], [42.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [1267.8, 394.4], [266.4, 42.7]], 'I': [[8.0, 8.0], [1267.8, 394.4], [266.4, 42.7]], 'O': [[8.0, 1.0], [1267.8, 394.4], [266.4, 42.7]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 4704], [56, 56, 84], [4704, 4704, 1]], 'I': [[1, 1, 4704], [56, 224, 21], [4704, 4704, 1]], 'O': [[1, 1, 4704], [56, 56, 84], [4704, 4704, 1]]}<trans_time_real />{'W': [[0, 1, 4704], [[1, 56, 84], [8, 56, 84]], [[96, 4704, 1], [24, 4704, 1]]], 'I': [[0, 1, 4704], [[7, 224, 21], [112, 224, 21]], [[2352, 4704, 1], [588, 4704, 1]]], 'O': [[0, 1, 4704], [[1, 56, 84], [14, 56, 84]], [[392, 4704, 1], [98, 4704, 1]]]}<single_stall_cycle />{'W': [[-1], [-55, -48], [-4608, -4680]], 'I': [[-1], [-49, 56], [-2352, -4116]], 'O': [[-1], [-55, -42], [-4312, -4606]]}<single_stall_count />{'W': [4703, 83, 0], 'I': [4703, 20, 0], 'O': [4704, 84, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [664, 0], 'I': [1120, 0], 'O': [1176, 392]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [392, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1744, -4704], [-3528, -4312]], 1: [[-4704, -4704], [-4312, -4704]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.5<mem_area />120.5<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>