{
    "title": "RV32IM pipeline implementation group3",
    "description": "CPU and memory system including cache memory implementation according to the RISC-V Instruction set",
    "category": {
        "title": "Advanced Computer Architecture (CO502)",
        "code": "co502",
        "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/"
    },
    "project_url": "https://projects.ce.pdn.ac.lk/co502/e16/RV32IM-pipeline-implementation-group3/",
    "repo_url": "https://github.com/cepdnaclk/e16-co502-RV32IM-pipeline-implementation-group3",
    "page_url": "https://cepdnaclk.github.io/e16-co502-RV32IM-pipeline-implementation-group3",
    "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/E16/RV32IM-pipeline-implementation-group3/",
    "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg",
    "team": {
        "E/16/366": {
            "name": "Thilarakathna W M D U",
            "email": "e16366@eng.pdn.ac.lk",
            "website": "https://dinindu.me",
            "github": "https://github.com/dininduwm",
            "linkedin": "https://www.linkedin.com/in/dinindu-thilakarathna/",
            "researchgate": "https://www.researchgate.net/profile/Dinindu-Thilakarathna",
            "api_url": "https://api.ce.pdn.ac.lk/people/v1/students/E16/366",
            "profile_image": "https://people.ce.pdn.ac.lk/images/students/e16/e16366.jpg",
            "profile_url": "https://people.ce.pdn.ac.lk/students/e16/366/"
        },
        "E/16/088": {
            "name": "Dissanayake D M T H",
            "email": "e16088@eng.pdn.ac.lk",
            "website": "",
            "github": "",
            "linkedin": "",
            "researchgate": "",
            "api_url": "https://api.ce.pdn.ac.lk/people/v1/students/E16/088",
            "profile_image": "https://people.ce.pdn.ac.lk/images/students/e16/e16088.jpg",
            "profile_url": "https://people.ce.pdn.ac.lk/students/e16/088/"
        }
    },
    "supervisors": {
        "isurunawinne@eng.pdn.ac.lk": {
            "name": "",
            "email": "isurunawinne@eng.pdn.ac.lk",
            "profile_url": "https://people.ce.pdn.ac.lk/staff/academic/isuru-nawinne/",
            "profile_image": "https://people.ce.pdn.ac.lk//images/staff/academic-staff/isuru-nawinne.png",
            "api_url": "https://api.ce.pdn.ac.lk/people/v1/staff/isurunawinne",
            "website": "#",
            "linkedin": "https://www.linkedin.com/in/isuru-nawinne-73302833/",
            "researchgate": "https://www.researchgate.net/profile/Isuru-Nawinne",
            "google_scholar": "https://scholar.google.com/citations?hl=en&user=8qqGvuwAAAAJ"
        },
        "mahanamaw@eng.pdn.ac.lk": {
            "name": "",
            "email": "mahanamaw@eng.pdn.ac.lk",
            "profile_url": "https://people.ce.pdn.ac.lk/staff/academic/mahanama-wickramasinghe/",
            "profile_image": "https://people.ce.pdn.ac.lk//images/staff/academic-staff/mahanama-wickramasinghe.jpg",
            "api_url": "https://api.ce.pdn.ac.lk/people/v1/staff/mahanamaw",
            "website": "#",
            "linkedin": "https://www.linkedin.com/in/mahanama",
            "researchgate": "https://www.researchgate.net/profile/Mahanama-Wickramsinghe",
            "google_scholar": "https://scholar.google.com/citations?hl=en&user=kuoZpZEAAAAJ"
        }
    },
    "tags": [
        "Verilog",
        "Computer Architecture"
    ]
}