
*** Running vivado
    with args -log top_test_module_verilog.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_test_module_verilog.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon May 19 13:57:22 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_test_module_verilog.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.srcs/utils_1/imports/synth_1/top_test_module_verilog.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.srcs/utils_1/imports/synth_1/top_test_module_verilog.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_test_module_verilog -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15592
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1026.145 ; gain = 469.918
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'key_expansion_done', assumed default net type 'wire' [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_decryption.v:32]
INFO: [Synth 8-11241] undeclared symbol 'done', assumed default net type 'wire' [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_decryption.v:36]
INFO: [Synth 8-11241] undeclared symbol 'key_expansion_done', assumed default net type 'wire' [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_encryption.v:32]
INFO: [Synth 8-11241] undeclared symbol 'done', assumed default net type 'wire' [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_encryption.v:36]
INFO: [Synth 8-11241] undeclared symbol 'start_encryption', assumed default net type 'wire' [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_test_module_verilog.v:19]
INFO: [Synth 8-11241] undeclared symbol 'data_in', assumed default net type 'wire' [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_test_module_verilog.v:20]
INFO: [Synth 8-11241] undeclared symbol 'done_encryption', assumed default net type 'wire' [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_test_module_verilog.v:24]
INFO: [Synth 8-11241] undeclared symbol 'start_decryption', assumed default net type 'wire' [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_test_module_verilog.v:30]
INFO: [Synth 8-11241] undeclared symbol 'done_decryption', assumed default net type 'wire' [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_test_module_verilog.v:35]
INFO: [Synth 8-11241] undeclared symbol 'uart_rx_done', assumed default net type 'wire' [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_test_module_verilog.v:45]
INFO: [Synth 8-11241] undeclared symbol 'uart_tx_data', assumed default net type 'wire' [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_test_module_verilog.v:54]
INFO: [Synth 8-11241] undeclared symbol 'uart_tx_start', assumed default net type 'wire' [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_test_module_verilog.v:55]
INFO: [Synth 8-11241] undeclared symbol 'uart_tx_done', assumed default net type 'wire' [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_test_module_verilog.v:57]
WARNING: [Synth 8-8895] 'start_encryption' is already implicitly declared on line 19 [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_test_module_verilog.v:73]
WARNING: [Synth 8-8895] 'start_decryption' is already implicitly declared on line 30 [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_test_module_verilog.v:74]
WARNING: [Synth 8-8895] 'data_in' is already implicitly declared on line 20 [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_test_module_verilog.v:75]
WARNING: [Synth 8-8895] 'uart_tx_start' is already implicitly declared on line 55 [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_test_module_verilog.v:76]
WARNING: [Synth 8-8895] 'uart_tx_data' is already implicitly declared on line 54 [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_test_module_verilog.v:77]
INFO: [Synth 8-6157] synthesizing module 'top_test_module_verilog' [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_test_module_verilog.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_encryption' [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_encryption.v:4]
INFO: [Synth 8-6157] synthesizing module 'AES_Core' [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/AES_Core.v:3]
INFO: [Synth 8-6157] synthesizing module 'subbytes' [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/subbytes.v:22]
INFO: [Synth 8-6157] synthesizing module 'sbox_module' [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/sbox.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sbox_module' (0#1) [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/sbox.v:1]
INFO: [Synth 8-6155] done synthesizing module 'subbytes' (0#1) [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/subbytes.v:22]
INFO: [Synth 8-6157] synthesizing module 'shiftrows' [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/ShiftRows.v:27]
INFO: [Synth 8-6155] done synthesizing module 'shiftrows' (0#1) [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/ShiftRows.v:27]
INFO: [Synth 8-6157] synthesizing module 'mixcolumns' [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/MixColumns.v:22]
INFO: [Synth 8-6157] synthesizing module 'mix_single_column' [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/MixColumns.v:42]
INFO: [Synth 8-6155] done synthesizing module 'mix_single_column' (0#1) [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/MixColumns.v:42]
INFO: [Synth 8-6155] done synthesizing module 'mixcolumns' (0#1) [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/MixColumns.v:22]
INFO: [Synth 8-6157] synthesizing module 'addroundkey' [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/AddRoundKey.v:22]
INFO: [Synth 8-6155] done synthesizing module 'addroundkey' (0#1) [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/AddRoundKey.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/AES_Core.v:78]
INFO: [Synth 8-6155] done synthesizing module 'AES_Core' (0#1) [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/AES_Core.v:3]
INFO: [Synth 8-6157] synthesizing module 'key_expansion' [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:57]
INFO: [Synth 8-6155] done synthesizing module 'key_expansion' (0#1) [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_encryption.v:57]
INFO: [Synth 8-6155] done synthesizing module 'top_encryption' (0#1) [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_encryption.v:4]
INFO: [Synth 8-6157] synthesizing module 'top_decryption' [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_decryption.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_decryption.v:57]
INFO: [Synth 8-6155] done synthesizing module 'top_decryption' (0#1) [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_decryption.v:4]
INFO: [Synth 8-638] synthesizing module 'uart_rx_mba' [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/uart_rx_mba.vhd:18]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx_mba' (0#1) [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/uart_rx_mba.vhd:18]
INFO: [Synth 8-638] synthesizing module 'uart_tx_mba' [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/uart_tx_mba.vhd:21]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx_mba' (0#1) [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/uart_tx_mba.vhd:21]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_test_module_verilog.v:113]
INFO: [Synth 8-6155] done synthesizing module 'top_test_module_verilog' (0#1) [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_test_module_verilog.v:3]
WARNING: [Synth 8-7137] Register w_reg[0] in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:69]
WARNING: [Synth 8-7137] Register w_reg[1] in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:69]
WARNING: [Synth 8-7137] Register w_reg[2] in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:69]
WARNING: [Synth 8-7137] Register w_reg[3] in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:69]
WARNING: [Synth 8-7137] Register w_reg[4] in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:69]
WARNING: [Synth 8-7137] Register w_reg[5] in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:69]
WARNING: [Synth 8-7137] Register w_reg[6] in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:69]
WARNING: [Synth 8-7137] Register w_reg[7] in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:69]
WARNING: [Synth 8-7137] Register round_keys_reg[0] in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:75]
WARNING: [Synth 8-7137] Register round_keys_reg[1] in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:75]
WARNING: [Synth 8-7137] Register round_keys_reg[2] in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:75]
WARNING: [Synth 8-7137] Register round_keys_reg[3] in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:75]
WARNING: [Synth 8-7137] Register round_keys_reg[4] in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:75]
WARNING: [Synth 8-7137] Register round_keys_reg[5] in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:75]
WARNING: [Synth 8-7137] Register round_keys_reg[6] in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:75]
WARNING: [Synth 8-7137] Register round_keys_reg[7] in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:75]
WARNING: [Synth 8-7137] Register round_keys_reg[8] in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:75]
WARNING: [Synth 8-7137] Register round_keys_reg[9] in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:75]
WARNING: [Synth 8-7137] Register round_keys_reg[10] in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:75]
WARNING: [Synth 8-7137] Register temp_reg in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:76]
WARNING: [Synth 8-7137] Register index_reg in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:80]
WARNING: [Synth 8-7137] Register index_2_reg in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:81]
WARNING: [Synth 8-7137] Register sbox_reg_reg[0] in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:86]
WARNING: [Synth 8-7137] Register sbox_reg_reg[1] in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:86]
WARNING: [Synth 8-7137] Register sbox_reg_reg[2] in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:86]
WARNING: [Synth 8-7137] Register sbox_reg_reg[3] in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:86]
WARNING: [Synth 8-7137] Register sbox_in0_reg in module key_expansion has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v:27]
WARNING: [Synth 8-4767] Trying to implement RAM 'img_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has too many ports (16). Maximum supported = 16. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "img_mem_reg" dissolved into registers
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1156.102 ; gain = 599.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1156.102 ; gain = 599.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1156.102 ; gain = 599.875
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1156.102 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/constrs_1/new/xdc.xdc]
WARNING: [Vivado 12-507] No nets matched 'uart_rx_inst_n_56'. [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/constrs_1/new/xdc.xdc:255]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/constrs_1/new/xdc.xdc:255]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'uart_rx_inst_n_57'. [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/constrs_1/new/xdc.xdc:256]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/constrs_1/new/xdc.xdc:256]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'uart_rx_inst_n_58'. [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/constrs_1/new/xdc.xdc:257]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/constrs_1/new/xdc.xdc:257]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'uart_rx_inst_n_59'. [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/constrs_1/new/xdc.xdc:258]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/constrs_1/new/xdc.xdc:258]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'uart_rx_inst_n_60'. [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/constrs_1/new/xdc.xdc:259]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/constrs_1/new/xdc.xdc:259]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'uart_rx_inst_n_61'. [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/constrs_1/new/xdc.xdc:260]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/constrs_1/new/xdc.xdc:260]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'uart_rx_inst_n_62'. [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/constrs_1/new/xdc.xdc:261]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/constrs_1/new/xdc.xdc:261]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'uart_rx_inst_n_63'. [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/constrs_1/new/xdc.xdc:262]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/constrs_1/new/xdc.xdc:262]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'uart_rx_inst_n_36'. [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/constrs_1/new/xdc.xdc:264]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/constrs_1/new/xdc.xdc:264]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/constrs_1/new/xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/constrs_1/new/xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_test_module_verilog_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_test_module_verilog_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1245.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1245.859 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1245.859 ; gain = 689.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1245.859 ; gain = 689.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1245.859 ; gain = 689.633
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'AES_Core'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_encryption'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_decryption'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx_mba'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx_mba'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_test_module_verilog'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
      WAIT_KEY_EXPANSION |                              001 |                              001
             INIT_ADDKEY |                              010 |                              010
                   ROUND |                              011 |                              011
              DONE_STATE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'AES_Core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                     RUN |                              010 |                               01
                    STOP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'top_encryption'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                     RUN |                              010 |                               01
                    STOP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'top_decryption'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                               00 |                               00
                 s_start |                               01 |                               01
                  s_data |                               10 |                               10
                  s_stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx_mba'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                               00 |                               00
                 s_start |                               01 |                               01
                  s_data |                               10 |                               10
                  s_stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx_mba'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
               S_RX_DONE |                              001 |                              001
              S_TX_START |                              010 |                              010
               S_TX_DONE |                              011 |                              011
               S_TX_LAST |                              100 |                              100
                  S_DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_test_module_verilog'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1245.859 ; gain = 689.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  128 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input    128 Bit         XORs := 8     
	   2 Input     32 Bit         XORs := 10    
	   2 Input      8 Bit         XORs := 40    
	   4 Input      8 Bit         XORs := 16    
	   5 Input      8 Bit         XORs := 16    
+---Registers : 
	              128 Bit    Registers := 36    
	               32 Bit    Registers := 25    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 78    
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---RAMs : 
	              512 Bit	(4 X 128 bit)          RAMs := 2     
+---Muxes : 
	   5 Input  128 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 38    
	  12 Input  128 Bit        Muxes := 2     
	   3 Input  128 Bit        Muxes := 4     
	  12 Input   32 Bit        Muxes := 12    
	   2 Input   32 Bit        Muxes := 10    
	   6 Input   32 Bit        Muxes := 3     
	   4 Input   11 Bit        Muxes := 1     
	  11 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 3     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   5 Input    4 Bit        Muxes := 2     
	  12 Input    4 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 89    
	   5 Input    1 Bit        Muxes := 12    
	  12 Input    1 Bit        Muxes := 36    
	   3 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 8     
	   6 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'index_3_reg' and it is trimmed from '32' to '6' bits. [D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.src/sources/top_test_module_verilog.v:118]
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][0]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][0]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][1]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][1]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][2]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][2]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][3]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][3]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][4]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][4]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][5]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][5]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][6]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][6]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][7]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][7]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][8]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][8]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][9]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][9]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][10]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][10]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][11]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][11]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][12]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][12]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][13]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][13]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][14]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][14]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][15]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][15]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][16]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][16]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][17]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][17]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][18]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][18]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][19]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][19]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][20]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][20]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][21]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][21]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][22]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][22]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][23]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][23]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][24]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][24]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][25]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][25]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][26]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][26]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][27]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][27]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][28]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][28]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][29]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][29]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][30]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][30]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][31]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][31]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][32]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][32]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][33]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][33]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][34]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][34]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][35]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][35]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][36]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][36]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][37]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][37]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][38]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][38]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][39]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][39]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][40]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][40]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][41]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][41]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][42]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][42]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][43]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][43]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][44]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][44]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][45]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][45]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][46]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][46]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][47]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][47]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][48]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][48]_C) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][49]_LDC) is unused and will be removed from module key_expansion.
WARNING: [Synth 8-3332] Sequential element (round_keys_reg[0][49]_C) is unused and will be removed from module key_expansion.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:07 . Memory (MB): peak = 1459.211 ; gain = 902.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|sbox_module   | sbox_lut   | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|AES_Core      | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
+--------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------+-----------------+-----------+----------------------+-----------------+
|Module Name             | RTL Object      | Inference | Size (Depth x Width) | Primitives      | 
+------------------------+-----------------+-----------+----------------------+-----------------+
|top_test_module_verilog | cipher_text_reg | Implied   | 4 x 128              | RAM16X1S x 128  | 
|top_test_module_verilog | plain_text_reg  | Implied   | 4 x 128              | RAM32M x 44     | 
+------------------------+-----------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:01:11 . Memory (MB): peak = 1459.211 ; gain = 902.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:01:14 . Memory (MB): peak = 1504.098 ; gain = 947.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------------------+-----------------+-----------+----------------------+-----------------+
|Module Name             | RTL Object      | Inference | Size (Depth x Width) | Primitives      | 
+------------------------+-----------------+-----------+----------------------+-----------------+
|top_test_module_verilog | cipher_text_reg | Implied   | 4 x 128              | RAM16X1S x 128  | 
|top_test_module_verilog | plain_text_reg  | Implied   | 4 x 128              | RAM32M x 44     | 
+------------------------+-----------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:01:18 . Memory (MB): peak = 1504.098 ; gain = 947.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:01:22 . Memory (MB): peak = 1624.426 ; gain = 1068.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:01:22 . Memory (MB): peak = 1624.426 ; gain = 1068.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:01:23 . Memory (MB): peak = 1624.426 ; gain = 1068.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:01:23 . Memory (MB): peak = 1624.426 ; gain = 1068.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:01:23 . Memory (MB): peak = 1624.426 ; gain = 1068.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:01:23 . Memory (MB): peak = 1624.426 ; gain = 1068.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   128|
|3     |LUT1     |     6|
|4     |LUT2     |   817|
|5     |LUT3     |   716|
|6     |LUT4     |   374|
|7     |LUT5     |   385|
|8     |LUT6     |  6453|
|9     |MUXF7    |  1152|
|10    |MUXF8    |   568|
|11    |RAM16X1S |   128|
|12    |RAM32M   |    42|
|13    |RAM32X1D |     4|
|14    |FDCE     |  1607|
|15    |FDPE     |     4|
|16    |FDRE     |  4438|
|17    |FDSE     |    83|
|18    |IBUF     |     9|
|19    |OBUF     |    10|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:01:23 . Memory (MB): peak = 1624.426 ; gain = 1068.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 514 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:01:21 . Memory (MB): peak = 1624.426 ; gain = 978.441
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:01:24 . Memory (MB): peak = 1624.426 ; gain = 1068.199
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1634.617 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2022 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1638.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 174 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 128 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 42 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: ccd5be1a
INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 144 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:01:30 . Memory (MB): peak = 1638.418 ; gain = 1287.379
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1638.418 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado documents/AES_CTR_Encryption_Decryption/FPGA_TEST/AES_Encryption_Decryption_Test_1.runs/synth_1/top_test_module_verilog.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_test_module_verilog_utilization_synth.rpt -pb top_test_module_verilog_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 19 13:58:59 2025...
