// Seed: 3734469906
module module_0 (
    input id_0,
    input logic id_1,
    output reg id_2,
    output reg id_3,
    output id_4,
    input id_5,
    output logic id_6,
    input logic id_7,
    input id_8,
    output id_9,
    output logic id_10,
    input logic id_11,
    input logic id_12,
    output id_13
);
  always @(posedge id_11) begin
    id_2 <= 1;
  end
  always @(negedge 1'b0) begin
    id_4  <= id_8;
    id_13 <= 1;
    id_9 = id_0;
    id_3 = 1;
    if (~|id_12) begin
      id_13 <= 1'd0;
    end else begin
      id_3 <= 1 == 1;
      id_2 <= 1'b0;
    end
  end
endmodule
