vendor_name = ModelSim
source_file = 1, C:/Users/Branco/Dropbox/Faculdade/OAC/Componentes/utilidades.vhd
source_file = 1, C:/Users/Branco/Dropbox/Faculdade/OAC/Componentes/ULA.vhd
source_file = 1, C:/Users/Branco/Dropbox/Faculdade/OAC/Componentes/sign_extender.vhd
source_file = 1, C:/Users/Branco/Dropbox/Faculdade/OAC/Componentes/pipeMEM_WB.vhd
source_file = 1, C:/Users/Branco/Dropbox/Faculdade/OAC/Componentes/pipeIF_ID.vhd
source_file = 1, C:/Users/Branco/Dropbox/Faculdade/OAC/Componentes/pipeID_EX.vhd
source_file = 1, C:/Users/Branco/Dropbox/Faculdade/OAC/Componentes/pipeEX_MEM.vhd
source_file = 1, C:/Users/Branco/Dropbox/Faculdade/OAC/Componentes/mips_de2.vhd
source_file = 1, C:/Users/Branco/Dropbox/Faculdade/OAC/Componentes/mi_rom.vhd
source_file = 1, C:/Users/Branco/Dropbox/Faculdade/OAC/Componentes/md_ram.vhd
source_file = 1, C:/Users/Branco/Dropbox/Faculdade/OAC/Componentes/datapath.vhd
source_file = 1, C:/Users/Branco/Dropbox/Faculdade/OAC/Componentes/Controller.vhd
source_file = 1, C:/Users/Branco/Dropbox/Faculdade/OAC/Componentes/breg.vhd
source_file = 1, C:/Users/Branco/Dropbox/Faculdade/OAC/Componentes/7seg_conv.vhd
source_file = 1, C:/Users/Branco/Dropbox/Faculdade/OAC/mipsfinal_de2/db/mipsfinal_de2.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Branco/Dropbox/Faculdade/OAC/mipsfinal_de2/db/altsyncram_6i71.tdf
source_file = 1, C:/Users/Branco/Dropbox/Faculdade/OAC/mipsfinal_de2/rom.mif
source_file = 1, C:/Users/Branco/Dropbox/Faculdade/OAC/mipsfinal_de2/db/altsyncram_rkc1.tdf
source_file = 1, C:/Users/Branco/Dropbox/Faculdade/OAC/mipsfinal_de2/ram.mif
source_file = 1, C:/Users/Branco/Dropbox/Faculdade/OAC/mipsfinal_de2/db/altsyncram_6tg1.tdf
source_file = 1, C:/Users/Branco/Dropbox/Faculdade/OAC/mipsfinal_de2/db/mipsfinal_de2.ram0_breg_337e77.hdl.mif
design_name = mips_de2
instance = comp, \mips|ula0|sAdd[0]~0\, mips|ula0|sAdd[0]~0, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_1|auto_generated|ram_block1a0\, mips|breg0|registradores_rtl_1|auto_generated|ram_block1a0, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0|auto_generated|ram_block1a0\, mips|breg0|registradores_rtl_0|auto_generated|ram_block1a0, mips_de2, 1
instance = comp, \mips|pc[12]\, mips|pc[12], mips_de2, 1
instance = comp, \mips|pc[15]\, mips|pc[15], mips_de2, 1
instance = comp, \mips|pc_branchE[17]~30\, mips|pc_branchE[17]~30, mips_de2, 1
instance = comp, \mips|mi|altsyncram_component|auto_generated|ram_block1a18\, mips|mi|altsyncram_component|auto_generated|ram_block1a18, mips_de2, 1
instance = comp, \mips|pc_branchE[24]~44\, mips|pc_branchE[24]~44, mips_de2, 1
instance = comp, \mips|pc_branchE[30]~56\, mips|pc_branchE[30]~56, mips_de2, 1
instance = comp, \mips|ula0|sAdd[31]~62\, mips|ula0|sAdd[31]~62, mips_de2, 1
instance = comp, \mips|ula0|sSub[31]~62\, mips|ula0|sSub[31]~62, mips_de2, 1
instance = comp, \mips|ula0|Add0~0\, mips|ula0|Add0~0, mips_de2, 1
instance = comp, \mips|ula0|Add1~0\, mips|ula0|Add1~0, mips_de2, 1
instance = comp, \mips|pc_4[2]~0\, mips|pc_4[2]~0, mips_de2, 1
instance = comp, \mips|pc_4[5]~6\, mips|pc_4[5]~6, mips_de2, 1
instance = comp, \mips|pc_4[12]~20\, mips|pc_4[12]~20, mips_de2, 1
instance = comp, \mips|pc[12]~2\, mips|pc[12]~2, mips_de2, 1
instance = comp, \mips|pc_4[15]~26\, mips|pc_4[15]~26, mips_de2, 1
instance = comp, \mips|pc[15]~5\, mips|pc[15]~5, mips_de2, 1
instance = comp, \mips|pc_4[20]~36\, mips|pc_4[20]~36, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~9\, mips|ula0|ShiftLeft0~9, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~10\, mips|ula0|ShiftRight0~10, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[1]\, mips|breg0|registradores_rtl_0_bypass[1], mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[7]\, mips|breg0|registradores_rtl_0_bypass[7], mips_de2, 1
instance = comp, \mips|breg0|registradores~42\, mips|breg0|registradores~42, mips_de2, 1
instance = comp, \s_display[0]~6\, s_display[0]~6, mips_de2, 1
instance = comp, \s_display[0]~7\, s_display[0]~7, mips_de2, 1
instance = comp, \mips|ula0|Mux31~0\, mips|ula0|Mux31~0, mips_de2, 1
instance = comp, \mips|ula0|Mux31~1\, mips|ula0|Mux31~1, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~41\, mips|ula0|ShiftRight0~41, mips_de2, 1
instance = comp, \s_display[2]~16\, s_display[2]~16, mips_de2, 1
instance = comp, \s_display[2]~17\, s_display[2]~17, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[2]\, mips|pipeID_EX0|pc_4E[2], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[2]\, mips|pipeMEM_WB0|AluOutWB[2], mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~19\, mips|ula0|ShiftRight1~19, mips_de2, 1
instance = comp, \s_display[2]~20\, s_display[2]~20, mips_de2, 1
instance = comp, \s_display[2]~21\, s_display[2]~21, mips_de2, 1
instance = comp, \mips|ula0|Mux29~9\, mips|ula0|Mux29~9, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~41\, mips|ula0|ShiftRight1~41, mips_de2, 1
instance = comp, \mips|ula0|Mux29~16\, mips|ula0|Mux29~16, mips_de2, 1
instance = comp, \mips|ula0|Mux29~17\, mips|ula0|Mux29~17, mips_de2, 1
instance = comp, \s_display[3]~27\, s_display[3]~27, mips_de2, 1
instance = comp, \s_display[3]~28\, s_display[3]~28, mips_de2, 1
instance = comp, \mips|ula0|Mux28~0\, mips|ula0|Mux28~0, mips_de2, 1
instance = comp, \mips|ula0|Mux28~1\, mips|ula0|Mux28~1, mips_de2, 1
instance = comp, \mips|ula0|Mux28~2\, mips|ula0|Mux28~2, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~65\, mips|ula0|ShiftRight0~65, mips_de2, 1
instance = comp, \s_display[4]~34\, s_display[4]~34, mips_de2, 1
instance = comp, \s_display[4]~35\, s_display[4]~35, mips_de2, 1
instance = comp, \mips|ula0|Mux27~1\, mips|ula0|Mux27~1, mips_de2, 1
instance = comp, \mips|ula0|sZ~7\, mips|ula0|sZ~7, mips_de2, 1
instance = comp, \s_display[5]~38\, s_display[5]~38, mips_de2, 1
instance = comp, \s_display[5]~39\, s_display[5]~39, mips_de2, 1
instance = comp, \s_display[5]~42\, s_display[5]~42, mips_de2, 1
instance = comp, \s_display[5]~43\, s_display[5]~43, mips_de2, 1
instance = comp, \s_display[5]~44\, s_display[5]~44, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[5]\, mips|pipeID_EX0|pc_4E[5], mips_de2, 1
instance = comp, \mips|ula0|Mux26~0\, mips|ula0|Mux26~0, mips_de2, 1
instance = comp, \mips|ula0|Mux26~1\, mips|ula0|Mux26~1, mips_de2, 1
instance = comp, \mips|ula0|Mux26~2\, mips|ula0|Mux26~2, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~72\, mips|ula0|ShiftRight0~72, mips_de2, 1
instance = comp, \s_display[6]~46\, s_display[6]~46, mips_de2, 1
instance = comp, \s_display[6]~47\, s_display[6]~47, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[6]\, mips|pipeID_EX0|pc_4E[6], mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~73\, mips|ula0|ShiftRight0~73, mips_de2, 1
instance = comp, \mips|ula0|Mux25~3\, mips|ula0|Mux25~3, mips_de2, 1
instance = comp, \mips|ula0|Mux25~4\, mips|ula0|Mux25~4, mips_de2, 1
instance = comp, \mips|ula0|Mux25~5\, mips|ula0|Mux25~5, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[7]\, mips|pipeID_EX0|pc_4E[7], mips_de2, 1
instance = comp, \s_display[8]~59\, s_display[8]~59, mips_de2, 1
instance = comp, \mips|ula0|sZ~10\, mips|ula0|sZ~10, mips_de2, 1
instance = comp, \s_display[8]~60\, s_display[8]~60, mips_de2, 1
instance = comp, \s_display[8]~61\, s_display[8]~61, mips_de2, 1
instance = comp, \s_display[8]~62\, s_display[8]~62, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[9]\, mips|pipeID_EX0|pc_4E[9], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[9]\, mips|pipeMEM_WB0|AluOutWB[9], mips_de2, 1
instance = comp, \mips|ula0|sZ~12\, mips|ula0|sZ~12, mips_de2, 1
instance = comp, \mips|ula0|Mux22~11\, mips|ula0|Mux22~11, mips_de2, 1
instance = comp, \s_display[10]~72\, s_display[10]~72, mips_de2, 1
instance = comp, \s_display[10]~73\, s_display[10]~73, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[33]\, mips|breg0|registradores_rtl_0_bypass[33], mips_de2, 1
instance = comp, \s_display[11]~78\, s_display[11]~78, mips_de2, 1
instance = comp, \s_display[11]~79\, s_display[11]~79, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[12]\, mips|pipeID_EX0|pc_4E[12], mips_de2, 1
instance = comp, \mips|ula0|sZ~14\, mips|ula0|sZ~14, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~56\, mips|ula0|ShiftLeft0~56, mips_de2, 1
instance = comp, \s_display[12]~84\, s_display[12]~84, mips_de2, 1
instance = comp, \s_display[12]~85\, s_display[12]~85, mips_de2, 1
instance = comp, \s_display[13]~90\, s_display[13]~90, mips_de2, 1
instance = comp, \s_display[13]~91\, s_display[13]~91, mips_de2, 1
instance = comp, \s_display[13]~92\, s_display[13]~92, mips_de2, 1
instance = comp, \s_display[13]~93\, s_display[13]~93, mips_de2, 1
instance = comp, \mips|ula0|sZ~16\, mips|ula0|sZ~16, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~58\, mips|ula0|ShiftRight1~58, mips_de2, 1
instance = comp, \mips|ula0|Mux18~5\, mips|ula0|Mux18~5, mips_de2, 1
instance = comp, \s_display[14]~96\, s_display[14]~96, mips_de2, 1
instance = comp, \s_display[14]~97\, s_display[14]~97, mips_de2, 1
instance = comp, \s_display[14]~98\, s_display[14]~98, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[15]\, mips|pipeID_EX0|pc_4E[15], mips_de2, 1
instance = comp, \mips|ula0|Mux17~2\, mips|ula0|Mux17~2, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[15]\, mips|pipeMEM_WB0|AluOutWB[15], mips_de2, 1
instance = comp, \s_display[16]~108\, s_display[16]~108, mips_de2, 1
instance = comp, \s_display[16]~109\, s_display[16]~109, mips_de2, 1
instance = comp, \s_display[16]~110\, s_display[16]~110, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[17]\, mips|pipeID_EX0|pc_4E[17], mips_de2, 1
instance = comp, \s_display[17]~113\, s_display[17]~113, mips_de2, 1
instance = comp, \mips|ula0|Mux14~2\, mips|ula0|Mux14~2, mips_de2, 1
instance = comp, \mips|ula0|Mux14~4\, mips|ula0|Mux14~4, mips_de2, 1
instance = comp, \mips|ula0|Mux14~5\, mips|ula0|Mux14~5, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[19]\, mips|pipeID_EX0|pc_4E[19], mips_de2, 1
instance = comp, \mips|ula0|Mux13~2\, mips|ula0|Mux13~2, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[19]\, mips|pipeMEM_WB0|AluOutWB[19], mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[20]\, mips|pipeID_EX0|pc_4E[20], mips_de2, 1
instance = comp, \mips|ula0|Mux12~4\, mips|ula0|Mux12~4, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[21]\, mips|pipeID_EX0|pc_4E[21], mips_de2, 1
instance = comp, \s_display[21]~137\, s_display[21]~137, mips_de2, 1
instance = comp, \mips|ula0|Mux11~2\, mips|ula0|Mux11~2, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~87\, mips|ula0|ShiftLeft0~87, mips_de2, 1
instance = comp, \s_display[21]~138\, s_display[21]~138, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[23]\, mips|pipeID_EX0|pc_4E[23], mips_de2, 1
instance = comp, \s_display[23]~150\, s_display[23]~150, mips_de2, 1
instance = comp, \s_display[23]~151\, s_display[23]~151, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[24]\, mips|pipeID_EX0|pc_4E[24], mips_de2, 1
instance = comp, \s_display[24]~155\, s_display[24]~155, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~96\, mips|ula0|ShiftLeft0~96, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[59]\, mips|breg0|registradores_rtl_0_bypass[59], mips_de2, 1
instance = comp, \s_display[24]~156\, s_display[24]~156, mips_de2, 1
instance = comp, \s_display[24]~157\, s_display[24]~157, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[25]\, mips|pipeID_EX0|pc_4E[25], mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[61]\, mips|breg0|registradores_rtl_0_bypass[61], mips_de2, 1
instance = comp, \s_display[25]~162\, s_display[25]~162, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~99\, mips|ula0|ShiftLeft0~99, mips_de2, 1
instance = comp, \mips|ula0|sZ~26\, mips|ula0|sZ~26, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~102\, mips|ula0|ShiftLeft0~102, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~103\, mips|ula0|ShiftLeft0~103, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~104\, mips|ula0|ShiftLeft0~104, mips_de2, 1
instance = comp, \mips|ula0|Mux5~4\, mips|ula0|Mux5~4, mips_de2, 1
instance = comp, \mips|ula0|Mux5~6\, mips|ula0|Mux5~6, mips_de2, 1
instance = comp, \s_display[27]~174\, s_display[27]~174, mips_de2, 1
instance = comp, \mips|ula0|Mux4~2\, mips|ula0|Mux4~2, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[28]\, mips|pipeMEM_WB0|AluOutWB[28], mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~108\, mips|ula0|ShiftLeft0~108, mips_de2, 1
instance = comp, \s_display[29]~186\, s_display[29]~186, mips_de2, 1
instance = comp, \s_display[30]~191\, s_display[30]~191, mips_de2, 1
instance = comp, \mips|ula0|Mux2~2\, mips|ula0|Mux2~2, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[71]\, mips|breg0|registradores_rtl_0_bypass[71], mips_de2, 1
instance = comp, \s_display[30]~192\, s_display[30]~192, mips_de2, 1
instance = comp, \s_display[30]~193\, s_display[30]~193, mips_de2, 1
instance = comp, \s_display[30]~194\, s_display[30]~194, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~115\, mips|ula0|ShiftLeft0~115, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~116\, mips|ula0|ShiftLeft0~116, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~117\, mips|ula0|ShiftLeft0~117, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~118\, mips|ula0|ShiftLeft0~118, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~119\, mips|ula0|ShiftLeft0~119, mips_de2, 1
instance = comp, \mips|ula0|Mux1~2\, mips|ula0|Mux1~2, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~86\, mips|ula0|ShiftRight0~86, mips_de2, 1
instance = comp, \mips|ula0|Mux1~3\, mips|ula0|Mux1~3, mips_de2, 1
instance = comp, \s_display[31]~198\, s_display[31]~198, mips_de2, 1
instance = comp, \s_display[31]~199\, s_display[31]~199, mips_de2, 1
instance = comp, \s_display[31]~200\, s_display[31]~200, mips_de2, 1
instance = comp, \s_display[31]~201\, s_display[31]~201, mips_de2, 1
instance = comp, \mips|ula0|Equal0~1\, mips|ula0|Equal0~1, mips_de2, 1
instance = comp, \mips|ula0|Equal0~4\, mips|ula0|Equal0~4, mips_de2, 1
instance = comp, \mips|ula0|Equal0~6\, mips|ula0|Equal0~6, mips_de2, 1
instance = comp, \mips|ula0|Equal0~7\, mips|ula0|Equal0~7, mips_de2, 1
instance = comp, \mips|ula0|Equal0~8\, mips|ula0|Equal0~8, mips_de2, 1
instance = comp, \mips|ula0|Equal0~12\, mips|ula0|Equal0~12, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[31]\, mips|pipeIF_ID0|instr_out[31], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|MemWriteM\, mips|pipeEX_MEM0|MemWriteM, mips_de2, 1
instance = comp, \mips|breg0|registradores~108\, mips|breg0|registradores~108, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[2]\, mips|pipeEX_MEM0|PcBranchM[2], mips_de2, 1
instance = comp, \mips|pc_next[2]~1\, mips|pc_next[2]~1, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[2]\, mips|pipeIF_ID0|pc_out[2], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[5]\, mips|pipeIF_ID0|pc_out[5], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[6]\, mips|pipeIF_ID0|pc_out[6], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[7]\, mips|pipeIF_ID0|pc_out[7], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[9]\, mips|pipeIF_ID0|pc_out[9], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[9]\, mips|pipeEX_MEM0|PcBranchM[9], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[10]\, mips|pipeEX_MEM0|PcBranchM[10], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[12]\, mips|pipeIF_ID0|pc_out[12], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[12]\, mips|pipeEX_MEM0|PcBranchM[12], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[13]\, mips|pipeEX_MEM0|PcBranchM[13], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[14]\, mips|pipeEX_MEM0|PcBranchM[14], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[15]\, mips|pipeIF_ID0|pc_out[15], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[15]\, mips|pipeEX_MEM0|AluOutM[15], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[15]\, mips|pipeEX_MEM0|PcBranchM[15], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[17]\, mips|pipeIF_ID0|pc_out[17], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[17]\, mips|pipeEX_MEM0|PcBranchM[17], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[19]\, mips|pipeIF_ID0|pc_out[19], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[19]\, mips|pipeEX_MEM0|AluOutM[19], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[20]\, mips|pipeIF_ID0|pc_out[20], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[21]\, mips|pipeIF_ID0|pc_out[21], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[23]\, mips|pipeIF_ID0|pc_out[23], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[24]\, mips|pipeIF_ID0|pc_out[24], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[24]\, mips|pipeEX_MEM0|PcBranchM[24], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[25]\, mips|pipeIF_ID0|pc_out[25], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[27]\, mips|pipeEX_MEM0|PcBranchM[27], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[28]\, mips|pipeEX_MEM0|AluOutM[28], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[30]\, mips|pipeEX_MEM0|PcBranchM[30], mips_de2, 1
instance = comp, \mips|pipeID_EX0|memWriteE\, mips|pipeID_EX0|memWriteE, mips_de2, 1
instance = comp, \mips|ula0|sZ~30\, mips|ula0|sZ~30, mips_de2, 1
instance = comp, \mips|ula0|Mux16~9\, mips|ula0|Mux16~9, mips_de2, 1
instance = comp, \mips|ula0|Mux10~10\, mips|ula0|Mux10~10, mips_de2, 1
instance = comp, \mips|ula0|Mux7~13\, mips|ula0|Mux7~13, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~122\, mips|ula0|ShiftLeft0~122, mips_de2, 1
instance = comp, \mips|ula0|Mux10~12\, mips|ula0|Mux10~12, mips_de2, 1
instance = comp, \init_pc[2]~I\, init_pc[2], mips_de2, 1
instance = comp, \init_pc[6]~I\, init_pc[6], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[2]~feeder\, mips|pipeEX_MEM0|PcBranchM[2]~feeder, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[31]~feeder\, mips|pipeIF_ID0|instr_out[31]~feeder, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[6]~feeder\, mips|pipeIF_ID0|pc_out[6]~feeder, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[7]~feeder\, mips|pipeIF_ID0|pc_out[7]~feeder, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[12]~feeder\, mips|pipeIF_ID0|pc_out[12]~feeder, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[19]~feeder\, mips|pipeIF_ID0|pc_out[19]~feeder, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[20]~feeder\, mips|pipeIF_ID0|pc_out[20]~feeder, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[24]~feeder\, mips|pipeIF_ID0|pc_out[24]~feeder, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[25]~feeder\, mips|pipeIF_ID0|pc_out[25]~feeder, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[1]~feeder\, mips|breg0|registradores_rtl_0_bypass[1]~feeder, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[7]~feeder\, mips|breg0|registradores_rtl_0_bypass[7]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[2]~feeder\, mips|pipeID_EX0|pc_4E[2]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[5]~feeder\, mips|pipeID_EX0|pc_4E[5]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[6]~feeder\, mips|pipeID_EX0|pc_4E[6]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[7]~feeder\, mips|pipeID_EX0|pc_4E[7]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[9]~feeder\, mips|pipeID_EX0|pc_4E[9]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[15]~feeder\, mips|pipeID_EX0|pc_4E[15]~feeder, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[15]~feeder\, mips|pipeMEM_WB0|AluOutWB[15]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[17]~feeder\, mips|pipeID_EX0|pc_4E[17]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[19]~feeder\, mips|pipeID_EX0|pc_4E[19]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[20]~feeder\, mips|pipeID_EX0|pc_4E[20]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[23]~feeder\, mips|pipeID_EX0|pc_4E[23]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[24]~feeder\, mips|pipeID_EX0|pc_4E[24]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[25]~feeder\, mips|pipeID_EX0|pc_4E[25]~feeder, mips_de2, 1
instance = comp, \sel_out[3]~I\, sel_out[3], mips_de2, 1
instance = comp, \sel_out[2]~I\, sel_out[2], mips_de2, 1
instance = comp, \f_clk~I\, f_clk, mips_de2, 1
instance = comp, \f_clk~clkctrl\, f_clk~clkctrl, mips_de2, 1
instance = comp, \set_pc~I\, set_pc, mips_de2, 1
instance = comp, \mips|pc_4[3]~2\, mips|pc_4[3]~2, mips_de2, 1
instance = comp, \mips|pc_4[4]~4\, mips|pc_4[4]~4, mips_de2, 1
instance = comp, \init_pc[3]~I\, init_pc[3], mips_de2, 1
instance = comp, \init_pc[4]~I\, init_pc[4], mips_de2, 1
instance = comp, \mips|pc_4[6]~8\, mips|pc_4[6]~8, mips_de2, 1
instance = comp, \mips|pc_4[7]~10\, mips|pc_4[7]~10, mips_de2, 1
instance = comp, \mips|pc_4[8]~12\, mips|pc_4[8]~12, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[8]~feeder\, mips|pipeIF_ID0|pc_out[8]~feeder, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[8]\, mips|pipeIF_ID0|pc_out[8], mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[8]~feeder\, mips|pipeID_EX0|pc_4E[8]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[8]\, mips|pipeID_EX0|pc_4E[8], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[4]~feeder\, mips|pipeIF_ID0|pc_out[4]~feeder, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[4]\, mips|pipeIF_ID0|pc_out[4], mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[4]~feeder\, mips|pipeID_EX0|pc_4E[4]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[4]\, mips|pipeID_EX0|pc_4E[4], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[3]~feeder\, mips|pipeIF_ID0|pc_out[3]~feeder, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[3]\, mips|pipeIF_ID0|pc_out[3], mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[3]~feeder\, mips|pipeID_EX0|pc_4E[3]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[3]\, mips|pipeID_EX0|pc_4E[3], mips_de2, 1
instance = comp, \mips|pc_branchE[2]~0\, mips|pc_branchE[2]~0, mips_de2, 1
instance = comp, \mips|pc_branchE[3]~2\, mips|pc_branchE[3]~2, mips_de2, 1
instance = comp, \mips|pc_branchE[4]~4\, mips|pc_branchE[4]~4, mips_de2, 1
instance = comp, \mips|pc_branchE[5]~6\, mips|pc_branchE[5]~6, mips_de2, 1
instance = comp, \mips|pc_branchE[6]~8\, mips|pc_branchE[6]~8, mips_de2, 1
instance = comp, \mips|pc_branchE[7]~10\, mips|pc_branchE[7]~10, mips_de2, 1
instance = comp, \mips|pc_branchE[8]~12\, mips|pc_branchE[8]~12, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[8]\, mips|pipeEX_MEM0|PcBranchM[8], mips_de2, 1
instance = comp, \mips|pc_next[8]~13\, mips|pc_next[8]~13, mips_de2, 1
instance = comp, \mips|pc_4[9]~14\, mips|pc_4[9]~14, mips_de2, 1
instance = comp, \init_pc[7]~I\, init_pc[7], mips_de2, 1
instance = comp, \mips|pc_next[9]~15\, mips|pc_next[9]~15, mips_de2, 1
instance = comp, \mips|pc_next[9]~16\, mips|pc_next[9]~16, mips_de2, 1
instance = comp, \mips|pc[9]\, mips|pc[9], mips_de2, 1
instance = comp, \mips|mi|altsyncram_component|auto_generated|ram_block1a0\, mips|mi|altsyncram_component|auto_generated|ram_block1a0, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[6]\, mips|pipeIF_ID0|instr_out[6], mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[6]\, mips|pipeID_EX0|riE[6], mips_de2, 1
instance = comp, \mips|pc_next[8]~14\, mips|pc_next[8]~14, mips_de2, 1
instance = comp, \mips|pc[8]\, mips|pc[8], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[5]\, mips|pipeIF_ID0|instr_out[5], mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[5]\, mips|pipeID_EX0|riE[5], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[7]\, mips|pipeEX_MEM0|PcBranchM[7], mips_de2, 1
instance = comp, \init_pc[5]~I\, init_pc[5], mips_de2, 1
instance = comp, \mips|pc_next[7]~11\, mips|pc_next[7]~11, mips_de2, 1
instance = comp, \mips|pc_next[7]~12\, mips|pc_next[7]~12, mips_de2, 1
instance = comp, \mips|pc[7]\, mips|pc[7], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[4]\, mips|pipeIF_ID0|instr_out[4], mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[4]\, mips|pipeID_EX0|riE[4], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[6]\, mips|pipeEX_MEM0|PcBranchM[6], mips_de2, 1
instance = comp, \mips|pc_next[6]~9\, mips|pc_next[6]~9, mips_de2, 1
instance = comp, \mips|pc_next[6]~10\, mips|pc_next[6]~10, mips_de2, 1
instance = comp, \mips|pc[6]\, mips|pc[6], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[3]~feeder\, mips|pipeIF_ID0|instr_out[3]~feeder, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[3]\, mips|pipeIF_ID0|instr_out[3], mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[3]\, mips|pipeID_EX0|riE[3], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[5]\, mips|pipeEX_MEM0|PcBranchM[5], mips_de2, 1
instance = comp, \mips|pc_next[5]~7\, mips|pc_next[5]~7, mips_de2, 1
instance = comp, \mips|pc_next[5]~8\, mips|pc_next[5]~8, mips_de2, 1
instance = comp, \mips|pc[5]\, mips|pc[5], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[28]~feeder\, mips|pipeIF_ID0|instr_out[28]~feeder, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[28]\, mips|pipeIF_ID0|instr_out[28], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[26]\, mips|pipeIF_ID0|instr_out[26], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[29]\, mips|pipeIF_ID0|instr_out[29], mips_de2, 1
instance = comp, \mips|pipeID_EX0|controle|Equal1~1\, mips|pipeID_EX0|controle|Equal1~1, mips_de2, 1
instance = comp, \mips|pipeID_EX0|BranchEQE~feeder\, mips|pipeID_EX0|BranchEQE~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|BranchEQE\, mips|pipeID_EX0|BranchEQE, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|BranchEQM~feeder\, mips|pipeEX_MEM0|BranchEQM~feeder, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|BranchEQM\, mips|pipeEX_MEM0|BranchEQM, mips_de2, 1
instance = comp, \mips|pipeID_EX0|controle|Equal0~0\, mips|pipeID_EX0|controle|Equal0~0, mips_de2, 1
instance = comp, \mips|pipeID_EX0|BranchNEE\, mips|pipeID_EX0|BranchNEE, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|BranchNEM\, mips|pipeEX_MEM0|BranchNEM, mips_de2, 1
instance = comp, \mips|pipeID_EX0|controle|ULAsrc[0]~0\, mips|pipeID_EX0|controle|ULAsrc[0]~0, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[27]\, mips|pipeIF_ID0|instr_out[27], mips_de2, 1
instance = comp, \mips|pipeID_EX0|controle|Equal4~0\, mips|pipeID_EX0|controle|Equal4~0, mips_de2, 1
instance = comp, \mips|pipeID_EX0|controle|Jump~0\, mips|pipeID_EX0|controle|Jump~0, mips_de2, 1
instance = comp, \mips|pipeID_EX0|controle|Jump~1\, mips|pipeID_EX0|controle|Jump~1, mips_de2, 1
instance = comp, \mips|pipeID_EX0|controle|ULAsrc[1]~4\, mips|pipeID_EX0|controle|ULAsrc[1]~4, mips_de2, 1
instance = comp, \mips|pipeID_EX0|ulaSRCE[1]~feeder\, mips|pipeID_EX0|ulaSRCE[1]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|ulaSRCE[1]\, mips|pipeID_EX0|ulaSRCE[1], mips_de2, 1
instance = comp, \mips|pipeID_EX0|controle|Equal1~0\, mips|pipeID_EX0|controle|Equal1~0, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[2]\, mips|pipeIF_ID0|instr_out[2], mips_de2, 1
instance = comp, \mips|pipeID_EX0|controle|ULActrl[0]~5\, mips|pipeID_EX0|controle|ULActrl[0]~5, mips_de2, 1
instance = comp, \mips|pipeID_EX0|controle|ULActrl[0]~15\, mips|pipeID_EX0|controle|ULActrl[0]~15, mips_de2, 1
instance = comp, \mips|pipeID_EX0|controle|ULActrl[0]~11\, mips|pipeID_EX0|controle|ULActrl[0]~11, mips_de2, 1
instance = comp, \mips|pipeID_EX0|ulaCTRLE[0]~feeder\, mips|pipeID_EX0|ulaCTRLE[0]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|ulaCTRLE[0]\, mips|pipeID_EX0|ulaCTRLE[0], mips_de2, 1
instance = comp, \mips|pipeID_EX0|controle|ULActrl[0]~8\, mips|pipeID_EX0|controle|ULActrl[0]~8, mips_de2, 1
instance = comp, \mips|pipeID_EX0|controle|ula~0\, mips|pipeID_EX0|controle|ula~0, mips_de2, 1
instance = comp, \mips|pipeID_EX0|controle|ULAsrc[0]~1\, mips|pipeID_EX0|controle|ULAsrc[0]~1, mips_de2, 1
instance = comp, \mips|pipeID_EX0|controle|ULActrl[1]~9\, mips|pipeID_EX0|controle|ULActrl[1]~9, mips_de2, 1
instance = comp, \mips|pipeID_EX0|controle|ULAsrc[0]~2\, mips|pipeID_EX0|controle|ULAsrc[0]~2, mips_de2, 1
instance = comp, \mips|pipeID_EX0|ulaCTRLE[2]\, mips|pipeID_EX0|ulaCTRLE[2], mips_de2, 1
instance = comp, \clk~I\, clk, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[11]\, mips|breg0|registradores_rtl_0_bypass[11], mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_1_bypass[8]\, mips|breg0|registradores_rtl_1_bypass[8], mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_1_bypass[6]\, mips|breg0|registradores_rtl_1_bypass[6], mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[18]~feeder\, mips|pipeID_EX0|riE[18]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[18]\, mips|pipeID_EX0|riE[18], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[13]\, mips|pipeIF_ID0|instr_out[13], mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[13]\, mips|pipeID_EX0|riE[13], mips_de2, 1
instance = comp, \mips|addWE[2]~2\, mips|addWE[2]~2, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteRegM[2]\, mips|pipeEX_MEM0|WriteRegM[2], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|WriteRegWB[2]\, mips|pipeMEM_WB0|WriteRegWB[2], mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[5]~feeder\, mips|breg0|registradores_rtl_0_bypass[5]~feeder, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[5]\, mips|breg0|registradores_rtl_0_bypass[5], mips_de2, 1
instance = comp, \mips|breg0|registradores~39\, mips|breg0|registradores~39, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[12]~feeder\, mips|pipeIF_ID0|instr_out[12]~feeder, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[12]\, mips|pipeIF_ID0|instr_out[12], mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[12]\, mips|pipeID_EX0|riE[12], mips_de2, 1
instance = comp, \mips|pipeID_EX0|regDstE~feeder\, mips|pipeID_EX0|regDstE~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|regDstE\, mips|pipeID_EX0|regDstE, mips_de2, 1
instance = comp, \mips|addWE[1]~1\, mips|addWE[1]~1, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteRegM[1]\, mips|pipeEX_MEM0|WriteRegM[1], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|WriteRegWB[1]~feeder\, mips|pipeMEM_WB0|WriteRegWB[1]~feeder, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|WriteRegWB[1]\, mips|pipeMEM_WB0|WriteRegWB[1], mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[3]~feeder\, mips|breg0|registradores_rtl_0_bypass[3]~feeder, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[3]\, mips|breg0|registradores_rtl_0_bypass[3], mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_1_bypass[4]~feeder\, mips|breg0|registradores_rtl_1_bypass[4]~feeder, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_1_bypass[4]\, mips|breg0|registradores_rtl_1_bypass[4], mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_1_bypass[2]~feeder\, mips|breg0|registradores_rtl_1_bypass[2]~feeder, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_1_bypass[2]\, mips|breg0|registradores_rtl_1_bypass[2], mips_de2, 1
instance = comp, \mips|breg0|registradores~38\, mips|breg0|registradores~38, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_1_bypass[10]~feeder\, mips|breg0|registradores_rtl_1_bypass[10]~feeder, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_1_bypass[10]\, mips|breg0|registradores_rtl_1_bypass[10], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[15]\, mips|pipeIF_ID0|instr_out[15], mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[15]\, mips|pipeID_EX0|riE[15], mips_de2, 1
instance = comp, \mips|addWE[4]~4\, mips|addWE[4]~4, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteRegM[4]\, mips|pipeEX_MEM0|WriteRegM[4], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|WriteRegWB[4]~feeder\, mips|pipeMEM_WB0|WriteRegWB[4]~feeder, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|WriteRegWB[4]\, mips|pipeMEM_WB0|WriteRegWB[4], mips_de2, 1
instance = comp, \mips|pipeID_EX0|regWriteE~feeder\, mips|pipeID_EX0|regWriteE~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|regWriteE\, mips|pipeID_EX0|regWriteE, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|RegWriteM~feeder\, mips|pipeEX_MEM0|RegWriteM~feeder, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|RegWriteM\, mips|pipeEX_MEM0|RegWriteM, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|RegWriteWB~feeder\, mips|pipeMEM_WB0|RegWriteWB~feeder, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|RegWriteWB\, mips|pipeMEM_WB0|RegWriteWB, mips_de2, 1
instance = comp, \mips|breg0|registradores~109\, mips|breg0|registradores~109, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[0]~feeder\, mips|breg0|registradores_rtl_0_bypass[0]~feeder, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[0]\, mips|breg0|registradores_rtl_0_bypass[0], mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[9]~feeder\, mips|breg0|registradores_rtl_0_bypass[9]~feeder, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[9]\, mips|breg0|registradores_rtl_0_bypass[9], mips_de2, 1
instance = comp, \mips|breg0|registradores~40\, mips|breg0|registradores~40, mips_de2, 1
instance = comp, \mips|breg0|registradores~110\, mips|breg0|registradores~110, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[11]~feeder\, mips|pipeIF_ID0|instr_out[11]~feeder, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[11]\, mips|pipeIF_ID0|instr_out[11], mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[11]\, mips|pipeID_EX0|riE[11], mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[16]~feeder\, mips|pipeID_EX0|riE[16]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[16]\, mips|pipeID_EX0|riE[16], mips_de2, 1
instance = comp, \mips|addWE[0]~0\, mips|addWE[0]~0, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteRegM[0]\, mips|pipeEX_MEM0|WriteRegM[0], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|WriteRegWB[0]~feeder\, mips|pipeMEM_WB0|WriteRegWB[0]~feeder, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|WriteRegWB[0]\, mips|pipeMEM_WB0|WriteRegWB[0], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[14]\, mips|pipeIF_ID0|instr_out[14], mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[14]\, mips|pipeID_EX0|riE[14], mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[19]\, mips|pipeID_EX0|riE[19], mips_de2, 1
instance = comp, \mips|addWE[3]~3\, mips|addWE[3]~3, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteRegM[3]\, mips|pipeEX_MEM0|WriteRegM[3], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|WriteRegWB[3]\, mips|pipeMEM_WB0|WriteRegWB[3], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[7]\, mips|pipeIF_ID0|instr_out[7], mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[7]\, mips|pipeID_EX0|riE[7], mips_de2, 1
instance = comp, \mips|pipeID_EX0|controle|ULActrl[1]~10\, mips|pipeID_EX0|controle|ULActrl[1]~10, mips_de2, 1
instance = comp, \mips|pipeID_EX0|controle|ULAsrc[0]~3\, mips|pipeID_EX0|controle|ULAsrc[0]~3, mips_de2, 1
instance = comp, \mips|pipeID_EX0|ulaSRCE[0]\, mips|pipeID_EX0|ulaSRCE[0], mips_de2, 1
instance = comp, \mips|entrada2[1]~30\, mips|entrada2[1]~30, mips_de2, 1
instance = comp, \mips|pipeID_EX0|controle|Equal3~0\, mips|pipeID_EX0|controle|Equal3~0, mips_de2, 1
instance = comp, \mips|pipeID_EX0|memTOregE~feeder\, mips|pipeID_EX0|memTOregE~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|memTOregE\, mips|pipeID_EX0|memTOregE, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|MemtoRegM~feeder\, mips|pipeEX_MEM0|MemtoRegM~feeder, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|MemtoRegM\, mips|pipeEX_MEM0|MemtoRegM, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|MemtoRegWB\, mips|pipeMEM_WB0|MemtoRegWB, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[3]~feeder\, mips|pipeEX_MEM0|AluOutM[3]~feeder, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[3]\, mips|pipeEX_MEM0|AluOutM[3], mips_de2, 1
instance = comp, \mips|ula0|Mux29~1\, mips|ula0|Mux29~1, mips_de2, 1
instance = comp, \mips|entrada2[1]~31\, mips|entrada2[1]~31, mips_de2, 1
instance = comp, \mips|entrada2[0]~0\, mips|entrada2[0]~0, mips_de2, 1
instance = comp, \mips|pipeID_EX0|controle|ULActrl[1]~13\, mips|pipeID_EX0|controle|ULActrl[1]~13, mips_de2, 1
instance = comp, \mips|pipeID_EX0|ulaCTRLE[1]~feeder\, mips|pipeID_EX0|ulaCTRLE[1]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|ulaCTRLE[1]\, mips|pipeID_EX0|ulaCTRLE[1], mips_de2, 1
instance = comp, \mips|ula0|Mux29~0\, mips|ula0|Mux29~0, mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[2]~feeder\, mips|pipeID_EX0|riE[2]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[2]\, mips|pipeID_EX0|riE[2], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[3]~feeder\, mips|pipeMEM_WB0|AluOutWB[3]~feeder, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[3]\, mips|pipeMEM_WB0|AluOutWB[3], mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[6]\, mips|breg0|registradores_rtl_0_bypass[6], mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[8]\, mips|breg0|registradores_rtl_0_bypass[8], mips_de2, 1
instance = comp, \mips|breg0|registradores~43\, mips|breg0|registradores~43, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[10]~feeder\, mips|breg0|registradores_rtl_0_bypass[10]~feeder, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[10]\, mips|breg0|registradores_rtl_0_bypass[10], mips_de2, 1
instance = comp, \mips|breg0|registradores~44\, mips|breg0|registradores~44, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[18]~feeder\, mips|breg0|registradores_rtl_0_bypass[18]~feeder, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[18]\, mips|breg0|registradores_rtl_0_bypass[18], mips_de2, 1
instance = comp, \mips|breg0|registradores\, mips|breg0|registradores, mips_de2, 1
instance = comp, \mips|entrada2[1]~37\, mips|entrada2[1]~37, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[18]\, mips|pipeEX_MEM0|WriteDataM[18], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[20]\, mips|pipeEX_MEM0|WriteDataM[20], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[2]~feeder\, mips|pipeEX_MEM0|WriteDataM[2]~feeder, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[2]\, mips|pipeEX_MEM0|WriteDataM[2], mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[17]\, mips|breg0|registradores_rtl_0_bypass[17], mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[23]~feeder\, mips|breg0|registradores_rtl_0_bypass[23]~feeder, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[23]\, mips|breg0|registradores_rtl_0_bypass[23], mips_de2, 1
instance = comp, \mips|breg0|registradores~57\, mips|breg0|registradores~57, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[6]\, mips|pipeID_EX0|outBE[6], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[6]\, mips|pipeEX_MEM0|WriteDataM[6], mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[25]~feeder\, mips|breg0|registradores_rtl_0_bypass[25]~feeder, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[25]\, mips|breg0|registradores_rtl_0_bypass[25], mips_de2, 1
instance = comp, \mips|breg0|registradores~59\, mips|breg0|registradores~59, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[7]\, mips|pipeID_EX0|outBE[7], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[7]\, mips|pipeEX_MEM0|WriteDataM[7], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[8]~feeder\, mips|pipeEX_MEM0|WriteDataM[8]~feeder, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[8]\, mips|pipeEX_MEM0|WriteDataM[8], mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[29]\, mips|breg0|registradores_rtl_0_bypass[29], mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[57]~feeder\, mips|breg0|registradores_rtl_0_bypass[57]~feeder, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[57]\, mips|breg0|registradores_rtl_0_bypass[57], mips_de2, 1
instance = comp, \mips|ula0|Mux29~4\, mips|ula0|Mux29~4, mips_de2, 1
instance = comp, \mips|entrada2[3]~34\, mips|entrada2[3]~34, mips_de2, 1
instance = comp, \mips|entrada2[3]~35\, mips|entrada2[3]~35, mips_de2, 1
instance = comp, \mips|entrada2[0]~36\, mips|entrada2[0]~36, mips_de2, 1
instance = comp, \mips|entrada2[0]~1\, mips|entrada2[0]~1, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[10]\, mips|pipeIF_ID0|instr_out[10], mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[10]~feeder\, mips|pipeID_EX0|riE[10]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[10]\, mips|pipeID_EX0|riE[10], mips_de2, 1
instance = comp, \mips|entrada2[4]~28\, mips|entrada2[4]~28, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~89\, mips|ula0|ShiftRight0~89, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[63]\, mips|breg0|registradores_rtl_0_bypass[63], mips_de2, 1
instance = comp, \mips|breg0|registradores~97\, mips|breg0|registradores~97, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[26]\, mips|pipeID_EX0|outBE[26], mips_de2, 1
instance = comp, \mips|entrada2[26]~20\, mips|entrada2[26]~20, mips_de2, 1
instance = comp, \mips|ula0|Mux6~4\, mips|ula0|Mux6~4, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[26]~feeder\, mips|pipeEX_MEM0|WriteDataM[26]~feeder, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[26]\, mips|pipeEX_MEM0|WriteDataM[26], mips_de2, 1
instance = comp, \mips|breg0|registradores~99\, mips|breg0|registradores~99, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[27]\, mips|pipeID_EX0|outBE[27], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[27]~feeder\, mips|pipeEX_MEM0|WriteDataM[27]~feeder, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[27]\, mips|pipeEX_MEM0|WriteDataM[27], mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[67]~feeder\, mips|breg0|registradores_rtl_0_bypass[67]~feeder, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[67]\, mips|breg0|registradores_rtl_0_bypass[67], mips_de2, 1
instance = comp, \mips|breg0|registradores~101\, mips|breg0|registradores~101, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[28]\, mips|pipeID_EX0|outBE[28], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[28]\, mips|pipeEX_MEM0|WriteDataM[28], mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[69]~feeder\, mips|breg0|registradores_rtl_0_bypass[69]~feeder, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[69]\, mips|breg0|registradores_rtl_0_bypass[69], mips_de2, 1
instance = comp, \mips|breg0|registradores~103\, mips|breg0|registradores~103, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[29]\, mips|pipeID_EX0|outBE[29], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[29]\, mips|pipeEX_MEM0|WriteDataM[29], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[30]~feeder\, mips|pipeEX_MEM0|WriteDataM[30]~feeder, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[30]\, mips|pipeEX_MEM0|WriteDataM[30], mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[73]\, mips|breg0|registradores_rtl_0_bypass[73], mips_de2, 1
instance = comp, \mips|breg0|registradores~107\, mips|breg0|registradores~107, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[31]\, mips|pipeID_EX0|outBE[31], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[31]~feeder\, mips|pipeEX_MEM0|WriteDataM[31]~feeder, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[31]\, mips|pipeEX_MEM0|WriteDataM[31], mips_de2, 1
instance = comp, \mips|md|altsyncram_component|auto_generated|ram_block1a18\, mips|md|altsyncram_component|auto_generated|ram_block1a18, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[31]~feeder\, mips|pipeMEM_WB0|ReadDataWB[31]~feeder, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[31]\, mips|pipeMEM_WB0|ReadDataWB[31], mips_de2, 1
instance = comp, \mips|breg0|registradores~106\, mips|breg0|registradores~106, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[31]\, mips|pipeID_EX0|outAE[31], mips_de2, 1
instance = comp, \mips|entrada2[31]~38\, mips|entrada2[31]~38, mips_de2, 1
instance = comp, \mips|ula0|Mux1~7\, mips|ula0|Mux1~7, mips_de2, 1
instance = comp, \mips|pipeID_EX0|controle|ULActrl[3]~12\, mips|pipeID_EX0|controle|ULActrl[3]~12, mips_de2, 1
instance = comp, \mips|pipeID_EX0|controle|ULActrl[3]~14\, mips|pipeID_EX0|controle|ULActrl[3]~14, mips_de2, 1
instance = comp, \mips|pipeID_EX0|ulaCTRLE[3]~feeder\, mips|pipeID_EX0|ulaCTRLE[3]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|ulaCTRLE[3]\, mips|pipeID_EX0|ulaCTRLE[3], mips_de2, 1
instance = comp, \mips|ula0|Mux1~4\, mips|ula0|Mux1~4, mips_de2, 1
instance = comp, \mips|entrada2[29]~26\, mips|entrada2[29]~26, mips_de2, 1
instance = comp, \mips|entrada2[25]~22\, mips|entrada2[25]~22, mips_de2, 1
instance = comp, \mips|entrada2[24]~27\, mips|entrada2[24]~27, mips_de2, 1
instance = comp, \mips|breg0|registradores~90\, mips|breg0|registradores~90, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[23]\, mips|pipeID_EX0|outAE[23], mips_de2, 1
instance = comp, \mips|entrada2[19]~6\, mips|entrada2[19]~6, mips_de2, 1
instance = comp, \mips|breg0|registradores~79\, mips|breg0|registradores~79, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[17]\, mips|pipeID_EX0|outBE[17], mips_de2, 1
instance = comp, \mips|entrada2[17]~8\, mips|entrada2[17]~8, mips_de2, 1
instance = comp, \mips|entrada2[14]~11\, mips|entrada2[14]~11, mips_de2, 1
instance = comp, \mips|entrada2[13]~12\, mips|entrada2[13]~12, mips_de2, 1
instance = comp, \mips|entrada2[12]~13\, mips|entrada2[12]~13, mips_de2, 1
instance = comp, \mips|breg0|registradores~67\, mips|breg0|registradores~67, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[11]\, mips|pipeID_EX0|outBE[11], mips_de2, 1
instance = comp, \mips|entrada2[11]~14\, mips|entrada2[11]~14, mips_de2, 1
instance = comp, \mips|breg0|registradores~62\, mips|breg0|registradores~62, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[9]\, mips|pipeID_EX0|outAE[9], mips_de2, 1
instance = comp, \mips|entrada2[7]~19\, mips|entrada2[7]~19, mips_de2, 1
instance = comp, \mips|entrada2[6]~21\, mips|entrada2[6]~21, mips_de2, 1
instance = comp, \mips|entrada2[5]~23\, mips|entrada2[5]~23, mips_de2, 1
instance = comp, \mips|entrada2[4]~29\, mips|entrada2[4]~29, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[15]~feeder\, mips|breg0|registradores_rtl_0_bypass[15]~feeder, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[15]\, mips|breg0|registradores_rtl_0_bypass[15], mips_de2, 1
instance = comp, \mips|breg0|registradores~48\, mips|breg0|registradores~48, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[2]\, mips|pipeID_EX0|outAE[2], mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[13]\, mips|breg0|registradores_rtl_0_bypass[13], mips_de2, 1
instance = comp, \mips|breg0|registradores~47\, mips|breg0|registradores~47, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[1]~feeder\, mips|pipeID_EX0|outAE[1]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[1]\, mips|pipeID_EX0|outAE[1], mips_de2, 1
instance = comp, \mips|ula0|sSub[0]~0\, mips|ula0|sSub[0]~0, mips_de2, 1
instance = comp, \mips|ula0|sSub[1]~2\, mips|ula0|sSub[1]~2, mips_de2, 1
instance = comp, \mips|ula0|sSub[2]~4\, mips|ula0|sSub[2]~4, mips_de2, 1
instance = comp, \mips|ula0|sSub[3]~6\, mips|ula0|sSub[3]~6, mips_de2, 1
instance = comp, \mips|ula0|sSub[4]~8\, mips|ula0|sSub[4]~8, mips_de2, 1
instance = comp, \mips|ula0|sSub[5]~10\, mips|ula0|sSub[5]~10, mips_de2, 1
instance = comp, \mips|ula0|sSub[6]~12\, mips|ula0|sSub[6]~12, mips_de2, 1
instance = comp, \mips|ula0|sSub[7]~14\, mips|ula0|sSub[7]~14, mips_de2, 1
instance = comp, \mips|ula0|sSub[8]~16\, mips|ula0|sSub[8]~16, mips_de2, 1
instance = comp, \mips|ula0|sSub[9]~18\, mips|ula0|sSub[9]~18, mips_de2, 1
instance = comp, \mips|ula0|sSub[10]~20\, mips|ula0|sSub[10]~20, mips_de2, 1
instance = comp, \mips|ula0|sSub[11]~22\, mips|ula0|sSub[11]~22, mips_de2, 1
instance = comp, \mips|ula0|sSub[12]~24\, mips|ula0|sSub[12]~24, mips_de2, 1
instance = comp, \mips|ula0|sSub[13]~26\, mips|ula0|sSub[13]~26, mips_de2, 1
instance = comp, \mips|ula0|sSub[14]~28\, mips|ula0|sSub[14]~28, mips_de2, 1
instance = comp, \mips|ula0|sSub[15]~30\, mips|ula0|sSub[15]~30, mips_de2, 1
instance = comp, \mips|ula0|sSub[16]~32\, mips|ula0|sSub[16]~32, mips_de2, 1
instance = comp, \mips|ula0|sSub[17]~34\, mips|ula0|sSub[17]~34, mips_de2, 1
instance = comp, \mips|ula0|sSub[18]~36\, mips|ula0|sSub[18]~36, mips_de2, 1
instance = comp, \mips|ula0|sSub[19]~38\, mips|ula0|sSub[19]~38, mips_de2, 1
instance = comp, \mips|ula0|sSub[20]~40\, mips|ula0|sSub[20]~40, mips_de2, 1
instance = comp, \mips|ula0|sSub[21]~42\, mips|ula0|sSub[21]~42, mips_de2, 1
instance = comp, \mips|ula0|sSub[22]~44\, mips|ula0|sSub[22]~44, mips_de2, 1
instance = comp, \mips|ula0|sSub[23]~46\, mips|ula0|sSub[23]~46, mips_de2, 1
instance = comp, \mips|ula0|sSub[24]~48\, mips|ula0|sSub[24]~48, mips_de2, 1
instance = comp, \mips|ula0|sSub[25]~50\, mips|ula0|sSub[25]~50, mips_de2, 1
instance = comp, \mips|ula0|sSub[26]~52\, mips|ula0|sSub[26]~52, mips_de2, 1
instance = comp, \mips|ula0|sSub[27]~54\, mips|ula0|sSub[27]~54, mips_de2, 1
instance = comp, \mips|ula0|sSub[28]~56\, mips|ula0|sSub[28]~56, mips_de2, 1
instance = comp, \mips|ula0|sSub[29]~58\, mips|ula0|sSub[29]~58, mips_de2, 1
instance = comp, \mips|ula0|sSub[30]~60\, mips|ula0|sSub[30]~60, mips_de2, 1
instance = comp, \mips|entrada2[27]~17\, mips|entrada2[27]~17, mips_de2, 1
instance = comp, \mips|breg0|registradores~94\, mips|breg0|registradores~94, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[25]\, mips|pipeID_EX0|outAE[25], mips_de2, 1
instance = comp, \mips|entrada2[21]~4\, mips|entrada2[21]~4, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[41]\, mips|breg0|registradores_rtl_0_bypass[41], mips_de2, 1
instance = comp, \mips|breg0|registradores~75\, mips|breg0|registradores~75, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[15]\, mips|pipeID_EX0|outBE[15], mips_de2, 1
instance = comp, \mips|entrada2[15]~10\, mips|entrada2[15]~10, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[39]\, mips|breg0|registradores_rtl_0_bypass[39], mips_de2, 1
instance = comp, \mips|breg0|registradores~72\, mips|breg0|registradores~72, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[14]\, mips|pipeID_EX0|outAE[14], mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[37]~feeder\, mips|breg0|registradores_rtl_0_bypass[37]~feeder, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[37]\, mips|breg0|registradores_rtl_0_bypass[37], mips_de2, 1
instance = comp, \mips|breg0|registradores~70\, mips|breg0|registradores~70, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[13]\, mips|pipeID_EX0|outAE[13], mips_de2, 1
instance = comp, \mips|breg0|registradores~66\, mips|breg0|registradores~66, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[11]\, mips|pipeID_EX0|outAE[11], mips_de2, 1
instance = comp, \mips|entrada2[10]~15\, mips|entrada2[10]~15, mips_de2, 1
instance = comp, \mips|breg0|registradores~60\, mips|breg0|registradores~60, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[8]\, mips|pipeID_EX0|outAE[8], mips_de2, 1
instance = comp, \mips|breg0|registradores~58\, mips|breg0|registradores~58, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[7]\, mips|pipeID_EX0|outAE[7], mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[19]~feeder\, mips|breg0|registradores_rtl_0_bypass[19]~feeder, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[19]\, mips|breg0|registradores_rtl_0_bypass[19], mips_de2, 1
instance = comp, \mips|breg0|registradores~52\, mips|breg0|registradores~52, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[4]\, mips|pipeID_EX0|outAE[4], mips_de2, 1
instance = comp, \mips|ula0|sAdd[1]~2\, mips|ula0|sAdd[1]~2, mips_de2, 1
instance = comp, \mips|ula0|sAdd[2]~4\, mips|ula0|sAdd[2]~4, mips_de2, 1
instance = comp, \mips|ula0|sAdd[3]~6\, mips|ula0|sAdd[3]~6, mips_de2, 1
instance = comp, \mips|ula0|sAdd[4]~8\, mips|ula0|sAdd[4]~8, mips_de2, 1
instance = comp, \mips|ula0|sAdd[5]~10\, mips|ula0|sAdd[5]~10, mips_de2, 1
instance = comp, \mips|ula0|sAdd[6]~12\, mips|ula0|sAdd[6]~12, mips_de2, 1
instance = comp, \mips|ula0|sAdd[7]~14\, mips|ula0|sAdd[7]~14, mips_de2, 1
instance = comp, \mips|ula0|sAdd[8]~16\, mips|ula0|sAdd[8]~16, mips_de2, 1
instance = comp, \mips|ula0|sAdd[9]~18\, mips|ula0|sAdd[9]~18, mips_de2, 1
instance = comp, \mips|ula0|sAdd[10]~20\, mips|ula0|sAdd[10]~20, mips_de2, 1
instance = comp, \mips|ula0|sAdd[11]~22\, mips|ula0|sAdd[11]~22, mips_de2, 1
instance = comp, \mips|ula0|sAdd[12]~24\, mips|ula0|sAdd[12]~24, mips_de2, 1
instance = comp, \mips|ula0|sAdd[13]~26\, mips|ula0|sAdd[13]~26, mips_de2, 1
instance = comp, \mips|ula0|sAdd[14]~28\, mips|ula0|sAdd[14]~28, mips_de2, 1
instance = comp, \mips|ula0|sAdd[15]~30\, mips|ula0|sAdd[15]~30, mips_de2, 1
instance = comp, \mips|ula0|sAdd[16]~32\, mips|ula0|sAdd[16]~32, mips_de2, 1
instance = comp, \mips|ula0|sAdd[17]~34\, mips|ula0|sAdd[17]~34, mips_de2, 1
instance = comp, \mips|ula0|sAdd[18]~36\, mips|ula0|sAdd[18]~36, mips_de2, 1
instance = comp, \mips|ula0|sAdd[19]~38\, mips|ula0|sAdd[19]~38, mips_de2, 1
instance = comp, \mips|ula0|sAdd[20]~40\, mips|ula0|sAdd[20]~40, mips_de2, 1
instance = comp, \mips|ula0|sAdd[21]~42\, mips|ula0|sAdd[21]~42, mips_de2, 1
instance = comp, \mips|ula0|sAdd[22]~44\, mips|ula0|sAdd[22]~44, mips_de2, 1
instance = comp, \mips|ula0|sAdd[23]~46\, mips|ula0|sAdd[23]~46, mips_de2, 1
instance = comp, \mips|ula0|sAdd[24]~48\, mips|ula0|sAdd[24]~48, mips_de2, 1
instance = comp, \mips|ula0|sAdd[25]~50\, mips|ula0|sAdd[25]~50, mips_de2, 1
instance = comp, \mips|ula0|sAdd[26]~52\, mips|ula0|sAdd[26]~52, mips_de2, 1
instance = comp, \mips|ula0|sAdd[27]~54\, mips|ula0|sAdd[27]~54, mips_de2, 1
instance = comp, \mips|ula0|sAdd[28]~56\, mips|ula0|sAdd[28]~56, mips_de2, 1
instance = comp, \mips|ula0|sAdd[29]~58\, mips|ula0|sAdd[29]~58, mips_de2, 1
instance = comp, \mips|ula0|sAdd[30]~60\, mips|ula0|sAdd[30]~60, mips_de2, 1
instance = comp, \mips|ula0|Mux1~5\, mips|ula0|Mux1~5, mips_de2, 1
instance = comp, \mips|ula0|Mux1~6\, mips|ula0|Mux1~6, mips_de2, 1
instance = comp, \mips|ula0|Mux1~8\, mips|ula0|Mux1~8, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[31]\, mips|pipeEX_MEM0|AluOutM[31], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[31]\, mips|pipeMEM_WB0|AluOutWB[31], mips_de2, 1
instance = comp, \mips|wdataWB[31]~31\, mips|wdataWB[31]~31, mips_de2, 1
instance = comp, \mips|breg0|registradores~105\, mips|breg0|registradores~105, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[30]\, mips|pipeID_EX0|outBE[30], mips_de2, 1
instance = comp, \mips|entrada2[30]~25\, mips|entrada2[30]~25, mips_de2, 1
instance = comp, \mips|ula0|Mux2~9\, mips|ula0|Mux2~9, mips_de2, 1
instance = comp, \mips|ula0|Mux31~6\, mips|ula0|Mux31~6, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~15\, mips|ula0|ShiftLeft0~15, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~114\, mips|ula0|ShiftLeft0~114, mips_de2, 1
instance = comp, \mips|ula0|Mux2~7\, mips|ula0|Mux2~7, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~19\, mips|ula0|ShiftLeft0~19, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~85\, mips|ula0|ShiftRight0~85, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~44\, mips|ula0|ShiftLeft0~44, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~48\, mips|ula0|ShiftLeft0~48, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~49\, mips|ula0|ShiftLeft0~49, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~62\, mips|ula0|ShiftLeft0~62, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~63\, mips|ula0|ShiftLeft0~63, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~64\, mips|ula0|ShiftLeft0~64, mips_de2, 1
instance = comp, \mips|breg0|registradores~102\, mips|breg0|registradores~102, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[29]\, mips|pipeID_EX0|outAE[29], mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~110\, mips|ula0|ShiftLeft0~110, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~106\, mips|ula0|ShiftLeft0~106, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~111\, mips|ula0|ShiftLeft0~111, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~100\, mips|ula0|ShiftLeft0~100, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~101\, mips|ula0|ShiftLeft0~101, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~112\, mips|ula0|ShiftLeft0~112, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~113\, mips|ula0|ShiftLeft0~113, mips_de2, 1
instance = comp, \mips|breg0|registradores~45\, mips|breg0|registradores~45, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[0]\, mips|pipeID_EX0|outAE[0], mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~21\, mips|ula0|ShiftLeft0~21, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~22\, mips|ula0|ShiftLeft0~22, mips_de2, 1
instance = comp, \mips|breg0|registradores~56\, mips|breg0|registradores~56, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[6]\, mips|pipeID_EX0|outAE[6], mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~33\, mips|ula0|ShiftLeft0~33, mips_de2, 1
instance = comp, \mips|breg0|registradores~50\, mips|breg0|registradores~50, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[3]\, mips|pipeID_EX0|outAE[3], mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~29\, mips|ula0|ShiftLeft0~29, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~34\, mips|ula0|ShiftLeft0~34, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~35\, mips|ula0|ShiftLeft0~35, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~86\, mips|ula0|ShiftLeft0~86, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~89\, mips|ula0|ShiftLeft0~89, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~90\, mips|ula0|ShiftLeft0~90, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~74\, mips|ula0|ShiftLeft0~74, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~78\, mips|ula0|ShiftLeft0~78, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~91\, mips|ula0|ShiftLeft0~91, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~109\, mips|ula0|ShiftLeft0~109, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~121\, mips|ula0|ShiftLeft0~121, mips_de2, 1
instance = comp, \mips|ula0|Mux2~3\, mips|ula0|Mux2~3, mips_de2, 1
instance = comp, \mips|ula0|Mux2~4\, mips|ula0|Mux2~4, mips_de2, 1
instance = comp, \mips|ula0|Mux2~5\, mips|ula0|Mux2~5, mips_de2, 1
instance = comp, \mips|ula0|Mux2~6\, mips|ula0|Mux2~6, mips_de2, 1
instance = comp, \mips|ula0|Mux2~8\, mips|ula0|Mux2~8, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[30]\, mips|pipeEX_MEM0|AluOutM[30], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[30]\, mips|pipeMEM_WB0|AluOutWB[30], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[30]~feeder\, mips|pipeMEM_WB0|ReadDataWB[30]~feeder, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[30]\, mips|pipeMEM_WB0|ReadDataWB[30], mips_de2, 1
instance = comp, \mips|wdataWB[30]~30\, mips|wdataWB[30]~30, mips_de2, 1
instance = comp, \mips|breg0|registradores~95\, mips|breg0|registradores~95, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[25]\, mips|pipeID_EX0|outBE[25], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[25]\, mips|pipeEX_MEM0|WriteDataM[25], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[29]\, mips|pipeMEM_WB0|ReadDataWB[29], mips_de2, 1
instance = comp, \mips|ula0|Mux31~10\, mips|ula0|Mux31~10, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~17\, mips|ula0|ShiftLeft0~17, mips_de2, 1
instance = comp, \mips|ula0|Mux4~3\, mips|ula0|Mux4~3, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~60\, mips|ula0|ShiftRight1~60, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~78\, mips|ula0|ShiftRight0~78, mips_de2, 1
instance = comp, \mips|ula0|Mux3~2\, mips|ula0|Mux3~2, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~40\, mips|ula0|ShiftLeft0~40, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~45\, mips|ula0|ShiftLeft0~45, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~59\, mips|ula0|ShiftLeft0~59, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~60\, mips|ula0|ShiftLeft0~60, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~61\, mips|ula0|ShiftLeft0~61, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~18\, mips|ula0|ShiftLeft0~18, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~26\, mips|ula0|ShiftLeft0~26, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~30\, mips|ula0|ShiftLeft0~30, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~31\, mips|ula0|ShiftLeft0~31, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~107\, mips|ula0|ShiftLeft0~107, mips_de2, 1
instance = comp, \mips|ula0|Mux29~5\, mips|ula0|Mux29~5, mips_de2, 1
instance = comp, \mips|breg0|registradores~92\, mips|breg0|registradores~92, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[24]\, mips|pipeID_EX0|outAE[24], mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~95\, mips|ula0|ShiftLeft0~95, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~97\, mips|ula0|ShiftLeft0~97, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~98\, mips|ula0|ShiftLeft0~98, mips_de2, 1
instance = comp, \mips|ula0|Mux3~0\, mips|ula0|Mux3~0, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~69\, mips|ula0|ShiftLeft0~69, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~75\, mips|ula0|ShiftLeft0~75, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~88\, mips|ula0|ShiftLeft0~88, mips_de2, 1
instance = comp, \mips|ula0|Mux3~1\, mips|ula0|Mux3~1, mips_de2, 1
instance = comp, \mips|ula0|Mux3~3\, mips|ula0|Mux3~3, mips_de2, 1
instance = comp, \mips|ula0|Mux3~4\, mips|ula0|Mux3~4, mips_de2, 1
instance = comp, \mips|ula0|Mux3~5\, mips|ula0|Mux3~5, mips_de2, 1
instance = comp, \mips|ula0|sZ~29\, mips|ula0|sZ~29, mips_de2, 1
instance = comp, \mips|ula0|Mux29~3\, mips|ula0|Mux29~3, mips_de2, 1
instance = comp, \mips|ula0|Mux3~6\, mips|ula0|Mux3~6, mips_de2, 1
instance = comp, \mips|ula0|Mux3~7\, mips|ula0|Mux3~7, mips_de2, 1
instance = comp, \mips|ula0|Mux3~8\, mips|ula0|Mux3~8, mips_de2, 1
instance = comp, \mips|ula0|Mux3~9\, mips|ula0|Mux3~9, mips_de2, 1
instance = comp, \mips|ula0|Mux3~10\, mips|ula0|Mux3~10, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[29]\, mips|pipeEX_MEM0|AluOutM[29], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[29]\, mips|pipeMEM_WB0|AluOutWB[29], mips_de2, 1
instance = comp, \mips|wdataWB[29]~29\, mips|wdataWB[29]~29, mips_de2, 1
instance = comp, \mips|breg0|registradores~93\, mips|breg0|registradores~93, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[24]\, mips|pipeID_EX0|outBE[24], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[24]~feeder\, mips|pipeEX_MEM0|WriteDataM[24]~feeder, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[24]\, mips|pipeEX_MEM0|WriteDataM[24], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[28]\, mips|pipeMEM_WB0|ReadDataWB[28], mips_de2, 1
instance = comp, \mips|wdataWB[28]~28\, mips|wdataWB[28]~28, mips_de2, 1
instance = comp, \mips|breg0|registradores~100\, mips|breg0|registradores~100, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[28]~feeder\, mips|pipeID_EX0|outAE[28]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[28]\, mips|pipeID_EX0|outAE[28], mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~14\, mips|ula0|ShiftRight1~14, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~59\, mips|ula0|ShiftRight1~59, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~53\, mips|ula0|ShiftRight0~53, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~54\, mips|ula0|ShiftRight0~54, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~87\, mips|ula0|ShiftRight0~87, mips_de2, 1
instance = comp, \mips|ula0|Mux8~2\, mips|ula0|Mux8~2, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~79\, mips|ula0|ShiftLeft0~79, mips_de2, 1
instance = comp, \mips|ula0|Mux6~2\, mips|ula0|Mux6~2, mips_de2, 1
instance = comp, \mips|ula0|Mux6~3\, mips|ula0|Mux6~3, mips_de2, 1
instance = comp, \mips|ula0|Mux6~11\, mips|ula0|Mux6~11, mips_de2, 1
instance = comp, \mips|ula0|Mux6~5\, mips|ula0|Mux6~5, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~24\, mips|ula0|ShiftRight1~24, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~25\, mips|ula0|ShiftRight1~25, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~54\, mips|ula0|ShiftRight1~54, mips_de2, 1
instance = comp, \mips|ula0|Mux6~6\, mips|ula0|Mux6~6, mips_de2, 1
instance = comp, \mips|ula0|Mux6~7\, mips|ula0|Mux6~7, mips_de2, 1
instance = comp, \mips|ula0|Mux6~8\, mips|ula0|Mux6~8, mips_de2, 1
instance = comp, \mips|ula0|Mux6~9\, mips|ula0|Mux6~9, mips_de2, 1
instance = comp, \mips|ula0|Mux6~10\, mips|ula0|Mux6~10, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[26]\, mips|pipeEX_MEM0|AluOutM[26], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[26]\, mips|pipeMEM_WB0|AluOutWB[26], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[26]~feeder\, mips|pipeMEM_WB0|ReadDataWB[26]~feeder, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[26]\, mips|pipeMEM_WB0|ReadDataWB[26], mips_de2, 1
instance = comp, \mips|wdataWB[26]~26\, mips|wdataWB[26]~26, mips_de2, 1
instance = comp, \mips|breg0|registradores~74\, mips|breg0|registradores~74, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[15]\, mips|pipeID_EX0|outAE[15], mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~65\, mips|ula0|ShiftLeft0~65, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~66\, mips|ula0|ShiftLeft0~66, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~77\, mips|ula0|ShiftLeft0~77, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~80\, mips|ula0|ShiftLeft0~80, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~81\, mips|ula0|ShiftLeft0~81, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~82\, mips|ula0|ShiftLeft0~82, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~36\, mips|ula0|ShiftLeft0~36, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~37\, mips|ula0|ShiftLeft0~37, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~52\, mips|ula0|ShiftLeft0~52, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~53\, mips|ula0|ShiftLeft0~53, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~54\, mips|ula0|ShiftLeft0~54, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~55\, mips|ula0|ShiftLeft0~55, mips_de2, 1
instance = comp, \mips|ula0|Mux5~5\, mips|ula0|Mux5~5, mips_de2, 1
instance = comp, \mips|ula0|Mux5~12\, mips|ula0|Mux5~12, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~15\, mips|ula0|ShiftRight1~15, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~34\, mips|ula0|ShiftRight1~34, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~35\, mips|ula0|ShiftRight1~35, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~36\, mips|ula0|ShiftRight1~36, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~23\, mips|ula0|ShiftLeft0~23, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~58\, mips|ula0|ShiftRight0~58, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~88\, mips|ula0|ShiftRight0~88, mips_de2, 1
instance = comp, \mips|ula0|Mux8~5\, mips|ula0|Mux8~5, mips_de2, 1
instance = comp, \mips|ula0|Mux5~7\, mips|ula0|Mux5~7, mips_de2, 1
instance = comp, \mips|ula0|sZ~27\, mips|ula0|sZ~27, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~55\, mips|ula0|ShiftRight1~55, mips_de2, 1
instance = comp, \mips|ula0|Mux5~13\, mips|ula0|Mux5~13, mips_de2, 1
instance = comp, \mips|ula0|Mux5~8\, mips|ula0|Mux5~8, mips_de2, 1
instance = comp, \mips|ula0|Mux5~9\, mips|ula0|Mux5~9, mips_de2, 1
instance = comp, \mips|ula0|Mux5~10\, mips|ula0|Mux5~10, mips_de2, 1
instance = comp, \mips|ula0|Mux5~11\, mips|ula0|Mux5~11, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[27]\, mips|pipeEX_MEM0|AluOutM[27], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[27]\, mips|pipeMEM_WB0|AluOutWB[27], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[27]~feeder\, mips|pipeMEM_WB0|ReadDataWB[27]~feeder, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[27]\, mips|pipeMEM_WB0|ReadDataWB[27], mips_de2, 1
instance = comp, \mips|wdataWB[27]~27\, mips|wdataWB[27]~27, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[65]\, mips|breg0|registradores_rtl_0_bypass[65], mips_de2, 1
instance = comp, \mips|breg0|registradores~98\, mips|breg0|registradores~98, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[27]~feeder\, mips|pipeID_EX0|outAE[27]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[27]\, mips|pipeID_EX0|outAE[27], mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~21\, mips|ula0|ShiftRight0~21, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~48\, mips|ula0|ShiftRight0~48, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~76\, mips|ula0|ShiftRight0~76, mips_de2, 1
instance = comp, \mips|ula0|Mux7~6\, mips|ula0|Mux7~6, mips_de2, 1
instance = comp, \mips|ula0|Mux7~4\, mips|ula0|Mux7~4, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~46\, mips|ula0|ShiftLeft0~46, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~47\, mips|ula0|ShiftLeft0~47, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~76\, mips|ula0|ShiftLeft0~76, mips_de2, 1
instance = comp, \mips|ula0|Mux7~5\, mips|ula0|Mux7~5, mips_de2, 1
instance = comp, \mips|ula0|Mux7~12\, mips|ula0|Mux7~12, mips_de2, 1
instance = comp, \mips|ula0|Mux7~7\, mips|ula0|Mux7~7, mips_de2, 1
instance = comp, \mips|ula0|sZ~25\, mips|ula0|sZ~25, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~16\, mips|ula0|ShiftRight1~16, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~53\, mips|ula0|ShiftRight1~53, mips_de2, 1
instance = comp, \mips|ula0|Mux7~8\, mips|ula0|Mux7~8, mips_de2, 1
instance = comp, \mips|ula0|Mux7~9\, mips|ula0|Mux7~9, mips_de2, 1
instance = comp, \mips|ula0|Mux7~10\, mips|ula0|Mux7~10, mips_de2, 1
instance = comp, \mips|ula0|Mux7~11\, mips|ula0|Mux7~11, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[25]\, mips|pipeEX_MEM0|AluOutM[25], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[25]\, mips|pipeMEM_WB0|AluOutWB[25], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[25]\, mips|pipeMEM_WB0|ReadDataWB[25], mips_de2, 1
instance = comp, \mips|wdataWB[25]~25\, mips|wdataWB[25]~25, mips_de2, 1
instance = comp, \mips|breg0|registradores~104\, mips|breg0|registradores~104, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[30]\, mips|pipeID_EX0|outAE[30], mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~18\, mips|ula0|ShiftRight1~18, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~25\, mips|ula0|ShiftRight0~25, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~63\, mips|ula0|ShiftRight0~63, mips_de2, 1
instance = comp, \mips|breg0|registradores~96\, mips|breg0|registradores~96, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[26]\, mips|pipeID_EX0|outAE[26], mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~22\, mips|ula0|ShiftRight0~22, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~23\, mips|ula0|ShiftRight0~23, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~75\, mips|ula0|ShiftRight0~75, mips_de2, 1
instance = comp, \mips|ula0|Mux8~6\, mips|ula0|Mux8~6, mips_de2, 1
instance = comp, \mips|ula0|sZ~31\, mips|ula0|sZ~31, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~120\, mips|ula0|ShiftLeft0~120, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~27\, mips|ula0|ShiftLeft0~27, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~41\, mips|ula0|ShiftLeft0~41, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~42\, mips|ula0|ShiftLeft0~42, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~43\, mips|ula0|ShiftLeft0~43, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~57\, mips|ula0|ShiftLeft0~57, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~70\, mips|ula0|ShiftLeft0~70, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~71\, mips|ula0|ShiftLeft0~71, mips_de2, 1
instance = comp, \mips|ula0|Mux8~3\, mips|ula0|Mux8~3, mips_de2, 1
instance = comp, \mips|ula0|Mux8~4\, mips|ula0|Mux8~4, mips_de2, 1
instance = comp, \mips|ula0|Mux8~13\, mips|ula0|Mux8~13, mips_de2, 1
instance = comp, \mips|ula0|Mux8~7\, mips|ula0|Mux8~7, mips_de2, 1
instance = comp, \mips|ula0|sZ~24\, mips|ula0|sZ~24, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~24\, mips|ula0|ShiftRight0~24, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~26\, mips|ula0|ShiftRight0~26, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~52\, mips|ula0|ShiftRight1~52, mips_de2, 1
instance = comp, \mips|ula0|Mux8~8\, mips|ula0|Mux8~8, mips_de2, 1
instance = comp, \mips|ula0|Mux8~9\, mips|ula0|Mux8~9, mips_de2, 1
instance = comp, \mips|ula0|Mux8~10\, mips|ula0|Mux8~10, mips_de2, 1
instance = comp, \mips|ula0|Mux8~11\, mips|ula0|Mux8~11, mips_de2, 1
instance = comp, \mips|ula0|Mux8~12\, mips|ula0|Mux8~12, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[24]\, mips|pipeEX_MEM0|AluOutM[24], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[24]\, mips|pipeMEM_WB0|AluOutWB[24], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[24]\, mips|pipeMEM_WB0|ReadDataWB[24], mips_de2, 1
instance = comp, \mips|wdataWB[24]~24\, mips|wdataWB[24]~24, mips_de2, 1
instance = comp, \mips|breg0|registradores~91\, mips|breg0|registradores~91, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[23]\, mips|pipeID_EX0|outBE[23], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[23]~feeder\, mips|pipeEX_MEM0|WriteDataM[23]~feeder, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[23]\, mips|pipeEX_MEM0|WriteDataM[23], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[23]\, mips|pipeMEM_WB0|ReadDataWB[23], mips_de2, 1
instance = comp, \mips|entrada2[23]~2\, mips|entrada2[23]~2, mips_de2, 1
instance = comp, \mips|ula0|sZ~23\, mips|ula0|sZ~23, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~50\, mips|ula0|ShiftRight1~50, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~51\, mips|ula0|ShiftRight1~51, mips_de2, 1
instance = comp, \mips|ula0|Mux9~11\, mips|ula0|Mux9~11, mips_de2, 1
instance = comp, \mips|ula0|Mux9~12\, mips|ula0|Mux9~12, mips_de2, 1
instance = comp, \mips|ula0|Mux9~8\, mips|ula0|Mux9~8, mips_de2, 1
instance = comp, \mips|ula0|Mux9~13\, mips|ula0|Mux9~13, mips_de2, 1
instance = comp, \mips|ula0|Mux9~20\, mips|ula0|Mux9~20, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~24\, mips|ula0|ShiftLeft0~24, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~39\, mips|ula0|ShiftLeft0~39, mips_de2, 1
instance = comp, \mips|ula0|Mux9~21\, mips|ula0|Mux9~21, mips_de2, 1
instance = comp, \mips|ula0|Mux9~10\, mips|ula0|Mux9~10, mips_de2, 1
instance = comp, \mips|ula0|Mux9~14\, mips|ula0|Mux9~14, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~67\, mips|ula0|ShiftLeft0~67, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~92\, mips|ula0|ShiftLeft0~92, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~93\, mips|ula0|ShiftLeft0~93, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~94\, mips|ula0|ShiftLeft0~94, mips_de2, 1
instance = comp, \mips|ula0|Mux9~15\, mips|ula0|Mux9~15, mips_de2, 1
instance = comp, \mips|ula0|Mux9~16\, mips|ula0|Mux9~16, mips_de2, 1
instance = comp, \mips|ula0|Mux9~17\, mips|ula0|Mux9~17, mips_de2, 1
instance = comp, \mips|ula0|Mux9~18\, mips|ula0|Mux9~18, mips_de2, 1
instance = comp, \mips|ula0|Mux9~22\, mips|ula0|Mux9~22, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[23]\, mips|pipeEX_MEM0|AluOutM[23], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[23]\, mips|pipeMEM_WB0|AluOutWB[23], mips_de2, 1
instance = comp, \mips|wdataWB[23]~23\, mips|wdataWB[23]~23, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[55]~feeder\, mips|breg0|registradores_rtl_0_bypass[55]~feeder, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[55]\, mips|breg0|registradores_rtl_0_bypass[55], mips_de2, 1
instance = comp, \mips|breg0|registradores~89\, mips|breg0|registradores~89, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[22]\, mips|pipeID_EX0|outBE[22], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[22]\, mips|pipeEX_MEM0|WriteDataM[22], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[22]~feeder\, mips|pipeMEM_WB0|ReadDataWB[22]~feeder, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[22]\, mips|pipeMEM_WB0|ReadDataWB[22], mips_de2, 1
instance = comp, \mips|entrada2[22]~3\, mips|entrada2[22]~3, mips_de2, 1
instance = comp, \mips|ula0|sZ~22\, mips|ula0|sZ~22, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~48\, mips|ula0|ShiftRight1~48, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~20\, mips|ula0|ShiftRight1~20, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~12\, mips|ula0|ShiftRight1~12, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~21\, mips|ula0|ShiftRight1~21, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~70\, mips|ula0|ShiftRight0~70, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~49\, mips|ula0|ShiftRight1~49, mips_de2, 1
instance = comp, \mips|ula0|Mux9~9\, mips|ula0|Mux9~9, mips_de2, 1
instance = comp, \mips|entrada2[2]~39\, mips|entrada2[2]~39, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~32\, mips|ula0|ShiftLeft0~32, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~71\, mips|ula0|ShiftRight0~71, mips_de2, 1
instance = comp, \mips|ula0|Mux10~6\, mips|ula0|Mux10~6, mips_de2, 1
instance = comp, \mips|ula0|Mux10~7\, mips|ula0|Mux10~7, mips_de2, 1
instance = comp, \mips|ula0|Mux10~4\, mips|ula0|Mux10~4, mips_de2, 1
instance = comp, \mips|ula0|Mux10~5\, mips|ula0|Mux10~5, mips_de2, 1
instance = comp, \mips|ula0|Mux10~13\, mips|ula0|Mux10~13, mips_de2, 1
instance = comp, \mips|ula0|Mux10~8\, mips|ula0|Mux10~8, mips_de2, 1
instance = comp, \mips|ula0|Mux10~9\, mips|ula0|Mux10~9, mips_de2, 1
instance = comp, \mips|ula0|Mux10~11\, mips|ula0|Mux10~11, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[22]\, mips|pipeEX_MEM0|AluOutM[22], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[22]\, mips|pipeMEM_WB0|AluOutWB[22], mips_de2, 1
instance = comp, \mips|wdataWB[22]~22\, mips|wdataWB[22]~22, mips_de2, 1
instance = comp, \mips|breg0|registradores~65\, mips|breg0|registradores~65, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[10]\, mips|pipeID_EX0|outBE[10], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[10]\, mips|pipeEX_MEM0|WriteDataM[10], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[11]~feeder\, mips|pipeEX_MEM0|WriteDataM[11]~feeder, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[11]\, mips|pipeEX_MEM0|WriteDataM[11], mips_de2, 1
instance = comp, \mips|breg0|registradores~69\, mips|breg0|registradores~69, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[12]\, mips|pipeID_EX0|outBE[12], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[12]\, mips|pipeEX_MEM0|WriteDataM[12], mips_de2, 1
instance = comp, \mips|breg0|registradores~71\, mips|breg0|registradores~71, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[13]\, mips|pipeID_EX0|outBE[13], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[13]\, mips|pipeEX_MEM0|WriteDataM[13], mips_de2, 1
instance = comp, \mips|breg0|registradores~73\, mips|breg0|registradores~73, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[14]~feeder\, mips|pipeID_EX0|outBE[14]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[14]\, mips|pipeID_EX0|outBE[14], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[14]\, mips|pipeEX_MEM0|WriteDataM[14], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[15]\, mips|pipeEX_MEM0|WriteDataM[15], mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[43]\, mips|breg0|registradores_rtl_0_bypass[43], mips_de2, 1
instance = comp, \mips|breg0|registradores~77\, mips|breg0|registradores~77, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[16]\, mips|pipeID_EX0|outBE[16], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[16]\, mips|pipeEX_MEM0|WriteDataM[16], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[17]\, mips|pipeEX_MEM0|WriteDataM[17], mips_de2, 1
instance = comp, \mips|md|altsyncram_component|auto_generated|ram_block1a0\, mips|md|altsyncram_component|auto_generated|ram_block1a0, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[16]~feeder\, mips|pipeMEM_WB0|ReadDataWB[16]~feeder, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[16]\, mips|pipeMEM_WB0|ReadDataWB[16], mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~84\, mips|ula0|ShiftRight0~84, mips_de2, 1
instance = comp, \mips|ula0|Mux16~7\, mips|ula0|Mux16~7, mips_de2, 1
instance = comp, \mips|entrada2[16]~9\, mips|entrada2[16]~9, mips_de2, 1
instance = comp, \mips|ula0|Mux16~4\, mips|ula0|Mux16~4, mips_de2, 1
instance = comp, \mips|ula0|Mux16~5\, mips|ula0|Mux16~5, mips_de2, 1
instance = comp, \mips|ula0|Mux16~2\, mips|ula0|Mux16~2, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~72\, mips|ula0|ShiftLeft0~72, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~82\, mips|ula0|ShiftRight0~82, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~73\, mips|ula0|ShiftLeft0~73, mips_de2, 1
instance = comp, \mips|ula0|Mux16~3\, mips|ula0|Mux16~3, mips_de2, 1
instance = comp, \mips|ula0|Mux16~6\, mips|ula0|Mux16~6, mips_de2, 1
instance = comp, \mips|ula0|Mux16~8\, mips|ula0|Mux16~8, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[16]\, mips|pipeEX_MEM0|AluOutM[16], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[16]\, mips|pipeMEM_WB0|AluOutWB[16], mips_de2, 1
instance = comp, \mips|wdataWB[16]~16\, mips|wdataWB[16]~16, mips_de2, 1
instance = comp, \mips|breg0|registradores~63\, mips|breg0|registradores~63, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[9]\, mips|pipeID_EX0|outBE[9], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[9]\, mips|pipeEX_MEM0|WriteDataM[9], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[15]\, mips|pipeMEM_WB0|ReadDataWB[15], mips_de2, 1
instance = comp, \mips|wdataWB[15]~15\, mips|wdataWB[15]~15, mips_de2, 1
instance = comp, \mips|breg0|registradores~55\, mips|breg0|registradores~55, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[5]\, mips|pipeID_EX0|outBE[5], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[5]\, mips|pipeEX_MEM0|WriteDataM[5], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[14]~feeder\, mips|pipeMEM_WB0|ReadDataWB[14]~feeder, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[14]\, mips|pipeMEM_WB0|ReadDataWB[14], mips_de2, 1
instance = comp, \mips|ula0|Mux18~4\, mips|ula0|Mux18~4, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~79\, mips|ula0|ShiftRight0~79, mips_de2, 1
instance = comp, \mips|ula0|Mux18~6\, mips|ula0|Mux18~6, mips_de2, 1
instance = comp, \mips|ula0|Mux22~6\, mips|ula0|Mux22~6, mips_de2, 1
instance = comp, \mips|ula0|Mux29~2\, mips|ula0|Mux29~2, mips_de2, 1
instance = comp, \mips|ula0|Mux18~0\, mips|ula0|Mux18~0, mips_de2, 1
instance = comp, \mips|ula0|Mux18~1\, mips|ula0|Mux18~1, mips_de2, 1
instance = comp, \mips|ula0|Mux18~2\, mips|ula0|Mux18~2, mips_de2, 1
instance = comp, \mips|ula0|Mux18~3\, mips|ula0|Mux18~3, mips_de2, 1
instance = comp, \mips|ula0|Mux18~7\, mips|ula0|Mux18~7, mips_de2, 1
instance = comp, \mips|ula0|Mux18\, mips|ula0|Mux18, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[14]\, mips|pipeEX_MEM0|AluOutM[14], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[14]\, mips|pipeMEM_WB0|AluOutWB[14], mips_de2, 1
instance = comp, \mips|wdataWB[14]~14\, mips|wdataWB[14]~14, mips_de2, 1
instance = comp, \mips|breg0|registradores~53\, mips|breg0|registradores~53, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[4]\, mips|pipeID_EX0|outBE[4], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[4]~feeder\, mips|pipeEX_MEM0|WriteDataM[4]~feeder, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[4]\, mips|pipeEX_MEM0|WriteDataM[4], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[13]~feeder\, mips|pipeMEM_WB0|ReadDataWB[13]~feeder, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[13]\, mips|pipeMEM_WB0|ReadDataWB[13], mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~8\, mips|ula0|ShiftRight1~8, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~13\, mips|ula0|ShiftRight0~13, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~36\, mips|ula0|ShiftRight0~36, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~30\, mips|ula0|ShiftRight0~30, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~46\, mips|ula0|ShiftRight0~46, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~69\, mips|ula0|ShiftRight0~69, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~66\, mips|ula0|ShiftRight0~66, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~67\, mips|ula0|ShiftRight0~67, mips_de2, 1
instance = comp, \mips|ula0|Mux19~5\, mips|ula0|Mux19~5, mips_de2, 1
instance = comp, \mips|ula0|Mux19~4\, mips|ula0|Mux19~4, mips_de2, 1
instance = comp, \mips|ula0|Mux19~6\, mips|ula0|Mux19~6, mips_de2, 1
instance = comp, \mips|ula0|sZ~15\, mips|ula0|sZ~15, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~57\, mips|ula0|ShiftRight1~57, mips_de2, 1
instance = comp, \mips|ula0|Mux19~0\, mips|ula0|Mux19~0, mips_de2, 1
instance = comp, \mips|ula0|Mux19~1\, mips|ula0|Mux19~1, mips_de2, 1
instance = comp, \mips|ula0|Mux19~2\, mips|ula0|Mux19~2, mips_de2, 1
instance = comp, \mips|ula0|Mux19~3\, mips|ula0|Mux19~3, mips_de2, 1
instance = comp, \mips|ula0|Mux19~7\, mips|ula0|Mux19~7, mips_de2, 1
instance = comp, \mips|ula0|Mux19\, mips|ula0|Mux19, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[13]\, mips|pipeEX_MEM0|AluOutM[13], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[13]\, mips|pipeMEM_WB0|AluOutWB[13], mips_de2, 1
instance = comp, \mips|wdataWB[13]~13\, mips|wdataWB[13]~13, mips_de2, 1
instance = comp, \mips|breg0|registradores~82\, mips|breg0|registradores~82, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[19]\, mips|pipeID_EX0|outAE[19], mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~22\, mips|ula0|ShiftRight1~22, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~38\, mips|ula0|ShiftRight1~38, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~37\, mips|ula0|ShiftRight1~37, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~59\, mips|ula0|ShiftRight0~59, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~42\, mips|ula0|ShiftRight1~42, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~61\, mips|ula0|ShiftRight0~61, mips_de2, 1
instance = comp, \mips|ula0|Mux22~15\, mips|ula0|Mux22~15, mips_de2, 1
instance = comp, \mips|ula0|Mux21~6\, mips|ula0|Mux21~6, mips_de2, 1
instance = comp, \mips|ula0|Mux21~9\, mips|ula0|Mux21~9, mips_de2, 1
instance = comp, \mips|ula0|Mux21~7\, mips|ula0|Mux21~7, mips_de2, 1
instance = comp, \mips|ula0|sZ~13\, mips|ula0|sZ~13, mips_de2, 1
instance = comp, \mips|ula0|Mux21~2\, mips|ula0|Mux21~2, mips_de2, 1
instance = comp, \mips|ula0|Mux21~3\, mips|ula0|Mux21~3, mips_de2, 1
instance = comp, \mips|ula0|Mux21~4\, mips|ula0|Mux21~4, mips_de2, 1
instance = comp, \mips|ula0|Mux21~5\, mips|ula0|Mux21~5, mips_de2, 1
instance = comp, \mips|ula0|Mux21~8\, mips|ula0|Mux21~8, mips_de2, 1
instance = comp, \mips|ula0|Mux21\, mips|ula0|Mux21, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[11]\, mips|pipeEX_MEM0|AluOutM[11], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[11]\, mips|pipeMEM_WB0|AluOutWB[11], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[11]~feeder\, mips|pipeMEM_WB0|ReadDataWB[11]~feeder, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[11]\, mips|pipeMEM_WB0|ReadDataWB[11], mips_de2, 1
instance = comp, \mips|wdataWB[11]~11\, mips|wdataWB[11]~11, mips_de2, 1
instance = comp, \mips|breg0|registradores~51\, mips|breg0|registradores~51, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[3]\, mips|pipeID_EX0|outBE[3], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[3]~feeder\, mips|pipeEX_MEM0|WriteDataM[3]~feeder, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[3]\, mips|pipeEX_MEM0|WriteDataM[3], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[9]\, mips|pipeMEM_WB0|ReadDataWB[9], mips_de2, 1
instance = comp, \mips|wdataWB[9]~9\, mips|wdataWB[9]~9, mips_de2, 1
instance = comp, \mips|breg0|registradores~46\, mips|breg0|registradores~46, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[1]~feeder\, mips|pipeID_EX0|outBE[1]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[1]\, mips|pipeID_EX0|outBE[1], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[1]~feeder\, mips|pipeEX_MEM0|WriteDataM[1]~feeder, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[1]\, mips|pipeEX_MEM0|WriteDataM[1], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[8]\, mips|pipeMEM_WB0|ReadDataWB[8], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[8]\, mips|pipeMEM_WB0|AluOutWB[8], mips_de2, 1
instance = comp, \mips|wdataWB[8]~8\, mips|wdataWB[8]~8, mips_de2, 1
instance = comp, \mips|breg0|registradores~87\, mips|breg0|registradores~87, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[21]\, mips|pipeID_EX0|outBE[21], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[21]~feeder\, mips|pipeEX_MEM0|WriteDataM[21]~feeder, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[21]\, mips|pipeEX_MEM0|WriteDataM[21], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[19]\, mips|pipeMEM_WB0|ReadDataWB[19], mips_de2, 1
instance = comp, \mips|wdataWB[19]~19\, mips|wdataWB[19]~19, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[49]~feeder\, mips|breg0|registradores_rtl_0_bypass[49]~feeder, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[49]\, mips|breg0|registradores_rtl_0_bypass[49], mips_de2, 1
instance = comp, \mips|breg0|registradores~83\, mips|breg0|registradores~83, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[19]\, mips|pipeID_EX0|outBE[19], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[19]\, mips|pipeEX_MEM0|WriteDataM[19], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[21]~feeder\, mips|pipeMEM_WB0|ReadDataWB[21]~feeder, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[21]\, mips|pipeMEM_WB0|ReadDataWB[21], mips_de2, 1
instance = comp, \mips|ula0|sZ~21\, mips|ula0|sZ~21, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~46\, mips|ula0|ShiftRight1~46, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~47\, mips|ula0|ShiftRight1~47, mips_de2, 1
instance = comp, \mips|ula0|Mux11~4\, mips|ula0|Mux11~4, mips_de2, 1
instance = comp, \mips|ula0|Mux11~3\, mips|ula0|Mux11~3, mips_de2, 1
instance = comp, \mips|ula0|Mux29~19\, mips|ula0|Mux29~19, mips_de2, 1
instance = comp, \mips|ula0|Mux11~5\, mips|ula0|Mux11~5, mips_de2, 1
instance = comp, \mips|ula0|Mux11~6\, mips|ula0|Mux11~6, mips_de2, 1
instance = comp, \mips|ula0|Mux11~7\, mips|ula0|Mux11~7, mips_de2, 1
instance = comp, \mips|ula0|Mux11~8\, mips|ula0|Mux11~8, mips_de2, 1
instance = comp, \mips|ula0|Mux11~9\, mips|ula0|Mux11~9, mips_de2, 1
instance = comp, \mips|ula0|Mux11~10\, mips|ula0|Mux11~10, mips_de2, 1
instance = comp, \mips|ula0|Mux11~11\, mips|ula0|Mux11~11, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[21]\, mips|pipeEX_MEM0|AluOutM[21], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[21]\, mips|pipeMEM_WB0|AluOutWB[21], mips_de2, 1
instance = comp, \mips|wdataWB[21]~21\, mips|wdataWB[21]~21, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[53]~feeder\, mips|breg0|registradores_rtl_0_bypass[53]~feeder, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[53]\, mips|breg0|registradores_rtl_0_bypass[53], mips_de2, 1
instance = comp, \mips|breg0|registradores~86\, mips|breg0|registradores~86, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[21]~feeder\, mips|pipeID_EX0|outAE[21]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[21]\, mips|pipeID_EX0|outAE[21], mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~27\, mips|ula0|ShiftRight0~27, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~45\, mips|ula0|ShiftRight0~45, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~47\, mips|ula0|ShiftRight0~47, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~16\, mips|ula0|ShiftRight0~16, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~37\, mips|ula0|ShiftRight0~37, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~38\, mips|ula0|ShiftRight0~38, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[9]\, mips|pipeIF_ID0|instr_out[9], mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[9]\, mips|pipeID_EX0|riE[9], mips_de2, 1
instance = comp, \mips|entrada2[9]~24\, mips|entrada2[9]~24, mips_de2, 1
instance = comp, \mips|ula0|Mux23~6\, mips|ula0|Mux23~6, mips_de2, 1
instance = comp, \mips|ula0|Mux23~9\, mips|ula0|Mux23~9, mips_de2, 1
instance = comp, \mips|ula0|Mux23~7\, mips|ula0|Mux23~7, mips_de2, 1
instance = comp, \mips|ula0|sZ~11\, mips|ula0|sZ~11, mips_de2, 1
instance = comp, \mips|ula0|Mux23~2\, mips|ula0|Mux23~2, mips_de2, 1
instance = comp, \mips|ula0|Mux23~3\, mips|ula0|Mux23~3, mips_de2, 1
instance = comp, \mips|ula0|Mux23~4\, mips|ula0|Mux23~4, mips_de2, 1
instance = comp, \mips|ula0|Mux23~5\, mips|ula0|Mux23~5, mips_de2, 1
instance = comp, \mips|ula0|Mux23~8\, mips|ula0|Mux23~8, mips_de2, 1
instance = comp, \mips|ula0|Mux23\, mips|ula0|Mux23, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[9]~feeder\, mips|pipeEX_MEM0|AluOutM[9]~feeder, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[9]\, mips|pipeEX_MEM0|AluOutM[9], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[7]\, mips|pipeMEM_WB0|ReadDataWB[7], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[7]~feeder\, mips|pipeMEM_WB0|AluOutWB[7]~feeder, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[7]\, mips|pipeMEM_WB0|AluOutWB[7], mips_de2, 1
instance = comp, \mips|wdataWB[7]~7\, mips|wdataWB[7]~7, mips_de2, 1
instance = comp, \mips|breg0|registradores~76\, mips|breg0|registradores~76, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[16]~feeder\, mips|pipeID_EX0|outAE[16]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[16]\, mips|pipeID_EX0|outAE[16], mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~31\, mips|ula0|ShiftRight0~31, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~32\, mips|ula0|ShiftRight0~32, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~33\, mips|ula0|ShiftRight0~33, mips_de2, 1
instance = comp, \mips|ula0|Mux24~6\, mips|ula0|Mux24~6, mips_de2, 1
instance = comp, \mips|ula0|Mux24~9\, mips|ula0|Mux24~9, mips_de2, 1
instance = comp, \mips|ula0|Mux24~7\, mips|ula0|Mux24~7, mips_de2, 1
instance = comp, \mips|ula0|Mux24~2\, mips|ula0|Mux24~2, mips_de2, 1
instance = comp, \mips|ula0|Mux24~3\, mips|ula0|Mux24~3, mips_de2, 1
instance = comp, \mips|ula0|Mux24~4\, mips|ula0|Mux24~4, mips_de2, 1
instance = comp, \mips|ula0|Mux24~5\, mips|ula0|Mux24~5, mips_de2, 1
instance = comp, \mips|ula0|Mux24~8\, mips|ula0|Mux24~8, mips_de2, 1
instance = comp, \mips|ula0|Mux24\, mips|ula0|Mux24, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[8]\, mips|pipeEX_MEM0|AluOutM[8], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[6]\, mips|pipeMEM_WB0|ReadDataWB[6], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[6]\, mips|pipeMEM_WB0|AluOutWB[6], mips_de2, 1
instance = comp, \mips|wdataWB[6]~6\, mips|wdataWB[6]~6, mips_de2, 1
instance = comp, \mips|breg0|registradores~88\, mips|breg0|registradores~88, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[22]\, mips|pipeID_EX0|outAE[22], mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~28\, mips|ula0|ShiftRight0~28, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~29\, mips|ula0|ShiftRight0~29, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~62\, mips|ula0|ShiftRight0~62, mips_de2, 1
instance = comp, \mips|ula0|Mux20~5\, mips|ula0|Mux20~5, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~58\, mips|ula0|ShiftLeft0~58, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~28\, mips|ula0|ShiftLeft0~28, mips_de2, 1
instance = comp, \mips|ula0|Mux20~4\, mips|ula0|Mux20~4, mips_de2, 1
instance = comp, \mips|ula0|Mux20~6\, mips|ula0|Mux20~6, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~56\, mips|ula0|ShiftRight1~56, mips_de2, 1
instance = comp, \mips|ula0|Mux20~0\, mips|ula0|Mux20~0, mips_de2, 1
instance = comp, \mips|ula0|Mux20~1\, mips|ula0|Mux20~1, mips_de2, 1
instance = comp, \mips|ula0|Mux20~2\, mips|ula0|Mux20~2, mips_de2, 1
instance = comp, \mips|ula0|Mux20~3\, mips|ula0|Mux20~3, mips_de2, 1
instance = comp, \mips|ula0|Mux20~7\, mips|ula0|Mux20~7, mips_de2, 1
instance = comp, \mips|ula0|Mux20\, mips|ula0|Mux20, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[12]\, mips|pipeEX_MEM0|AluOutM[12], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[12]~feeder\, mips|pipeMEM_WB0|AluOutWB[12]~feeder, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[12]\, mips|pipeMEM_WB0|AluOutWB[12], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[12]\, mips|pipeMEM_WB0|ReadDataWB[12], mips_de2, 1
instance = comp, \mips|wdataWB[12]~12\, mips|wdataWB[12]~12, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[35]~feeder\, mips|breg0|registradores_rtl_0_bypass[35]~feeder, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[35]\, mips|breg0|registradores_rtl_0_bypass[35], mips_de2, 1
instance = comp, \mips|breg0|registradores~68\, mips|breg0|registradores~68, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[12]\, mips|pipeID_EX0|outAE[12], mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~14\, mips|ula0|ShiftRight0~14, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~32\, mips|ula0|ShiftRight1~32, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~43\, mips|ula0|ShiftRight1~43, mips_de2, 1
instance = comp, \mips|ula0|Mux29~6\, mips|ula0|Mux29~6, mips_de2, 1
instance = comp, \mips|ula0|Mux25~0\, mips|ula0|Mux25~0, mips_de2, 1
instance = comp, \mips|ula0|Mux25~2\, mips|ula0|Mux25~2, mips_de2, 1
instance = comp, \mips|ula0|Mux25~1\, mips|ula0|Mux25~1, mips_de2, 1
instance = comp, \mips|ula0|sZ~9\, mips|ula0|sZ~9, mips_de2, 1
instance = comp, \mips|ula0|Mux25~6\, mips|ula0|Mux25~6, mips_de2, 1
instance = comp, \mips|ula0|Mux25~7\, mips|ula0|Mux25~7, mips_de2, 1
instance = comp, \mips|ula0|Mux25~8\, mips|ula0|Mux25~8, mips_de2, 1
instance = comp, \mips|ula0|Mux25~9\, mips|ula0|Mux25~9, mips_de2, 1
instance = comp, \mips|ula0|Mux25~10\, mips|ula0|Mux25~10, mips_de2, 1
instance = comp, \mips|ula0|Mux25~11\, mips|ula0|Mux25~11, mips_de2, 1
instance = comp, \mips|ula0|Mux25~12\, mips|ula0|Mux25~12, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[7]\, mips|pipeEX_MEM0|AluOutM[7], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[4]\, mips|pipeMEM_WB0|ReadDataWB[4], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[4]\, mips|pipeMEM_WB0|AluOutWB[4], mips_de2, 1
instance = comp, \mips|wdataWB[4]~4\, mips|wdataWB[4]~4, mips_de2, 1
instance = comp, \mips|breg0|registradores~81\, mips|breg0|registradores~81, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[18]\, mips|pipeID_EX0|outBE[18], mips_de2, 1
instance = comp, \mips|entrada2[18]~7\, mips|entrada2[18]~7, mips_de2, 1
instance = comp, \mips|ula0|sZ~18\, mips|ula0|sZ~18, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~26\, mips|ula0|ShiftRight1~26, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~56\, mips|ula0|ShiftRight0~56, mips_de2, 1
instance = comp, \mips|ula0|Mux14~6\, mips|ula0|Mux14~6, mips_de2, 1
instance = comp, \mips|ula0|Mux14~7\, mips|ula0|Mux14~7, mips_de2, 1
instance = comp, \mips|ula0|Mux14~3\, mips|ula0|Mux14~3, mips_de2, 1
instance = comp, \mips|ula0|Mux14~8\, mips|ula0|Mux14~8, mips_de2, 1
instance = comp, \mips|ula0|Mux14~9\, mips|ula0|Mux14~9, mips_de2, 1
instance = comp, \mips|ula0|Mux14~10\, mips|ula0|Mux14~10, mips_de2, 1
instance = comp, \mips|ula0|Mux14~11\, mips|ula0|Mux14~11, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[18]\, mips|pipeEX_MEM0|AluOutM[18], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[18]~feeder\, mips|pipeMEM_WB0|AluOutWB[18]~feeder, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[18]\, mips|pipeMEM_WB0|AluOutWB[18], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[18]~feeder\, mips|pipeMEM_WB0|ReadDataWB[18]~feeder, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[18]\, mips|pipeMEM_WB0|ReadDataWB[18], mips_de2, 1
instance = comp, \mips|wdataWB[18]~18\, mips|wdataWB[18]~18, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[47]~feeder\, mips|breg0|registradores_rtl_0_bypass[47]~feeder, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[47]\, mips|breg0|registradores_rtl_0_bypass[47], mips_de2, 1
instance = comp, \mips|breg0|registradores~80\, mips|breg0|registradores~80, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[18]\, mips|pipeID_EX0|outAE[18], mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~13\, mips|ula0|ShiftRight1~13, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~23\, mips|ula0|ShiftRight1~23, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~55\, mips|ula0|ShiftRight0~55, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~50\, mips|ula0|ShiftLeft0~50, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~51\, mips|ula0|ShiftLeft0~51, mips_de2, 1
instance = comp, \mips|ula0|Mux22~14\, mips|ula0|Mux22~14, mips_de2, 1
instance = comp, \mips|ula0|Mux22~12\, mips|ula0|Mux22~12, mips_de2, 1
instance = comp, \mips|ula0|Mux22~7\, mips|ula0|Mux22~7, mips_de2, 1
instance = comp, \mips|ula0|Mux22~8\, mips|ula0|Mux22~8, mips_de2, 1
instance = comp, \mips|ula0|Mux22~9\, mips|ula0|Mux22~9, mips_de2, 1
instance = comp, \mips|ula0|Mux22~10\, mips|ula0|Mux22~10, mips_de2, 1
instance = comp, \mips|ula0|Mux22~13\, mips|ula0|Mux22~13, mips_de2, 1
instance = comp, \mips|ula0|Mux22\, mips|ula0|Mux22, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[10]\, mips|pipeEX_MEM0|AluOutM[10], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[10]\, mips|pipeMEM_WB0|AluOutWB[10], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[10]\, mips|pipeMEM_WB0|ReadDataWB[10], mips_de2, 1
instance = comp, \mips|wdataWB[10]~10\, mips|wdataWB[10]~10, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[31]\, mips|breg0|registradores_rtl_0_bypass[31], mips_de2, 1
instance = comp, \mips|breg0|registradores~64\, mips|breg0|registradores~64, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[10]\, mips|pipeID_EX0|outAE[10], mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~9\, mips|ula0|ShiftRight1~9, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~33\, mips|ula0|ShiftRight1~33, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~28\, mips|ula0|ShiftRight1~28, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~27\, mips|ula0|ShiftRight1~27, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~29\, mips|ula0|ShiftRight1~29, mips_de2, 1
instance = comp, \mips|ula0|sZ~8\, mips|ula0|sZ~8, mips_de2, 1
instance = comp, \mips|ula0|Mux26~3\, mips|ula0|Mux26~3, mips_de2, 1
instance = comp, \mips|ula0|Mux26~4\, mips|ula0|Mux26~4, mips_de2, 1
instance = comp, \mips|ula0|Mux26~5\, mips|ula0|Mux26~5, mips_de2, 1
instance = comp, \mips|ula0|Mux26~6\, mips|ula0|Mux26~6, mips_de2, 1
instance = comp, \mips|ula0|Mux26~7\, mips|ula0|Mux26~7, mips_de2, 1
instance = comp, \mips|ula0|Mux26~8\, mips|ula0|Mux26~8, mips_de2, 1
instance = comp, \mips|ula0|Mux26~9\, mips|ula0|Mux26~9, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[6]\, mips|pipeEX_MEM0|AluOutM[6], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[3]~feeder\, mips|pipeMEM_WB0|ReadDataWB[3]~feeder, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[3]\, mips|pipeMEM_WB0|ReadDataWB[3], mips_de2, 1
instance = comp, \mips|wdataWB[3]~3\, mips|wdataWB[3]~3, mips_de2, 1
instance = comp, \mips|breg0|registradores~49\, mips|breg0|registradores~49, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[2]\, mips|pipeID_EX0|outBE[2], mips_de2, 1
instance = comp, \mips|entrada2[2]~32\, mips|entrada2[2]~32, mips_de2, 1
instance = comp, \mips|entrada2[2]~33\, mips|entrada2[2]~33, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~49\, mips|ula0|ShiftRight0~49, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~68\, mips|ula0|ShiftRight0~68, mips_de2, 1
instance = comp, \mips|ula0|Mux27~0\, mips|ula0|Mux27~0, mips_de2, 1
instance = comp, \mips|ula0|Mux27~2\, mips|ula0|Mux27~2, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~11\, mips|ula0|ShiftRight1~11, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~42\, mips|ula0|ShiftRight0~42, mips_de2, 1
instance = comp, \mips|ula0|Mux27~3\, mips|ula0|Mux27~3, mips_de2, 1
instance = comp, \mips|ula0|Mux27~4\, mips|ula0|Mux27~4, mips_de2, 1
instance = comp, \mips|ula0|Mux27~5\, mips|ula0|Mux27~5, mips_de2, 1
instance = comp, \mips|ula0|Mux27~6\, mips|ula0|Mux27~6, mips_de2, 1
instance = comp, \mips|ula0|Mux27~7\, mips|ula0|Mux27~7, mips_de2, 1
instance = comp, \mips|ula0|Mux27~8\, mips|ula0|Mux27~8, mips_de2, 1
instance = comp, \mips|ula0|Mux27~9\, mips|ula0|Mux27~9, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[5]\, mips|pipeEX_MEM0|AluOutM[5], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[5]~feeder\, mips|pipeMEM_WB0|ReadDataWB[5]~feeder, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[5]\, mips|pipeMEM_WB0|ReadDataWB[5], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[5]\, mips|pipeMEM_WB0|AluOutWB[5], mips_de2, 1
instance = comp, \mips|wdataWB[5]~5\, mips|wdataWB[5]~5, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[21]\, mips|breg0|registradores_rtl_0_bypass[21], mips_de2, 1
instance = comp, \mips|breg0|registradores~54\, mips|breg0|registradores~54, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[5]~feeder\, mips|pipeID_EX0|outAE[5]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[5]\, mips|pipeID_EX0|outAE[5], mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~7\, mips|ula0|ShiftRight1~7, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~11\, mips|ula0|ShiftRight0~11, mips_de2, 1
instance = comp, \mips|ula0|sZ~6\, mips|ula0|sZ~6, mips_de2, 1
instance = comp, \mips|ula0|Mux28~3\, mips|ula0|Mux28~3, mips_de2, 1
instance = comp, \mips|ula0|Mux28~4\, mips|ula0|Mux28~4, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~44\, mips|ula0|ShiftRight1~44, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~45\, mips|ula0|ShiftRight1~45, mips_de2, 1
instance = comp, \mips|ula0|Mux28~5\, mips|ula0|Mux28~5, mips_de2, 1
instance = comp, \mips|ula0|Mux28~6\, mips|ula0|Mux28~6, mips_de2, 1
instance = comp, \mips|ula0|Mux28~7\, mips|ula0|Mux28~7, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~17\, mips|ula0|ShiftRight0~17, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~18\, mips|ula0|ShiftRight0~18, mips_de2, 1
instance = comp, \mips|ula0|Mux28~8\, mips|ula0|Mux28~8, mips_de2, 1
instance = comp, \mips|ula0|Mux28~9\, mips|ula0|Mux28~9, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[4]\, mips|pipeEX_MEM0|AluOutM[4], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[2]~feeder\, mips|pipeMEM_WB0|ReadDataWB[2]~feeder, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[2]\, mips|pipeMEM_WB0|ReadDataWB[2], mips_de2, 1
instance = comp, \mips|wdataWB[2]~2\, mips|wdataWB[2]~2, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[27]~feeder\, mips|breg0|registradores_rtl_0_bypass[27]~feeder, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[27]\, mips|breg0|registradores_rtl_0_bypass[27], mips_de2, 1
instance = comp, \mips|breg0|registradores~61\, mips|breg0|registradores~61, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[8]\, mips|pipeID_EX0|outBE[8], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[8]~feeder\, mips|pipeIF_ID0|instr_out[8]~feeder, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[8]\, mips|pipeIF_ID0|instr_out[8], mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[8]\, mips|pipeID_EX0|riE[8], mips_de2, 1
instance = comp, \mips|entrada2[8]~18\, mips|entrada2[8]~18, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~11\, mips|ula0|ShiftLeft0~11, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~12\, mips|ula0|ShiftLeft0~12, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~13\, mips|ula0|ShiftLeft0~13, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~14\, mips|ula0|ShiftLeft0~14, mips_de2, 1
instance = comp, \mips|ula0|Mux9~19\, mips|ula0|Mux9~19, mips_de2, 1
instance = comp, \mips|ula0|sZ~17\, mips|ula0|sZ~17, mips_de2, 1
instance = comp, \mips|ula0|Mux15~10\, mips|ula0|Mux15~10, mips_de2, 1
instance = comp, \mips|ula0|Mux15~4\, mips|ula0|Mux15~4, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~50\, mips|ula0|ShiftRight0~50, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~51\, mips|ula0|ShiftRight0~51, mips_de2, 1
instance = comp, \mips|ula0|Mux15~5\, mips|ula0|Mux15~5, mips_de2, 1
instance = comp, \mips|ula0|Mux15~6\, mips|ula0|Mux15~6, mips_de2, 1
instance = comp, \mips|ula0|Mux15~2\, mips|ula0|Mux15~2, mips_de2, 1
instance = comp, \mips|ula0|Mux15~3\, mips|ula0|Mux15~3, mips_de2, 1
instance = comp, \mips|ula0|Mux15~11\, mips|ula0|Mux15~11, mips_de2, 1
instance = comp, \mips|ula0|Mux15~7\, mips|ula0|Mux15~7, mips_de2, 1
instance = comp, \mips|ula0|Mux15~8\, mips|ula0|Mux15~8, mips_de2, 1
instance = comp, \mips|ula0|Mux15~9\, mips|ula0|Mux15~9, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[17]\, mips|pipeEX_MEM0|AluOutM[17], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[17]\, mips|pipeMEM_WB0|AluOutWB[17], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[17]\, mips|pipeMEM_WB0|ReadDataWB[17], mips_de2, 1
instance = comp, \mips|wdataWB[17]~17\, mips|wdataWB[17]~17, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[45]\, mips|breg0|registradores_rtl_0_bypass[45], mips_de2, 1
instance = comp, \mips|breg0|registradores~78\, mips|breg0|registradores~78, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[17]\, mips|pipeID_EX0|outAE[17], mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~30\, mips|ula0|ShiftRight1~30, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~31\, mips|ula0|ShiftRight1~31, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~57\, mips|ula0|ShiftRight0~57, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~6\, mips|ula0|ShiftRight1~6, mips_de2, 1
instance = comp, \mips|ula0|Mux30~8\, mips|ula0|Mux30~8, mips_de2, 1
instance = comp, \mips|ula0|Mux30~9\, mips|ula0|Mux30~9, mips_de2, 1
instance = comp, \mips|ula0|Mux30~1\, mips|ula0|Mux30~1, mips_de2, 1
instance = comp, \mips|ula0|Mux30~0\, mips|ula0|Mux30~0, mips_de2, 1
instance = comp, \mips|ula0|Mux30~2\, mips|ula0|Mux30~2, mips_de2, 1
instance = comp, \mips|ula0|sZ~4\, mips|ula0|sZ~4, mips_de2, 1
instance = comp, \mips|ula0|Mux30~3\, mips|ula0|Mux30~3, mips_de2, 1
instance = comp, \mips|ula0|Mux30~4\, mips|ula0|Mux30~4, mips_de2, 1
instance = comp, \mips|ula0|Mux30~5\, mips|ula0|Mux30~5, mips_de2, 1
instance = comp, \mips|ula0|Mux30~6\, mips|ula0|Mux30~6, mips_de2, 1
instance = comp, \mips|ula0|Mux30~7\, mips|ula0|Mux30~7, mips_de2, 1
instance = comp, \mips|ula0|Mux30~10\, mips|ula0|Mux30~10, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[2]\, mips|pipeEX_MEM0|AluOutM[2], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[1]\, mips|pipeMEM_WB0|ReadDataWB[1], mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~17\, mips|ula0|ShiftRight1~17, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~10\, mips|ula0|ShiftRight1~10, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~39\, mips|ula0|ShiftRight0~39, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~40\, mips|ula0|ShiftRight0~40, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~43\, mips|ula0|ShiftRight0~43, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~44\, mips|ula0|ShiftRight0~44, mips_de2, 1
instance = comp, \mips|ula0|Mux31~7\, mips|ula0|Mux31~7, mips_de2, 1
instance = comp, \mips|ula0|Mux31~8\, mips|ula0|Mux31~8, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~52\, mips|ula0|ShiftRight0~52, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~20\, mips|ula0|ShiftLeft0~20, mips_de2, 1
instance = comp, \mips|ula0|Mux31~2\, mips|ula0|Mux31~2, mips_de2, 1
instance = comp, \mips|ula0|Mux31~3\, mips|ula0|Mux31~3, mips_de2, 1
instance = comp, \mips|ula0|Mux31~4\, mips|ula0|Mux31~4, mips_de2, 1
instance = comp, \mips|ula0|Mux31~5\, mips|ula0|Mux31~5, mips_de2, 1
instance = comp, \mips|ula0|Mux31~9\, mips|ula0|Mux31~9, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[1]\, mips|pipeEX_MEM0|AluOutM[1], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[1]~feeder\, mips|pipeMEM_WB0|AluOutWB[1]~feeder, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[1]\, mips|pipeMEM_WB0|AluOutWB[1], mips_de2, 1
instance = comp, \mips|wdataWB[1]~1\, mips|wdataWB[1]~1, mips_de2, 1
instance = comp, \mips|breg0|registradores~41\, mips|breg0|registradores~41, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[0]\, mips|pipeID_EX0|outBE[0], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[0]~feeder\, mips|pipeEX_MEM0|WriteDataM[0]~feeder, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|WriteDataM[0]\, mips|pipeEX_MEM0|WriteDataM[0], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[0]~feeder\, mips|pipeMEM_WB0|ReadDataWB[0]~feeder, mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[0]\, mips|pipeMEM_WB0|ReadDataWB[0], mips_de2, 1
instance = comp, \mips|ula0|Mux32~3\, mips|ula0|Mux32~3, mips_de2, 1
instance = comp, \mips|ula0|Mux32~4\, mips|ula0|Mux32~4, mips_de2, 1
instance = comp, \mips|ula0|Mux32~1\, mips|ula0|Mux32~1, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~34\, mips|ula0|ShiftRight0~34, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~8\, mips|ula0|ShiftRight0~8, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~9\, mips|ula0|ShiftRight0~9, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~12\, mips|ula0|ShiftRight0~12, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~15\, mips|ula0|ShiftRight0~15, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~19\, mips|ula0|ShiftRight0~19, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~20\, mips|ula0|ShiftRight0~20, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~35\, mips|ula0|ShiftRight0~35, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~16\, mips|ula0|ShiftLeft0~16, mips_de2, 1
instance = comp, \mips|ula0|Mux32~2\, mips|ula0|Mux32~2, mips_de2, 1
instance = comp, \mips|ula0|Mux32~5\, mips|ula0|Mux32~5, mips_de2, 1
instance = comp, \mips|ula0|Mux32~0\, mips|ula0|Mux32~0, mips_de2, 1
instance = comp, \mips|ula0|Mux32~6\, mips|ula0|Mux32~6, mips_de2, 1
instance = comp, \mips|entrada2[28]~16\, mips|entrada2[28]~16, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~1\, mips|ula0|LessThan0~1, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~3\, mips|ula0|LessThan0~3, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~5\, mips|ula0|LessThan0~5, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~7\, mips|ula0|LessThan0~7, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~9\, mips|ula0|LessThan0~9, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~11\, mips|ula0|LessThan0~11, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~13\, mips|ula0|LessThan0~13, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~15\, mips|ula0|LessThan0~15, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~17\, mips|ula0|LessThan0~17, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~19\, mips|ula0|LessThan0~19, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~21\, mips|ula0|LessThan0~21, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~23\, mips|ula0|LessThan0~23, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~25\, mips|ula0|LessThan0~25, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~27\, mips|ula0|LessThan0~27, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~29\, mips|ula0|LessThan0~29, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~31\, mips|ula0|LessThan0~31, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~33\, mips|ula0|LessThan0~33, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~35\, mips|ula0|LessThan0~35, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~37\, mips|ula0|LessThan0~37, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~39\, mips|ula0|LessThan0~39, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~41\, mips|ula0|LessThan0~41, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~43\, mips|ula0|LessThan0~43, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~45\, mips|ula0|LessThan0~45, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~47\, mips|ula0|LessThan0~47, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~49\, mips|ula0|LessThan0~49, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~51\, mips|ula0|LessThan0~51, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~53\, mips|ula0|LessThan0~53, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~55\, mips|ula0|LessThan0~55, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~57\, mips|ula0|LessThan0~57, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~59\, mips|ula0|LessThan0~59, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~61\, mips|ula0|LessThan0~61, mips_de2, 1
instance = comp, \mips|ula0|LessThan0~62\, mips|ula0|LessThan0~62, mips_de2, 1
instance = comp, \mips|ula0|Mux32~7\, mips|ula0|Mux32~7, mips_de2, 1
instance = comp, \mips|ula0|Mux32~8\, mips|ula0|Mux32~8, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[0]\, mips|pipeEX_MEM0|AluOutM[0], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[0]\, mips|pipeMEM_WB0|AluOutWB[0], mips_de2, 1
instance = comp, \mips|wdataWB[0]~0\, mips|wdataWB[0]~0, mips_de2, 1
instance = comp, \mips|breg0|registradores~84\, mips|breg0|registradores~84, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outAE[20]\, mips|pipeID_EX0|outAE[20], mips_de2, 1
instance = comp, \mips|ula0|sZ~20\, mips|ula0|sZ~20, mips_de2, 1
instance = comp, \mips|ula0|Mux12~12\, mips|ula0|Mux12~12, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~64\, mips|ula0|ShiftRight0~64, mips_de2, 1
instance = comp, \mips|ula0|Mux12~10\, mips|ula0|Mux12~10, mips_de2, 1
instance = comp, \mips|ula0|Mux12~6\, mips|ula0|Mux12~6, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~83\, mips|ula0|ShiftLeft0~83, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~84\, mips|ula0|ShiftLeft0~84, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~85\, mips|ula0|ShiftLeft0~85, mips_de2, 1
instance = comp, \mips|ula0|Mux12~7\, mips|ula0|Mux12~7, mips_de2, 1
instance = comp, \mips|ula0|Mux12~5\, mips|ula0|Mux12~5, mips_de2, 1
instance = comp, \mips|ula0|Mux12~13\, mips|ula0|Mux12~13, mips_de2, 1
instance = comp, \mips|ula0|Mux12~8\, mips|ula0|Mux12~8, mips_de2, 1
instance = comp, \mips|ula0|Mux12~9\, mips|ula0|Mux12~9, mips_de2, 1
instance = comp, \mips|ula0|Mux12~11\, mips|ula0|Mux12~11, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|AluOutM[20]\, mips|pipeEX_MEM0|AluOutM[20], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|AluOutWB[20]\, mips|pipeMEM_WB0|AluOutWB[20], mips_de2, 1
instance = comp, \mips|pipeMEM_WB0|ReadDataWB[20]\, mips|pipeMEM_WB0|ReadDataWB[20], mips_de2, 1
instance = comp, \mips|wdataWB[20]~20\, mips|wdataWB[20]~20, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[51]\, mips|breg0|registradores_rtl_0_bypass[51], mips_de2, 1
instance = comp, \mips|breg0|registradores~85\, mips|breg0|registradores~85, mips_de2, 1
instance = comp, \mips|pipeID_EX0|outBE[20]\, mips|pipeID_EX0|outBE[20], mips_de2, 1
instance = comp, \mips|entrada2[20]~5\, mips|entrada2[20]~5, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~6\, mips|ula0|ShiftLeft0~6, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~7\, mips|ula0|ShiftLeft0~7, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~8\, mips|ula0|ShiftLeft0~8, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~10\, mips|ula0|ShiftLeft0~10, mips_de2, 1
instance = comp, \mips|ula0|Mux29~7\, mips|ula0|Mux29~7, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~60\, mips|ula0|ShiftRight0~60, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~25\, mips|ula0|ShiftLeft0~25, mips_de2, 1
instance = comp, \mips|ula0|Mux29~8\, mips|ula0|Mux29~8, mips_de2, 1
instance = comp, \mips|ula0|Mux29~10\, mips|ula0|Mux29~10, mips_de2, 1
instance = comp, \mips|ula0|sZ~5\, mips|ula0|sZ~5, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~39\, mips|ula0|ShiftRight1~39, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight1~40\, mips|ula0|ShiftRight1~40, mips_de2, 1
instance = comp, \mips|ula0|Mux29~11\, mips|ula0|Mux29~11, mips_de2, 1
instance = comp, \mips|ula0|Mux29~12\, mips|ula0|Mux29~12, mips_de2, 1
instance = comp, \mips|ula0|Mux29~13\, mips|ula0|Mux29~13, mips_de2, 1
instance = comp, \mips|ula0|Mux29~14\, mips|ula0|Mux29~14, mips_de2, 1
instance = comp, \mips|ula0|Mux29~15\, mips|ula0|Mux29~15, mips_de2, 1
instance = comp, \mips|ula0|Mux29~18\, mips|ula0|Mux29~18, mips_de2, 1
instance = comp, \mips|ula0|Equal0~0\, mips|ula0|Equal0~0, mips_de2, 1
instance = comp, \mips|ula0|Mux4~0\, mips|ula0|Mux4~0, mips_de2, 1
instance = comp, \mips|ula0|Mux4~1\, mips|ula0|Mux4~1, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~77\, mips|ula0|ShiftRight0~77, mips_de2, 1
instance = comp, \mips|ula0|Mux4~4\, mips|ula0|Mux4~4, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~105\, mips|ula0|ShiftLeft0~105, mips_de2, 1
instance = comp, \mips|ula0|Mux4~5\, mips|ula0|Mux4~5, mips_de2, 1
instance = comp, \mips|ula0|Mux4~6\, mips|ula0|Mux4~6, mips_de2, 1
instance = comp, \mips|ula0|Mux4~7\, mips|ula0|Mux4~7, mips_de2, 1
instance = comp, \mips|ula0|sZ~28\, mips|ula0|sZ~28, mips_de2, 1
instance = comp, \mips|ula0|Mux4~8\, mips|ula0|Mux4~8, mips_de2, 1
instance = comp, \mips|ula0|Mux4~9\, mips|ula0|Mux4~9, mips_de2, 1
instance = comp, \mips|ula0|Mux4~10\, mips|ula0|Mux4~10, mips_de2, 1
instance = comp, \mips|ula0|Mux4~11\, mips|ula0|Mux4~11, mips_de2, 1
instance = comp, \mips|ula0|Mux4~12\, mips|ula0|Mux4~12, mips_de2, 1
instance = comp, \mips|ula0|Equal0~2\, mips|ula0|Equal0~2, mips_de2, 1
instance = comp, \mips|ula0|Equal0~5\, mips|ula0|Equal0~5, mips_de2, 1
instance = comp, \mips|ula0|Equal0~3\, mips|ula0|Equal0~3, mips_de2, 1
instance = comp, \mips|ula0|Mux17~10\, mips|ula0|Mux17~10, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~74\, mips|ula0|ShiftRight0~74, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~80\, mips|ula0|ShiftRight0~80, mips_de2, 1
instance = comp, \mips|ula0|Mux17~7\, mips|ula0|Mux17~7, mips_de2, 1
instance = comp, \mips|ula0|Mux17~8\, mips|ula0|Mux17~8, mips_de2, 1
instance = comp, \mips|ula0|Mux17~4\, mips|ula0|Mux17~4, mips_de2, 1
instance = comp, \mips|ula0|Mux17~5\, mips|ula0|Mux17~5, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~68\, mips|ula0|ShiftLeft0~68, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~81\, mips|ula0|ShiftRight0~81, mips_de2, 1
instance = comp, \mips|ula0|ShiftRight0~83\, mips|ula0|ShiftRight0~83, mips_de2, 1
instance = comp, \mips|ula0|Mux17~3\, mips|ula0|Mux17~3, mips_de2, 1
instance = comp, \mips|ula0|Mux17~6\, mips|ula0|Mux17~6, mips_de2, 1
instance = comp, \mips|ula0|Mux17~9\, mips|ula0|Mux17~9, mips_de2, 1
instance = comp, \mips|ula0|Equal0~9\, mips|ula0|Equal0~9, mips_de2, 1
instance = comp, \mips|ula0|Equal0~10\, mips|ula0|Equal0~10, mips_de2, 1
instance = comp, \mips|ula0|Equal0~11\, mips|ula0|Equal0~11, mips_de2, 1
instance = comp, \mips|ula0|Equal0~13\, mips|ula0|Equal0~13, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|ZeroM\, mips|pipeEX_MEM0|ZeroM, mips_de2, 1
instance = comp, \mips|dBranch~0\, mips|dBranch~0, mips_de2, 1
instance = comp, \mips|pcSrc[0]~0\, mips|pcSrc[0]~0, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[4]\, mips|pipeEX_MEM0|PcBranchM[4], mips_de2, 1
instance = comp, \mips|pc_next[4]~5\, mips|pc_next[4]~5, mips_de2, 1
instance = comp, \mips|pc_next[4]~6\, mips|pc_next[4]~6, mips_de2, 1
instance = comp, \mips|pc[4]\, mips|pc[4], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[1]~feeder\, mips|pipeIF_ID0|instr_out[1]~feeder, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[1]\, mips|pipeIF_ID0|instr_out[1], mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[1]\, mips|pipeID_EX0|riE[1], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[3]~feeder\, mips|pipeEX_MEM0|PcBranchM[3]~feeder, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[3]\, mips|pipeEX_MEM0|PcBranchM[3], mips_de2, 1
instance = comp, \init_pc[1]~I\, init_pc[1], mips_de2, 1
instance = comp, \mips|pc_next[3]~3\, mips|pc_next[3]~3, mips_de2, 1
instance = comp, \mips|pc_next[3]~4\, mips|pc_next[3]~4, mips_de2, 1
instance = comp, \mips|pc[3]\, mips|pc[3], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[30]~feeder\, mips|pipeIF_ID0|instr_out[30]~feeder, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[30]\, mips|pipeIF_ID0|instr_out[30], mips_de2, 1
instance = comp, \mips|pipeID_EX0|controle|Equal2~0\, mips|pipeID_EX0|controle|Equal2~0, mips_de2, 1
instance = comp, \mips|pipeID_EX0|controle|Equal2~1\, mips|pipeID_EX0|controle|Equal2~1, mips_de2, 1
instance = comp, \mips|pipeID_EX0|controle|Jump~2\, mips|pipeID_EX0|controle|Jump~2, mips_de2, 1
instance = comp, \mips|pipeID_EX0|JumpE\, mips|pipeID_EX0|JumpE, mips_de2, 1
instance = comp, \mips|pcSrc[1]~1\, mips|pcSrc[1]~1, mips_de2, 1
instance = comp, \init_pc[0]~I\, init_pc[0], mips_de2, 1
instance = comp, \mips|pc_next[2]~2\, mips|pc_next[2]~2, mips_de2, 1
instance = comp, \mips|pc[2]\, mips|pc[2], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|instr_out[0]\, mips|pipeIF_ID0|instr_out[0], mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[0]\, mips|pipeID_EX0|riE[0], mips_de2, 1
instance = comp, \sel_out[1]~I\, sel_out[1], mips_de2, 1
instance = comp, \s_display[1]~2\, s_display[1]~2, mips_de2, 1
instance = comp, \sel_out[0]~I\, sel_out[0], mips_de2, 1
instance = comp, \s_display[1]~3\, s_display[1]~3, mips_de2, 1
instance = comp, \s_display[2]~18\, s_display[2]~18, mips_de2, 1
instance = comp, \s_display[2]~19\, s_display[2]~19, mips_de2, 1
instance = comp, \s_display[2]~22\, s_display[2]~22, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[0]\, mips|pipeIF_ID0|pc_out[0], mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[0]~feeder\, mips|pipeID_EX0|pc_4E[0]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[0]\, mips|pipeID_EX0|pc_4E[0], mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[0]~feeder\, mips|pipeEX_MEM0|PcBranchM[0]~feeder, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[0]\, mips|pipeEX_MEM0|PcBranchM[0], mips_de2, 1
instance = comp, \mips|pc_next[0]~0\, mips|pc_next[0]~0, mips_de2, 1
instance = comp, \mips|pc[0]\, mips|pc[0], mips_de2, 1
instance = comp, \s_display[1]~9\, s_display[1]~9, mips_de2, 1
instance = comp, \s_display[1]~10\, s_display[1]~10, mips_de2, 1
instance = comp, \s_display[1]~11\, s_display[1]~11, mips_de2, 1
instance = comp, \s_display[1]~12\, s_display[1]~12, mips_de2, 1
instance = comp, \s_display[1]~13\, s_display[1]~13, mips_de2, 1
instance = comp, \s_display[1]~14\, s_display[1]~14, mips_de2, 1
instance = comp, \s_display[1]~15\, s_display[1]~15, mips_de2, 1
instance = comp, \s_display[3]~23\, s_display[3]~23, mips_de2, 1
instance = comp, \s_display[3]~24\, s_display[3]~24, mips_de2, 1
instance = comp, \s_display[3]~25\, s_display[3]~25, mips_de2, 1
instance = comp, \s_display[3]~26\, s_display[3]~26, mips_de2, 1
instance = comp, \s_display[3]~29\, s_display[3]~29, mips_de2, 1
instance = comp, \s_display[0]~0\, s_display[0]~0, mips_de2, 1
instance = comp, \s_display[0]~1\, s_display[0]~1, mips_de2, 1
instance = comp, \s_display[0]~4\, s_display[0]~4, mips_de2, 1
instance = comp, \s_display[0]~5\, s_display[0]~5, mips_de2, 1
instance = comp, \s_display[0]~8\, s_display[0]~8, mips_de2, 1
instance = comp, \hex0|Mux6~0\, hex0|Mux6~0, mips_de2, 1
instance = comp, \hex0|Mux5~0\, hex0|Mux5~0, mips_de2, 1
instance = comp, \hex0|Mux4~0\, hex0|Mux4~0, mips_de2, 1
instance = comp, \hex0|Mux3~0\, hex0|Mux3~0, mips_de2, 1
instance = comp, \hex0|Mux2~0\, hex0|Mux2~0, mips_de2, 1
instance = comp, \hex0|Mux1~0\, hex0|Mux1~0, mips_de2, 1
instance = comp, \hex0|Mux0~0\, hex0|Mux0~0, mips_de2, 1
instance = comp, \s_display[5]~45\, s_display[5]~45, mips_de2, 1
instance = comp, \s_display[4]~32\, s_display[4]~32, mips_de2, 1
instance = comp, \s_display[4]~30\, s_display[4]~30, mips_de2, 1
instance = comp, \s_display[4]~31\, s_display[4]~31, mips_de2, 1
instance = comp, \s_display[4]~33\, s_display[4]~33, mips_de2, 1
instance = comp, \s_display[4]~36\, s_display[4]~36, mips_de2, 1
instance = comp, \s_display[7]~52\, s_display[7]~52, mips_de2, 1
instance = comp, \s_display[7]~53\, s_display[7]~53, mips_de2, 1
instance = comp, \s_display[7]~41\, s_display[7]~41, mips_de2, 1
instance = comp, \s_display[7]~54\, s_display[7]~54, mips_de2, 1
instance = comp, \s_display[7]~37\, s_display[7]~37, mips_de2, 1
instance = comp, \s_display[7]~55\, s_display[7]~55, mips_de2, 1
instance = comp, \s_display[7]~56\, s_display[7]~56, mips_de2, 1
instance = comp, \s_display[7]~57\, s_display[7]~57, mips_de2, 1
instance = comp, \s_display[6]~50\, s_display[6]~50, mips_de2, 1
instance = comp, \s_display[7]~40\, s_display[7]~40, mips_de2, 1
instance = comp, \s_display[6]~48\, s_display[6]~48, mips_de2, 1
instance = comp, \s_display[6]~49\, s_display[6]~49, mips_de2, 1
instance = comp, \s_display[6]~51\, s_display[6]~51, mips_de2, 1
instance = comp, \hex1|Mux6~0\, hex1|Mux6~0, mips_de2, 1
instance = comp, \hex1|Mux5~0\, hex1|Mux5~0, mips_de2, 1
instance = comp, \hex1|Mux4~0\, hex1|Mux4~0, mips_de2, 1
instance = comp, \hex1|Mux3~0\, hex1|Mux3~0, mips_de2, 1
instance = comp, \hex1|Mux2~0\, hex1|Mux2~0, mips_de2, 1
instance = comp, \hex1|Mux1~0\, hex1|Mux1~0, mips_de2, 1
instance = comp, \hex1|Mux0~0\, hex1|Mux0~0, mips_de2, 1
instance = comp, \s_display[1]~58\, s_display[1]~58, mips_de2, 1
instance = comp, \s_display[11]~77\, s_display[11]~77, mips_de2, 1
instance = comp, \s_display[11]~80\, s_display[11]~80, mips_de2, 1
instance = comp, \s_display[11]~81\, s_display[11]~81, mips_de2, 1
instance = comp, \s_display[11]~82\, s_display[11]~82, mips_de2, 1
instance = comp, \mips|pc_branchE[9]~14\, mips|pc_branchE[9]~14, mips_de2, 1
instance = comp, \s_display[9]~65\, s_display[9]~65, mips_de2, 1
instance = comp, \s_display[9]~66\, s_display[9]~66, mips_de2, 1
instance = comp, \s_display[9]~67\, s_display[9]~67, mips_de2, 1
instance = comp, \s_display[9]~68\, s_display[9]~68, mips_de2, 1
instance = comp, \s_display[9]~69\, s_display[9]~69, mips_de2, 1
instance = comp, \s_display[9]~70\, s_display[9]~70, mips_de2, 1
instance = comp, \s_display[8]~63\, s_display[8]~63, mips_de2, 1
instance = comp, \s_display[8]~64\, s_display[8]~64, mips_de2, 1
instance = comp, \mips|pc[10]~0\, mips|pc[10]~0, mips_de2, 1
instance = comp, \mips|pc[10]~feeder\, mips|pc[10]~feeder, mips_de2, 1
instance = comp, \mips|pc[10]\, mips|pc[10], mips_de2, 1
instance = comp, \mips|pc_4[10]~16\, mips|pc_4[10]~16, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[10]\, mips|pipeIF_ID0|pc_out[10], mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[10]~feeder\, mips|pipeID_EX0|pc_4E[10]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[10]\, mips|pipeID_EX0|pc_4E[10], mips_de2, 1
instance = comp, \mips|pc_branchE[10]~16\, mips|pc_branchE[10]~16, mips_de2, 1
instance = comp, \s_display[10]~71\, s_display[10]~71, mips_de2, 1
instance = comp, \s_display[10]~74\, s_display[10]~74, mips_de2, 1
instance = comp, \s_display[10]~75\, s_display[10]~75, mips_de2, 1
instance = comp, \s_display[10]~76\, s_display[10]~76, mips_de2, 1
instance = comp, \hex2|Mux6~0\, hex2|Mux6~0, mips_de2, 1
instance = comp, \hex2|Mux5~0\, hex2|Mux5~0, mips_de2, 1
instance = comp, \hex2|Mux4~0\, hex2|Mux4~0, mips_de2, 1
instance = comp, \hex2|Mux3~0\, hex2|Mux3~0, mips_de2, 1
instance = comp, \hex2|Mux2~0\, hex2|Mux2~0, mips_de2, 1
instance = comp, \hex2|Mux1~0\, hex2|Mux1~0, mips_de2, 1
instance = comp, \hex2|Mux0~0\, hex2|Mux0~0, mips_de2, 1
instance = comp, \mips|pc_branchE[11]~18\, mips|pc_branchE[11]~18, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[11]\, mips|pipeEX_MEM0|PcBranchM[11], mips_de2, 1
instance = comp, \mips|pc[11]~1\, mips|pc[11]~1, mips_de2, 1
instance = comp, \mips|pc[11]\, mips|pc[11], mips_de2, 1
instance = comp, \mips|pc_4[11]~18\, mips|pc_4[11]~18, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[11]~feeder\, mips|pipeIF_ID0|pc_out[11]~feeder, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[11]\, mips|pipeIF_ID0|pc_out[11], mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[11]~feeder\, mips|pipeID_EX0|pc_4E[11]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[11]\, mips|pipeID_EX0|pc_4E[11], mips_de2, 1
instance = comp, \mips|pc_branchE[12]~20\, mips|pc_branchE[12]~20, mips_de2, 1
instance = comp, \s_display[12]~83\, s_display[12]~83, mips_de2, 1
instance = comp, \s_display[12]~86\, s_display[12]~86, mips_de2, 1
instance = comp, \s_display[12]~87\, s_display[12]~87, mips_de2, 1
instance = comp, \s_display[12]~88\, s_display[12]~88, mips_de2, 1
instance = comp, \mips|pc[14]~4\, mips|pc[14]~4, mips_de2, 1
instance = comp, \mips|pc[14]\, mips|pc[14], mips_de2, 1
instance = comp, \mips|pc_4[13]~22\, mips|pc_4[13]~22, mips_de2, 1
instance = comp, \mips|pc[13]~3\, mips|pc[13]~3, mips_de2, 1
instance = comp, \mips|pc[13]\, mips|pc[13], mips_de2, 1
instance = comp, \mips|pc_4[14]~24\, mips|pc_4[14]~24, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[14]\, mips|pipeIF_ID0|pc_out[14], mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[14]~feeder\, mips|pipeID_EX0|pc_4E[14]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[14]\, mips|pipeID_EX0|pc_4E[14], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[13]\, mips|pipeIF_ID0|pc_out[13], mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[13]~feeder\, mips|pipeID_EX0|pc_4E[13]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[13]\, mips|pipeID_EX0|pc_4E[13], mips_de2, 1
instance = comp, \mips|pc_branchE[13]~22\, mips|pc_branchE[13]~22, mips_de2, 1
instance = comp, \mips|pc_branchE[14]~24\, mips|pc_branchE[14]~24, mips_de2, 1
instance = comp, \s_display[14]~95\, s_display[14]~95, mips_de2, 1
instance = comp, \s_display[14]~99\, s_display[14]~99, mips_de2, 1
instance = comp, \s_display[14]~100\, s_display[14]~100, mips_de2, 1
instance = comp, \s_display[13]~89\, s_display[13]~89, mips_de2, 1
instance = comp, \s_display[13]~94\, s_display[13]~94, mips_de2, 1
instance = comp, \mips|pc_branchE[15]~26\, mips|pc_branchE[15]~26, mips_de2, 1
instance = comp, \s_display[15]~101\, s_display[15]~101, mips_de2, 1
instance = comp, \s_display[15]~102\, s_display[15]~102, mips_de2, 1
instance = comp, \s_display[15]~103\, s_display[15]~103, mips_de2, 1
instance = comp, \s_display[15]~104\, s_display[15]~104, mips_de2, 1
instance = comp, \s_display[15]~105\, s_display[15]~105, mips_de2, 1
instance = comp, \s_display[15]~106\, s_display[15]~106, mips_de2, 1
instance = comp, \hex3|Mux6~0\, hex3|Mux6~0, mips_de2, 1
instance = comp, \hex3|Mux5~0\, hex3|Mux5~0, mips_de2, 1
instance = comp, \hex3|Mux4~0\, hex3|Mux4~0, mips_de2, 1
instance = comp, \hex3|Mux3~0\, hex3|Mux3~0, mips_de2, 1
instance = comp, \hex3|Mux2~0\, hex3|Mux2~0, mips_de2, 1
instance = comp, \hex3|Mux1~0\, hex3|Mux1~0, mips_de2, 1
instance = comp, \hex3|Mux0~0\, hex3|Mux0~0, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[16]\, mips|pipeEX_MEM0|PcBranchM[16], mips_de2, 1
instance = comp, \mips|pc[16]~6\, mips|pc[16]~6, mips_de2, 1
instance = comp, \mips|pc[16]\, mips|pc[16], mips_de2, 1
instance = comp, \mips|pc_4[16]~28\, mips|pc_4[16]~28, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[16]\, mips|pipeIF_ID0|pc_out[16], mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[16]\, mips|pipeID_EX0|pc_4E[16], mips_de2, 1
instance = comp, \mips|pc_branchE[16]~28\, mips|pc_branchE[16]~28, mips_de2, 1
instance = comp, \s_display[16]~107\, s_display[16]~107, mips_de2, 1
instance = comp, \s_display[16]~111\, s_display[16]~111, mips_de2, 1
instance = comp, \s_display[16]~112\, s_display[16]~112, mips_de2, 1
instance = comp, \mips|pc_4[17]~30\, mips|pc_4[17]~30, mips_de2, 1
instance = comp, \mips|pc[17]~7\, mips|pc[17]~7, mips_de2, 1
instance = comp, \mips|pc[17]\, mips|pc[17], mips_de2, 1
instance = comp, \s_display[17]~114\, s_display[17]~114, mips_de2, 1
instance = comp, \s_display[17]~115\, s_display[17]~115, mips_de2, 1
instance = comp, \s_display[17]~116\, s_display[17]~116, mips_de2, 1
instance = comp, \s_display[17]~117\, s_display[17]~117, mips_de2, 1
instance = comp, \s_display[17]~118\, s_display[17]~118, mips_de2, 1
instance = comp, \mips|pc_4[18]~32\, mips|pc_4[18]~32, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[18]~feeder\, mips|pipeIF_ID0|pc_out[18]~feeder, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[18]\, mips|pipeIF_ID0|pc_out[18], mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[18]~feeder\, mips|pipeID_EX0|pc_4E[18]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[18]\, mips|pipeID_EX0|pc_4E[18], mips_de2, 1
instance = comp, \mips|pc_branchE[18]~32\, mips|pc_branchE[18]~32, mips_de2, 1
instance = comp, \mips|pc_branchE[19]~34\, mips|pc_branchE[19]~34, mips_de2, 1
instance = comp, \s_display[19]~125\, s_display[19]~125, mips_de2, 1
instance = comp, \mips|ula0|sZ~19\, mips|ula0|sZ~19, mips_de2, 1
instance = comp, \mips|ula0|Mux13~10\, mips|ula0|Mux13~10, mips_de2, 1
instance = comp, \mips|ula0|Mux13~3\, mips|ula0|Mux13~3, mips_de2, 1
instance = comp, \mips|ula0|ShiftLeft0~38\, mips|ula0|ShiftLeft0~38, mips_de2, 1
instance = comp, \mips|ula0|Mux13~4\, mips|ula0|Mux13~4, mips_de2, 1
instance = comp, \mips|ula0|Mux13~5\, mips|ula0|Mux13~5, mips_de2, 1
instance = comp, \mips|ula0|Mux13~6\, mips|ula0|Mux13~6, mips_de2, 1
instance = comp, \mips|ula0|Mux13~11\, mips|ula0|Mux13~11, mips_de2, 1
instance = comp, \mips|ula0|Mux13~7\, mips|ula0|Mux13~7, mips_de2, 1
instance = comp, \mips|ula0|Mux13~8\, mips|ula0|Mux13~8, mips_de2, 1
instance = comp, \mips|ula0|Mux13~9\, mips|ula0|Mux13~9, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[19]\, mips|pipeEX_MEM0|PcBranchM[19], mips_de2, 1
instance = comp, \mips|pc_4[19]~34\, mips|pc_4[19]~34, mips_de2, 1
instance = comp, \mips|pc[19]~9\, mips|pc[19]~9, mips_de2, 1
instance = comp, \mips|pc[19]~feeder\, mips|pc[19]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[17]~feeder\, mips|pipeID_EX0|riE[17]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[17]\, mips|pipeID_EX0|riE[17], mips_de2, 1
instance = comp, \mips|pc[19]\, mips|pc[19], mips_de2, 1
instance = comp, \s_display[19]~126\, s_display[19]~126, mips_de2, 1
instance = comp, \s_display[19]~127\, s_display[19]~127, mips_de2, 1
instance = comp, \s_display[19]~128\, s_display[19]~128, mips_de2, 1
instance = comp, \s_display[19]~129\, s_display[19]~129, mips_de2, 1
instance = comp, \s_display[19]~130\, s_display[19]~130, mips_de2, 1
instance = comp, \s_display[18]~119\, s_display[18]~119, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[18]\, mips|pipeEX_MEM0|PcBranchM[18], mips_de2, 1
instance = comp, \mips|pc[18]~8\, mips|pc[18]~8, mips_de2, 1
instance = comp, \mips|pc[18]\, mips|pc[18], mips_de2, 1
instance = comp, \s_display[18]~120\, s_display[18]~120, mips_de2, 1
instance = comp, \s_display[18]~121\, s_display[18]~121, mips_de2, 1
instance = comp, \s_display[18]~122\, s_display[18]~122, mips_de2, 1
instance = comp, \s_display[18]~123\, s_display[18]~123, mips_de2, 1
instance = comp, \s_display[18]~124\, s_display[18]~124, mips_de2, 1
instance = comp, \hex4|Mux6~0\, hex4|Mux6~0, mips_de2, 1
instance = comp, \hex4|Mux5~0\, hex4|Mux5~0, mips_de2, 1
instance = comp, \hex4|Mux4~0\, hex4|Mux4~0, mips_de2, 1
instance = comp, \hex4|Mux3~0\, hex4|Mux3~0, mips_de2, 1
instance = comp, \hex4|Mux2~0\, hex4|Mux2~0, mips_de2, 1
instance = comp, \hex4|Mux1~0\, hex4|Mux1~0, mips_de2, 1
instance = comp, \hex4|Mux0~0\, hex4|Mux0~0, mips_de2, 1
instance = comp, \mips|pc_branchE[20]~36\, mips|pc_branchE[20]~36, mips_de2, 1
instance = comp, \s_display[20]~131\, s_display[20]~131, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[20]\, mips|pipeEX_MEM0|PcBranchM[20], mips_de2, 1
instance = comp, \mips|pc[20]~10\, mips|pc[20]~10, mips_de2, 1
instance = comp, \mips|pc[20]\, mips|pc[20], mips_de2, 1
instance = comp, \s_display[20]~132\, s_display[20]~132, mips_de2, 1
instance = comp, \s_display[20]~133\, s_display[20]~133, mips_de2, 1
instance = comp, \s_display[20]~134\, s_display[20]~134, mips_de2, 1
instance = comp, \s_display[20]~135\, s_display[20]~135, mips_de2, 1
instance = comp, \s_display[20]~136\, s_display[20]~136, mips_de2, 1
instance = comp, \s_display[21]~139\, s_display[21]~139, mips_de2, 1
instance = comp, \s_display[21]~140\, s_display[21]~140, mips_de2, 1
instance = comp, \s_display[21]~141\, s_display[21]~141, mips_de2, 1
instance = comp, \s_display[21]~142\, s_display[21]~142, mips_de2, 1
instance = comp, \mips|pc_branchE[21]~38\, mips|pc_branchE[21]~38, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[21]\, mips|pipeEX_MEM0|PcBranchM[21], mips_de2, 1
instance = comp, \mips|pc_4[21]~38\, mips|pc_4[21]~38, mips_de2, 1
instance = comp, \mips|pc[21]~11\, mips|pc[21]~11, mips_de2, 1
instance = comp, \mips|pc[21]\, mips|pc[21], mips_de2, 1
instance = comp, \mips|pc_4[22]~40\, mips|pc_4[22]~40, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[22]~feeder\, mips|pipeIF_ID0|pc_out[22]~feeder, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[22]\, mips|pipeIF_ID0|pc_out[22], mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[22]\, mips|pipeID_EX0|pc_4E[22], mips_de2, 1
instance = comp, \mips|pc_branchE[22]~40\, mips|pc_branchE[22]~40, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[22]\, mips|pipeEX_MEM0|PcBranchM[22], mips_de2, 1
instance = comp, \mips|pc[22]~12\, mips|pc[22]~12, mips_de2, 1
instance = comp, \mips|pc[22]~feeder\, mips|pc[22]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[20]~feeder\, mips|pipeID_EX0|riE[20]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[20]\, mips|pipeID_EX0|riE[20], mips_de2, 1
instance = comp, \mips|pc[22]\, mips|pc[22], mips_de2, 1
instance = comp, \s_display[22]~144\, s_display[22]~144, mips_de2, 1
instance = comp, \s_display[22]~145\, s_display[22]~145, mips_de2, 1
instance = comp, \s_display[22]~146\, s_display[22]~146, mips_de2, 1
instance = comp, \s_display[22]~147\, s_display[22]~147, mips_de2, 1
instance = comp, \s_display[22]~143\, s_display[22]~143, mips_de2, 1
instance = comp, \s_display[22]~148\, s_display[22]~148, mips_de2, 1
instance = comp, \mips|pc_branchE[23]~42\, mips|pc_branchE[23]~42, mips_de2, 1
instance = comp, \s_display[23]~149\, s_display[23]~149, mips_de2, 1
instance = comp, \s_display[23]~152\, s_display[23]~152, mips_de2, 1
instance = comp, \s_display[23]~153\, s_display[23]~153, mips_de2, 1
instance = comp, \s_display[23]~154\, s_display[23]~154, mips_de2, 1
instance = comp, \hex5|Mux6~0\, hex5|Mux6~0, mips_de2, 1
instance = comp, \hex5|Mux5~0\, hex5|Mux5~0, mips_de2, 1
instance = comp, \hex5|Mux4~0\, hex5|Mux4~0, mips_de2, 1
instance = comp, \hex5|Mux3~0\, hex5|Mux3~0, mips_de2, 1
instance = comp, \hex5|Mux2~0\, hex5|Mux2~0, mips_de2, 1
instance = comp, \hex5|Mux1~0\, hex5|Mux1~0, mips_de2, 1
instance = comp, \hex5|Mux0~0\, hex5|Mux0~0, mips_de2, 1
instance = comp, \s_display[25]~163\, s_display[25]~163, mips_de2, 1
instance = comp, \s_display[25]~164\, s_display[25]~164, mips_de2, 1
instance = comp, \s_display[25]~165\, s_display[25]~165, mips_de2, 1
instance = comp, \mips|pc_branchE[25]~46\, mips|pc_branchE[25]~46, mips_de2, 1
instance = comp, \s_display[25]~161\, s_display[25]~161, mips_de2, 1
instance = comp, \s_display[25]~166\, s_display[25]~166, mips_de2, 1
instance = comp, \mips|pc[27]~17\, mips|pc[27]~17, mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[25]~feeder\, mips|pipeID_EX0|riE[25]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[25]\, mips|pipeID_EX0|riE[25], mips_de2, 1
instance = comp, \mips|pc[27]\, mips|pc[27], mips_de2, 1
instance = comp, \mips|pc_4[23]~42\, mips|pc_4[23]~42, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[23]\, mips|pipeEX_MEM0|PcBranchM[23], mips_de2, 1
instance = comp, \mips|pc[23]~13\, mips|pc[23]~13, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[2]\, mips|breg0|registradores_rtl_0_bypass[2], mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[21]~feeder\, mips|pipeID_EX0|riE[21]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[21]\, mips|pipeID_EX0|riE[21], mips_de2, 1
instance = comp, \mips|pc[23]\, mips|pc[23], mips_de2, 1
instance = comp, \mips|pc_4[24]~44\, mips|pc_4[24]~44, mips_de2, 1
instance = comp, \mips|pc[24]~14\, mips|pc[24]~14, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[4]~feeder\, mips|breg0|registradores_rtl_0_bypass[4]~feeder, mips_de2, 1
instance = comp, \mips|breg0|registradores_rtl_0_bypass[4]\, mips|breg0|registradores_rtl_0_bypass[4], mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[22]~feeder\, mips|pipeID_EX0|riE[22]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[22]\, mips|pipeID_EX0|riE[22], mips_de2, 1
instance = comp, \mips|pc[24]\, mips|pc[24], mips_de2, 1
instance = comp, \mips|pc_4[25]~46\, mips|pc_4[25]~46, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[25]\, mips|pipeEX_MEM0|PcBranchM[25], mips_de2, 1
instance = comp, \mips|pc[25]~15\, mips|pc[25]~15, mips_de2, 1
instance = comp, \mips|pc[25]~feeder\, mips|pc[25]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[23]~feeder\, mips|pipeID_EX0|riE[23]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[23]\, mips|pipeID_EX0|riE[23], mips_de2, 1
instance = comp, \mips|pc[25]\, mips|pc[25], mips_de2, 1
instance = comp, \mips|pc_4[26]~48\, mips|pc_4[26]~48, mips_de2, 1
instance = comp, \mips|pc_4[27]~50\, mips|pc_4[27]~50, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[27]\, mips|pipeIF_ID0|pc_out[27], mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[27]~feeder\, mips|pipeID_EX0|pc_4E[27]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[27]\, mips|pipeID_EX0|pc_4E[27], mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[26]~feeder\, mips|pipeIF_ID0|pc_out[26]~feeder, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[26]\, mips|pipeIF_ID0|pc_out[26], mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[26]~feeder\, mips|pipeID_EX0|pc_4E[26]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[26]\, mips|pipeID_EX0|pc_4E[26], mips_de2, 1
instance = comp, \mips|pc_branchE[26]~48\, mips|pc_branchE[26]~48, mips_de2, 1
instance = comp, \mips|pc_branchE[27]~50\, mips|pc_branchE[27]~50, mips_de2, 1
instance = comp, \s_display[27]~173\, s_display[27]~173, mips_de2, 1
instance = comp, \s_display[27]~175\, s_display[27]~175, mips_de2, 1
instance = comp, \s_display[27]~176\, s_display[27]~176, mips_de2, 1
instance = comp, \s_display[27]~177\, s_display[27]~177, mips_de2, 1
instance = comp, \s_display[27]~178\, s_display[27]~178, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[26]\, mips|pipeEX_MEM0|PcBranchM[26], mips_de2, 1
instance = comp, \mips|pc[26]~16\, mips|pc[26]~16, mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[24]~feeder\, mips|pipeID_EX0|riE[24]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|riE[24]\, mips|pipeID_EX0|riE[24], mips_de2, 1
instance = comp, \mips|pc[26]\, mips|pc[26], mips_de2, 1
instance = comp, \s_display[26]~168\, s_display[26]~168, mips_de2, 1
instance = comp, \s_display[26]~169\, s_display[26]~169, mips_de2, 1
instance = comp, \s_display[26]~170\, s_display[26]~170, mips_de2, 1
instance = comp, \s_display[26]~171\, s_display[26]~171, mips_de2, 1
instance = comp, \s_display[26]~167\, s_display[26]~167, mips_de2, 1
instance = comp, \s_display[26]~172\, s_display[26]~172, mips_de2, 1
instance = comp, \s_display[24]~158\, s_display[24]~158, mips_de2, 1
instance = comp, \s_display[24]~159\, s_display[24]~159, mips_de2, 1
instance = comp, \s_display[24]~160\, s_display[24]~160, mips_de2, 1
instance = comp, \hex6|Mux6~0\, hex6|Mux6~0, mips_de2, 1
instance = comp, \hex6|Mux5~0\, hex6|Mux5~0, mips_de2, 1
instance = comp, \hex6|Mux4~0\, hex6|Mux4~0, mips_de2, 1
instance = comp, \hex6|Mux3~0\, hex6|Mux3~0, mips_de2, 1
instance = comp, \hex6|Mux2~0\, hex6|Mux2~0, mips_de2, 1
instance = comp, \hex6|Mux1~0\, hex6|Mux1~0, mips_de2, 1
instance = comp, \hex6|Mux0~0\, hex6|Mux0~0, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[31]~feeder\, mips|pipeEX_MEM0|PcBranchM[31]~feeder, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[31]\, mips|pipeEX_MEM0|PcBranchM[31], mips_de2, 1
instance = comp, \mips|pc[31]~21\, mips|pc[31]~21, mips_de2, 1
instance = comp, \mips|pc[31]\, mips|pc[31], mips_de2, 1
instance = comp, \mips|pc_4[28]~52\, mips|pc_4[28]~52, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[28]~feeder\, mips|pipeIF_ID0|pc_out[28]~feeder, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[28]\, mips|pipeIF_ID0|pc_out[28], mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[28]\, mips|pipeID_EX0|pc_4E[28], mips_de2, 1
instance = comp, \mips|pc_branchE[28]~52\, mips|pc_branchE[28]~52, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[28]\, mips|pipeEX_MEM0|PcBranchM[28], mips_de2, 1
instance = comp, \mips|pc[28]~18\, mips|pc[28]~18, mips_de2, 1
instance = comp, \mips|pc[28]\, mips|pc[28], mips_de2, 1
instance = comp, \mips|pc_4[29]~54\, mips|pc_4[29]~54, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[29]\, mips|pipeIF_ID0|pc_out[29], mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[29]\, mips|pipeID_EX0|pc_4E[29], mips_de2, 1
instance = comp, \mips|pc_branchE[29]~54\, mips|pc_branchE[29]~54, mips_de2, 1
instance = comp, \mips|pipeEX_MEM0|PcBranchM[29]\, mips|pipeEX_MEM0|PcBranchM[29], mips_de2, 1
instance = comp, \mips|pc[29]~19\, mips|pc[29]~19, mips_de2, 1
instance = comp, \mips|pc[29]\, mips|pc[29], mips_de2, 1
instance = comp, \mips|pc_4[30]~56\, mips|pc_4[30]~56, mips_de2, 1
instance = comp, \mips|pc[30]~20\, mips|pc[30]~20, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[30]~feeder\, mips|pipeIF_ID0|pc_out[30]~feeder, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[30]\, mips|pipeIF_ID0|pc_out[30], mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[30]\, mips|pipeID_EX0|pc_4E[30], mips_de2, 1
instance = comp, \mips|pc[30]\, mips|pc[30], mips_de2, 1
instance = comp, \mips|pc_4[31]~58\, mips|pc_4[31]~58, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[31]~feeder\, mips|pipeIF_ID0|pc_out[31]~feeder, mips_de2, 1
instance = comp, \mips|pipeIF_ID0|pc_out[31]\, mips|pipeIF_ID0|pc_out[31], mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[31]~feeder\, mips|pipeID_EX0|pc_4E[31]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|pc_4E[31]\, mips|pipeID_EX0|pc_4E[31], mips_de2, 1
instance = comp, \mips|pc_branchE[31]~58\, mips|pc_branchE[31]~58, mips_de2, 1
instance = comp, \s_display[31]~197\, s_display[31]~197, mips_de2, 1
instance = comp, \s_display[31]~202\, s_display[31]~202, mips_de2, 1
instance = comp, \s_display[30]~195\, s_display[30]~195, mips_de2, 1
instance = comp, \s_display[30]~196\, s_display[30]~196, mips_de2, 1
instance = comp, \s_display[28]~179\, s_display[28]~179, mips_de2, 1
instance = comp, \s_display[28]~180\, s_display[28]~180, mips_de2, 1
instance = comp, \s_display[28]~181\, s_display[28]~181, mips_de2, 1
instance = comp, \s_display[28]~182\, s_display[28]~182, mips_de2, 1
instance = comp, \s_display[28]~183\, s_display[28]~183, mips_de2, 1
instance = comp, \s_display[28]~184\, s_display[28]~184, mips_de2, 1
instance = comp, \s_display[29]~185\, s_display[29]~185, mips_de2, 1
instance = comp, \s_display[29]~187\, s_display[29]~187, mips_de2, 1
instance = comp, \s_display[29]~188\, s_display[29]~188, mips_de2, 1
instance = comp, \s_display[29]~189\, s_display[29]~189, mips_de2, 1
instance = comp, \s_display[29]~190\, s_display[29]~190, mips_de2, 1
instance = comp, \hex7|Mux6~0\, hex7|Mux6~0, mips_de2, 1
instance = comp, \hex7|Mux5~0\, hex7|Mux5~0, mips_de2, 1
instance = comp, \hex7|Mux4~0\, hex7|Mux4~0, mips_de2, 1
instance = comp, \hex7|Mux3~0\, hex7|Mux3~0, mips_de2, 1
instance = comp, \hex7|Mux2~0\, hex7|Mux2~0, mips_de2, 1
instance = comp, \hex7|Mux1~0\, hex7|Mux1~0, mips_de2, 1
instance = comp, \hex7|Mux0~0\, hex7|Mux0~0, mips_de2, 1
instance = comp, \mips|pipeID_EX0|s_controlesE[0]\, mips|pipeID_EX0|s_controlesE[0], mips_de2, 1
instance = comp, \mips|pipeID_EX0|s_controlesE[1]\, mips|pipeID_EX0|s_controlesE[1], mips_de2, 1
instance = comp, \mips|pipeID_EX0|s_controlesE[2]\, mips|pipeID_EX0|s_controlesE[2], mips_de2, 1
instance = comp, \mips|pipeID_EX0|s_controlesE[3]~feeder\, mips|pipeID_EX0|s_controlesE[3]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|s_controlesE[3]\, mips|pipeID_EX0|s_controlesE[3], mips_de2, 1
instance = comp, \mips|pipeID_EX0|s_controlesE[4]\, mips|pipeID_EX0|s_controlesE[4], mips_de2, 1
instance = comp, \mips|pipeID_EX0|s_controlesE[5]~feeder\, mips|pipeID_EX0|s_controlesE[5]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|s_controlesE[5]\, mips|pipeID_EX0|s_controlesE[5], mips_de2, 1
instance = comp, \mips|pipeID_EX0|s_controlesE[6]\, mips|pipeID_EX0|s_controlesE[6], mips_de2, 1
instance = comp, \mips|pipeID_EX0|s_controlesE[7]~feeder\, mips|pipeID_EX0|s_controlesE[7]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|s_controlesE[7]\, mips|pipeID_EX0|s_controlesE[7], mips_de2, 1
instance = comp, \mips|pipeID_EX0|s_controlesE[8]\, mips|pipeID_EX0|s_controlesE[8], mips_de2, 1
instance = comp, \mips|pipeID_EX0|s_controlesE[9]~feeder\, mips|pipeID_EX0|s_controlesE[9]~feeder, mips_de2, 1
instance = comp, \mips|pipeID_EX0|s_controlesE[9]\, mips|pipeID_EX0|s_controlesE[9], mips_de2, 1
instance = comp, \mips|pipeID_EX0|s_controlesE[10]\, mips|pipeID_EX0|s_controlesE[10], mips_de2, 1
instance = comp, \mips|pipeID_EX0|s_controlesE[11]\, mips|pipeID_EX0|s_controlesE[11], mips_de2, 1
instance = comp, \hexas[0]~I\, hexas[0], mips_de2, 1
instance = comp, \hexas[1]~I\, hexas[1], mips_de2, 1
instance = comp, \hexas[2]~I\, hexas[2], mips_de2, 1
instance = comp, \hexas[3]~I\, hexas[3], mips_de2, 1
instance = comp, \hexas[4]~I\, hexas[4], mips_de2, 1
instance = comp, \hexas[5]~I\, hexas[5], mips_de2, 1
instance = comp, \hexas[6]~I\, hexas[6], mips_de2, 1
instance = comp, \hexas[7]~I\, hexas[7], mips_de2, 1
instance = comp, \hexas[8]~I\, hexas[8], mips_de2, 1
instance = comp, \hexas[9]~I\, hexas[9], mips_de2, 1
instance = comp, \hexas[10]~I\, hexas[10], mips_de2, 1
instance = comp, \hexas[11]~I\, hexas[11], mips_de2, 1
instance = comp, \hexas[12]~I\, hexas[12], mips_de2, 1
instance = comp, \hexas[13]~I\, hexas[13], mips_de2, 1
instance = comp, \hexas[14]~I\, hexas[14], mips_de2, 1
instance = comp, \hexas[15]~I\, hexas[15], mips_de2, 1
instance = comp, \hexas[16]~I\, hexas[16], mips_de2, 1
instance = comp, \hexas[17]~I\, hexas[17], mips_de2, 1
instance = comp, \hexas[18]~I\, hexas[18], mips_de2, 1
instance = comp, \hexas[19]~I\, hexas[19], mips_de2, 1
instance = comp, \hexas[20]~I\, hexas[20], mips_de2, 1
instance = comp, \hexas[21]~I\, hexas[21], mips_de2, 1
instance = comp, \hexas[22]~I\, hexas[22], mips_de2, 1
instance = comp, \hexas[23]~I\, hexas[23], mips_de2, 1
instance = comp, \hexas[24]~I\, hexas[24], mips_de2, 1
instance = comp, \hexas[25]~I\, hexas[25], mips_de2, 1
instance = comp, \hexas[26]~I\, hexas[26], mips_de2, 1
instance = comp, \hexas[27]~I\, hexas[27], mips_de2, 1
instance = comp, \hexas[28]~I\, hexas[28], mips_de2, 1
instance = comp, \hexas[29]~I\, hexas[29], mips_de2, 1
instance = comp, \hexas[30]~I\, hexas[30], mips_de2, 1
instance = comp, \hexas[31]~I\, hexas[31], mips_de2, 1
instance = comp, \hexas[32]~I\, hexas[32], mips_de2, 1
instance = comp, \hexas[33]~I\, hexas[33], mips_de2, 1
instance = comp, \hexas[34]~I\, hexas[34], mips_de2, 1
instance = comp, \hexas[35]~I\, hexas[35], mips_de2, 1
instance = comp, \hexas[36]~I\, hexas[36], mips_de2, 1
instance = comp, \hexas[37]~I\, hexas[37], mips_de2, 1
instance = comp, \hexas[38]~I\, hexas[38], mips_de2, 1
instance = comp, \hexas[39]~I\, hexas[39], mips_de2, 1
instance = comp, \hexas[40]~I\, hexas[40], mips_de2, 1
instance = comp, \hexas[41]~I\, hexas[41], mips_de2, 1
instance = comp, \hexas[42]~I\, hexas[42], mips_de2, 1
instance = comp, \hexas[43]~I\, hexas[43], mips_de2, 1
instance = comp, \hexas[44]~I\, hexas[44], mips_de2, 1
instance = comp, \hexas[45]~I\, hexas[45], mips_de2, 1
instance = comp, \hexas[46]~I\, hexas[46], mips_de2, 1
instance = comp, \hexas[47]~I\, hexas[47], mips_de2, 1
instance = comp, \hexas[48]~I\, hexas[48], mips_de2, 1
instance = comp, \hexas[49]~I\, hexas[49], mips_de2, 1
instance = comp, \hexas[50]~I\, hexas[50], mips_de2, 1
instance = comp, \hexas[51]~I\, hexas[51], mips_de2, 1
instance = comp, \hexas[52]~I\, hexas[52], mips_de2, 1
instance = comp, \hexas[53]~I\, hexas[53], mips_de2, 1
instance = comp, \hexas[54]~I\, hexas[54], mips_de2, 1
instance = comp, \hexas[55]~I\, hexas[55], mips_de2, 1
instance = comp, \led_zero~I\, led_zero, mips_de2, 1
instance = comp, \led_clk~I\, led_clk, mips_de2, 1
instance = comp, \controles[0]~I\, controles[0], mips_de2, 1
instance = comp, \controles[1]~I\, controles[1], mips_de2, 1
instance = comp, \controles[2]~I\, controles[2], mips_de2, 1
instance = comp, \controles[3]~I\, controles[3], mips_de2, 1
instance = comp, \controles[4]~I\, controles[4], mips_de2, 1
instance = comp, \controles[5]~I\, controles[5], mips_de2, 1
instance = comp, \controles[6]~I\, controles[6], mips_de2, 1
instance = comp, \controles[7]~I\, controles[7], mips_de2, 1
instance = comp, \controles[8]~I\, controles[8], mips_de2, 1
instance = comp, \controles[9]~I\, controles[9], mips_de2, 1
instance = comp, \controles[10]~I\, controles[10], mips_de2, 1
instance = comp, \controles[11]~I\, controles[11], mips_de2, 1
