{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576339207338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576339207343 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2018  Intel Corporation. All rights reserved. " "Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576339207343 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576339207343 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576339207343 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576339207343 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576339207343 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576339207343 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576339207343 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576339207343 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576339207343 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576339207343 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576339207343 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576339207343 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576339207343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 14 10:00:07 2019 " "Processing started: Sat Dec 14 10:00:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576339207343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339207343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339207353 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "toolflow 18.0.0 Standard Edition U:/CPRE381/ProjC/QuartusWork/toolflow_assignment_defaults.qdf II " "Revision \"toolflow\" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File U:/CPRE381/ProjC/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1576339207693 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga/18.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/18.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339207748 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576339208553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576339208553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/projc/modelsimwork/src/alu32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/alu32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU32Bit-structural " "Found design unit 1: ALU32Bit-structural" {  } { { "../ModelSimWork/src/ALU32Bit.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/ALU32Bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339221753 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU32Bit " "Found entity 1: ALU32Bit" {  } { { "../ModelSimWork/src/ALU32Bit.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/ALU32Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339221753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339221753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/projc/modelsimwork/src/alubit0to30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/alubit0to30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUBit0to30-dataflow " "Found design unit 1: ALUBit0to30-dataflow" {  } { { "../ModelSimWork/src/ALUBit0to30.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/ALUBit0to30.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339221808 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUBit0to30 " "Found entity 1: ALUBit0to30" {  } { { "../ModelSimWork/src/ALUBit0to30.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/ALUBit0to30.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339221808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339221808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/projc/modelsimwork/src/alubit31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/alubit31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUBit31-dataflow " "Found design unit 1: ALUBit31-dataflow" {  } { { "../ModelSimWork/src/ALUBit31.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/ALUBit31.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339221863 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUBit31 " "Found entity 1: ALUBit31" {  } { { "../ModelSimWork/src/ALUBit31.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/ALUBit31.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339221863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339221863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/projc/modelsimwork/src/exmemreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/exmemreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXMEMReg-description " "Found design unit 1: EXMEMReg-description" {  } { { "../ModelSimWork/src/EXMEMReg.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/EXMEMReg.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339221918 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXMEMReg " "Found entity 1: EXMEMReg" {  } { { "../ModelSimWork/src/EXMEMReg.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/EXMEMReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339221918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339221918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/projc/modelsimwork/src/fullalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/fullalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullALU-structural " "Found design unit 1: fullALU-structural" {  } { { "../ModelSimWork/src/FullALU.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/FullALU.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339221978 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullALU " "Found entity 1: fullALU" {  } { { "../ModelSimWork/src/FullALU.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/FullALU.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339221978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339221978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/projc/modelsimwork/src/idexreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/idexreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IDEXReg-description " "Found design unit 1: IDEXReg-description" {  } { { "../ModelSimWork/src/IDEXReg.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/IDEXReg.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222033 ""} { "Info" "ISGN_ENTITY_NAME" "1 IDEXReg " "Found entity 1: IDEXReg" {  } { { "../ModelSimWork/src/IDEXReg.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/IDEXReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339222033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/projc/modelsimwork/src/ifidreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/ifidreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFIDReg-description " "Found design unit 1: IFIDReg-description" {  } { { "../ModelSimWork/src/IFIDReg.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/IFIDReg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222083 ""} { "Info" "ISGN_ENTITY_NAME" "1 IFIDReg " "Found entity 1: IFIDReg" {  } { { "../ModelSimWork/src/IFIDReg.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/IFIDReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339222083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/projc/modelsimwork/src/memwbreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/memwbreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMWBReg-description " "Found design unit 1: MEMWBReg-description" {  } { { "../ModelSimWork/src/MEMWBReg.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/MEMWBReg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222138 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMWBReg " "Found entity 1: MEMWBReg" {  } { { "../ModelSimWork/src/MEMWBReg.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/MEMWBReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339222138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/projc/modelsimwork/src/mips_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/mips_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/MIPS_Processor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222193 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/MIPS_Processor.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339222193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/projc/modelsimwork/src/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavior " "Found design unit 1: control-behavior" {  } { { "../ModelSimWork/src/control.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/control.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222253 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../ModelSimWork/src/control.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/control.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339222253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/projc/modelsimwork/src/decoder32to5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/decoder32to5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder32to5-dataflow " "Found design unit 1: decoder32to5-dataflow" {  } { { "../ModelSimWork/src/decoder32to5.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/decoder32to5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222303 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder32to5 " "Found entity 1: decoder32to5" {  } { { "../ModelSimWork/src/decoder32to5.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/decoder32to5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339222303 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "dff " "Entity \"dff\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "../ModelSimWork/src/dff.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/dff.vhd" 21 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1576339222358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/projc/modelsimwork/src/dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff-mixed " "Found design unit 1: dff-mixed" {  } { { "../ModelSimWork/src/dff.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/dff.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339222368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/projc/modelsimwork/src/extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender-dataflow " "Found design unit 1: extender-dataflow" {  } { { "../ModelSimWork/src/extender.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/extender.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222418 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "../ModelSimWork/src/extender.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339222418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/projc/modelsimwork/src/forward_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/forward_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forward_unit-behavior " "Found design unit 1: forward_unit-behavior" {  } { { "../ModelSimWork/src/forward_unit.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/forward_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222468 ""} { "Info" "ISGN_ENTITY_NAME" "1 forward_unit " "Found entity 1: forward_unit" {  } { { "../ModelSimWork/src/forward_unit.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/forward_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339222468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/projc/modelsimwork/src/hazard_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/hazard_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazard_detect-behavior " "Found design unit 1: hazard_detect-behavior" {  } { { "../ModelSimWork/src/hazard_detect.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/hazard_detect.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222523 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazard_detect " "Found entity 1: hazard_detect" {  } { { "../ModelSimWork/src/hazard_detect.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/hazard_detect.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339222523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/projc/modelsimwork/src/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../ModelSimWork/src/mem.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222578 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../ModelSimWork/src/mem.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339222578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/projc/modelsimwork/src/mux32bitarray.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /cpre381/projc/modelsimwork/src/mux32bitarray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32BitArray " "Found design unit 1: mux32BitArray" {  } { { "../ModelSimWork/src/mux32BitArray.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/mux32BitArray.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339222633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/projc/modelsimwork/src/mux32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/mux32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32to1-dataflow " "Found design unit 1: mux32to1-dataflow" {  } { { "../ModelSimWork/src/mux32to1.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/mux32to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222688 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32to1 " "Found entity 1: mux32to1" {  } { { "../ModelSimWork/src/mux32to1.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/mux32to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339222688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/projc/modelsimwork/src/mux_df.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/mux_df.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_df-dataflow " "Found design unit 1: mux_df-dataflow" {  } { { "../ModelSimWork/src/mux_df.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/mux_df.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222738 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_df " "Found entity 1: mux_df" {  } { { "../ModelSimWork/src/mux_df.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/mux_df.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339222738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/projc/modelsimwork/src/new 1.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/new 1.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "../ModelSimWork/src/new 1.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/new 1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339222788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/projc/modelsimwork/src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-structural " "Found design unit 1: reg-structural" {  } { { "../ModelSimWork/src/reg.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/reg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222833 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../ModelSimWork/src/reg.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/reg.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339222833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/projc/modelsimwork/src/register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32-description " "Found design unit 1: register32-description" {  } { { "../ModelSimWork/src/register32.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/register32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222888 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "../ModelSimWork/src/register32.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/register32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339222888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/projc/modelsimwork/src/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-structural " "Found design unit 1: registerFile-structural" {  } { { "../ModelSimWork/src/registerFile.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/registerFile.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222943 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../ModelSimWork/src/registerFile.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/registerFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339222943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339222943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/projc/modelsimwork/src/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-behavior " "Found design unit 1: shifter-behavior" {  } { { "../ModelSimWork/src/shifter.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/shifter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339223003 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../ModelSimWork/src/shifter.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339223003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339223003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/projc/modelsimwork/src/tb_pipelineregisters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/projc/modelsimwork/src/tb_pipelineregisters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_pipelineRegisters-behavior " "Found design unit 1: tb_pipelineRegisters-behavior" {  } { { "../ModelSimWork/src/tb_pipelineRegisters.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/tb_pipelineRegisters.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339223053 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_pipelineRegisters " "Found entity 1: tb_pipelineRegisters" {  } { { "../ModelSimWork/src/tb_pipelineRegisters.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/tb_pipelineRegisters.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576339223053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339223053 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "ForwardA forward_unit.vhd(17) " "VHDL Interface Declaration error in forward_unit.vhd(17): interface object \"ForwardA\" of mode out cannot be read. Change object mode to buffer." {  } { { "../ModelSimWork/src/forward_unit.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/forward_unit.vhd" 17 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1576339223073 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "ForwardB forward_unit.vhd(17) " "VHDL Interface Declaration error in forward_unit.vhd(17): interface object \"ForwardB\" of mode out cannot be read. Change object mode to buffer." {  } { { "../ModelSimWork/src/forward_unit.vhd" "" { Text "U:/CPRE381/ProjC/ModelSimWork/src/forward_unit.vhd" 17 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1576339223078 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576339223488 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 14 10:00:23 2019 " "Processing ended: Sat Dec 14 10:00:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576339223488 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576339223488 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576339223488 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576339223488 ""}
