Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Sun Apr 13 16:58:28 2025
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-9    Warning   Small multiplier               2           
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     84.532        0.000                      0                 3525        0.118        0.000                      0                 3525       49.500        0.000                       0                  1295  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              84.532        0.000                      0                 3525        0.118        0.000                      0                 3525       49.500        0.000                       0                  1295  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       84.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.532ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_speed_reg_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.373ns  (logic 3.185ns (20.718%)  route 12.188ns (79.282%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 104.833 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.554     5.138    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y64         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1116, routed)        2.546     8.140    game_datapath/game_cu/D_game_fsm_q_reg[4]_9[0]
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.264 r  game_datapath/game_cu/D_b_dff_q[31]_i_8/O
                         net (fo=67, routed)          3.455    11.720    game_datapath/game_regfiles/D_b_dff_q_reg[31]
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124    11.844 f  game_datapath/game_regfiles/D_game_fsm_q[1]_i_9/O
                         net (fo=1, routed)           0.596    12.439    game_datapath/game_regfiles/D_game_fsm_q[1]_i_9_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.124    12.563 f  game_datapath/game_regfiles/D_game_fsm_q[1]_i_7/O
                         net (fo=7, routed)           0.789    13.353    game_datapath/game_cu/D_b_dff_q_reg[0]
    SLICE_X61Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  game_datapath/game_cu/D_b_dff_q[0]_i_2/O
                         net (fo=11, routed)          1.418    14.895    game_datapath/game_cu/M_game_datapath_b[0]
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.124    15.019 r  game_datapath/game_cu/D_correct_button_reg_q[3]_i_14/O
                         net (fo=1, routed)           0.000    15.019    game_datapath/game_cu/D_correct_button_reg_q[3]_i_14_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.551 r  game_datapath/game_cu/D_correct_button_reg_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.551    game_datapath/game_cu/D_correct_button_reg_q_reg[3]_i_4_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.665 r  game_datapath/game_cu/D_correct_button_reg_q_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.665    game_datapath/game_cu/D_correct_button_reg_q_reg[7]_i_4_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.779 r  game_datapath/game_cu/D_correct_button_reg_q_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.779    game_datapath/game_cu/D_correct_button_reg_q_reg[11]_i_4_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.893 r  game_datapath/game_cu/D_correct_button_reg_q_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.893    game_datapath/game_cu/D_correct_button_reg_q_reg[15]_i_4_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.007 r  game_datapath/game_cu/D_correct_button_reg_q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.007    game_datapath/game_cu/D_correct_button_reg_q_reg[19]_i_4_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.121 r  game_datapath/game_cu/D_correct_button_reg_q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.121    game_datapath/game_cu/D_correct_button_reg_q_reg[23]_i_4_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.235 r  game_datapath/game_cu/D_correct_button_reg_q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.235    game_datapath/game_cu/D_correct_button_reg_q_reg[27]_i_4_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.474 r  game_datapath/game_cu/D_correct_button_reg_q_reg[30]_i_6/O[2]
                         net (fo=1, routed)           0.865    17.339    game_datapath/game_cu/game_alu/data0[30]
    SLICE_X56Y64         LUT3 (Prop_lut3_I1_O)        0.326    17.665 r  game_datapath/game_cu/D_correct_button_reg_q[30]_i_5/O
                         net (fo=1, routed)           0.739    18.404    game_datapath/game_cu/D_correct_button_reg_q[30]_i_5_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I5_O)        0.328    18.732 r  game_datapath/game_cu/D_correct_button_reg_q[30]_i_1/O
                         net (fo=10, routed)          1.779    20.511    game_datapath/game_regfiles/D_data_reg_q_reg[31]_1[30]
    SLICE_X56Y72         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.429   104.833    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y72         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[30]/C
                         clock pessimism              0.258   105.091    
                         clock uncertainty           -0.035   105.056    
    SLICE_X56Y72         FDRE (Setup_fdre_C_D)       -0.013   105.043    game_datapath/game_regfiles/D_motor_speed_reg_q_reg[30]
  -------------------------------------------------------------------
                         required time                        105.043    
                         arrival time                         -20.511    
  -------------------------------------------------------------------
                         slack                                 84.532    

Slack (MET) :             84.609ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p0_score_reg_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.279ns  (logic 3.185ns (20.846%)  route 12.094ns (79.154%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 104.832 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.554     5.138    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y64         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1116, routed)        2.546     8.140    game_datapath/game_cu/D_game_fsm_q_reg[4]_9[0]
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.264 r  game_datapath/game_cu/D_b_dff_q[31]_i_8/O
                         net (fo=67, routed)          3.455    11.720    game_datapath/game_regfiles/D_b_dff_q_reg[31]
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124    11.844 f  game_datapath/game_regfiles/D_game_fsm_q[1]_i_9/O
                         net (fo=1, routed)           0.596    12.439    game_datapath/game_regfiles/D_game_fsm_q[1]_i_9_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.124    12.563 f  game_datapath/game_regfiles/D_game_fsm_q[1]_i_7/O
                         net (fo=7, routed)           0.789    13.353    game_datapath/game_cu/D_b_dff_q_reg[0]
    SLICE_X61Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  game_datapath/game_cu/D_b_dff_q[0]_i_2/O
                         net (fo=11, routed)          1.418    14.895    game_datapath/game_cu/M_game_datapath_b[0]
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.124    15.019 r  game_datapath/game_cu/D_correct_button_reg_q[3]_i_14/O
                         net (fo=1, routed)           0.000    15.019    game_datapath/game_cu/D_correct_button_reg_q[3]_i_14_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.551 r  game_datapath/game_cu/D_correct_button_reg_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.551    game_datapath/game_cu/D_correct_button_reg_q_reg[3]_i_4_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.665 r  game_datapath/game_cu/D_correct_button_reg_q_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.665    game_datapath/game_cu/D_correct_button_reg_q_reg[7]_i_4_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.779 r  game_datapath/game_cu/D_correct_button_reg_q_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.779    game_datapath/game_cu/D_correct_button_reg_q_reg[11]_i_4_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.893 r  game_datapath/game_cu/D_correct_button_reg_q_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.893    game_datapath/game_cu/D_correct_button_reg_q_reg[15]_i_4_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.007 r  game_datapath/game_cu/D_correct_button_reg_q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.007    game_datapath/game_cu/D_correct_button_reg_q_reg[19]_i_4_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.121 r  game_datapath/game_cu/D_correct_button_reg_q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.121    game_datapath/game_cu/D_correct_button_reg_q_reg[23]_i_4_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.235 r  game_datapath/game_cu/D_correct_button_reg_q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.235    game_datapath/game_cu/D_correct_button_reg_q_reg[27]_i_4_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.474 r  game_datapath/game_cu/D_correct_button_reg_q_reg[30]_i_6/O[2]
                         net (fo=1, routed)           0.865    17.339    game_datapath/game_cu/game_alu/data0[30]
    SLICE_X56Y64         LUT3 (Prop_lut3_I1_O)        0.326    17.665 r  game_datapath/game_cu/D_correct_button_reg_q[30]_i_5/O
                         net (fo=1, routed)           0.739    18.404    game_datapath/game_cu/D_correct_button_reg_q[30]_i_5_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I5_O)        0.328    18.732 r  game_datapath/game_cu/D_correct_button_reg_q[30]_i_1/O
                         net (fo=10, routed)          1.685    20.417    game_datapath/game_regfiles/D_data_reg_q_reg[31]_1[30]
    SLICE_X55Y72         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.428   104.832    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[30]/C
                         clock pessimism              0.272   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X55Y72         FDRE (Setup_fdre_C_D)       -0.043   105.026    game_datapath/game_regfiles/D_p0_score_reg_q_reg[30]
  -------------------------------------------------------------------
                         required time                        105.026    
                         arrival time                         -20.417    
  -------------------------------------------------------------------
                         slack                                 84.609    

Slack (MET) :             84.681ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_temp1_reg_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.138ns  (logic 2.831ns (18.702%)  route 12.307ns (81.298%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 104.839 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.554     5.138    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y64         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1116, routed)        2.546     8.140    game_datapath/game_cu/D_game_fsm_q_reg[4]_9[0]
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.264 r  game_datapath/game_cu/D_b_dff_q[31]_i_8/O
                         net (fo=67, routed)          3.455    11.720    game_datapath/game_regfiles/D_b_dff_q_reg[31]
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124    11.844 f  game_datapath/game_regfiles/D_game_fsm_q[1]_i_9/O
                         net (fo=1, routed)           0.596    12.439    game_datapath/game_regfiles/D_game_fsm_q[1]_i_9_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.124    12.563 f  game_datapath/game_regfiles/D_game_fsm_q[1]_i_7/O
                         net (fo=7, routed)           0.789    13.353    game_datapath/game_cu/D_b_dff_q_reg[0]
    SLICE_X61Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  game_datapath/game_cu/D_b_dff_q[0]_i_2/O
                         net (fo=11, routed)          1.418    14.895    game_datapath/game_cu/M_game_datapath_b[0]
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.124    15.019 r  game_datapath/game_cu/D_correct_button_reg_q[3]_i_14/O
                         net (fo=1, routed)           0.000    15.019    game_datapath/game_cu/D_correct_button_reg_q[3]_i_14_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.551 r  game_datapath/game_cu/D_correct_button_reg_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.551    game_datapath/game_cu/D_correct_button_reg_q_reg[3]_i_4_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.665 r  game_datapath/game_cu/D_correct_button_reg_q_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.665    game_datapath/game_cu/D_correct_button_reg_q_reg[7]_i_4_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.779 r  game_datapath/game_cu/D_correct_button_reg_q_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.779    game_datapath/game_cu/D_correct_button_reg_q_reg[11]_i_4_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.092 r  game_datapath/game_cu/D_correct_button_reg_q_reg[15]_i_4/O[3]
                         net (fo=1, routed)           0.656    16.748    game_datapath/game_cu/game_alu/data0[15]
    SLICE_X54Y65         LUT4 (Prop_lut4_I0_O)        0.334    17.082 r  game_datapath/game_cu/D_correct_button_reg_q[15]_i_3/O
                         net (fo=1, routed)           0.581    17.663    game_datapath/game_cu/D_correct_button_reg_q[15]_i_3_n_0
    SLICE_X51Y64         LUT5 (Prop_lut5_I4_O)        0.348    18.011 r  game_datapath/game_cu/D_correct_button_reg_q[15]_i_1/O
                         net (fo=10, routed)          2.264    20.276    game_datapath/game_regfiles/D_data_reg_q_reg[31]_1[15]
    SLICE_X53Y66         FDRE                                         r  game_datapath/game_regfiles/D_temp1_reg_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.435   104.839    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X53Y66         FDRE                                         r  game_datapath/game_regfiles/D_temp1_reg_q_reg[15]/C
                         clock pessimism              0.258   105.097    
                         clock uncertainty           -0.035   105.062    
    SLICE_X53Y66         FDRE (Setup_fdre_C_D)       -0.105   104.957    game_datapath/game_regfiles/D_temp1_reg_q_reg[15]
  -------------------------------------------------------------------
                         required time                        104.957    
                         arrival time                         -20.276    
  -------------------------------------------------------------------
                         slack                                 84.681    

Slack (MET) :             84.825ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_reg_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.089ns  (logic 3.185ns (21.108%)  route 11.904ns (78.892%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 104.832 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.554     5.138    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y64         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1116, routed)        2.546     8.140    game_datapath/game_cu/D_game_fsm_q_reg[4]_9[0]
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.264 r  game_datapath/game_cu/D_b_dff_q[31]_i_8/O
                         net (fo=67, routed)          3.455    11.720    game_datapath/game_regfiles/D_b_dff_q_reg[31]
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124    11.844 f  game_datapath/game_regfiles/D_game_fsm_q[1]_i_9/O
                         net (fo=1, routed)           0.596    12.439    game_datapath/game_regfiles/D_game_fsm_q[1]_i_9_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.124    12.563 f  game_datapath/game_regfiles/D_game_fsm_q[1]_i_7/O
                         net (fo=7, routed)           0.789    13.353    game_datapath/game_cu/D_b_dff_q_reg[0]
    SLICE_X61Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  game_datapath/game_cu/D_b_dff_q[0]_i_2/O
                         net (fo=11, routed)          1.418    14.895    game_datapath/game_cu/M_game_datapath_b[0]
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.124    15.019 r  game_datapath/game_cu/D_correct_button_reg_q[3]_i_14/O
                         net (fo=1, routed)           0.000    15.019    game_datapath/game_cu/D_correct_button_reg_q[3]_i_14_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.551 r  game_datapath/game_cu/D_correct_button_reg_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.551    game_datapath/game_cu/D_correct_button_reg_q_reg[3]_i_4_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.665 r  game_datapath/game_cu/D_correct_button_reg_q_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.665    game_datapath/game_cu/D_correct_button_reg_q_reg[7]_i_4_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.779 r  game_datapath/game_cu/D_correct_button_reg_q_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.779    game_datapath/game_cu/D_correct_button_reg_q_reg[11]_i_4_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.893 r  game_datapath/game_cu/D_correct_button_reg_q_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.893    game_datapath/game_cu/D_correct_button_reg_q_reg[15]_i_4_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.007 r  game_datapath/game_cu/D_correct_button_reg_q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.007    game_datapath/game_cu/D_correct_button_reg_q_reg[19]_i_4_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.121 r  game_datapath/game_cu/D_correct_button_reg_q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.121    game_datapath/game_cu/D_correct_button_reg_q_reg[23]_i_4_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.235 r  game_datapath/game_cu/D_correct_button_reg_q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.235    game_datapath/game_cu/D_correct_button_reg_q_reg[27]_i_4_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.474 r  game_datapath/game_cu/D_correct_button_reg_q_reg[30]_i_6/O[2]
                         net (fo=1, routed)           0.865    17.339    game_datapath/game_cu/game_alu/data0[30]
    SLICE_X56Y64         LUT3 (Prop_lut3_I1_O)        0.326    17.665 r  game_datapath/game_cu/D_correct_button_reg_q[30]_i_5/O
                         net (fo=1, routed)           0.739    18.404    game_datapath/game_cu/D_correct_button_reg_q[30]_i_5_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I5_O)        0.328    18.732 r  game_datapath/game_cu/D_correct_button_reg_q[30]_i_1/O
                         net (fo=10, routed)          1.496    20.227    game_datapath/game_regfiles/D_data_reg_q_reg[31]_1[30]
    SLICE_X54Y72         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.428   104.832    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[30]/C
                         clock pessimism              0.272   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X54Y72         FDRE (Setup_fdre_C_D)       -0.016   105.053    game_datapath/game_regfiles/D_correct_button_reg_q_reg[30]
  -------------------------------------------------------------------
                         required time                        105.053    
                         arrival time                         -20.227    
  -------------------------------------------------------------------
                         slack                                 84.825    

Slack (MET) :             85.123ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_direction_reg_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.720ns  (logic 2.709ns (18.404%)  route 12.011ns (81.596%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 104.839 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.554     5.138    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y64         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1116, routed)        2.546     8.140    game_datapath/game_cu/D_game_fsm_q_reg[4]_9[0]
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.264 r  game_datapath/game_cu/D_b_dff_q[31]_i_8/O
                         net (fo=67, routed)          3.455    11.720    game_datapath/game_regfiles/D_b_dff_q_reg[31]
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124    11.844 f  game_datapath/game_regfiles/D_game_fsm_q[1]_i_9/O
                         net (fo=1, routed)           0.596    12.439    game_datapath/game_regfiles/D_game_fsm_q[1]_i_9_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.124    12.563 f  game_datapath/game_regfiles/D_game_fsm_q[1]_i_7/O
                         net (fo=7, routed)           0.789    13.353    game_datapath/game_cu/D_b_dff_q_reg[0]
    SLICE_X61Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  game_datapath/game_cu/D_b_dff_q[0]_i_2/O
                         net (fo=11, routed)          1.418    14.895    game_datapath/game_cu/M_game_datapath_b[0]
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.124    15.019 r  game_datapath/game_cu/D_correct_button_reg_q[3]_i_14/O
                         net (fo=1, routed)           0.000    15.019    game_datapath/game_cu/D_correct_button_reg_q[3]_i_14_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.551 r  game_datapath/game_cu/D_correct_button_reg_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.551    game_datapath/game_cu/D_correct_button_reg_q_reg[3]_i_4_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.665 r  game_datapath/game_cu/D_correct_button_reg_q_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.665    game_datapath/game_cu/D_correct_button_reg_q_reg[7]_i_4_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.779 r  game_datapath/game_cu/D_correct_button_reg_q_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.779    game_datapath/game_cu/D_correct_button_reg_q_reg[11]_i_4_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.893 r  game_datapath/game_cu/D_correct_button_reg_q_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.893    game_datapath/game_cu/D_correct_button_reg_q_reg[15]_i_4_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.007 r  game_datapath/game_cu/D_correct_button_reg_q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.007    game_datapath/game_cu/D_correct_button_reg_q_reg[19]_i_4_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.229 r  game_datapath/game_cu/D_correct_button_reg_q_reg[23]_i_4/O[0]
                         net (fo=1, routed)           1.091    17.319    game_datapath/game_cu/game_alu/data0[20]
    SLICE_X57Y64         LUT3 (Prop_lut3_I1_O)        0.299    17.618 r  game_datapath/game_cu/D_correct_button_reg_q[20]_i_3/O
                         net (fo=1, routed)           0.492    18.111    game_datapath/game_cu/D_correct_button_reg_q[20]_i_3_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I5_O)        0.124    18.235 r  game_datapath/game_cu/D_correct_button_reg_q[20]_i_1/O
                         net (fo=10, routed)          1.623    19.858    game_datapath/game_regfiles/D_data_reg_q_reg[31]_1[20]
    SLICE_X57Y67         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.435   104.839    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y67         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[20]/C
                         clock pessimism              0.258   105.097    
                         clock uncertainty           -0.035   105.062    
    SLICE_X57Y67         FDRE (Setup_fdre_C_D)       -0.081   104.981    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[20]
  -------------------------------------------------------------------
                         required time                        104.981    
                         arrival time                         -19.858    
  -------------------------------------------------------------------
                         slack                                 85.123    

Slack (MET) :             85.135ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_reg_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.739ns  (logic 2.597ns (17.620%)  route 12.142ns (82.380%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 104.832 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.554     5.138    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y64         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1116, routed)        2.546     8.140    game_datapath/game_cu/D_game_fsm_q_reg[4]_9[0]
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.264 r  game_datapath/game_cu/D_b_dff_q[31]_i_8/O
                         net (fo=67, routed)          3.455    11.720    game_datapath/game_regfiles/D_b_dff_q_reg[31]
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124    11.844 f  game_datapath/game_regfiles/D_game_fsm_q[1]_i_9/O
                         net (fo=1, routed)           0.596    12.439    game_datapath/game_regfiles/D_game_fsm_q[1]_i_9_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.124    12.563 f  game_datapath/game_regfiles/D_game_fsm_q[1]_i_7/O
                         net (fo=7, routed)           0.789    13.353    game_datapath/game_cu/D_b_dff_q_reg[0]
    SLICE_X61Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  game_datapath/game_cu/D_b_dff_q[0]_i_2/O
                         net (fo=11, routed)          1.418    14.895    game_datapath/game_cu/M_game_datapath_b[0]
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.124    15.019 r  game_datapath/game_cu/D_correct_button_reg_q[3]_i_14/O
                         net (fo=1, routed)           0.000    15.019    game_datapath/game_cu/D_correct_button_reg_q[3]_i_14_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.551 r  game_datapath/game_cu/D_correct_button_reg_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.551    game_datapath/game_cu/D_correct_button_reg_q_reg[3]_i_4_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.665 r  game_datapath/game_cu/D_correct_button_reg_q_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.665    game_datapath/game_cu/D_correct_button_reg_q_reg[7]_i_4_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.887 r  game_datapath/game_cu/D_correct_button_reg_q_reg[11]_i_4/O[0]
                         net (fo=1, routed)           1.020    16.907    game_datapath/game_cu/game_alu/data0[8]
    SLICE_X57Y63         LUT4 (Prop_lut4_I0_O)        0.327    17.234 r  game_datapath/game_cu/D_correct_button_reg_q[8]_i_3/O
                         net (fo=1, routed)           0.436    17.670    game_datapath/game_cu/D_correct_button_reg_q[8]_i_3_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I4_O)        0.326    17.996 r  game_datapath/game_cu/D_correct_button_reg_q[8]_i_1/O
                         net (fo=10, routed)          1.881    19.877    game_datapath/game_regfiles/D_data_reg_q_reg[31]_1[8]
    SLICE_X47Y68         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.428   104.832    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X47Y68         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[8]/C
                         clock pessimism              0.258   105.090    
                         clock uncertainty           -0.035   105.055    
    SLICE_X47Y68         FDRE (Setup_fdre_C_D)       -0.043   105.012    game_datapath/game_regfiles/D_correct_button_reg_q_reg[8]
  -------------------------------------------------------------------
                         required time                        105.012    
                         arrival time                         -19.877    
  -------------------------------------------------------------------
                         slack                                 85.135    

Slack (MET) :             85.162ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p1_score_reg_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.742ns  (logic 3.167ns (21.482%)  route 11.575ns (78.518%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.554     5.138    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y64         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1116, routed)        2.546     8.140    game_datapath/game_cu/D_game_fsm_q_reg[4]_9[0]
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.264 r  game_datapath/game_cu/D_b_dff_q[31]_i_8/O
                         net (fo=67, routed)          3.455    11.720    game_datapath/game_regfiles/D_b_dff_q_reg[31]
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124    11.844 f  game_datapath/game_regfiles/D_game_fsm_q[1]_i_9/O
                         net (fo=1, routed)           0.596    12.439    game_datapath/game_regfiles/D_game_fsm_q[1]_i_9_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.124    12.563 f  game_datapath/game_regfiles/D_game_fsm_q[1]_i_7/O
                         net (fo=7, routed)           0.789    13.353    game_datapath/game_cu/D_b_dff_q_reg[0]
    SLICE_X61Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  game_datapath/game_cu/D_b_dff_q[0]_i_2/O
                         net (fo=11, routed)          1.418    14.895    game_datapath/game_cu/M_game_datapath_b[0]
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.124    15.019 r  game_datapath/game_cu/D_correct_button_reg_q[3]_i_14/O
                         net (fo=1, routed)           0.000    15.019    game_datapath/game_cu/D_correct_button_reg_q[3]_i_14_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.551 r  game_datapath/game_cu/D_correct_button_reg_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.551    game_datapath/game_cu/D_correct_button_reg_q_reg[3]_i_4_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.665 r  game_datapath/game_cu/D_correct_button_reg_q_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.665    game_datapath/game_cu/D_correct_button_reg_q_reg[7]_i_4_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.779 r  game_datapath/game_cu/D_correct_button_reg_q_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.779    game_datapath/game_cu/D_correct_button_reg_q_reg[11]_i_4_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.893 r  game_datapath/game_cu/D_correct_button_reg_q_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.893    game_datapath/game_cu/D_correct_button_reg_q_reg[15]_i_4_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.007 r  game_datapath/game_cu/D_correct_button_reg_q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.007    game_datapath/game_cu/D_correct_button_reg_q_reg[19]_i_4_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.121 r  game_datapath/game_cu/D_correct_button_reg_q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.121    game_datapath/game_cu/D_correct_button_reg_q_reg[23]_i_4_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.235 r  game_datapath/game_cu/D_correct_button_reg_q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.235    game_datapath/game_cu/D_correct_button_reg_q_reg[27]_i_4_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.457 r  game_datapath/game_cu/D_correct_button_reg_q_reg[30]_i_6/O[0]
                         net (fo=1, routed)           0.959    17.416    game_datapath/game_cu/game_alu/data0[28]
    SLICE_X53Y69         LUT4 (Prop_lut4_I0_O)        0.327    17.743 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_3/O
                         net (fo=1, routed)           0.436    18.179    game_datapath/game_cu/D_correct_button_reg_q[28]_i_3_n_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I4_O)        0.326    18.505 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_1/O
                         net (fo=10, routed)          1.375    19.880    game_datapath/game_regfiles/D_data_reg_q_reg[31]_1[28]
    SLICE_X61Y70         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.497   104.901    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[28]/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X61Y70         FDRE (Setup_fdre_C_D)       -0.081   105.043    game_datapath/game_regfiles/D_p1_score_reg_q_reg[28]
  -------------------------------------------------------------------
                         required time                        105.043    
                         arrival time                         -19.880    
  -------------------------------------------------------------------
                         slack                                 85.162    

Slack (MET) :             85.188ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.737ns  (logic 3.167ns (21.491%)  route 11.570ns (78.509%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.554     5.138    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y64         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1116, routed)        2.546     8.140    game_datapath/game_cu/D_game_fsm_q_reg[4]_9[0]
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.264 r  game_datapath/game_cu/D_b_dff_q[31]_i_8/O
                         net (fo=67, routed)          3.455    11.720    game_datapath/game_regfiles/D_b_dff_q_reg[31]
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124    11.844 f  game_datapath/game_regfiles/D_game_fsm_q[1]_i_9/O
                         net (fo=1, routed)           0.596    12.439    game_datapath/game_regfiles/D_game_fsm_q[1]_i_9_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.124    12.563 f  game_datapath/game_regfiles/D_game_fsm_q[1]_i_7/O
                         net (fo=7, routed)           0.789    13.353    game_datapath/game_cu/D_b_dff_q_reg[0]
    SLICE_X61Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  game_datapath/game_cu/D_b_dff_q[0]_i_2/O
                         net (fo=11, routed)          1.418    14.895    game_datapath/game_cu/M_game_datapath_b[0]
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.124    15.019 r  game_datapath/game_cu/D_correct_button_reg_q[3]_i_14/O
                         net (fo=1, routed)           0.000    15.019    game_datapath/game_cu/D_correct_button_reg_q[3]_i_14_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.551 r  game_datapath/game_cu/D_correct_button_reg_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.551    game_datapath/game_cu/D_correct_button_reg_q_reg[3]_i_4_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.665 r  game_datapath/game_cu/D_correct_button_reg_q_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.665    game_datapath/game_cu/D_correct_button_reg_q_reg[7]_i_4_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.779 r  game_datapath/game_cu/D_correct_button_reg_q_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.779    game_datapath/game_cu/D_correct_button_reg_q_reg[11]_i_4_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.893 r  game_datapath/game_cu/D_correct_button_reg_q_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.893    game_datapath/game_cu/D_correct_button_reg_q_reg[15]_i_4_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.007 r  game_datapath/game_cu/D_correct_button_reg_q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.007    game_datapath/game_cu/D_correct_button_reg_q_reg[19]_i_4_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.121 r  game_datapath/game_cu/D_correct_button_reg_q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.121    game_datapath/game_cu/D_correct_button_reg_q_reg[23]_i_4_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.235 r  game_datapath/game_cu/D_correct_button_reg_q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.235    game_datapath/game_cu/D_correct_button_reg_q_reg[27]_i_4_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.457 r  game_datapath/game_cu/D_correct_button_reg_q_reg[30]_i_6/O[0]
                         net (fo=1, routed)           0.959    17.416    game_datapath/game_cu/game_alu/data0[28]
    SLICE_X53Y69         LUT4 (Prop_lut4_I0_O)        0.327    17.743 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_3/O
                         net (fo=1, routed)           0.436    18.179    game_datapath/game_cu/D_correct_button_reg_q[28]_i_3_n_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I4_O)        0.326    18.505 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_1/O
                         net (fo=10, routed)          1.370    19.875    game_datapath/game_regfiles/D_data_reg_q_reg[31]_1[28]
    SLICE_X61Y69         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.497   104.901    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[28]/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X61Y69         FDRE (Setup_fdre_C_D)       -0.061   105.063    game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[28]
  -------------------------------------------------------------------
                         required time                        105.063    
                         arrival time                         -19.875    
  -------------------------------------------------------------------
                         slack                                 85.188    

Slack (MET) :             85.212ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_data_reg_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.679ns  (logic 3.053ns (20.799%)  route 11.626ns (79.201%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 104.899 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.554     5.138    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y64         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1116, routed)        2.546     8.140    game_datapath/game_cu/D_game_fsm_q_reg[4]_9[0]
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.264 r  game_datapath/game_cu/D_b_dff_q[31]_i_8/O
                         net (fo=67, routed)          3.455    11.720    game_datapath/game_regfiles/D_b_dff_q_reg[31]
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124    11.844 f  game_datapath/game_regfiles/D_game_fsm_q[1]_i_9/O
                         net (fo=1, routed)           0.596    12.439    game_datapath/game_regfiles/D_game_fsm_q[1]_i_9_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.124    12.563 f  game_datapath/game_regfiles/D_game_fsm_q[1]_i_7/O
                         net (fo=7, routed)           0.789    13.353    game_datapath/game_cu/D_b_dff_q_reg[0]
    SLICE_X61Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  game_datapath/game_cu/D_b_dff_q[0]_i_2/O
                         net (fo=11, routed)          1.418    14.895    game_datapath/game_cu/M_game_datapath_b[0]
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.124    15.019 r  game_datapath/game_cu/D_correct_button_reg_q[3]_i_14/O
                         net (fo=1, routed)           0.000    15.019    game_datapath/game_cu/D_correct_button_reg_q[3]_i_14_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.551 r  game_datapath/game_cu/D_correct_button_reg_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.551    game_datapath/game_cu/D_correct_button_reg_q_reg[3]_i_4_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.665 r  game_datapath/game_cu/D_correct_button_reg_q_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.665    game_datapath/game_cu/D_correct_button_reg_q_reg[7]_i_4_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.779 r  game_datapath/game_cu/D_correct_button_reg_q_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.779    game_datapath/game_cu/D_correct_button_reg_q_reg[11]_i_4_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.893 r  game_datapath/game_cu/D_correct_button_reg_q_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.893    game_datapath/game_cu/D_correct_button_reg_q_reg[15]_i_4_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.007 r  game_datapath/game_cu/D_correct_button_reg_q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.007    game_datapath/game_cu/D_correct_button_reg_q_reg[19]_i_4_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.121 r  game_datapath/game_cu/D_correct_button_reg_q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.121    game_datapath/game_cu/D_correct_button_reg_q_reg[23]_i_4_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.343 r  game_datapath/game_cu/D_correct_button_reg_q_reg[27]_i_4/O[0]
                         net (fo=1, routed)           0.602    16.944    game_datapath/game_cu/game_alu/data0[24]
    SLICE_X56Y68         LUT4 (Prop_lut4_I0_O)        0.325    17.269 r  game_datapath/game_cu/D_correct_button_reg_q[24]_i_3/O
                         net (fo=1, routed)           0.800    18.069    game_datapath/game_cu/D_correct_button_reg_q[24]_i_3_n_0
    SLICE_X56Y69         LUT5 (Prop_lut5_I4_O)        0.328    18.397 r  game_datapath/game_cu/D_correct_button_reg_q[24]_i_1/O
                         net (fo=10, routed)          1.420    19.817    game_datapath/game_regfiles/D_data_reg_q_reg[31]_1[24]
    SLICE_X63Y72         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.495   104.899    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X63Y72         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[24]/C
                         clock pessimism              0.258   105.157    
                         clock uncertainty           -0.035   105.122    
    SLICE_X63Y72         FDRE (Setup_fdre_C_D)       -0.093   105.029    game_datapath/game_regfiles/D_data_reg_q_reg[24]
  -------------------------------------------------------------------
                         required time                        105.029    
                         arrival time                         -19.817    
  -------------------------------------------------------------------
                         slack                                 85.212    

Slack (MET) :             85.239ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p1_score_reg_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.616ns  (logic 2.731ns (18.685%)  route 11.885ns (81.315%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.554     5.138    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y64         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1116, routed)        2.546     8.140    game_datapath/game_cu/D_game_fsm_q_reg[4]_9[0]
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.264 r  game_datapath/game_cu/D_b_dff_q[31]_i_8/O
                         net (fo=67, routed)          3.455    11.720    game_datapath/game_regfiles/D_b_dff_q_reg[31]
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124    11.844 f  game_datapath/game_regfiles/D_game_fsm_q[1]_i_9/O
                         net (fo=1, routed)           0.596    12.439    game_datapath/game_regfiles/D_game_fsm_q[1]_i_9_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.124    12.563 f  game_datapath/game_regfiles/D_game_fsm_q[1]_i_7/O
                         net (fo=7, routed)           0.789    13.353    game_datapath/game_cu/D_b_dff_q_reg[0]
    SLICE_X61Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  game_datapath/game_cu/D_b_dff_q[0]_i_2/O
                         net (fo=11, routed)          1.418    14.895    game_datapath/game_cu/M_game_datapath_b[0]
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.124    15.019 r  game_datapath/game_cu/D_correct_button_reg_q[3]_i_14/O
                         net (fo=1, routed)           0.000    15.019    game_datapath/game_cu/D_correct_button_reg_q[3]_i_14_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.551 r  game_datapath/game_cu/D_correct_button_reg_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.551    game_datapath/game_cu/D_correct_button_reg_q_reg[3]_i_4_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.665 r  game_datapath/game_cu/D_correct_button_reg_q_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.665    game_datapath/game_cu/D_correct_button_reg_q_reg[7]_i_4_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.779 r  game_datapath/game_cu/D_correct_button_reg_q_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.779    game_datapath/game_cu/D_correct_button_reg_q_reg[11]_i_4_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.018 r  game_datapath/game_cu/D_correct_button_reg_q_reg[15]_i_4/O[2]
                         net (fo=1, routed)           1.355    17.373    game_datapath/game_cu/game_alu/data0[14]
    SLICE_X50Y65         LUT4 (Prop_lut4_I0_O)        0.328    17.701 r  game_datapath/game_cu/D_correct_button_reg_q[14]_i_3/O
                         net (fo=1, routed)           0.469    18.170    game_datapath/game_cu/D_correct_button_reg_q[14]_i_3_n_0
    SLICE_X50Y65         LUT5 (Prop_lut5_I4_O)        0.328    18.498 r  game_datapath/game_cu/D_correct_button_reg_q[14]_i_1/O
                         net (fo=10, routed)          1.256    19.754    game_datapath/game_regfiles/D_data_reg_q_reg[31]_1[14]
    SLICE_X43Y68         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.427   104.831    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[14]/C
                         clock pessimism              0.258   105.089    
                         clock uncertainty           -0.035   105.054    
    SLICE_X43Y68         FDRE (Setup_fdre_C_D)       -0.061   104.993    game_datapath/game_regfiles/D_p1_score_reg_q_reg[14]
  -------------------------------------------------------------------
                         required time                        104.993    
                         arrival time                         -19.754    
  -------------------------------------------------------------------
                         slack                                 85.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_motor_direction_dff_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.037%)  route 0.066ns (31.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.557     1.501    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y70         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[28]/Q
                         net (fo=2, routed)           0.066     1.708    debugger/D_motor_direction_dff_q_reg[31]_0[28]
    SLICE_X56Y70         FDRE                                         r  debugger/D_motor_direction_dff_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.823     2.013    debugger/clk_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  debugger/D_motor_direction_dff_q_reg[28]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X56Y70         FDRE (Hold_fdre_C_D)         0.076     1.590    debugger/D_motor_direction_dff_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_motor_speed_reg_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_motor_speed_dff_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.554     1.498    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X47Y69         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[11]/Q
                         net (fo=3, routed)           0.066     1.705    debugger/D_motor_speed_dff_q_reg[31]_0[11]
    SLICE_X46Y69         FDRE                                         r  debugger/D_motor_speed_dff_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.822     2.011    debugger/clk_IBUF_BUFG
    SLICE_X46Y69         FDRE                                         r  debugger/D_motor_speed_dff_q_reg[11]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X46Y69         FDRE (Hold_fdre_C_D)         0.076     1.587    debugger/D_motor_speed_dff_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1362194040[1].p0_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_635416221[1].p0_button_edge/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.059%)  route 0.065ns (25.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.580     1.524    forLoop_idx_0_1362194040[1].p0_button_cond/clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  forLoop_idx_0_1362194040[1].p0_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  forLoop_idx_0_1362194040[1].p0_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.065     1.730    forLoop_idx_0_1362194040[1].p0_button_cond/D_ctr_q_reg[6]
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.045     1.775 r  forLoop_idx_0_1362194040[1].p0_button_cond/D_last_q_i_1__0/O
                         net (fo=4, routed)           0.000     1.775    forLoop_idx_0_635416221[1].p0_button_edge/M_p0_button_cond_out[0]
    SLICE_X63Y74         FDRE                                         r  forLoop_idx_0_635416221[1].p0_button_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.847     2.037    forLoop_idx_0_635416221[1].p0_button_edge/clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  forLoop_idx_0_635416221[1].p0_button_edge/D_last_q_reg/C
                         clock pessimism             -0.501     1.537    
    SLICE_X63Y74         FDRE (Hold_fdre_C_D)         0.092     1.629    forLoop_idx_0_635416221[1].p0_button_edge/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_data_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_data_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.560     1.504    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X45Y61         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  game_datapath/game_regfiles/D_data_reg_q_reg[0]/Q
                         net (fo=1, routed)           0.100     1.745    debugger/D_data_dff_q_reg[31]_0[0]
    SLICE_X46Y61         FDRE                                         r  debugger/D_data_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.830     2.019    debugger/clk_IBUF_BUFG
    SLICE_X46Y61         FDRE                                         r  debugger/D_data_dff_q_reg[0]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X46Y61         FDRE (Hold_fdre_C_D)         0.076     1.596    debugger/D_data_dff_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_data_reg_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_data_dff_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.558     1.502    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X45Y64         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  game_datapath/game_regfiles/D_data_reg_q_reg[15]/Q
                         net (fo=1, routed)           0.100     1.743    debugger/D_data_dff_q_reg[31]_0[15]
    SLICE_X46Y64         FDRE                                         r  debugger/D_data_dff_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.826     2.016    debugger/clk_IBUF_BUFG
    SLICE_X46Y64         FDRE                                         r  debugger/D_data_dff_q_reg[15]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X46Y64         FDRE (Hold_fdre_C_D)         0.076     1.593    debugger/D_data_dff_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_motor_speed_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_motor_speed_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.657%)  route 0.071ns (33.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.560     1.504    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[1]/Q
                         net (fo=9, routed)           0.071     1.715    debugger/D_motor_speed_dff_q_reg[31]_0[1]
    SLICE_X48Y63         FDRE                                         r  debugger/D_motor_speed_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.828     2.018    debugger/clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  debugger/D_motor_speed_dff_q_reg[1]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X48Y63         FDRE (Hold_fdre_C_D)         0.047     1.564    debugger/D_motor_speed_dff_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game_datapath/rng_1/pn_gen/D_x_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_1/pn_gen/D_w_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.592     1.536    game_datapath/rng_1/pn_gen/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  game_datapath/rng_1/pn_gen/D_x_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  game_datapath/rng_1/pn_gen/D_x_q_reg[12]/Q
                         net (fo=4, routed)           0.099     1.776    game_datapath/rng_1/pn_gen/D_x_q[12]
    SLICE_X64Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.821 r  game_datapath/rng_1/pn_gen/D_w_q[23]_i_1/O
                         net (fo=1, routed)           0.000     1.821    game_datapath/rng_1/pn_gen/D_w_d[23]
    SLICE_X64Y59         FDRE                                         r  game_datapath/rng_1/pn_gen/D_w_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.862     2.052    game_datapath/rng_1/pn_gen/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  game_datapath/rng_1/pn_gen/D_w_q_reg[23]/C
                         clock pessimism             -0.504     1.549    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.120     1.669    game_datapath/rng_1/pn_gen/D_w_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 game_datapath/rng_1/D_seed_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_2000/pn_gen/D_w_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.922%)  route 0.111ns (37.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.590     1.534    game_datapath/rng_1/clk_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  game_datapath/rng_1/D_seed_q_reg[28]/Q
                         net (fo=3, routed)           0.111     1.786    game_datapath/rng_2000/pn_gen/D_w_q_reg[31]_0[26]
    SLICE_X60Y60         LUT5 (Prop_lut5_I0_O)        0.048     1.834 r  game_datapath/rng_2000/pn_gen/D_w_q[28]_i_1__0/O
                         net (fo=1, routed)           0.000     1.834    game_datapath/rng_2000/pn_gen/D_w_d[28]
    SLICE_X60Y60         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.860     2.049    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[28]/C
                         clock pessimism             -0.503     1.547    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.133     1.680    game_datapath/rng_2000/pn_gen/D_w_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 game_datapath/rng_1/pn_gen/D_x_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_1/pn_gen/D_w_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.827%)  route 0.110ns (37.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.592     1.536    game_datapath/rng_1/pn_gen/clk_IBUF_BUFG
    SLICE_X59Y53         FDRE                                         r  game_datapath/rng_1/pn_gen/D_x_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  game_datapath/rng_1/pn_gen/D_x_q_reg[0]/Q
                         net (fo=3, routed)           0.110     1.787    game_datapath/rng_1/pn_gen/D_x_q[0]
    SLICE_X60Y53         LUT6 (Prop_lut6_I5_O)        0.045     1.832 r  game_datapath/rng_1/pn_gen/D_w_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    game_datapath/rng_1/pn_gen/D_w_d[0]
    SLICE_X60Y53         FDRE                                         r  game_datapath/rng_1/pn_gen/D_w_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.861     2.051    game_datapath/rng_1/pn_gen/clk_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  game_datapath/rng_1/pn_gen/D_w_q_reg[0]/C
                         clock pessimism             -0.500     1.552    
    SLICE_X60Y53         FDRE (Hold_fdre_C_D)         0.121     1.673    game_datapath/rng_1/pn_gen/D_w_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_data_reg_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_data_dff_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.558     1.502    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  game_datapath/game_regfiles/D_data_reg_q_reg[8]/Q
                         net (fo=1, routed)           0.110     1.753    debugger/D_data_dff_q_reg[31]_0[8]
    SLICE_X45Y62         FDRE                                         r  debugger/D_data_dff_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.827     2.017    debugger/clk_IBUF_BUFG
    SLICE_X45Y62         FDRE                                         r  debugger/D_data_dff_q_reg[8]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X45Y62         FDRE (Hold_fdre_C_D)         0.072     1.590    debugger/D_data_dff_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y72   center_button_cond/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y74   center_button_cond/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y74   center_button_cond/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y75   center_button_cond/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y75   center_button_cond/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y72   center_button_cond/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y72   center_button_cond/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y72   center_button_cond/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y73   center_button_cond/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y72   center_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y72   center_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y74   center_button_cond/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y74   center_button_cond/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y74   center_button_cond/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y74   center_button_cond/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y75   center_button_cond/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y75   center_button_cond/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y75   center_button_cond/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y75   center_button_cond/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y72   center_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y72   center_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y74   center_button_cond/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y74   center_button_cond/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y74   center_button_cond/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y74   center_button_cond/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y75   center_button_cond/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y75   center_button_cond/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y75   center_button_cond/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y75   center_button_cond/D_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor/pwm/D_cur_value_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.284ns  (logic 5.546ns (53.927%)  route 4.738ns (46.073%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.553     5.137    motor/pwm/clk_IBUF_BUFG
    SLICE_X45Y60         FDRE                                         r  motor/pwm/D_cur_value_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  motor/pwm/D_cur_value_q_reg[3]/Q
                         net (fo=2, routed)           0.975     6.568    motor/pwm/ctr/Q[3]
    SLICE_X44Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.692 r  motor/pwm/ctr/pulse0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.692    motor/pwm/ctr_n_3
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.242 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.242    motor/pwm/pulse0_carry_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.513 r  motor/pwm/pulse0_carry__0/CO[0]
                         net (fo=2, routed)           1.185     8.698    motor/pwm/CO[0]
    SLICE_X47Y65         LUT2 (Prop_lut2_I0_O)        0.401     9.099 r  motor/pwm/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.578    11.677    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         3.744    15.421 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000    15.421    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor/pwm/D_cur_value_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.200ns  (logic 5.315ns (52.106%)  route 4.885ns (47.894%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.553     5.137    motor/pwm/clk_IBUF_BUFG
    SLICE_X45Y60         FDRE                                         r  motor/pwm/D_cur_value_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  motor/pwm/D_cur_value_q_reg[3]/Q
                         net (fo=2, routed)           0.975     6.568    motor/pwm/ctr/Q[3]
    SLICE_X44Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.692 r  motor/pwm/ctr/pulse0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.692    motor/pwm/ctr_n_3
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.242 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.242    motor/pwm/pulse0_carry_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.513 r  motor/pwm/pulse0_carry__0/CO[0]
                         net (fo=2, routed)           1.185     8.698    game_datapath/game_regfiles/CO[0]
    SLICE_X47Y65         LUT2 (Prop_lut2_I1_O)        0.373     9.071 r  game_datapath/game_regfiles/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.725    11.796    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         3.541    15.337 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000    15.337    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.162ns  (logic 4.002ns (49.031%)  route 4.160ns (50.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.540     5.124    tx/clk_IBUF_BUFG
    SLICE_X49Y76         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.456     5.580 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           4.160     9.740    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546    13.286 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.286    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.525ns  (logic 4.101ns (54.505%)  route 3.423ns (45.495%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.554     5.138    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X48Y62         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/Q
                         net (fo=4, routed)           1.005     6.599    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_0[0]
    SLICE_X50Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.723 r  game_datapath/game_regfiles/p0l0_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.418     9.141    p1l0_OBUF
    H2                   OBUF (Prop_obuf_I_O)         3.521    12.663 r  p0l0_OBUF_inst/O
                         net (fo=0)                   0.000    12.663    p0l0
    H2                                                                r  p0l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.381ns  (logic 4.102ns (55.578%)  route 3.279ns (44.422%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.554     5.138    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X48Y62         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/Q
                         net (fo=4, routed)           1.005     6.599    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_0[0]
    SLICE_X50Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.723 r  game_datapath/game_regfiles/p0l0_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.274     8.997    p1l0_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.522    12.519 r  p1l0_OBUF_inst/O
                         net (fo=0)                   0.000    12.519    p1l0
    H1                                                                r  p1l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.120ns  (logic 3.985ns (65.104%)  route 2.136ns (34.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.555     5.139    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y62         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           2.136     7.731    lopt_1
    J1                   OBUF (Prop_obuf_I_O)         3.529    11.259 r  p1l1_OBUF_inst/O
                         net (fo=0)                   0.000    11.259    p1l1
    J1                                                                r  p1l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.111ns  (logic 3.990ns (65.289%)  route 2.121ns (34.711%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.555     5.139    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y62         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.121     7.716    lopt
    K1                   OBUF (Prop_obuf_I_O)         3.534    11.250 r  p0l1_OBUF_inst/O
                         net (fo=0)                   0.000    11.250    p0l1
    K1                                                                r  p0l1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.370ns (71.039%)  route 0.559ns (28.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.563     1.507    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y62         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.559     2.206    lopt_1
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.436 r  p1l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.436    p1l1
    J1                                                                r  p1l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.937ns  (logic 1.376ns (71.025%)  route 0.561ns (28.975%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.563     1.507    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y62         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.561     2.209    lopt
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.443 r  p0l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.443    p0l1
    K1                                                                r  p0l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.404ns  (logic 1.409ns (58.619%)  route 0.995ns (41.381%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.561     1.505    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X48Y62         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141     1.646 f  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/Q
                         net (fo=4, routed)           0.371     2.017    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_0[0]
    SLICE_X50Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.062 r  game_datapath/game_regfiles/p0l0_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.624     2.686    p1l0_OBUF
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.909 r  p1l0_OBUF_inst/O
                         net (fo=0)                   0.000     3.909    p1l0
    H1                                                                r  p1l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 1.408ns (57.071%)  route 1.059ns (42.929%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.561     1.505    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X48Y62         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141     1.646 f  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/Q
                         net (fo=4, routed)           0.371     2.017    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_0[0]
    SLICE_X50Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.062 r  game_datapath/game_regfiles/p0l0_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.688     2.750    p1l0_OBUF
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.972 r  p0l0_OBUF_inst/O
                         net (fo=0)                   0.000     3.972    p0l0
    H2                                                                r  p0l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.626ns  (logic 1.428ns (54.365%)  route 1.199ns (45.635%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.560     1.504    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X49Y64         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.338     1.982    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_0[0]
    SLICE_X47Y65         LUT2 (Prop_lut2_I0_O)        0.045     2.027 r  game_datapath/game_regfiles/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.861     2.888    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         1.242     4.130 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000     4.130    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.638ns  (logic 1.491ns (56.543%)  route 1.146ns (43.457%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.560     1.504    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X49Y64         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.338     1.982    motor/pwm/motorIN2[0]
    SLICE_X47Y65         LUT2 (Prop_lut2_I1_O)        0.046     2.028 r  motor/pwm/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.809     2.837    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         1.304     4.141 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000     4.141    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.952ns  (logic 1.388ns (47.010%)  route 1.564ns (52.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.552     1.496    tx/clk_IBUF_BUFG
    SLICE_X49Y76         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           1.564     3.201    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     4.448 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.448    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.680ns  (logic 1.634ns (24.458%)  route 5.046ns (75.542%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.407     5.917    reset_cond/rst_n_IBUF
    SLICE_X55Y61         LUT1 (Prop_lut1_I0_O)        0.124     6.041 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.639     6.680    reset_cond/M_reset_cond_in
    SLICE_X55Y64         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.437     4.841    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y64         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.542ns  (logic 1.634ns (24.975%)  route 4.908ns (75.025%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.407     5.917    reset_cond/rst_n_IBUF
    SLICE_X55Y61         LUT1 (Prop_lut1_I0_O)        0.124     6.041 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.501     6.542    reset_cond/M_reset_cond_in
    SLICE_X55Y63         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.437     4.841    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y63         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.440ns  (logic 1.634ns (25.370%)  route 4.806ns (74.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.407     5.917    reset_cond/rst_n_IBUF
    SLICE_X55Y61         LUT1 (Prop_lut1_I0_O)        0.124     6.041 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.399     6.440    reset_cond/M_reset_cond_in
    SLICE_X55Y61         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.439     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y61         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.440ns  (logic 1.634ns (25.370%)  route 4.806ns (74.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.407     5.917    reset_cond/rst_n_IBUF
    SLICE_X55Y61         LUT1 (Prop_lut1_I0_O)        0.124     6.041 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.399     6.440    reset_cond/M_reset_cond_in
    SLICE_X55Y61         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.439     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y61         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.143ns  (logic 1.495ns (29.074%)  route 3.648ns (70.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           3.648     5.143    rx/usb_rx_IBUF
    SLICE_X59Y76         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.493     4.897    rx/clk_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 p0_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1362194040[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.020ns  (logic 1.501ns (49.693%)  route 1.519ns (50.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  p0_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  p0_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.519     3.020    forLoop_idx_0_1362194040[2].p0_button_cond/sync/D[0]
    SLICE_X62Y78         FDRE                                         r  forLoop_idx_0_1362194040[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.497     4.901    forLoop_idx_0_1362194040[2].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  forLoop_idx_0_1362194040[2].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1723904323[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.965ns  (logic 1.496ns (50.460%)  route 1.469ns (49.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  p1_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[2]
    A5                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  p1_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.469     2.965    forLoop_idx_0_1723904323[2].p1_button_cond/sync/D[0]
    SLICE_X61Y80         FDRE                                         r  forLoop_idx_0_1723904323[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.497     4.901    forLoop_idx_0_1723904323[2].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  forLoop_idx_0_1723904323[2].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 center_button
                            (input port)
  Destination:            center_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.855ns  (logic 1.491ns (52.211%)  route 1.365ns (47.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  center_button (IN)
                         net (fo=0)                   0.000     0.000    center_button
    B6                   IBUF (Prop_ibuf_I_O)         1.491     1.491 r  center_button_IBUF_inst/O
                         net (fo=1, routed)           1.365     2.855    center_button_cond/sync/D[0]
    SLICE_X60Y80         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.497     4.901    center_button_cond/sync/clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1362194040[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.659ns  (logic 1.492ns (56.109%)  route 1.167ns (43.891%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.167     2.659    forLoop_idx_0_1362194040[1].p0_button_cond/sync/D[0]
    SLICE_X64Y77         FDRE                                         r  forLoop_idx_0_1362194040[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.495     4.899    forLoop_idx_0_1362194040[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  forLoop_idx_0_1362194040[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1362194040[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.628ns  (logic 1.489ns (56.665%)  route 1.139ns (43.335%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.139     2.628    forLoop_idx_0_1362194040[0].p0_button_cond/sync/D[0]
    SLICE_X61Y80         FDRE                                         r  forLoop_idx_0_1362194040[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.497     4.901    forLoop_idx_0_1362194040[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  forLoop_idx_0_1362194040[0].p0_button_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p1_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1723904323[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.254ns (41.672%)  route 0.356ns (58.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  p1_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[1]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  p1_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.356     0.610    forLoop_idx_0_1723904323[1].p1_button_cond/sync/D[0]
    SLICE_X63Y73         FDRE                                         r  forLoop_idx_0_1723904323[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.848     2.038    forLoop_idx_0_1723904323[1].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  forLoop_idx_0_1723904323[1].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1723904323[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.253ns (38.180%)  route 0.410ns (61.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  p1_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[0]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  p1_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.410     0.663    forLoop_idx_0_1723904323[0].p1_button_cond/sync/D[0]
    SLICE_X64Y77         FDRE                                         r  forLoop_idx_0_1723904323[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.850     2.040    forLoop_idx_0_1723904323[0].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  forLoop_idx_0_1723904323[0].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1362194040[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.257ns (35.930%)  route 0.458ns (64.070%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.458     0.714    forLoop_idx_0_1362194040[0].p0_button_cond/sync/D[0]
    SLICE_X61Y80         FDRE                                         r  forLoop_idx_0_1362194040[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.851     2.041    forLoop_idx_0_1362194040[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  forLoop_idx_0_1362194040[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1362194040[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.260ns (35.739%)  route 0.467ns (64.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.467     0.727    forLoop_idx_0_1362194040[1].p0_button_cond/sync/D[0]
    SLICE_X64Y77         FDRE                                         r  forLoop_idx_0_1362194040[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.850     2.040    forLoop_idx_0_1362194040[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  forLoop_idx_0_1362194040[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 center_button
                            (input port)
  Destination:            center_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.259ns (31.918%)  route 0.552ns (68.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  center_button (IN)
                         net (fo=0)                   0.000     0.000    center_button
    B6                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  center_button_IBUF_inst/O
                         net (fo=1, routed)           0.552     0.810    center_button_cond/sync/D[0]
    SLICE_X60Y80         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.851     2.041    center_button_cond/sync/clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1723904323[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.264ns (31.226%)  route 0.581ns (68.774%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  p1_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[2]
    A5                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  p1_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.581     0.844    forLoop_idx_0_1723904323[2].p1_button_cond/sync/D[0]
    SLICE_X61Y80         FDRE                                         r  forLoop_idx_0_1723904323[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.851     2.041    forLoop_idx_0_1723904323[2].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  forLoop_idx_0_1723904323[2].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1362194040[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.268ns (31.040%)  route 0.596ns (68.960%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  p0_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  p0_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.596     0.865    forLoop_idx_0_1362194040[2].p0_button_cond/sync/D[0]
    SLICE_X62Y78         FDRE                                         r  forLoop_idx_0_1362194040[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.851     2.041    forLoop_idx_0_1362194040[2].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  forLoop_idx_0_1362194040[2].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.994ns  (logic 0.263ns (13.193%)  route 1.731ns (86.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.731     1.994    rx/usb_rx_IBUF
    SLICE_X59Y76         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.846     2.036    rx/clk_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.434ns  (logic 0.322ns (13.248%)  route 2.111ns (86.752%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.980     2.258    reset_cond/rst_n_IBUF
    SLICE_X55Y61         LUT1 (Prop_lut1_I0_O)        0.045     2.303 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.131     2.434    reset_cond/M_reset_cond_in
    SLICE_X55Y61         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y61         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.434ns  (logic 0.322ns (13.248%)  route 2.111ns (86.752%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.980     2.258    reset_cond/rst_n_IBUF
    SLICE_X55Y61         LUT1 (Prop_lut1_I0_O)        0.045     2.303 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.131     2.434    reset_cond/M_reset_cond_in
    SLICE_X55Y61         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y61         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C





