Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Sep  1 18:26:51 2021
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s100
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   165 |
|    Minimum number of control sets                        |   165 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   231 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   165 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |    38 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     0 |
| >= 16              |    95 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             185 |           85 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1143 |          377 |
| Yes          | No                    | No                     |            1126 |          415 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1491 |          405 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|           Clock Signal           |                                                  Enable Signal                                                  |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+----------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/FSM_sequential_fsm_reg[1]_0                                           | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/SYNC0/SR[0]      |                1 |              1 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_SER_0/tx_i_1__0_n_0                                                         | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/SYNC0/SR[0]      |                1 |              1 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/tx_i_1_n_0                                                          | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/SYNC0/SR[0]      |                1 |              1 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_ICM_0/UART_PROC_HS_0/logic_adr_reg[11]_i_1__0_n_0                                                   | XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]        |                2 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/rd_wait_cnt[3]_i_1_n_0                                                                            |                                                            |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADC_TEST_CTRL/fsm[3]_i_1_n_0                                                                                    | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/SYNC0/SR[0]      |                2 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADC3424_SPI/SERIAL_CK_0/i_cnt_1_2[31]_i_2__1_n_0                                                                | ADC3424_SPI/SERIAL_CK_0/i_cnt_1_2[7]_i_1_n_0               |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/logic_adr_reg[11]_i_1_n_0                                                    | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]      |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | I2CM_0/I2C_BYTE_0/FSM_sequential_fsm[3]_i_1_n_0                                                                 | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/SYNC0/SR[0]      |                2 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm[4]_i_2_n_0                                                | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]      |                4 |              5 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/cur_state[4]_i_2_n_0                                                         | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/cur_state[4]_i_1_n_0    |                1 |              5 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_ICM_0/UART_PROC_HS_0/FSM_sequential_fsm[4]_i_2__0_n_0                                               | XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]        |                4 |              5 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_ICM_0/UART_PROC_HS_0/cur_state[4]_i_2__0_n_0                                                        | XDOM_0/UART_ICM_0/UART_PROC_HS_0/cur_state[4]_i_1__0_n_0   |                2 |              5 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_y_wr_reg_3[0]                                                                                   |                                                            |                2 |              5 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_y_wr_reg_18[0]                                                                                  |                                                            |                4 |              5 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_y_wr_reg_17[0]                                                                                  |                                                            |                1 |              5 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_y_wr_reg_12[0]                                                                                  |                                                            |                2 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_y_wr_reg_11[0]                                                                                  |                                                            |                2 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_y_wr_reg_10[0]                                                                                  |                                                            |                3 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADC3424_SPI/SERIAL_TX_0/sr[23]_i_1__0_n_0                                                                       |                                                            |                2 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/wvb_trig_et                                                                                       |                                                            |                2 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/len[7]_i_1_n_0                                                               | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]      |                4 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/len[15]_i_1_n_0                                                              | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]      |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/crc_in[15]_i_1_n_0                                                           | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]      |                1 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/crc_in[7]_i_1_n_0                                                            | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]      |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/rx_fifo_data[7]_i_1_n_0                                             | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/SYNC0/SR[0]      |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/crc_en_0                                                                     | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]      |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADC3424_SPI/SERIAL_RX_0/data[7]_i_2_n_0                                                                         | ADC3424_SPI/SERIAL_RX_0/data[7]_i_1_n_0                    |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_ICM_0/UART_PROC_HS_0/logic_wr_data[7]_i_1__0_n_0                                                    | XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]        |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_ICM_0/UART_PROC_HS_0/logic_wr_data[15]_i_1__0_n_0                                                   | XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]        |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_ICM_0/UART_PROC_HS_0/len[15]_i_1__0_n_0                                                             | XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]        |                4 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_ICM_0/UART_PROC_HS_0/len[7]_i_1__0_n_0                                                              | XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]        |                5 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_ICM_0/UART_PROC_HS_0/crc_in[7]_i_1__0_n_0                                                           | XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]        |                1 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_ICM_0/UART_PROC_HS_0/crc_in[15]_i_1__0_n_0                                                          | XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]        |                1 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/E[1]                                                                                              |                                                            |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_ICM_0/UART_PROC_HS_0/logic_adr_reg[7]_i_1__0_n_0                                                    | XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]        |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/shift_reg_0                                                         | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/SYNC0/SR[0]      |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | I2CM_0/I2C_BYTE_0/ctrl_rd_data[7]_i_1_n_0                                                                       | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/SYNC0/SR[0]      |                1 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | I2CM_0/I2C_BYTE_0/sr                                                                                            | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/SYNC0/SR[0]      |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_ICM_0/UART_PROC_HS_0/crc_en_0                                                                       | XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]        |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADC3424_SPI/SERIAL_TX_0/y0_carry__1_n_1                                                                         | ADC3424_SPI/SERIAL_TX_0/sr_cnt[7]_i_1__1_n_0               |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_fmc_a_1_reg[5][1]                                                                               |                                                            |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_y_wr_reg_4[0]                                                                                   |                                                            |                4 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_SER_0/shift_reg_0                                                           | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/SYNC0/SR[0]      |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_fmc_a_1_reg[0]_2[1]                                                                             |                                                            |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/rx_fifo_data[7]_i_1__0_n_0                                            | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/SYNC0/SR[0]      |                4 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | AD5668_SPI/SERIAL_TX_0/y0_carry__1_n_1                                                                          | AD5668_SPI/SERIAL_TX_0/sr_cnt[7]_i_1__0_n_0                |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/logic_wr_data[15]_i_1_n_0                                                    | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]      |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/logic_adr_reg[7]_i_1_n_0                                                     | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]      |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/logic_wr_data[7]_i_1_n_0                                                     | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]      |                4 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_fmc_a_1_reg[4][1]                                                                               |                                                            |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_fmc_a_1_reg[0]_0[1]                                                                             |                                                            |                1 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_fmc_a_1_reg[1]_0[1]                                                                             |                                                            |                1 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_fmc_a_1_reg[0]_3[1]                                                                             |                                                            |                4 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_fmc_a_1_reg[0]_1[1]                                                                             |                                                            |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_fmc_a_1_reg[6]_0[1]                                                                             |                                                            |                4 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADS8332_SPI/SERIAL_TX_0/y0_carry__1_n_1                                                                         | ADS8332_SPI/SERIAL_TX_0/sr_cnt[7]_i_1_n_0                  |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/uart_rsp_data[7]_i_1_n_0                                                     | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]      |                4 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_ICM_0/UART_PROC_HS_0/uart_rsp_data[7]_i_1__0_n_0                                                    | XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]        |                4 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 |                                                                                                                 | XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]        |                8 |             10 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 |                                                                                                                 | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]      |                8 |             10 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_fmc_a_1_reg[10]_0[1]                                                                            |                                                            |                6 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_y_wr_reg_1[0]                                                                                   |                                                            |                6 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_y_wr_reg_16[0]                                                                                  |                                                            |                4 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_y_wr_reg_19[0]                                                                                  |                                                            |                5 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_y_wr_reg_5[0]                                                                                   |                                                            |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_y_wr_reg_15[0]                                                                                  |                                                            |                6 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | LCLK_ADCCLK_WIZ_0/inst/locked                                                                                   |                                                            |                6 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_y_adr[11]_i_1_n_0                                                                               | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/SYNC0/SR[0]      |                8 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_y_wr_reg_14[0]                                                                                  |                                                            |                4 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_y_wr_reg_2[0]                                                                                   |                                                            |                7 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_ICM_0/UART_PROC_HS_0/crc_en                                                                         | XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0         |                3 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/crc_en                                                                       | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0       |                3 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | FMC_OEN_NE_0/E[0]                                                                                               |                                                            |                7 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ERR_COUNTER/PEDGE/ff_reg_0                                                                                      | XDOM_0/icm_fpga_sync_en_reg_0                              |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADC3424_SPI/SERIAL_TX_0/sr[23]_i_1__0_n_0                                                                       | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/SYNC0/SR[0]      |                3 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_fmc_a_1_reg[2]                                                                                  |                                                            |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_rd_data[15]_i_1_n_0                                                                             |                                                            |                6 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_y_wr                                                                                            | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/SYNC0/SR[0]      |                8 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/E[0]                                                                                              |                                                            |                3 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_fmc_a_1_reg[0][0]                                                                               |                                                            |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_fmc_a_1_reg[4][0]                                                                               |                                                            |                6 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_fmc_a_1_reg[0]_0[0]                                                                             |                                                            |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_fmc_a_1_reg[11][0]                                                                              |                                                            |                5 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_fmc_a_1_reg[11][1]                                                                              |                                                            |                7 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_fmc_a_1_reg[0]_2[0]                                                                             |                                                            |                5 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_fmc_a_1_reg[6][0]                                                                               |                                                            |                8 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_fmc_a_1_reg[6]_0[0]                                                                             |                                                            |                9 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_fmc_a_1_reg[0]_1[0]                                                                             |                                                            |               11 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_fmc_a_1_reg[0]_3[0]                                                                             |                                                            |                6 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_fmc_a_1_reg[10]_0[0]                                                                            |                                                            |                7 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_fmc_a_1_reg[5][0]                                                                               |                                                            |               11 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_fmc_a_1_reg[0][1]                                                                               |                                                            |                6 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_fmc_a_1_reg[6][1]                                                                               |                                                            |                6 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_fmc_a_1_reg[1]_0[0]                                                                             |                                                            |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_y_wr_reg_13[0]                                                                                  |                                                            |                9 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_y_wr_reg_6[0]                                                                                   |                                                            |                9 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_y_wr_reg_7[0]                                                                                   |                                                            |                7 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_y_wr_reg_8[0]                                                                                   |                                                            |                7 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_y_wr_reg_20[0]                                                                                  |                                                            |                3 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/i_y_wr_reg_9[0]                                                                                   |                                                            |                8 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 |                                                                                                                 | FMC_WE_NE_0/ff_reg_0                                       |               12 |             17 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADS8332_SPI/SERIAL_TX_0/sr[18]_i_1__1_n_0                                                                       |                                                            |                6 |             19 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADS8332_SPI/SERIAL_RX_0/data[18]_i_2_n_0                                                                        | ADS8332_SPI/SERIAL_RX_0/data[18]_i_1_n_0                   |                5 |             19 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_ICM_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]   |                                                            |                7 |             22 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_ICM_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]   |                                                            |                5 |             22 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] |                                                            |                5 |             22 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] |                                                            |                4 |             22 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADC3424_SPI/SERIAL_CK_0/i_cnt_1_2[31]_i_2__1_n_0                                                                | ADC3424_SPI/SERIAL_CK_0/i_cnt_1_2[31]_i_1__1_n_0           |                8 |             28 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADS8332_SPI/SERIAL_CK_0/i_cnt_1_2[31]_i_2_n_0                                                                   | ADS8332_SPI/SERIAL_CK_0/i_cnt_1_2[31]_i_1_n_0              |                9 |             29 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | AD5668_SPI/SERIAL_CK_0/i_cnt_1_2[31]_i_2__0_n_0                                                                 | AD5668_SPI/SERIAL_CK_0/i_cnt_1_2[31]_i_1__0_n_0            |                9 |             29 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADC3424_SPI/IILC_SCLK_0/fsm                                                                                     | ADC3424_SPI/IILC_SCLK_0/i_dy[2]_i_1__6_n_0                 |                9 |             30 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | AD5668_SPI/IILC_SCLK_0/fsm                                                                                      | AD5668_SPI/IILC_SCLK_0/i_dy[2]_i_1__3_n_0                  |                9 |             30 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | AD5668_SPI/IILC_MOSI_0/fsm                                                                                      | AD5668_SPI/IILC_MOSI_0/i_dy[2]_i_1__2_n_0                  |                9 |             30 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADS8332_SPI/IILC_SCLK_0/fsm                                                                                     | ADS8332_SPI/IILC_SCLK_0/i_dy[2]_i_1__1_n_0                 |                9 |             30 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADS8332_SPI/IILC_MOSI_0/fsm                                                                                     | ADS8332_SPI/IILC_MOSI_0/i_dy[2]_i_1_n_0                    |                9 |             30 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADS8332_SPI/IILC_MISO_0/fsm                                                                                     | ADS8332_SPI/IILC_MISO_0/i_dy[2]_i_1__0_n_0                 |                9 |             30 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADC3424_SPI/IILC_MOSI_0/fsm                                                                                     | ADC3424_SPI/IILC_MOSI_0/i_dy[2]_i_1__4_n_0                 |                9 |             30 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | AD5668_SPI/SERIAL_TX_0/i_cnt_1[31]_i_1__1_n_0                                                                   |                                                            |                9 |             30 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADC3424_SPI/IILC_MISO_0/fsm                                                                                     | ADC3424_SPI/IILC_MISO_0/i_dy[2]_i_1__5_n_0                 |                9 |             30 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADC3424_SPI/SERIAL_TX_0/i_cnt_1[31]_i_1__0_n_0                                                                  |                                                            |                9 |             30 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | I2CM_0/TX_FIFO_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   |                                                            |                8 |             30 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | I2CM_0/RX_FIFO_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   |                                                            |                8 |             30 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | I2CM_0/RX_FIFO_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en_0[0]             |                                                            |                7 |             30 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | I2CM_0/TX_FIFO_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en_0[0]             |                                                            |               10 |             30 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | AD5668_SPI/IILC_MISO_0/fsm                                                                                      | AD5668_SPI/IILC_MISO_0/i_dy[1]_i_1_n_0                     |                9 |             31 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | AD5668_SPI/SERIAL_CK_0/cyc_cnt                                                                                  | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/SYNC0/SR[0]      |                5 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADS8332_SPI/SERIAL_TX_0/i_cnt_1[31]_i_1__3_n_0                                                                  |                                                            |               10 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADS8332_SPI/SERIAL_RX_0/data00_out                                                                              | ADS8332_SPI/SERIAL_RX_0/sr_cnt[0]_i_1__3_n_0               |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADC3424_SPI/cnt[31]_i_1__4_n_0                                                                                  | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/SYNC0/SR[0]      |                7 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADC_TEST_CTRL/cnt[31]_i_1__5_n_0                                                                                | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/SYNC0/SR[0]      |               12 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADS8332_SPI/SERIAL_CK_0/i_cnt_2_1[31]_i_2_n_0                                                                   | ADS8332_SPI/SERIAL_CK_0/i_cnt_2_1[31]_i_1_n_0              |                7 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ICM_TIME_TRANSFER/ICM_LTC_DES/cnt[31]_i_1__0_n_0                                                                | XDOM_0/icm_fpga_sync_en_reg_0                              |                7 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/OS_NCONVST/cnt                                                                                           | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/SYNC0/SR[0]      |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 |                                                                                                                 | ADC3424_SPI/IILC_SCLK_0/cnt[0]_i_1__14_n_0                 |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADC3424_SPI/SERIAL_RX_0/i_cnt_1[31]_i_1_n_0                                                                     |                                                            |                9 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADC3424_SPI/SERIAL_RX_0/data00_out                                                                              | ADC3424_SPI/SERIAL_RX_0/sr_cnt[0]_i_1__4_n_0               |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADC3424_SPI/SERIAL_CK_0/i_cnt_2_1[31]_i_2__1_n_0                                                                | ADC3424_SPI/SERIAL_CK_0/i_cnt_2_1[31]_i_1__1_n_0           |                5 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADC3424_SPI/SERIAL_CK_0/cyc_cnt                                                                                 | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/SYNC0/SR[0]      |                7 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 |                                                                                                                 | ADC3424_SPI/IILC_MOSI_0/cnt[0]_i_1__12_n_0                 |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | I2CM_0/I2C_BYTE_0/cnt                                                                                           | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/SYNC0/SR[0]      |               10 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 |                                                                                                                 | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt[0]_i_1_n_0  |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 |                                                                                                                 | XDOM_0/UART_ICM_0/UART_PROC_HS_0/timeout_cnt[0]_i_1__0_n_0 |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 |                                                                                                                 | KR_0/cnt[0]_i_1__0_n_0                                     |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 |                                                                                                                 | ADS8332_SPI/IILC_SCLK_0/cnt[0]_i_1__8_n_0                  |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 |                                                                                                                 | ADS8332_SPI/IILC_MOSI_0/cnt[0]_i_1__6_n_0                  |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 |                                                                                                                 | ADS8332_SPI/IILC_MISO_0/cnt[0]_i_1__7_n_0                  |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 |                                                                                                                 | AD5668_SPI/IILC_SCLK_0/cnt[0]_i_1__11_n_0                  |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 |                                                                                                                 | AD5668_SPI/IILC_MOSI_0/cnt[0]_i_1__9_n_0                   |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 |                                                                                                                 | AD5668_SPI/IILC_MISO_0/cnt[0]_i_1__10_n_0                  |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 |                                                                                                                 | ADC3424_SPI/IILC_MISO_0/cnt[0]_i_1__13_n_0                 |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADS8332_SPI/SERIAL_CK_0/cyc_cnt                                                                                 | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/SYNC0/SR[0]      |                7 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | AD5668_SPI/cnt[31]_i_1__2_n_0                                                                                   | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/SYNC0/SR[0]      |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | AD5668_SPI/SERIAL_TX_0/sr[31]_i_1_n_0                                                                           |                                                            |               10 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | AD5668_SPI/SERIAL_CK_0/i_cnt_2_1[31]_i_2__0_n_0                                                                 | AD5668_SPI/SERIAL_CK_0/i_cnt_2_1[31]_i_1__0_n_0            |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADS8332_SPI/cnt[31]_i_1__1_n_0                                                                                  | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/SYNC0/SR[0]      |                7 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ADS8332_SPI/SERIAL_RX_0/i_cnt_1[31]_i_1__2_n_0                                                                  |                                                            |                9 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/LTC_TASK_REG_0/E[0]                                                                                      | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/SYNC0/SR[0]      |               11 |             48 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ICM_TIME_TRANSFER/ICM_LTC_DES/ltc_out[47]_i_1_n_0                                                               | XDOM_0/icm_fpga_sync_en_reg_0                              |                8 |             48 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 |                                                                                                                 | XDOM_0/icm_fpga_sync_en_reg_0                              |               20 |             57 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | XDOM_0/CRSM_0/y_wr                                                                                              |                                                            |               44 |             69 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ICM_TIME_TRANSFER/ICM_LTC_DES/shift_reg[49]_i_1_n_0                                                             | XDOM_0/icm_fpga_sync_en_reg_0                              |               14 |             82 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 | ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/E[0]                                                                     | XDOM_0/icm_fpga_sync_en_reg_0                              |               24 |             96 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 |                                                                                                                 |                                                            |               85 |            185 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1 |                                                                                                                 | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/SYNC0/SR[0]      |              233 |            665 |
+----------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+


