;redcode
;assert 1
	SPL 0, <602
	CMP -307, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #270, 1
	JMN -206, @-126
	MOV @-126, 164
	MOV 30, @12
	MOV 30, @12
	SUB -207, <-126
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SUB 73, 8
	SUB @127, 106
	SUB @127, 106
	ADD #270, 1
	ADD 210, 60
	ADD 210, 60
	SUB 0, 130
	JMN 270, <201
	MOV 651, <-29
	DJN @300, 0
	SUB @0, @2
	SUB <-630, 200
	ADD 210, 60
	JMP 0, #2
	ADD 210, 60
	SUB 3, 71
	SUB <-630, 200
	SUB <-630, 200
	SUB @127, 106
	SUB @0, @2
	SUB @0, @2
	SUB @121, 106
	SLT 30, @12
	MOV -1, <-20
	SUB @121, 106
	MOV -801, <-20
	DAT <270, <1
	DAT <270, <1
	MOV -1, <-20
	MOV -7, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP -307, <-126
	MOV -7, <-20
	DJN -1, @-20
	CMP -307, <-120
