#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Mon Dec 14 18:43:58 2020
# Process ID: 15500
# Log file: C:/.Xilinx/testVHDL/planAhead_run_4/planAhead.log
# Journal file: C:/.Xilinx/testVHDL/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/.Xilinx/testVHDL/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin P123 [get_ports clockP123]
endgroup
startgroup
set_property package_pin P55 [get_ports sw]
endgroup
save_constraints
