<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>csr_c</Dynamic>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=cto5/clk_w_1 loads=4 clock_loads=4
   Signal=mux_aux loads=2 clock_loads=2
   Signal=q14_aux loads=3 clock_loads=2</Dynamic>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=cto5/clk_w_1 loads=4 clock_loads=4
   Signal=mux_aux loads=2 clock_loads=2
   Signal=q14_aux loads=3 clock_loads=2</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>cto1/OSCInst0_SEDSTDBY</Dynamic>
            <Navigation>cto1/OSCInst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:28:10:28:16|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>28</Navigation>
            <Navigation>10</Navigation>
            <Navigation>28</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:33:25:33:25|Referenced variable a is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>33</Navigation>
            <Navigation>25</Navigation>
            <Navigation>33</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Referenced variable a is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:6:30:7|Referenced variable cs is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>6</Navigation>
            <Navigation>30</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Referenced variable cs is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Pruning unused register O_cl(7). Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Pruning unused register O_cl(7). Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Pruning unused register O_cl(6). Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Pruning unused register O_cl(6). Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Pruning unused register O_cl(5). Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Pruning unused register O_cl(5). Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Pruning unused register O_cl(4). Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Pruning unused register O_cl(4). Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Pruning unused register O_cl(3). Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Pruning unused register O_cl(3). Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Pruning unused register O_cl(2). Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Pruning unused register O_cl(2). Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Pruning unused register O_cl(1). Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Pruning unused register O_cl(1). Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Pruning unused register O_cl(0). Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Pruning unused register O_cl(0). Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Latch generated from process for signal O(0); possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Latch generated from process for signal O(0); possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Latch generated from process for signal O(1); possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Latch generated from process for signal O(1); possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Latch generated from process for signal O(2); possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Latch generated from process for signal O(2); possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Latch generated from process for signal O(3); possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Latch generated from process for signal O(3); possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Latch generated from process for signal O(4); possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Latch generated from process for signal O(4); possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Latch generated from process for signal O(5); possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Latch generated from process for signal O(5); possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Latch generated from process for signal O(6); possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Latch generated from process for signal O(6); possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd&quot;:30:3:30:4|Latch generated from process for signal O(7); possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Latch generated from process for signal O(7); possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd&quot;:2297:8:2297:15|Map for port sedstdby of component osch not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Map for port sedstdby of component osch not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT531 :&quot;d:\semestre 2-2020\dsd\practicas\top memoria ram\ram_8x8.vhd&quot;:30:3:30:4|Found signal identified as System clock which controls 9 sequential elements including cto5.O_tri_enable.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance.</Dynamic>
            <Navigation>MT531</Navigation>
            <Navigation>d:\semestre 2-2020\dsd\practicas\top memoria ram\ram_8x8.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Found signal identified as System clock which controls 9 sequential elements including cto5.O_tri_enable.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;d:\semestre 2-2020\dsd\practicas\top memoria ram\clk_div.vhd&quot;:19:4:19:5|Found inferred clock osc00|osc_inferred_clock which controls 18 sequential elements including cto2.Qaux[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>d:\semestre 2-2020\dsd\practicas\top memoria ram\clk_div.vhd</Navigation>
            <Navigation>19</Navigation>
            <Navigation>4</Navigation>
            <Navigation>19</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock osc00|osc_inferred_clock which controls 18 sequential elements including cto2.Qaux[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;d:\semestre 2-2020\dsd\practicas\top memoria ram\ram_8x8.vhd&quot;:16:8:16:11|Found inferred clock m_ram|clk_w_1_inferred_clock which controls 8 sequential elements including cto5.dato[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>d:\semestre 2-2020\dsd\practicas\top memoria ram\ram_8x8.vhd</Navigation>
            <Navigation>16</Navigation>
            <Navigation>8</Navigation>
            <Navigation>16</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Found inferred clock m_ram|clk_w_1_inferred_clock which controls 8 sequential elements including cto5.dato[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock osc00|osc_inferred_clock with period 480.77ns. Please declare a user-defined clock on net cto1.imx_aux[1].</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock osc00|osc_inferred_clock with period 480.77ns. Please declare a user-defined clock on net cto1.imx_aux[1].</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock m_ram|clk_w_1_inferred_clock with period 10.00ns. Please declare a user-defined clock on net cto5.clk_w_1.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock m_ram|clk_w_1_inferred_clock with period 10.00ns. Please declare a user-defined clock on net cto5.clk_w_1.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>