<!DOCTYPE HTML>

<!--Converted with LaTeX2HTML 2021.2 (Released July 1, 2021) -->
<HTML lang="en">
<HEAD>
<TITLE>Architecture</TITLE>
<META NAME="description" CONTENT="Architecture">
<META NAME="keywords" CONTENT="html">
<META NAME="resource-type" CONTENT="document">
<META NAME="distribution" CONTENT="global">

<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=utf-8">
<META NAME="viewport" CONTENT="width=device-width, initial-scale=1.0">
<META NAME="Generator" CONTENT="LaTeX2HTML v2021.2">

<LINK REL="STYLESHEET" HREF="html.css">

<LINK REL="next" HREF="fifo_node8.html">
<LINK REL="previous" HREF="fifo_node2.html">
<LINK REL="next" HREF="fifo_node8.html">
</HEAD>

<BODY >

<DIV CLASS="navigation"><!--Navigation Panel-->
<A
 HREF="fifo_node8.html">
<IMG WIDTH="37" HEIGHT="24" ALT="next" SRC="next.png"></A> 
<A
 HREF="html.html">
<IMG WIDTH="26" HEIGHT="24" ALT="up" SRC="up.png"></A> 
<A
 HREF="fifo_node6.html">
<IMG WIDTH="63" HEIGHT="24" ALT="previous" SRC="prev.png"></A> 
<A ID="tex2html57"
  HREF="fifo_node1.html">
<IMG WIDTH="65" HEIGHT="24" ALT="contents" SRC="contents.png"></A>  
<BR>
<B> Next:</B> <A
 HREF="fifo_node8.html">Building</A>
<B> Up:</B> <A
 HREF="html.html">html</A>
<B> Previous:</B> <A
 HREF="fifo_node6.html">In a Project</A>
 &nbsp; <B>  <A ID="tex2html58"
  HREF="fifo_node1.html">Contents</A></B> 
<BR>
<BR></DIV>
<!--End of Navigation Panel-->

<H1><A ID="SECTION00030000000000000000">
Architecture</A>
</H1>

<P>
This FIFO is made for three modules. They are the FIFO pipe, FIFO control, and dual clock RAM. The combination of these three provide the FIFO module.
Having it made this way allows for future modules to be customized and brought in to change the FIFO's behavior. The current modules emulate the Xilinx
FIFO IP core availble in Vivado 2018 and up.

<P>
FIFO pipe creates a set of pipeline registers for the data interfaces. This helps fix timing issues in the core and pipeline depth can be changed via parameters.

<P>
FIFO control is the heart of the core when it comes to how it responds. The logic in the core is designed to emulate the Xilinx FIFO IP.

<P>
Dual clock RAM is a universal block RAM core.

<P>
Please see <A HREF="fifo_node18.html#Module_Documentation"><IMG  ALT="[*]" SRC="crossref.png"></A> for more information.

<P>
<BR><HR>

</BODY>
</HTML>
