# SoC Design Learning Journey

This repository documents my progress and learnings throughout the **SoC Design Labs** course offered by **vlsisystemdesign.com**. It serves as a personal log of all the labs, projects, and assignments completed during the program, showcasing the hands-on experience gained in System on Chip design and verification.

---

## Course Progress

| Week   | Topic                                | Status      |
| :----- | :----------------------------------- | :---------- |
| [Day 0](Week0/README.md) | Environment Setup & Introduction| ✅ Complete |
| [Day 1](Week1/day1.md) | Intro to iverilog,design & testbench | ✅ Complete |

---

## Acknowledgements

I would like to express my sincere gratitude to **Kunal Ghosh**, the director of VSD, for his invaluable guidance and for providing the platform to learn about SoC Design.

- **LinkedIn**: [Kunal Ghosh](https://www.linkedin.com/in/kunal-ghosh-vlsisystemdesign-com-28084836/)

---

## Contact

- **LinkedIn:** [Mathi Prakash](https://www.linkedin.com/in/mathiprakash07/)
- **Email:** [mathiprakash07@gmail.com](mathiprakash07@gmail.com)

---
