# do {tb_NCSSK_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xilinx_vip".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xpm".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_12".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xilinx_vip modelsim_lib/msim/xilinx_vip 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xpm modelsim_lib/msim/xpm 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap dist_mem_gen_v8_0_12 modelsim_lib/msim/dist_mem_gen_v8_0_12 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 00:52:58 on Dec 04,2020
# vlog -64 -incr -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -work xilinx_vip "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi_vip_pkg.sv D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi_vip_if.sv D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/clk_vip_if.sv D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/rst_vip_if.sv 
# -- Skipping interface axi4stream_vip_axi4streampc
# -- Skipping interface axi_vip_axi4pc
# -- Skipping package xil_common_vip_pkg
# -- Skipping package axi4stream_vip_pkg
# -- Skipping package axi_vip_pkg
# -- Skipping interface axi4stream_vip_if
# -- Skipping package axi4stream_vip_if_sv_unit
# -- Skipping interface axi_vip_if
# -- Skipping package axi_vip_if_sv_unit
# -- Skipping interface clk_vip_if
# -- Skipping interface rst_vip_if
# 
# Top level modules:
# 	--none--
# End time: 00:52:58 on Dec 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 00:52:58 on Dec 04,2020
# vlog -64 -incr -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -work xil_defaultlib "+incdir+../../../../NCSSK.srcs/sources_1/bd/mod_cpu_ps/ipshared/ec67/hdl" "+incdir+../../../../NCSSK.srcs/sources_1/bd/mod_cpu_ps/ipshared/5bb9/hdl/verilog" "+incdir+../../../../NCSSK.srcs/sources_1/bd/mod_cpu_ps/ipshared/70fd/hdl" "+incdir+../../../../NCSSK.srcs/sources_1/ip/clk_wiz_0" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Skipping module xpm_cdc_single
# -- Skipping module xpm_cdc_gray
# -- Skipping module xpm_cdc_handshake
# -- Skipping module xpm_cdc_pulse
# -- Skipping module xpm_cdc_array_single
# -- Skipping module xpm_cdc_sync_rst
# -- Skipping module xpm_cdc_async_rst
# -- Skipping module xpm_fifo_base
# -- Skipping module xpm_fifo_rst
# -- Skipping module xpm_counter_updn
# -- Skipping module xpm_fifo_reg_vec
# -- Skipping module xpm_fifo_reg_bit
# -- Skipping module xpm_reg_pipe_bit
# -- Skipping module xpm_fifo_sync
# -- Skipping module xpm_fifo_async
# -- Skipping module xpm_fifo_axis
# -- Skipping module xpm_memory_base
# -- Skipping module asym_bwe_bb
# -- Skipping module xpm_memory_dpdistram
# -- Skipping module xpm_memory_dprom
# -- Skipping module xpm_memory_sdpram
# -- Skipping module xpm_memory_spram
# -- Skipping module xpm_memory_sprom
# -- Skipping module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_cdc_handshake
# 	xpm_cdc_pulse
# 	xpm_cdc_array_single
# 	xpm_cdc_async_rst
# 	xpm_fifo_sync
# 	xpm_fifo_async
# 	xpm_fifo_axis
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 00:52:58 on Dec 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 00:52:59 on Dec 04,2020
# vcom -64 -93 -work xpm D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 00:52:59 on Dec 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 00:52:59 on Dec 04,2020
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../NCSSK.srcs/sources_1/bd/mod_cpu_ps/ipshared/ec67/hdl" "+incdir+../../../../NCSSK.srcs/sources_1/bd/mod_cpu_ps/ipshared/5bb9/hdl/verilog" "+incdir+../../../../NCSSK.srcs/sources_1/bd/mod_cpu_ps/ipshared/70fd/hdl" "+incdir+../../../../NCSSK.srcs/sources_1/ip/clk_wiz_0" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" ../../../../NCSSK.srcs/sources_1/ip/c_addsub_1/c_addsub_1_sim_netlist.v ../../../../NCSSK.srcs/sources_1/ip/cordic_1/cordic_1_sim_netlist.v ../../../../NCSSK.srcs/sources_1/ip/cordic_2/cordic_2_sim_netlist.v ../../../../NCSSK.srcs/sources_1/ip/c_sub_1/c_sub_1_sim_netlist.v ../../../../NCSSK.srcs/sources_1/ip/mult_gen_1/mult_gen_1_sim_netlist.v ../../../../NCSSK.srcs/sources_1/ip/mult_gen_0/mult_gen_0_sim_netlist.v ../../../../NCSSK.srcs/sources_1/ip/div_gen_0/div_gen_0_sim_netlist.v ../../../../NCSSK.srcs/sources_1/ip/c_addsub_0/c_addsub_0_sim_netlist.v 
# -- Skipping module c_addsub_1
# -- Skipping module c_addsub_1_c_addsub_v12_0_12
# -- Compiling module glbl
# -- Skipping module cordic_1
# -- Skipping module cordic_1_cordic_v6_0_14
# -- Skipping module cordic_2
# -- Skipping module cordic_2_cordic_v6_0_14
# -- Skipping module c_sub_1
# -- Skipping module c_sub_1_c_addsub_v12_0_12
# -- Skipping module mult_gen_1
# -- Skipping module mult_gen_1_mult_gen_v12_0_14
# -- Skipping module mult_gen_0
# -- Skipping module mult_gen_0_mult_gen_v12_0_14
# -- Skipping module div_gen_0
# -- Skipping module div_gen_0_div_gen_v5_1_13
# -- Skipping module c_addsub_0
# -- Skipping module c_addsub_0_c_addsub_v12_0_12
# 
# Top level modules:
# 	c_addsub_1
# 	glbl
# 	cordic_1
# 	cordic_2
# 	c_sub_1
# 	mult_gen_1
# 	mult_gen_0
# 	div_gen_0
# 	c_addsub_0
# End time: 00:53:02 on Dec 04,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 00:53:02 on Dec 04,2020
# vlog -64 -incr -work dist_mem_gen_v8_0_12 "+incdir+../../../../NCSSK.srcs/sources_1/bd/mod_cpu_ps/ipshared/ec67/hdl" "+incdir+../../../../NCSSK.srcs/sources_1/bd/mod_cpu_ps/ipshared/5bb9/hdl/verilog" "+incdir+../../../../NCSSK.srcs/sources_1/bd/mod_cpu_ps/ipshared/70fd/hdl" "+incdir+../../../../NCSSK.srcs/sources_1/ip/clk_wiz_0" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" ../../../../NCSSK.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_12
# 
# Top level modules:
# 	dist_mem_gen_v8_0_12
# End time: 00:53:02 on Dec 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 00:53:02 on Dec 04,2020
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../NCSSK.srcs/sources_1/bd/mod_cpu_ps/ipshared/ec67/hdl" "+incdir+../../../../NCSSK.srcs/sources_1/bd/mod_cpu_ps/ipshared/5bb9/hdl/verilog" "+incdir+../../../../NCSSK.srcs/sources_1/bd/mod_cpu_ps/ipshared/70fd/hdl" "+incdir+../../../../NCSSK.srcs/sources_1/ip/clk_wiz_0" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" ../../../../NCSSK.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v ../../../../NCSSK.srcs/sources_1/new/NCSSK_top.v ../../../../NCSSK.srcs/sources_1/new/get_angle.v ../../../../NCSSK.srcs/sources_1/new/get_zero_diff.v ../../../../NCSSK.srcs/sources_1/new/phase_diff_times_kesai.v ../../../../NCSSK.srcs/sources_1/new/rom_read_signal.v ../../../../NCSSK.srcs/sources_1/new/zero_point_find.v ../../../../NCSSK.srcs/sim_1/new/tb_NCSSK.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module clk_wiz_0
# -- Skipping module clk_wiz_0_clk_wiz_0_clk_wiz
# -- Compiling module glbl
# -- Skipping module NCSSK_top
# -- Skipping module get_angle
# -- Skipping module get_zero_diff
# -- Skipping module phase_diff_times_kesai
# -- Skipping module rom_read_signal
# -- Skipping module zero_point_find
# -- Compiling module tb_NCSSK
# 
# Top level modules:
# 	glbl
# 	tb_NCSSK
# End time: 00:53:03 on Dec 04,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 00:53:03 on Dec 04,2020
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 00:53:03 on Dec 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
