Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Thu Jan 12 14:57:33 2023
| Host              : liara running 64-bit Arch Linux
| Command           : report_timing -max_paths 10 -file ./report/corr_accel_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
---------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 4.125ns (65.768%)  route 2.147ns (34.232%))
  Logic Levels:           21  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 10.021 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3073, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/Q
                         net (fo=5, unplaced)         0.110     0.217    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[1]
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.356 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/di0/O
                         net (fo=1, unplaced)         0.260     0.616    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/B[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.756 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=13, unplaced)        0.163     0.919    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.184 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, unplaced)         0.000     1.184    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
                         DSP_PREADD (Prop_DSP_PREADD_PREADD_AB[22]_AD[22])
                                                      0.488     1.672 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, unplaced)         0.000     1.672    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[22]_AD_DATA[22])
                                                      0.050     1.722 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, unplaced)         0.000     1.722    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[22]_U[23])
                                                      0.612     2.334 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     2.334    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.047     2.381 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     2.381    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.585     2.966 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     2.966    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.109     3.075 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=6, unplaced)         0.231     3.306    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
                         LUT5 (Prop_LUT5_I1_O)        0.100     3.406 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, unplaced)         0.023     3.429    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
                         CARRY8 (Prop_CARRY8_S[1]_CO[3])
                                                      0.184     3.613 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=9, unplaced)         0.168     3.781    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
                         LUT3 (Prop_LUT3_I1_O)        0.053     3.834 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, unplaced)         0.192     4.026    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/c[2]
                         LUT6 (Prop_LUT6_I3_O)        0.038     4.064 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, unplaced)         0.186     4.250    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.320 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, unplaced)         0.225     4.545    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
                         LUT6 (Prop_LUT6_I4_O)        0.037     4.582 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, unplaced)         0.023     4.605    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.204     4.809 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[4]
                         net (fo=3, unplaced)         0.173     4.982    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[18]
                         DSP_C_DATA (Prop_DSP_C_DATA_C[18]_C_DATA[18])
                                                      0.105     5.087 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[18]
                         net (fo=2, unplaced)         0.000     5.087    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<18>
                         DSP_ALU (Prop_DSP_ALU_C_DATA[18]_ALU_OUT[18])
                                                      0.585     5.672 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, unplaced)         0.000     5.672    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<18>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[18]_P[18])
                                                      0.109     5.781 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[18]
                         net (fo=1, unplaced)         0.159     5.940    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/ret_fu_76_reg[14][4]
                         LUT3 (Prop_LUT3_I0_O)        0.090     6.030 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[14]_INST_0/O
                         net (fo=2, unplaced)         0.186     6.216    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/r_tdata[14]
                         LUT3 (Prop_LUT3_I0_O)        0.038     6.254 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/din0_buf1[14]_i_1/O
                         net (fo=1, unplaced)         0.048     6.302    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/D[14]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3073, unset)         0.021    10.021    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[14]/C
                         clock pessimism              0.000    10.021    
                         clock uncertainty           -0.035     9.986    
                         FDRE (Setup_FDRE_C_D)        0.025    10.011    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[14]
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.724ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 4.060ns (64.887%)  route 2.197ns (35.113%))
  Logic Levels:           21  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 10.021 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3073, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/Q
                         net (fo=5, unplaced)         0.110     0.217    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[1]
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.356 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/di0/O
                         net (fo=1, unplaced)         0.260     0.616    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/B[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.756 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=13, unplaced)        0.163     0.919    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.184 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, unplaced)         0.000     1.184    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
                         DSP_PREADD (Prop_DSP_PREADD_PREADD_AB[22]_AD[22])
                                                      0.488     1.672 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, unplaced)         0.000     1.672    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[22]_AD_DATA[22])
                                                      0.050     1.722 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, unplaced)         0.000     1.722    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[22]_U[23])
                                                      0.612     2.334 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     2.334    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.047     2.381 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     2.381    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.585     2.966 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     2.966    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.109     3.075 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=6, unplaced)         0.231     3.306    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
                         LUT5 (Prop_LUT5_I1_O)        0.100     3.406 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, unplaced)         0.023     3.429    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
                         CARRY8 (Prop_CARRY8_S[1]_CO[3])
                                                      0.184     3.613 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=9, unplaced)         0.168     3.781    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
                         LUT3 (Prop_LUT3_I1_O)        0.053     3.834 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, unplaced)         0.192     4.026    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/c[2]
                         LUT6 (Prop_LUT6_I3_O)        0.038     4.064 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, unplaced)         0.186     4.250    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.320 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, unplaced)         0.225     4.545    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
                         LUT6 (Prop_LUT6_I4_O)        0.037     4.582 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, unplaced)         0.023     4.605    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.117     4.722 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[2]
                         net (fo=3, unplaced)         0.221     4.943    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[16]
                         DSP_C_DATA (Prop_DSP_C_DATA_C[16]_C_DATA[16])
                                                      0.105     5.048 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[16]
                         net (fo=2, unplaced)         0.000     5.048    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<16>
                         DSP_ALU (Prop_DSP_ALU_C_DATA[16]_ALU_OUT[17])
                                                      0.585     5.633 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, unplaced)         0.000     5.633    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<17>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.109     5.742 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[17]
                         net (fo=1, unplaced)         0.161     5.903    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/ret_fu_76_reg[14][3]
                         LUT3 (Prop_LUT3_I0_O)        0.112     6.015 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[13]_INST_0/O
                         net (fo=2, unplaced)         0.186     6.201    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/r_tdata[13]
                         LUT3 (Prop_LUT3_I0_O)        0.038     6.239 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/din0_buf1[13]_i_1/O
                         net (fo=1, unplaced)         0.048     6.287    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/D[13]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3073, unset)         0.021    10.021    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[13]/C
                         clock pessimism              0.000    10.021    
                         clock uncertainty           -0.035     9.986    
                         FDRE (Setup_FDRE_C_D)        0.025    10.011    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[13]
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                  3.724    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 4.625ns (74.083%)  route 1.618ns (25.917%))
  Logic Levels:           20  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 10.021 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3073, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/Q
                         net (fo=5, unplaced)         0.110     0.217    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[1]
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.356 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/di0/O
                         net (fo=1, unplaced)         0.260     0.616    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/B[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.756 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=13, unplaced)        0.163     0.919    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.184 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, unplaced)         0.000     1.184    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
                         DSP_PREADD (Prop_DSP_PREADD_PREADD_AB[22]_AD[22])
                                                      0.488     1.672 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, unplaced)         0.000     1.672    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[22]_AD_DATA[22])
                                                      0.050     1.722 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, unplaced)         0.000     1.722    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[22]_U[23])
                                                      0.612     2.334 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     2.334    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.047     2.381 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     2.381    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.585     2.966 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     2.966    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.109     3.075 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=6, unplaced)         0.231     3.306    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
                         LUT5 (Prop_LUT5_I1_O)        0.100     3.406 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, unplaced)         0.023     3.429    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
                         CARRY8 (Prop_CARRY8_S[1]_CO[4])
                                                      0.213     3.642 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[4]
                         net (fo=4, unplaced)         0.146     3.788    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_5
                         LUT3 (Prop_LUT3_I0_O)        0.053     3.841 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_5/O
                         net (fo=1, unplaced)         0.224     4.065    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[8]_B2_DATA[8])
                                                      0.151     4.216 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, unplaced)         0.000     4.216    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<8>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[8]_B2B1[8])
                                                      0.073     4.289 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, unplaced)         0.000     4.289    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<8>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[8]_V[8])
                                                      0.609     4.898 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[8]
                         net (fo=1, unplaced)         0.000     4.898    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<8>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[8]_V_DATA[8])
                                                      0.046     4.944 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, unplaced)         0.000     4.944    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<8>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[8]_ALU_OUT[8])
                                                      0.571     5.515 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, unplaced)         0.000     5.515    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<8>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[8]_P[8])
                                                      0.109     5.624 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[8]
                         net (fo=1, unplaced)         0.227     5.851    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/P[6]
                         LUT6 (Prop_LUT6_I5_O)        0.150     6.001 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/mant_op_inferred_i_4/O
                         net (fo=2, unplaced)         0.186     6.187    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/r_tdata[6]
                         LUT3 (Prop_LUT3_I0_O)        0.038     6.225 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/din0_buf1[6]_i_1/O
                         net (fo=1, unplaced)         0.048     6.273    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/D[6]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3073, unset)         0.021    10.021    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[6]/C
                         clock pessimism              0.000    10.021    
                         clock uncertainty           -0.035     9.986    
                         FDRE (Setup_FDRE_C_D)        0.025    10.011    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[6]
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -6.273    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 4.625ns (74.130%)  route 1.614ns (25.870%))
  Logic Levels:           20  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 10.021 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3073, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/Q
                         net (fo=5, unplaced)         0.110     0.217    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[1]
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.356 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/di0/O
                         net (fo=1, unplaced)         0.260     0.616    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/B[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.756 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=13, unplaced)        0.163     0.919    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.184 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, unplaced)         0.000     1.184    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
                         DSP_PREADD (Prop_DSP_PREADD_PREADD_AB[22]_AD[22])
                                                      0.488     1.672 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, unplaced)         0.000     1.672    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[22]_AD_DATA[22])
                                                      0.050     1.722 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, unplaced)         0.000     1.722    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[22]_U[23])
                                                      0.612     2.334 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     2.334    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.047     2.381 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     2.381    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.585     2.966 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     2.966    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.109     3.075 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=6, unplaced)         0.231     3.306    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
                         LUT5 (Prop_LUT5_I1_O)        0.100     3.406 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, unplaced)         0.023     3.429    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
                         CARRY8 (Prop_CARRY8_S[1]_CO[4])
                                                      0.213     3.642 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[4]
                         net (fo=4, unplaced)         0.146     3.788    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_5
                         LUT3 (Prop_LUT3_I0_O)        0.053     3.841 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_5/O
                         net (fo=1, unplaced)         0.224     4.065    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[8]_B2_DATA[8])
                                                      0.151     4.216 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, unplaced)         0.000     4.216    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<8>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[8]_B2B1[8])
                                                      0.073     4.289 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, unplaced)         0.000     4.289    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<8>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[8]_V[9])
                                                      0.609     4.898 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[9]
                         net (fo=1, unplaced)         0.000     4.898    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<9>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[9]_V_DATA[9])
                                                      0.046     4.944 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[9]
                         net (fo=1, unplaced)         0.000     4.944    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<9>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[9]_ALU_OUT[9])
                                                      0.571     5.515 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, unplaced)         0.000     5.515    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<9>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[9]_P[9])
                                                      0.109     5.624 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[9]
                         net (fo=1, unplaced)         0.223     5.847    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/P[7]
                         LUT6 (Prop_LUT6_I5_O)        0.150     5.997 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/mant_op_inferred_i_3/O
                         net (fo=2, unplaced)         0.186     6.183    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/r_tdata[7]
                         LUT3 (Prop_LUT3_I0_O)        0.038     6.221 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/din0_buf1[7]_i_1/O
                         net (fo=1, unplaced)         0.048     6.269    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/D[7]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3073, unset)         0.021    10.021    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[7]/C
                         clock pessimism              0.000    10.021    
                         clock uncertainty           -0.035     9.986    
                         FDRE (Setup_FDRE_C_D)        0.025    10.011    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[7]
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -6.269    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 4.625ns (74.142%)  route 1.613ns (25.858%))
  Logic Levels:           20  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 10.021 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3073, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/Q
                         net (fo=5, unplaced)         0.110     0.217    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[1]
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.356 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/di0/O
                         net (fo=1, unplaced)         0.260     0.616    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/B[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.756 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=13, unplaced)        0.163     0.919    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.184 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, unplaced)         0.000     1.184    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
                         DSP_PREADD (Prop_DSP_PREADD_PREADD_AB[22]_AD[22])
                                                      0.488     1.672 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, unplaced)         0.000     1.672    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[22]_AD_DATA[22])
                                                      0.050     1.722 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, unplaced)         0.000     1.722    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[22]_U[23])
                                                      0.612     2.334 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     2.334    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.047     2.381 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     2.381    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.585     2.966 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     2.966    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.109     3.075 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=6, unplaced)         0.231     3.306    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
                         LUT5 (Prop_LUT5_I1_O)        0.100     3.406 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, unplaced)         0.023     3.429    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
                         CARRY8 (Prop_CARRY8_S[1]_CO[4])
                                                      0.213     3.642 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[4]
                         net (fo=4, unplaced)         0.146     3.788    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_5
                         LUT3 (Prop_LUT3_I0_O)        0.053     3.841 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_5/O
                         net (fo=1, unplaced)         0.224     4.065    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[8]_B2_DATA[8])
                                                      0.151     4.216 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, unplaced)         0.000     4.216    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<8>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[8]_B2B1[8])
                                                      0.073     4.289 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, unplaced)         0.000     4.289    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<8>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[8]_V[10])
                                                      0.609     4.898 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, unplaced)         0.000     4.898    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<10>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[10]_V_DATA[10])
                                                      0.046     4.944 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, unplaced)         0.000     4.944    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<10>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[10]_ALU_OUT[10])
                                                      0.571     5.515 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, unplaced)         0.000     5.515    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<10>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[10]_P[10])
                                                      0.109     5.624 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[10]
                         net (fo=1, unplaced)         0.222     5.846    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/P[8]
                         LUT6 (Prop_LUT6_I5_O)        0.150     5.996 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/mant_op_inferred_i_2/O
                         net (fo=2, unplaced)         0.186     6.182    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/r_tdata[8]
                         LUT3 (Prop_LUT3_I0_O)        0.038     6.220 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/din0_buf1[8]_i_1/O
                         net (fo=1, unplaced)         0.048     6.268    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/D[8]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3073, unset)         0.021    10.021    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[8]/C
                         clock pessimism              0.000    10.021    
                         clock uncertainty           -0.035     9.986    
                         FDRE (Setup_FDRE_C_D)        0.025    10.011    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[8]
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 4.038ns (64.847%)  route 2.189ns (35.153%))
  Logic Levels:           21  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 10.021 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3073, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/Q
                         net (fo=5, unplaced)         0.110     0.217    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[1]
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.356 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/di0/O
                         net (fo=1, unplaced)         0.260     0.616    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/B[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.756 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=13, unplaced)        0.163     0.919    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.184 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, unplaced)         0.000     1.184    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
                         DSP_PREADD (Prop_DSP_PREADD_PREADD_AB[22]_AD[22])
                                                      0.488     1.672 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, unplaced)         0.000     1.672    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[22]_AD_DATA[22])
                                                      0.050     1.722 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, unplaced)         0.000     1.722    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[22]_U[23])
                                                      0.612     2.334 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     2.334    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.047     2.381 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     2.381    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.585     2.966 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     2.966    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.109     3.075 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=6, unplaced)         0.231     3.306    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
                         LUT5 (Prop_LUT5_I1_O)        0.100     3.406 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, unplaced)         0.023     3.429    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
                         CARRY8 (Prop_CARRY8_S[1]_CO[3])
                                                      0.184     3.613 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=9, unplaced)         0.168     3.781    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
                         LUT3 (Prop_LUT3_I1_O)        0.053     3.834 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, unplaced)         0.192     4.026    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/c[2]
                         LUT6 (Prop_LUT6_I3_O)        0.038     4.064 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, unplaced)         0.186     4.250    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.320 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, unplaced)         0.225     4.545    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
                         LUT6 (Prop_LUT6_I4_O)        0.037     4.582 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, unplaced)         0.023     4.605    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.117     4.722 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[2]
                         net (fo=3, unplaced)         0.221     4.943    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[16]
                         DSP_C_DATA (Prop_DSP_C_DATA_C[16]_C_DATA[16])
                                                      0.105     5.048 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[16]
                         net (fo=2, unplaced)         0.000     5.048    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<16>
                         DSP_ALU (Prop_DSP_ALU_C_DATA[16]_ALU_OUT[16])
                                                      0.585     5.633 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     5.633    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<16>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.109     5.742 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[16]
                         net (fo=1, unplaced)         0.153     5.895    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/ret_fu_76_reg[14][2]
                         LUT3 (Prop_LUT3_I0_O)        0.090     5.985 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[12]_INST_0/O
                         net (fo=2, unplaced)         0.186     6.171    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/r_tdata[12]
                         LUT3 (Prop_LUT3_I0_O)        0.038     6.209 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/din0_buf1[12]_i_1/O
                         net (fo=1, unplaced)         0.048     6.257    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/D[12]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3073, unset)         0.021    10.021    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/C
                         clock pessimism              0.000    10.021    
                         clock uncertainty           -0.035     9.986    
                         FDRE (Setup_FDRE_C_D)        0.025    10.011    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                  3.754    

Slack (MET) :             3.778ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 3.999ns (64.469%)  route 2.204ns (35.531%))
  Logic Levels:           21  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 10.021 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3073, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/Q
                         net (fo=5, unplaced)         0.110     0.217    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[1]
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.356 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/di0/O
                         net (fo=1, unplaced)         0.260     0.616    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/B[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.756 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=13, unplaced)        0.163     0.919    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.184 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, unplaced)         0.000     1.184    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
                         DSP_PREADD (Prop_DSP_PREADD_PREADD_AB[22]_AD[22])
                                                      0.488     1.672 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, unplaced)         0.000     1.672    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[22]_AD_DATA[22])
                                                      0.050     1.722 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, unplaced)         0.000     1.722    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[22]_U[23])
                                                      0.612     2.334 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     2.334    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.047     2.381 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     2.381    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.585     2.966 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     2.966    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.109     3.075 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=6, unplaced)         0.231     3.306    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
                         LUT5 (Prop_LUT5_I1_O)        0.100     3.406 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, unplaced)         0.023     3.429    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
                         CARRY8 (Prop_CARRY8_S[1]_CO[3])
                                                      0.184     3.613 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=9, unplaced)         0.168     3.781    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
                         LUT3 (Prop_LUT3_I1_O)        0.053     3.834 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, unplaced)         0.192     4.026    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/c[2]
                         LUT6 (Prop_LUT6_I3_O)        0.038     4.064 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, unplaced)         0.186     4.250    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.320 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, unplaced)         0.225     4.545    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
                         LUT6 (Prop_LUT6_I4_O)        0.037     4.582 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, unplaced)         0.023     4.605    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.056     4.661 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[1]
                         net (fo=3, unplaced)         0.181     4.842    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[15]
                         DSP_C_DATA (Prop_DSP_C_DATA_C[15]_C_DATA[15])
                                                      0.105     4.947 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[15]
                         net (fo=2, unplaced)         0.000     4.947    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<15>
                         DSP_ALU (Prop_DSP_ALU_C_DATA[15]_ALU_OUT[15])
                                                      0.585     5.532 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     5.532    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<15>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.109     5.641 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[15]
                         net (fo=1, unplaced)         0.208     5.849    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/ret_fu_76_reg[14][1]
                         LUT3 (Prop_LUT3_I0_O)        0.112     5.961 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[11]_INST_0/O
                         net (fo=2, unplaced)         0.186     6.147    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/r_tdata[11]
                         LUT3 (Prop_LUT3_I0_O)        0.038     6.185 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/din0_buf1[11]_i_1/O
                         net (fo=1, unplaced)         0.048     6.233    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/D[11]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3073, unset)         0.021    10.021    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[11]/C
                         clock pessimism              0.000    10.021    
                         clock uncertainty           -0.035     9.986    
                         FDRE (Setup_FDRE_C_D)        0.025    10.011    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[11]
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 4.565ns (74.071%)  route 1.598ns (25.929%))
  Logic Levels:           20  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=3 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 10.021 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3073, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/Q
                         net (fo=5, unplaced)         0.110     0.217    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[1]
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.356 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/di0/O
                         net (fo=1, unplaced)         0.260     0.616    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/B[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.756 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=13, unplaced)        0.163     0.919    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.184 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, unplaced)         0.000     1.184    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
                         DSP_PREADD (Prop_DSP_PREADD_PREADD_AB[22]_AD[22])
                                                      0.488     1.672 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, unplaced)         0.000     1.672    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[22]_AD_DATA[22])
                                                      0.050     1.722 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, unplaced)         0.000     1.722    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[22]_U[23])
                                                      0.612     2.334 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     2.334    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.047     2.381 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     2.381    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.585     2.966 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     2.966    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.109     3.075 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=6, unplaced)         0.231     3.306    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
                         LUT5 (Prop_LUT5_I1_O)        0.100     3.406 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, unplaced)         0.023     3.429    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
                         CARRY8 (Prop_CARRY8_S[1]_CO[4])
                                                      0.213     3.642 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[4]
                         net (fo=4, unplaced)         0.146     3.788    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_5
                         LUT3 (Prop_LUT3_I0_O)        0.053     3.841 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_5/O
                         net (fo=1, unplaced)         0.224     4.065    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[8]_B2_DATA[8])
                                                      0.151     4.216 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, unplaced)         0.000     4.216    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<8>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[8]_B2B1[8])
                                                      0.073     4.289 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, unplaced)         0.000     4.289    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<8>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[8]_V[14])
                                                      0.609     4.898 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[14]
                         net (fo=1, unplaced)         0.000     4.898    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<14>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[14]_V_DATA[14])
                                                      0.046     4.944 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, unplaced)         0.000     4.944    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<14>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[14])
                                                      0.571     5.515 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, unplaced)         0.000     5.515    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.109     5.624 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=1, unplaced)         0.207     5.831    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/ret_fu_76_reg[14][0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     5.921 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[10]_INST_0/O
                         net (fo=2, unplaced)         0.186     6.107    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/r_tdata[10]
                         LUT3 (Prop_LUT3_I0_O)        0.038     6.145 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/din0_buf1[10]_i_1/O
                         net (fo=1, unplaced)         0.048     6.193    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/D[10]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3073, unset)         0.021    10.021    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[10]/C
                         clock pessimism              0.000    10.021    
                         clock uncertainty           -0.035     9.986    
                         FDRE (Setup_FDRE_C_D)        0.025    10.011    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[10]
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 4.600ns (74.651%)  route 1.562ns (25.349%))
  Logic Levels:           20  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=3 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 10.021 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3073, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/Q
                         net (fo=5, unplaced)         0.110     0.217    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[1]
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.356 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/di0/O
                         net (fo=1, unplaced)         0.260     0.616    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/B[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.756 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=13, unplaced)        0.163     0.919    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.184 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, unplaced)         0.000     1.184    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
                         DSP_PREADD (Prop_DSP_PREADD_PREADD_AB[22]_AD[22])
                                                      0.488     1.672 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, unplaced)         0.000     1.672    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[22]_AD_DATA[22])
                                                      0.050     1.722 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, unplaced)         0.000     1.722    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[22]_U[23])
                                                      0.612     2.334 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     2.334    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.047     2.381 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     2.381    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.585     2.966 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     2.966    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.109     3.075 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=6, unplaced)         0.231     3.306    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
                         LUT5 (Prop_LUT5_I1_O)        0.100     3.406 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, unplaced)         0.023     3.429    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
                         CARRY8 (Prop_CARRY8_S[1]_CO[4])
                                                      0.213     3.642 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[4]
                         net (fo=4, unplaced)         0.146     3.788    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_5
                         LUT3 (Prop_LUT3_I0_O)        0.053     3.841 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_5/O
                         net (fo=1, unplaced)         0.224     4.065    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[8]_B2_DATA[8])
                                                      0.151     4.216 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, unplaced)         0.000     4.216    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<8>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[8]_B2B1[8])
                                                      0.073     4.289 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, unplaced)         0.000     4.289    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<8>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[8]_V[11])
                                                      0.609     4.898 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[11]
                         net (fo=1, unplaced)         0.000     4.898    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<11>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[11]_V_DATA[11])
                                                      0.046     4.944 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[11]
                         net (fo=1, unplaced)         0.000     4.944    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<11>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[11]_ALU_OUT[11])
                                                      0.571     5.515 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, unplaced)         0.000     5.515    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<11>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[11]_P[11])
                                                      0.109     5.624 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[11]
                         net (fo=1, unplaced)         0.171     5.795    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[0]
                         LUT5 (Prop_LUT5_I3_O)        0.125     5.920 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/mant_op_inferred_i_1/O
                         net (fo=2, unplaced)         0.186     6.106    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/r_tdata[9]
                         LUT3 (Prop_LUT3_I0_O)        0.038     6.144 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/din0_buf1[9]_i_1/O
                         net (fo=1, unplaced)         0.048     6.192    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/D[9]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3073, unset)         0.021    10.021    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[9]/C
                         clock pessimism              0.000    10.021    
                         clock uncertainty           -0.035     9.986    
                         FDRE (Setup_FDRE_C_D)        0.025    10.011    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[9]
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.139ns  (logic 4.907ns (79.932%)  route 1.232ns (20.068%))
  Logic Levels:           19  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD=2 DSP_PREADD_DATA=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 10.021 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3073, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din1_buf1_reg[1]/Q
                         net (fo=5, unplaced)         0.110     0.217    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[1]
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.356 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/di0/O
                         net (fo=1, unplaced)         0.260     0.616    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/B[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.756 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=13, unplaced)        0.163     0.919    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_INMODE[1]_PREADD_AB[15])
                                                      0.265     1.184 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[15]
                         net (fo=1, unplaced)         0.000     1.184    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<15>
                         DSP_PREADD (Prop_DSP_PREADD_PREADD_AB[15]_AD[15])
                                                      0.488     1.672 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[15]
                         net (fo=1, unplaced)         0.000     1.672    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<15>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[15]_AD_DATA[15])
                                                      0.050     1.722 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[15]
                         net (fo=1, unplaced)         0.000     1.722    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<15>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[15]_U[16])
                                                      0.612     2.334 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, unplaced)         0.000     2.334    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<16>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[16]_U_DATA[16])
                                                      0.047     2.381 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, unplaced)         0.000     2.381    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<16>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[16]_ALU_OUT[16])
                                                      0.585     2.966 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     2.966    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<16>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.109     3.075 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[16]
                         net (fo=8, unplaced)         0.243     3.318    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[2]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[2]_A2_DATA[2])
                                                      0.192     3.510 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, unplaced)         0.000     3.510    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<2>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[2]_PREADD_AB[2])
                                                      0.124     3.634 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[2]
                         net (fo=1, unplaced)         0.000     3.634    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<2>
                         DSP_PREADD (Prop_DSP_PREADD_PREADD_AB[2]_AD[2])
                                                      0.488     4.122 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[2]
                         net (fo=1, unplaced)         0.000     4.122    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<2>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[2]_AD_DATA[2])
                                                      0.050     4.172 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[2]
                         net (fo=1, unplaced)         0.000     4.172    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<2>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[2]_U[2])
                                                      0.612     4.784 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[2]
                         net (fo=1, unplaced)         0.000     4.784    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<2>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[2]_U_DATA[2])
                                                      0.047     4.831 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[2]
                         net (fo=1, unplaced)         0.000     4.831    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<2>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[2]_ALU_OUT[2])
                                                      0.585     5.416 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, unplaced)         0.000     5.416    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<2>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.109     5.525 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[2]
                         net (fo=1, unplaced)         0.222     5.747    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/P[0]
                         LUT6 (Prop_LUT6_I5_O)        0.150     5.897 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/mant_op_inferred_i_10/O
                         net (fo=2, unplaced)         0.186     6.083    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/r_tdata[0]
                         LUT3 (Prop_LUT3_I0_O)        0.038     6.121 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/din0_buf1[0]_i_1/O
                         net (fo=1, unplaced)         0.048     6.169    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/D[0]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3073, unset)         0.021    10.021    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[0]/C
                         clock pessimism              0.000    10.021    
                         clock uncertainty           -0.035     9.986    
                         FDRE (Setup_FDRE_C_D)        0.025    10.011    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_139_1_fu_38/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  3.842    




