 arch	                       circuit	                            script_params	  vtr_flow_elapsed_time	  error	  odin_synth_time	  max_odin_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	            vpr_build_info	                  vpr_compiler	                                 vpr_compiled	         hostname	                             rundir	                                               max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_time	  placed_wirelength_est	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  routed_wirelength	  total_nets_routed	  total_connections_routed	  total_heap_pushes	  total_heap_pops	  logic_block_area_total	  logic_block_area_used	  routing_area_total	  routing_area_per_tile	  crit_path_route_success_iteration	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  router_lookahead_computation_time	 
 stratixiv_arch.timing.xml	  neuron_stratixiv_arch_timing.blif	  common	         1504.22	                	       -1	               -1	            -1	         -1	              -1	            -1	            -1	           -1	        -1	           -1	       42	      -1	            -1	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  2859008	      42	                  35	                   119888	               86875	                  1	                   51143	                 3418	                    129	           96	             12384	              DSP	                        auto	         85.58	      583323	                 119.39	      0.71	               7.89477	         -209772	               -7.89477	              7.89477	                                                        208.83	                          0.200591	                           0.17182	                32.4665	                           25.7145	               744976	             -1	                 -1	                        -1	                 -1	               0	                       0	                      2.28642e+08	         18462.7	                33	                                 8.25962	              8.25962	                                             -264487	    -8.25962	   0	         0	         57.37	                 50.95	                                 41.9616	                   169.27	                            
