Fitter report for simple_nios_vga
Tue Dec 20 14:03:16 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. |simple_nios_vga|system_t3:u0|system_t3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bbh1:auto_generated|ALTSYNCRAM
 30. Fitter DSP Block Usage Summary
 31. DSP Block Details
 32. Routing Usage Summary
 33. LAB Logic Elements
 34. LAB-wide Signals
 35. LAB Signals Sourced
 36. LAB Signals Sourced Out
 37. LAB Distinct Inputs
 38. I/O Rules Summary
 39. I/O Rules Details
 40. I/O Rules Matrix
 41. Fitter Device Options
 42. Operating Settings and Conditions
 43. Fitter Messages
 44. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue Dec 20 14:03:16 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; simple_nios_vga                             ;
; Top-level Entity Name              ; simple_nios_vga                             ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6E22C8                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 5,622 / 6,272 ( 90 % )                      ;
;     Total combinational functions  ; 4,807 / 6,272 ( 77 % )                      ;
;     Dedicated logic registers      ; 3,568 / 6,272 ( 57 % )                      ;
; Total registers                    ; 3636                                        ;
; Total pins                         ; 62 / 92 ( 67 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 149,296 / 276,480 ( 54 % )                  ;
; Embedded Multiplier 9-bit elements ; 8 / 30 ( 27 % )                             ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE6E22C8                           ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.32        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.3%      ;
;     Processor 3            ;   2.3%      ;
;     Processor 4            ;   2.2%      ;
;     Processor 5            ;   2.2%      ;
;     Processor 6            ;   2.2%      ;
;     Processor 7            ;   2.2%      ;
;     Processor 8            ;   2.2%      ;
;     Processors 9-16        ;   2.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                       ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                          ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_bht_module:system_t3_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_bht_module:system_t3_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[0]~_Duplicate_2                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[1]~_Duplicate_2                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[2]~_Duplicate_2                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[3]~_Duplicate_2                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[4]~_Duplicate_2                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[5]~_Duplicate_2                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[6]~_Duplicate_2                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[7]~_Duplicate_2                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[8]~_Duplicate_2                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[9]~_Duplicate_2                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[10]~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[11]~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[12]~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[13]~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[14]~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_src1[15]~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_addr[0]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[0]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_addr[1]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[1]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_addr[2]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[2]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_addr[3]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[3]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_addr[4]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[4]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_addr[5]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_addr[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_addr[5]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[5]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_addr[6]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[6]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_addr[7]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[7]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_addr[8]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[8]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_addr[9]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[9]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_addr[10]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[10]~output                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_addr[11]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[11]~output                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_bank[0]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_ba[0]~output                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_bank[1]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_ba[1]~output                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_we_n~output                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_cas_n~output                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_ras_n~output                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_cs_n~output                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[0]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[0]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[0]~output                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[1]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[1]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[1]~output                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[2]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[2]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[2]~output                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[3]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[3]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[3]~output                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[4]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[4]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[4]~output                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[5]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[5]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[5]~output                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[6]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[6]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[6]~output                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[7]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[7]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[7]~output                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[8]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[8]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[8]~output                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[9]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[9]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[9]~output                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[10]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[10]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[10]~output                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[11]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[11]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[11]~output                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[12]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[12]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[12]~output                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[13]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[13]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[13]~output                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[14]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[14]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[14]~output                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[15]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_data[15]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[15]~output                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_dqm[0]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dqm[0]~output                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_dqm[1]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dqm[1]~output                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[0]~output                                                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[1]~output                                                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[2]~output                                                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[3]~output                                                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[4]~output                                                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[5]~output                                                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[6]~output                                                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[7]~output                                                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[8]~output                                                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[9]~output                                                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[10]~output                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[11]~output                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[12]~output                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[13]~output                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[14]~output                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[15]~output                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|za_data[0]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[0]~input                                                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|za_data[1]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[1]~input                                                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|za_data[2]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[2]~input                                                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|za_data[3]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[3]~input                                                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|za_data[4]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[4]~input                                                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|za_data[5]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[5]~input                                                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|za_data[6]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[6]~input                                                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|za_data[7]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[7]~input                                                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|za_data[8]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[8]~input                                                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|za_data[9]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[9]~input                                                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|za_data[10]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[10]~input                                                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|za_data[11]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[11]~input                                                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|za_data[12]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[12]~input                                                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|za_data[13]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[13]~input                                                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|za_data[14]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[14]~input                                                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|za_data[15]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[15]~input                                                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                       ;
+-----------------------------+------------------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity               ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+------------------------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; system_t3_sdram_controller_0 ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_t3_sdram_controller_0 ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_t3_sdram_controller_0 ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_t3_sdram_controller_0 ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_t3_sdram_controller_0 ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_t3_sdram_controller_0 ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_t3_sdram_controller_0 ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_t3_sdram_controller_0 ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_t3_sdram_controller_0 ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_t3_sdram_controller_0 ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_t3_sdram_controller_0 ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_t3_sdram_controller_0 ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_t3_sdram_controller_0 ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_t3_sdram_controller_0 ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_t3_sdram_controller_0 ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_t3_sdram_controller_0 ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_t3_sdram_controller_0 ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_t3_sdram_controller_0 ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_t3_sdram_controller_0 ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_t3_sdram_controller_0 ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_t3_sdram_controller_0 ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_t3_sdram_controller_0 ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_t3_sdram_controller_0 ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_t3_sdram_controller_0 ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_t3_sdram_controller_0 ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_t3_sdram_controller_0 ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_t3_sdram_controller_0 ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_t3_sdram_controller_0 ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_t3_sdram_controller_0 ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_t3_sdram_controller_0 ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_t3_sdram_controller_0 ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_t3_sdram_controller_0 ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+------------------------------+--------------+------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 9010 ) ; 0.00 % ( 0 / 9010 )        ; 0.00 % ( 0 / 9010 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 9010 ) ; 0.00 % ( 0 / 9010 )        ; 0.00 % ( 0 / 9010 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 8543 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 196 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 260 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 11 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/output_files/simple_nios_vga.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 5,622 / 6,272 ( 90 % )     ;
;     -- Combinational with no register       ; 2054                       ;
;     -- Register only                        ; 815                        ;
;     -- Combinational with a register        ; 2753                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2630                       ;
;     -- 3 input functions                    ; 1291                       ;
;     -- <=2 input functions                  ; 886                        ;
;     -- Register only                        ; 815                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 4239                       ;
;     -- arithmetic mode                      ; 568                        ;
;                                             ;                            ;
; Total registers*                            ; 3,636 / 6,684 ( 54 % )     ;
;     -- Dedicated logic registers            ; 3,568 / 6,272 ( 57 % )     ;
;     -- I/O registers                        ; 68 / 412 ( 17 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 392 / 392 ( 100 % )        ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 62 / 92 ( 67 % )           ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 29 / 30 ( 97 % )           ;
; Total block memory bits                     ; 149,296 / 276,480 ( 54 % ) ;
; Total block memory implementation bits      ; 267,264 / 276,480 ( 97 % ) ;
; Embedded Multiplier 9-bit elements          ; 8 / 30 ( 27 % )            ;
; PLLs                                        ; 1 / 2 ( 50 % )             ;
; Global signals                              ; 10                         ;
;     -- Global clocks                        ; 10 / 10 ( 100 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 24.7% / 24.4% / 25.1%      ;
; Peak interconnect usage (total/H/V)         ; 37.5% / 37.0% / 38.3%      ;
; Maximum fan-out                             ; 3224                       ;
; Highest non-global fan-out                  ; 767                        ;
; Total fan-out                               ; 30928                      ;
; Average fan-out                             ; 3.36                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                    ;
+----------------------------------------------+----------------------+--------------------+--------------------+--------------------------------+
; Statistic                                    ; Top                  ; pzdyqx:nabboc      ; sld_hub:auto_hub   ; hard_block:auto_generated_inst ;
+----------------------------------------------+----------------------+--------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                  ; Low                ; Low                ; Low                            ;
;                                              ;                      ;                    ;                    ;                                ;
; Total logic elements                         ; 5311 / 6272 ( 85 % ) ; 129 / 6272 ( 2 % ) ; 182 / 6272 ( 3 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register        ; 1910                 ; 57                 ; 87                 ; 0                              ;
;     -- Register only                         ; 791                  ; 7                  ; 17                 ; 0                              ;
;     -- Combinational with a register         ; 2610                 ; 65                 ; 78                 ; 0                              ;
;                                              ;                      ;                    ;                    ;                                ;
; Logic element usage by number of LUT inputs  ;                      ;                    ;                    ;                                ;
;     -- 4 input functions                     ; 2502                 ; 54                 ; 74                 ; 0                              ;
;     -- 3 input functions                     ; 1221                 ; 22                 ; 48                 ; 0                              ;
;     -- <=2 input functions                   ; 797                  ; 46                 ; 43                 ; 0                              ;
;     -- Register only                         ; 791                  ; 7                  ; 17                 ; 0                              ;
;                                              ;                      ;                    ;                    ;                                ;
; Logic elements by mode                       ;                      ;                    ;                    ;                                ;
;     -- normal mode                           ; 3965                 ; 118                ; 156                ; 0                              ;
;     -- arithmetic mode                       ; 555                  ; 4                  ; 9                  ; 0                              ;
;                                              ;                      ;                    ;                    ;                                ;
; Total registers                              ; 3469                 ; 72                 ; 95                 ; 0                              ;
;     -- Dedicated logic registers             ; 3401 / 6272 ( 54 % ) ; 72 / 6272 ( 1 % )  ; 95 / 6272 ( 2 % )  ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                         ; 136                  ; 0                  ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                    ;                                ;
; Total LABs:  partially or completely used    ; 364 / 392 ( 93 % )   ; 17 / 392 ( 4 % )   ; 17 / 392 ( 4 % )   ; 0 / 392 ( 0 % )                ;
;                                              ;                      ;                    ;                    ;                                ;
; Virtual pins                                 ; 0                    ; 0                  ; 0                  ; 0                              ;
; I/O pins                                     ; 62                   ; 0                  ; 0                  ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 8 / 30 ( 27 % )      ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Total memory bits                            ; 149296               ; 0                  ; 0                  ; 0                              ;
; Total RAM block bits                         ; 267264               ; 0                  ; 0                  ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )      ; 0 / 2 ( 0 % )      ; 1 / 2 ( 50 % )                 ;
; M9K                                          ; 29 / 30 ( 96 % )     ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                          ; 6 / 12 ( 50 % )      ; 2 / 12 ( 16 % )    ; 0 / 12 ( 0 % )     ; 2 / 12 ( 16 % )                ;
; Double Data Rate I/O output circuitry        ; 36 / 185 ( 19 % )    ; 0 / 185 ( 0 % )    ; 0 / 185 ( 0 % )    ; 0 / 185 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 185 ( 8 % )     ; 0 / 185 ( 0 % )    ; 0 / 185 ( 0 % )    ; 0 / 185 ( 0 % )                ;
;                                              ;                      ;                    ;                    ;                                ;
; Connections                                  ;                      ;                    ;                    ;                                ;
;     -- Input Connections                     ; 3736                 ; 73                 ; 146                ; 1                              ;
;     -- Registered Input Connections          ; 3467                 ; 30                 ; 105                ; 0                              ;
;     -- Output Connections                    ; 465                  ; 5                  ; 261                ; 3225                           ;
;     -- Registered Output Connections         ; 4                    ; 3                  ; 261                ; 0                              ;
;                                              ;                      ;                    ;                    ;                                ;
; Internal Connections                         ;                      ;                    ;                    ;                                ;
;     -- Total Connections                     ; 29951                ; 571                ; 1121               ; 3233                           ;
;     -- Registered Connections                ; 13732                ; 294                ; 794                ; 0                              ;
;                                              ;                      ;                    ;                    ;                                ;
; External Connections                         ;                      ;                    ;                    ;                                ;
;     -- Top                                   ; 584                  ; 31                 ; 360                ; 3226                           ;
;     -- pzdyqx:nabboc                         ; 31                   ; 0                  ; 47                 ; 0                              ;
;     -- sld_hub:auto_hub                      ; 360                  ; 47                 ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 3226                 ; 0                  ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                    ;                                ;
; Partition Interface                          ;                      ;                    ;                    ;                                ;
;     -- Input Ports                           ; 58                   ; 11                 ; 90                 ; 1                              ;
;     -- Output Ports                          ; 49                   ; 4                  ; 107                ; 2                              ;
;     -- Bidir Ports                           ; 16                   ; 0                  ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                    ;                                ;
; Registered Ports                             ;                      ;                    ;                    ;                                ;
;     -- Registered Input Ports                ; 0                    ; 3                  ; 3                  ; 0                              ;
;     -- Registered Output Ports               ; 0                    ; 3                  ; 62                 ; 0                              ;
;                                              ;                      ;                    ;                    ;                                ;
; Port Connectivity                            ;                      ;                    ;                    ;                                ;
;     -- Input Ports driven by GND             ; 0                    ; 0                  ; 6                  ; 0                              ;
;     -- Output Ports driven by GND            ; 0                    ; 0                  ; 30                 ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                    ; 0                  ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                    ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports with no Source            ; 0                    ; 0                  ; 69                 ; 0                              ;
;     -- Output Ports with no Source           ; 0                    ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                    ; 2                  ; 74                 ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                    ; 0                  ; 75                 ; 0                              ;
+----------------------------------------------+----------------------+--------------------+--------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk_50Mhz     ; 24    ; 2        ; 0            ; 11           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; keys_input[0] ; 90    ; 6        ; 34           ; 12           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; keys_input[1] ; 91    ; 6        ; 34           ; 12           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; keys_input[2] ; 88    ; 5        ; 34           ; 12           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; keys_input[3] ; 89    ; 5        ; 34           ; 12           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; sdram_addr[0]  ; 77    ; 5        ; 34           ; 4            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; 76    ; 5        ; 34           ; 4            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; 66    ; 4        ; 28           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[12] ; 65    ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; 80    ; 5        ; 34           ; 7            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; 83    ; 5        ; 34           ; 9            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; 84    ; 5        ; 34           ; 9            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; 72    ; 4        ; 32           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; 71    ; 4        ; 32           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; 70    ; 4        ; 32           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; 69    ; 4        ; 30           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; 68    ; 4        ; 30           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; 67    ; 4        ; 30           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]    ; 73    ; 5        ; 34           ; 2            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]    ; 75    ; 5        ; 34           ; 3            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; 44    ; 3        ; 5            ; 0            ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; 64    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; 60    ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n     ; 74    ; 5        ; 34           ; 2            ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]   ; 42    ; 3        ; 3            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]   ; 59    ; 4        ; 23           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; 46    ; 3        ; 7            ; 0            ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; 43    ; 3        ; 5            ; 0            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; video_b[0]     ; 103   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; video_b[1]     ; 104   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; video_b[2]     ; 105   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; video_b[3]     ; 106   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; video_b[4]     ; 110   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; video_g[0]     ; 111   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; video_g[1]     ; 112   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; video_g[2]     ; 113   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; video_g[3]     ; 114   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; video_g[4]     ; 115   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; video_g[5]     ; 119   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; video_h_sync   ; 100   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; video_r[0]     ; 120   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; video_r[1]     ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; video_r[2]     ; 124   ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; video_r[3]     ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; video_r[4]     ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; video_v_sync   ; 101   ; 6        ; 34           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                           ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------+
; sdram_dq[0]  ; 30    ; 2        ; 0            ; 8            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe               ;
; sdram_dq[10] ; 54    ; 4        ; 18           ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10 ;
; sdram_dq[11] ; 53    ; 3        ; 16           ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11 ;
; sdram_dq[12] ; 52    ; 3        ; 16           ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12 ;
; sdram_dq[13] ; 51    ; 3        ; 16           ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13 ;
; sdram_dq[14] ; 50    ; 3        ; 13           ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14 ;
; sdram_dq[15] ; 49    ; 3        ; 13           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15 ;
; sdram_dq[1]  ; 28    ; 2        ; 0            ; 9            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1  ;
; sdram_dq[2]  ; 32    ; 2        ; 0            ; 6            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2  ;
; sdram_dq[3]  ; 31    ; 2        ; 0            ; 7            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3  ;
; sdram_dq[4]  ; 33    ; 2        ; 0            ; 6            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4  ;
; sdram_dq[5]  ; 34    ; 2        ; 0            ; 5            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5  ;
; sdram_dq[6]  ; 38    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6  ;
; sdram_dq[7]  ; 39    ; 3        ; 1            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7  ;
; sdram_dq[8]  ; 58    ; 4        ; 21           ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8  ;
; sdram_dq[9]  ; 55    ; 4        ; 18           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; video_v_sync            ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; video_b[0]              ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 4 / 11 ( 36 % )   ; 2.5V          ; --           ;
; 2        ; 7 / 8 ( 88 % )    ; 3.3V          ; --           ;
; 3        ; 11 / 11 ( 100 % ) ; 3.3V          ; --           ;
; 4        ; 14 / 14 ( 100 % ) ; 3.3V          ; --           ;
; 5        ; 10 / 13 ( 77 % )  ; 3.3V          ; --           ;
; 6        ; 8 / 10 ( 80 % )   ; 3.3V          ; --           ;
; 7        ; 12 / 13 ( 92 % )  ; 3.3V          ; --           ;
; 8        ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 25         ; 2        ; clk_50Mhz                                                 ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; sdram_dq[1]                                               ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; sdram_dq[0]                                               ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 36         ; 2        ; sdram_dq[3]                                               ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 39         ; 2        ; sdram_dq[2]                                               ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 40         ; 2        ; sdram_dq[4]                                               ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ; 41         ; 2        ; sdram_dq[5]                                               ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; sdram_dq[6]                                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 46         ; 3        ; sdram_dq[7]                                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; sdram_dqm[0]                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; sdram_we_n                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 54         ; 3        ; sdram_cas_n                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; sdram_ras_n                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; sdram_dq[15]                                              ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 69         ; 3        ; sdram_dq[14]                                              ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 70         ; 3        ; sdram_dq[13]                                              ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 72         ; 3        ; sdram_dq[12]                                              ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; sdram_dq[11]                                              ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ; 74         ; 4        ; sdram_dq[10]                                              ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 75         ; 4        ; sdram_dq[9]                                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; sdram_dq[8]                                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 83         ; 4        ; sdram_dqm[1]                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 84         ; 4        ; sdram_clk                                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; sdram_cke                                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 90         ; 4        ; sdram_addr[12]                                            ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 93         ; 4        ; sdram_addr[11]                                            ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 94         ; 4        ; sdram_addr[9]                                             ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 96         ; 4        ; sdram_addr[8]                                             ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 97         ; 4        ; sdram_addr[7]                                             ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 98         ; 4        ; sdram_addr[6]                                             ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; sdram_addr[5]                                             ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 100        ; 4        ; sdram_addr[4]                                             ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ; 102        ; 5        ; sdram_ba[0]                                               ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 103        ; 5        ; sdram_cs_n                                                ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 104        ; 5        ; sdram_ba[1]                                               ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 106        ; 5        ; sdram_addr[10]                                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 107        ; 5        ; sdram_addr[0]                                             ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; sdram_addr[1]                                             ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; sdram_addr[2]                                             ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; sdram_addr[3]                                             ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; keys_input[2]                                             ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 89       ; 126        ; 5        ; keys_input[3]                                             ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 90       ; 127        ; 6        ; keys_input[0]                                             ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 91       ; 128        ; 6        ; keys_input[1]                                             ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; video_h_sync                                              ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 139        ; 6        ; video_v_sync                                              ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; video_b[0]                                                ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 104      ; 141        ; 6        ; video_b[1]                                                ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 105      ; 142        ; 6        ; video_b[2]                                                ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 146        ; 6        ; video_b[3]                                                ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; video_b[4]                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 154        ; 7        ; video_g[0]                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 155        ; 7        ; video_g[1]                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 156        ; 7        ; video_g[2]                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 157        ; 7        ; video_g[3]                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 158        ; 7        ; video_g[4]                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; video_g[5]                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 164        ; 7        ; video_r[0]                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 165        ; 7        ; video_r[1]                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; video_r[2]                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 125      ; 174        ; 7        ; video_r[3]                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 175        ; 7        ; video_r[4]                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                                                                      ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|pll1                                                                                                                                                                                                              ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; pll1_i|altpll_component|auto_generated|pll1                                                                                                                                                                                                                                      ;
; PLL mode                      ; Source Synchronous                                                                                                                                                                                                                                                               ;
; Compensate clock              ; clock0                                                                                                                                                                                                                                                                           ;
; Compensated input/output pins ; sdram_dq[5], sdram_dq[13], sdram_dq[6], sdram_dq[14], sdram_dq[7], sdram_dq[15], sdram_dq[2], sdram_dq[10], sdram_dq[3], sdram_dq[11], sdram_dq[4], sdram_dq[12], sdram_dq[0], sdram_dq[8], sdram_dq[1], sdram_dq[9], keys_input[0], keys_input[1], keys_input[3], keys_input[2] ;
; Switchover type               ; --                                                                                                                                                                                                                                                                               ;
; Input frequency 0             ; 50.0 MHz                                                                                                                                                                                                                                                                         ;
; Input frequency 1             ; --                                                                                                                                                                                                                                                                               ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                                                                                                                                                                                                         ;
; Nominal VCO frequency         ; 600.0 MHz                                                                                                                                                                                                                                                                        ;
; VCO post scale K counter      ; 2                                                                                                                                                                                                                                                                                ;
; VCO frequency control         ; Auto                                                                                                                                                                                                                                                                             ;
; VCO phase shift step          ; 208 ps                                                                                                                                                                                                                                                                           ;
; VCO multiply                  ; --                                                                                                                                                                                                                                                                               ;
; VCO divide                    ; --                                                                                                                                                                                                                                                                               ;
; Freq min lock                 ; 25.0 MHz                                                                                                                                                                                                                                                                         ;
; Freq max lock                 ; 54.18 MHz                                                                                                                                                                                                                                                                        ;
; M VCO Tap                     ; 6                                                                                                                                                                                                                                                                                ;
; M Initial                     ; 1                                                                                                                                                                                                                                                                                ;
; M value                       ; 12                                                                                                                                                                                                                                                                               ;
; N value                       ; 1                                                                                                                                                                                                                                                                                ;
; Charge pump current           ; setting 1                                                                                                                                                                                                                                                                        ;
; Loop filter resistance        ; setting 27                                                                                                                                                                                                                                                                       ;
; Loop filter capacitance       ; setting 0                                                                                                                                                                                                                                                                        ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                                                                                                                                                                                                               ;
; Bandwidth type                ; Medium                                                                                                                                                                                                                                                                           ;
; Real time reconfigurable      ; Off                                                                                                                                                                                                                                                                              ;
; Scan chain MIF file           ; --                                                                                                                                                                                                                                                                               ;
; Preserve PLL counter order    ; Off                                                                                                                                                                                                                                                                              ;
; PLL location                  ; PLL_1                                                                                                                                                                                                                                                                            ;
; Inclk0 signal                 ; clk_50Mhz                                                                                                                                                                                                                                                                        ;
; Inclk1 signal                 ; --                                                                                                                                                                                                                                                                               ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                                                                                                                                                                                    ;
; Inclk1 signal type            ; --                                                                                                                                                                                                                                                                               ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------+
; Name                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                       ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------+
; pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 6       ; pll1_i|altpll_component|auto_generated|pll1|clk[0] ;
; pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -45 (-1250 ps) ; 7.50 (208 ps)    ; 50/50      ; C1      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; pll1_i|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------+


+-----------------------------------------+
; I/O Assignment Warnings                 ;
+----------------+------------------------+
; Pin Name       ; Reason                 ;
+----------------+------------------------+
; video_r[0]     ; Missing drive strength ;
; video_r[1]     ; Missing drive strength ;
; video_r[2]     ; Missing drive strength ;
; video_r[3]     ; Missing drive strength ;
; video_r[4]     ; Missing drive strength ;
; video_g[0]     ; Missing drive strength ;
; video_g[1]     ; Missing drive strength ;
; video_g[2]     ; Missing drive strength ;
; video_g[3]     ; Missing drive strength ;
; video_g[4]     ; Missing drive strength ;
; video_g[5]     ; Missing drive strength ;
; video_b[0]     ; Missing drive strength ;
; video_b[1]     ; Missing drive strength ;
; video_b[2]     ; Missing drive strength ;
; video_b[3]     ; Missing drive strength ;
; video_b[4]     ; Missing drive strength ;
; video_h_sync   ; Missing drive strength ;
; video_v_sync   ; Missing drive strength ;
; sdram_addr[0]  ; Missing drive strength ;
; sdram_addr[1]  ; Missing drive strength ;
; sdram_addr[2]  ; Missing drive strength ;
; sdram_addr[3]  ; Missing drive strength ;
; sdram_addr[4]  ; Missing drive strength ;
; sdram_addr[5]  ; Missing drive strength ;
; sdram_addr[6]  ; Missing drive strength ;
; sdram_addr[7]  ; Missing drive strength ;
; sdram_addr[8]  ; Missing drive strength ;
; sdram_addr[9]  ; Missing drive strength ;
; sdram_addr[10] ; Missing drive strength ;
; sdram_addr[11] ; Missing drive strength ;
; sdram_addr[12] ; Missing drive strength ;
; sdram_ba[0]    ; Missing drive strength ;
; sdram_ba[1]    ; Missing drive strength ;
; sdram_cas_n    ; Missing drive strength ;
; sdram_cke      ; Missing drive strength ;
; sdram_cs_n     ; Missing drive strength ;
; sdram_dqm[0]   ; Missing drive strength ;
; sdram_dqm[1]   ; Missing drive strength ;
; sdram_ras_n    ; Missing drive strength ;
; sdram_we_n     ; Missing drive strength ;
; sdram_clk      ; Missing drive strength ;
; sdram_dq[0]    ; Missing drive strength ;
; sdram_dq[1]    ; Missing drive strength ;
; sdram_dq[2]    ; Missing drive strength ;
; sdram_dq[3]    ; Missing drive strength ;
; sdram_dq[4]    ; Missing drive strength ;
; sdram_dq[5]    ; Missing drive strength ;
; sdram_dq[6]    ; Missing drive strength ;
; sdram_dq[7]    ; Missing drive strength ;
; sdram_dq[8]    ; Missing drive strength ;
; sdram_dq[9]    ; Missing drive strength ;
; sdram_dq[10]   ; Missing drive strength ;
; sdram_dq[11]   ; Missing drive strength ;
; sdram_dq[12]   ; Missing drive strength ;
; sdram_dq[13]   ; Missing drive strength ;
; sdram_dq[14]   ; Missing drive strength ;
; sdram_dq[15]   ; Missing drive strength ;
+----------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Entity Name                                                              ; Library Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+
; |simple_nios_vga                                                                                                                                                       ; 5622 (1)    ; 3568 (0)                  ; 68 (68)       ; 149296      ; 29   ; 8            ; 0       ; 4         ; 62   ; 0            ; 2054 (1)     ; 815 (0)           ; 2753 (0)         ; |simple_nios_vga                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; simple_nios_vga                                                          ; work         ;
;    |clkinter:clkinter0|                                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|clkinter:clkinter0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; clkinter                                                                 ; clkinter     ;
;       |clkinter_altclkctrl_0:altclkctrl_0|                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|clkinter:clkinter0|clkinter_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; clkinter_altclkctrl_0                                                    ; clkinter     ;
;          |clkinter_altclkctrl_0_sub:clkinter_altclkctrl_0_sub_component|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|clkinter:clkinter0|clkinter_altclkctrl_0:altclkctrl_0|clkinter_altclkctrl_0_sub:clkinter_altclkctrl_0_sub_component                                                                                                                                                                                                                                                                                                                                                                                                                      ; clkinter_altclkctrl_0_sub                                                ; clkinter     ;
;    |clkinter:clkinter1|                                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|clkinter:clkinter1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; clkinter                                                                 ; clkinter     ;
;       |clkinter_altclkctrl_0:altclkctrl_0|                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|clkinter:clkinter1|clkinter_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; clkinter_altclkctrl_0                                                    ; clkinter     ;
;          |clkinter_altclkctrl_0_sub:clkinter_altclkctrl_0_sub_component|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|clkinter:clkinter1|clkinter_altclkctrl_0:altclkctrl_0|clkinter_altclkctrl_0_sub:clkinter_altclkctrl_0_sub_component                                                                                                                                                                                                                                                                                                                                                                                                                      ; clkinter_altclkctrl_0_sub                                                ; clkinter     ;
;    |pll1:pll1_i|                                                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|pll1:pll1_i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; pll1                                                                     ; work         ;
;       |altpll:altpll_component|                                                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|pll1:pll1_i|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altpll                                                                   ; work         ;
;          |pll1_altpll:auto_generated|                                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; pll1_altpll                                                              ; work         ;
;    |pzdyqx:nabboc|                                                                                                                                                     ; 129 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 7 (0)             ; 65 (0)           ; |simple_nios_vga|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; pzdyqx                                                                   ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                                                   ; 129 (13)    ; 72 (9)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (4)       ; 7 (1)             ; 65 (8)           ; |simple_nios_vga|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; pzdyqx_impl                                                              ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                                               ; 59 (29)     ; 28 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (21)      ; 6 (6)             ; 22 (2)           ; |simple_nios_vga|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                                                                                                                                 ; GHVD5181                                                                 ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                                                        ; 30 (30)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 20 (20)          ; |simple_nios_vga|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                                                                                                                               ; LQYT7093                                                                 ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                                                           ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |simple_nios_vga|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; KIFI3548                                                                 ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                                                           ; 22 (22)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 13 (13)          ; |simple_nios_vga|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LQYT7093                                                                 ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                                                           ; 22 (22)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 9 (9)            ; |simple_nios_vga|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; PUDL0439                                                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                                                  ; 182 (1)     ; 95 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 87 (1)       ; 17 (0)            ; 78 (0)           ; |simple_nios_vga|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_hub                                                                  ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|                                ; 181 (0)     ; 95 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 86 (0)       ; 17 (0)            ; 78 (0)           ; |simple_nios_vga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                         ; alt_sld_fab_with_jtag_input                                              ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                                          ; 181 (0)     ; 95 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 86 (0)       ; 17 (0)            ; 78 (0)           ; |simple_nios_vga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                      ; alt_sld_fab                                                              ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                                      ; 181 (8)     ; 95 (7)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 86 (1)       ; 17 (4)            ; 78 (0)           ; |simple_nios_vga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                                                  ; alt_sld_fab_alt_sld_fab                                                  ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                                           ; 176 (0)     ; 88 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (0)       ; 13 (0)            ; 78 (0)           ; |simple_nios_vga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                                                      ; alt_sld_fab_alt_sld_fab_sldfabric                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                                       ; 176 (132)   ; 88 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (70)      ; 13 (11)           ; 78 (52)          ; |simple_nios_vga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                                         ; sld_jtag_hub                                                             ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                                         ; 23 (23)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 10 (10)          ; |simple_nios_vga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                 ; sld_rom_sr                                                               ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                                       ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; |simple_nios_vga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                               ; sld_shadow_jsm                                                           ; altera_sld   ;
;    |system_t3:u0|                                                                                                                                                      ; 5310 (0)    ; 3401 (0)                  ; 0 (0)         ; 149296      ; 29   ; 8            ; 0       ; 4         ; 0    ; 0            ; 1909 (0)     ; 791 (0)           ; 2610 (0)         ; |simple_nios_vga|system_t3:u0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; system_t3                                                                ; system_t3    ;
;       |altera_reset_controller:rst_controller_001|                                                                                                                     ; 17 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 10 (5)            ; 6 (5)            ; |simple_nios_vga|system_t3:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                                                  ; system_t3    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                                              ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                                                ; system_t3    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |simple_nios_vga|system_t3:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                                                ; system_t3    ;
;       |altera_reset_controller:rst_controller|                                                                                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |simple_nios_vga|system_t3:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                                                  ; system_t3    ;
;       |st2vga:st2vga_0|                                                                                                                                                ; 46 (11)     ; 22 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (9)       ; 0 (0)             ; 22 (2)           ; |simple_nios_vga|system_t3:u0|st2vga:st2vga_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; st2vga                                                                   ; system_t3    ;
;          |simple_vga_scan:simple_vga_inst|                                                                                                                             ; 35 (35)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 20 (20)          ; |simple_nios_vga|system_t3:u0|st2vga:st2vga_0|simple_vga_scan:simple_vga_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; simple_vga_scan                                                          ; work         ;
;       |system_t3_master_0:master_0|                                                                                                                                    ; 875 (0)     ; 454 (0)                   ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 420 (0)      ; 125 (0)           ; 330 (0)          ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; system_t3_master_0                                                       ; system_t3    ;
;          |altera_avalon_packets_to_master:transacto|                                                                                                                   ; 324 (0)     ; 144 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 175 (0)      ; 9 (0)             ; 140 (0)          ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_packets_to_master                                          ; system_t3    ;
;             |packets_to_master:p2m|                                                                                                                                    ; 324 (324)   ; 144 (144)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 175 (175)    ; 9 (9)             ; 140 (140)        ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                                                                                                                                                                                                 ; packets_to_master                                                        ; system_t3    ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                                                  ; 32 (32)     ; 16 (16)                   ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 1 (1)             ; 17 (17)          ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                    ; system_t3    ;
;             |altsyncram:mem_rtl_0|                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altsyncram                                                               ; work         ;
;                |altsyncram_0qg1:auto_generated|                                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram_0qg1                                                          ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                                                       ; 21 (21)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 5 (5)             ; 7 (7)            ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_bytes_to_packets                                        ; system_t3    ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                                                            ; 470 (0)     ; 264 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 206 (0)      ; 108 (0)           ; 156 (0)          ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_st_jtag_interface                                          ; system_t3    ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                                                        ; 468 (0)     ; 264 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 204 (0)      ; 108 (0)           ; 156 (0)          ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                                                                                                                                                                                              ; altera_jtag_dc_streaming                                                 ; system_t3    ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                                                           ; 49 (19)     ; 47 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 32 (16)           ; 15 (4)           ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_st_clock_crosser                                           ; system_t3    ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                                                        ; 19 (19)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 8 (8)             ; 10 (10)          ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                                           ; system_t3    ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                                            ; system_t3    ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                               ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 2 (2)            ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                                            ; system_t3    ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                                                ; 27 (18)     ; 27 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (16)           ; 4 (2)            ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                                                                                                                                                                                                       ; altera_jtag_src_crosser                                                  ; system_t3    ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                                                         ; 9 (1)       ; 9 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (1)             ; 2 (1)            ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                                                                                                                                                                                                            ; altera_jtag_control_signal_crosser                                       ; system_t3    ;
;                      |altera_std_synchronizer:synchronizer|                                                                                                            ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 2 (2)            ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                                                                                                                                                                                                       ; altera_std_synchronizer                                                  ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                                                  ; 391 (361)   ; 187 (168)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 202 (192)    ; 51 (35)           ; 138 (132)        ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                                                                                                                                                                                                         ; altera_jtag_streaming                                                    ; system_t3    ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                                                       ; 7 (7)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                                                                                                                                                                                                            ; altera_avalon_st_idle_inserter                                           ; system_t3    ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                                                         ; 8 (8)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                                                                                                                                                                                              ; altera_avalon_st_idle_remover                                            ; system_t3    ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                                                           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                                                                                                                                                                                                ; altera_std_synchronizer                                                  ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                                                                                                                                                                                                       ; altera_std_synchronizer                                                  ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                                                                                                                                                                                               ; altera_std_synchronizer                                                  ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                                                                                                                                                                                                    ; altera_std_synchronizer                                                  ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                                                                                                                                                                                                         ; altera_std_synchronizer                                                  ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                                                ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_jtag_sld_node                                                     ; system_t3    ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                                                     ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                                                                                                                                                                                                    ; sld_virtual_jtag_basic                                                   ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                                                       ; 31 (31)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 15 (15)          ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_packets_to_bytes                                        ; system_t3    ;
;          |altera_reset_controller:rst_controller|                                                                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                                                  ; system_t3    ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                                                ; system_t3    ;
;       |system_t3_mm_interconnect_0:mm_interconnect_0|                                                                                                                  ; 1108 (0)    ; 519 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 325 (0)      ; 88 (0)            ; 695 (0)          ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_t3_mm_interconnect_0                                              ; system_t3    ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                                                           ; 14 (14)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 10 (10)          ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                                    ; system_t3    ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                                                    ; 17 (17)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 13 (13)          ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                    ; system_t3    ;
;          |altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|                                                                             ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                                    ; system_t3    ;
;          |altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|                                                                                                ; 186 (186)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 67 (67)           ; 104 (104)        ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                                    ; system_t3    ;
;          |altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|                                                                                                  ; 99 (99)     ; 88 (88)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 10 (10)           ; 79 (79)          ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                                    ; system_t3    ;
;          |altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo|                                                                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                                    ; system_t3    ;
;          |altera_merlin_master_agent:master_0_master_agent|                                                                                                            ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_master_agent                                               ; system_t3    ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                                               ; system_t3    ;
;          |altera_merlin_master_agent:sgdma_0_descriptor_read_agent|                                                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_descriptor_read_agent                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_master_agent                                               ; system_t3    ;
;          |altera_merlin_master_agent:sgdma_0_descriptor_write_agent|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_descriptor_write_agent                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                                               ; system_t3    ;
;          |altera_merlin_master_agent:sgdma_0_m_read_agent|                                                                                                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_m_read_agent                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent                                               ; system_t3    ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                                                         ; 5 (5)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_master_translator                                          ; system_t3    ;
;          |altera_merlin_slave_agent:sdram_controller_0_s1_agent|                                                                                                       ; 14 (7)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (7)       ; 0 (0)             ; 3 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                                                ; system_t3    ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                                            ; 7 (7)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                                         ; system_t3    ;
;          |altera_merlin_slave_agent:sgdma_0_csr_agent|                                                                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sgdma_0_csr_agent                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                                                ; system_t3    ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                                                      ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 24 (24)          ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                                           ; system_t3    ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                           ; system_t3    ;
;          |altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator|                                                                        ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                                           ; system_t3    ;
;          |altera_merlin_slave_translator:sgdma_0_csr_translator|                                                                                                       ; 38 (38)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 36 (36)          ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sgdma_0_csr_translator                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                                           ; system_t3    ;
;          |altera_merlin_traffic_limiter:master_0_master_limiter|                                                                                                       ; 18 (18)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 10 (10)          ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                                            ; system_t3    ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                                                       ; 9 (9)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 4 (4)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                                            ; system_t3    ;
;          |altera_merlin_width_adapter:master_0_master_to_sdram_controller_0_s1_cmd_width_adapter|                                                                      ; 44 (44)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 43 (43)          ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_to_sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_width_adapter                                              ; system_t3    ;
;          |altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter|                                                             ; 44 (44)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 43 (43)          ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_width_adapter                                              ; system_t3    ;
;          |altera_merlin_width_adapter:sdram_controller_0_s1_to_master_0_master_rsp_width_adapter|                                                                      ; 19 (19)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 16 (16)          ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_master_0_master_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_width_adapter                                              ; system_t3    ;
;          |altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|                                                             ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_width_adapter                                              ; system_t3    ;
;          |altera_merlin_width_adapter:sdram_controller_0_s1_to_sgdma_0_m_read_rsp_width_adapter|                                                                       ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_sgdma_0_m_read_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_width_adapter                                              ; system_t3    ;
;          |system_t3_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_t3_mm_interconnect_0_cmd_demux                                    ; system_t3    ;
;          |system_t3_mm_interconnect_0_cmd_demux:rsp_demux_003|                                                                                                         ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_cmd_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                                                                                                                                           ; system_t3_mm_interconnect_0_cmd_demux                                    ; system_t3    ;
;          |system_t3_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                                                     ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                                                                                                                                                                                       ; system_t3_mm_interconnect_0_cmd_demux_002                                ; system_t3    ;
;          |system_t3_mm_interconnect_0_cmd_demux_005:cmd_demux_005|                                                                                                     ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_cmd_demux_005:cmd_demux_005                                                                                                                                                                                                                                                                                                                                                                                                                       ; system_t3_mm_interconnect_0_cmd_demux_005                                ; system_t3    ;
;          |system_t3_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                                                         ; 77 (68)     ; 7 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (9)       ; 0 (0)             ; 62 (58)          ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                                                                                                                                                                           ; system_t3_mm_interconnect_0_cmd_mux_002                                  ; system_t3    ;
;             |altera_merlin_arbitrator:arb|                                                                                                                             ; 10 (8)      ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (4)        ; 0 (0)             ; 4 (4)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                                                 ; system_t3    ;
;                |altera_merlin_arb_adder:adder|                                                                                                                         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_arb_adder                                                  ; system_t3    ;
;          |system_t3_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                                                         ; 137 (122)   ; 11 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 71 (61)      ; 0 (0)             ; 66 (58)          ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                                                                                                                                                                                           ; system_t3_mm_interconnect_0_cmd_mux_003                                  ; system_t3    ;
;             |altera_merlin_arbitrator:arb|                                                                                                                             ; 18 (8)      ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (2)       ; 0 (0)             ; 8 (6)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                                                 ; system_t3    ;
;                |altera_merlin_arb_adder:adder|                                                                                                                         ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 2 (2)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_arb_adder                                                  ; system_t3    ;
;          |system_t3_mm_interconnect_0_cmd_mux_004:cmd_mux_004|                                                                                                         ; 147 (139)   ; 9 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (43)      ; 0 (0)             ; 99 (94)          ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                                                                                                                                                                                                           ; system_t3_mm_interconnect_0_cmd_mux_004                                  ; system_t3    ;
;             |altera_merlin_arbitrator:arb|                                                                                                                             ; 10 (7)      ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 5 (5)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                                                 ; system_t3    ;
;                |altera_merlin_arb_adder:adder|                                                                                                                         ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_arb_adder                                                  ; system_t3    ;
;          |system_t3_mm_interconnect_0_router:router|                                                                                                                   ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 2 (2)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                                                                                     ; system_t3_mm_interconnect_0_router                                       ; system_t3    ;
;          |system_t3_mm_interconnect_0_router_002:router_002|                                                                                                           ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                                                                                                                                                             ; system_t3_mm_interconnect_0_router_002                                   ; system_t3    ;
;          |system_t3_mm_interconnect_0_router_005:router_005|                                                                                                           ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                                                                                                                                                                                                                                             ; system_t3_mm_interconnect_0_router_005                                   ; system_t3    ;
;          |system_t3_mm_interconnect_0_router_010:router_010|                                                                                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_router_010:router_010                                                                                                                                                                                                                                                                                                                                                                                                                             ; system_t3_mm_interconnect_0_router_010                                   ; system_t3    ;
;          |system_t3_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                                                     ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                                                                                                                                                                                                       ; system_t3_mm_interconnect_0_rsp_demux_002                                ; system_t3    ;
;          |system_t3_mm_interconnect_0_rsp_demux_004:rsp_demux_004|                                                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                                                                                                                                                                                                       ; system_t3_mm_interconnect_0_rsp_demux_004                                ; system_t3    ;
;          |system_t3_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                                                 ; 111 (111)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 0 (0)             ; 76 (76)          ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                                   ; system_t3_mm_interconnect_0_rsp_mux                                      ; system_t3    ;
;          |system_t3_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                                                         ; 84 (84)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 0 (0)             ; 47 (47)          ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                                                                                                                                                                                           ; system_t3_mm_interconnect_0_rsp_mux_002                                  ; system_t3    ;
;          |system_t3_mm_interconnect_0_rsp_mux_005:rsp_mux_005|                                                                                                         ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_rsp_mux_005:rsp_mux_005                                                                                                                                                                                                                                                                                                                                                                                                                           ; system_t3_mm_interconnect_0_rsp_mux_005                                  ; system_t3    ;
;       |system_t3_nios2_gen2_0:nios2_gen2_0|                                                                                                                            ; 2284 (3)    ; 1425 (3)                  ; 0 (0)         ; 15216       ; 6    ; 8            ; 0       ; 4         ; 0    ; 0            ; 852 (0)      ; 260 (0)           ; 1172 (0)         ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; system_t3_nios2_gen2_0                                                   ; system_t3    ;
;          |system_t3_nios2_gen2_0_cpu:cpu|                                                                                                                              ; 2284 (1890) ; 1422 (1152)               ; 0 (0)         ; 15216       ; 6    ; 8            ; 0       ; 4         ; 0    ; 0            ; 852 (734)    ; 260 (209)         ; 1172 (946)       ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; system_t3_nios2_gen2_0_cpu                                               ; system_t3    ;
;             |system_t3_nios2_gen2_0_cpu_bht_module:system_t3_nios2_gen2_0_cpu_bht|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_bht_module:system_t3_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                                                                                                                                                     ; system_t3_nios2_gen2_0_cpu_bht_module                                    ; system_t3    ;
;                |altsyncram:the_altsyncram|                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_bht_module:system_t3_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                           ; altsyncram                                                               ; work         ;
;                   |altsyncram_97d1:auto_generated|                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_bht_module:system_t3_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                                                                                                                                                            ; altsyncram_97d1                                                          ; work         ;
;             |system_t3_nios2_gen2_0_cpu_ic_data_module:system_t3_nios2_gen2_0_cpu_ic_data|                                                                             ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_ic_data_module:system_t3_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                                                                                                                                                             ; system_t3_nios2_gen2_0_cpu_ic_data_module                                ; system_t3    ;
;                |altsyncram:the_altsyncram|                                                                                                                             ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_ic_data_module:system_t3_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                                               ; work         ;
;                   |altsyncram_0ed1:auto_generated|                                                                                                                     ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_ic_data_module:system_t3_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_0ed1:auto_generated                                                                                                                                                                                                                                                                                                                    ; altsyncram_0ed1                                                          ; work         ;
;             |system_t3_nios2_gen2_0_cpu_ic_tag_module:system_t3_nios2_gen2_0_cpu_ic_tag|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 368         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_ic_tag_module:system_t3_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                                                                                                                                                               ; system_t3_nios2_gen2_0_cpu_ic_tag_module                                 ; system_t3    ;
;                |altsyncram:the_altsyncram|                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 368         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_ic_tag_module:system_t3_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                                               ; work         ;
;                   |altsyncram_r6d1:auto_generated|                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 368         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_ic_tag_module:system_t3_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_r6d1:auto_generated                                                                                                                                                                                                                                                                                                                      ; altsyncram_r6d1                                                          ; work         ;
;             |system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|                                                                            ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                                                                                                                                                            ; system_t3_nios2_gen2_0_cpu_mult_cell                                     ; system_t3    ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                                                                                                                         ; altera_mult_add                                                          ; work         ;
;                   |altera_mult_add_udu2:auto_generated|                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated                                                                                                                                                                                                                                                                                                     ; altera_mult_add_udu2                                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                                                                            ; altera_mult_add_rtl                                                      ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                                                                                   ; ama_multiplier_function                                                  ; work         ;
;                            |lpm_mult:Mult0|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                                                                                                                    ; lpm_mult                                                                 ; work         ;
;                               |mult_jp01:auto_generated|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                                                                                                                                                           ; mult_jp01                                                                ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                                                    ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                                                                                                                         ; altera_mult_add                                                          ; work         ;
;                   |altera_mult_add_eou2:auto_generated|                                                                                                                ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated                                                                                                                                                                                                                                                                                                     ; altera_mult_add_eou2                                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                                        ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                                                                            ; altera_mult_add_rtl                                                      ; work         ;
;                         |ama_data_split_reg_ext_function:datab_split|                                                                                                  ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                                                                                                                                                                                                ; ama_data_split_reg_ext_function                                          ; work         ;
;                            |ama_dynamic_signed_function:data0_signed_extension_block|                                                                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block                                                                                                                                                       ; ama_dynamic_signed_function                                              ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                                                                                   ; ama_multiplier_function                                                  ; work         ;
;                            |lpm_mult:Mult0|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                                                                                                                    ; lpm_mult                                                                 ; work         ;
;                               |mult_jp01:auto_generated|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                                                                                                                                                           ; mult_jp01                                                                ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                                                    ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                                                                                                                         ; altera_mult_add                                                          ; work         ;
;                   |altera_mult_add_dou2:auto_generated|                                                                                                                ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated                                                                                                                                                                                                                                                                                                     ; altera_mult_add_dou2                                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                                        ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                                                                            ; altera_mult_add_rtl                                                      ; work         ;
;                         |ama_data_split_reg_ext_function:dataa_split|                                                                                                  ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                                                                                                                                                                                                ; ama_data_split_reg_ext_function                                          ; work         ;
;                            |ama_dynamic_signed_function:data0_signed_extension_block|                                                                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block                                                                                                                                                       ; ama_dynamic_signed_function                                              ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                                                                                   ; ama_multiplier_function                                                  ; work         ;
;                            |lpm_mult:Mult0|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                                                                                                                    ; lpm_mult                                                                 ; work         ;
;                               |mult_jp01:auto_generated|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                                                                                                                                                           ; mult_jp01                                                                ; work         ;
;                |altera_mult_add:the_altmult_add_p4|                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4                                                                                                                                                                                                                                                                                                                                         ; altera_mult_add                                                          ; work         ;
;                   |altera_mult_add_t2v2:auto_generated|                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated                                                                                                                                                                                                                                                                                                     ; altera_mult_add_t2v2                                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                                                                            ; altera_mult_add_rtl                                                      ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                                                                                   ; ama_multiplier_function                                                  ; work         ;
;                            |lpm_mult:Mult0|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                                                                                                                    ; lpm_mult                                                                 ; work         ;
;                               |mult_jp01:auto_generated|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                                                                                                                                                           ; mult_jp01                                                                ; work         ;
;             |system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|                                                                            ; 392 (85)    ; 269 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 116 (5)      ; 51 (4)            ; 225 (76)         ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                                            ; system_t3_nios2_gen2_0_cpu_nios2_oci                                     ; system_t3    ;
;                |system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper|                                                     ; 140 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (0)       ; 45 (0)            ; 52 (0)           ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                                                                                                                                          ; system_t3_nios2_gen2_0_cpu_debug_slave_wrapper                           ; system_t3    ;
;                   |sld_virtual_jtag_basic:system_t3_nios2_gen2_0_cpu_debug_slave_phy|                                                                                  ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_t3_nios2_gen2_0_cpu_debug_slave_phy                                                                                                                                                                                                        ; sld_virtual_jtag_basic                                                   ; work         ;
;                   |system_t3_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t3_nios2_gen2_0_cpu_debug_slave_sysclk|                                                    ; 53 (49)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 39 (37)           ; 11 (9)           ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper|system_t3_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t3_nios2_gen2_0_cpu_debug_slave_sysclk                                                                                                                                                                          ; system_t3_nios2_gen2_0_cpu_debug_slave_sysclk                            ; system_t3    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper|system_t3_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t3_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                     ; altera_std_synchronizer                                                  ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper|system_t3_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t3_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                                                                                     ; altera_std_synchronizer                                                  ; work         ;
;                   |system_t3_nios2_gen2_0_cpu_debug_slave_tck:the_system_t3_nios2_gen2_0_cpu_debug_slave_tck|                                                          ; 88 (84)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 6 (3)             ; 45 (45)          ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper|system_t3_nios2_gen2_0_cpu_debug_slave_tck:the_system_t3_nios2_gen2_0_cpu_debug_slave_tck                                                                                                                                                                                ; system_t3_nios2_gen2_0_cpu_debug_slave_tck                               ; system_t3    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper|system_t3_nios2_gen2_0_cpu_debug_slave_tck:the_system_t3_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                           ; altera_std_synchronizer                                                  ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper|system_t3_nios2_gen2_0_cpu_debug_slave_tck:the_system_t3_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                           ; altera_std_synchronizer                                                  ; work         ;
;                |system_t3_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t3_nios2_gen2_0_cpu_nios2_avalon_reg|                                                           ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t3_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                                                ; system_t3_nios2_gen2_0_cpu_nios2_avalon_reg                              ; system_t3    ;
;                |system_t3_nios2_gen2_0_cpu_nios2_oci_break:the_system_t3_nios2_gen2_0_cpu_nios2_oci_break|                                                             ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_nios2_oci_break:the_system_t3_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                                                                                                                                  ; system_t3_nios2_gen2_0_cpu_nios2_oci_break                               ; system_t3    ;
;                |system_t3_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t3_nios2_gen2_0_cpu_nios2_oci_debug|                                                             ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (0)             ; 8 (7)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t3_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                                                                                                                                  ; system_t3_nios2_gen2_0_cpu_nios2_oci_debug                               ; system_t3    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t3_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                              ; altera_std_synchronizer                                                  ; work         ;
;                |system_t3_nios2_gen2_0_cpu_nios2_ocimem:the_system_t3_nios2_gen2_0_cpu_nios2_ocimem|                                                                   ; 116 (116)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (59)      ; 1 (1)             ; 56 (56)          ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_nios2_ocimem:the_system_t3_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                                                                                                                                        ; system_t3_nios2_gen2_0_cpu_nios2_ocimem                                  ; system_t3    ;
;                   |system_t3_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t3_nios2_gen2_0_cpu_ociram_sp_ram|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_nios2_ocimem:the_system_t3_nios2_gen2_0_cpu_nios2_ocimem|system_t3_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t3_nios2_gen2_0_cpu_ociram_sp_ram                                                                                                                                                                                               ; system_t3_nios2_gen2_0_cpu_ociram_sp_ram_module                          ; system_t3    ;
;                      |altsyncram:the_altsyncram|                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_nios2_ocimem:the_system_t3_nios2_gen2_0_cpu_nios2_ocimem|system_t3_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t3_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                                                                                     ; altsyncram                                                               ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_nios2_ocimem:the_system_t3_nios2_gen2_0_cpu_nios2_ocimem|system_t3_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t3_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                                                                                                      ; altsyncram_ac71                                                          ; work         ;
;             |system_t3_nios2_gen2_0_cpu_register_bank_a_module:system_t3_nios2_gen2_0_cpu_register_bank_a|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_register_bank_a_module:system_t3_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                                             ; system_t3_nios2_gen2_0_cpu_register_bank_a_module                        ; system_t3    ;
;                |altsyncram:the_altsyncram|                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_register_bank_a_module:system_t3_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                                               ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_register_bank_a_module:system_t3_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                                                                                                                                                    ; altsyncram_fic1                                                          ; work         ;
;             |system_t3_nios2_gen2_0_cpu_register_bank_b_module:system_t3_nios2_gen2_0_cpu_register_bank_b|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_register_bank_b_module:system_t3_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                                             ; system_t3_nios2_gen2_0_cpu_register_bank_b_module                        ; system_t3    ;
;                |altsyncram:the_altsyncram|                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_register_bank_b_module:system_t3_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                                               ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_register_bank_b_module:system_t3_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                                                                                                                                                    ; altsyncram_fic1                                                          ; work         ;
;       |system_t3_onchip_memory2_0:onchip_memory2_0|                                                                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; system_t3_onchip_memory2_0                                               ; system_t3    ;
;          |altsyncram:the_altsyncram|                                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                                               ; work         ;
;             |altsyncram_bbh1:auto_generated|                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bbh1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_bbh1                                                          ; work         ;
;       |system_t3_parallel_port_0:parallel_port_0|                                                                                                                      ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 4 (4)             ; 4 (4)            ; |simple_nios_vga|system_t3:u0|system_t3_parallel_port_0:parallel_port_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; system_t3_parallel_port_0                                                ; system_t3    ;
;       |system_t3_sdram_controller_0:sdram_controller_0|                                                                                                                ; 352 (241)   ; 206 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 146 (138)    ; 42 (1)            ; 164 (83)         ; |simple_nios_vga|system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; system_t3_sdram_controller_0                                             ; system_t3    ;
;          |system_t3_sdram_controller_0_input_efifo_module:the_system_t3_sdram_controller_0_input_efifo_module|                                                         ; 132 (132)   ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 41 (41)           ; 83 (83)          ; |simple_nios_vga|system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|system_t3_sdram_controller_0_input_efifo_module:the_system_t3_sdram_controller_0_input_efifo_module                                                                                                                                                                                                                                                                                                                                                                         ; system_t3_sdram_controller_0_input_efifo_module                          ; system_t3    ;
;       |system_t3_sgdma_0:sgdma_0|                                                                                                                                      ; 893 (7)     ; 751 (3)                   ; 0 (0)         ; 2496        ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 139 (4)      ; 262 (0)           ; 492 (3)          ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; system_t3_sgdma_0                                                        ; system_t3    ;
;          |system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|                                                                                                         ; 530 (0)     ; 486 (0)                   ; 0 (0)         ; 62          ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 161 (0)           ; 330 (0)          ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain                                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_t3_sgdma_0_chain                                                  ; system_t3    ;
;             |control_status_slave_which_resides_within_system_t3_sgdma_0:the_control_status_slave_which_resides_within_system_t3_sgdma_0|                              ; 198 (198)   ; 172 (172)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 42 (42)           ; 135 (135)        ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|control_status_slave_which_resides_within_system_t3_sgdma_0:the_control_status_slave_which_resides_within_system_t3_sgdma_0                                                                                                                                                                                                                                                                                                                   ; control_status_slave_which_resides_within_system_t3_sgdma_0              ; system_t3    ;
;             |descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|                                        ; 287 (248)   ; 267 (234)                 ; 0 (0)         ; 62          ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (11)      ; 119 (105)         ; 151 (131)        ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0                                                                                                                                                                                                                                                                                                                             ; descriptor_read_which_resides_within_system_t3_sgdma_0                   ; system_t3    ;
;                |altshift_taps:desc_assembler_rtl_0|                                                                                                                    ; 5 (0)       ; 4 (0)                     ; 0 (0)         ; 30          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|altshift_taps:desc_assembler_rtl_0                                                                                                                                                                                                                                                                                          ; altshift_taps                                                            ; work         ;
;                   |shift_taps_e4n:auto_generated|                                                                                                                      ; 5 (0)       ; 4 (1)                     ; 0 (0)         ; 30          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated                                                                                                                                                                                                                                                            ; shift_taps_e4n                                                           ; work         ;
;                      |altsyncram_s1b1:altsyncram2|                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 30          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2                                                                                                                                                                                                                                ; altsyncram_s1b1                                                          ; work         ;
;                      |cntr_4pf:cntr1|                                                                                                                                  ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|cntr_4pf:cntr1                                                                                                                                                                                                                                             ; cntr_4pf                                                                 ; work         ;
;                      |cntr_r8h:cntr3|                                                                                                                                  ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|cntr_r8h:cntr3                                                                                                                                                                                                                                             ; cntr_r8h                                                                 ; work         ;
;                |altshift_taps:desc_assembler_rtl_1|                                                                                                                    ; 5 (0)       ; 4 (0)                     ; 0 (0)         ; 32          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 4 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|altshift_taps:desc_assembler_rtl_1                                                                                                                                                                                                                                                                                          ; altshift_taps                                                            ; work         ;
;                   |shift_taps_s5n:auto_generated|                                                                                                                      ; 5 (0)       ; 4 (1)                     ; 0 (0)         ; 32          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 4 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_s5n:auto_generated                                                                                                                                                                                                                                                            ; shift_taps_s5n                                                           ; work         ;
;                      |altsyncram_s1b1:altsyncram2|                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_s5n:auto_generated|altsyncram_s1b1:altsyncram2                                                                                                                                                                                                                                ; altsyncram_s1b1                                                          ; work         ;
;                      |cntr_4pf:cntr1|                                                                                                                                  ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_s5n:auto_generated|cntr_4pf:cntr1                                                                                                                                                                                                                                             ; cntr_4pf                                                                 ; work         ;
;                      |cntr_r8h:cntr3|                                                                                                                                  ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_s5n:auto_generated|cntr_r8h:cntr3                                                                                                                                                                                                                                             ; cntr_r8h                                                                 ; work         ;
;                |descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo| ; 30 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 14 (0)            ; 11 (0)           ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo                                                                                                                                                                       ; descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo ; system_t3    ;
;                   |scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo|                                                    ; 30 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 14 (0)            ; 11 (0)           ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo                                                                       ; scfifo                                                                   ; work         ;
;                      |a_fffifo:subfifo|                                                                                                                                ; 30 (3)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (3)        ; 14 (0)            ; 11 (0)           ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo                                                      ; a_fffifo                                                                 ; work         ;
;                         |a_fefifo:fifo_state|                                                                                                                          ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state                                  ; a_fefifo                                                                 ; work         ;
;                         |lpm_counter:rd_ptr|                                                                                                                           ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                   ; lpm_counter                                                              ; work         ;
;                            |cntr_0bf:auto_generated|                                                                                                                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_0bf:auto_generated           ; cntr_0bf                                                                 ; work         ;
;                         |lpm_ff:last_data_node[0]|                                                                                                                     ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                             ; lpm_ff                                                                   ; work         ;
;                         |lpm_ff:last_data_node[1]|                                                                                                                     ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                             ; lpm_ff                                                                   ; work         ;
;                         |lpm_ff:output_buffer|                                                                                                                         ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:output_buffer                                 ; lpm_ff                                                                   ; work         ;
;                         |lpm_mux:last_row_data_out_mux|                                                                                                                ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                        ; lpm_mux                                                                  ; work         ;
;                            |mux_drc:auto_generated|                                                                                                                    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_drc:auto_generated ; mux_drc                                                                  ; work         ;
;             |descriptor_write_which_resides_within_system_t3_sgdma_0:the_descriptor_write_which_resides_within_system_t3_sgdma_0|                                      ; 48 (48)     ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 47 (47)          ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_write_which_resides_within_system_t3_sgdma_0:the_descriptor_write_which_resides_within_system_t3_sgdma_0                                                                                                                                                                                                                                                                                                                           ; descriptor_write_which_resides_within_system_t3_sgdma_0                  ; system_t3    ;
;          |system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|                                                                                           ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 82          ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                 ; system_t3_sgdma_0_command_fifo                                           ; system_t3    ;
;             |scfifo:system_t3_sgdma_0_command_fifo_command_fifo|                                                                                                       ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 82          ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo                                                                                                                                                                                                                                                                                                                                                                              ; scfifo                                                                   ; work         ;
;                |scfifo_kc31:auto_generated|                                                                                                                            ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 82          ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated                                                                                                                                                                                                                                                                                                                                                   ; scfifo_kc31                                                              ; work         ;
;                   |a_dpfifo_ri31:dpfifo|                                                                                                                               ; 11 (9)      ; 8 (6)                     ; 0 (0)         ; 82          ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (6)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo                                                                                                                                                                                                                                                                                                                              ; a_dpfifo_ri31                                                            ; work         ;
;                      |altsyncram_t9h1:FIFOram|                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 82          ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram                                                                                                                                                                                                                                                                                                      ; altsyncram_t9h1                                                          ; work         ;
;                      |cntr_8o7:usedw_counter|                                                                                                                          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_8o7:usedw_counter                                                                                                                                                                                                                                                                                                       ; cntr_8o7                                                                 ; work         ;
;                      |cntr_snb:wr_ptr|                                                                                                                                 ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_snb:wr_ptr                                                                                                                                                                                                                                                                                                              ; cntr_snb                                                                 ; work         ;
;          |system_t3_sgdma_0_command_grabber:the_system_t3_sgdma_0_command_grabber|                                                                                     ; 45 (45)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 36 (36)           ; 8 (8)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_grabber:the_system_t3_sgdma_0_command_grabber                                                                                                                                                                                                                                                                                                                                                                                                                           ; system_t3_sgdma_0_command_grabber                                        ; system_t3    ;
;          |system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo|                                                                                 ; 46 (0)      ; 40 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 24 (0)            ; 16 (0)           ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo                                                                                                                                                                                                                                                                                                                                                                                                                       ; system_t3_sgdma_0_desc_address_fifo                                      ; system_t3    ;
;             |scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo|                                                                                             ; 46 (0)      ; 40 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 24 (0)            ; 16 (0)           ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo                                                                                                                                                                                                                                                                                                                                                          ; scfifo                                                                   ; work         ;
;                |a_fffifo:subfifo|                                                                                                                                      ; 46 (3)      ; 40 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (3)        ; 24 (0)            ; 16 (0)           ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo                                                                                                                                                                                                                                                                                                                                         ; a_fffifo                                                                 ; work         ;
;                   |a_fefifo:fifo_state|                                                                                                                                ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state                                                                                                                                                                                                                                                                                                                     ; a_fefifo                                                                 ; work         ;
;                   |lpm_counter:rd_ptr|                                                                                                                                 ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                                                                                                                                                                                                                                                                                                      ; lpm_counter                                                              ; work         ;
;                      |cntr_0bf:auto_generated|                                                                                                                         ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_0bf:auto_generated                                                                                                                                                                                                                                                                                              ; cntr_0bf                                                                 ; work         ;
;                   |lpm_ff:last_data_node[0]|                                                                                                                           ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                                                                                                                                                                                                                                                                                                                ; lpm_ff                                                                   ; work         ;
;                   |lpm_ff:last_data_node[1]|                                                                                                                           ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                                                                                                                                                                                                                                                                                                                ; lpm_ff                                                                   ; work         ;
;                   |lpm_ff:output_buffer|                                                                                                                               ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer                                                                                                                                                                                                                                                                                                                    ; lpm_ff                                                                   ; work         ;
;                   |lpm_mux:last_row_data_out_mux|                                                                                                                      ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (0)           ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                                                                                                                                                                                                                                                                                                           ; lpm_mux                                                                  ; work         ;
;                      |mux_rsc:auto_generated|                                                                                                                          ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_rsc:auto_generated                                                                                                                                                                                                                                                                                    ; mux_rsc                                                                  ; work         ;
;          |system_t3_sgdma_0_m_read:the_system_t3_sgdma_0_m_read|                                                                                                       ; 188 (188)   ; 114 (114)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 70 (70)      ; 40 (40)           ; 78 (78)          ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_read:the_system_t3_sgdma_0_m_read                                                                                                                                                                                                                                                                                                                                                                                                                                             ; system_t3_sgdma_0_m_read                                                 ; system_t3    ;
;          |system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo|                                                                                               ; 61 (13)     ; 48 (12)                   ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (1)       ; 1 (1)             ; 47 (11)          ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo                                                                                                                                                                                                                                                                                                                                                                                                                                     ; system_t3_sgdma_0_m_readfifo                                             ; system_t3    ;
;             |system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo|                                                                      ; 48 (0)      ; 36 (0)                    ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 36 (0)           ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo                                                                                                                                                                                                                                                                                                                                                 ; system_t3_sgdma_0_m_readfifo_m_readfifo                                  ; system_t3    ;
;                |scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo|                                                                                             ; 48 (0)      ; 36 (0)                    ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 36 (0)           ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo                                                                                                                                                                                                                                                                                       ; scfifo                                                                   ; work         ;
;                   |scfifo_q041:auto_generated|                                                                                                                         ; 48 (0)      ; 36 (0)                    ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 36 (0)           ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated                                                                                                                                                                                                                                                            ; scfifo_q041                                                              ; work         ;
;                      |a_dpfifo_1741:dpfifo|                                                                                                                            ; 48 (25)     ; 36 (13)                   ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 36 (13)          ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo                                                                                                                                                                                                                                       ; a_dpfifo_1741                                                            ; work         ;
;                         |altsyncram_pdh1:FIFOram|                                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|altsyncram_pdh1:FIFOram                                                                                                                                                                                                               ; altsyncram_pdh1                                                          ; work         ;
;                         |cntr_2ob:rd_ptr_msb|                                                                                                                          ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|cntr_2ob:rd_ptr_msb                                                                                                                                                                                                                   ; cntr_2ob                                                                 ; work         ;
;                         |cntr_3ob:wr_ptr|                                                                                                                              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|cntr_3ob:wr_ptr                                                                                                                                                                                                                       ; cntr_3ob                                                                 ; work         ;
;                         |cntr_fo7:usedw_counter|                                                                                                                       ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|cntr_fo7:usedw_counter                                                                                                                                                                                                                ; cntr_fo7                                                                 ; work         ;
;          |system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo|                                                                                 ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo                                                                                                                                                                                                                                                                                                                                                                                                                       ; system_t3_sgdma_0_status_token_fifo                                      ; system_t3    ;
;             |scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo|                                                                                             ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo                                                                                                                                                                                                                                                                                                                                                          ; scfifo                                                                   ; work         ;
;                |scfifo_5b31:auto_generated|                                                                                                                            ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated                                                                                                                                                                                                                                                                                                                               ; scfifo_5b31                                                              ; work         ;
;                   |a_dpfifo_ch31:dpfifo|                                                                                                                               ; 11 (9)      ; 8 (6)                     ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (6)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo                                                                                                                                                                                                                                                                                                          ; a_dpfifo_ch31                                                            ; work         ;
;                      |altsyncram_v6h1:FIFOram|                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram                                                                                                                                                                                                                                                                                  ; altsyncram_v6h1                                                          ; work         ;
;                      |cntr_8o7:usedw_counter|                                                                                                                          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_8o7:usedw_counter                                                                                                                                                                                                                                                                                   ; cntr_8o7                                                                 ; work         ;
;                      |cntr_snb:wr_ptr|                                                                                                                                 ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_snb:wr_ptr                                                                                                                                                                                                                                                                                          ; cntr_snb                                                                 ; work         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; video_r[0]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; video_r[1]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; video_r[2]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; video_r[3]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; video_r[4]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; video_g[0]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; video_g[1]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; video_g[2]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; video_g[3]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; video_g[4]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; video_g[5]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; video_b[0]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; video_b[1]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; video_b[2]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; video_b[3]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; video_b[4]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; video_h_sync   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; video_v_sync   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[12] ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_ba[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_ba[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_dqm[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_dqm[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_dq[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; clk_50Mhz      ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; keys_input[0]  ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; keys_input[1]  ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; keys_input[3]  ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; keys_input[2]  ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; sdram_dq[0]         ;                   ;         ;
; sdram_dq[1]         ;                   ;         ;
; sdram_dq[2]         ;                   ;         ;
; sdram_dq[3]         ;                   ;         ;
; sdram_dq[4]         ;                   ;         ;
; sdram_dq[5]         ;                   ;         ;
; sdram_dq[6]         ;                   ;         ;
; sdram_dq[7]         ;                   ;         ;
; sdram_dq[8]         ;                   ;         ;
; sdram_dq[9]         ;                   ;         ;
; sdram_dq[10]        ;                   ;         ;
; sdram_dq[11]        ;                   ;         ;
; sdram_dq[12]        ;                   ;         ;
; sdram_dq[13]        ;                   ;         ;
; sdram_dq[14]        ;                   ;         ;
; sdram_dq[15]        ;                   ;         ;
; clk_50Mhz           ;                   ;         ;
; keys_input[0]       ;                   ;         ;
; keys_input[1]       ;                   ;         ;
; keys_input[3]       ;                   ;         ;
; keys_input[2]       ;                   ;         ;
+---------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Location              ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; JTAG_X1_Y12_N0        ; 388     ; Clock                                              ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; JTAG_X1_Y12_N0        ; 25      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; clk_50Mhz                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; PIN_24                ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; PLL_1                 ; 3219    ; Clock                                              ; yes    ; Global Clock         ; GCLK3            ; VCC                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X33_Y10_N16    ; 17      ; Clock                                              ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                                                                                                                                                            ; FF_X31_Y8_N17         ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                                                                                                                                                            ; FF_X32_Y8_N19         ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                                                                                                                                                            ; FF_X32_Y8_N1          ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                                                                                                                                                            ; FF_X32_Y12_N19        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                                                                                                                                                            ; FF_X32_Y12_N17        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                                                                                                                                                            ; FF_X33_Y12_N3         ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                                                                                                                                                            ; FF_X33_Y11_N17        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                                                                                                                                                            ; FF_X33_Y12_N9         ; 20      ; Clock                                              ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                                                                                                                                                         ; FF_X30_Y10_N15        ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:13:QXXQ6833_1                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X31_Y8_N16     ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X11_Y20_N2     ; 9       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~1                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X11_Y21_N24    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X10_Y20_N5         ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X11_Y20_N1         ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X11_Y20_N4     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X11_Y20_N30    ; 13      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X10_Y20_N4     ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X11_Y20_N24    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                       ; FF_X7_Y20_N21         ; 29      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                                                                                                                            ; LCCOMB_X5_Y18_N22     ; 4       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                                                                                              ; LCCOMB_X5_Y18_N10     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                                                                            ; LCCOMB_X5_Y18_N18     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                                                                                                                               ; LCCOMB_X5_Y17_N8      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4                                                                                                                                                               ; LCCOMB_X9_Y19_N12     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9                                                                                                                                                               ; LCCOMB_X9_Y19_N18     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~12                                                                                                                                                              ; LCCOMB_X9_Y19_N28     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6                                                                                                                                                                 ; LCCOMB_X12_Y20_N20    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12                                                                                                                                                 ; LCCOMB_X5_Y20_N30     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19                                                                                                                                                 ; LCCOMB_X5_Y19_N22     ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~10                                                                                                                                                                   ; LCCOMB_X5_Y20_N18     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                                                                                                          ; LCCOMB_X6_Y20_N6      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3                                                                                                                                                        ; LCCOMB_X9_Y19_N2      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                                                                                                                                                        ; LCCOMB_X9_Y19_N4      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~11                                                                                                                                                       ; LCCOMB_X9_Y19_N6      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]~17                                                                                                                                         ; LCCOMB_X10_Y17_N10    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~16                                                                                                                                    ; LCCOMB_X7_Y17_N4      ; 6       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                                    ; LCCOMB_X10_Y17_N4     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                            ; FF_X5_Y20_N7          ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                           ; FF_X5_Y20_N11         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                            ; FF_X5_Y20_N27         ; 42      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                            ; FF_X6_Y20_N1          ; 69      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                     ; LCCOMB_X5_Y20_N12     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                           ; FF_X4_Y21_N9          ; 61      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                                         ; LCCOMB_X5_Y18_N30     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X30_Y11_N29        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X30_Y11_N17        ; 17      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X30_Y11_N17        ; 525     ; Async. clear, Async. load                          ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; system_t3:u0|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X16_Y16_N18    ; 6       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|st2vga:st2vga_0|Equal1                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X16_Y22_N22    ; 20      ; Clock                                              ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; system_t3:u0|st2vga:st2vga_0|simple_vga_scan:simple_vga_inst|sx[9]~10                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X16_Y22_N26    ; 20      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|st2vga:st2vga_0|simple_vga_scan:simple_vga_inst|sy[4]~22                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X16_Y22_N24    ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]~11                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X16_Y6_N28     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]~10                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X16_Y6_N16     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]~12                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X16_Y7_N12     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X22_Y3_N18     ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~20                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X24_Y3_N2      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]~18                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X25_Y3_N22     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~2                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X18_Y3_N8      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|enable~0                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X17_Y4_N26     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]~9                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X19_Y3_N2      ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~10                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X21_Y3_N18     ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                                                                                                                                                  ; FF_X22_Y3_N3          ; 31      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                                                                                                                                                                      ; FF_X22_Y3_N27         ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]~0                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X19_Y7_N8      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~3                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y4_N18     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~4                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y4_N4      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[28]~1                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y4_N28     ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~2                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X17_Y4_N0      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X17_Y4_N30     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X16_Y3_N4      ; 8       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~2                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X17_Y4_N16     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                                                                                                                                      ; FF_X25_Y2_N13         ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                                                                                                                                                    ; LCCOMB_X25_Y2_N8      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                                                                                                                                           ; LCCOMB_X18_Y3_N16     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                                                                                                                                            ; LCCOMB_X16_Y3_N0      ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                                                                                                                                     ; LCCOMB_X24_Y4_N22     ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~2                                                                                                                                                                                                                                                                                     ; LCCOMB_X22_Y9_N8      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                                                                                                                                          ; LCCOMB_X18_Y4_N20     ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                                                                                                                                              ; FF_X16_Y8_N27         ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~13                                                                                                                                                                                                                                                                      ; LCCOMB_X24_Y7_N0      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~12                                                                                                                                                                                                                                                                         ; LCCOMB_X24_Y7_N30     ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                                                                                                                                           ; FF_X22_Y9_N11         ; 8       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                                                                                                                                                               ; LCCOMB_X24_Y4_N20     ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                                                                                                                                                               ; LCCOMB_X21_Y4_N24     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~42                                                                                                                                                                                                                                                                             ; LCCOMB_X24_Y4_N12     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                                                                                                                                                                 ; LCCOMB_X24_Y4_N10     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~12                                                                                                                                                                                                                                                                                 ; LCCOMB_X24_Y4_N30     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                                                                                                                                                                                               ; LCCOMB_X25_Y9_N22     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~5                                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y9_N28     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                                                                                                                                                                   ; LCCOMB_X26_Y4_N26     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                                                                                                                                                   ; LCCOMB_X23_Y5_N14     ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                                                                                                                                                                   ; LCCOMB_X22_Y9_N28     ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                                                                                                                                                       ; LCCOMB_X26_Y6_N8      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                                                                                                                                                    ; LCCOMB_X29_Y6_N8      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~1                                                                                                                                                                                                                                                                         ; LCCOMB_X25_Y9_N24     ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state~10                                                                                                                                                                                                                                                                                 ; LCCOMB_X26_Y4_N18     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~12                                                                                                                                                                                                                                                                ; LCCOMB_X25_Y9_N12     ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                                                                                                                                                                     ; LCCOMB_X26_Y8_N16     ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                                                                                                                                                                   ; LCCOMB_X23_Y5_N8      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                                                                                                                                                        ; LCCOMB_X22_Y8_N30     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~19                                                                                                                                                                                                                                                                                ; LCCOMB_X23_Y5_N28     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                                                                                                                                       ; FF_X25_Y2_N23         ; 41      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_sdr~0                                                                                                                                                                                                                                                                                      ; LCCOMB_X23_Y8_N16     ; 51      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|in_ready~1                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X18_Y3_N28     ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                             ; FF_X30_Y11_N5         ; 226     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X18_Y8_N14     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X18_Y9_N14     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X12_Y4_N4      ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem~208                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X10_Y4_N28     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem~209                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X10_Y4_N30     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem~210                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X10_Y4_N24     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem~211                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X10_Y4_N26     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem~212                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X10_Y4_N12     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem~213                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X10_Y4_N14     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem~214                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X10_Y4_N8      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem~215                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X10_Y4_N18     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X10_Y4_N16     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X12_Y4_N30     ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X12_Y1_N14     ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X12_Y1_N20     ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X12_Y1_N0      ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X12_Y1_N2      ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X12_Y1_N12     ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X12_Y4_N18     ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                                                                                                                               ; FF_X13_Y4_N13         ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~4                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X12_Y1_N28     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_m_read_agent|av_readdatavalid~0                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X13_Y4_N20     ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|comb~0                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X17_Y5_N28     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sgdma_0_csr_agent|m0_read~2                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X17_Y9_N6      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[3]~8                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y8_N22     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|save_dest_id~2                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X13_Y7_N6      ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X17_Y8_N16     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_to_sdram_controller_0_s1_cmd_width_adapter|data_reg[3]~0                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X13_Y11_N0     ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_to_sdram_controller_0_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                                                                                      ; FF_X13_Y3_N5          ; 64      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter|data_reg[5]~0                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X14_Y7_N28     ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                                                                             ; FF_X14_Y7_N27         ; 64      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_cmd_demux:rsp_demux_003|src2_valid                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X10_Y9_N26     ; 105     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X13_Y8_N28     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X12_Y10_N14    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[4]~1                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X16_Y12_N18    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X17_Y12_N20    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X13_Y6_N28     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_cmd_mux_004:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X14_Y7_N18     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_rsp_demux_004:rsp_demux_004|src0_valid~0                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X13_Y4_N16     ; 45      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|system_t3_mm_interconnect_0_rsp_demux_004:rsp_demux_004|src2_valid~0                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X13_Y4_N14     ; 50      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|A_ctrl_ld                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X30_Y14_N17        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|A_ctrl_ld32                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X25_Y13_N17        ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X30_Y16_N22    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|A_mem_baddr[5]                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X11_Y13_N9         ; 46      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|A_stall                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X30_Y14_N8     ; 767     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X30_Y16_N10    ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|Add10~5                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X29_Y21_N26    ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X25_Y15_N15        ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X26_Y14_N24    ; 29      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X28_Y14_N9         ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|D_src2[0]~2                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y19_N28    ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|D_src2[16]~4                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X25_Y15_N4     ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|D_src2[5]~3                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y19_N30    ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X24_Y15_N17        ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|E_iw[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X24_Y10_N15        ; 9       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X21_Y14_N16    ; 162     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X21_Y14_N4     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|M_br_cond_taken_history[0]~4                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y14_N28    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X16_Y15_N0     ; 1165    ; Async. clear                                       ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X22_Y12_N5         ; 4       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[1]~0                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X19_Y13_N26    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X25_Y13_N24    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X26_Y13_N6     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X26_Y13_N8     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_ic_data_module:system_t3_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_0ed1:auto_generated|ram_block1a0~0                                                                                                                                                                                                                                                           ; LCCOMB_X21_Y18_N26    ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                                                                                       ; FF_X18_Y11_N27        ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_t3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0                                                                                                                                          ; LCCOMB_X11_Y21_N16    ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_t3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0                                                                                                                                          ; LCCOMB_X10_Y17_N0     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper|system_t3_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t3_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                                                                                                                          ; FF_X10_Y17_N19        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper|system_t3_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a                                                                                                           ; LCCOMB_X13_Y15_N28    ; 5       ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper|system_t3_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                                                                                         ; LCCOMB_X10_Y15_N10    ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper|system_t3_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b                                                                                                           ; LCCOMB_X10_Y15_N16    ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper|system_t3_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe                                                                                                              ; FF_X13_Y15_N1         ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper|system_t3_nios2_gen2_0_cpu_debug_slave_tck:the_system_t3_nios2_gen2_0_cpu_debug_slave_tck|sr[11]~13                                                                                                                            ; LCCOMB_X11_Y21_N18    ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper|system_t3_nios2_gen2_0_cpu_debug_slave_tck:the_system_t3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~29                                                                                                                            ; LCCOMB_X10_Y21_N2     ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper|system_t3_nios2_gen2_0_cpu_debug_slave_tck:the_system_t3_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~21                                                                                                                            ; LCCOMB_X11_Y21_N0     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t3_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                                                                      ; LCCOMB_X13_Y17_N14    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_nios2_oci_break:the_system_t3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]~1                                                                                                                                                                                                                    ; LCCOMB_X10_Y15_N28    ; 61      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_nios2_ocimem:the_system_t3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~11                                                                                                                                                                                                                                ; LCCOMB_X10_Y15_N14    ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_nios2_ocimem:the_system_t3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~14                                                                                                                                                                                                                               ; LCCOMB_X10_Y15_N12    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_nios2_ocimem:the_system_t3_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                                                                                             ; LCCOMB_X14_Y17_N28    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_nios2_ocimem:the_system_t3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                                                                                                               ; LCCOMB_X14_Y15_N8     ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_onchip_memory2_0:onchip_memory2_0|wren~0                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X25_Y12_N16    ; 16      ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_parallel_port_0:parallel_port_0|readdata[3]~1                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X18_Y10_N14    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|Selector27~6                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X8_Y4_N16      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|Selector34~2                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X10_Y5_N14     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|Selector89~1                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X14_Y5_N24     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|WideOr16~0                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X9_Y4_N14      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|active_rnw~3                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X9_Y6_N0       ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_state.000010000                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X9_Y4_N23          ; 42      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|m_state.001000000                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X12_Y5_N3          ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe                                                                                                                                                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X0_Y8_N19  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X0_Y9_N12  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X18_Y0_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X16_Y0_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X16_Y0_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X16_Y0_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X13_Y0_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X13_Y0_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X0_Y6_N19  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X0_Y7_N5   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X0_Y6_N26  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X0_Y5_N19  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X1_Y0_N26  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X1_Y0_N19  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X21_Y0_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X18_Y0_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|system_t3_sdram_controller_0_input_efifo_module:the_system_t3_sdram_controller_0_input_efifo_module|entry_0[40]~0                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X5_Y6_N18      ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|system_t3_sdram_controller_0_input_efifo_module:the_system_t3_sdram_controller_0_input_efifo_module|entry_1[40]~0                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X5_Y6_N0       ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|comb~2                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X16_Y12_N14    ; 47      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|comb~3                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X17_Y12_N28    ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|reset_n                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X5_Y8_N9           ; 746     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|control_status_slave_which_resides_within_system_t3_sgdma_0:the_control_status_slave_which_resides_within_system_t3_sgdma_0|always2~0                                                                                                                                                                                                                                                               ; LCCOMB_X10_Y11_N14    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|control_status_slave_which_resides_within_system_t3_sgdma_0:the_control_status_slave_which_resides_within_system_t3_sgdma_0|clear_run~2                                                                                                                                                                                                                                                             ; LCCOMB_X11_Y13_N4     ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|control_status_slave_which_resides_within_system_t3_sgdma_0:the_control_status_slave_which_resides_within_system_t3_sgdma_0|csr_readdata[30]~27                                                                                                                                                                                                                                                     ; LCCOMB_X11_Y13_N20    ; 27      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|control_status_slave_which_resides_within_system_t3_sgdma_0:the_control_status_slave_which_resides_within_system_t3_sgdma_0|descriptor_pointer_lower_reg_en                                                                                                                                                                                                                                         ; LCCOMB_X17_Y12_N12    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|control_status_slave_which_resides_within_system_t3_sgdma_0:the_control_status_slave_which_resides_within_system_t3_sgdma_0|descriptor_pointer_upper_reg_en~0                                                                                                                                                                                                                                       ; LCCOMB_X11_Y13_N18    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|control_status_slave_which_resides_within_system_t3_sgdma_0:the_control_status_slave_which_resides_within_system_t3_sgdma_0|do_restart                                                                                                                                                                                                                                                              ; FF_X10_Y11_N1         ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]~0                                                                                                                                                                              ; LCCOMB_X19_Y11_N2     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4                                                                                                                                                                                                            ; FF_X19_Y11_N17        ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_s5n:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]~0                                                                                                                                                                              ; LCCOMB_X14_Y14_N4     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_s5n:auto_generated|dffe4                                                                                                                                                                                                            ; FF_X14_Y14_N13        ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|always10~1                                                                                                                                                                                                                                                                        ; LCCOMB_X10_Y11_N20    ; 79      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|desc_reg_en                                                                                                                                                                                                                                                                       ; LCCOMB_X10_Y9_N16     ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|descriptor_read_read                                                                                                                                                                                                                                                              ; FF_X9_Y9_N17          ; 72      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|_~0        ; LCCOMB_X10_Y10_N8     ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|valid_rreq ; LCCOMB_X10_Y10_N2     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|valid_wreq ; LCCOMB_X10_Y10_N22    ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_write_which_resides_within_system_t3_sgdma_0:the_descriptor_write_which_resides_within_system_t3_sgdma_0|controlbitsfifo_rdreq                                                                                                                                                                                                                                                           ; FF_X6_Y7_N1           ; 24      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|_~2                                                                                                                                                                                                                                                                                ; LCCOMB_X7_Y11_N20     ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|valid_rreq                                                                                                                                                                                                                                                                         ; LCCOMB_X7_Y11_N18     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|valid_wreq                                                                                                                                                                                                                                                                         ; LCCOMB_X7_Y11_N14     ; 6       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_grabber:the_system_t3_sgdma_0_command_grabber|command_valid                                                                                                                                                                                                                                                                                                                                                                   ; FF_X8_Y11_N29         ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|_~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X16_Y12_N8     ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|valid_rreq                                                                                                                                                                                                                                                                                    ; LCCOMB_X16_Y12_N26    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|valid_wreq                                                                                                                                                                                                                                                                                    ; LCCOMB_X16_Y12_N28    ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_read:the_system_t3_sgdma_0_m_read|Equal1~3                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X7_Y8_N26      ; 44      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_read:the_system_t3_sgdma_0_m_read|m_read_address[7]~25                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X6_Y7_N16      ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_read:the_system_t3_sgdma_0_m_read|m_read_state[1]~13                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X7_Y8_N30      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_read:the_system_t3_sgdma_0_m_read|m_read_state[2]                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X7_Y8_N5           ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_read:the_system_t3_sgdma_0_m_read|m_read_state[6]                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X7_Y8_N19          ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_read:the_system_t3_sgdma_0_m_read|received_data_counter[5]~48                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X8_Y8_N6       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_read:the_system_t3_sgdma_0_m_read|transactions_in_queue~32                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X8_Y9_N30      ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_read:the_system_t3_sgdma_0_m_read|transactions_left_to_post[0]~3                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X6_Y11_N22     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|_~6                                                                                                                                                                                         ; LCCOMB_X14_Y22_N30    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|_~8                                                                                                                                                                                         ; LCCOMB_X16_Y23_N0     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|valid_rreq~1                                                                                                                                                                                ; LCCOMB_X16_Y23_N2     ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|valid_wreq                                                                                                                                                                                  ; LCCOMB_X4_Y7_N4       ; 21      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|_~5                                                                                                                                                                                                                                                            ; LCCOMB_X6_Y7_N14      ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|valid_rreq                                                                                                                                                                                                                                                     ; LCCOMB_X6_Y7_N24      ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|valid_wreq                                                                                                                                                                                                                                                     ; LCCOMB_X6_Y7_N22      ; 5       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                               ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                       ; JTAG_X1_Y12_N0     ; 388     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; clkinter:clkinter0|clkinter_altclkctrl_0:altclkctrl_0|clkinter_altclkctrl_0_sub:clkinter_altclkctrl_0_sub_component|wire_clkctrl1_outclk                           ; CLKCTRL_G3         ; 3219    ; 0                                    ; Global Clock         ; GCLK3            ; VCC                       ;
; clkinter:clkinter1|clkinter_altclkctrl_0:altclkctrl_0|clkinter_altclkctrl_0_sub:clkinter_altclkctrl_0_sub_component|wire_clkctrl1_outclk                           ; CLKCTRL_G4         ; 1       ; 0                                    ; Global Clock         ; GCLK4            ; VCC                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0                                                ; LCCOMB_X33_Y10_N16 ; 17      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7                                                ; FF_X33_Y12_N9      ; 20      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; system_t3:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                 ; FF_X30_Y11_N17     ; 525     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; system_t3:u0|st2vga:st2vga_0|Equal1                                                                                                                                ; LCCOMB_X16_Y22_N22 ; 20      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; system_t3:u0|system_t3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X30_Y11_N5      ; 226     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                  ; LCCOMB_X16_Y15_N0  ; 1165    ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|reset_n                                                                                                                     ; FF_X5_Y8_N9        ; 746     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                   ;
+-----------------------------------------------------------------------------------------+---------+
; Name                                                                                    ; Fan-Out ;
+-----------------------------------------------------------------------------------------+---------+
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|A_stall ; 767     ;
+-----------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                            ; Location                                                                                                                                                                                                                                              ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; system_t3:u0|system_t3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                           ; M9K_X15_Y3_N0                                                                                                                                                                                                                                         ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_bht_module:system_t3_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; None                           ; M9K_X15_Y18_N0                                                                                                                                                                                                                                        ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_ic_data_module:system_t3_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_0ed1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None                           ; M9K_X27_Y12_N0                                                                                                                                                                                                                                        ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_ic_tag_module:system_t3_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_r6d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 23           ; 16           ; 23           ; yes                    ; no                      ; yes                    ; no                      ; 368    ; 16                          ; 23                          ; 16                          ; 23                          ; 368                 ; 1    ; None                           ; M9K_X27_Y13_N0                                                                                                                                                                                                                                        ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_nios2_ocimem:the_system_t3_nios2_gen2_0_cpu_nios2_ocimem|system_t3_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t3_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                           ; M9K_X15_Y17_N0                                                                                                                                                                                                                                        ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_register_bank_a_module:system_t3_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                           ; M9K_X27_Y20_N0                                                                                                                                                                                                                                        ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_register_bank_b_module:system_t3_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                           ; M9K_X27_Y19_N0                                                                                                                                                                                                                                        ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system_t3:u0|system_t3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bbh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; AUTO ; Single Port      ; Single Clock ; 4096         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 131072 ; 4096                        ; 32                          ; --                          ; --                          ; 131072              ; 16   ; system_t3_onchip_memory2_0.hex ; M9K_X27_Y7_N0, M9K_X15_Y10_N0, M9K_X15_Y7_N0, M9K_X27_Y9_N0, M9K_X27_Y16_N0, M9K_X15_Y6_N0, M9K_X27_Y11_N0, M9K_X27_Y8_N0, M9K_X15_Y5_N0, M9K_X27_Y10_N0, M9K_X15_Y11_N0, M9K_X15_Y12_N0, M9K_X15_Y8_N0, M9K_X27_Y14_N0, M9K_X27_Y6_N0, M9K_X15_Y4_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 16           ; 2            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 32     ; 2                           ; 15                          ; 2                           ; 15                          ; 30                  ; 1    ; None                           ; M9K_X15_Y13_N0                                                                                                                                                                                                                                        ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_s5n:auto_generated|altsyncram_s1b1:altsyncram2|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 16           ; 2            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 32     ; 2                           ; 16                          ; 2                           ; 16                          ; 32                  ; 1    ; None                           ; M9K_X15_Y15_N0                                                                                                                                                                                                                                        ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 104          ; 2            ; 104          ; yes                    ; no                      ; yes                    ; yes                     ; 208    ; 2                           ; 41                          ; 2                           ; 41                          ; 82                  ; 2    ; None                           ; M9K_X15_Y14_N0, M9K_X15_Y16_N0                                                                                                                                                                                                                        ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|altsyncram_pdh1:FIFOram|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 10           ; 256          ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 2560   ; 256                         ; 9                           ; 256                         ; 9                           ; 2304                ; 1    ; None                           ; M9K_X15_Y22_N0                                                                                                                                                                                                                                        ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ALTSYNCRAM                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 24           ; 2            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 48     ; 2                           ; 24                          ; 2                           ; 24                          ; 48                  ; 1    ; None                           ; M9K_X15_Y9_N0                                                                                                                                                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |simple_nios_vga|system_t3:u0|system_t3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_bbh1:auto_generated|ALTSYNCRAM                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 30                ;
; Simple Multipliers (18-bit)           ; 4           ; 1                   ; 15                ;
; Embedded Multiplier Blocks            ; 4           ; --                  ; 15                ;
; Embedded Multiplier 9-bit elements    ; 8           ; 2                   ; 30                ;
; Signed Embedded Multipliers           ; 4           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                      ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1               ;                            ; DSPMULT_X20_Y19_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1               ;                            ; DSPMULT_X20_Y21_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1               ;                            ; DSPMULT_X20_Y18_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1               ;                            ; DSPMULT_X20_Y20_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 8,663 / 32,401 ( 27 % ) ;
; C16 interconnects     ; 86 / 1,326 ( 6 % )      ;
; C4 interconnects      ; 5,481 / 21,816 ( 25 % ) ;
; Direct links          ; 966 / 32,401 ( 3 % )    ;
; Global clocks         ; 10 / 10 ( 100 % )       ;
; Local interconnects   ; 2,817 / 10,320 ( 27 % ) ;
; R24 interconnects     ; 144 / 1,289 ( 11 % )    ;
; R4 interconnects      ; 6,793 / 28,186 ( 24 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 14.34) ; Number of LABs  (Total = 392) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 7                             ;
; 2                                           ; 5                             ;
; 3                                           ; 3                             ;
; 4                                           ; 7                             ;
; 5                                           ; 2                             ;
; 6                                           ; 3                             ;
; 7                                           ; 0                             ;
; 8                                           ; 0                             ;
; 9                                           ; 7                             ;
; 10                                          ; 5                             ;
; 11                                          ; 11                            ;
; 12                                          ; 8                             ;
; 13                                          ; 12                            ;
; 14                                          ; 20                            ;
; 15                                          ; 58                            ;
; 16                                          ; 244                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.61) ; Number of LABs  (Total = 392) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 264                           ;
; 1 Clock                            ; 368                           ;
; 1 Clock enable                     ; 173                           ;
; 1 Sync. clear                      ; 20                            ;
; 1 Sync. load                       ; 35                            ;
; 2 Async. clears                    ; 39                            ;
; 2 Clock enables                    ; 113                           ;
; 2 Clocks                           ; 12                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 22.71) ; Number of LABs  (Total = 392) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 2                             ;
; 2                                            ; 5                             ;
; 3                                            ; 2                             ;
; 4                                            ; 5                             ;
; 5                                            ; 1                             ;
; 6                                            ; 3                             ;
; 7                                            ; 1                             ;
; 8                                            ; 5                             ;
; 9                                            ; 0                             ;
; 10                                           ; 2                             ;
; 11                                           ; 2                             ;
; 12                                           ; 3                             ;
; 13                                           ; 1                             ;
; 14                                           ; 3                             ;
; 15                                           ; 3                             ;
; 16                                           ; 13                            ;
; 17                                           ; 11                            ;
; 18                                           ; 12                            ;
; 19                                           ; 16                            ;
; 20                                           ; 18                            ;
; 21                                           ; 31                            ;
; 22                                           ; 24                            ;
; 23                                           ; 23                            ;
; 24                                           ; 36                            ;
; 25                                           ; 21                            ;
; 26                                           ; 22                            ;
; 27                                           ; 25                            ;
; 28                                           ; 30                            ;
; 29                                           ; 24                            ;
; 30                                           ; 16                            ;
; 31                                           ; 12                            ;
; 32                                           ; 19                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.15) ; Number of LABs  (Total = 392) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 1                             ;
; 1                                                ; 13                            ;
; 2                                                ; 14                            ;
; 3                                                ; 11                            ;
; 4                                                ; 9                             ;
; 5                                                ; 12                            ;
; 6                                                ; 18                            ;
; 7                                                ; 30                            ;
; 8                                                ; 37                            ;
; 9                                                ; 34                            ;
; 10                                               ; 32                            ;
; 11                                               ; 35                            ;
; 12                                               ; 28                            ;
; 13                                               ; 27                            ;
; 14                                               ; 23                            ;
; 15                                               ; 16                            ;
; 16                                               ; 29                            ;
; 17                                               ; 4                             ;
; 18                                               ; 6                             ;
; 19                                               ; 2                             ;
; 20                                               ; 2                             ;
; 21                                               ; 5                             ;
; 22                                               ; 1                             ;
; 23                                               ; 0                             ;
; 24                                               ; 0                             ;
; 25                                               ; 0                             ;
; 26                                               ; 1                             ;
; 27                                               ; 0                             ;
; 28                                               ; 0                             ;
; 29                                               ; 0                             ;
; 30                                               ; 0                             ;
; 31                                               ; 1                             ;
; 32                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 19.34) ; Number of LABs  (Total = 392) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 5                             ;
; 2                                            ; 3                             ;
; 3                                            ; 7                             ;
; 4                                            ; 9                             ;
; 5                                            ; 4                             ;
; 6                                            ; 6                             ;
; 7                                            ; 7                             ;
; 8                                            ; 6                             ;
; 9                                            ; 10                            ;
; 10                                           ; 7                             ;
; 11                                           ; 14                            ;
; 12                                           ; 13                            ;
; 13                                           ; 13                            ;
; 14                                           ; 17                            ;
; 15                                           ; 20                            ;
; 16                                           ; 11                            ;
; 17                                           ; 10                            ;
; 18                                           ; 13                            ;
; 19                                           ; 16                            ;
; 20                                           ; 16                            ;
; 21                                           ; 17                            ;
; 22                                           ; 22                            ;
; 23                                           ; 17                            ;
; 24                                           ; 11                            ;
; 25                                           ; 12                            ;
; 26                                           ; 17                            ;
; 27                                           ; 8                             ;
; 28                                           ; 12                            ;
; 29                                           ; 9                             ;
; 30                                           ; 6                             ;
; 31                                           ; 10                            ;
; 32                                           ; 10                            ;
; 33                                           ; 9                             ;
; 34                                           ; 7                             ;
; 35                                           ; 2                             ;
; 36                                           ; 6                             ;
; 37                                           ; 5                             ;
; 38                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 62           ; 36           ; 62           ; 0            ; 0            ; 66        ; 62           ; 0            ; 66        ; 66        ; 0            ; 0            ; 0            ; 0            ; 21           ; 0            ; 0            ; 21           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 66        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 30           ; 4            ; 66           ; 66           ; 0         ; 4            ; 66           ; 0         ; 0         ; 66           ; 66           ; 66           ; 66           ; 45           ; 66           ; 66           ; 45           ; 66           ; 66           ; 66           ; 66           ; 66           ; 66           ; 66           ; 66           ; 66           ; 0         ; 66           ; 66           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; video_r[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; video_r[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; video_r[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; video_r[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; video_r[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; video_g[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; video_g[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; video_g[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; video_g[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; video_g[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; video_g[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; video_b[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; video_b[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; video_b[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; video_b[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; video_b[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; video_h_sync        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; video_v_sync        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[2]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[3]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[4]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[5]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[6]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[7]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[8]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[9]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[10]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[11]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[12]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[13]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[14]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[15]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_50Mhz           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; keys_input[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; keys_input[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; keys_input[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; keys_input[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (119006): Selected device EP4CE6E22C8 for design "simple_nios_vga"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15575): None of the inputs fed by the compensated output clock of PLL "pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|pll1" in Source Synchronous mode are set as the compensated input File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v Line: 43
    Info (15574): Input "sdram_dq[5]" that is fed by the compensated output clock of PLL "pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (15574): Input "sdram_dq[13]" that is fed by the compensated output clock of PLL "pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (15574): Input "sdram_dq[6]" that is fed by the compensated output clock of PLL "pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (15574): Input "sdram_dq[14]" that is fed by the compensated output clock of PLL "pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (15574): Input "sdram_dq[7]" that is fed by the compensated output clock of PLL "pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (15574): Input "sdram_dq[15]" that is fed by the compensated output clock of PLL "pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (15574): Input "sdram_dq[2]" that is fed by the compensated output clock of PLL "pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (15574): Input "sdram_dq[10]" that is fed by the compensated output clock of PLL "pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (15574): Input "sdram_dq[3]" that is fed by the compensated output clock of PLL "pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (15574): Input "sdram_dq[11]" that is fed by the compensated output clock of PLL "pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (15574): Input "sdram_dq[4]" that is fed by the compensated output clock of PLL "pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (15574): Input "sdram_dq[12]" that is fed by the compensated output clock of PLL "pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (15574): Input "sdram_dq[0]" that is fed by the compensated output clock of PLL "pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (15574): Input "sdram_dq[8]" that is fed by the compensated output clock of PLL "pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (15574): Input "sdram_dq[1]" that is fed by the compensated output clock of PLL "pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (15574): Input "sdram_dq[9]" that is fed by the compensated output clock of PLL "pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (15574): Input "keys_input[0]" that is fed by the compensated output clock of PLL "pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 26
    Info (15574): Input "keys_input[1]" that is fed by the compensated output clock of PLL "pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 26
    Info (15574): Input "keys_input[3]" that is fed by the compensated output clock of PLL "pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 26
    Info (15574): Input "keys_input[2]" that is fed by the compensated output clock of PLL "pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 26
Info (15535): Implemented PLL "pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -45 degrees (-1250 ps) for pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[1] port File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v Line: 43
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.sdc'
Warning (332060): Node: clk_50Mhz was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|altsyncram_pdh1:FIFOram|q_b[5] is being clocked by clk_50Mhz
Warning (332060): Node: system_t3:u0|st2vga:st2vga_0|div_cnt[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register system_t3:u0|st2vga:st2vga_0|simple_vga_scan:simple_vga_inst|sy[8] is being clocked by system_t3:u0|st2vga:st2vga_0|div_cnt[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll1_i|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll1_i|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176352): Promoted node pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v Line: 77
    Info (176355): Automatically promoted clkinter:clkinter0|clkinter_altclkctrl_0:altclkctrl_0|clkinter_altclkctrl_0_sub:clkinter_altclkctrl_0_sub_component|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G3 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/clkinter/submodules/clkinter_altclkctrl_0.v Line: 61
Info (176352): Promoted node pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1) File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v Line: 77
    Info (176355): Automatically promoted clkinter:clkinter1|clkinter_altclkctrl_0:altclkctrl_0|clkinter_altclkctrl_0_sub:clkinter_altclkctrl_0_sub_component|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G4 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/clkinter/submodules/clkinter_altclkctrl_0.v Line: 61
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7  File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd Line: 730
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7~0 File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd Line: 730
Info (176353): Automatically promoted node system_t3:u0|st2vga:st2vga_0|Equal1  File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/st2vga.v Line: 39
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo|m_readfifo_rdreq~0 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v Line: 1677
        Info (176357): Destination node system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|valid_rreq~0 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_1741.tdf Line: 70
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0  File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd Line: 829
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t3_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node system_t3:u0|system_t3_sgdma_0:sgdma_0|reset_n  File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v Line: 2076
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node system_t3:u0|altera_reset_controller:rst_controller_001|r_sync_rst  File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system_t3:u0|st2vga:st2vga_0|div_cnt[1] File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/st2vga.v Line: 26
        Info (176357): Destination node system_t3:u0|st2vga:st2vga_0|simple_vga_scan:simple_vga_inst|sy[4]~22 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_vga_scan.v Line: 30
        Info (176357): Destination node system_t3:u0|st2vga:st2vga_0|simple_vga_scan:simple_vga_inst|sx[9]~10 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_vga_scan.v Line: 30
        Info (176357): Destination node system_t3:u0|altera_reset_controller:rst_controller_001|WideOr0~0 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|active_rnw~3 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v Line: 215
        Info (176357): Destination node system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|active_cs_n~1 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v Line: 212
        Info (176357): Destination node system_t3:u0|st2vga:st2vga_0|div_cnt~0 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/st2vga.v Line: 23
        Info (176357): Destination node system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0
        Info (176357): Destination node system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|i_refs[0] File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v Line: 356
        Info (176357): Destination node system_t3:u0|system_t3_sdram_controller_0:sdram_controller_0|i_refs[2] File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v Line: 356
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node system_t3:u0|system_t3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system_t3:u0|system_t3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1 File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 10 registers into blocks of type Block RAM
    Extra Info (176218): Packed 32 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 128 registers into blocks of type Embedded multiplier output
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 52 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 67 register duplicates
Warning (15064): PLL "pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|pll1" output port clk[1] feeds output pin "sdram_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v Line: 43
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 21% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 0.60 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (176678): Input pins that are compensated by the source-synchronous PLL "pll1:pll1_i|altpll:altpll_component|pll1_altpll:auto_generated|pll1" are spread across multiple edges File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v Line: 77
    Info (176679): Input pin "sdram_dq[5]" is on the left edge File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (176679): Input pin "sdram_dq[13]" is on the bottom edge File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (176679): Input pin "sdram_dq[6]" is on the bottom edge File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (176679): Input pin "sdram_dq[14]" is on the bottom edge File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (176679): Input pin "sdram_dq[7]" is on the bottom edge File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (176679): Input pin "sdram_dq[15]" is on the bottom edge File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (176679): Input pin "sdram_dq[2]" is on the left edge File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (176679): Input pin "sdram_dq[10]" is on the bottom edge File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (176679): Input pin "sdram_dq[3]" is on the left edge File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (176679): Input pin "sdram_dq[11]" is on the bottom edge File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (176679): Input pin "sdram_dq[4]" is on the left edge File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (176679): Input pin "sdram_dq[12]" is on the bottom edge File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (176679): Input pin "sdram_dq[0]" is on the left edge File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (176679): Input pin "sdram_dq[8]" is on the bottom edge File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (176679): Input pin "sdram_dq[1]" is on the left edge File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (176679): Input pin "sdram_dq[9]" is on the bottom edge File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 21 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin sdram_dq[0] uses I/O standard 3.3-V LVCMOS at 30 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (169178): Pin sdram_dq[1] uses I/O standard 3.3-V LVCMOS at 28 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (169178): Pin sdram_dq[2] uses I/O standard 3.3-V LVCMOS at 32 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (169178): Pin sdram_dq[3] uses I/O standard 3.3-V LVCMOS at 31 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (169178): Pin sdram_dq[4] uses I/O standard 3.3-V LVCMOS at 33 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (169178): Pin sdram_dq[5] uses I/O standard 3.3-V LVCMOS at 34 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (169178): Pin sdram_dq[6] uses I/O standard 3.3-V LVCMOS at 38 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (169178): Pin sdram_dq[7] uses I/O standard 3.3-V LVCMOS at 39 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (169178): Pin sdram_dq[8] uses I/O standard 3.3-V LVCMOS at 58 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (169178): Pin sdram_dq[9] uses I/O standard 3.3-V LVCMOS at 55 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (169178): Pin sdram_dq[10] uses I/O standard 3.3-V LVCMOS at 54 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (169178): Pin sdram_dq[11] uses I/O standard 3.3-V LVCMOS at 53 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (169178): Pin sdram_dq[12] uses I/O standard 3.3-V LVCMOS at 52 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (169178): Pin sdram_dq[13] uses I/O standard 3.3-V LVCMOS at 51 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (169178): Pin sdram_dq[14] uses I/O standard 3.3-V LVCMOS at 50 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (169178): Pin sdram_dq[15] uses I/O standard 3.3-V LVCMOS at 49 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 19
    Info (169178): Pin clk_50Mhz uses I/O standard 3.3-V LVCMOS at 24 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 4
    Info (169178): Pin keys_input[0] uses I/O standard 3.3-V LVCMOS at 90 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 26
    Info (169178): Pin keys_input[1] uses I/O standard 3.3-V LVCMOS at 91 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 26
    Info (169178): Pin keys_input[3] uses I/O standard 3.3-V LVCMOS at 89 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 26
    Info (169178): Pin keys_input[2] uses I/O standard 3.3-V LVCMOS at 88 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv Line: 26
Info (144001): Generated suppressed messages file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/output_files/simple_nios_vga.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 6583 megabytes
    Info: Processing ended: Tue Dec 20 14:03:18 2022
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:30


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/output_files/simple_nios_vga.fit.smsg.


