# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/USER/Desktop/UW/courses/20\ AU/EE\ 469/EE469_Labs/Lab2 {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/fullAdder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:45 on Oct 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2" C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 12:43:45 on Oct 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/USER/Desktop/UW/courses/20\ AU/EE\ 469/EE469_Labs/Lab2 {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/fullAdder64bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:45 on Oct 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2" C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 12:43:45 on Oct 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.fullAdder64bit_testbench
# vsim work.fullAdder64bit_testbench 
# Start time: 12:43:48 on Oct 20,2020
# Loading sv_std.std
# Loading work.fullAdder64bit_testbench
# Loading work.fullAdder64bit
# Loading work.fullAdder
add wave -position end  sim:/fullAdder64bit_testbench/A
add wave -position end  sim:/fullAdder64bit_testbench/B
add wave -position end  sim:/fullAdder64bit_testbench/sel
add wave -position end  sim:/fullAdder64bit_testbench/cin
add wave -position end  sim:/fullAdder64bit_testbench/clk
add wave -position end  sim:/fullAdder64bit_testbench/overflow
add wave -position end  sim:/fullAdder64bit_testbench/negative
add wave -position end  sim:/fullAdder64bit_testbench/zero
add wave -position end  sim:/fullAdder64bit_testbench/carryout
add wave -position end  sim:/fullAdder64bit_testbench/result
run -all
# ** Note: $stop    : C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/fullAdder64bit.sv(63)
#    Time: 95 ns  Iteration: 1  Instance: /fullAdder64bit_testbench
# Break in Module fullAdder64bit_testbench at C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/fullAdder64bit.sv line 63
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/simulation/modelsim/wave_fullAdder64bit.do}
# End time: 12:45:07 on Oct 20,2020, Elapsed time: 0:01:19
# Errors: 0, Warnings: 0
