// Seed: 3765628715
module module_0;
  wire  id_1;
  logic id_2;
  ;
  module_3 modCall_1 ();
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input tri id_2,
    input tri0 id_3,
    input supply1 id_4,
    input supply0 id_5
);
  wire id_7;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd48
) (
    output wire id_0,
    input supply0 _id_1
);
  assign id_0 = id_1;
  module_0 modCall_1 ();
  logic [1 : 1] id_3;
  wire [id_1 : 1] id_4;
endmodule
module module_3;
endmodule
