

================================================================
== Vivado HLS Report for 'rinvToInvPt'
================================================================
* Date:           Mon Aug 20 16:40:11 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_rinvToInvPt
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.11|      3.53|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 0.92ns
ST_1: data_V_read (8)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431
_ifconv:4  %data_V_read = call i24 @_ssdm_op_Read.ap_auto.i24P(i24* %data_V)

ST_1: OP1_V_cast (9)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431
_ifconv:5  %OP1_V_cast = sext i24 %data_V_read to i32

ST_1: tmp (10)  [3/3] 0.92ns  loc: src/tk-mu_simple.h:431
_ifconv:6  %tmp = mul i32 -175, %OP1_V_cast


 <State 2>: 0.92ns
ST_2: tmp (10)  [2/3] 0.92ns  loc: src/tk-mu_simple.h:431
_ifconv:6  %tmp = mul i32 -175, %OP1_V_cast


 <State 3>: 2.50ns
ST_3: tmp (10)  [1/3] 0.00ns  loc: src/tk-mu_simple.h:431
_ifconv:6  %tmp = mul i32 -175, %OP1_V_cast

ST_3: r_V (11)  [1/1] 2.50ns  loc: src/tk-mu_simple.h:431
_ifconv:7  %r_V = add i32 4194304, %tmp

ST_3: tmp_2 (12)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431
_ifconv:8  %tmp_2 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %r_V, i32 8, i32 31)

ST_3: tmp_4 (15)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431
_ifconv:11  %tmp_4 = trunc i32 %r_V to i8


 <State 4>: 3.53ns
ST_4: ret_V_cast_cast (13)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431
_ifconv:9  %ret_V_cast_cast = sext i24 %tmp_2 to i25

ST_4: tmp_3 (14)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431 (grouped into LUT with out node index)
_ifconv:10  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 31)

ST_4: p_Result_2 (16)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431
_ifconv:12  %p_Result_2 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %tmp_4, i14 0)

ST_4: tmp_7 (17)  [1/1] 1.34ns  loc: src/tk-mu_simple.h:431
_ifconv:13  %tmp_7 = icmp eq i22 %p_Result_2, 0

ST_4: ret_V (18)  [1/1] 1.51ns  loc: src/tk-mu_simple.h:431
_ifconv:14  %ret_V = add i25 1, %ret_V_cast_cast

ST_4: tmp_6 (19)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431
_ifconv:15  %tmp_6 = sext i24 %tmp_2 to i32

ST_4: tmp_s (20)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431 (grouped into LUT with out node index)
_ifconv:16  %tmp_s = sext i25 %ret_V to i32

ST_4: tmp_5 (21)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431 (grouped into LUT with out node index)
_ifconv:17  %tmp_5 = select i1 %tmp_7, i32 %tmp_6, i32 %tmp_s

ST_4: index (22)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:431 (out node of the LUT)
_ifconv:18  %index = select i1 %tmp_3, i32 %tmp_5, i32 %tmp_6

ST_4: tmp_9 (23)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:433
_ifconv:19  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %index, i32 31)

ST_4: tmp_10 (24)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:434
_ifconv:20  %tmp_10 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %index, i32 14, i32 31)

ST_4: icmp (25)  [1/1] 1.31ns  loc: src/tk-mu_simple.h:434
_ifconv:21  %icmp = icmp sgt i18 %tmp_10, 0


 <State 5>: 2.39ns
ST_5: tmp_1 (26)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:435
_ifconv:22  %tmp_1 = zext i32 %index to i64

ST_5: rinvToInvPt_table1_a (27)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:435
_ifconv:23  %rinvToInvPt_table1_a = getelementptr [16384 x i21]* @rinvToInvPt_table1, i64 0, i64 %tmp_1

ST_5: rinvToInvPt_table1_l (28)  [2/2] 2.39ns  loc: src/tk-mu_simple.h:435
_ifconv:24  %rinvToInvPt_table1_l = load i21* %rinvToInvPt_table1_a, align 4


 <State 6>: 3.10ns
ST_6: StgValue_30 (4)  [1/1] 0.00ns
_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap(i24* %data_V), !map !388

ST_6: StgValue_31 (5)  [1/1] 0.00ns
_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(i24* %res_V), !map !392

ST_6: StgValue_32 (6)  [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @rinvToInvPt_str) nounwind

ST_6: StgValue_33 (7)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:428
_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str59) nounwind

ST_6: rinvToInvPt_table1_l (28)  [1/2] 2.39ns  loc: src/tk-mu_simple.h:435
_ifconv:24  %rinvToInvPt_table1_l = load i21* %rinvToInvPt_table1_a, align 4

ST_6: sel_tmp1 (29)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:433 (grouped into LUT with out node sel_tmp2)
_ifconv:25  %sel_tmp1 = xor i1 %tmp_9, true

ST_6: sel_tmp2 (30)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:434 (out node of the LUT)
_ifconv:26  %sel_tmp2 = and i1 %icmp, %sel_tmp1

ST_6: sel_tmp_cast (31)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:434 (grouped into LUT with out node storemerge1)
_ifconv:27  %sel_tmp_cast = select i1 %sel_tmp2, i21 0, i21 -128

ST_6: tmp_8 (32)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:434 (grouped into LUT with out node storemerge1)
_ifconv:28  %tmp_8 = or i1 %sel_tmp2, %tmp_9

ST_6: storemerge1 (33)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:434 (out node of the LUT)
_ifconv:29  %storemerge1 = select i1 %tmp_8, i21 %sel_tmp_cast, i21 %rinvToInvPt_table1_l

ST_6: storemerge1_cast (34)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:434
_ifconv:30  %storemerge1_cast = zext i21 %storemerge1 to i24

ST_6: StgValue_41 (35)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:433
_ifconv:31  call void @_ssdm_op_Write.ap_auto.i24P(i24* %res_V, i24 %storemerge1_cast)

ST_6: StgValue_42 (36)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:437
_ifconv:32  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ rinvToInvPt_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read          (read          ) [ 0000000]
OP1_V_cast           (sext          ) [ 0111000]
tmp                  (mul           ) [ 0000000]
r_V                  (add           ) [ 0100100]
tmp_2                (partselect    ) [ 0100100]
tmp_4                (trunc         ) [ 0100100]
ret_V_cast_cast      (sext          ) [ 0000000]
tmp_3                (bitselect     ) [ 0000000]
p_Result_2           (bitconcatenate) [ 0000000]
tmp_7                (icmp          ) [ 0000000]
ret_V                (add           ) [ 0000000]
tmp_6                (sext          ) [ 0000000]
tmp_s                (sext          ) [ 0000000]
tmp_5                (select        ) [ 0000000]
index                (select        ) [ 0100010]
tmp_9                (bitselect     ) [ 0100011]
tmp_10               (partselect    ) [ 0000000]
icmp                 (icmp          ) [ 0100011]
tmp_1                (zext          ) [ 0000000]
rinvToInvPt_table1_a (getelementptr ) [ 0100001]
StgValue_30          (specbitsmap   ) [ 0000000]
StgValue_31          (specbitsmap   ) [ 0000000]
StgValue_32          (spectopmodule ) [ 0000000]
StgValue_33          (specpipeline  ) [ 0000000]
rinvToInvPt_table1_l (load          ) [ 0000000]
sel_tmp1             (xor           ) [ 0000000]
sel_tmp2             (and           ) [ 0000000]
sel_tmp_cast         (select        ) [ 0000000]
tmp_8                (or            ) [ 0000000]
storemerge1          (select        ) [ 0000000]
storemerge1_cast     (zext          ) [ 0000000]
StgValue_41          (write         ) [ 0000000]
StgValue_42          (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rinvToInvPt_table1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rinvToInvPt_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i8.i14"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rinvToInvPt_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="data_V_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="24" slack="0"/>
<pin id="62" dir="0" index="1" bw="24" slack="0"/>
<pin id="63" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="StgValue_41_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="24" slack="0"/>
<pin id="69" dir="0" index="2" bw="21" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_41/6 "/>
</bind>
</comp>

<comp id="73" class="1004" name="rinvToInvPt_table1_a_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="21" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="25" slack="0"/>
<pin id="77" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rinvToInvPt_table1_a/5 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="14" slack="0"/>
<pin id="82" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="83" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rinvToInvPt_table1_l/5 "/>
</bind>
</comp>

<comp id="85" class="1004" name="OP1_V_cast_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="24" slack="0"/>
<pin id="87" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="tmp_2_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="24" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="0" index="2" bw="5" slack="0"/>
<pin id="93" dir="0" index="3" bw="6" slack="0"/>
<pin id="94" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_4_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="ret_V_cast_cast_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="24" slack="1"/>
<pin id="103" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ret_V_cast_cast/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_3_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="1"/>
<pin id="107" dir="0" index="2" bw="6" slack="0"/>
<pin id="108" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="p_Result_2_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="22" slack="0"/>
<pin id="113" dir="0" index="1" bw="8" slack="1"/>
<pin id="114" dir="0" index="2" bw="1" slack="0"/>
<pin id="115" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_7_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="22" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="ret_V_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="24" slack="0"/>
<pin id="127" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_6_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="24" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_s_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="25" slack="0"/>
<pin id="135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_5_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="24" slack="0"/>
<pin id="140" dir="0" index="2" bw="25" slack="0"/>
<pin id="141" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="index_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="25" slack="0"/>
<pin id="148" dir="0" index="2" bw="24" slack="0"/>
<pin id="149" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_9_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="25" slack="0"/>
<pin id="156" dir="0" index="2" bw="6" slack="0"/>
<pin id="157" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_10_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="18" slack="0"/>
<pin id="163" dir="0" index="1" bw="25" slack="0"/>
<pin id="164" dir="0" index="2" bw="5" slack="0"/>
<pin id="165" dir="0" index="3" bw="6" slack="0"/>
<pin id="166" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="18" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="25" slack="1"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="sel_tmp1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="2"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sel_tmp2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="2"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/6 "/>
</bind>
</comp>

<comp id="191" class="1004" name="sel_tmp_cast_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="8" slack="0"/>
<pin id="195" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp_cast/6 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_8_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="2"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="204" class="1004" name="storemerge1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="0" index="2" bw="21" slack="0"/>
<pin id="208" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge1/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="storemerge1_cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="21" slack="0"/>
<pin id="214" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="storemerge1_cast/6 "/>
</bind>
</comp>

<comp id="217" class="1007" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="9" slack="0"/>
<pin id="219" dir="0" index="1" bw="24" slack="0"/>
<pin id="220" dir="0" index="2" bw="24" slack="0"/>
<pin id="221" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp/1 r_V/3 "/>
</bind>
</comp>

<comp id="227" class="1005" name="OP1_V_cast_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_cast "/>
</bind>
</comp>

<comp id="232" class="1005" name="r_V_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="237" class="1005" name="tmp_2_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="24" slack="1"/>
<pin id="239" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp_4_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="1"/>
<pin id="245" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="248" class="1005" name="index_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="253" class="1005" name="tmp_9_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="2"/>
<pin id="255" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="259" class="1005" name="icmp_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="2"/>
<pin id="261" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="264" class="1005" name="rinvToInvPt_table1_a_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="14" slack="1"/>
<pin id="266" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="rinvToInvPt_table1_a "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="58" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="34" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="84"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="60" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="89" pin=3"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="122"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="101" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="118" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="130" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="133" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="150"><net_src comp="104" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="137" pin="3"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="130" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="145" pin="3"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="145" pin="3"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="170"><net_src comp="16" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="175"><net_src comp="161" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="177" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="185"><net_src comp="52" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="181" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="186" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="54" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="56" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="203"><net_src comp="186" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="191" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="80" pin="2"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="204" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="222"><net_src comp="8" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="85" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="10" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="225"><net_src comp="217" pin="3"/><net_sink comp="89" pin=1"/></net>

<net id="226"><net_src comp="217" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="230"><net_src comp="85" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="235"><net_src comp="217" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="240"><net_src comp="89" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="246"><net_src comp="98" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="251"><net_src comp="145" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="256"><net_src comp="153" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="262"><net_src comp="171" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="267"><net_src comp="73" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="80" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V | {6 }
 - Input state : 
	Port: rinvToInvPt<ap_fixed<24, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16384> : data_V | {1 }
	Port: rinvToInvPt<ap_fixed<24, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16384> : rinvToInvPt_table1 | {5 6 }
  - Chain level:
	State 1
		tmp : 1
	State 2
	State 3
		r_V : 1
		tmp_2 : 2
		tmp_4 : 2
	State 4
		tmp_7 : 1
		ret_V : 1
		tmp_s : 2
		tmp_5 : 3
		index : 4
		tmp_9 : 5
		tmp_10 : 5
		icmp : 6
	State 5
		rinvToInvPt_table1_a : 1
		rinvToInvPt_table1_l : 2
	State 6
		storemerge1_cast : 1
		StgValue_41 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_5_fu_137      |    0    |    0    |    25   |
|  select  |       index_fu_145      |    0    |    0    |    25   |
|          |   sel_tmp_cast_fu_191   |    0    |    0    |    8    |
|          |    storemerge1_fu_204   |    0    |    0    |    21   |
|----------|-------------------------|---------|---------|---------|
|    add   |       ret_V_fu_124      |    0    |    0    |    24   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |       tmp_7_fu_118      |    0    |    0    |    8    |
|          |       icmp_fu_171       |    0    |    0    |    7    |
|----------|-------------------------|---------|---------|---------|
|    xor   |     sel_tmp1_fu_181     |    0    |    0    |    1    |
|----------|-------------------------|---------|---------|---------|
|    and   |     sel_tmp2_fu_186     |    0    |    0    |    1    |
|----------|-------------------------|---------|---------|---------|
|    or    |       tmp_8_fu_199      |    0    |    0    |    1    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_217       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |  data_V_read_read_fu_60 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | StgValue_41_write_fu_66 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     OP1_V_cast_fu_85    |    0    |    0    |    0    |
|   sext   |  ret_V_cast_cast_fu_101 |    0    |    0    |    0    |
|          |       tmp_6_fu_130      |    0    |    0    |    0    |
|          |       tmp_s_fu_133      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|       tmp_2_fu_89       |    0    |    0    |    0    |
|          |      tmp_10_fu_161      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |       tmp_4_fu_98       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|       tmp_3_fu_104      |    0    |    0    |    0    |
|          |       tmp_9_fu_153      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|    p_Result_2_fu_111    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |       tmp_1_fu_177      |    0    |    0    |    0    |
|          | storemerge1_cast_fu_212 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |   121   |
|----------|-------------------------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |
+------------------+--------+--------+--------+
|rinvToInvPt_table1|   21   |    0   |    0   |
+------------------+--------+--------+--------+
|       Total      |   21   |    0   |    0   |
+------------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     OP1_V_cast_reg_227     |   32   |
|        icmp_reg_259        |    1   |
|        index_reg_248       |   32   |
|         r_V_reg_232        |   32   |
|rinvToInvPt_table1_a_reg_264|   14   |
|        tmp_2_reg_237       |   24   |
|        tmp_4_reg_243       |    8   |
|        tmp_9_reg_253       |    1   |
+----------------------------+--------+
|            Total           |   144  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_80 |  p0  |   2  |  14  |   28   ||    14   |
|    grp_fu_217    |  p1  |   2  |  24  |   48   ||    24   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   76   ||  1.784  ||    38   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   121  |
|   Memory  |   21   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   38   |
|  Register |    -   |    -   |    -   |   144  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   21   |    1   |    1   |   144  |   159  |
+-----------+--------+--------+--------+--------+--------+
