// Seed: 1324030175
module module_0 (
    id_1,
    id_2
);
  inout wor id_2;
  input wire id_1;
  reg id_3;
  always @* begin : LABEL_0
    id_3 <= id_1;
  end
  initial if (1) for (id_2 = -1; id_1; id_3 = id_3) $signed(92);
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    input supply1 id_2,
    input uwire id_3,
    output tri id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  assign id_0 = 1'b0;
  logic id_7;
endmodule
