/opt/MentorGraphics/modeltech/bin/vlib /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/ta_dma_v1_0_2
/opt/MentorGraphics/modeltech/bin/vmap ta_dma_v1_0_2 /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/ta_dma_v1_0_2
/opt/MentorGraphics/modeltech/bin/vlog  -64 -L ta_dma_v1_0_2 +incdir+/home/dmonk/.cxl.ip/incl -sv -work ta_dma_v1_0_2 -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/ta_dma_v1_0_2/.cxl.systemverilog.ta_dma_v1_0_2.ta_dma_v1_0_2.lin64.cmf
