<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/tallguydesi/Documents/Dino-Game-128x64-OLED-using-FPGA/impl/gwsynthesis/Functional_60FPS.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/tallguydesi/Documents/Dino-Game-128x64-OLED-using-FPGA/src/Functional_60FPS.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/tallguydesi/Documents/Dino-Game-128x64-OLED-using-FPGA/src/Functional_60FPS.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Dec  4 17:59:01 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>603</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>512</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>22</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>10</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>frameNumbers[0]</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>driver/frameNumber_0_s1/Q </td>
</tr>
<tr>
<td>3</td>
<td>score_tick</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>score_counter_only/score_clock_s1/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">43.810(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>frameNumbers[0]</td>
<td>50.000(MHz)</td>
<td>57.292(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>score_tick</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">42.392(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-7.836</td>
<td>5</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>frameNumbers[0]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>frameNumbers[0]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>score_tick</td>
<td>Setup</td>
<td>-39.519</td>
<td>14</td>
</tr>
<tr>
<td>score_tick</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-9.310</td>
<td>patternGen/score_12_s4/Q</td>
<td>driver/dataToSend_2_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-3.029</td>
<td>31.908</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-9.219</td>
<td>patternGen/score_9_s3/Q</td>
<td>driver/dataToSend_1_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-3.029</td>
<td>31.818</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-8.917</td>
<td>patternGen/score_12_s4/Q</td>
<td>driver/dataToSend_5_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-3.029</td>
<td>31.516</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-8.542</td>
<td>patternGen/score_9_s3/Q</td>
<td>driver/dataToSend_7_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-3.029</td>
<td>31.141</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-8.081</td>
<td>patternGen/score_12_s4/Q</td>
<td>driver/dataToSend_4_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-3.029</td>
<td>30.680</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-7.552</td>
<td>patternGen/score_9_s3/Q</td>
<td>driver/dataToSend_6_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-3.029</td>
<td>30.151</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-7.086</td>
<td>patternGen/score_12_s4/Q</td>
<td>driver/dataToSend_3_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-3.029</td>
<td>29.685</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.917</td>
<td>patternGen/score_9_s3/Q</td>
<td>driver/dataToSend_0_s8/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-3.029</td>
<td>28.516</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-3.589</td>
<td>patternGen/score_9_s3/Q</td>
<td>patternGen/score_8_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>23.189</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-3.466</td>
<td>patternGen/score_9_s3/Q</td>
<td>patternGen/score_9_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>23.066</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-3.268</td>
<td>patternGen/score_9_s3/Q</td>
<td>patternGen/score_5_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.868</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-3.238</td>
<td>patternGen/score_9_s3/Q</td>
<td>patternGen/score_11_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.838</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-3.218</td>
<td>patternGen/score_9_s3/Q</td>
<td>patternGen/score_10_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.818</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-3.193</td>
<td>patternGen/score_9_s3/Q</td>
<td>patternGen/score_13_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.793</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-3.153</td>
<td>patternGen/score_9_s3/Q</td>
<td>patternGen/score_4_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.753</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.627</td>
<td>patternGen/score_9_s3/Q</td>
<td>patternGen/score_7_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.227</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.609</td>
<td>patternGen/score_9_s3/Q</td>
<td>patternGen/score_3_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.209</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.480</td>
<td>patternGen/score_9_s3/Q</td>
<td>patternGen/score_6_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.080</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.342</td>
<td>patternGen/score_9_s3/Q</td>
<td>patternGen/score_2_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.942</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.337</td>
<td>patternGen/score_9_s3/Q</td>
<td>patternGen/score_12_s4/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.937</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.089</td>
<td>patternGen/score_9_s3/Q</td>
<td>patternGen/score_1_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.689</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.908</td>
<td>patternGen/score_9_s3/Q</td>
<td>patternGen/score_0_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.508</td>
</tr>
<tr>
<td>23</td>
<td>1.273</td>
<td>patternGen/currentState_1_s10/I0</td>
<td>patternGen/currentState_1_s18/D</td>
<td>frameNumbers[0]:[F]</td>
<td>frameNumbers[0]:[R]</td>
<td>10.000</td>
<td>-1.030</td>
<td>9.357</td>
</tr>
<tr>
<td>24</td>
<td>2.810</td>
<td>patternGen/score_12_s4/Q</td>
<td>patternGen/numerics_numerics_0_0_s/AD[6]</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-3.029</td>
<td>20.146</td>
</tr>
<tr>
<td>25</td>
<td>1.873</td>
<td>patternGen/currentState_1_s10/I0</td>
<td>patternGen/currentState_0_s4/D</td>
<td>frameNumbers[0]:[F]</td>
<td>frameNumbers[0]:[R]</td>
<td>10.000</td>
<td>-1.030</td>
<td>8.757</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.967</td>
<td>driver/n746_s2/I0</td>
<td>driver/frameNumber_0_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>0.374</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.783</td>
<td>score_counter_only/n45_s2/I0</td>
<td>score_counter_only/score_clock_s1/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>0.558</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.623</td>
<td>driver/n745_s/I1</td>
<td>driver/frameNumber_1_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>1.718</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.289</td>
<td>driver/n745_s/I1</td>
<td>driver/frameNumber_2_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.052</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.258</td>
<td>driver/n745_s/I1</td>
<td>driver/frameNumber_3_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.083</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.227</td>
<td>driver/n745_s/I1</td>
<td>driver/frameNumber_4_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.114</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.196</td>
<td>driver/n745_s/I1</td>
<td>driver/frameNumber_5_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.145</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.165</td>
<td>driver/n745_s/I1</td>
<td>driver/frameNumber_6_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.176</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.134</td>
<td>driver/n745_s/I1</td>
<td>driver/frameNumber_7_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.207</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.371</td>
<td>patternGen/currentState_0_s4/Q</td>
<td>driver/dataToSend_3_s7/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.556</td>
<td>2.215</td>
</tr>
<tr>
<td>11</td>
<td>0.320</td>
<td>patternGen/currentState_1_s18/Q</td>
<td>driver/dataToSend_6_s7/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.556</td>
<td>2.907</td>
</tr>
<tr>
<td>12</td>
<td>0.374</td>
<td>patternGen/score_13_s3/Q</td>
<td>patternGen/numerics_numerics_0_0_s/AD[7]</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.274</td>
<td>2.832</td>
</tr>
<tr>
<td>13</td>
<td>0.560</td>
<td>driver/dataToSend_0_s3/Q</td>
<td>driver/dataToSend_5_s4/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>14</td>
<td>0.560</td>
<td>driver/dataToSend_0_s3/Q</td>
<td>driver/dataToSend_4_s4/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>15</td>
<td>0.648</td>
<td>patternGen/currentState_1_s18/Q</td>
<td>patternGen/score_4_s3/D</td>
<td>frameNumbers[0]:[R]</td>
<td>score_tick:[R]</td>
<td>0.000</td>
<td>-0.283</td>
<td>0.960</td>
</tr>
<tr>
<td>16</td>
<td>0.685</td>
<td>patternGen/score_13_s3/Q</td>
<td>patternGen/numerics_numerics_0_0_s/AD[9]</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.274</td>
<td>3.143</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>jump_inst/jumpCounter_0_s0/Q</td>
<td>jump_inst/jumpCounter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>driver/cs_s4/Q</td>
<td>driver/cs_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>driver/counter_0_s1/Q</td>
<td>driver/counter_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>driver/frameWaitCounter_0_s1/Q</td>
<td>driver/frameWaitCounter_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>driver/bitNumber_3_s1/Q</td>
<td>driver/bitNumber_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>score_counter_only/counter_0_s0/Q</td>
<td>score_counter_only/counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>jump_inst/jumping_s11/Q</td>
<td>jump_inst/jumping_s11/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>driver/bitNumber_0_s1/Q</td>
<td>driver/bitNumber_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>patternGen/score_8_s3/Q</td>
<td>patternGen/score_8_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/frameWaitCounter_30_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/frameWaitCounter_29_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/frameWaitCounter_27_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/frameWaitCounter_23_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/frameWaitCounter_15_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/commandIndex_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/reset_s0</td>
</tr>
<tr>
<td>8</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>jump_inst/jumpCounter_21_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>jump_inst/jumpCounter_22_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/counter_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_2_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R16C18[2][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>2.753</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[3][A]</td>
<td>patternGen/score_thousands_3_s18/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_3_s18/F</td>
</tr>
<tr>
<td>5.569</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>patternGen/score_thousands_1_s21/I2</td>
</tr>
<tr>
<td>6.601</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s21/F</td>
</tr>
<tr>
<td>8.394</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][B]</td>
<td>patternGen/score_thousands_0_s34/I1</td>
</tr>
<tr>
<td>9.216</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[3][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_0_s34/F</td>
</tr>
<tr>
<td>9.558</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][A]</td>
<td>patternGen/score_thousands_0_s33/I3</td>
</tr>
<tr>
<td>10.657</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C13[3][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_0_s33/F</td>
</tr>
<tr>
<td>11.956</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>patternGen/score_thousands_0_s28/I0</td>
</tr>
<tr>
<td>13.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_0_s28/F</td>
</tr>
<tr>
<td>14.840</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>patternGen/score_thousands_0_s25/I3</td>
</tr>
<tr>
<td>15.872</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C14[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_0_s25/F</td>
</tr>
<tr>
<td>17.661</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][B]</td>
<td>driver/n962_s62/I0</td>
</tr>
<tr>
<td>18.286</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C19[2][B]</td>
<td style=" background: #97FFFF;">driver/n962_s62/F</td>
</tr>
<tr>
<td>18.709</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>driver/n962_s64/I1</td>
</tr>
<tr>
<td>19.808</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">driver/n962_s64/F</td>
</tr>
<tr>
<td>19.813</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>driver/n962_s50/I1</td>
</tr>
<tr>
<td>20.439</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">driver/n962_s50/F</td>
</tr>
<tr>
<td>21.919</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][B]</td>
<td>driver/n962_s48/I1</td>
</tr>
<tr>
<td>23.018</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C27[3][B]</td>
<td style=" background: #97FFFF;">driver/n962_s48/F</td>
</tr>
<tr>
<td>23.029</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>driver/n962_s32/I3</td>
</tr>
<tr>
<td>24.061</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">driver/n962_s32/F</td>
</tr>
<tr>
<td>25.884</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>driver/n960_s40/I3</td>
</tr>
<tr>
<td>26.706</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">driver/n960_s40/F</td>
</tr>
<tr>
<td>27.516</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>driver/n960_s46/I1</td>
</tr>
<tr>
<td>28.548</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">driver/n960_s46/F</td>
</tr>
<tr>
<td>28.553</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td>driver/n960_s24/I0</td>
</tr>
<tr>
<td>29.652</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td style=" background: #97FFFF;">driver/n960_s24/F</td>
</tr>
<tr>
<td>29.658</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>driver/n960_s15/I2</td>
</tr>
<tr>
<td>30.480</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td style=" background: #97FFFF;">driver/n960_s15/F</td>
</tr>
<tr>
<td>30.485</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>driver/n960_s11/I2</td>
</tr>
<tr>
<td>31.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">driver/n960_s11/F</td>
</tr>
<tr>
<td>32.321</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[2][B]</td>
<td>driver/n960_s9/I1</td>
</tr>
<tr>
<td>33.353</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C30[2][B]</td>
<td style=" background: #97FFFF;">driver/n960_s9/F</td>
</tr>
<tr>
<td>33.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[2][B]</td>
<td style=" font-weight:bold;">driver/dataToSend_2_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][B]</td>
<td>driver/dataToSend_2_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_2_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C30[2][B]</td>
<td>driver/dataToSend_2_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.436, 51.510%; route: 15.014, 47.054%; tC2Q: 0.458, 1.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_1_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>patternGen/score_9_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R18C19[0][B]</td>
<td style=" font-weight:bold;">patternGen/score_9_s3/Q</td>
</tr>
<tr>
<td>3.877</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>patternGen/n320_s13/I1</td>
</tr>
<tr>
<td>4.909</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n320_s13/F</td>
</tr>
<tr>
<td>5.421</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>patternGen/n322_s22/I1</td>
</tr>
<tr>
<td>6.520</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n322_s22/F</td>
</tr>
<tr>
<td>7.366</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>patternGen/n324_s24/I2</td>
</tr>
<tr>
<td>8.188</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n324_s24/F</td>
</tr>
<tr>
<td>8.194</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][A]</td>
<td>patternGen/n324_s19/I1</td>
</tr>
<tr>
<td>9.226</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n324_s19/F</td>
</tr>
<tr>
<td>9.567</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>patternGen/n324_s14/I2</td>
</tr>
<tr>
<td>10.666</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n324_s14/F</td>
</tr>
<tr>
<td>11.476</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td>patternGen/n325_s21/I1</td>
</tr>
<tr>
<td>12.508</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C15[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s21/F</td>
</tr>
<tr>
<td>12.864</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td>patternGen/n326_s18/I3</td>
</tr>
<tr>
<td>13.896</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n326_s18/F</td>
</tr>
<tr>
<td>14.717</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][B]</td>
<td>patternGen/n326_s13/I0</td>
</tr>
<tr>
<td>15.749</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C15[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n326_s13/F</td>
</tr>
<tr>
<td>15.760</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>patternGen/n327_s36/I2</td>
</tr>
<tr>
<td>16.792</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s36/F</td>
</tr>
<tr>
<td>18.570</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>driver/n956_s61/I3</td>
</tr>
<tr>
<td>19.669</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">driver/n956_s61/F</td>
</tr>
<tr>
<td>20.159</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>driver/n956_s42/I3</td>
</tr>
<tr>
<td>21.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C17[0][B]</td>
<td style=" background: #97FFFF;">driver/n956_s42/F</td>
</tr>
<tr>
<td>22.820</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>driver/n956_s71/I0</td>
</tr>
<tr>
<td>23.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">driver/n956_s71/F</td>
</tr>
<tr>
<td>24.255</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][A]</td>
<td>driver/n956_s47/I0</td>
</tr>
<tr>
<td>25.354</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C21[2][A]</td>
<td style=" background: #97FFFF;">driver/n956_s47/F</td>
</tr>
<tr>
<td>26.340</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>driver/n960_s45/I2</td>
</tr>
<tr>
<td>27.162</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">driver/n960_s45/F</td>
</tr>
<tr>
<td>28.615</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>driver/n961_s17/I2</td>
</tr>
<tr>
<td>29.647</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">driver/n961_s17/F</td>
</tr>
<tr>
<td>30.786</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td>driver/n961_s11/I1</td>
</tr>
<tr>
<td>31.812</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td style=" background: #97FFFF;">driver/n961_s11/F</td>
</tr>
<tr>
<td>32.231</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[2][B]</td>
<td>driver/n961_s9/I1</td>
</tr>
<tr>
<td>33.263</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C34[2][B]</td>
<td style=" background: #97FFFF;">driver/n961_s9/F</td>
</tr>
<tr>
<td>33.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[2][B]</td>
<td style=" font-weight:bold;">driver/dataToSend_1_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[2][B]</td>
<td>driver/dataToSend_1_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_1_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C34[2][B]</td>
<td>driver/dataToSend_1_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.453, 54.852%; route: 13.907, 43.707%; tC2Q: 0.458, 1.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_5_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R16C18[2][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>2.753</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[3][A]</td>
<td>patternGen/score_thousands_3_s18/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_3_s18/F</td>
</tr>
<tr>
<td>5.569</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>patternGen/score_thousands_1_s21/I2</td>
</tr>
<tr>
<td>6.601</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s21/F</td>
</tr>
<tr>
<td>8.394</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][B]</td>
<td>patternGen/score_thousands_0_s34/I1</td>
</tr>
<tr>
<td>9.216</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[3][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_0_s34/F</td>
</tr>
<tr>
<td>9.558</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][A]</td>
<td>patternGen/score_thousands_0_s33/I3</td>
</tr>
<tr>
<td>10.657</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C13[3][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_0_s33/F</td>
</tr>
<tr>
<td>11.956</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>patternGen/score_thousands_0_s28/I0</td>
</tr>
<tr>
<td>13.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_0_s28/F</td>
</tr>
<tr>
<td>14.840</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>patternGen/score_thousands_0_s25/I3</td>
</tr>
<tr>
<td>15.872</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C14[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_0_s25/F</td>
</tr>
<tr>
<td>17.661</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][B]</td>
<td>driver/n962_s62/I0</td>
</tr>
<tr>
<td>18.286</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C19[2][B]</td>
<td style=" background: #97FFFF;">driver/n962_s62/F</td>
</tr>
<tr>
<td>18.709</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>driver/n962_s64/I1</td>
</tr>
<tr>
<td>19.808</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">driver/n962_s64/F</td>
</tr>
<tr>
<td>19.813</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>driver/n962_s50/I1</td>
</tr>
<tr>
<td>20.439</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">driver/n962_s50/F</td>
</tr>
<tr>
<td>21.919</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][B]</td>
<td>driver/n962_s48/I1</td>
</tr>
<tr>
<td>23.018</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C27[3][B]</td>
<td style=" background: #97FFFF;">driver/n962_s48/F</td>
</tr>
<tr>
<td>23.029</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>driver/n962_s32/I3</td>
</tr>
<tr>
<td>24.061</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">driver/n962_s32/F</td>
</tr>
<tr>
<td>26.862</td>
<td>2.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td>driver/n957_s40/I2</td>
</tr>
<tr>
<td>27.961</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td style=" background: #97FFFF;">driver/n957_s40/F</td>
</tr>
<tr>
<td>27.967</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>driver/n957_s32/I0</td>
</tr>
<tr>
<td>28.789</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" background: #97FFFF;">driver/n957_s32/F</td>
</tr>
<tr>
<td>28.794</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>driver/n957_s24/I0</td>
</tr>
<tr>
<td>29.826</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">driver/n957_s24/F</td>
</tr>
<tr>
<td>29.831</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td>driver/n957_s16/I1</td>
</tr>
<tr>
<td>30.653</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td style=" background: #97FFFF;">driver/n957_s16/F</td>
</tr>
<tr>
<td>30.659</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>driver/n957_s10/I3</td>
</tr>
<tr>
<td>31.720</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" background: #97FFFF;">driver/n957_s10/F</td>
</tr>
<tr>
<td>32.139</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>driver/n957_s9/I0</td>
</tr>
<tr>
<td>32.961</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">driver/n957_s9/F</td>
</tr>
<tr>
<td>32.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">driver/dataToSend_5_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>driver/dataToSend_5_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_5_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>driver/dataToSend_5_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.255, 51.577%; route: 14.802, 46.968%; tC2Q: 0.458, 1.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_7_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>patternGen/score_9_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R18C19[0][B]</td>
<td style=" font-weight:bold;">patternGen/score_9_s3/Q</td>
</tr>
<tr>
<td>3.877</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>patternGen/n320_s13/I1</td>
</tr>
<tr>
<td>4.909</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n320_s13/F</td>
</tr>
<tr>
<td>5.421</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>patternGen/n322_s22/I1</td>
</tr>
<tr>
<td>6.520</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n322_s22/F</td>
</tr>
<tr>
<td>7.366</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>patternGen/n324_s24/I2</td>
</tr>
<tr>
<td>8.188</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n324_s24/F</td>
</tr>
<tr>
<td>8.194</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][A]</td>
<td>patternGen/n324_s19/I1</td>
</tr>
<tr>
<td>9.226</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n324_s19/F</td>
</tr>
<tr>
<td>9.567</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>patternGen/n324_s14/I2</td>
</tr>
<tr>
<td>10.666</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n324_s14/F</td>
</tr>
<tr>
<td>11.476</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td>patternGen/n325_s21/I1</td>
</tr>
<tr>
<td>12.508</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C15[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s21/F</td>
</tr>
<tr>
<td>12.864</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td>patternGen/n326_s18/I3</td>
</tr>
<tr>
<td>13.896</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n326_s18/F</td>
</tr>
<tr>
<td>14.717</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][B]</td>
<td>patternGen/n326_s13/I0</td>
</tr>
<tr>
<td>15.749</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C15[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n326_s13/F</td>
</tr>
<tr>
<td>15.760</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>patternGen/n327_s36/I2</td>
</tr>
<tr>
<td>16.792</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s36/F</td>
</tr>
<tr>
<td>17.596</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>patternGen/n327_s25/I2</td>
</tr>
<tr>
<td>18.418</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C16[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s25/F</td>
</tr>
<tr>
<td>19.250</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>driver/n956_s44/I0</td>
</tr>
<tr>
<td>20.282</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">driver/n956_s44/F</td>
</tr>
<tr>
<td>23.210</td>
<td>2.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>driver/n959_s24/I0</td>
</tr>
<tr>
<td>24.309</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">driver/n959_s24/F</td>
</tr>
<tr>
<td>24.326</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][B]</td>
<td>driver/n959_s43/I3</td>
</tr>
<tr>
<td>25.425</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C21[3][B]</td>
<td style=" background: #97FFFF;">driver/n959_s43/F</td>
</tr>
<tr>
<td>28.518</td>
<td>3.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][B]</td>
<td>driver/n955_s72/I0</td>
</tr>
<tr>
<td>29.550</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][B]</td>
<td style=" background: #97FFFF;">driver/n955_s72/F</td>
</tr>
<tr>
<td>29.555</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[2][A]</td>
<td>driver/n955_s18/I1</td>
</tr>
<tr>
<td>30.654</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[2][A]</td>
<td style=" background: #97FFFF;">driver/n955_s18/F</td>
</tr>
<tr>
<td>30.660</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>driver/n955_s11/I1</td>
</tr>
<tr>
<td>31.482</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">driver/n955_s11/F</td>
</tr>
<tr>
<td>31.487</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>driver/n955_s9/I1</td>
</tr>
<tr>
<td>32.586</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">driver/n955_s9/F</td>
</tr>
<tr>
<td>32.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_7_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>driver/dataToSend_7_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_7_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>driver/dataToSend_7_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.316, 55.605%; route: 13.367, 42.923%; tC2Q: 0.458, 1.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_4_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R16C18[2][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>2.753</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[3][A]</td>
<td>patternGen/score_thousands_3_s18/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_3_s18/F</td>
</tr>
<tr>
<td>5.569</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>patternGen/score_thousands_1_s21/I2</td>
</tr>
<tr>
<td>6.601</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s21/F</td>
</tr>
<tr>
<td>8.394</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][B]</td>
<td>patternGen/score_thousands_0_s34/I1</td>
</tr>
<tr>
<td>9.216</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[3][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_0_s34/F</td>
</tr>
<tr>
<td>9.558</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][A]</td>
<td>patternGen/score_thousands_0_s33/I3</td>
</tr>
<tr>
<td>10.657</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C13[3][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_0_s33/F</td>
</tr>
<tr>
<td>11.956</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>patternGen/score_thousands_0_s28/I0</td>
</tr>
<tr>
<td>13.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_0_s28/F</td>
</tr>
<tr>
<td>14.840</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>patternGen/score_thousands_0_s25/I3</td>
</tr>
<tr>
<td>15.872</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C14[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_0_s25/F</td>
</tr>
<tr>
<td>17.661</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][B]</td>
<td>driver/n962_s62/I0</td>
</tr>
<tr>
<td>18.286</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C19[2][B]</td>
<td style=" background: #97FFFF;">driver/n962_s62/F</td>
</tr>
<tr>
<td>18.709</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>driver/n962_s64/I1</td>
</tr>
<tr>
<td>19.808</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">driver/n962_s64/F</td>
</tr>
<tr>
<td>19.813</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>driver/n962_s50/I1</td>
</tr>
<tr>
<td>20.439</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">driver/n962_s50/F</td>
</tr>
<tr>
<td>21.919</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][B]</td>
<td>driver/n962_s48/I1</td>
</tr>
<tr>
<td>23.018</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C27[3][B]</td>
<td style=" background: #97FFFF;">driver/n962_s48/F</td>
</tr>
<tr>
<td>23.029</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>driver/n962_s32/I3</td>
</tr>
<tr>
<td>24.055</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">driver/n962_s32/F</td>
</tr>
<tr>
<td>24.486</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>driver/n956_s56/I1</td>
</tr>
<tr>
<td>25.518</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">driver/n956_s56/F</td>
</tr>
<tr>
<td>25.534</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>driver/n957_s33/I2</td>
</tr>
<tr>
<td>26.336</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">driver/n957_s33/F</td>
</tr>
<tr>
<td>26.757</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>driver/n958_s39/I0</td>
</tr>
<tr>
<td>27.579</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">driver/n958_s39/F</td>
</tr>
<tr>
<td>28.718</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>driver/n958_s22/I0</td>
</tr>
<tr>
<td>29.779</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td style=" background: #97FFFF;">driver/n958_s22/F</td>
</tr>
<tr>
<td>30.198</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>driver/n958_s13/I0</td>
</tr>
<tr>
<td>31.020</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">driver/n958_s13/F</td>
</tr>
<tr>
<td>31.026</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>driver/n958_s9/I3</td>
</tr>
<tr>
<td>32.125</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">driver/n958_s9/F</td>
</tr>
<tr>
<td>32.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" font-weight:bold;">driver/dataToSend_4_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>driver/dataToSend_4_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_4_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>driver/dataToSend_4_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.229, 52.898%; route: 13.992, 45.608%; tC2Q: 0.458, 1.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_6_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>patternGen/score_9_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R18C19[0][B]</td>
<td style=" font-weight:bold;">patternGen/score_9_s3/Q</td>
</tr>
<tr>
<td>3.877</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>patternGen/n320_s13/I1</td>
</tr>
<tr>
<td>4.909</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n320_s13/F</td>
</tr>
<tr>
<td>5.421</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>patternGen/n322_s22/I1</td>
</tr>
<tr>
<td>6.520</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n322_s22/F</td>
</tr>
<tr>
<td>7.366</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>patternGen/n324_s24/I2</td>
</tr>
<tr>
<td>8.188</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n324_s24/F</td>
</tr>
<tr>
<td>8.194</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][A]</td>
<td>patternGen/n324_s19/I1</td>
</tr>
<tr>
<td>9.226</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n324_s19/F</td>
</tr>
<tr>
<td>9.567</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>patternGen/n324_s14/I2</td>
</tr>
<tr>
<td>10.666</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n324_s14/F</td>
</tr>
<tr>
<td>11.476</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td>patternGen/n325_s21/I1</td>
</tr>
<tr>
<td>12.508</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C15[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s21/F</td>
</tr>
<tr>
<td>12.864</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td>patternGen/n326_s18/I3</td>
</tr>
<tr>
<td>13.896</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n326_s18/F</td>
</tr>
<tr>
<td>14.717</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][B]</td>
<td>patternGen/n326_s13/I0</td>
</tr>
<tr>
<td>15.749</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C15[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n326_s13/F</td>
</tr>
<tr>
<td>15.760</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>patternGen/n327_s36/I2</td>
</tr>
<tr>
<td>16.792</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s36/F</td>
</tr>
<tr>
<td>17.596</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>patternGen/n327_s25/I2</td>
</tr>
<tr>
<td>18.418</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C16[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s25/F</td>
</tr>
<tr>
<td>19.250</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>driver/n956_s44/I0</td>
</tr>
<tr>
<td>20.282</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">driver/n956_s44/F</td>
</tr>
<tr>
<td>23.210</td>
<td>2.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>driver/n959_s24/I0</td>
</tr>
<tr>
<td>24.309</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">driver/n959_s24/F</td>
</tr>
<tr>
<td>24.326</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][B]</td>
<td>driver/n959_s43/I3</td>
</tr>
<tr>
<td>25.425</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C21[3][B]</td>
<td style=" background: #97FFFF;">driver/n959_s43/F</td>
</tr>
<tr>
<td>26.910</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>driver/n956_s72/I0</td>
</tr>
<tr>
<td>28.009</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">driver/n956_s72/F</td>
</tr>
<tr>
<td>28.015</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>driver/n956_s14/I2</td>
</tr>
<tr>
<td>29.047</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">driver/n956_s14/F</td>
</tr>
<tr>
<td>29.052</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>driver/n956_s10/I0</td>
</tr>
<tr>
<td>30.078</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">driver/n956_s10/F</td>
</tr>
<tr>
<td>30.497</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td>driver/n956_s9/I0</td>
</tr>
<tr>
<td>31.596</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">driver/n956_s9/F</td>
</tr>
<tr>
<td>31.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" font-weight:bold;">driver/dataToSend_6_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td>driver/dataToSend_6_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_6_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[2][B]</td>
<td>driver/dataToSend_6_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.520, 58.107%; route: 12.173, 40.372%; tC2Q: 0.458, 1.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_3_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R16C18[2][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>2.753</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[3][A]</td>
<td>patternGen/score_thousands_3_s18/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_3_s18/F</td>
</tr>
<tr>
<td>5.569</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>patternGen/score_thousands_1_s21/I2</td>
</tr>
<tr>
<td>6.601</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s21/F</td>
</tr>
<tr>
<td>8.394</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][B]</td>
<td>patternGen/score_thousands_0_s34/I1</td>
</tr>
<tr>
<td>9.216</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[3][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_0_s34/F</td>
</tr>
<tr>
<td>9.558</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][A]</td>
<td>patternGen/score_thousands_0_s33/I3</td>
</tr>
<tr>
<td>10.657</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C13[3][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_0_s33/F</td>
</tr>
<tr>
<td>11.956</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>patternGen/score_thousands_0_s28/I0</td>
</tr>
<tr>
<td>13.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_0_s28/F</td>
</tr>
<tr>
<td>14.840</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>patternGen/score_thousands_0_s25/I3</td>
</tr>
<tr>
<td>15.872</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C14[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_0_s25/F</td>
</tr>
<tr>
<td>17.661</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][B]</td>
<td>driver/n962_s62/I0</td>
</tr>
<tr>
<td>18.286</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C19[2][B]</td>
<td style=" background: #97FFFF;">driver/n962_s62/F</td>
</tr>
<tr>
<td>18.709</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>driver/n962_s64/I1</td>
</tr>
<tr>
<td>19.808</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">driver/n962_s64/F</td>
</tr>
<tr>
<td>19.813</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>driver/n962_s50/I1</td>
</tr>
<tr>
<td>20.439</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">driver/n962_s50/F</td>
</tr>
<tr>
<td>21.919</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][B]</td>
<td>driver/n962_s48/I1</td>
</tr>
<tr>
<td>23.018</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C27[3][B]</td>
<td style=" background: #97FFFF;">driver/n962_s48/F</td>
</tr>
<tr>
<td>23.029</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>driver/n962_s32/I3</td>
</tr>
<tr>
<td>24.061</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">driver/n962_s32/F</td>
</tr>
<tr>
<td>24.910</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>driver/n958_s59/I2</td>
</tr>
<tr>
<td>25.732</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">driver/n958_s59/F</td>
</tr>
<tr>
<td>26.542</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>driver/n959_s30/I0</td>
</tr>
<tr>
<td>27.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">driver/n959_s30/F</td>
</tr>
<tr>
<td>28.653</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>driver/n959_s18/I1</td>
</tr>
<tr>
<td>29.475</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">driver/n959_s18/F</td>
</tr>
<tr>
<td>29.480</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][A]</td>
<td>driver/n959_s11/I1</td>
</tr>
<tr>
<td>30.302</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][A]</td>
<td style=" background: #97FFFF;">driver/n959_s11/F</td>
</tr>
<tr>
<td>30.308</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>driver/n959_s9/I1</td>
</tr>
<tr>
<td>31.130</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">driver/n959_s9/F</td>
</tr>
<tr>
<td>31.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td style=" font-weight:bold;">driver/dataToSend_3_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>driver/dataToSend_3_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_3_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>driver/dataToSend_3_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.707, 49.544%; route: 14.519, 48.912%; tC2Q: 0.458, 1.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>patternGen/score_9_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R18C19[0][B]</td>
<td style=" font-weight:bold;">patternGen/score_9_s3/Q</td>
</tr>
<tr>
<td>3.877</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>patternGen/n320_s13/I1</td>
</tr>
<tr>
<td>4.909</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n320_s13/F</td>
</tr>
<tr>
<td>5.421</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>patternGen/n322_s22/I1</td>
</tr>
<tr>
<td>6.520</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n322_s22/F</td>
</tr>
<tr>
<td>7.366</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>patternGen/n324_s24/I2</td>
</tr>
<tr>
<td>8.188</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n324_s24/F</td>
</tr>
<tr>
<td>8.194</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][A]</td>
<td>patternGen/n324_s19/I1</td>
</tr>
<tr>
<td>9.226</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n324_s19/F</td>
</tr>
<tr>
<td>9.567</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>patternGen/n324_s14/I2</td>
</tr>
<tr>
<td>10.666</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n324_s14/F</td>
</tr>
<tr>
<td>11.476</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td>patternGen/n325_s21/I1</td>
</tr>
<tr>
<td>12.508</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C15[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s21/F</td>
</tr>
<tr>
<td>12.864</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td>patternGen/n326_s18/I3</td>
</tr>
<tr>
<td>13.896</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n326_s18/F</td>
</tr>
<tr>
<td>14.717</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][B]</td>
<td>patternGen/n326_s13/I0</td>
</tr>
<tr>
<td>15.749</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C15[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n326_s13/F</td>
</tr>
<tr>
<td>15.760</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>patternGen/n327_s36/I2</td>
</tr>
<tr>
<td>16.792</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s36/F</td>
</tr>
<tr>
<td>18.570</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>driver/n956_s61/I3</td>
</tr>
<tr>
<td>19.669</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">driver/n956_s61/F</td>
</tr>
<tr>
<td>20.159</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>driver/n956_s42/I3</td>
</tr>
<tr>
<td>21.191</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C17[0][B]</td>
<td style=" background: #97FFFF;">driver/n956_s42/F</td>
</tr>
<tr>
<td>22.820</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>driver/n956_s71/I0</td>
</tr>
<tr>
<td>23.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">driver/n956_s71/F</td>
</tr>
<tr>
<td>24.255</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][A]</td>
<td>driver/n956_s47/I0</td>
</tr>
<tr>
<td>25.354</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C21[2][A]</td>
<td style=" background: #97FFFF;">driver/n956_s47/F</td>
</tr>
<tr>
<td>26.169</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>driver/n962_s27/I0</td>
</tr>
<tr>
<td>26.991</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">driver/n962_s27/F</td>
</tr>
<tr>
<td>26.997</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>driver/n962_s15/I1</td>
</tr>
<tr>
<td>27.819</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">driver/n962_s15/F</td>
</tr>
<tr>
<td>27.824</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>driver/n962_s10/I1</td>
</tr>
<tr>
<td>28.856</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">driver/n962_s10/F</td>
</tr>
<tr>
<td>28.862</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>driver/n962_s9/I0</td>
</tr>
<tr>
<td>29.961</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">driver/n962_s9/F</td>
</tr>
<tr>
<td>29.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_0_s8/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>driver/dataToSend_0_s8/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_0_s8</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>driver/dataToSend_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.316, 60.724%; route: 10.742, 37.669%; tC2Q: 0.458, 1.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>patternGen/score_9_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R18C19[0][B]</td>
<td style=" font-weight:bold;">patternGen/score_9_s3/Q</td>
</tr>
<tr>
<td>3.861</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td>patternGen/n321_s14/I2</td>
</tr>
<tr>
<td>4.893</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n321_s14/F</td>
</tr>
<tr>
<td>4.898</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>patternGen/n321_s13/I0</td>
</tr>
<tr>
<td>5.930</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n321_s13/F</td>
</tr>
<tr>
<td>7.235</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>patternGen/n323_s21/I2</td>
</tr>
<tr>
<td>8.037</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n323_s21/F</td>
</tr>
<tr>
<td>8.456</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td>patternGen/n323_s17/I2</td>
</tr>
<tr>
<td>9.082</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n323_s17/F</td>
</tr>
<tr>
<td>10.061</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>patternGen/n324_s15/I2</td>
</tr>
<tr>
<td>11.122</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n324_s15/F</td>
</tr>
<tr>
<td>11.553</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>patternGen/n325_s19/I2</td>
</tr>
<tr>
<td>12.585</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s19/F</td>
</tr>
<tr>
<td>13.405</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/n325_s13/I3</td>
</tr>
<tr>
<td>14.504</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s13/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>patternGen/n327_s33/I0</td>
</tr>
<tr>
<td>16.153</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s33/F</td>
</tr>
<tr>
<td>16.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>patternGen/n327_s27/I3</td>
</tr>
<tr>
<td>17.185</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s27/F</td>
</tr>
<tr>
<td>17.610</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>patternGen/n327_s23/I1</td>
</tr>
<tr>
<td>18.412</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s23/F</td>
</tr>
<tr>
<td>18.834</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>patternGen/n327_s22/I0</td>
</tr>
<tr>
<td>19.866</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>25</td>
<td>R12C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s22/F</td>
</tr>
<tr>
<td>21.011</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[0][A]</td>
<td>patternGen/n343_s1/I1</td>
</tr>
<tr>
<td>21.561</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n343_s1/COUT</td>
</tr>
<tr>
<td>21.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[0][B]</td>
<td>patternGen/n342_s1/CIN</td>
</tr>
<tr>
<td>21.618</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n342_s1/COUT</td>
</tr>
<tr>
<td>21.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td>patternGen/n341_s1/CIN</td>
</tr>
<tr>
<td>21.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n341_s1/COUT</td>
</tr>
<tr>
<td>21.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>patternGen/n340_s1/CIN</td>
</tr>
<tr>
<td>21.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n340_s1/COUT</td>
</tr>
<tr>
<td>21.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>patternGen/n339_s1/CIN</td>
</tr>
<tr>
<td>21.789</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n339_s1/COUT</td>
</tr>
<tr>
<td>21.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][B]</td>
<td>patternGen/n338_s1/CIN</td>
</tr>
<tr>
<td>21.846</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n338_s1/COUT</td>
</tr>
<tr>
<td>21.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>patternGen/n337_s1/CIN</td>
</tr>
<tr>
<td>21.903</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n337_s1/COUT</td>
</tr>
<tr>
<td>21.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][B]</td>
<td>patternGen/n336_s/CIN</td>
</tr>
<tr>
<td>21.960</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n336_s/COUT</td>
</tr>
<tr>
<td>21.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[1][A]</td>
<td>patternGen/n335_s/CIN</td>
</tr>
<tr>
<td>22.523</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n335_s/SUM</td>
</tr>
<tr>
<td>23.812</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>patternGen/n350_s5/I1</td>
</tr>
<tr>
<td>24.634</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n350_s5/F</td>
</tr>
<tr>
<td>24.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>patternGen/score_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.700, 54.768%; route: 10.031, 43.256%; tC2Q: 0.458, 1.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>patternGen/score_9_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R18C19[0][B]</td>
<td style=" font-weight:bold;">patternGen/score_9_s3/Q</td>
</tr>
<tr>
<td>3.861</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td>patternGen/n321_s14/I2</td>
</tr>
<tr>
<td>4.893</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n321_s14/F</td>
</tr>
<tr>
<td>4.898</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>patternGen/n321_s13/I0</td>
</tr>
<tr>
<td>5.930</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n321_s13/F</td>
</tr>
<tr>
<td>7.235</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>patternGen/n323_s21/I2</td>
</tr>
<tr>
<td>8.037</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n323_s21/F</td>
</tr>
<tr>
<td>8.456</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td>patternGen/n323_s17/I2</td>
</tr>
<tr>
<td>9.082</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n323_s17/F</td>
</tr>
<tr>
<td>10.061</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>patternGen/n324_s15/I2</td>
</tr>
<tr>
<td>11.122</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n324_s15/F</td>
</tr>
<tr>
<td>11.553</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>patternGen/n325_s19/I2</td>
</tr>
<tr>
<td>12.585</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s19/F</td>
</tr>
<tr>
<td>13.405</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/n325_s13/I3</td>
</tr>
<tr>
<td>14.504</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s13/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>patternGen/n327_s33/I0</td>
</tr>
<tr>
<td>16.153</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s33/F</td>
</tr>
<tr>
<td>16.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>patternGen/n327_s27/I3</td>
</tr>
<tr>
<td>17.185</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s27/F</td>
</tr>
<tr>
<td>17.610</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>patternGen/n327_s23/I1</td>
</tr>
<tr>
<td>18.412</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s23/F</td>
</tr>
<tr>
<td>18.834</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>patternGen/n327_s22/I0</td>
</tr>
<tr>
<td>19.866</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>25</td>
<td>R12C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s22/F</td>
</tr>
<tr>
<td>21.011</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[0][A]</td>
<td>patternGen/n343_s1/I1</td>
</tr>
<tr>
<td>21.561</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n343_s1/COUT</td>
</tr>
<tr>
<td>21.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[0][B]</td>
<td>patternGen/n342_s1/CIN</td>
</tr>
<tr>
<td>21.618</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n342_s1/COUT</td>
</tr>
<tr>
<td>21.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td>patternGen/n341_s1/CIN</td>
</tr>
<tr>
<td>21.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n341_s1/COUT</td>
</tr>
<tr>
<td>21.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>patternGen/n340_s1/CIN</td>
</tr>
<tr>
<td>21.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n340_s1/COUT</td>
</tr>
<tr>
<td>21.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>patternGen/n339_s1/CIN</td>
</tr>
<tr>
<td>21.789</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n339_s1/COUT</td>
</tr>
<tr>
<td>21.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][B]</td>
<td>patternGen/n338_s1/CIN</td>
</tr>
<tr>
<td>21.846</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n338_s1/COUT</td>
</tr>
<tr>
<td>21.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>patternGen/n337_s1/CIN</td>
</tr>
<tr>
<td>21.903</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n337_s1/COUT</td>
</tr>
<tr>
<td>21.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][B]</td>
<td>patternGen/n336_s/CIN</td>
</tr>
<tr>
<td>21.960</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n336_s/COUT</td>
</tr>
<tr>
<td>21.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[1][A]</td>
<td>patternGen/n335_s/CIN</td>
</tr>
<tr>
<td>22.017</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n335_s/COUT</td>
</tr>
<tr>
<td>22.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[1][B]</td>
<td>patternGen/n334_s/CIN</td>
</tr>
<tr>
<td>22.580</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n334_s/SUM</td>
</tr>
<tr>
<td>23.886</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>patternGen/n349_s5/I1</td>
</tr>
<tr>
<td>24.512</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n349_s5/F</td>
</tr>
<tr>
<td>24.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td style=" font-weight:bold;">patternGen/score_9_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>patternGen/score_9_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>patternGen/score_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.561, 54.456%; route: 10.047, 43.557%; tC2Q: 0.458, 1.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>patternGen/score_9_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R18C19[0][B]</td>
<td style=" font-weight:bold;">patternGen/score_9_s3/Q</td>
</tr>
<tr>
<td>3.861</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td>patternGen/n321_s14/I2</td>
</tr>
<tr>
<td>4.893</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n321_s14/F</td>
</tr>
<tr>
<td>4.898</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>patternGen/n321_s13/I0</td>
</tr>
<tr>
<td>5.930</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n321_s13/F</td>
</tr>
<tr>
<td>7.235</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>patternGen/n323_s21/I2</td>
</tr>
<tr>
<td>8.037</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n323_s21/F</td>
</tr>
<tr>
<td>8.456</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td>patternGen/n323_s17/I2</td>
</tr>
<tr>
<td>9.082</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n323_s17/F</td>
</tr>
<tr>
<td>10.061</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>patternGen/n324_s15/I2</td>
</tr>
<tr>
<td>11.122</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n324_s15/F</td>
</tr>
<tr>
<td>11.553</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>patternGen/n325_s19/I2</td>
</tr>
<tr>
<td>12.585</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s19/F</td>
</tr>
<tr>
<td>13.405</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/n325_s13/I3</td>
</tr>
<tr>
<td>14.504</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s13/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>patternGen/n327_s33/I0</td>
</tr>
<tr>
<td>16.153</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s33/F</td>
</tr>
<tr>
<td>16.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>patternGen/n327_s27/I3</td>
</tr>
<tr>
<td>17.185</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s27/F</td>
</tr>
<tr>
<td>17.610</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>patternGen/n327_s23/I1</td>
</tr>
<tr>
<td>18.412</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s23/F</td>
</tr>
<tr>
<td>18.834</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>patternGen/n327_s22/I0</td>
</tr>
<tr>
<td>19.866</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>25</td>
<td>R12C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s22/F</td>
</tr>
<tr>
<td>21.011</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[0][A]</td>
<td>patternGen/n343_s1/I1</td>
</tr>
<tr>
<td>21.561</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n343_s1/COUT</td>
</tr>
<tr>
<td>21.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[0][B]</td>
<td>patternGen/n342_s1/CIN</td>
</tr>
<tr>
<td>21.618</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n342_s1/COUT</td>
</tr>
<tr>
<td>21.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td>patternGen/n341_s1/CIN</td>
</tr>
<tr>
<td>21.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n341_s1/COUT</td>
</tr>
<tr>
<td>21.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>patternGen/n340_s1/CIN</td>
</tr>
<tr>
<td>21.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n340_s1/COUT</td>
</tr>
<tr>
<td>21.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>patternGen/n339_s1/CIN</td>
</tr>
<tr>
<td>21.789</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n339_s1/COUT</td>
</tr>
<tr>
<td>21.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][B]</td>
<td>patternGen/n338_s1/CIN</td>
</tr>
<tr>
<td>22.352</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n338_s1/SUM</td>
</tr>
<tr>
<td>23.491</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td>patternGen/n353_s5/I1</td>
</tr>
<tr>
<td>24.313</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n353_s5/F</td>
</tr>
<tr>
<td>24.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_5_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td>patternGen/score_5_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C20[1][B]</td>
<td>patternGen/score_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.529, 54.788%; route: 9.881, 43.208%; tC2Q: 0.458, 2.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_11_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>patternGen/score_9_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R18C19[0][B]</td>
<td style=" font-weight:bold;">patternGen/score_9_s3/Q</td>
</tr>
<tr>
<td>3.861</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td>patternGen/n321_s14/I2</td>
</tr>
<tr>
<td>4.893</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n321_s14/F</td>
</tr>
<tr>
<td>4.898</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>patternGen/n321_s13/I0</td>
</tr>
<tr>
<td>5.930</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n321_s13/F</td>
</tr>
<tr>
<td>7.235</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>patternGen/n323_s21/I2</td>
</tr>
<tr>
<td>8.037</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n323_s21/F</td>
</tr>
<tr>
<td>8.456</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td>patternGen/n323_s17/I2</td>
</tr>
<tr>
<td>9.082</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n323_s17/F</td>
</tr>
<tr>
<td>10.061</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>patternGen/n324_s15/I2</td>
</tr>
<tr>
<td>11.122</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n324_s15/F</td>
</tr>
<tr>
<td>11.553</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>patternGen/n325_s19/I2</td>
</tr>
<tr>
<td>12.585</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s19/F</td>
</tr>
<tr>
<td>13.405</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/n325_s13/I3</td>
</tr>
<tr>
<td>14.504</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s13/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>patternGen/n327_s33/I0</td>
</tr>
<tr>
<td>16.153</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s33/F</td>
</tr>
<tr>
<td>16.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>patternGen/n327_s27/I3</td>
</tr>
<tr>
<td>17.185</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s27/F</td>
</tr>
<tr>
<td>17.610</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>patternGen/n327_s23/I1</td>
</tr>
<tr>
<td>18.412</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s23/F</td>
</tr>
<tr>
<td>18.834</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>patternGen/n327_s22/I0</td>
</tr>
<tr>
<td>19.866</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>25</td>
<td>R12C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s22/F</td>
</tr>
<tr>
<td>21.011</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[0][A]</td>
<td>patternGen/n343_s1/I1</td>
</tr>
<tr>
<td>21.561</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n343_s1/COUT</td>
</tr>
<tr>
<td>21.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[0][B]</td>
<td>patternGen/n342_s1/CIN</td>
</tr>
<tr>
<td>21.618</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n342_s1/COUT</td>
</tr>
<tr>
<td>21.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td>patternGen/n341_s1/CIN</td>
</tr>
<tr>
<td>21.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n341_s1/COUT</td>
</tr>
<tr>
<td>21.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>patternGen/n340_s1/CIN</td>
</tr>
<tr>
<td>21.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n340_s1/COUT</td>
</tr>
<tr>
<td>21.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>patternGen/n339_s1/CIN</td>
</tr>
<tr>
<td>21.789</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n339_s1/COUT</td>
</tr>
<tr>
<td>21.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][B]</td>
<td>patternGen/n338_s1/CIN</td>
</tr>
<tr>
<td>21.846</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n338_s1/COUT</td>
</tr>
<tr>
<td>21.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>patternGen/n337_s1/CIN</td>
</tr>
<tr>
<td>21.903</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n337_s1/COUT</td>
</tr>
<tr>
<td>21.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][B]</td>
<td>patternGen/n336_s/CIN</td>
</tr>
<tr>
<td>21.960</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n336_s/COUT</td>
</tr>
<tr>
<td>21.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[1][A]</td>
<td>patternGen/n335_s/CIN</td>
</tr>
<tr>
<td>22.017</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n335_s/COUT</td>
</tr>
<tr>
<td>22.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[1][B]</td>
<td>patternGen/n334_s/CIN</td>
</tr>
<tr>
<td>22.074</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n334_s/COUT</td>
</tr>
<tr>
<td>22.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[2][A]</td>
<td>patternGen/n333_s/CIN</td>
</tr>
<tr>
<td>22.131</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n333_s/COUT</td>
</tr>
<tr>
<td>22.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[2][B]</td>
<td>patternGen/n332_s/CIN</td>
</tr>
<tr>
<td>22.694</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n332_s/SUM</td>
</tr>
<tr>
<td>23.184</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][A]</td>
<td>patternGen/n347_s5/I1</td>
</tr>
<tr>
<td>24.283</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n347_s5/F</td>
</tr>
<tr>
<td>24.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_11_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[2][A]</td>
<td>patternGen/score_11_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C17[2][A]</td>
<td>patternGen/score_11_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.148, 57.571%; route: 9.232, 40.423%; tC2Q: 0.458, 2.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>patternGen/score_9_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R18C19[0][B]</td>
<td style=" font-weight:bold;">patternGen/score_9_s3/Q</td>
</tr>
<tr>
<td>3.861</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td>patternGen/n321_s14/I2</td>
</tr>
<tr>
<td>4.893</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n321_s14/F</td>
</tr>
<tr>
<td>4.898</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>patternGen/n321_s13/I0</td>
</tr>
<tr>
<td>5.930</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n321_s13/F</td>
</tr>
<tr>
<td>7.235</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>patternGen/n323_s21/I2</td>
</tr>
<tr>
<td>8.037</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n323_s21/F</td>
</tr>
<tr>
<td>8.456</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td>patternGen/n323_s17/I2</td>
</tr>
<tr>
<td>9.082</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n323_s17/F</td>
</tr>
<tr>
<td>10.061</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>patternGen/n324_s15/I2</td>
</tr>
<tr>
<td>11.122</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n324_s15/F</td>
</tr>
<tr>
<td>11.553</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>patternGen/n325_s19/I2</td>
</tr>
<tr>
<td>12.585</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s19/F</td>
</tr>
<tr>
<td>13.405</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/n325_s13/I3</td>
</tr>
<tr>
<td>14.504</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s13/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>patternGen/n327_s33/I0</td>
</tr>
<tr>
<td>16.153</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s33/F</td>
</tr>
<tr>
<td>16.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>patternGen/n327_s27/I3</td>
</tr>
<tr>
<td>17.185</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s27/F</td>
</tr>
<tr>
<td>17.610</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>patternGen/n327_s23/I1</td>
</tr>
<tr>
<td>18.412</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s23/F</td>
</tr>
<tr>
<td>18.834</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>patternGen/n327_s22/I0</td>
</tr>
<tr>
<td>19.866</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>25</td>
<td>R12C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s22/F</td>
</tr>
<tr>
<td>21.011</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[0][A]</td>
<td>patternGen/n343_s1/I1</td>
</tr>
<tr>
<td>21.561</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n343_s1/COUT</td>
</tr>
<tr>
<td>21.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[0][B]</td>
<td>patternGen/n342_s1/CIN</td>
</tr>
<tr>
<td>21.618</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n342_s1/COUT</td>
</tr>
<tr>
<td>21.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td>patternGen/n341_s1/CIN</td>
</tr>
<tr>
<td>21.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n341_s1/COUT</td>
</tr>
<tr>
<td>21.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>patternGen/n340_s1/CIN</td>
</tr>
<tr>
<td>21.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n340_s1/COUT</td>
</tr>
<tr>
<td>21.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>patternGen/n339_s1/CIN</td>
</tr>
<tr>
<td>21.789</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n339_s1/COUT</td>
</tr>
<tr>
<td>21.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][B]</td>
<td>patternGen/n338_s1/CIN</td>
</tr>
<tr>
<td>21.846</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n338_s1/COUT</td>
</tr>
<tr>
<td>21.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>patternGen/n337_s1/CIN</td>
</tr>
<tr>
<td>21.903</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n337_s1/COUT</td>
</tr>
<tr>
<td>21.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][B]</td>
<td>patternGen/n336_s/CIN</td>
</tr>
<tr>
<td>21.960</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n336_s/COUT</td>
</tr>
<tr>
<td>21.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[1][A]</td>
<td>patternGen/n335_s/CIN</td>
</tr>
<tr>
<td>22.017</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n335_s/COUT</td>
</tr>
<tr>
<td>22.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[1][B]</td>
<td>patternGen/n334_s/CIN</td>
</tr>
<tr>
<td>22.074</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n334_s/COUT</td>
</tr>
<tr>
<td>22.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[2][A]</td>
<td>patternGen/n333_s/CIN</td>
</tr>
<tr>
<td>22.637</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n333_s/SUM</td>
</tr>
<tr>
<td>23.441</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>patternGen/n348_s5/I1</td>
</tr>
<tr>
<td>24.263</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n348_s5/F</td>
</tr>
<tr>
<td>24.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>patternGen/score_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.814, 56.157%; route: 9.546, 41.835%; tC2Q: 0.458, 2.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_13_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>patternGen/score_9_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R18C19[0][B]</td>
<td style=" font-weight:bold;">patternGen/score_9_s3/Q</td>
</tr>
<tr>
<td>3.861</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td>patternGen/n321_s14/I2</td>
</tr>
<tr>
<td>4.893</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n321_s14/F</td>
</tr>
<tr>
<td>4.898</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>patternGen/n321_s13/I0</td>
</tr>
<tr>
<td>5.930</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n321_s13/F</td>
</tr>
<tr>
<td>7.235</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>patternGen/n323_s21/I2</td>
</tr>
<tr>
<td>8.037</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n323_s21/F</td>
</tr>
<tr>
<td>8.456</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td>patternGen/n323_s17/I2</td>
</tr>
<tr>
<td>9.082</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n323_s17/F</td>
</tr>
<tr>
<td>10.061</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>patternGen/n324_s15/I2</td>
</tr>
<tr>
<td>11.122</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n324_s15/F</td>
</tr>
<tr>
<td>11.553</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>patternGen/n325_s19/I2</td>
</tr>
<tr>
<td>12.585</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s19/F</td>
</tr>
<tr>
<td>13.405</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/n325_s13/I3</td>
</tr>
<tr>
<td>14.504</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s13/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>patternGen/n327_s33/I0</td>
</tr>
<tr>
<td>16.153</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s33/F</td>
</tr>
<tr>
<td>16.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>patternGen/n327_s27/I3</td>
</tr>
<tr>
<td>17.185</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s27/F</td>
</tr>
<tr>
<td>17.610</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>patternGen/n327_s23/I1</td>
</tr>
<tr>
<td>18.412</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s23/F</td>
</tr>
<tr>
<td>18.834</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>patternGen/n327_s22/I0</td>
</tr>
<tr>
<td>19.866</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>25</td>
<td>R12C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s22/F</td>
</tr>
<tr>
<td>21.011</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[0][A]</td>
<td>patternGen/n343_s1/I1</td>
</tr>
<tr>
<td>21.561</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n343_s1/COUT</td>
</tr>
<tr>
<td>21.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[0][B]</td>
<td>patternGen/n342_s1/CIN</td>
</tr>
<tr>
<td>21.618</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n342_s1/COUT</td>
</tr>
<tr>
<td>21.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td>patternGen/n341_s1/CIN</td>
</tr>
<tr>
<td>21.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n341_s1/COUT</td>
</tr>
<tr>
<td>21.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>patternGen/n340_s1/CIN</td>
</tr>
<tr>
<td>21.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n340_s1/COUT</td>
</tr>
<tr>
<td>21.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>patternGen/n339_s1/CIN</td>
</tr>
<tr>
<td>21.789</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n339_s1/COUT</td>
</tr>
<tr>
<td>21.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][B]</td>
<td>patternGen/n338_s1/CIN</td>
</tr>
<tr>
<td>21.846</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n338_s1/COUT</td>
</tr>
<tr>
<td>21.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>patternGen/n337_s1/CIN</td>
</tr>
<tr>
<td>21.903</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n337_s1/COUT</td>
</tr>
<tr>
<td>21.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][B]</td>
<td>patternGen/n336_s/CIN</td>
</tr>
<tr>
<td>21.960</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n336_s/COUT</td>
</tr>
<tr>
<td>21.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[1][A]</td>
<td>patternGen/n335_s/CIN</td>
</tr>
<tr>
<td>22.017</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n335_s/COUT</td>
</tr>
<tr>
<td>22.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[1][B]</td>
<td>patternGen/n334_s/CIN</td>
</tr>
<tr>
<td>22.074</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n334_s/COUT</td>
</tr>
<tr>
<td>22.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[2][A]</td>
<td>patternGen/n333_s/CIN</td>
</tr>
<tr>
<td>22.131</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n333_s/COUT</td>
</tr>
<tr>
<td>22.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[2][B]</td>
<td>patternGen/n332_s/CIN</td>
</tr>
<tr>
<td>22.188</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n332_s/COUT</td>
</tr>
<tr>
<td>22.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][A]</td>
<td>patternGen/n331_s/CIN</td>
</tr>
<tr>
<td>22.245</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n331_s/COUT</td>
</tr>
<tr>
<td>22.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td>patternGen/n330_s/CIN</td>
</tr>
<tr>
<td>22.808</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n330_s/SUM</td>
</tr>
<tr>
<td>23.612</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][B]</td>
<td>patternGen/n345_s5/I1</td>
</tr>
<tr>
<td>24.238</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n345_s5/F</td>
</tr>
<tr>
<td>24.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][B]</td>
<td style=" font-weight:bold;">patternGen/score_13_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[2][B]</td>
<td>patternGen/score_13_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C17[2][B]</td>
<td>patternGen/score_13_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.789, 56.108%; route: 9.546, 41.881%; tC2Q: 0.458, 2.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>patternGen/score_9_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R18C19[0][B]</td>
<td style=" font-weight:bold;">patternGen/score_9_s3/Q</td>
</tr>
<tr>
<td>3.861</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td>patternGen/n321_s14/I2</td>
</tr>
<tr>
<td>4.893</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n321_s14/F</td>
</tr>
<tr>
<td>4.898</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>patternGen/n321_s13/I0</td>
</tr>
<tr>
<td>5.930</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n321_s13/F</td>
</tr>
<tr>
<td>7.235</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>patternGen/n323_s21/I2</td>
</tr>
<tr>
<td>8.037</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n323_s21/F</td>
</tr>
<tr>
<td>8.456</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td>patternGen/n323_s17/I2</td>
</tr>
<tr>
<td>9.082</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n323_s17/F</td>
</tr>
<tr>
<td>10.061</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>patternGen/n324_s15/I2</td>
</tr>
<tr>
<td>11.122</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n324_s15/F</td>
</tr>
<tr>
<td>11.553</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>patternGen/n325_s19/I2</td>
</tr>
<tr>
<td>12.585</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s19/F</td>
</tr>
<tr>
<td>13.405</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/n325_s13/I3</td>
</tr>
<tr>
<td>14.504</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s13/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>patternGen/n327_s33/I0</td>
</tr>
<tr>
<td>16.153</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s33/F</td>
</tr>
<tr>
<td>16.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>patternGen/n327_s27/I3</td>
</tr>
<tr>
<td>17.185</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s27/F</td>
</tr>
<tr>
<td>17.610</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>patternGen/n327_s23/I1</td>
</tr>
<tr>
<td>18.412</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s23/F</td>
</tr>
<tr>
<td>18.834</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>patternGen/n327_s22/I0</td>
</tr>
<tr>
<td>19.866</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>25</td>
<td>R12C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s22/F</td>
</tr>
<tr>
<td>21.011</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[0][A]</td>
<td>patternGen/n343_s1/I1</td>
</tr>
<tr>
<td>21.561</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n343_s1/COUT</td>
</tr>
<tr>
<td>21.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[0][B]</td>
<td>patternGen/n342_s1/CIN</td>
</tr>
<tr>
<td>21.618</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n342_s1/COUT</td>
</tr>
<tr>
<td>21.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td>patternGen/n341_s1/CIN</td>
</tr>
<tr>
<td>21.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n341_s1/COUT</td>
</tr>
<tr>
<td>21.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>patternGen/n340_s1/CIN</td>
</tr>
<tr>
<td>21.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n340_s1/COUT</td>
</tr>
<tr>
<td>21.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>patternGen/n339_s1/CIN</td>
</tr>
<tr>
<td>22.295</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n339_s1/SUM</td>
</tr>
<tr>
<td>23.099</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>patternGen/n354_s5/I1</td>
</tr>
<tr>
<td>24.198</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n354_s5/F</td>
</tr>
<tr>
<td>24.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>patternGen/score_4_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>patternGen/score_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.749, 56.031%; route: 9.546, 41.954%; tC2Q: 0.458, 2.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>patternGen/score_9_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R18C19[0][B]</td>
<td style=" font-weight:bold;">patternGen/score_9_s3/Q</td>
</tr>
<tr>
<td>3.861</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td>patternGen/n321_s14/I2</td>
</tr>
<tr>
<td>4.893</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n321_s14/F</td>
</tr>
<tr>
<td>4.898</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>patternGen/n321_s13/I0</td>
</tr>
<tr>
<td>5.930</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n321_s13/F</td>
</tr>
<tr>
<td>7.235</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>patternGen/n323_s21/I2</td>
</tr>
<tr>
<td>8.037</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n323_s21/F</td>
</tr>
<tr>
<td>8.456</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td>patternGen/n323_s17/I2</td>
</tr>
<tr>
<td>9.082</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n323_s17/F</td>
</tr>
<tr>
<td>10.061</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>patternGen/n324_s15/I2</td>
</tr>
<tr>
<td>11.122</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n324_s15/F</td>
</tr>
<tr>
<td>11.553</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>patternGen/n325_s19/I2</td>
</tr>
<tr>
<td>12.585</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s19/F</td>
</tr>
<tr>
<td>13.405</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/n325_s13/I3</td>
</tr>
<tr>
<td>14.504</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s13/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>patternGen/n327_s33/I0</td>
</tr>
<tr>
<td>16.153</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s33/F</td>
</tr>
<tr>
<td>16.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>patternGen/n327_s27/I3</td>
</tr>
<tr>
<td>17.185</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s27/F</td>
</tr>
<tr>
<td>17.610</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>patternGen/n327_s23/I1</td>
</tr>
<tr>
<td>18.412</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s23/F</td>
</tr>
<tr>
<td>18.834</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>patternGen/n327_s22/I0</td>
</tr>
<tr>
<td>19.866</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>25</td>
<td>R12C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s22/F</td>
</tr>
<tr>
<td>21.011</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[0][A]</td>
<td>patternGen/n343_s1/I1</td>
</tr>
<tr>
<td>21.561</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n343_s1/COUT</td>
</tr>
<tr>
<td>21.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[0][B]</td>
<td>patternGen/n342_s1/CIN</td>
</tr>
<tr>
<td>21.618</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n342_s1/COUT</td>
</tr>
<tr>
<td>21.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td>patternGen/n341_s1/CIN</td>
</tr>
<tr>
<td>21.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n341_s1/COUT</td>
</tr>
<tr>
<td>21.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>patternGen/n340_s1/CIN</td>
</tr>
<tr>
<td>21.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n340_s1/COUT</td>
</tr>
<tr>
<td>21.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>patternGen/n339_s1/CIN</td>
</tr>
<tr>
<td>21.789</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n339_s1/COUT</td>
</tr>
<tr>
<td>21.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][B]</td>
<td>patternGen/n338_s1/CIN</td>
</tr>
<tr>
<td>21.846</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n338_s1/COUT</td>
</tr>
<tr>
<td>21.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>patternGen/n337_s1/CIN</td>
</tr>
<tr>
<td>21.903</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n337_s1/COUT</td>
</tr>
<tr>
<td>21.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][B]</td>
<td>patternGen/n336_s/CIN</td>
</tr>
<tr>
<td>22.431</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n336_s/SUM</td>
</tr>
<tr>
<td>22.850</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>patternGen/n351_s5/I1</td>
</tr>
<tr>
<td>23.672</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n351_s5/F</td>
</tr>
<tr>
<td>23.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">patternGen/score_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>patternGen/score_7_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>patternGen/score_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.608, 56.724%; route: 9.161, 41.214%; tC2Q: 0.458, 2.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>patternGen/score_9_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R18C19[0][B]</td>
<td style=" font-weight:bold;">patternGen/score_9_s3/Q</td>
</tr>
<tr>
<td>3.861</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td>patternGen/n321_s14/I2</td>
</tr>
<tr>
<td>4.893</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n321_s14/F</td>
</tr>
<tr>
<td>4.898</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>patternGen/n321_s13/I0</td>
</tr>
<tr>
<td>5.930</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n321_s13/F</td>
</tr>
<tr>
<td>7.235</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>patternGen/n323_s21/I2</td>
</tr>
<tr>
<td>8.037</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n323_s21/F</td>
</tr>
<tr>
<td>8.456</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td>patternGen/n323_s17/I2</td>
</tr>
<tr>
<td>9.082</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n323_s17/F</td>
</tr>
<tr>
<td>10.061</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>patternGen/n324_s15/I2</td>
</tr>
<tr>
<td>11.122</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n324_s15/F</td>
</tr>
<tr>
<td>11.553</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>patternGen/n325_s19/I2</td>
</tr>
<tr>
<td>12.585</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s19/F</td>
</tr>
<tr>
<td>13.405</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/n325_s13/I3</td>
</tr>
<tr>
<td>14.504</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s13/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>patternGen/n327_s33/I0</td>
</tr>
<tr>
<td>16.153</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s33/F</td>
</tr>
<tr>
<td>16.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>patternGen/n327_s27/I3</td>
</tr>
<tr>
<td>17.185</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s27/F</td>
</tr>
<tr>
<td>17.610</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>patternGen/n327_s23/I1</td>
</tr>
<tr>
<td>18.412</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s23/F</td>
</tr>
<tr>
<td>18.834</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>patternGen/n327_s22/I0</td>
</tr>
<tr>
<td>19.866</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>25</td>
<td>R12C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s22/F</td>
</tr>
<tr>
<td>21.011</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[0][A]</td>
<td>patternGen/n343_s1/I1</td>
</tr>
<tr>
<td>21.561</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n343_s1/COUT</td>
</tr>
<tr>
<td>21.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[0][B]</td>
<td>patternGen/n342_s1/CIN</td>
</tr>
<tr>
<td>21.618</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n342_s1/COUT</td>
</tr>
<tr>
<td>21.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td>patternGen/n341_s1/CIN</td>
</tr>
<tr>
<td>21.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n341_s1/COUT</td>
</tr>
<tr>
<td>21.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>patternGen/n340_s1/CIN</td>
</tr>
<tr>
<td>22.203</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n340_s1/SUM</td>
</tr>
<tr>
<td>22.622</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td>patternGen/n355_s5/I1</td>
</tr>
<tr>
<td>23.654</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n355_s5/F</td>
</tr>
<tr>
<td>23.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td>patternGen/score_3_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C16[1][B]</td>
<td>patternGen/score_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.590, 56.689%; route: 9.161, 41.247%; tC2Q: 0.458, 2.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>patternGen/score_9_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R18C19[0][B]</td>
<td style=" font-weight:bold;">patternGen/score_9_s3/Q</td>
</tr>
<tr>
<td>3.861</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td>patternGen/n321_s14/I2</td>
</tr>
<tr>
<td>4.893</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n321_s14/F</td>
</tr>
<tr>
<td>4.898</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>patternGen/n321_s13/I0</td>
</tr>
<tr>
<td>5.930</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n321_s13/F</td>
</tr>
<tr>
<td>7.235</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>patternGen/n323_s21/I2</td>
</tr>
<tr>
<td>8.037</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n323_s21/F</td>
</tr>
<tr>
<td>8.456</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td>patternGen/n323_s17/I2</td>
</tr>
<tr>
<td>9.082</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n323_s17/F</td>
</tr>
<tr>
<td>10.061</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>patternGen/n324_s15/I2</td>
</tr>
<tr>
<td>11.122</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n324_s15/F</td>
</tr>
<tr>
<td>11.553</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>patternGen/n325_s19/I2</td>
</tr>
<tr>
<td>12.585</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s19/F</td>
</tr>
<tr>
<td>13.405</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/n325_s13/I3</td>
</tr>
<tr>
<td>14.504</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s13/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>patternGen/n327_s33/I0</td>
</tr>
<tr>
<td>16.153</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s33/F</td>
</tr>
<tr>
<td>16.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>patternGen/n327_s27/I3</td>
</tr>
<tr>
<td>17.185</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s27/F</td>
</tr>
<tr>
<td>17.610</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>patternGen/n327_s23/I1</td>
</tr>
<tr>
<td>18.412</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s23/F</td>
</tr>
<tr>
<td>18.834</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>patternGen/n327_s22/I0</td>
</tr>
<tr>
<td>19.866</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>25</td>
<td>R12C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s22/F</td>
</tr>
<tr>
<td>21.011</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[0][A]</td>
<td>patternGen/n343_s1/I1</td>
</tr>
<tr>
<td>21.561</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n343_s1/COUT</td>
</tr>
<tr>
<td>21.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[0][B]</td>
<td>patternGen/n342_s1/CIN</td>
</tr>
<tr>
<td>21.618</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n342_s1/COUT</td>
</tr>
<tr>
<td>21.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td>patternGen/n341_s1/CIN</td>
</tr>
<tr>
<td>21.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n341_s1/COUT</td>
</tr>
<tr>
<td>21.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>patternGen/n340_s1/CIN</td>
</tr>
<tr>
<td>21.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n340_s1/COUT</td>
</tr>
<tr>
<td>21.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>patternGen/n339_s1/CIN</td>
</tr>
<tr>
<td>21.789</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n339_s1/COUT</td>
</tr>
<tr>
<td>21.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][B]</td>
<td>patternGen/n338_s1/CIN</td>
</tr>
<tr>
<td>21.846</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n338_s1/COUT</td>
</tr>
<tr>
<td>21.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>patternGen/n337_s1/CIN</td>
</tr>
<tr>
<td>22.409</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n337_s1/SUM</td>
</tr>
<tr>
<td>22.899</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][B]</td>
<td>patternGen/n352_s5/I1</td>
</tr>
<tr>
<td>23.525</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n352_s5/F</td>
</tr>
<tr>
<td>23.525</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][B]</td>
<td>patternGen/score_6_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C17[1][B]</td>
<td>patternGen/score_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.390, 56.114%; route: 9.232, 41.810%; tC2Q: 0.458, 2.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>patternGen/score_9_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R18C19[0][B]</td>
<td style=" font-weight:bold;">patternGen/score_9_s3/Q</td>
</tr>
<tr>
<td>3.861</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td>patternGen/n321_s14/I2</td>
</tr>
<tr>
<td>4.893</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n321_s14/F</td>
</tr>
<tr>
<td>4.898</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>patternGen/n321_s13/I0</td>
</tr>
<tr>
<td>5.930</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n321_s13/F</td>
</tr>
<tr>
<td>7.235</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>patternGen/n323_s21/I2</td>
</tr>
<tr>
<td>8.037</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n323_s21/F</td>
</tr>
<tr>
<td>8.456</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td>patternGen/n323_s17/I2</td>
</tr>
<tr>
<td>9.082</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n323_s17/F</td>
</tr>
<tr>
<td>10.061</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>patternGen/n324_s15/I2</td>
</tr>
<tr>
<td>11.122</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n324_s15/F</td>
</tr>
<tr>
<td>11.553</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>patternGen/n325_s19/I2</td>
</tr>
<tr>
<td>12.585</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s19/F</td>
</tr>
<tr>
<td>13.405</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/n325_s13/I3</td>
</tr>
<tr>
<td>14.504</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s13/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>patternGen/n327_s33/I0</td>
</tr>
<tr>
<td>16.153</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s33/F</td>
</tr>
<tr>
<td>16.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>patternGen/n327_s27/I3</td>
</tr>
<tr>
<td>17.185</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s27/F</td>
</tr>
<tr>
<td>17.610</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>patternGen/n327_s23/I1</td>
</tr>
<tr>
<td>18.412</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s23/F</td>
</tr>
<tr>
<td>18.834</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>patternGen/n327_s22/I0</td>
</tr>
<tr>
<td>19.866</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>25</td>
<td>R12C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s22/F</td>
</tr>
<tr>
<td>21.011</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[0][A]</td>
<td>patternGen/n343_s1/I1</td>
</tr>
<tr>
<td>21.561</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n343_s1/COUT</td>
</tr>
<tr>
<td>21.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[0][B]</td>
<td>patternGen/n342_s1/CIN</td>
</tr>
<tr>
<td>21.618</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n342_s1/COUT</td>
</tr>
<tr>
<td>21.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td>patternGen/n341_s1/CIN</td>
</tr>
<tr>
<td>22.146</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n341_s1/SUM</td>
</tr>
<tr>
<td>22.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>patternGen/n356_s5/I1</td>
</tr>
<tr>
<td>23.387</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n356_s5/F</td>
</tr>
<tr>
<td>23.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" font-weight:bold;">patternGen/score_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>patternGen/score_2_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>patternGen/score_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.323, 56.162%; route: 9.161, 41.749%; tC2Q: 0.458, 2.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>patternGen/score_9_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R18C19[0][B]</td>
<td style=" font-weight:bold;">patternGen/score_9_s3/Q</td>
</tr>
<tr>
<td>3.861</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td>patternGen/n321_s14/I2</td>
</tr>
<tr>
<td>4.893</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n321_s14/F</td>
</tr>
<tr>
<td>4.898</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>patternGen/n321_s13/I0</td>
</tr>
<tr>
<td>5.930</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n321_s13/F</td>
</tr>
<tr>
<td>7.235</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>patternGen/n323_s21/I2</td>
</tr>
<tr>
<td>8.037</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n323_s21/F</td>
</tr>
<tr>
<td>8.456</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td>patternGen/n323_s17/I2</td>
</tr>
<tr>
<td>9.082</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n323_s17/F</td>
</tr>
<tr>
<td>10.061</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>patternGen/n324_s15/I2</td>
</tr>
<tr>
<td>11.122</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n324_s15/F</td>
</tr>
<tr>
<td>11.553</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>patternGen/n325_s19/I2</td>
</tr>
<tr>
<td>12.585</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s19/F</td>
</tr>
<tr>
<td>13.405</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/n325_s13/I3</td>
</tr>
<tr>
<td>14.504</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s13/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>patternGen/n327_s33/I0</td>
</tr>
<tr>
<td>16.153</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s33/F</td>
</tr>
<tr>
<td>16.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>patternGen/n327_s27/I3</td>
</tr>
<tr>
<td>17.185</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s27/F</td>
</tr>
<tr>
<td>17.610</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>patternGen/n327_s23/I1</td>
</tr>
<tr>
<td>18.412</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s23/F</td>
</tr>
<tr>
<td>18.834</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>patternGen/n327_s22/I0</td>
</tr>
<tr>
<td>19.866</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>25</td>
<td>R12C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s22/F</td>
</tr>
<tr>
<td>21.011</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[0][A]</td>
<td>patternGen/n343_s1/I1</td>
</tr>
<tr>
<td>21.561</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n343_s1/COUT</td>
</tr>
<tr>
<td>21.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[0][B]</td>
<td>patternGen/n342_s1/CIN</td>
</tr>
<tr>
<td>21.618</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n342_s1/COUT</td>
</tr>
<tr>
<td>21.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td>patternGen/n341_s1/CIN</td>
</tr>
<tr>
<td>21.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n341_s1/COUT</td>
</tr>
<tr>
<td>21.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>patternGen/n340_s1/CIN</td>
</tr>
<tr>
<td>21.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n340_s1/COUT</td>
</tr>
<tr>
<td>21.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>patternGen/n339_s1/CIN</td>
</tr>
<tr>
<td>21.789</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n339_s1/COUT</td>
</tr>
<tr>
<td>21.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][B]</td>
<td>patternGen/n338_s1/CIN</td>
</tr>
<tr>
<td>21.846</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n338_s1/COUT</td>
</tr>
<tr>
<td>21.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>patternGen/n337_s1/CIN</td>
</tr>
<tr>
<td>21.903</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n337_s1/COUT</td>
</tr>
<tr>
<td>21.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][B]</td>
<td>patternGen/n336_s/CIN</td>
</tr>
<tr>
<td>21.960</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n336_s/COUT</td>
</tr>
<tr>
<td>21.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[1][A]</td>
<td>patternGen/n335_s/CIN</td>
</tr>
<tr>
<td>22.017</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n335_s/COUT</td>
</tr>
<tr>
<td>22.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[1][B]</td>
<td>patternGen/n334_s/CIN</td>
</tr>
<tr>
<td>22.074</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n334_s/COUT</td>
</tr>
<tr>
<td>22.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[2][A]</td>
<td>patternGen/n333_s/CIN</td>
</tr>
<tr>
<td>22.131</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n333_s/COUT</td>
</tr>
<tr>
<td>22.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[2][B]</td>
<td>patternGen/n332_s/CIN</td>
</tr>
<tr>
<td>22.188</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n332_s/COUT</td>
</tr>
<tr>
<td>22.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][A]</td>
<td>patternGen/n331_s/CIN</td>
</tr>
<tr>
<td>22.751</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n331_s/SUM</td>
</tr>
<tr>
<td>22.757</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>patternGen/n346_s5/I1</td>
</tr>
<tr>
<td>23.383</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n346_s5/F</td>
</tr>
<tr>
<td>23.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>patternGen/score_12_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.732, 58.038%; route: 8.747, 39.873%; tC2Q: 0.458, 2.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>patternGen/score_9_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R18C19[0][B]</td>
<td style=" font-weight:bold;">patternGen/score_9_s3/Q</td>
</tr>
<tr>
<td>3.861</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td>patternGen/n321_s14/I2</td>
</tr>
<tr>
<td>4.893</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n321_s14/F</td>
</tr>
<tr>
<td>4.898</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>patternGen/n321_s13/I0</td>
</tr>
<tr>
<td>5.930</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n321_s13/F</td>
</tr>
<tr>
<td>7.235</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>patternGen/n323_s21/I2</td>
</tr>
<tr>
<td>8.037</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n323_s21/F</td>
</tr>
<tr>
<td>8.456</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td>patternGen/n323_s17/I2</td>
</tr>
<tr>
<td>9.082</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n323_s17/F</td>
</tr>
<tr>
<td>10.061</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>patternGen/n324_s15/I2</td>
</tr>
<tr>
<td>11.122</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n324_s15/F</td>
</tr>
<tr>
<td>11.553</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>patternGen/n325_s19/I2</td>
</tr>
<tr>
<td>12.585</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s19/F</td>
</tr>
<tr>
<td>13.405</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/n325_s13/I3</td>
</tr>
<tr>
<td>14.504</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s13/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>patternGen/n327_s33/I0</td>
</tr>
<tr>
<td>16.153</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s33/F</td>
</tr>
<tr>
<td>16.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>patternGen/n327_s27/I3</td>
</tr>
<tr>
<td>17.185</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s27/F</td>
</tr>
<tr>
<td>17.610</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>patternGen/n327_s23/I1</td>
</tr>
<tr>
<td>18.412</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s23/F</td>
</tr>
<tr>
<td>18.834</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>patternGen/n327_s22/I0</td>
</tr>
<tr>
<td>19.866</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>25</td>
<td>R12C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s22/F</td>
</tr>
<tr>
<td>21.011</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[0][A]</td>
<td>patternGen/n343_s1/I1</td>
</tr>
<tr>
<td>21.561</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n343_s1/COUT</td>
</tr>
<tr>
<td>21.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[0][B]</td>
<td>patternGen/n342_s1/CIN</td>
</tr>
<tr>
<td>22.089</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n342_s1/SUM</td>
</tr>
<tr>
<td>22.508</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>patternGen/n357_s5/I1</td>
</tr>
<tr>
<td>23.134</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n357_s5/F</td>
</tr>
<tr>
<td>23.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>patternGen/score_1_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>patternGen/score_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.070, 55.651%; route: 9.161, 42.236%; tC2Q: 0.458, 2.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>patternGen/score_9_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R18C19[0][B]</td>
<td style=" font-weight:bold;">patternGen/score_9_s3/Q</td>
</tr>
<tr>
<td>3.861</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td>patternGen/n321_s14/I2</td>
</tr>
<tr>
<td>4.893</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n321_s14/F</td>
</tr>
<tr>
<td>4.898</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>patternGen/n321_s13/I0</td>
</tr>
<tr>
<td>5.930</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n321_s13/F</td>
</tr>
<tr>
<td>7.235</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>patternGen/n323_s21/I2</td>
</tr>
<tr>
<td>8.037</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n323_s21/F</td>
</tr>
<tr>
<td>8.456</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td>patternGen/n323_s17/I2</td>
</tr>
<tr>
<td>9.082</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n323_s17/F</td>
</tr>
<tr>
<td>10.061</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>patternGen/n324_s15/I2</td>
</tr>
<tr>
<td>11.122</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n324_s15/F</td>
</tr>
<tr>
<td>11.553</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>patternGen/n325_s19/I2</td>
</tr>
<tr>
<td>12.585</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s19/F</td>
</tr>
<tr>
<td>13.405</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/n325_s13/I3</td>
</tr>
<tr>
<td>14.504</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n325_s13/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>patternGen/n327_s33/I0</td>
</tr>
<tr>
<td>16.153</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s33/F</td>
</tr>
<tr>
<td>16.159</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>patternGen/n327_s27/I3</td>
</tr>
<tr>
<td>17.185</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s27/F</td>
</tr>
<tr>
<td>17.610</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>patternGen/n327_s23/I1</td>
</tr>
<tr>
<td>18.412</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n327_s23/F</td>
</tr>
<tr>
<td>18.834</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>patternGen/n327_s22/I0</td>
</tr>
<tr>
<td>19.866</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>25</td>
<td>R12C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n327_s22/F</td>
</tr>
<tr>
<td>21.011</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[0][A]</td>
<td>patternGen/n343_s1/I1</td>
</tr>
<tr>
<td>21.712</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n343_s1/SUM</td>
</tr>
<tr>
<td>22.131</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[2][B]</td>
<td>patternGen/n358_s5/I1</td>
</tr>
<tr>
<td>22.953</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n358_s5/F</td>
</tr>
<tr>
<td>22.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][B]</td>
<td style=" font-weight:bold;">patternGen/score_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[2][B]</td>
<td>patternGen/score_0_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16[2][B]</td>
<td>patternGen/score_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.889, 55.277%; route: 9.161, 42.592%; tC2Q: 0.458, 2.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/currentState_1_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/currentState_1_s18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>17</td>
<td>R11C31[1][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>11.378</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">patternGen/currentState_1_s10/I0</td>
</tr>
<tr>
<td>12.410</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C17[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s10/F</td>
</tr>
<tr>
<td>13.730</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>patternGen/currentState_1_s17/I0</td>
</tr>
<tr>
<td>14.762</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s17/F</td>
</tr>
<tr>
<td>14.773</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>patternGen/currentState_1_s13/I1</td>
</tr>
<tr>
<td>15.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C14[1][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s13/F</td>
</tr>
<tr>
<td>15.606</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][A]</td>
<td>patternGen/currentState_1_s8/I3</td>
</tr>
<tr>
<td>16.667</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C14[2][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s8/F</td>
</tr>
<tr>
<td>17.088</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>patternGen/currentState_1_s4/I3</td>
</tr>
<tr>
<td>18.114</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s4/F</td>
</tr>
<tr>
<td>18.535</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>patternGen/nextState_1_s12/I1</td>
</tr>
<tr>
<td>19.357</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td style=" background: #97FFFF;">patternGen/nextState_1_s12/F</td>
</tr>
<tr>
<td>19.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">patternGen/currentState_1_s18/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R11C31[1][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>patternGen/currentState_1_s18/CLK</td>
</tr>
<tr>
<td>20.630</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>patternGen/currentState_1_s18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.795, 61.934%; route: 2.183, 23.335%; tC2Q: 1.378, 14.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R16C18[2][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>2.753</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[3][A]</td>
<td>patternGen/score_thousands_3_s18/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_3_s18/F</td>
</tr>
<tr>
<td>5.569</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>patternGen/score_thousands_1_s21/I2</td>
</tr>
<tr>
<td>6.601</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s21/F</td>
</tr>
<tr>
<td>8.394</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][B]</td>
<td>patternGen/score_thousands_0_s34/I1</td>
</tr>
<tr>
<td>9.216</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C13[3][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_0_s34/F</td>
</tr>
<tr>
<td>9.558</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][A]</td>
<td>patternGen/score_thousands_0_s33/I3</td>
</tr>
<tr>
<td>10.657</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C13[3][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_0_s33/F</td>
</tr>
<tr>
<td>11.956</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>patternGen/score_thousands_0_s28/I0</td>
</tr>
<tr>
<td>13.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_0_s28/F</td>
</tr>
<tr>
<td>14.840</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>patternGen/score_thousands_0_s25/I3</td>
</tr>
<tr>
<td>15.872</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C14[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_0_s25/F</td>
</tr>
<tr>
<td>17.172</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>patternGen/score_thousands_0_s22/I2</td>
</tr>
<tr>
<td>18.198</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_0_s22/F</td>
</tr>
<tr>
<td>18.621</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>patternGen/score_thousands_0_s37/I2</td>
</tr>
<tr>
<td>19.653</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_0_s37/F</td>
</tr>
<tr>
<td>21.591</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">patternGen/numerics_numerics_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>patternGen/numerics_numerics_0_0_s/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
<tr>
<td>24.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.174, 40.575%; route: 11.513, 57.150%; tC2Q: 0.458, 2.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/currentState_1_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/currentState_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>17</td>
<td>R11C31[1][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>11.378</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">patternGen/currentState_1_s10/I0</td>
</tr>
<tr>
<td>12.410</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C17[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s10/F</td>
</tr>
<tr>
<td>13.730</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>patternGen/currentState_1_s17/I0</td>
</tr>
<tr>
<td>14.762</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s17/F</td>
</tr>
<tr>
<td>14.773</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>patternGen/currentState_1_s13/I1</td>
</tr>
<tr>
<td>15.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C14[1][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s13/F</td>
</tr>
<tr>
<td>15.606</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][A]</td>
<td>patternGen/currentState_1_s8/I3</td>
</tr>
<tr>
<td>16.667</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C14[2][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s8/F</td>
</tr>
<tr>
<td>17.088</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>patternGen/currentState_1_s4/I3</td>
</tr>
<tr>
<td>18.120</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s4/F</td>
</tr>
<tr>
<td>18.131</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>patternGen/nextState_0_s14/I0</td>
</tr>
<tr>
<td>18.757</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">patternGen/nextState_0_s14/F</td>
</tr>
<tr>
<td>18.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td style=" font-weight:bold;">patternGen/currentState_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R11C31[1][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>patternGen/currentState_0_s4/CLK</td>
</tr>
<tr>
<td>20.630</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>patternGen/currentState_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.605, 64.007%; route: 1.774, 20.253%; tC2Q: 1.378, 15.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n746_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R11C31[1][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">driver/n746_s2/I0</td>
</tr>
<tr>
<td>0.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td style=" background: #97FFFF;">driver/n746_s2/F</td>
</tr>
<tr>
<td>0.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">driver/frameNumber_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>driver/frameNumber_0_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_0_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>driver/frameNumber_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>score_counter_only/n45_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>score_counter_only/score_clock_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td style=" font-weight:bold;">score_counter_only/n45_s2/I0</td>
</tr>
<tr>
<td>0.558</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">score_counter_only/n45_s2/F</td>
</tr>
<tr>
<td>0.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td style=" font-weight:bold;">score_counter_only/score_clock_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>score_counter_only/score_clock_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 99.577%; route: 0.000, 0.000%; tC2Q: 0.002, 0.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n745_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R11C31[1][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.324</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td style=" font-weight:bold;">driver/n745_s/I1</td>
</tr>
<tr>
<td>1.718</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">driver/n745_s/SUM</td>
</tr>
<tr>
<td>1.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" font-weight:bold;">driver/frameNumber_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>driver/frameNumber_1_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_1_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>driver/frameNumber_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 22.937%; route: 0.000, 0.000%; tC2Q: 1.324, 77.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n745_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R11C31[1][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.324</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td style=" font-weight:bold;">driver/n745_s/I1</td>
</tr>
<tr>
<td>1.626</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">driver/n745_s/COUT</td>
</tr>
<tr>
<td>1.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>driver/n744_s/CIN</td>
</tr>
<tr>
<td>2.052</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">driver/n744_s/SUM</td>
</tr>
<tr>
<td>2.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td style=" font-weight:bold;">driver/frameNumber_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>driver/frameNumber_2_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_2_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>driver/frameNumber_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.728, 35.481%; route: 0.000, 0.000%; tC2Q: 1.324, 64.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n745_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R11C31[1][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.324</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td style=" font-weight:bold;">driver/n745_s/I1</td>
</tr>
<tr>
<td>1.626</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">driver/n745_s/COUT</td>
</tr>
<tr>
<td>1.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>driver/n744_s/CIN</td>
</tr>
<tr>
<td>1.657</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">driver/n744_s/COUT</td>
</tr>
<tr>
<td>1.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[1][B]</td>
<td>driver/n743_s/CIN</td>
</tr>
<tr>
<td>2.083</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C30[1][B]</td>
<td style=" background: #97FFFF;">driver/n743_s/SUM</td>
</tr>
<tr>
<td>2.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[1][B]</td>
<td style=" font-weight:bold;">driver/frameNumber_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][B]</td>
<td>driver/frameNumber_3_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_3_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C30[1][B]</td>
<td>driver/frameNumber_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.759, 36.442%; route: 0.000, 0.000%; tC2Q: 1.324, 63.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n745_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R11C31[1][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.324</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td style=" font-weight:bold;">driver/n745_s/I1</td>
</tr>
<tr>
<td>1.626</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">driver/n745_s/COUT</td>
</tr>
<tr>
<td>1.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>driver/n744_s/CIN</td>
</tr>
<tr>
<td>1.657</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">driver/n744_s/COUT</td>
</tr>
<tr>
<td>1.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[1][B]</td>
<td>driver/n743_s/CIN</td>
</tr>
<tr>
<td>1.688</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][B]</td>
<td style=" background: #97FFFF;">driver/n743_s/COUT</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[2][A]</td>
<td>driver/n742_s/CIN</td>
</tr>
<tr>
<td>2.114</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C30[2][A]</td>
<td style=" background: #97FFFF;">driver/n742_s/SUM</td>
</tr>
<tr>
<td>2.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][A]</td>
<td style=" font-weight:bold;">driver/frameNumber_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[2][A]</td>
<td>driver/frameNumber_4_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_4_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C30[2][A]</td>
<td>driver/frameNumber_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.790, 37.374%; route: 0.000, 0.000%; tC2Q: 1.324, 62.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n745_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R11C31[1][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.324</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td style=" font-weight:bold;">driver/n745_s/I1</td>
</tr>
<tr>
<td>1.626</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">driver/n745_s/COUT</td>
</tr>
<tr>
<td>1.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>driver/n744_s/CIN</td>
</tr>
<tr>
<td>1.657</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">driver/n744_s/COUT</td>
</tr>
<tr>
<td>1.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[1][B]</td>
<td>driver/n743_s/CIN</td>
</tr>
<tr>
<td>1.688</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][B]</td>
<td style=" background: #97FFFF;">driver/n743_s/COUT</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[2][A]</td>
<td>driver/n742_s/CIN</td>
</tr>
<tr>
<td>1.719</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C30[2][A]</td>
<td style=" background: #97FFFF;">driver/n742_s/COUT</td>
</tr>
<tr>
<td>1.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[2][B]</td>
<td>driver/n741_s/CIN</td>
</tr>
<tr>
<td>2.145</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td style=" background: #97FFFF;">driver/n741_s/SUM</td>
</tr>
<tr>
<td>2.145</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td style=" font-weight:bold;">driver/frameNumber_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td>driver/frameNumber_5_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_5_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C30[2][B]</td>
<td>driver/frameNumber_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.821, 38.279%; route: 0.000, 0.000%; tC2Q: 1.324, 61.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n745_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R11C31[1][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.324</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td style=" font-weight:bold;">driver/n745_s/I1</td>
</tr>
<tr>
<td>1.626</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">driver/n745_s/COUT</td>
</tr>
<tr>
<td>1.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>driver/n744_s/CIN</td>
</tr>
<tr>
<td>1.657</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">driver/n744_s/COUT</td>
</tr>
<tr>
<td>1.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[1][B]</td>
<td>driver/n743_s/CIN</td>
</tr>
<tr>
<td>1.688</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][B]</td>
<td style=" background: #97FFFF;">driver/n743_s/COUT</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[2][A]</td>
<td>driver/n742_s/CIN</td>
</tr>
<tr>
<td>1.719</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C30[2][A]</td>
<td style=" background: #97FFFF;">driver/n742_s/COUT</td>
</tr>
<tr>
<td>1.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[2][B]</td>
<td>driver/n741_s/CIN</td>
</tr>
<tr>
<td>1.750</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td style=" background: #97FFFF;">driver/n741_s/COUT</td>
</tr>
<tr>
<td>1.750</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C31[0][A]</td>
<td>driver/n740_s/CIN</td>
</tr>
<tr>
<td>2.176</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" background: #97FFFF;">driver/n740_s/SUM</td>
</tr>
<tr>
<td>2.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" font-weight:bold;">driver/frameNumber_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>driver/frameNumber_6_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_6_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>driver/frameNumber_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.852, 39.158%; route: 0.000, 0.000%; tC2Q: 1.324, 60.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n745_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R11C31[1][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.324</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td style=" font-weight:bold;">driver/n745_s/I1</td>
</tr>
<tr>
<td>1.626</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">driver/n745_s/COUT</td>
</tr>
<tr>
<td>1.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>driver/n744_s/CIN</td>
</tr>
<tr>
<td>1.657</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">driver/n744_s/COUT</td>
</tr>
<tr>
<td>1.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[1][B]</td>
<td>driver/n743_s/CIN</td>
</tr>
<tr>
<td>1.688</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][B]</td>
<td style=" background: #97FFFF;">driver/n743_s/COUT</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[2][A]</td>
<td>driver/n742_s/CIN</td>
</tr>
<tr>
<td>1.719</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C30[2][A]</td>
<td style=" background: #97FFFF;">driver/n742_s/COUT</td>
</tr>
<tr>
<td>1.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[2][B]</td>
<td>driver/n741_s/CIN</td>
</tr>
<tr>
<td>1.750</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td style=" background: #97FFFF;">driver/n741_s/COUT</td>
</tr>
<tr>
<td>1.750</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C31[0][A]</td>
<td>driver/n740_s/CIN</td>
</tr>
<tr>
<td>1.781</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" background: #97FFFF;">driver/n740_s/COUT</td>
</tr>
<tr>
<td>1.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C31[0][B]</td>
<td>driver/n739_s/CIN</td>
</tr>
<tr>
<td>2.207</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td style=" background: #97FFFF;">driver/n739_s/SUM</td>
</tr>
<tr>
<td>2.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td style=" font-weight:bold;">driver/frameNumber_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td>driver/frameNumber_7_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_7_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C31[0][B]</td>
<td>driver/frameNumber_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.883, 40.013%; route: 0.000, 0.000%; tC2Q: 1.324, 59.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/currentState_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_3_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R11C31[1][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>patternGen/currentState_0_s4/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R14C14[0][B]</td>
<td style=" font-weight:bold;">patternGen/currentState_0_s4/Q</td>
</tr>
<tr>
<td>1.684</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>driver/n959_s13/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">driver/n959_s13/F</td>
</tr>
<tr>
<td>2.598</td>
<td>0.529</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>driver/n959_s9/I3</td>
</tr>
<tr>
<td>2.970</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">driver/n959_s9/F</td>
</tr>
<tr>
<td>2.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td style=" font-weight:bold;">driver/dataToSend_3_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>driver/dataToSend_3_s7/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_3_s7</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>driver/dataToSend_3_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.757, 34.175%; route: 1.125, 50.776%; tC2Q: 0.333, 15.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/currentState_1_s18</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_6_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R11C31[1][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>patternGen/currentState_1_s18/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">patternGen/currentState_1_s18/Q</td>
</tr>
<tr>
<td>1.994</td>
<td>0.906</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>patternGen/nextState_1_s13/I0</td>
</tr>
<tr>
<td>2.379</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">patternGen/nextState_1_s13/F</td>
</tr>
<tr>
<td>2.913</td>
<td>0.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>driver/n956_s12/I3</td>
</tr>
<tr>
<td>3.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">driver/n956_s12/F</td>
</tr>
<tr>
<td>3.289</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td>driver/n956_s9/I2</td>
</tr>
<tr>
<td>3.661</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">driver/n956_s9/F</td>
</tr>
<tr>
<td>3.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" font-weight:bold;">driver/dataToSend_6_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td>driver/dataToSend_6_s7/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_6_s7</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[2][B]</td>
<td>driver/dataToSend_6_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.129, 38.840%; route: 1.444, 49.692%; tC2Q: 0.333, 11.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_13_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[2][B]</td>
<td>patternGen/score_13_s3/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R18C17[2][B]</td>
<td style=" font-weight:bold;">patternGen/score_13_s3/Q</td>
</tr>
<tr>
<td>1.615</td>
<td>0.244</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>patternGen/score_thousands_2_s24/I3</td>
</tr>
<tr>
<td>2.171</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_2_s24/F</td>
</tr>
<tr>
<td>2.176</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[3][B]</td>
<td>patternGen/score_thousands_1_s30/I0</td>
</tr>
<tr>
<td>2.548</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s30/F</td>
</tr>
<tr>
<td>2.552</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td>patternGen/score_thousands_1_s16/I1</td>
</tr>
<tr>
<td>3.278</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s16/F</td>
</tr>
<tr>
<td>3.869</td>
<td>0.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">patternGen/numerics_numerics_0_0_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>patternGen/numerics_numerics_0_0_s/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.654, 58.402%; route: 0.845, 29.828%; tC2Q: 0.333, 11.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/dataToSend_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_5_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td>driver/dataToSend_0_s3/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R17C24[1][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_0_s3/Q</td>
</tr>
<tr>
<td>3.883</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_5_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td>driver/dataToSend_5_s4/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C24[0][A]</td>
<td>driver/dataToSend_5_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/dataToSend_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td>driver/dataToSend_0_s3/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R17C24[1][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_0_s3/Q</td>
</tr>
<tr>
<td>3.883</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td style=" font-weight:bold;">driver/dataToSend_4_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td>driver/dataToSend_4_s4/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C24[0][B]</td>
<td>driver/dataToSend_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/currentState_1_s18</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R11C31[1][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>patternGen/currentState_1_s18/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">patternGen/currentState_1_s18/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>patternGen/n354_s5/I3</td>
</tr>
<tr>
<td>1.715</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n354_s5/F</td>
</tr>
<tr>
<td>1.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>patternGen/score_4_s3/CLK</td>
</tr>
<tr>
<td>1.067</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/score_4_s3</td>
</tr>
<tr>
<td>1.067</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>patternGen/score_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.283</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.737%; route: 0.255, 26.552%; tC2Q: 0.333, 34.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_13_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[2][B]</td>
<td>patternGen/score_13_s3/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R18C17[2][B]</td>
<td style=" font-weight:bold;">patternGen/score_13_s3/Q</td>
</tr>
<tr>
<td>2.504</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>patternGen/score_thousands_3_s17/I1</td>
</tr>
<tr>
<td>3.060</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_3_s17/F</td>
</tr>
<tr>
<td>4.180</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">patternGen/numerics_numerics_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>patternGen/numerics_numerics_0_0_s/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 17.690%; route: 2.254, 71.704%; tC2Q: 0.333, 10.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>jump_inst/jumpCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>jump_inst/jumpCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>jump_inst/jumpCounter_0_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C11[0][A]</td>
<td style=" font-weight:bold;">jump_inst/jumpCounter_0_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>jump_inst/n45_s2/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td style=" background: #97FFFF;">jump_inst/n45_s2/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td style=" font-weight:bold;">jump_inst/jumpCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>jump_inst/jumpCounter_0_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>jump_inst/jumpCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/cs_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/cs_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>driver/cs_s4/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C31[0][A]</td>
<td style=" font-weight:bold;">driver/cs_s4/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>driver/n949_s14/I3</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td style=" background: #97FFFF;">driver/n949_s14/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td style=" font-weight:bold;">driver/cs_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>driver/cs_s4/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>driver/cs_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>driver/counter_0_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C31[1][A]</td>
<td style=" font-weight:bold;">driver/counter_0_s1/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>driver/n236_s3/I3</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td style=" background: #97FFFF;">driver/n236_s3/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td style=" font-weight:bold;">driver/counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>driver/counter_0_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>driver/counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/frameWaitCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameWaitCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>driver/frameWaitCounter_0_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">driver/frameWaitCounter_0_s1/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>driver/n832_s3/I3</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td style=" background: #97FFFF;">driver/n832_s3/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">driver/frameWaitCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>driver/frameWaitCounter_0_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>driver/frameWaitCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/bitNumber_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/bitNumber_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>driver/bitNumber_3_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C26[0][A]</td>
<td style=" font-weight:bold;">driver/bitNumber_3_s1/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>driver/n951_s15/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">driver/n951_s15/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" font-weight:bold;">driver/bitNumber_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>driver/bitNumber_3_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>driver/bitNumber_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>score_counter_only/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>score_counter_only/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>score_counter_only/counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C12[1][A]</td>
<td style=" font-weight:bold;">score_counter_only/counter_0_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>score_counter_only/n44_s2/I0</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">score_counter_only/n44_s2/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" font-weight:bold;">score_counter_only/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>score_counter_only/counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>score_counter_only/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>jump_inst/jumping_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>jump_inst/jumping_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>jump_inst/jumping_s11/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">jump_inst/jumping_s11/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>jump_inst/n11_s3/I2</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td style=" background: #97FFFF;">jump_inst/n11_s3/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">jump_inst/jumping_s11/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>jump_inst/jumping_s11/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>jump_inst/jumping_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/bitNumber_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/bitNumber_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>driver/bitNumber_0_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R17C26[1][A]</td>
<td style=" font-weight:bold;">driver/bitNumber_0_s1/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>driver/n954_s13/I0</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">driver/n954_s13/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" font-weight:bold;">driver/bitNumber_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>177</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>driver/bitNumber_0_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>driver/bitNumber_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/Q</td>
</tr>
<tr>
<td>1.374</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>patternGen/n350_s5/I2</td>
</tr>
<tr>
<td>1.746</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n350_s5/F</td>
</tr>
<tr>
<td>1.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>patternGen/score_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/frameWaitCounter_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/frameWaitCounter_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/frameWaitCounter_30_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/frameWaitCounter_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/frameWaitCounter_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/frameWaitCounter_29_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/frameWaitCounter_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/frameWaitCounter_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/frameWaitCounter_27_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/frameWaitCounter_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/frameWaitCounter_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/frameWaitCounter_23_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/frameWaitCounter_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/frameWaitCounter_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/frameWaitCounter_15_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/commandIndex_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/commandIndex_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/commandIndex_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/reset_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/reset_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/reset_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>jump_inst/jumpCounter_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>jump_inst/jumpCounter_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>jump_inst/jumpCounter_21_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>jump_inst/jumpCounter_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>jump_inst/jumpCounter_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>jump_inst/jumpCounter_22_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/counter_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>177</td>
<td>clk_d</td>
<td>-2.826</td>
<td>0.262</td>
</tr>
<tr>
<td>83</td>
<td>pixelCounter_2_3</td>
<td>2.511</td>
<td>3.948</td>
</tr>
<tr>
<td>71</td>
<td>pixelCounter_1_3</td>
<td>-1.808</td>
<td>3.787</td>
</tr>
<tr>
<td>68</td>
<td>pixelCounter_0_3</td>
<td>-1.974</td>
<td>3.820</td>
</tr>
<tr>
<td>48</td>
<td>state[2]</td>
<td>10.083</td>
<td>3.119</td>
</tr>
<tr>
<td>44</td>
<td>driver/n936_28</td>
<td>4.428</td>
<td>2.618</td>
</tr>
<tr>
<td>36</td>
<td>score[5]</td>
<td>-6.752</td>
<td>2.305</td>
</tr>
<tr>
<td>36</td>
<td>score[13]</td>
<td>-8.753</td>
<td>2.665</td>
</tr>
<tr>
<td>34</td>
<td>jump_inst/n217_3</td>
<td>8.755</td>
<td>1.789</td>
</tr>
<tr>
<td>33</td>
<td>jump_inst/n11_9</td>
<td>16.252</td>
<td>2.434</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C27</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C33</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C26</td>
<td>100.00%</td>
</tr>
<tr>
<td>R13C41</td>
<td>100.00%</td>
</tr>
<tr>
<td>R26C4</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
