// Seed: 1272259919
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input logic [7:0] id_6;
  inout wire id_5;
  input wire id_4;
  inout wand id_3;
  input wire id_2;
  inout wire id_1;
  localparam id_7 = 1;
  assign id_5 = id_1;
  assign id_3 = id_5 ? -1 : id_5 * 1'd0;
  wire [-1 : ~  (  -1  )] id_8 = id_6[-1];
  logic [1 : (  1  )] id_9;
  uwire id_10 = -1;
endmodule
module module_1 #(
    parameter id_8 = 32'd72
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output wire id_14;
  nand primCall (id_4, id_15, id_9, id_17, id_6, id_10, id_5, id_18, id_13, id_16, id_1);
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout logic [7:0] id_9;
  input wire _id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output tri1 id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = 1;
  logic [id_8 : 1] id_16;
  assign id_9[1] = ~id_1;
  wire id_17;
  parameter id_18 = 1;
  module_0 modCall_1 (
      id_18,
      id_4,
      id_18,
      id_4,
      id_10,
      id_9
  );
endmodule
