#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Mon Mar 11 16:20:06 2019
# Process ID: 31155
# Log file: /media/paramvir/480A-D8B5/CS220Labs/Lab8/register/planAhead_run_1/planAhead.log
# Journal file: /media/paramvir/480A-D8B5/CS220Labs/Lab8/register/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source /media/paramvir/480A-D8B5/CS220Labs/Lab8/register/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin M15 [get_ports {data[3]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {data[2]}]
endgroup
startgroup
set_property package_pin R16 [get_ports {data[1]}]
endgroup
startgroup
set_property package_pin R15 [get_ports {data[0]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {y[3]}]
endgroup
startgroup
set_property package_pin N17 [get_ports {y[3]}]
endgroup
startgroup
set_property package_pin H18 [get_ports {y[2]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {y[1]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {y[0]}]
endgroup
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
startgroup
set_property package_pin M18 [get_ports LCD_E]
endgroup
startgroup
set_property package_pin L18 [get_ports LCD_RS]
endgroup
startgroup
set_property package_pin L17 [get_ports LCD_W]
endgroup
startgroup
set_property package_pin K18 [get_ports rot_a]
endgroup
startgroup
set_property package_pin G18 [get_ports rot_b]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {data[3]} {data[2]} {data[1]} {data[0]}]]
set_property iostandard LVTTL [get_ports [list {y[3]} {y[2]} {y[1]} {y[0]}]]
set_property iostandard LVCMOS33 [get_ports [list clk]]
set_property iostandard LVCMOS33 [get_ports [list LCD_E]]
set_property iostandard LVCMOS33 [get_ports [list LCD_W]]
set_property iostandard LVCMOS33 [get_ports [list LCD_RS]]
set_property iostandard LVTTL [get_ports [list rot_a]]
set_property iostandard LVTTL [get_ports [list rot_b]]
set_property drive 4 [get_ports [list {data[3]} {data[2]} {data[1]} {data[0]}]]
set_property drive 4 [get_ports [list LCD_E]]
set_property drive 4 [get_ports [list LCD_RS]]
set_property drive 4 [get_ports [list LCD_W]]
set_property pulltype PULLUP [get_ports [list {y[3]} {y[2]} {y[1]} {y[0]}]]
set_property pulltype PULLUP [get_ports [list rot_a]]
set_property pulltype PULLUP [get_ports [list rot_b]]
save_constraints
