{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696271332977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696271332978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  2 15:28:52 2023 " "Processing started: Mon Oct  2 15:28:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696271332978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696271332978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEC498P2 -c mainmodule " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEC498P2 -c mainmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696271332978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696271333591 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696271333591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file tff_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tff_gate " "Found entity 1: tff_gate" {  } { { "tff_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/tff_gate.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696271338667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696271338667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tablememory7by5.v 1 1 " "Found 1 design units, including 1 entities, in source file tablememory7by5.v" { { "Info" "ISGN_ENTITY_NAME" "1 tablememory7by5 " "Found entity 1: tablememory7by5" {  } { { "tablememory7by5.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/tablememory7by5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696271338668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696271338668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srlt_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file srlt_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 srlt_gate " "Found entity 1: srlt_gate" {  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696271338669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696271338669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srff_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file srff_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 srff_gate " "Found entity 1: srff_gate" {  } { { "srff_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srff_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696271338669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696271338669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shipgunner.v 1 1 " "Found 1 design units, including 1 entities, in source file shipgunner.v" { { "Info" "ISGN_ENTITY_NAME" "1 shipgunner " "Found entity 1: shipgunner" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696271338669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696271338669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex35to5.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex35to5.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex35to5 " "Found entity 1: multiplex35to5" {  } { { "multiplex35to5.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex35to5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696271338670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696271338670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex35to1.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex35to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex35to1 " "Found entity 1: multiplex35to1" {  } { { "multiplex35to1.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex35to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696271338670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696271338670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex1to35.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex1to35.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex1to35 " "Found entity 1: multiplex1to35" {  } { { "multiplex1to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex1to35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696271338671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696271338671 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mainmodule.v(507) " "Verilog HDL Module Instantiation warning at mainmodule.v(507): ignored dangling comma in List of Port Connections" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 507 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696271338672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file mainmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainmodule " "Found entity 1: mainmodule" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696271338672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696271338672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binpower20clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file binpower20clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 binpower20clockdivider " "Found entity 1: binpower20clockdivider" {  } { { "binpower20clockdivider.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower20clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696271338673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696271338673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin3bcount.v 1 1 " "Found 1 design units, including 1 entities, in source file bin3bcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin3bcount " "Found entity 1: bin3bcount" {  } { { "bin3bcount.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/bin3bcount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696271338673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696271338673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodermode.v 1 1 " "Found 1 design units, including 1 entities, in source file decodermode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodermode " "Found entity 1: decodermode" {  } { { "decodermode.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/decodermode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696271338673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696271338673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodercolumn.v 1 1 " "Found 1 design units, including 1 entities, in source file decodercolumn.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodercolumn " "Found entity 1: decodercolumn" {  } { { "decodercolumn.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/decodercolumn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696271338674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696271338674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderline.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderline.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderline " "Found entity 1: decoderline" {  } { { "decoderline.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/decoderline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696271338674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696271338674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex21to7.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex21to7.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex21to7 " "Found entity 1: multiplex21to7" {  } { { "multiplex21to7.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex21to7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696271338674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696271338674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayselector.v 1 1 " "Found 1 design units, including 1 entities, in source file displayselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayselector " "Found entity 1: displayselector" {  } { { "displayselector.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/displayselector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696271338675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696271338675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binpower18clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file binpower18clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 binpower18clockdivider " "Found entity 1: binpower18clockdivider" {  } { { "binpower18clockdivider.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower18clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696271338675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696271338675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binpower4buttonbouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file binpower4buttonbouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 binpower4buttonbouncer " "Found entity 1: binpower4buttonbouncer" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696271338676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696271338676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex140to35.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex140to35.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex140to35 " "Found entity 1: multiplex140to35" {  } { { "multiplex140to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696271338677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696271338677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bselector.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bselector " "Found entity 1: bin2bselector" {  } { { "bin2bselector.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/bin2bselector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696271338677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696271338677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex70to35.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex70to35.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex70to35 " "Found entity 1: multiplex70to35" {  } { { "multiplex70to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex70to35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696271338678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696271338678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NIPTART shipgunner.v(21) " "Verilog HDL Implicit Net warning at shipgunner.v(21): created implicit net for \"NIPTART\"" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271338678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IPTART shipgunner.v(21) " "Verilog HDL Implicit Net warning at shipgunner.v(21): created implicit net for \"IPTART\"" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271338678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rreset shipgunner.v(27) " "Verilog HDL Implicit Net warning at shipgunner.v(27): created implicit net for \"rreset\"" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271338678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "greset shipgunner.v(28) " "Verilog HDL Implicit Net warning at shipgunner.v(28): created implicit net for \"greset\"" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271338678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit0 binpower4buttonbouncer.v(25) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(25): created implicit net for \"Nconditionbit0\"" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271338678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit1 binpower4buttonbouncer.v(26) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(26): created implicit net for \"Nconditionbit1\"" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271338678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit2 binpower4buttonbouncer.v(27) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(27): created implicit net for \"Nconditionbit2\"" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271338678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit3 binpower4buttonbouncer.v(28) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(28): created implicit net for \"Nconditionbit3\"" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271338678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "togglecondition2 binpower4buttonbouncer.v(35) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(35): created implicit net for \"togglecondition2\"" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271338678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel0 multiplex140to35.v(129) " "Verilog HDL Implicit Net warning at multiplex140to35.v(129): created implicit net for \"bitsel0\"" {  } { { "multiplex140to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271338678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel1 multiplex140to35.v(130) " "Verilog HDL Implicit Net warning at multiplex140to35.v(130): created implicit net for \"bitsel1\"" {  } { { "multiplex140to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271338678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel2 multiplex140to35.v(131) " "Verilog HDL Implicit Net warning at multiplex140to35.v(131): created implicit net for \"bitsel2\"" {  } { { "multiplex140to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271338678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel3 multiplex140to35.v(132) " "Verilog HDL Implicit Net warning at multiplex140to35.v(132): created implicit net for \"bitsel3\"" {  } { { "multiplex140to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271338678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel0 multiplex70to35.v(98) " "Verilog HDL Implicit Net warning at multiplex70to35.v(98): created implicit net for \"bitsel0\"" {  } { { "multiplex70to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex70to35.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271338678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel1 multiplex70to35.v(99) " "Verilog HDL Implicit Net warning at multiplex70to35.v(99): created implicit net for \"bitsel1\"" {  } { { "multiplex70to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex70to35.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271338678 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainmodule " "Elaborating entity \"mainmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696271338921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binpower18clockdivider binpower18clockdivider:clkdiv_0 " "Elaborating entity \"binpower18clockdivider\" for hierarchy \"binpower18clockdivider:clkdiv_0\"" {  } { { "mainmodule.v" "clkdiv_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271339169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tff_gate binpower18clockdivider:clkdiv_0\|tff_gate:ff00 " "Elaborating entity \"tff_gate\" for hierarchy \"binpower18clockdivider:clkdiv_0\|tff_gate:ff00\"" {  } { { "binpower18clockdivider.v" "ff00" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower18clockdivider.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271339170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin3bcount bin3bcount:bin3bc_0 " "Elaborating entity \"bin3bcount\" for hierarchy \"bin3bcount:bin3bc_0\"" {  } { { "mainmodule.v" "bin3bc_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271339172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binpower4buttonbouncer binpower4buttonbouncer:btnbnc_0 " "Elaborating entity \"binpower4buttonbouncer\" for hierarchy \"binpower4buttonbouncer:btnbnc_0\"" {  } { { "mainmodule.v" "btnbnc_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271339172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srlt_gate binpower4buttonbouncer:btnbnc_0\|srlt_gate:sr00 " "Elaborating entity \"srlt_gate\" for hierarchy \"binpower4buttonbouncer:btnbnc_0\|srlt_gate:sr00\"" {  } { { "binpower4buttonbouncer.v" "sr00" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271339173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bselector bin2bselector:shpsel_0 " "Elaborating entity \"bin2bselector\" for hierarchy \"bin2bselector:shpsel_0\"" {  } { { "mainmodule.v" "shpsel_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271339173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex140to35 multiplex140to35:shparrmux_0 " "Elaborating entity \"multiplex140to35\" for hierarchy \"multiplex140to35:shparrmux_0\"" {  } { { "mainmodule.v" "shparrmux_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271339174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tablememory7by5 tablememory7by5:shotsfired_0 " "Elaborating entity \"tablememory7by5\" for hierarchy \"tablememory7by5:shotsfired_0\"" {  } { { "mainmodule.v" "shotsfired_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271339175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex35to1 multiplex35to1:shipcoordinatemux_0 " "Elaborating entity \"multiplex35to1\" for hierarchy \"multiplex35to1:shipcoordinatemux_0\"" {  } { { "mainmodule.v" "shipcoordinatemux_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271339178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shipgunner shipgunner:shpart_0 " "Elaborating entity \"shipgunner\" for hierarchy \"shipgunner:shpart_0\"" {  } { { "mainmodule.v" "shpart_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271339179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex1to35 multiplex1to35:artiptmux_0 " "Elaborating entity \"multiplex1to35\" for hierarchy \"multiplex1to35:artiptmux_0\"" {  } { { "mainmodule.v" "artiptmux_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271339429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodermode decodermode:modedec_0 " "Elaborating entity \"decodermode\" for hierarchy \"decodermode:modedec_0\"" {  } { { "mainmodule.v" "modedec_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271339430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodercolumn decodercolumn:columndec_0 " "Elaborating entity \"decodercolumn\" for hierarchy \"decodercolumn:columndec_0\"" {  } { { "mainmodule.v" "columndec_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271339430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderline decoderline:linedec_0 " "Elaborating entity \"decoderline\" for hierarchy \"decoderline:linedec_0\"" {  } { { "mainmodule.v" "linedec_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271339431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex21to7 multiplex21to7:decmux_0 " "Elaborating entity \"multiplex21to7\" for hierarchy \"multiplex21to7:decmux_0\"" {  } { { "mainmodule.v" "decmux_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271339431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayselector displayselector:sevsegdplsel_0 " "Elaborating entity \"displayselector\" for hierarchy \"displayselector:sevsegdplsel_0\"" {  } { { "mainmodule.v" "sevsegdplsel_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271339431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex70to35 multiplex70to35:displayselmux_0 " "Elaborating entity \"multiplex70to35\" for hierarchy \"multiplex70to35:displayselmux_0\"" {  } { { "mainmodule.v" "displayselmux_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271339432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex35to5 multiplex35to5:displayfinalmux_0 " "Elaborating entity \"multiplex35to5\" for hierarchy \"multiplex35to5:displayfinalmux_0\"" {  } { { "mainmodule.v" "displayfinalmux_0" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696271339433 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "45 " "Ignored 45 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "45 " "Ignored 45 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1696271340921 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1696271340921 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "60 " "60 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1696271342492 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SGDP VCC " "Pin \"SGDP\" is stuck at VCC" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696271342860 "|mainmodule|SGDP"} { "Warning" "WMLS_MLS_STUCK_PIN" "SGD1 VCC " "Pin \"SGD1\" is stuck at VCC" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696271342860 "|mainmodule|SGD1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696271342860 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "219 " "Implemented 219 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696271343342 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696271343342 ""} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Implemented 180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696271343342 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696271343342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696271344527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  2 15:29:04 2023 " "Processing ended: Mon Oct  2 15:29:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696271344527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696271344527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696271344527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696271344527 ""}
