Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sys_top_behav xil_defaultlib.sys_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:6240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:6250]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:6255]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:7637]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:35344]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:38361]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:46052]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:46055]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:46070]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:46073]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:46079]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:46082]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:46088]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:9721]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:48495]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:48498]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:18059]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:18083]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:18107]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:18115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:19221]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:20012]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:20015]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:22521]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:22524]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:22529]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:22532]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:22537]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:22540]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:22545]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:22548]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:22553]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:22556]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:22561]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:22564]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:22569]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:22572]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:22577]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:22580]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:22585]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:22588]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:24443]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:24446]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:26161]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:26167]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:26198]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:26201]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:27524]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:27527]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:29275]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:29278]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:29349]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/PROCESSOR/ET1035_top.v:29352]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/UART/uart_top.v:568]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/UART/uart_top.v:661]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/UART/uart_top.v:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/UART/uart_top.v:1600]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/UART/uart_top.v:1603]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CO' [D:/d/IRP-SOC-main/Design/ET1035_SRC/UART/uart_top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'O' [D:/d/IRP-SOC-main/Design/ET1035_SRC/UART/uart_top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'PWDATA' [D:/d/IRP-SOC-main/Design/ET1035_SRC/I2C/i2c_top.v:51]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'PRDATA' [D:/d/IRP-SOC-main/Design/ET1035_SRC/I2C/i2c_top.v:56]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
