@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXstate[3:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXshift[7:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.baudAcc[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":109:2:109:7|User-specified initial value defined for instance ALU.overflow is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":109:2:109:7|User-specified initial value defined for instance ALU.r7[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":109:2:109:7|User-specified initial value defined for instance ALU.r6[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":109:2:109:7|User-specified initial value defined for instance ALU.r5[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":109:2:109:7|User-specified initial value defined for instance ALU.r4[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":109:2:109:7|User-specified initial value defined for instance ALU.r3[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":109:2:109:7|User-specified initial value defined for instance ALU.r2[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":109:2:109:7|User-specified initial value defined for instance ALU.r1[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\alu.v":109:2:109:7|User-specified initial value defined for instance ALU.r0[15:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":63:2:63:7|User-specified initial value defined for instance clkdiv[23:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":63:2:63:7|User-specified initial value defined for instance TXbuffer[7:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":63:2:63:7|User-specified initial value defined for instance params[3:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":63:2:63:7|User-specified initial value defined for instance op[4:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":63:2:63:7|User-specified initial value defined for instance y[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":63:2:63:7|User-specified initial value defined for instance b[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":63:2:63:7|User-specified initial value defined for instance a[2:0] is being ignored. 
@W: FX1039 :"c:\linuxenv\cygwin\home\gabriel\testbenches\reg\verilog\top.v":63:2:63:7|User-specified initial value defined for instance TXstart is being ignored. 
@W: MT420 |Found inferred clock top|CLK with period 21.85ns. Please declare a user-defined clock on object "p:CLK"
