###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Sep 21 06:33:59 2023
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.252
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.549
- Arrival Time                  9.433
= Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    0.116 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M      | 0.000 | 0.000 |   0.000 |    0.116 | 
     | U0_RegFile/\regArr_reg[0][7]            | CK ^ -> Q ^  | SDFFRHQX2M  | 0.099 | 0.267 |   0.267 |    0.383 | 
     | U0_RegFile/FE_OFC23_Operand_A_7_        | A ^ -> Y ^   | BUFX6M      | 0.270 | 0.221 |   0.487 |    0.603 | 
     | U0_ALU/div_52/FE_RC_69_0                | B ^ -> Y v   | CLKXOR2X2M  | 0.109 | 0.357 |   0.845 |    0.961 | 
     | U0_ALU/div_52/FE_RC_67_0                | B v -> Y ^   | NOR2X2M     | 0.161 | 0.138 |   0.983 |    1.099 | 
     | U0_ALU/div_52/FE_RC_80_0                | C ^ -> Y v   | NAND4X2M    | 0.164 | 0.158 |   1.141 |    1.257 | 
     | U0_ALU/div_52/FE_RC_125_0               | B v -> Y ^   | NAND3X2M    | 0.182 | 0.157 |   1.299 |    1.414 | 
     | U0_ALU/div_52/FE_RC_157_0               | A ^ -> Y v   | NAND2X2M    | 0.192 | 0.166 |   1.464 |    1.580 | 
     | U0_ALU/div_52/FE_RC_166_0               | AN v -> Y v  | NAND2BX2M   | 0.107 | 0.219 |   1.684 |    1.800 | 
     | U0_ALU/div_52/FE_RC_165_0               | C v -> Y ^   | NAND3BX2M   | 0.119 | 0.107 |   1.790 |    1.906 | 
     | U0_ALU/div_52/FE_RC_164_0               | A ^ -> Y v   | NAND2X2M    | 0.066 | 0.071 |   1.861 |    1.977 | 
     | U0_ALU/div_52/FE_RC_163_0               | A v -> Y ^   | NAND3X2M    | 0.139 | 0.091 |   1.952 |    2.068 | 
     | U0_ALU/div_52/FE_RC_162_0               | A ^ -> Y v   | NAND2X4M    | 0.228 | 0.166 |   2.118 |    2.234 | 
     | U0_ALU/div_52/FE_RC_230_0               | A1 v -> Y ^  | OAI21X4M    | 0.221 | 0.212 |   2.330 |    2.446 | 
     | U0_ALU/div_52/FE_RC_243_0               | A ^ -> Y v   | CLKNAND2X2M | 0.338 | 0.253 |   2.583 |    2.699 | 
     | U0_ALU/div_52/FE_RC_236_0               | A v -> Y ^   | CLKNAND2X2M | 0.121 | 0.120 |   2.703 |    2.819 | 
     | U0_ALU/div_52/FE_RC_260_0               | A ^ -> Y v   | INVX2M      | 0.045 | 0.051 |   2.754 |    2.870 | 
     | U0_ALU/div_52/FE_RC_307_0               | B v -> Y ^   | NAND2X2M    | 0.119 | 0.088 |   2.842 |    2.958 | 
     | U0_ALU/div_52/FE_RC_305_0               | B ^ -> Y v   | NAND3BX2M   | 0.191 | 0.153 |   2.995 |    3.111 | 
     | U0_ALU/div_52/FE_RC_319_0               | B v -> Y ^   | NAND2X2M    | 0.308 | 0.234 |   3.229 |    3.345 | 
     | U0_ALU/div_52/U37                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.170 | 0.324 |   3.553 |    3.669 | 
     | U0_ALU/div_52/FE_RC_351_0               | AN v -> Y v  | NOR2BX4M    | 0.093 | 0.162 |   3.715 |    3.831 | 
     | U0_ALU/div_52/FE_RC_350_0               | A v -> Y ^   | INVX2M      | 0.122 | 0.101 |   3.816 |    3.932 | 
     | U0_ALU/div_52/FE_RC_375_0               | A ^ -> Y v   | INVX2M      | 0.057 | 0.064 |   3.880 |    3.996 | 
     | U0_ALU/div_52/FE_RC_374_0               | AN v -> Y v  | NAND3BX2M   | 0.235 | 0.235 |   4.115 |    4.230 | 
     | U0_ALU/div_52/FE_RC_384_0               | C v -> Y ^   | NAND3X2M    | 0.117 | 0.136 |   4.250 |    4.366 | 
     | U0_ALU/div_52/FE_RC_383_0               | A ^ -> Y v   | CLKNAND2X2M | 0.107 | 0.099 |   4.349 |    4.465 | 
     | U0_ALU/div_52/FE_RC_382_0               | A v -> Y ^   | NAND3X2M    | 0.175 | 0.123 |   4.472 |    4.588 | 
     | U0_ALU/div_52/FE_RC_410_0               | B ^ -> Y v   | CLKNAND2X2M | 0.122 | 0.122 |   4.594 |    4.710 | 
     | U0_ALU/div_52/FE_RC_444_0               | B v -> Y ^   | NAND2X2M    | 0.175 | 0.141 |   4.735 |    4.851 | 
     | U0_ALU/div_52/FE_RC_461_0               | A ^ -> Y v   | NAND2X3M    | 0.086 | 0.088 |   4.823 |    4.939 | 
     | U0_ALU/div_52/FE_RC_460_0               | A v -> Y ^   | NAND2X4M    | 0.133 | 0.095 |   4.918 |    5.034 | 
     | U0_ALU/div_52/FE_RC_506_0               | B ^ -> Y v   | CLKNAND2X2M | 0.109 | 0.107 |   5.025 |    5.141 | 
     | U0_ALU/div_52/FE_RC_505_0               | A v -> Y ^   | NAND3X2M    | 0.142 | 0.105 |   5.130 |    5.246 | 
     | U0_ALU/div_52/FE_RC_504_0               | A ^ -> Y v   | NAND2X4M    | 0.152 | 0.114 |   5.244 |    5.360 | 
     | U0_ALU/div_52/FE_RC_573_0               | A v -> Y ^   | INVX4M      | 0.161 | 0.139 |   5.383 |    5.499 | 
     | U0_ALU/div_52/U53                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.203 | 0.316 |   5.699 |    5.815 | 
     | U0_ALU/div_52/FE_RC_551_0               | A v -> Y ^   | INVX2M      | 0.108 | 0.115 |   5.814 |    5.930 | 
     | U0_ALU/div_52/FE_RC_544_0               | A0 ^ -> Y v  | AOI2B1X4M   | 0.073 | 0.071 |   5.885 |    6.001 | 
     | U0_ALU/div_52/FE_RC_577_0               | B0 v -> Y ^  | OAI2BB1X2M  | 0.117 | 0.093 |   5.978 |    6.094 | 
     | U0_ALU/div_52/FE_RC_576_0               | A ^ -> Y v   | NAND2X4M    | 0.108 | 0.098 |   6.077 |    6.193 | 
     | U0_ALU/div_52/FE_RC_600_0               | B v -> Y ^   | NAND3X4M    | 0.108 | 0.095 |   6.172 |    6.288 | 
     | U0_ALU/div_52/FE_RC_599_0               | A ^ -> Y v   | NAND3X3M    | 0.078 | 0.074 |   6.246 |    6.362 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFHX1M    | 0.127 | 0.279 |   6.525 |    6.641 | 
     | U0_ALU/div_52/U71                       | A v -> Y v   | AND2X6M     | 0.117 | 0.216 |   6.741 |    6.857 | 
     | U0_ALU/div_52/U61                       | S0 v -> Y v  | MX2X2M      | 0.102 | 0.201 |   6.943 |    7.059 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFHX2M    | 0.091 | 0.387 |   7.330 |    7.446 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX2M    | 0.098 | 0.246 |   7.575 |    7.691 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.105 | 0.256 |   7.831 |    7.947 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX2M    | 0.100 | 0.252 |   8.082 |    8.198 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX2M    | 0.089 | 0.238 |   8.320 |    8.436 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX2M    | 0.101 | 0.248 |   8.569 |    8.685 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX2M    | 0.092 | 0.241 |   8.810 |    8.926 | 
     | U0_ALU/U88                              | C0 v -> Y ^  | AOI222X1M   | 0.511 | 0.428 |   9.238 |    9.354 | 
     | U0_ALU/U85                              | A1 ^ -> Y v  | AOI31X2M    | 0.190 | 0.195 |   9.432 |    9.548 | 
     | U0_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRHQX1M  | 0.190 | 0.000 |   9.433 |    9.549 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -0.116 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.116 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.000 | 0.000 |   0.000 |   -0.116 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.390
- Arrival Time                  7.260
= Slack Time                    2.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.130 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |    2.130 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.610 | 0.659 |   0.659 |    2.789 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.360 | 0.363 |   1.022 |    3.152 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.276 | 0.252 |   1.274 |    3.404 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.178 |   1.452 |    3.582 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.563 |   2.015 |    4.144 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.558 |   2.573 |    4.703 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.134 |    5.264 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.559 |   3.693 |    5.823 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.255 |    6.385 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.164 | 0.602 |   4.857 |    6.987 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.104 | 0.308 |   5.166 |    7.296 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.065 | 0.072 |   5.237 |    7.367 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.394 |   5.631 |    7.761 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.118 | 0.280 |   5.911 |    8.041 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.147 | 0.417 |   6.328 |    8.458 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.356 | 0.266 |   6.594 |    8.724 | 
     | U0_ALU/mult_49/FS_1/U19      | A1 ^ -> Y v  | OAI21X1M   | 0.117 | 0.140 |   6.734 |    8.864 | 
     | U0_ALU/mult_49/FS_1/U2       | B0N v -> Y v | AOI21BX2M  | 0.065 | 0.183 |   6.917 |    9.047 | 
     | U0_ALU/mult_49/FS_1/U6       | B v -> Y v   | XNOR2X2M   | 0.103 | 0.157 |   7.074 |    9.204 | 
     | U0_ALU/U39                   | A0N v -> Y v | OAI2BB1X2M | 0.082 | 0.186 |   7.260 |    9.390 | 
     | U0_ALU/\ALU_OUT_reg[15]      | D v          | SDFFRQX2M  | 0.082 | 0.000 |   7.260 |    9.390 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -2.130 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -2.130 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.130 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.432
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.368
- Arrival Time                  7.203
= Slack Time                    2.164
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    2.164 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M      | 0.000 | 0.000 |   0.000 |    2.164 | 
     | U0_RegFile/\regArr_reg[0][7]            | CK ^ -> Q ^  | SDFFRHQX2M  | 0.099 | 0.267 |   0.267 |    2.431 | 
     | U0_RegFile/FE_OFC23_Operand_A_7_        | A ^ -> Y ^   | BUFX6M      | 0.270 | 0.221 |   0.487 |    2.652 | 
     | U0_ALU/div_52/FE_RC_69_0                | B ^ -> Y v   | CLKXOR2X2M  | 0.109 | 0.357 |   0.845 |    3.009 | 
     | U0_ALU/div_52/FE_RC_67_0                | B v -> Y ^   | NOR2X2M     | 0.161 | 0.138 |   0.983 |    3.147 | 
     | U0_ALU/div_52/FE_RC_80_0                | C ^ -> Y v   | NAND4X2M    | 0.164 | 0.158 |   1.141 |    3.306 | 
     | U0_ALU/div_52/FE_RC_125_0               | B v -> Y ^   | NAND3X2M    | 0.182 | 0.157 |   1.298 |    3.463 | 
     | U0_ALU/div_52/FE_RC_157_0               | A ^ -> Y v   | NAND2X2M    | 0.192 | 0.166 |   1.464 |    3.629 | 
     | U0_ALU/div_52/FE_RC_166_0               | AN v -> Y v  | NAND2BX2M   | 0.107 | 0.219 |   1.684 |    3.848 | 
     | U0_ALU/div_52/FE_RC_165_0               | C v -> Y ^   | NAND3BX2M   | 0.119 | 0.107 |   1.790 |    3.954 | 
     | U0_ALU/div_52/FE_RC_164_0               | A ^ -> Y v   | NAND2X2M    | 0.066 | 0.071 |   1.861 |    4.025 | 
     | U0_ALU/div_52/FE_RC_163_0               | A v -> Y ^   | NAND3X2M    | 0.139 | 0.091 |   1.952 |    4.116 | 
     | U0_ALU/div_52/FE_RC_162_0               | A ^ -> Y v   | NAND2X4M    | 0.228 | 0.166 |   2.118 |    4.282 | 
     | U0_ALU/div_52/FE_RC_230_0               | A1 v -> Y ^  | OAI21X4M    | 0.221 | 0.212 |   2.330 |    4.494 | 
     | U0_ALU/div_52/FE_RC_243_0               | A ^ -> Y v   | CLKNAND2X2M | 0.338 | 0.253 |   2.583 |    4.748 | 
     | U0_ALU/div_52/FE_RC_236_0               | A v -> Y ^   | CLKNAND2X2M | 0.121 | 0.120 |   2.703 |    4.868 | 
     | U0_ALU/div_52/FE_RC_260_0               | A ^ -> Y v   | INVX2M      | 0.045 | 0.051 |   2.754 |    4.918 | 
     | U0_ALU/div_52/FE_RC_307_0               | B v -> Y ^   | NAND2X2M    | 0.119 | 0.088 |   2.842 |    5.006 | 
     | U0_ALU/div_52/FE_RC_305_0               | B ^ -> Y v   | NAND3BX2M   | 0.191 | 0.153 |   2.995 |    5.159 | 
     | U0_ALU/div_52/FE_RC_319_0               | B v -> Y ^   | NAND2X2M    | 0.308 | 0.234 |   3.229 |    5.393 | 
     | U0_ALU/div_52/U37                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.170 | 0.324 |   3.553 |    5.717 | 
     | U0_ALU/div_52/FE_RC_351_0               | AN v -> Y v  | NOR2BX4M    | 0.093 | 0.162 |   3.715 |    5.879 | 
     | U0_ALU/div_52/FE_RC_350_0               | A v -> Y ^   | INVX2M      | 0.122 | 0.101 |   3.816 |    5.980 | 
     | U0_ALU/div_52/FE_RC_375_0               | A ^ -> Y v   | INVX2M      | 0.057 | 0.064 |   3.880 |    6.044 | 
     | U0_ALU/div_52/FE_RC_374_0               | AN v -> Y v  | NAND3BX2M   | 0.235 | 0.235 |   4.114 |    6.279 | 
     | U0_ALU/div_52/FE_RC_384_0               | C v -> Y ^   | NAND3X2M    | 0.117 | 0.136 |   4.250 |    6.415 | 
     | U0_ALU/div_52/FE_RC_383_0               | A ^ -> Y v   | CLKNAND2X2M | 0.107 | 0.099 |   4.349 |    6.513 | 
     | U0_ALU/div_52/FE_RC_382_0               | A v -> Y ^   | NAND3X2M    | 0.175 | 0.123 |   4.472 |    6.637 | 
     | U0_ALU/div_52/FE_RC_410_0               | B ^ -> Y v   | CLKNAND2X2M | 0.122 | 0.122 |   4.594 |    6.758 | 
     | U0_ALU/div_52/FE_RC_444_0               | B v -> Y ^   | NAND2X2M    | 0.175 | 0.141 |   4.735 |    6.899 | 
     | U0_ALU/div_52/FE_RC_461_0               | A ^ -> Y v   | NAND2X3M    | 0.086 | 0.088 |   4.823 |    6.987 | 
     | U0_ALU/div_52/FE_RC_460_0               | A v -> Y ^   | NAND2X4M    | 0.133 | 0.095 |   4.918 |    7.082 | 
     | U0_ALU/div_52/FE_RC_506_0               | B ^ -> Y v   | CLKNAND2X2M | 0.109 | 0.107 |   5.025 |    7.189 | 
     | U0_ALU/div_52/FE_RC_505_0               | A v -> Y ^   | NAND3X2M    | 0.142 | 0.105 |   5.130 |    7.294 | 
     | U0_ALU/div_52/FE_RC_504_0               | A ^ -> Y v   | NAND2X4M    | 0.152 | 0.114 |   5.244 |    7.409 | 
     | U0_ALU/div_52/FE_RC_573_0               | A v -> Y ^   | INVX4M      | 0.161 | 0.139 |   5.383 |    7.547 | 
     | U0_ALU/div_52/U53                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.203 | 0.316 |   5.699 |    7.863 | 
     | U0_ALU/div_52/FE_RC_551_0               | A v -> Y ^   | INVX2M      | 0.108 | 0.115 |   5.814 |    7.978 | 
     | U0_ALU/div_52/FE_RC_544_0               | A0 ^ -> Y v  | AOI2B1X4M   | 0.073 | 0.071 |   5.885 |    8.049 | 
     | U0_ALU/div_52/FE_RC_577_0               | B0 v -> Y ^  | OAI2BB1X2M  | 0.117 | 0.093 |   5.978 |    8.143 | 
     | U0_ALU/div_52/FE_RC_576_0               | A ^ -> Y v   | NAND2X4M    | 0.108 | 0.098 |   6.077 |    8.241 | 
     | U0_ALU/div_52/FE_RC_600_0               | B v -> Y ^   | NAND3X4M    | 0.108 | 0.095 |   6.172 |    8.336 | 
     | U0_ALU/div_52/FE_RC_599_0               | A ^ -> Y v   | NAND3X3M    | 0.078 | 0.074 |   6.246 |    8.410 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFHX1M    | 0.127 | 0.279 |   6.525 |    8.689 | 
     | U0_ALU/div_52/U71                       | A v -> Y v   | AND2X6M     | 0.117 | 0.216 |   6.741 |    8.906 | 
     | U0_ALU/U91                              | A0 v -> Y ^  | AOI222X1M   | 0.504 | 0.280 |   7.021 |    9.186 | 
     | U0_ALU/U89                              | A1 ^ -> Y v  | AOI31X2M    | 0.191 | 0.182 |   7.203 |    9.367 | 
     | U0_ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX1M   | 0.191 | 0.000 |   7.203 |    9.368 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -2.164 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -2.164 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX1M | 0.000 | 0.000 |   0.000 |   -2.164 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.391
- Arrival Time                  7.042
= Slack Time                    2.349
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.349 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |    2.349 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.610 | 0.659 |   0.659 |    3.007 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.360 | 0.363 |   1.022 |    3.370 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.276 | 0.252 |   1.274 |    3.622 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.178 |   1.452 |    3.801 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.563 |   2.014 |    4.363 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.558 |   2.573 |    4.921 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.134 |    5.482 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.559 |   3.693 |    6.041 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.255 |    6.604 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.164 | 0.602 |   4.857 |    7.206 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.104 | 0.308 |   5.166 |    7.514 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.065 | 0.072 |   5.237 |    7.586 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.394 |   5.631 |    7.980 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.118 | 0.280 |   5.911 |    8.259 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.147 | 0.417 |   6.328 |    8.677 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.356 | 0.266 |   6.594 |    8.943 | 
     | U0_ALU/mult_49/FS_1/U20      | C ^ -> Y v   | XOR3XLM    | 0.154 | 0.251 |   6.846 |    9.194 | 
     | U0_ALU/U38                   | A0N v -> Y v | OAI2BB1X2M | 0.077 | 0.197 |   7.042 |    9.391 | 
     | U0_ALU/\ALU_OUT_reg[14]      | D v          | SDFFRQX2M  | 0.077 | 0.000 |   7.042 |    9.391 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -2.349 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -2.349 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.349 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.391
- Arrival Time                  6.663
= Slack Time                    2.728
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.728 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |    2.728 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.610 | 0.659 |   0.659 |    3.387 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.360 | 0.363 |   1.022 |    3.750 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.276 | 0.252 |   1.274 |    4.002 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.178 |   1.452 |    4.180 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.563 |   2.015 |    4.743 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.558 |   2.573 |    5.301 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.134 |    5.862 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.559 |   3.693 |    6.421 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.255 |    6.983 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.164 | 0.602 |   4.857 |    7.586 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.104 | 0.308 |   5.166 |    7.894 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.065 | 0.072 |   5.237 |    7.966 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.394 |   5.631 |    8.359 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.118 | 0.280 |   5.911 |    8.639 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.147 | 0.417 |   6.328 |    9.056 | 
     | U0_ALU/mult_49/FS_1/U22      | A v -> Y v   | XNOR2X1M   | 0.108 | 0.153 |   6.481 |    9.210 | 
     | U0_ALU/U37                   | A0N v -> Y v | OAI2BB1X2M | 0.075 | 0.182 |   6.663 |    9.391 | 
     | U0_ALU/\ALU_OUT_reg[13]      | D v          | SDFFRQX2M  | 0.075 | 0.000 |   6.663 |    9.391 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -2.728 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -2.728 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.728 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.392
- Arrival Time                  6.312
= Slack Time                    3.080
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.081 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |    3.081 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.610 | 0.659 |   0.659 |    3.739 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.360 | 0.363 |   1.022 |    4.102 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.276 | 0.252 |   1.274 |    4.354 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.178 |   1.452 |    4.532 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.563 |   2.015 |    5.095 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.558 |   2.573 |    5.653 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.134 |    6.214 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.559 |   3.693 |    6.773 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.255 |    7.336 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.164 | 0.602 |   4.857 |    7.938 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.104 | 0.308 |   5.166 |    8.246 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.065 | 0.072 |   5.237 |    8.318 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.394 |   5.631 |    8.712 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.118 | 0.280 |   5.911 |    8.991 | 
     | U0_ALU/mult_49/FS_1/U27      | B v -> Y v   | CLKXOR2X2M | 0.084 | 0.230 |   6.140 |    9.221 | 
     | U0_ALU/U36                   | A0N v -> Y v | OAI2BB1X2M | 0.071 | 0.172 |   6.312 |    9.392 | 
     | U0_ALU/\ALU_OUT_reg[12]      | D v          | SDFFRQX2M  | 0.071 | 0.000 |   6.312 |    9.392 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -3.080 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.080 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.080 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.371
- Arrival Time                  6.016
= Slack Time                    3.355
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    3.355 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.000 | 0.000 |   0.000 |    3.355 | 
     | U0_RegFile/\regArr_reg[0][7]     | CK ^ -> Q ^ | SDFFRHQX2M  | 0.099 | 0.267 |   0.267 |    3.621 | 
     | U0_RegFile/FE_OFC23_Operand_A_7_ | A ^ -> Y ^  | BUFX6M      | 0.270 | 0.221 |   0.487 |    3.842 | 
     | U0_ALU/div_52/FE_RC_69_0         | B ^ -> Y v  | CLKXOR2X2M  | 0.109 | 0.357 |   0.845 |    4.199 | 
     | U0_ALU/div_52/FE_RC_67_0         | B v -> Y ^  | NOR2X2M     | 0.161 | 0.138 |   0.983 |    4.338 | 
     | U0_ALU/div_52/FE_RC_80_0         | C ^ -> Y v  | NAND4X2M    | 0.164 | 0.158 |   1.141 |    4.496 | 
     | U0_ALU/div_52/FE_RC_125_0        | B v -> Y ^  | NAND3X2M    | 0.182 | 0.157 |   1.298 |    4.653 | 
     | U0_ALU/div_52/FE_RC_157_0        | A ^ -> Y v  | NAND2X2M    | 0.192 | 0.166 |   1.464 |    4.819 | 
     | U0_ALU/div_52/FE_RC_166_0        | AN v -> Y v | NAND2BX2M   | 0.107 | 0.219 |   1.684 |    5.038 | 
     | U0_ALU/div_52/FE_RC_165_0        | C v -> Y ^  | NAND3BX2M   | 0.119 | 0.107 |   1.790 |    5.145 | 
     | U0_ALU/div_52/FE_RC_164_0        | A ^ -> Y v  | NAND2X2M    | 0.066 | 0.071 |   1.861 |    5.216 | 
     | U0_ALU/div_52/FE_RC_163_0        | A v -> Y ^  | NAND3X2M    | 0.139 | 0.091 |   1.952 |    5.306 | 
     | U0_ALU/div_52/FE_RC_162_0        | A ^ -> Y v  | NAND2X4M    | 0.228 | 0.166 |   2.118 |    5.472 | 
     | U0_ALU/div_52/FE_RC_230_0        | A1 v -> Y ^ | OAI21X4M    | 0.221 | 0.212 |   2.330 |    5.685 | 
     | U0_ALU/div_52/FE_RC_243_0        | A ^ -> Y v  | CLKNAND2X2M | 0.338 | 0.253 |   2.583 |    5.938 | 
     | U0_ALU/div_52/FE_RC_236_0        | A v -> Y ^  | CLKNAND2X2M | 0.121 | 0.120 |   2.703 |    6.058 | 
     | U0_ALU/div_52/FE_RC_260_0        | A ^ -> Y v  | INVX2M      | 0.045 | 0.051 |   2.754 |    6.109 | 
     | U0_ALU/div_52/FE_RC_307_0        | B v -> Y ^  | NAND2X2M    | 0.119 | 0.088 |   2.842 |    6.196 | 
     | U0_ALU/div_52/FE_RC_305_0        | B ^ -> Y v  | NAND3BX2M   | 0.191 | 0.153 |   2.995 |    6.349 | 
     | U0_ALU/div_52/FE_RC_319_0        | B v -> Y ^  | NAND2X2M    | 0.308 | 0.234 |   3.229 |    6.584 | 
     | U0_ALU/div_52/U37                | S0 ^ -> Y v | CLKMX2X2M   | 0.170 | 0.324 |   3.553 |    6.908 | 
     | U0_ALU/div_52/FE_RC_348_0        | A v -> Y ^  | INVX2M      | 0.096 | 0.100 |   3.653 |    7.008 | 
     | U0_ALU/div_52/FE_RC_347_0        | A ^ -> Y v  | NAND2X2M    | 0.150 | 0.103 |   3.757 |    7.111 | 
     | U0_ALU/div_52/FE_RC_414_0        | A v -> Y ^  | NAND2X2M    | 0.145 | 0.124 |   3.881 |    7.236 | 
     | U0_ALU/div_52/FE_RC_419_0        | AN ^ -> Y ^ | NAND2BX2M   | 0.179 | 0.184 |   4.065 |    7.419 | 
     | U0_ALU/div_52/FE_RC_440_0        | B ^ -> Y v  | NAND2X2M    | 0.213 | 0.176 |   4.241 |    7.595 | 
     | U0_ALU/div_52/U49                | S0 v -> Y v | CLKMX2X2M   | 0.202 | 0.307 |   4.547 |    7.902 | 
     | U0_ALU/div_52/FE_RC_451_0        | AN v -> Y v | NAND2BX2M   | 0.128 | 0.229 |   4.776 |    8.131 | 
     | U0_ALU/div_52/FE_RC_461_0        | B v -> Y ^  | NAND2X3M    | 0.089 | 0.094 |   4.870 |    8.225 | 
     | U0_ALU/div_52/FE_RC_460_0        | A ^ -> Y v  | NAND2X4M    | 0.094 | 0.080 |   4.950 |    8.305 | 
     | U0_ALU/div_52/FE_RC_506_0        | B v -> Y ^  | CLKNAND2X2M | 0.078 | 0.077 |   5.027 |    8.382 | 
     | U0_ALU/div_52/FE_RC_505_0        | A ^ -> Y v  | NAND3X2M    | 0.138 | 0.106 |   5.133 |    8.487 | 
     | U0_ALU/div_52/FE_RC_504_0        | A v -> Y ^  | NAND2X4M    | 0.171 | 0.136 |   5.269 |    8.624 | 
     | U0_ALU/div_52/FE_RC_573_0        | A ^ -> Y v  | INVX4M      | 0.088 | 0.095 |   5.364 |    8.718 | 
     | U0_ALU/U64                       | C0 v -> Y ^ | AOI222X1M   | 0.593 | 0.473 |   5.836 |    9.191 | 
     | U0_ALU/U61                       | A1 ^ -> Y v | AOI31X2M    | 0.176 | 0.179 |   6.016 |    9.371 | 
     | U0_ALU/\ALU_OUT_reg[2]           | D v         | SDFFRQX1M   | 0.176 | 0.000 |   6.016 |    9.371 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -3.355 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.355 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX1M | 0.000 | 0.000 |   0.000 |   -3.355 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.391
- Arrival Time                  5.965
= Slack Time                    3.426
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.426 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |    3.426 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.610 | 0.659 |   0.659 |    4.084 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.360 | 0.363 |   1.022 |    4.448 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.276 | 0.252 |   1.274 |    4.700 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.178 |   1.452 |    4.878 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.563 |   2.014 |    5.440 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.558 |   2.573 |    5.999 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.134 |    6.559 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.559 |   3.693 |    7.118 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.255 |    7.681 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.164 | 0.602 |   4.857 |    8.283 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.104 | 0.308 |   5.166 |    8.591 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.065 | 0.072 |   5.237 |    8.663 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.394 |   5.631 |    9.057 | 
     | U0_ALU/mult_49/FS_1/U15      | A v -> Y v   | XNOR2X1M   | 0.109 | 0.150 |   5.781 |    9.207 | 
     | U0_ALU/U35                   | A0N v -> Y v | OAI2BB1X2M | 0.078 | 0.184 |   5.965 |    9.391 | 
     | U0_ALU/\ALU_OUT_reg[11]      | D v          | SDFFRQX2M  | 0.078 | 0.000 |   5.965 |    9.391 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -3.426 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.426 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.426 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.391
- Arrival Time                  5.828
= Slack Time                    3.563
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.563 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |    3.563 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.610 | 0.659 |   0.659 |    4.222 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.360 | 0.363 |   1.022 |    4.585 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.276 | 0.252 |   1.274 |    4.837 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.178 |   1.452 |    5.015 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.563 |   2.014 |    5.578 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.558 |   2.573 |    6.136 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.134 |    6.697 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.559 |   3.693 |    7.256 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.255 |    7.819 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.164 | 0.602 |   4.857 |    8.421 | 
     | U0_ALU/mult_49/U14           | B v -> Y v   | CLKXOR2X2M | 0.117 | 0.271 |   5.128 |    8.692 | 
     | U0_ALU/mult_49/FS_1/U33      | B v -> Y ^   | NOR2X1M    | 0.189 | 0.157 |   5.285 |    8.849 | 
     | U0_ALU/mult_49/FS_1/U18      | AN ^ -> Y ^  | NAND2BX1M  | 0.109 | 0.160 |   5.445 |    9.009 | 
     | U0_ALU/mult_49/FS_1/U17      | A ^ -> Y v   | CLKXOR2X2M | 0.083 | 0.208 |   5.653 |    9.216 | 
     | U0_ALU/U34                   | A0N v -> Y v | OAI2BB1X2M | 0.076 | 0.175 |   5.828 |    9.391 | 
     | U0_ALU/\ALU_OUT_reg[10]      | D v          | SDFFRQX2M  | 0.076 | 0.000 |   5.828 |    9.391 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -3.563 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.563 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.563 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.383
- Arrival Time                  5.418
= Slack Time                    3.965
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.965 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    3.965 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.610 | 0.659 |   0.659 |    4.623 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.360 | 0.363 |   1.022 |    4.986 | 
     | U0_ALU/mult_49/U108          | B v -> Y ^  | NOR2X1M    | 0.259 | 0.241 |   1.262 |    5.227 | 
     | U0_ALU/mult_49/U6            | B ^ -> Y ^  | AND2X2M    | 0.081 | 0.171 |   1.433 |    5.398 | 
     | U0_ALU/mult_49/S2_2_1        | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.548 |   1.981 |    5.946 | 
     | U0_ALU/mult_49/S2_3_1        | B ^ -> CO ^ | ADDFX2M    | 0.123 | 0.564 |   2.545 |    6.509 | 
     | U0_ALU/mult_49/S2_4_1        | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.556 |   3.101 |    7.066 | 
     | U0_ALU/mult_49/S2_5_1        | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.559 |   3.660 |    7.625 | 
     | U0_ALU/mult_49/S2_6_1        | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   4.217 |    8.182 | 
     | U0_ALU/mult_49/S4_1          | B ^ -> S v  | ADDFX2M    | 0.168 | 0.607 |   4.824 |    8.789 | 
     | U0_ALU/mult_49/U24           | A v -> Y ^  | INVX2M     | 0.086 | 0.092 |   4.916 |    8.881 | 
     | U0_ALU/mult_49/U23           | B ^ -> Y v  | XNOR2X2M   | 0.111 | 0.101 |   5.017 |    8.982 | 
     | U0_ALU/mult_49/FS_1/U7       | A v -> Y ^  | INVX2M     | 0.068 | 0.073 |   5.091 |    9.055 | 
     | U0_ALU/mult_49/FS_1/U8       | A ^ -> Y v  | INVX2M     | 0.028 | 0.035 |   5.126 |    9.090 | 
     | U0_ALU/U97                   | B0 v -> Y ^ | AOI2BB2XLM | 0.278 | 0.190 |   5.316 |    9.281 | 
     | U0_ALU/U95                   | A1 ^ -> Y v | AOI21X2M   | 0.118 | 0.102 |   5.418 |    9.383 | 
     | U0_ALU/\ALU_OUT_reg[8]       | D v         | SDFFRQX2M  | 0.118 | 0.000 |   5.418 |    9.383 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -3.965 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.965 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.965 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.392
- Arrival Time                  5.422
= Slack Time                    3.970
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.970 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |    3.970 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.610 | 0.659 |   0.659 |    4.628 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.360 | 0.363 |   1.022 |    4.991 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.254 | 0.238 |   1.260 |    5.229 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.076 | 0.166 |   1.426 |    5.395 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.552 |   1.977 |    5.947 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.557 |   2.534 |    6.504 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   3.090 |    7.059 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   3.648 |    7.618 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.133 | 0.572 |   4.221 |    8.191 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.161 | 0.602 |   4.822 |    8.792 | 
     | U0_ALU/mult_49/U11           | B v -> Y v   | CLKXOR2X2M | 0.130 | 0.281 |   5.103 |    9.073 | 
     | U0_ALU/mult_49/FS_1/U4       | A v -> Y v   | XNOR2X2M   | 0.107 | 0.139 |   5.242 |    9.212 | 
     | U0_ALU/U33                   | A0N v -> Y v | OAI2BB1X2M | 0.073 | 0.180 |   5.422 |    9.392 | 
     | U0_ALU/\ALU_OUT_reg[9]       | D v          | SDFFRQX2M  | 0.073 | 0.000 |   5.422 |    9.392 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -3.970 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.970 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.970 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.372
- Arrival Time                  5.372
= Slack Time                    4.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.000 |       |   0.000 |    4.000 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    4.000 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.610 | 0.659 |   0.659 |    4.658 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M    | 0.360 | 0.363 |   1.022 |    5.021 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M   | 0.315 | 0.275 |   1.297 |    5.297 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M   | 0.081 | 0.176 |   1.473 |    5.473 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M   | 0.113 | 0.546 |   2.019 |    6.019 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M   | 0.122 | 0.562 |   2.581 |    6.581 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M   | 0.120 | 0.562 |   3.143 |    7.143 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M   | 0.124 | 0.566 |   3.709 |    7.709 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> CO ^ | ADDFX2M   | 0.117 | 0.561 |   4.270 |    8.269 | 
     | U0_ALU/mult_49/S4_0          | B ^ -> S v  | ADDFX2M   | 0.146 | 0.577 |   4.847 |    8.846 | 
     | U0_ALU/mult_49/FS_1/U14      | A v -> Y v  | BUFX2M    | 0.055 | 0.160 |   5.007 |    9.007 | 
     | U0_ALU/U82                   | B0 v -> Y ^ | AOI22X1M  | 0.273 | 0.213 |   5.220 |    9.219 | 
     | U0_ALU/U81                   | A1 ^ -> Y v | AOI31X2M  | 0.172 | 0.152 |   5.372 |    9.371 | 
     | U0_ALU/\ALU_OUT_reg[7]       | D v         | SDFFRQX2M | 0.172 | 0.000 |   5.372 |    9.372 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -4.000 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -4.000 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -4.000 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.374
- Arrival Time                  4.895
= Slack Time                    4.479
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.000 |       |   0.000 |    4.479 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    4.479 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.610 | 0.659 |   0.659 |    5.138 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M    | 0.360 | 0.363 |   1.022 |    5.501 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M   | 0.315 | 0.275 |   1.297 |    5.776 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M   | 0.081 | 0.176 |   1.473 |    5.953 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M   | 0.113 | 0.546 |   2.019 |    6.498 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M   | 0.122 | 0.562 |   2.581 |    7.060 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M   | 0.120 | 0.562 |   3.143 |    7.623 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M   | 0.124 | 0.566 |   3.709 |    8.188 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> S v  | ADDFX2M   | 0.138 | 0.568 |   4.277 |    8.756 | 
     | U0_ALU/mult_49/FS_1/U13      | A v -> Y v  | BUFX2M    | 0.056 | 0.159 |   4.436 |    8.915 | 
     | U0_ALU/U80                   | A0 v -> Y ^ | AOI222X1M | 0.550 | 0.293 |   4.728 |    9.208 | 
     | U0_ALU/U77                   | A1 ^ -> Y v | AOI31X2M  | 0.160 | 0.166 |   4.894 |    9.374 | 
     | U0_ALU/\ALU_OUT_reg[6]       | D v         | SDFFRQX2M | 0.160 | 0.000 |   4.895 |    9.374 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -4.479 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -4.479 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -4.479 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.373
- Arrival Time                  4.870
= Slack Time                    4.503
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    4.503 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.000 | 0.000 |   0.000 |    4.503 | 
     | U0_RegFile/\regArr_reg[0][7]     | CK ^ -> Q ^ | SDFFRHQX2M  | 0.099 | 0.267 |   0.267 |    4.769 | 
     | U0_RegFile/FE_OFC23_Operand_A_7_ | A ^ -> Y ^  | BUFX6M      | 0.270 | 0.221 |   0.487 |    4.990 | 
     | U0_ALU/div_52/FE_RC_69_0         | B ^ -> Y v  | CLKXOR2X2M  | 0.109 | 0.357 |   0.845 |    5.348 | 
     | U0_ALU/div_52/FE_RC_67_0         | B v -> Y ^  | NOR2X2M     | 0.161 | 0.138 |   0.983 |    5.486 | 
     | U0_ALU/div_52/FE_RC_80_0         | C ^ -> Y v  | NAND4X2M    | 0.164 | 0.158 |   1.141 |    5.644 | 
     | U0_ALU/div_52/FE_RC_125_0        | B v -> Y ^  | NAND3X2M    | 0.182 | 0.157 |   1.298 |    5.801 | 
     | U0_ALU/div_52/FE_RC_157_0        | A ^ -> Y v  | NAND2X2M    | 0.192 | 0.166 |   1.464 |    5.967 | 
     | U0_ALU/div_52/FE_RC_166_0        | AN v -> Y v | NAND2BX2M   | 0.107 | 0.219 |   1.684 |    6.186 | 
     | U0_ALU/div_52/FE_RC_165_0        | C v -> Y ^  | NAND3BX2M   | 0.119 | 0.107 |   1.790 |    6.293 | 
     | U0_ALU/div_52/FE_RC_164_0        | A ^ -> Y v  | NAND2X2M    | 0.066 | 0.071 |   1.861 |    6.364 | 
     | U0_ALU/div_52/FE_RC_163_0        | A v -> Y ^  | NAND3X2M    | 0.139 | 0.091 |   1.952 |    6.455 | 
     | U0_ALU/div_52/FE_RC_162_0        | A ^ -> Y v  | NAND2X4M    | 0.228 | 0.166 |   2.118 |    6.621 | 
     | U0_ALU/div_52/FE_RC_230_0        | A1 v -> Y ^ | OAI21X4M    | 0.221 | 0.212 |   2.330 |    6.833 | 
     | U0_ALU/div_52/FE_RC_243_0        | A ^ -> Y v  | CLKNAND2X2M | 0.338 | 0.253 |   2.583 |    7.086 | 
     | U0_ALU/div_52/FE_RC_236_0        | A v -> Y ^  | CLKNAND2X2M | 0.121 | 0.120 |   2.703 |    7.206 | 
     | U0_ALU/div_52/FE_RC_260_0        | A ^ -> Y v  | INVX2M      | 0.045 | 0.051 |   2.754 |    7.257 | 
     | U0_ALU/div_52/FE_RC_307_0        | B v -> Y ^  | NAND2X2M    | 0.119 | 0.088 |   2.842 |    7.345 | 
     | U0_ALU/div_52/FE_RC_305_0        | B ^ -> Y v  | NAND3BX2M   | 0.191 | 0.153 |   2.995 |    7.498 | 
     | U0_ALU/div_52/FE_RC_319_0        | B v -> Y ^  | NAND2X2M    | 0.308 | 0.234 |   3.229 |    7.732 | 
     | U0_ALU/div_52/U37                | S0 ^ -> Y v | CLKMX2X2M   | 0.170 | 0.324 |   3.553 |    8.056 | 
     | U0_ALU/div_52/FE_RC_348_0        | A v -> Y ^  | INVX2M      | 0.096 | 0.100 |   3.653 |    8.156 | 
     | U0_ALU/div_52/FE_RC_347_0        | A ^ -> Y v  | NAND2X2M    | 0.150 | 0.103 |   3.757 |    8.260 | 
     | U0_ALU/div_52/FE_RC_414_0        | A v -> Y ^  | NAND2X2M    | 0.145 | 0.124 |   3.881 |    8.384 | 
     | U0_ALU/div_52/FE_RC_419_0        | AN ^ -> Y ^ | NAND2BX2M   | 0.179 | 0.184 |   4.065 |    8.568 | 
     | U0_ALU/div_52/FE_RC_440_0        | B ^ -> Y v  | NAND2X2M    | 0.213 | 0.176 |   4.241 |    8.744 | 
     | U0_ALU/U68                       | C0 v -> Y ^ | AOI222X1M   | 0.512 | 0.455 |   4.696 |    9.199 | 
     | U0_ALU/U65                       | A1 ^ -> Y v | AOI31X2M    | 0.166 | 0.174 |   4.870 |    9.372 | 
     | U0_ALU/\ALU_OUT_reg[3]           | D v         | SDFFRQX2M   | 0.166 | 0.000 |   4.870 |    9.373 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -4.503 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -4.503 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -4.503 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.375
- Arrival Time                  4.296
= Slack Time                    5.079
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.000 |       |   0.000 |    5.079 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    5.079 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.610 | 0.659 |   0.659 |    5.737 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M    | 0.360 | 0.363 |   1.022 |    6.101 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M   | 0.315 | 0.275 |   1.297 |    6.376 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M   | 0.081 | 0.176 |   1.473 |    6.552 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M   | 0.113 | 0.546 |   2.019 |    7.098 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M   | 0.122 | 0.562 |   2.581 |    7.660 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M   | 0.120 | 0.562 |   3.143 |    8.222 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> S v  | ADDFX2M   | 0.139 | 0.568 |   3.711 |    8.790 | 
     | U0_ALU/mult_49/FS_1/U12      | A v -> Y v  | BUFX2M    | 0.058 | 0.161 |   3.871 |    8.950 | 
     | U0_ALU/U76                   | A0 v -> Y ^ | AOI222X1M | 0.498 | 0.263 |   4.135 |    9.214 | 
     | U0_ALU/U73                   | A1 ^ -> Y v | AOI31X2M  | 0.153 | 0.161 |   4.296 |    9.375 | 
     | U0_ALU/\ALU_OUT_reg[5]       | D v         | SDFFRQX2M | 0.153 | 0.000 |   4.296 |    9.375 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -5.079 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -5.079 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.079 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.380
- Arrival Time                  4.259
= Slack Time                    5.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.000 |       |   0.000 |    5.121 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    5.121 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.179 | 0.515 |   0.515 |    5.636 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M   | 0.410 | 0.294 |   0.809 |    5.930 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M  | 0.219 | 0.207 |   1.016 |    6.137 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M   | 0.304 | 0.235 |   1.252 |    6.372 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M    | 0.112 | 0.115 |   1.367 |    6.487 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M  | 0.315 | 0.161 |   1.528 |    6.649 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M | 1.238 | 0.804 |   2.332 |    7.452 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M    | 0.254 | 0.200 |   2.531 |    7.652 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M    | 0.928 | 0.587 |   3.118 |    8.239 | 
     | U0_RegFile/U303                   | S1 ^ -> Y v | MX4X1M    | 0.209 | 0.390 |   3.508 |    8.629 | 
     | U0_RegFile/U276                   | D v -> Y v  | MX4X1M    | 0.131 | 0.393 |   3.901 |    9.022 | 
     | U0_RegFile/U275                   | A0 v -> Y v | AO22X1M   | 0.132 | 0.358 |   4.259 |    9.380 | 
     | U0_RegFile/\RdData_reg[4]         | D v         | SDFFRQX2M | 0.132 | 0.000 |   4.259 |    9.380 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.121 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.121 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.121 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.385
- Arrival Time                  4.260
= Slack Time                    5.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.000 |       |   0.000 |    5.125 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    5.125 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.179 | 0.515 |   0.515 |    5.640 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M   | 0.410 | 0.294 |   0.809 |    5.934 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M  | 0.219 | 0.207 |   1.016 |    6.141 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M   | 0.304 | 0.235 |   1.252 |    6.376 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M    | 0.112 | 0.115 |   1.367 |    6.491 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M  | 0.315 | 0.161 |   1.528 |    6.653 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M | 1.238 | 0.804 |   2.332 |    7.456 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M    | 0.254 | 0.200 |   2.531 |    7.656 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M    | 0.928 | 0.587 |   3.118 |    8.243 | 
     | U0_RegFile/U302                   | S1 ^ -> Y v | MX4X1M    | 0.209 | 0.389 |   3.507 |    8.632 | 
     | U0_RegFile/U272                   | D v -> Y v  | MX4X1M    | 0.154 | 0.418 |   3.925 |    9.050 | 
     | U0_RegFile/U271                   | A0 v -> Y v | AO22X1M   | 0.106 | 0.335 |   4.260 |    9.385 | 
     | U0_RegFile/\RdData_reg[3]         | D v         | SDFFRQX2M | 0.106 | 0.000 |   4.260 |    9.385 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.125 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.125 | 
     | U0_RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.125 | 
     +-----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_RegFile/\RdData_reg[1] /CK 
Endpoint:   U0_RegFile/\RdData_reg[1] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.382
- Arrival Time                  4.257
= Slack Time                    5.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.000 |       |   0.000 |    5.125 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    5.125 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.179 | 0.515 |   0.515 |    5.640 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M   | 0.410 | 0.294 |   0.809 |    5.934 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M  | 0.219 | 0.207 |   1.016 |    6.141 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M   | 0.304 | 0.235 |   1.252 |    6.376 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M    | 0.112 | 0.115 |   1.367 |    6.491 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M  | 0.315 | 0.161 |   1.528 |    6.653 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M | 1.238 | 0.804 |   2.332 |    7.456 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M    | 0.254 | 0.200 |   2.531 |    7.656 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M    | 0.928 | 0.587 |   3.118 |    8.243 | 
     | U0_RegFile/U266                   | S1 ^ -> Y v | MX4X1M    | 0.192 | 0.373 |   3.491 |    8.616 | 
     | U0_RegFile/U264                   | D v -> Y v  | MX4X1M    | 0.155 | 0.413 |   3.904 |    9.029 | 
     | U0_RegFile/U263                   | A0 v -> Y v | AO22X1M   | 0.122 | 0.353 |   4.257 |    9.382 | 
     | U0_RegFile/\RdData_reg[1]         | D v         | SDFFRQX2M | 0.122 | 0.000 |   4.257 |    9.382 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.125 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.125 | 
     | U0_RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.125 | 
     +-----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.385
- Arrival Time                  4.256
= Slack Time                    5.129
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.000 |       |   0.000 |    5.129 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    5.129 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.179 | 0.515 |   0.515 |    5.644 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M   | 0.410 | 0.294 |   0.809 |    5.938 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M  | 0.219 | 0.207 |   1.016 |    6.145 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M   | 0.304 | 0.235 |   1.252 |    6.381 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M    | 0.112 | 0.115 |   1.367 |    6.496 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M  | 0.315 | 0.161 |   1.528 |    6.657 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M | 1.238 | 0.804 |   2.332 |    7.461 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M    | 0.254 | 0.200 |   2.531 |    7.661 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M    | 0.928 | 0.587 |   3.118 |    8.247 | 
     | U0_RegFile/U301                   | S1 ^ -> Y v | MX4X1M    | 0.194 | 0.376 |   3.494 |    8.624 | 
     | U0_RegFile/U268                   | D v -> Y v  | MX4X1M    | 0.163 | 0.423 |   3.917 |    9.046 | 
     | U0_RegFile/U267                   | A0 v -> Y v | AO22X1M   | 0.107 | 0.339 |   4.256 |    9.385 | 
     | U0_RegFile/\RdData_reg[2]         | D v         | SDFFRQX2M | 0.107 | 0.000 |   4.256 |    9.385 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.129 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.129 | 
     | U0_RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.129 | 
     +-----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_RegFile/\RdData_reg[0] /CK 
Endpoint:   U0_RegFile/\RdData_reg[0] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.382
- Arrival Time                  4.225
= Slack Time                    5.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.000 |       |   0.000 |    5.156 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    5.156 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.179 | 0.515 |   0.515 |    5.671 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M   | 0.410 | 0.294 |   0.809 |    5.965 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M  | 0.219 | 0.207 |   1.016 |    6.172 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M   | 0.304 | 0.235 |   1.252 |    6.408 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M    | 0.112 | 0.115 |   1.367 |    6.523 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M  | 0.315 | 0.161 |   1.528 |    6.684 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M | 1.238 | 0.804 |   2.332 |    7.488 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M    | 0.254 | 0.200 |   2.531 |    7.688 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M    | 0.928 | 0.587 |   3.118 |    8.274 | 
     | U0_RegFile/U300                   | S1 ^ -> Y v | MX4X1M    | 0.170 | 0.352 |   3.470 |    8.627 | 
     | U0_RegFile/U260                   | D v -> Y v  | MX4X1M    | 0.150 | 0.402 |   3.872 |    9.028 | 
     | U0_RegFile/U259                   | A0 v -> Y v | AO22X1M   | 0.123 | 0.353 |   4.225 |    9.382 | 
     | U0_RegFile/\RdData_reg[0]         | D v         | SDFFRQX2M | 0.123 | 0.000 |   4.225 |    9.382 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.156 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.156 | 
     | U0_RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.156 | 
     +-----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/\RdData_reg[5] /CK 
Endpoint:   U0_RegFile/\RdData_reg[5] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.384
- Arrival Time                  4.086
= Slack Time                    5.298
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.000 |       |   0.000 |    5.298 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    5.298 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.179 | 0.515 |   0.515 |    5.813 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M   | 0.410 | 0.294 |   0.809 |    6.107 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M  | 0.219 | 0.207 |   1.016 |    6.314 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M   | 0.304 | 0.235 |   1.252 |    6.549 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M    | 0.112 | 0.115 |   1.367 |    6.664 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M | 0.345 | 0.243 |   1.610 |    6.907 | 
     | U4                                | A ^ -> Y ^  | BUFX2M    | 0.650 | 0.478 |   2.087 |    7.385 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M    | 0.222 | 0.220 |   2.307 |    7.605 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M    | 0.838 | 0.526 |   2.833 |    8.131 | 
     | U0_RegFile/U304                   | S0 ^ -> Y v | MX4X1M    | 0.201 | 0.546 |   3.379 |    8.676 | 
     | U0_RegFile/U280                   | D v -> Y v  | MX4X1M    | 0.117 | 0.373 |   3.752 |    9.050 | 
     | U0_RegFile/U279                   | A0 v -> Y v | AO22X1M   | 0.113 | 0.334 |   4.086 |    9.384 | 
     | U0_RegFile/\RdData_reg[5]         | D v         | SDFFRQX2M | 0.113 | 0.000 |   4.086 |    9.384 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.298 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.298 | 
     | U0_RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.298 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/\RdData_reg[6] /CK 
Endpoint:   U0_RegFile/\RdData_reg[6] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.385
- Arrival Time                  4.082
= Slack Time                    5.302
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.000 |       |   0.000 |    5.302 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    5.302 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.179 | 0.515 |   0.515 |    5.817 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M   | 0.410 | 0.294 |   0.809 |    6.111 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M  | 0.219 | 0.207 |   1.016 |    6.318 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M   | 0.304 | 0.235 |   1.251 |    6.554 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M    | 0.112 | 0.115 |   1.367 |    6.669 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M | 0.345 | 0.243 |   1.610 |    6.912 | 
     | U4                                | A ^ -> Y ^  | BUFX2M    | 0.650 | 0.478 |   2.087 |    7.390 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M    | 0.222 | 0.220 |   2.307 |    7.610 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M    | 0.838 | 0.526 |   2.833 |    8.135 | 
     | U0_RegFile/U305                   | S0 ^ -> Y v | MX4X1M    | 0.195 | 0.540 |   3.373 |    8.675 | 
     | U0_RegFile/U284                   | D v -> Y v  | MX4X1M    | 0.123 | 0.379 |   3.752 |    9.054 | 
     | U0_RegFile/U283                   | A0 v -> Y v | AO22X1M   | 0.108 | 0.330 |   4.082 |    9.385 | 
     | U0_RegFile/\RdData_reg[6]         | D v         | SDFFRQX2M | 0.108 | 0.000 |   4.082 |    9.385 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.302 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.302 | 
     | U0_RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.302 | 
     +-----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_RegFile/\RdData_reg[7] /CK 
Endpoint:   U0_RegFile/\RdData_reg[7] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.383
- Arrival Time                  4.063
= Slack Time                    5.319
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.000 |       |   0.000 |    5.319 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    5.319 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.179 | 0.515 |   0.515 |    5.835 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M   | 0.410 | 0.294 |   0.809 |    6.129 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M  | 0.219 | 0.207 |   1.016 |    6.336 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M   | 0.304 | 0.235 |   1.251 |    6.571 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M    | 0.112 | 0.115 |   1.367 |    6.686 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M | 0.345 | 0.243 |   1.610 |    6.929 | 
     | U4                                | A ^ -> Y ^  | BUFX2M    | 0.650 | 0.478 |   2.087 |    7.407 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M    | 0.222 | 0.220 |   2.307 |    7.627 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M    | 0.838 | 0.526 |   2.833 |    8.153 | 
     | U0_RegFile/U306                   | S0 ^ -> Y v | MX4X1M    | 0.176 | 0.521 |   3.354 |    8.674 | 
     | U0_RegFile/U288                   | D v -> Y v  | MX4X1M    | 0.121 | 0.370 |   3.724 |    9.044 | 
     | U0_RegFile/U287                   | A0 v -> Y v | AO22X1M   | 0.117 | 0.339 |   4.063 |    9.383 | 
     | U0_RegFile/\RdData_reg[7]         | D v         | SDFFRQX2M | 0.117 | 0.000 |   4.063 |    9.383 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.319 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.319 | 
     | U0_RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.319 | 
     +-----------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][1] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.371
- Arrival Time                  3.797
= Slack Time                    5.574
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.574 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.574 | 
     | U0_RegFile/\regArr_reg[1][1] | CK ^ -> Q v | SDFFRHQX4M | 0.165 | 0.339 |   0.339 |    5.913 | 
     | U0_ALU/div_52/U28            | A v -> Y ^  | INVX6M     | 0.373 | 0.253 |   0.592 |    6.166 | 
     | U0_ALU/div_52/FE_RC_39_0     | A ^ -> Y v  | INVX2M     | 0.089 | 0.082 |   0.674 |    6.248 | 
     | U0_ALU/div_52/FE_RC_38_0     | B v -> Y ^  | NOR2X2M    | 0.224 | 0.170 |   0.844 |    6.418 | 
     | U0_ALU/div_52/FE_RC_72_0     | D ^ -> Y v  | NAND4BX2M  | 0.286 | 0.244 |   1.088 |    6.662 | 
     | U0_ALU/div_52/FE_RC_59_0     | A0 v -> Y ^ | OAI21X2M   | 0.504 | 0.379 |   1.466 |    7.040 | 
     | U0_ALU/div_52/FE_RC_140_0    | A ^ -> Y v  | INVX2M     | 0.127 | 0.113 |   1.579 |    7.153 | 
     | U0_ALU/div_52/FE_RC_139_0    | S0 v -> Y v | MXI2X1M    | 0.154 | 0.172 |   1.751 |    7.325 | 
     | U0_ALU/div_52/FE_RC_132_0    | A0 v -> Y ^ | AOI221XLM  | 0.599 | 0.422 |   2.174 |    7.748 | 
     | U0_ALU/div_52/FE_RC_130_0    | B ^ -> Y v  | MXI2X1M    | 0.173 | 0.187 |   2.361 |    7.935 | 
     | U0_ALU/div_52/U38            | B v -> Y v  | MX2X1M     | 0.169 | 0.330 |   2.692 |    8.265 | 
     | U0_ALU/div_52/FE_RC_234_0    | A v -> Y ^  | INVX2M     | 0.092 | 0.097 |   2.788 |    8.362 | 
     | U0_ALU/div_52/FE_RC_305_0    | AN ^ -> Y ^ | NAND3BX2M  | 0.186 | 0.171 |   2.960 |    8.533 | 
     | U0_ALU/div_52/FE_RC_319_0    | B ^ -> Y v  | NAND2X2M   | 0.243 | 0.196 |   3.155 |    8.729 | 
     | U0_ALU/U72                   | C0 v -> Y ^ | AOI222X1M  | 0.507 | 0.458 |   3.614 |    9.188 | 
     | U0_ALU/U69                   | A1 ^ -> Y v | AOI31X2M   | 0.177 | 0.183 |   3.796 |    9.370 | 
     | U0_ALU/\ALU_OUT_reg[4]       | D v         | SDFFRQX2M  | 0.177 | 0.000 |   3.797 |    9.371 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -5.574 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -5.574 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.574 | 
     +-------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][6] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.373
- Arrival Time                  3.574
= Slack Time                    5.799
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.799 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.799 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.515 |   0.515 |    6.314 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.410 | 0.294 |   0.809 |    6.608 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.016 |    6.815 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.304 | 0.235 |   1.252 |    7.050 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   1.367 |    7.165 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.345 | 0.243 |   1.610 |    7.409 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.650 | 0.478 |   2.087 |    7.886 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.307 |    8.106 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.838 | 0.526 |   2.833 |    8.632 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.216 |   3.049 |    8.848 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.500 | 0.344 |   3.393 |    9.191 | 
     | U0_RegFile/U201                   | B1 ^ -> Y v | OAI2BB2X1M | 0.168 | 0.181 |   3.574 |    9.372 | 
     | U0_RegFile/\regArr_reg[8][6]      | D v         | SDFFRQX2M  | 0.168 | 0.000 |   3.574 |    9.373 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.799 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.799 | 
     | U0_RegFile/\regArr_reg[8][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.799 | 
     +--------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][1] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.375
- Arrival Time                  3.574
= Slack Time                    5.801
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.801 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.801 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.515 |   0.515 |    6.316 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.410 | 0.294 |   0.809 |    6.610 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.016 |    6.817 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.304 | 0.235 |   1.252 |    7.052 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   1.367 |    7.168 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.345 | 0.243 |   1.610 |    7.411 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.650 | 0.478 |   2.087 |    7.888 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.307 |    8.108 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.838 | 0.526 |   2.833 |    8.634 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.216 |   3.049 |    8.850 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.512 | 0.350 |   3.400 |    9.201 | 
     | U0_RegFile/U244                   | B1 ^ -> Y v | OAI2BB2X1M | 0.154 | 0.174 |   3.574 |    9.375 | 
     | U0_RegFile/\regArr_reg[14][1]     | D v         | SDFFRQX2M  | 0.154 | 0.000 |   3.574 |    9.375 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.801 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.801 | 
     | U0_RegFile/\regArr_reg[14][1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.801 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][5] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.373
- Arrival Time                  3.572
= Slack Time                    5.801
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.801 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.801 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.515 |   0.515 |    6.316 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.410 | 0.294 |   0.809 |    6.610 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.016 |    6.817 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.304 | 0.235 |   1.251 |    7.053 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   1.367 |    7.168 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.345 | 0.243 |   1.610 |    7.411 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.650 | 0.478 |   2.087 |    7.888 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.307 |    8.108 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.838 | 0.526 |   2.833 |    8.634 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.216 |   3.049 |    8.850 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.512 | 0.350 |   3.400 |    9.201 | 
     | U0_RegFile/U248                   | B1 ^ -> Y v | OAI2BB2X1M | 0.166 | 0.172 |   3.571 |    9.373 | 
     | U0_RegFile/\regArr_reg[14][5]     | D v         | SDFFRQX2M  | 0.166 | 0.000 |   3.572 |    9.373 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.801 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.801 | 
     | U0_RegFile/\regArr_reg[14][5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.801 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][7] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.375
- Arrival Time                  3.572
= Slack Time                    5.803
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.803 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.803 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.515 |   0.515 |    6.318 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.410 | 0.294 |   0.809 |    6.612 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.016 |    6.819 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.304 | 0.235 |   1.252 |    7.054 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   1.367 |    7.169 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.345 | 0.243 |   1.610 |    7.412 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.650 | 0.478 |   2.087 |    7.890 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.307 |    8.110 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.838 | 0.526 |   2.833 |    8.636 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.216 |   3.049 |    8.852 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.512 | 0.350 |   3.400 |    9.202 | 
     | U0_RegFile/U250                   | B1 ^ -> Y v | OAI2BB2X1M | 0.154 | 0.173 |   3.572 |    9.375 | 
     | U0_RegFile/\regArr_reg[14][7]     | D v         | SDFFRQX2M  | 0.154 | 0.000 |   3.572 |    9.375 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.803 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.803 | 
     | U0_RegFile/\regArr_reg[14][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.803 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][2] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.372
- Arrival Time                  3.568
= Slack Time                    5.805
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.805 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.805 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.515 |   0.515 |    6.320 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.410 | 0.294 |   0.809 |    6.614 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.016 |    6.821 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.304 | 0.235 |   1.252 |    7.056 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   1.367 |    7.171 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.345 | 0.243 |   1.610 |    7.414 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.650 | 0.478 |   2.087 |    7.892 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.307 |    8.112 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.838 | 0.526 |   2.833 |    8.638 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.216 |   3.049 |    8.854 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.497 | 0.342 |   3.391 |    9.196 | 
     | U0_RegFile/U229                   | B1 ^ -> Y v | OAI2BB2X1M | 0.168 | 0.176 |   3.568 |    9.372 | 
     | U0_RegFile/\regArr_reg[12][2]     | D v         | SDFFRQX2M  | 0.168 | 0.000 |   3.568 |    9.372 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.805 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.805 | 
     | U0_RegFile/\regArr_reg[12][2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.805 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][6] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.374
- Arrival Time                  3.566
= Slack Time                    5.808
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.808 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.808 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.515 |   0.515 |    6.323 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.410 | 0.294 |   0.809 |    6.617 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.016 |    6.824 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.304 | 0.235 |   1.252 |    7.059 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   1.367 |    7.175 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.345 | 0.243 |   1.610 |    7.418 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.650 | 0.478 |   2.087 |    7.895 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.307 |    8.115 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.838 | 0.526 |   2.833 |    8.641 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.216 |   3.049 |    8.857 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.497 | 0.342 |   3.391 |    9.199 | 
     | U0_RegFile/U233                   | B1 ^ -> Y v | OAI2BB2X1M | 0.162 | 0.174 |   3.566 |    9.373 | 
     | U0_RegFile/\regArr_reg[12][6]     | D v         | SDFFRQX2M  | 0.162 | 0.000 |   3.566 |    9.374 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.808 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.808 | 
     | U0_RegFile/\regArr_reg[12][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.808 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][5] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.373
- Arrival Time                  3.564
= Slack Time                    5.809
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.809 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.809 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.515 |   0.515 |    6.325 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.410 | 0.294 |   0.809 |    6.619 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.016 |    6.826 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.304 | 0.235 |   1.252 |    7.061 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   1.367 |    7.176 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.345 | 0.243 |   1.610 |    7.419 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.650 | 0.478 |   2.087 |    7.897 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.307 |    8.117 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.838 | 0.526 |   2.833 |    8.643 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.216 |   3.049 |    8.859 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.500 | 0.344 |   3.393 |    9.202 | 
     | U0_RegFile/U200                   | B1 ^ -> Y v | OAI2BB2X1M | 0.164 | 0.171 |   3.564 |    9.373 | 
     | U0_RegFile/\regArr_reg[8][5]      | D v         | SDFFRQX2M  | 0.164 | 0.000 |   3.564 |    9.373 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.809 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.809 | 
     | U0_RegFile/\regArr_reg[8][5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.809 | 
     +--------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][3] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.375
- Arrival Time                  3.565
= Slack Time                    5.810
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.810 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.810 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.515 |   0.515 |    6.326 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.410 | 0.294 |   0.809 |    6.620 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.016 |    6.827 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.304 | 0.235 |   1.252 |    7.062 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   1.367 |    7.177 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.345 | 0.243 |   1.610 |    7.420 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.650 | 0.478 |   2.087 |    7.898 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.307 |    8.118 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.838 | 0.526 |   2.833 |    8.643 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.216 |   3.049 |    8.859 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.512 | 0.350 |   3.400 |    9.210 | 
     | U0_RegFile/U246                   | B1 ^ -> Y v | OAI2BB2X1M | 0.155 | 0.165 |   3.565 |    9.375 | 
     | U0_RegFile/\regArr_reg[14][3]     | D v         | SDFFRQX2M  | 0.155 | 0.000 |   3.565 |    9.375 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.810 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.810 | 
     | U0_RegFile/\regArr_reg[14][3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.810 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][4] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.375
- Arrival Time                  3.563
= Slack Time                    5.812
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.812 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.812 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.515 |   0.515 |    6.327 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.410 | 0.294 |   0.809 |    6.621 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.016 |    6.828 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.304 | 0.235 |   1.252 |    7.064 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   1.367 |    7.179 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.345 | 0.243 |   1.610 |    7.422 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.650 | 0.478 |   2.087 |    7.899 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.307 |    8.119 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.838 | 0.526 |   2.833 |    8.645 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.216 |   3.049 |    8.861 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.512 | 0.350 |   3.400 |    9.212 | 
     | U0_RegFile/U247                   | B1 ^ -> Y v | OAI2BB2X1M | 0.155 | 0.163 |   3.563 |    9.375 | 
     | U0_RegFile/\regArr_reg[14][4]     | D v         | SDFFRQX2M  | 0.155 | 0.000 |   3.563 |    9.375 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.812 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.812 | 
     | U0_RegFile/\regArr_reg[14][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.812 | 
     +---------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][2] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.376
- Arrival Time                  3.563
= Slack Time                    5.813
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.813 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.813 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.515 |   0.515 |    6.328 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.410 | 0.294 |   0.809 |    6.622 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.016 |    6.829 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.304 | 0.235 |   1.252 |    7.064 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   1.367 |    7.180 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.345 | 0.243 |   1.610 |    7.423 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.650 | 0.478 |   2.087 |    7.900 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.307 |    8.120 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.838 | 0.526 |   2.833 |    8.646 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.216 |   3.049 |    8.862 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.512 | 0.350 |   3.400 |    9.213 | 
     | U0_RegFile/U245                   | B1 ^ -> Y v | OAI2BB2X1M | 0.152 | 0.163 |   3.563 |    9.376 | 
     | U0_RegFile/\regArr_reg[14][2]     | D v         | SDFFRQX2M  | 0.152 | 0.000 |   3.563 |    9.376 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.813 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.813 | 
     | U0_RegFile/\regArr_reg[14][2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.813 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][1] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.376
- Arrival Time                  3.562
= Slack Time                    5.813
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.813 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.813 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.515 |   0.515 |    6.328 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.410 | 0.294 |   0.809 |    6.622 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.016 |    6.829 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.304 | 0.235 |   1.252 |    7.065 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   1.367 |    7.180 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.345 | 0.243 |   1.610 |    7.423 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.650 | 0.478 |   2.087 |    7.901 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.307 |    8.121 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.838 | 0.526 |   2.833 |    8.646 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.216 |   3.049 |    8.862 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.497 | 0.342 |   3.391 |    9.205 | 
     | U0_RegFile/U228                   | B1 ^ -> Y v | OAI2BB2X1M | 0.152 | 0.171 |   3.562 |    9.376 | 
     | U0_RegFile/\regArr_reg[12][1]     | D v         | SDFFRQX2M  | 0.152 | 0.000 |   3.562 |    9.376 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.813 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.813 | 
     | U0_RegFile/\regArr_reg[12][1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.813 | 
     +---------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][6] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.377
- Arrival Time                  3.561
= Slack Time                    5.816
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.816 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.816 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.515 |   0.515 |    6.331 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.410 | 0.294 |   0.809 |    6.625 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.016 |    6.832 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.304 | 0.235 |   1.252 |    7.068 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   1.367 |    7.183 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.345 | 0.243 |   1.610 |    7.426 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.650 | 0.478 |   2.087 |    7.904 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.307 |    8.124 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.838 | 0.526 |   2.833 |    8.649 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.216 |   3.049 |    8.865 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.512 | 0.350 |   3.400 |    9.216 | 
     | U0_RegFile/U249                   | B1 ^ -> Y v | OAI2BB2X1M | 0.146 | 0.161 |   3.561 |    9.377 | 
     | U0_RegFile/\regArr_reg[14][6]     | D v         | SDFFRQX2M  | 0.146 | 0.000 |   3.561 |    9.377 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.816 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.816 | 
     | U0_RegFile/\regArr_reg[14][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.816 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][7] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.457
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.344
- Arrival Time                  3.527
= Slack Time                    5.816
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.816 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.816 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.515 |   0.515 |    6.332 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.410 | 0.294 |   0.809 |    6.626 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.016 |    6.833 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.304 | 0.235 |   1.251 |    7.068 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   1.367 |    7.183 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.345 | 0.243 |   1.610 |    7.426 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.650 | 0.478 |   2.087 |    7.904 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.307 |    8.124 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.838 | 0.526 |   2.833 |    8.649 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.206 |   3.039 |    8.856 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.427 | 0.310 |   3.350 |    9.166 | 
     | U0_RegFile/U374                   | B1 ^ -> Y v | OAI2BB2X1M | 0.167 | 0.177 |   3.527 |    9.343 | 
     | U0_RegFile/\regArr_reg[2][7]      | D v         | SDFFSQX1M  | 0.167 | 0.000 |   3.527 |    9.344 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.816 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.816 | 
     | U0_RegFile/\regArr_reg[2][7] | CK ^       | SDFFSQX1M | 0.000 | 0.000 |   0.000 |   -5.816 | 
     +--------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][4] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.374
- Arrival Time                  3.557
= Slack Time                    5.817
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.817 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.817 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.515 |   0.515 |    6.332 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.410 | 0.294 |   0.809 |    6.626 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.016 |    6.833 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.304 | 0.235 |   1.252 |    7.068 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   1.367 |    7.183 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.345 | 0.243 |   1.610 |    7.427 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.650 | 0.478 |   2.087 |    7.904 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.307 |    8.124 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.838 | 0.526 |   2.833 |    8.650 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.216 |   3.049 |    8.866 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.497 | 0.342 |   3.391 |    9.208 | 
     | U0_RegFile/U231                   | B1 ^ -> Y v | OAI2BB2X1M | 0.159 | 0.166 |   3.557 |    9.374 | 
     | U0_RegFile/\regArr_reg[12][4]     | D v         | SDFFRQX2M  | 0.159 | 0.000 |   3.557 |    9.374 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.817 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.817 | 
     | U0_RegFile/\regArr_reg[12][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.817 | 
     +---------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][2] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.375
- Arrival Time                  3.558
= Slack Time                    5.817
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.817 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.817 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.515 |   0.515 |    6.332 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.410 | 0.294 |   0.809 |    6.626 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.016 |    6.833 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.304 | 0.235 |   1.252 |    7.069 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   1.367 |    7.184 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.345 | 0.243 |   1.610 |    7.427 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.650 | 0.478 |   2.087 |    7.905 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.307 |    8.125 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.838 | 0.526 |   2.833 |    8.650 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.216 |   3.049 |    8.866 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.500 | 0.344 |   3.393 |    9.210 | 
     | U0_RegFile/U197                   | B1 ^ -> Y v | OAI2BB2X1M | 0.155 | 0.165 |   3.558 |    9.375 | 
     | U0_RegFile/\regArr_reg[8][2]      | D v         | SDFFRQX2M  | 0.155 | 0.000 |   3.558 |    9.375 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.817 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.817 | 
     | U0_RegFile/\regArr_reg[8][2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.817 | 
     +--------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.373
- Arrival Time                  3.556
= Slack Time                    5.818
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.818 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.818 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.515 |   0.515 |    6.333 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.410 | 0.294 |   0.809 |    6.627 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.016 |    6.834 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.304 | 0.235 |   1.252 |    7.069 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   1.367 |    7.184 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.345 | 0.243 |   1.610 |    7.427 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.650 | 0.478 |   2.087 |    7.905 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.307 |    8.125 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.838 | 0.526 |   2.833 |    8.651 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.206 |   3.039 |    8.857 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.496 | 0.348 |   3.388 |    9.205 | 
     | U0_RegFile/U348                   | B1 ^ -> Y v | OAI2BB2X1M | 0.163 | 0.168 |   3.556 |    9.373 | 
     | U0_RegFile/\regArr_reg[6][4]      | D v         | SDFFRQX2M  | 0.163 | 0.000 |   3.556 |    9.373 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.818 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.818 | 
     | U0_RegFile/\regArr_reg[6][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.818 | 
     +--------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][5] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.375
- Arrival Time                  3.556
= Slack Time                    5.819
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.819 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.819 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.515 |   0.515 |    6.334 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.410 | 0.294 |   0.809 |    6.628 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.016 |    6.835 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.304 | 0.235 |   1.252 |    7.071 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   1.367 |    7.186 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.345 | 0.243 |   1.610 |    7.429 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.650 | 0.478 |   2.087 |    7.907 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.307 |    8.127 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.838 | 0.526 |   2.833 |    8.652 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.216 |   3.049 |    8.868 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.497 | 0.342 |   3.391 |    9.211 | 
     | U0_RegFile/U232                   | B1 ^ -> Y v | OAI2BB2X1M | 0.157 | 0.164 |   3.556 |    9.375 | 
     | U0_RegFile/\regArr_reg[12][5]     | D v         | SDFFRQX2M  | 0.157 | 0.000 |   3.556 |    9.375 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.819 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.819 | 
     | U0_RegFile/\regArr_reg[12][5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.819 | 
     +---------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][3] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.375
- Arrival Time                  3.555
= Slack Time                    5.821
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.821 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.821 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.515 |   0.515 |    6.336 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.410 | 0.294 |   0.809 |    6.630 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.016 |    6.837 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.304 | 0.235 |   1.252 |    7.072 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   1.367 |    7.187 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.345 | 0.243 |   1.610 |    7.430 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.650 | 0.478 |   2.087 |    7.908 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.307 |    8.128 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.838 | 0.526 |   2.833 |    8.654 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.216 |   3.049 |    8.870 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.497 | 0.342 |   3.391 |    9.212 | 
     | U0_RegFile/U230                   | B1 ^ -> Y v | OAI2BB2X1M | 0.154 | 0.163 |   3.555 |    9.375 | 
     | U0_RegFile/\regArr_reg[12][3]     | D v         | SDFFRQX2M  | 0.154 | 0.000 |   3.555 |    9.375 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.821 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.821 | 
     | U0_RegFile/\regArr_reg[12][3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.821 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][5] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.374
- Arrival Time                  3.553
= Slack Time                    5.822
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.822 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.822 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.515 |   0.515 |    6.337 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.410 | 0.294 |   0.809 |    6.631 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.016 |    6.838 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.304 | 0.235 |   1.251 |    7.073 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   1.367 |    7.188 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.345 | 0.243 |   1.610 |    7.431 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.650 | 0.478 |   2.087 |    7.909 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.307 |    8.129 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.838 | 0.526 |   2.833 |    8.655 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.206 |   3.039 |    8.861 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.496 | 0.348 |   3.388 |    9.209 | 
     | U0_RegFile/U349                   | B1 ^ -> Y v | OAI2BB2X1M | 0.159 | 0.165 |   3.553 |    9.374 | 
     | U0_RegFile/\regArr_reg[6][5]      | D v         | SDFFRQX2M  | 0.159 | 0.000 |   3.553 |    9.374 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.822 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.822 | 
     | U0_RegFile/\regArr_reg[6][5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.822 | 
     +--------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.375
- Arrival Time                  3.554
= Slack Time                    5.822
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.822 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.822 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.515 |   0.515 |    6.337 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.410 | 0.294 |   0.809 |    6.631 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.016 |    6.838 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.304 | 0.235 |   1.252 |    7.073 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   1.367 |    7.189 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.345 | 0.243 |   1.610 |    7.432 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.650 | 0.478 |   2.087 |    7.909 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.307 |    8.129 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.838 | 0.526 |   2.833 |    8.655 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.216 |   3.049 |    8.871 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.500 | 0.344 |   3.393 |    9.215 | 
     | U0_RegFile/U199                   | B1 ^ -> Y v | OAI2BB2X1M | 0.153 | 0.161 |   3.554 |    9.375 | 
     | U0_RegFile/\regArr_reg[8][4]      | D v         | SDFFRQX2M  | 0.153 | 0.000 |   3.554 |    9.375 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.822 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.822 | 
     | U0_RegFile/\regArr_reg[8][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.822 | 
     +--------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][7] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.376
- Arrival Time                  3.554
= Slack Time                    5.822
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.822 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.822 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.515 |   0.515 |    6.338 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.410 | 0.294 |   0.809 |    6.632 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.016 |    6.839 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.304 | 0.235 |   1.252 |    7.074 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   1.367 |    7.189 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.345 | 0.243 |   1.610 |    7.432 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.650 | 0.478 |   2.087 |    7.910 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.307 |    8.130 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.838 | 0.526 |   2.833 |    8.656 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.206 |   3.039 |    8.862 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.496 | 0.348 |   3.388 |    9.210 | 
     | U0_RegFile/U351                   | B1 ^ -> Y v | OAI2BB2X1M | 0.148 | 0.166 |   3.554 |    9.376 | 
     | U0_RegFile/\regArr_reg[6][7]      | D v         | SDFFRQX2M  | 0.148 | 0.000 |   3.554 |    9.376 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.822 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.822 | 
     | U0_RegFile/\regArr_reg[6][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.822 | 
     +--------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][3] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.376
- Arrival Time                  3.553
= Slack Time                    5.822
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.822 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.822 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.515 |   0.515 |    6.338 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.410 | 0.294 |   0.809 |    6.632 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.016 |    6.839 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.304 | 0.235 |   1.252 |    7.074 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   1.367 |    7.189 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.345 | 0.243 |   1.610 |    7.432 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.650 | 0.478 |   2.087 |    7.910 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.307 |    8.130 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.838 | 0.526 |   2.833 |    8.656 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.216 |   3.049 |    8.872 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.500 | 0.344 |   3.393 |    9.215 | 
     | U0_RegFile/U198                   | B1 ^ -> Y v | OAI2BB2X1M | 0.152 | 0.160 |   3.553 |    9.376 | 
     | U0_RegFile/\regArr_reg[8][3]      | D v         | SDFFRQX2M  | 0.152 | 0.000 |   3.553 |    9.376 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.822 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.822 | 
     | U0_RegFile/\regArr_reg[8][3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.822 | 
     +--------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][0] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.373
- Arrival Time                  3.550
= Slack Time                    5.823
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.823 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.823 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.515 |   0.515 |    6.338 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.410 | 0.294 |   0.809 |    6.632 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.016 |    6.839 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.304 | 0.235 |   1.251 |    7.074 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   1.367 |    7.189 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.345 | 0.243 |   1.610 |    7.432 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.650 | 0.478 |   2.087 |    7.910 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.307 |    8.130 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.838 | 0.526 |   2.833 |    8.656 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.216 |   3.049 |    8.872 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.457 | 0.320 |   3.369 |    9.192 | 
     | U0_RegFile/U211                   | B1 ^ -> Y v | OAI2BB2X1M | 0.166 | 0.181 |   3.550 |    9.373 | 
     | U0_RegFile/\regArr_reg[10][0]     | D v         | SDFFRQX2M  | 0.166 | 0.000 |   3.550 |    9.373 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.823 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.823 | 
     | U0_RegFile/\regArr_reg[10][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.823 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][6] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.376
- Arrival Time                  3.552
= Slack Time                    5.823
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.823 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.823 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.515 |   0.515 |    6.339 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.410 | 0.294 |   0.809 |    6.633 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.016 |    6.840 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.304 | 0.235 |   1.251 |    7.075 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   1.367 |    7.190 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.345 | 0.243 |   1.610 |    7.433 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.650 | 0.478 |   2.087 |    7.911 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.307 |    8.131 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.838 | 0.526 |   2.833 |    8.656 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.206 |   3.039 |    8.863 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.496 | 0.348 |   3.388 |    9.211 | 
     | U0_RegFile/U350                   | B1 ^ -> Y v | OAI2BB2X1M | 0.150 | 0.165 |   3.552 |    9.376 | 
     | U0_RegFile/\regArr_reg[6][6]      | D v         | SDFFRQX2M  | 0.150 | 0.000 |   3.552 |    9.376 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.823 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.823 | 
     | U0_RegFile/\regArr_reg[6][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.823 | 
     +--------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][0] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.422
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.378
- Arrival Time                  3.554
= Slack Time                    5.824
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.824 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.824 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.515 |   0.515 |    6.339 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.410 | 0.294 |   0.809 |    6.633 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.016 |    6.840 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.304 | 0.235 |   1.252 |    7.075 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   1.367 |    7.190 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.345 | 0.243 |   1.610 |    7.433 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.650 | 0.478 |   2.087 |    7.911 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.307 |    8.131 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.838 | 0.526 |   2.833 |    8.657 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.216 |   3.049 |    8.873 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.497 | 0.342 |   3.391 |    9.215 | 
     | U0_RegFile/U227                   | B1 ^ -> Y v | OAI2BB2X1M | 0.142 | 0.163 |   3.554 |    9.378 | 
     | U0_RegFile/\regArr_reg[12][0]     | D v         | SDFFRQX2M  | 0.142 | 0.000 |   3.554 |    9.378 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.824 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.824 | 
     | U0_RegFile/\regArr_reg[12][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.824 | 
     +---------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][1] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.422
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.378
- Arrival Time                  3.554
= Slack Time                    5.825
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.825 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.825 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.515 |   0.515 |    6.340 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.410 | 0.294 |   0.809 |    6.634 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.016 |    6.841 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.304 | 0.235 |   1.252 |    7.076 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   1.367 |    7.191 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.345 | 0.243 |   1.610 |    7.434 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.650 | 0.478 |   2.087 |    7.912 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.307 |    8.132 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.838 | 0.526 |   2.833 |    8.658 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.216 |   3.049 |    8.874 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.500 | 0.344 |   3.393 |    9.217 | 
     | U0_RegFile/U196                   | B1 ^ -> Y v | OAI2BB2X1M | 0.141 | 0.161 |   3.554 |    9.378 | 
     | U0_RegFile/\regArr_reg[8][1]      | D v         | SDFFRQX2M  | 0.141 | 0.000 |   3.554 |    9.378 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.825 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.825 | 
     | U0_RegFile/\regArr_reg[8][1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.825 | 
     +--------------------------------------------------------------------------------------------+ 

