// Seed: 1378367439
module module_0 (
    input wand id_0
);
  wire id_2;
  assign id_2 = id_2;
  wire id_3;
  assign module_2.type_10 = 0;
  assign id_3 = 1;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input wor id_2,
    output tri id_3,
    input supply1 id_4,
    input tri id_5,
    input tri0 id_6,
    input tri id_7,
    input uwire id_8,
    input uwire id_9,
    input wor id_10
);
  wire id_12;
  wire id_13;
  module_0 modCall_1 (id_0);
  assign modCall_1.type_4 = 0;
endmodule
module module_2 (
    input wor   id_0,
    input wire  id_1,
    input tri1  id_2,
    inout wand  id_3,
    input uwire id_4
    , id_6
);
  tri0 id_7;
  assign id_7 = 1'b0;
  module_0 modCall_1 (id_3);
  xor primCall (id_3, id_0, id_4, id_7, id_6, id_1, id_2);
  assign id_6 = id_4 ? id_4 : 1;
  wire id_8;
endmodule
