import re
import sys

def parse_verilog_module(verilog_code):
    """
    Verilog ëª¨ë“ˆ ì •ì˜ ì½”ë“œì—ì„œ ëª¨ë“ˆ ì´ë¦„ê³¼ í¬íŠ¸ ì •ë³´(ë²¡í„° í¬í•¨)ë¥¼ ì¶”ì¶œí•©ë‹ˆë‹¤.
    """
    module_match = re.search(r'module\s+([a-zA-Z_][a-zA-Z0-9_]*)\s*\(', verilog_code)
    if not module_match:
        return None, None
    module_name = module_match.group(1)

    port_regex = re.compile(
        r'(input|output|inout)\s+'
        r'(?:reg|wire)?\s*'
        r'(\[.*?\])?\s*'
        r'([a-zA-Z_][a-zA-Z0-9_]*)'
        , re.MULTILINE)
    ports = port_regex.findall(verilog_code)
    return module_name, ports

def generate_verilog():
    """
    í•œ ë²ˆì˜ Verilog ì½”ë“œ ìƒì„± ì‘ì—…ì„ ìˆ˜í–‰í•˜ëŠ” í•¨ìˆ˜.
    """
    print("\nğŸ“‹ Verilog ëª¨ë“ˆ ì •ì˜ ì½”ë“œë¥¼ ì•„ë˜ì— ë¶™ì—¬ë„£ìœ¼ì„¸ìš”.")
    print("   ì…ë ¥ì´ ëë‚˜ë©´ ìƒˆ ì¤„ì—ì„œ 'EOF'ë¥¼ ì…ë ¥í•˜ê±°ë‚˜,")
    print("   [Ctrl+D] (Linux/macOS) ë˜ëŠ” [Ctrl+Z + Enter] (Windows)ë¥¼ ëˆ„ë¥´ì„¸ìš”.")
    print("-" * 50)
    
    user_code = sys.stdin.read()

    if not user_code.strip():
        print("\nâŒ ì…ë ¥ëœ ì½”ë“œê°€ ì—†ìŠµë‹ˆë‹¤. ì²˜ìŒìœ¼ë¡œ ëŒì•„ê°‘ë‹ˆë‹¤.")
        return

    module_name, ports = parse_verilog_module(user_code)

    if not module_name or not ports:
        print("\nâŒ ìœ íš¨í•œ Verilog ëª¨ë“ˆ ì •ì˜ë¥¼ ì°¾ì„ ìˆ˜ ì—†ìŠµë‹ˆë‹¤. ì²˜ìŒìœ¼ë¡œ ëŒì•„ê°‘ë‹ˆë‹¤.")
        return

    print(f"\nâœ… ëª¨ë“ˆ '{module_name}'ì„(ë¥¼) ì„±ê³µì ìœ¼ë¡œ ë¶„ì„í–ˆìŠµë‹ˆë‹¤.")
    print("-" * 50)

    # ì¸ìŠ¤í„´ìŠ¤ ì´ë¦„ ì…ë ¥
    instance_name = ""
    while not instance_name:
        instance_name = input("â–¶ï¸ ìƒì„±í•  ì¸ìŠ¤í„´ìŠ¤í™” ì´ë¦„(Instance Name)ì„ ì…ë ¥í•˜ì„¸ìš”: ")

    # ì—°ê²° ëª¨ë“œ ì„ íƒ
    mode = ""
    while mode not in ['1', '2']:
        print("\nâ–¶ï¸ ì—°ê²° ë°©ì‹ì„ ì„ íƒí•˜ì„¸ìš”:")
        print("   1. ì§ì ‘ ì…ë ¥ ëª¨ë“œ")
        print("   2. ìë™ ìƒì„± ëª¨ë“œ ('w_' ì ‘ë‘ì‚¬)")
        mode = input(">> ì„ íƒ (1 ë˜ëŠ” 2): ")

    connections = []
    max_port_len = max(len(p[2]) for p in ports) if ports else 0

    if mode == '1':
        print("\nğŸ”— [ì§ì ‘ ì…ë ¥ ëª¨ë“œ] ê° í¬íŠ¸ì— ì—°ê²°í•  wire/reg ì´ë¦„ì„ ì…ë ¥í•˜ì„¸ìš”.")
        for direction, vector, port_name in ports:
            vector_str = (vector + " ") if vector else ""
            prompt = f"  ({direction:^6}) {vector_str}{port_name.ljust(max_port_len)} : "
            wire_name = input(prompt)
            connections.append({'port': port_name, 'wire': wire_name, 'vector': vector})
            
    elif mode == '2':
        print("\nğŸ”— [ìë™ ìƒì„± ëª¨ë“œ] 'w_' ì ‘ë‘ì‚¬ë¥¼ ë¶™ì—¬ ìë™ ìƒì„±í•©ë‹ˆë‹¤.")
        for direction, vector, port_name in ports:
            wire_name = f"w_{port_name}"
            connections.append({'port': port_name, 'wire': wire_name, 'vector': vector})
        print("   ...ìë™ ìƒì„±ì´ ì™„ë£Œë˜ì—ˆìŠµë‹ˆë‹¤.")

    print("\n" + "=" * 50)
    print("ğŸ‰ ì™„ì„±ëœ Verilog ì½”ë“œ ğŸ‰")
    print("=" * 50)
    
    # Wire ì„ ì–¸ë¶€ ìƒì„± ë° ì •ë ¬
    print("// Wire & Reg Declarations")
    max_decl_width = 0
    for conn in connections:
        vector_str = (conn['vector'] + " ") if conn['vector'] else ""
        current_width = len(f"wire {vector_str}")
        if current_width > max_decl_width:
            max_decl_width = current_width
            
    for conn in connections:
        vector_str = (conn['vector'] + " ") if conn['vector'] else ""
        declaration_part = f"wire {vector_str}"
        aligned_declaration = declaration_part.ljust(max_decl_width)
        print(f"{aligned_declaration}{conn['wire']};")
    
    print()

    # ëª¨ë“ˆ ì¸ìŠ¤í„´ìŠ¤í™” ë¶€ë¶„ ìƒì„±
    print(f"// Module Instantiation for {module_name}")
    print(f"{module_name} {instance_name} (")
    num_connections = len(connections)
    for i, conn in enumerate(connections):
        aligned_port = f".{conn['port']}".ljust(max_port_len + 2)
        comma = "," if i < num_connections - 1 else ""
        print(f"    {aligned_port}({conn['wire']}){comma}")
    print(");")
    print("-" * 50)

def main():
    """
    ë©”ì¸ í•¨ìˆ˜: í”„ë¡œê·¸ë¨ì„ ë¬´í•œ ë°˜ë³µí•˜ë©°, ì‚¬ìš©ì ìš”ì²­ ì‹œ ì¢…ë£Œ.
    """
    while True:
        generate_verilog() # í•µì‹¬ ê¸°ëŠ¥ í•¨ìˆ˜ í˜¸ì¶œ
        
        # ì‚¬ìš©ìì—ê²Œ ê³„ì†í• ì§€ ë¬»ê¸°
        print("\nâœ… ì‘ì—… ì™„ë£Œ!")
        choice = input("ìƒˆë¡œìš´ ì½”ë“œë¥¼ ìƒì„±í•˜ë ¤ë©´ Enterë¥¼, í”„ë¡œê·¸ë¨ì„ ì¢…ë£Œí•˜ë ¤ë©´ 'exit' ë˜ëŠ” 'q'ë¥¼ ì…ë ¥í•˜ì„¸ìš”: ").lower()
        
        if choice in ['exit', 'q', 'ì¢…ë£Œ', 'ë‚˜ê°€ê¸°']:
            print("\ní”„ë¡œê·¸ë¨ì„ ì¢…ë£Œí•©ë‹ˆë‹¤.")
            break # ë¬´í•œ ë°˜ë³µë¬¸ íƒˆì¶œ

if __name__ == "__main__":
    main()
