// Seed: 4086001546
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4;
  assign module_1.id_9 = 0;
  wire id_5;
endmodule
module module_1 (
    output logic id_0,
    inout tri id_1,
    output tri1 id_2,
    input wor id_3
    , id_9,
    input tri id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wand id_7
);
  always @(id_1 >> 1'b0 - id_5) id_0 = #1 1;
  reg id_10 = 1;
  initial begin : LABEL_0
    id_10 <= id_9;
    disable id_11;
  end
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
