INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shubham/RSA/RSA.sim/sim_1/synth/func/xsim/tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module counter_1
INFO: [VRFC 10-311] analyzing module prime_gen
INFO: [VRFC 10-311] analyzing module prime_gen_0
INFO: [VRFC 10-311] analyzing module rsa
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shubham/RSA/RSA.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
