// Seed: 3517041244
module module_0;
  assign id_1[-1'h0]   = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wor id_3,
    input tri0 id_4,
    input uwire id_5,
    input wand id_6,
    input supply1 id_7,
    output supply1 id_8,
    input tri id_9,
    input tri0 id_10,
    output tri0 id_11,
    output wand id_12,
    output wire id_13,
    output supply1 id_14,
    input wand id_15
);
  always_comb id_8 = -1'b0;
  logic [7:0] id_17;
  module_0 modCall_1 ();
  always
    case (1)
      1'b0: ;
    endcase
  always_ff id_11 = id_9;
  tri1 id_18, id_19, id_20 = 1;
  localparam id_21 = id_17[1 : 1];
endmodule
