  CREATE_STREAM @0 {NAME:read_modify_write_seq T:Transactions SCOPE:uvm_test_top.xbus_demo_tb0.xbus0.masters[0].sequencer STREAM:877}
  CREATE_STREAM @0 {NAME:read_modify_write_seq T: SCOPE:uvm_test_top.xbus_demo_tb0.xbus0.masters[0].sequencer STREAM:879}
    OPEN_RECORDER @0 {TXH:881 STREAM:879 NAME:read_modify_write_seq TIME:0 TYPE="Begin_No_Parent, Link"}
  CREATE_STREAM @0 {NAME:slave_memory_seq T:Transactions SCOPE:uvm_test_top.xbus_demo_tb0.xbus0.slaves[0].sequencer STREAM:894}
  CREATE_STREAM @0 {NAME:slave_memory_seq T: SCOPE:uvm_test_top.xbus_demo_tb0.xbus0.slaves[0].sequencer STREAM:896}
    OPEN_RECORDER @0 {TXH:898 STREAM:896 NAME:slave_memory_seq TIME:0 TYPE="Begin_No_Parent, Link"}
    OPEN_RECORDER @0 {TXH:907 STREAM:879 NAME:read_byte_seq0 TIME:0 TYPE="Begin_End, Link"}
  LINK @0 {TXH1:881 TXH2:907 RELATION=child}
    OPEN_RECORDER @60 {TXH:955 STREAM:879 NAME:req TIME:60 TYPE="Begin_End, Link"}
      SET_ATTR @60 {TXH:955 NAME:label VALUE:Transactions   RADIX:UVM_STRING BITS=20}
  LINK @60 {TXH1:907 TXH2:955 RELATION=child}
  CREATE_STREAM @70 {NAME:main T:TVM SCOPE:uvm_test_top.xbus_demo_tb0.xbus0.bus_monitor STREAM:962}
    OPEN_RECORDER @70 {TXH:964 STREAM:962 NAME:xbus_transfer_inst TIME:70 TYPE="Begin_No_Parent, Link"}
  CREATE_STREAM @70 {NAME:main T:TVM SCOPE:uvm_test_top.xbus_demo_tb0.xbus0.masters[0].monitor STREAM:967}
    OPEN_RECORDER @70 {TXH:969 STREAM:967 NAME:xbus_transfer_inst TIME:70 TYPE="Begin_No_Parent, Link"}
  CREATE_STREAM @80 {NAME:main T:TVM SCOPE:uvm_test_top.xbus_demo_tb0.xbus0.slaves[0].monitor STREAM:972}
    OPEN_RECORDER @80 {TXH:974 STREAM:972 NAME:xbus_transfer_inst TIME:80 TYPE="Begin_No_Parent, Link"}
      SET_ATTR @110 {TXH:974 NAME:addr VALUE:12   RADIX:UVM_HEX BITS=16}
      SET_ATTR @110 {TXH:974 NAME:read_write VALUE:READ   RADIX:UVM_STRING BITS=12}
      SET_ATTR @110 {TXH:974 NAME:size VALUE:1   RADIX:UVM_HEX BITS=32}
      SET_ATTR @110 {TXH:974 NAME:data[0] VALUE:fd   RADIX:UVM_HEX BITS=8}
      SET_ATTR @110 {TXH:974 NAME:wait_state VALUE:0   RADIX:UVM_DEC BITS=32}
      SET_ATTR @110 {TXH:974 NAME:error_pos VALUE:0   RADIX:UVM_HEX BITS=32}
      SET_ATTR @110 {TXH:974 NAME:transmit_delay VALUE:0   RADIX:UVM_HEX BITS=32}
      SET_ATTR @110 {TXH:974 NAME:master VALUE:   RADIX:UVM_STRING BITS=8}
      SET_ATTR @110 {TXH:974 NAME:slave VALUE:slaves[0]   RADIX:UVM_STRING BITS=17}
    CLOSE_RECORDER @110 {TXH:974 TIME=110}
    FREE_RECORDER @110 {TXH:974}
      SET_ATTR @110 {TXH:964 NAME:addr VALUE:12   RADIX:UVM_HEX BITS=16}
      SET_ATTR @110 {TXH:964 NAME:read_write VALUE:READ   RADIX:UVM_STRING BITS=12}
      SET_ATTR @110 {TXH:964 NAME:size VALUE:1   RADIX:UVM_HEX BITS=32}
      SET_ATTR @110 {TXH:964 NAME:data[0] VALUE:fd   RADIX:UVM_HEX BITS=8}
      SET_ATTR @110 {TXH:964 NAME:wait_state VALUE:0   RADIX:UVM_DEC BITS=32}
      SET_ATTR @110 {TXH:964 NAME:error_pos VALUE:0   RADIX:UVM_HEX BITS=32}
      SET_ATTR @110 {TXH:964 NAME:transmit_delay VALUE:0   RADIX:UVM_HEX BITS=32}
      SET_ATTR @110 {TXH:964 NAME:master VALUE:masters[0]   RADIX:UVM_STRING BITS=18}
      SET_ATTR @110 {TXH:964 NAME:slave VALUE:slaves[0]   RADIX:UVM_STRING BITS=17}
    CLOSE_RECORDER @110 {TXH:964 TIME=110}
    FREE_RECORDER @110 {TXH:964}
      SET_ATTR @110 {TXH:969 NAME:addr VALUE:12   RADIX:UVM_HEX BITS=16}
      SET_ATTR @110 {TXH:969 NAME:read_write VALUE:READ   RADIX:UVM_STRING BITS=12}
      SET_ATTR @110 {TXH:969 NAME:size VALUE:1   RADIX:UVM_HEX BITS=32}
      SET_ATTR @110 {TXH:969 NAME:data[0] VALUE:fd   RADIX:UVM_HEX BITS=8}
      SET_ATTR @110 {TXH:969 NAME:wait_state VALUE:0   RADIX:UVM_DEC BITS=32}
      SET_ATTR @110 {TXH:969 NAME:error_pos VALUE:0   RADIX:UVM_HEX BITS=32}
      SET_ATTR @110 {TXH:969 NAME:transmit_delay VALUE:0   RADIX:UVM_HEX BITS=32}
      SET_ATTR @110 {TXH:969 NAME:master VALUE:masters[0]   RADIX:UVM_STRING BITS=18}
      SET_ATTR @110 {TXH:969 NAME:slave VALUE:   RADIX:UVM_STRING BITS=8}
    CLOSE_RECORDER @110 {TXH:969 TIME=110}
    FREE_RECORDER @110 {TXH:969}
      SET_ATTR @110 {TXH:955 NAME:addr VALUE:12   RADIX:UVM_HEX BITS=16}
      SET_ATTR @110 {TXH:955 NAME:read_write VALUE:READ   RADIX:UVM_STRING BITS=12}
      SET_ATTR @110 {TXH:955 NAME:size VALUE:1   RADIX:UVM_HEX BITS=32}
      SET_ATTR @110 {TXH:955 NAME:data[0] VALUE:2f   RADIX:UVM_HEX BITS=8}
      SET_ATTR @110 {TXH:955 NAME:wait_state[0] VALUE:6   RADIX:UVM_HEX BITS=4}
      SET_ATTR @110 {TXH:955 NAME:error_pos VALUE:3e8   RADIX:UVM_HEX BITS=32}
      SET_ATTR @110 {TXH:955 NAME:transmit_delay VALUE:0   RADIX:UVM_HEX BITS=32}
      SET_ATTR @110 {TXH:955 NAME:master VALUE:   RADIX:UVM_STRING BITS=8}
      SET_ATTR @110 {TXH:955 NAME:slave VALUE:   RADIX:UVM_STRING BITS=8}
    CLOSE_RECORDER @110 {TXH:955 TIME=110}
    FREE_RECORDER @110 {TXH:955}
    CLOSE_RECORDER @110 {TXH:907 TIME=110}
    FREE_RECORDER @110 {TXH:907}
    OPEN_RECORDER @110 {TXH:998 STREAM:879 NAME:write_byte_seq0 TIME:110 TYPE="Begin_End, Link"}
  LINK @110 {TXH1:881 TXH2:998 RELATION=child}
    OPEN_RECORDER @120 {TXH:1005 STREAM:879 NAME:req TIME:120 TYPE="Begin_End, Link"}
      SET_ATTR @120 {TXH:1005 NAME:label VALUE:Transactions   RADIX:UVM_STRING BITS=20}
  LINK @120 {TXH1:998 TXH2:1005 RELATION=child}
    OPEN_RECORDER @160 {TXH:1012 STREAM:962 NAME:xbus_transfer_inst TIME:160 TYPE="Begin_No_Parent, Link"}
    OPEN_RECORDER @160 {TXH:1014 STREAM:967 NAME:xbus_transfer_inst TIME:160 TYPE="Begin_No_Parent, Link"}
    OPEN_RECORDER @170 {TXH:1016 STREAM:972 NAME:xbus_transfer_inst TIME:170 TYPE="Begin_No_Parent, Link"}
      SET_ATTR @200 {TXH:1016 NAME:addr VALUE:12   RADIX:UVM_HEX BITS=16}
      SET_ATTR @200 {TXH:1016 NAME:read_write VALUE:WRITE   RADIX:UVM_STRING BITS=13}
      SET_ATTR @200 {TXH:1016 NAME:size VALUE:1   RADIX:UVM_HEX BITS=32}
      SET_ATTR @200 {TXH:1016 NAME:data[0] VALUE:fe   RADIX:UVM_HEX BITS=8}
      SET_ATTR @200 {TXH:1016 NAME:wait_state VALUE:0   RADIX:UVM_DEC BITS=32}
      SET_ATTR @200 {TXH:1016 NAME:error_pos VALUE:0   RADIX:UVM_HEX BITS=32}
      SET_ATTR @200 {TXH:1016 NAME:transmit_delay VALUE:0   RADIX:UVM_HEX BITS=32}
      SET_ATTR @200 {TXH:1016 NAME:master VALUE:   RADIX:UVM_STRING BITS=8}
      SET_ATTR @200 {TXH:1016 NAME:slave VALUE:slaves[0]   RADIX:UVM_STRING BITS=17}
    CLOSE_RECORDER @200 {TXH:1016 TIME=200}
    FREE_RECORDER @200 {TXH:1016}
      SET_ATTR @200 {TXH:1012 NAME:addr VALUE:12   RADIX:UVM_HEX BITS=16}
      SET_ATTR @200 {TXH:1012 NAME:read_write VALUE:WRITE   RADIX:UVM_STRING BITS=13}
      SET_ATTR @200 {TXH:1012 NAME:size VALUE:1   RADIX:UVM_HEX BITS=32}
      SET_ATTR @200 {TXH:1012 NAME:data[0] VALUE:fe   RADIX:UVM_HEX BITS=8}
      SET_ATTR @200 {TXH:1012 NAME:wait_state VALUE:0   RADIX:UVM_DEC BITS=32}
      SET_ATTR @200 {TXH:1012 NAME:error_pos VALUE:0   RADIX:UVM_HEX BITS=32}
      SET_ATTR @200 {TXH:1012 NAME:transmit_delay VALUE:0   RADIX:UVM_HEX BITS=32}
      SET_ATTR @200 {TXH:1012 NAME:master VALUE:masters[0]   RADIX:UVM_STRING BITS=18}
      SET_ATTR @200 {TXH:1012 NAME:slave VALUE:slaves[0]   RADIX:UVM_STRING BITS=17}
    CLOSE_RECORDER @200 {TXH:1012 TIME=200}
    FREE_RECORDER @200 {TXH:1012}
      SET_ATTR @200 {TXH:1014 NAME:addr VALUE:12   RADIX:UVM_HEX BITS=16}
      SET_ATTR @200 {TXH:1014 NAME:read_write VALUE:WRITE   RADIX:UVM_STRING BITS=13}
      SET_ATTR @200 {TXH:1014 NAME:size VALUE:1   RADIX:UVM_HEX BITS=32}
      SET_ATTR @200 {TXH:1014 NAME:data[0] VALUE:fe   RADIX:UVM_HEX BITS=8}
      SET_ATTR @200 {TXH:1014 NAME:wait_state VALUE:0   RADIX:UVM_DEC BITS=32}
      SET_ATTR @200 {TXH:1014 NAME:error_pos VALUE:0   RADIX:UVM_HEX BITS=32}
      SET_ATTR @200 {TXH:1014 NAME:transmit_delay VALUE:0   RADIX:UVM_HEX BITS=32}
      SET_ATTR @200 {TXH:1014 NAME:master VALUE:masters[0]   RADIX:UVM_STRING BITS=18}
      SET_ATTR @200 {TXH:1014 NAME:slave VALUE:   RADIX:UVM_STRING BITS=8}
    CLOSE_RECORDER @200 {TXH:1014 TIME=200}
    FREE_RECORDER @200 {TXH:1014}
      SET_ATTR @200 {TXH:1005 NAME:addr VALUE:12   RADIX:UVM_HEX BITS=16}
      SET_ATTR @200 {TXH:1005 NAME:read_write VALUE:WRITE   RADIX:UVM_STRING BITS=13}
      SET_ATTR @200 {TXH:1005 NAME:size VALUE:1   RADIX:UVM_HEX BITS=32}
      SET_ATTR @200 {TXH:1005 NAME:data[0] VALUE:fe   RADIX:UVM_HEX BITS=8}
      SET_ATTR @200 {TXH:1005 NAME:wait_state[0] VALUE:7   RADIX:UVM_HEX BITS=4}
      SET_ATTR @200 {TXH:1005 NAME:error_pos VALUE:3e8   RADIX:UVM_HEX BITS=32}
      SET_ATTR @200 {TXH:1005 NAME:transmit_delay VALUE:3   RADIX:UVM_HEX BITS=32}
      SET_ATTR @200 {TXH:1005 NAME:master VALUE:   RADIX:UVM_STRING BITS=8}
      SET_ATTR @200 {TXH:1005 NAME:slave VALUE:   RADIX:UVM_STRING BITS=8}
    CLOSE_RECORDER @200 {TXH:1005 TIME=200}
    FREE_RECORDER @200 {TXH:1005}
    CLOSE_RECORDER @200 {TXH:998 TIME=200}
    FREE_RECORDER @200 {TXH:998}
    OPEN_RECORDER @200 {TXH:1035 STREAM:879 NAME:read_byte_seq0 TIME:200 TYPE="Begin_End, Link"}
  LINK @200 {TXH1:881 TXH2:1035 RELATION=child}
    OPEN_RECORDER @210 {TXH:1042 STREAM:879 NAME:req TIME:210 TYPE="Begin_End, Link"}
      SET_ATTR @210 {TXH:1042 NAME:label VALUE:Transactions   RADIX:UVM_STRING BITS=20}
  LINK @210 {TXH1:1035 TXH2:1042 RELATION=child}
    OPEN_RECORDER @310 {TXH:1049 STREAM:962 NAME:xbus_transfer_inst TIME:310 TYPE="Begin_No_Parent, Link"}
    OPEN_RECORDER @310 {TXH:1051 STREAM:967 NAME:xbus_transfer_inst TIME:310 TYPE="Begin_No_Parent, Link"}
    OPEN_RECORDER @320 {TXH:1053 STREAM:972 NAME:xbus_transfer_inst TIME:320 TYPE="Begin_No_Parent, Link"}
      SET_ATTR @350 {TXH:1053 NAME:addr VALUE:12   RADIX:UVM_HEX BITS=16}
      SET_ATTR @350 {TXH:1053 NAME:read_write VALUE:READ   RADIX:UVM_STRING BITS=12}
      SET_ATTR @350 {TXH:1053 NAME:size VALUE:1   RADIX:UVM_HEX BITS=32}
      SET_ATTR @350 {TXH:1053 NAME:data[0] VALUE:fe   RADIX:UVM_HEX BITS=8}
      SET_ATTR @350 {TXH:1053 NAME:wait_state VALUE:0   RADIX:UVM_DEC BITS=32}
      SET_ATTR @350 {TXH:1053 NAME:error_pos VALUE:0   RADIX:UVM_HEX BITS=32}
      SET_ATTR @350 {TXH:1053 NAME:transmit_delay VALUE:0   RADIX:UVM_HEX BITS=32}
      SET_ATTR @350 {TXH:1053 NAME:master VALUE:   RADIX:UVM_STRING BITS=8}
      SET_ATTR @350 {TXH:1053 NAME:slave VALUE:slaves[0]   RADIX:UVM_STRING BITS=17}
    CLOSE_RECORDER @350 {TXH:1053 TIME=350}
    FREE_RECORDER @350 {TXH:1053}
      SET_ATTR @350 {TXH:1049 NAME:addr VALUE:12   RADIX:UVM_HEX BITS=16}
      SET_ATTR @350 {TXH:1049 NAME:read_write VALUE:READ   RADIX:UVM_STRING BITS=12}
      SET_ATTR @350 {TXH:1049 NAME:size VALUE:1   RADIX:UVM_HEX BITS=32}
      SET_ATTR @350 {TXH:1049 NAME:data[0] VALUE:fe   RADIX:UVM_HEX BITS=8}
      SET_ATTR @350 {TXH:1049 NAME:wait_state VALUE:0   RADIX:UVM_DEC BITS=32}
      SET_ATTR @350 {TXH:1049 NAME:error_pos VALUE:0   RADIX:UVM_HEX BITS=32}
      SET_ATTR @350 {TXH:1049 NAME:transmit_delay VALUE:0   RADIX:UVM_HEX BITS=32}
      SET_ATTR @350 {TXH:1049 NAME:master VALUE:masters[0]   RADIX:UVM_STRING BITS=18}
      SET_ATTR @350 {TXH:1049 NAME:slave VALUE:slaves[0]   RADIX:UVM_STRING BITS=17}
    CLOSE_RECORDER @350 {TXH:1049 TIME=350}
    FREE_RECORDER @350 {TXH:1049}
      SET_ATTR @350 {TXH:1051 NAME:addr VALUE:12   RADIX:UVM_HEX BITS=16}
      SET_ATTR @350 {TXH:1051 NAME:read_write VALUE:READ   RADIX:UVM_STRING BITS=12}
      SET_ATTR @350 {TXH:1051 NAME:size VALUE:1   RADIX:UVM_HEX BITS=32}
      SET_ATTR @350 {TXH:1051 NAME:data[0] VALUE:fe   RADIX:UVM_HEX BITS=8}
      SET_ATTR @350 {TXH:1051 NAME:wait_state VALUE:0   RADIX:UVM_DEC BITS=32}
      SET_ATTR @350 {TXH:1051 NAME:error_pos VALUE:0   RADIX:UVM_HEX BITS=32}
      SET_ATTR @350 {TXH:1051 NAME:transmit_delay VALUE:0   RADIX:UVM_HEX BITS=32}
      SET_ATTR @350 {TXH:1051 NAME:master VALUE:masters[0]   RADIX:UVM_STRING BITS=18}
      SET_ATTR @350 {TXH:1051 NAME:slave VALUE:   RADIX:UVM_STRING BITS=8}
    CLOSE_RECORDER @350 {TXH:1051 TIME=350}
    FREE_RECORDER @350 {TXH:1051}
      SET_ATTR @350 {TXH:1042 NAME:addr VALUE:12   RADIX:UVM_HEX BITS=16}
      SET_ATTR @350 {TXH:1042 NAME:read_write VALUE:READ   RADIX:UVM_STRING BITS=12}
      SET_ATTR @350 {TXH:1042 NAME:size VALUE:1   RADIX:UVM_HEX BITS=32}
      SET_ATTR @350 {TXH:1042 NAME:data[0] VALUE:8f   RADIX:UVM_HEX BITS=8}
      SET_ATTR @350 {TXH:1042 NAME:wait_state[0] VALUE:c   RADIX:UVM_HEX BITS=4}
      SET_ATTR @350 {TXH:1042 NAME:error_pos VALUE:3e8   RADIX:UVM_HEX BITS=32}
      SET_ATTR @350 {TXH:1042 NAME:transmit_delay VALUE:8   RADIX:UVM_HEX BITS=32}
      SET_ATTR @350 {TXH:1042 NAME:master VALUE:   RADIX:UVM_STRING BITS=8}
      SET_ATTR @350 {TXH:1042 NAME:slave VALUE:   RADIX:UVM_STRING BITS=8}
    CLOSE_RECORDER @350 {TXH:1042 TIME=350}
    FREE_RECORDER @350 {TXH:1042}
    CLOSE_RECORDER @350 {TXH:1035 TIME=350}
    FREE_RECORDER @350 {TXH:1035}
    CLOSE_RECORDER @350 {TXH:881 TIME=350}
    FREE_RECORDER @350 {TXH:881}
