xpm_cdc.sv,systemverilog,xpm,../../../../../../Xilinxapp/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,../../../../../../Xilinxapp/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../Xilinxapp/Vivado/2023.1/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_6,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
sram_w128_d2k.v,verilog,xil_defaultlib,../../../../switch_32.gen/sources_1/ip/sram_w128_d2k/sim/sram_w128_d2k.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
