From 9873ddae8eda760b75004d1e786fd24e8a10e340 Mon Sep 17 00:00:00 2001
From: Markus Niebel <Markus.Niebel@tq-group.com>
Date: Fri, 28 Sep 2018 18:21:20 +0200
Subject: [PATCH] WIP: adapt for TQMaxX board part 9 - remove & cleanup

Signed-off-by: Markus Niebel <Markus.Niebel@tq-group.com>
---
 arch/arm/dts/Makefile                       |   3 +-
 arch/arm/dts/fsl-imx8qxp-tqma8xx-mba8xx.dts | 128 ---------------
 arch/arm/dts/fsl-imx8qxp-tqma8xx.dtsi       | 130 ---------------
 arch/arm/mach-imx/imx8/Kconfig              |  20 ---
 board/tqc/tqma8xx/Kconfig                   |  31 ----
 board/tqc/tqma8xx/Makefile                  |   9 --
 configs/tqma8xx-mba8xx_defconfig            |  51 ------
 include/configs/tqma8xx.h                   | 171 --------------------
 8 files changed, 1 insertion(+), 542 deletions(-)
 delete mode 100644 arch/arm/dts/fsl-imx8qxp-tqma8xx-mba8xx.dts
 delete mode 100644 arch/arm/dts/fsl-imx8qxp-tqma8xx.dtsi
 delete mode 100644 board/tqc/tqma8xx/Kconfig
 delete mode 100644 board/tqc/tqma8xx/Makefile
 delete mode 100644 configs/tqma8xx-mba8xx_defconfig
 delete mode 100644 include/configs/tqma8xx.h

diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
index 3f3ff202da..e8b7947bff 100644
--- a/arch/arm/dts/Makefile
+++ b/arch/arm/dts/Makefile
@@ -477,8 +477,7 @@ dtb-$(CONFIG_ARCH_IMX8) += fsl-imx8dx-ddr3-arm2.dtb \
 		fsl-imx8qm-mek-xen.dtb \
 		fsl-imx8qxp-lpddr4-arm2.dtb \
 		fsl-imx8qxp-mek.dtb \
-		fsl-imx8qxp-tqma8qx-mba8qx.dtb \
-		fsl-imx8qxp-tqma8xx-mba8xx.dtb
+		fsl-imx8qxp-tqma8qx-mba8qx.dtb
 
 dtb-$(CONFIG_RCAR_GEN3) += \
 	r8a7795-h3ulcb.dtb \
diff --git a/arch/arm/dts/fsl-imx8qxp-tqma8xx-mba8xx.dts b/arch/arm/dts/fsl-imx8qxp-tqma8xx-mba8xx.dts
deleted file mode 100644
index c1aa17e77c..0000000000
--- a/arch/arm/dts/fsl-imx8qxp-tqma8xx-mba8xx.dts
+++ /dev/null
@@ -1,128 +0,0 @@
-/*
- * Copyright 2017 NXP
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License
- * as published by the Free Software Foundation; either version 2
- * of the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- * GNU General Public License for more details.
- */
-
-/dts-v1/;
-
-/* First 128KB is for PSCI ATF. */
-/* Last 127M is for M4/RPMSG */
-/memreserve/ 0x80000000 0x08000000;
-
-#include "fsl-imx8qxp-tqma8xx.dtsi"
-
-/ {
-	model = "Freescale i.MX8QXP TQMa8xX on MBa8xX";
-	compatible = "tqc,tqma8xx-mba8xx", "fsl,imx8qxp";
-
-	aliases {
-	};
-
-	chosen {
-		bootargs = "console=ttyLP1,115200 earlycon=lpuart32,5a070000,115200";
-		stdout-path = &lpuart1;
-	};
-};
-
-&iomuxc {
-	pinctrl-names = "default";
-	tqma8xx-mba8xx {
-
-		pinctrl_lpuart1: lpuart1grp {
-			fsl,pins = <
-				SC_P_UART1_RX_ADMA_UART1_RX	0x06000020
-				SC_P_UART1_TX_ADMA_UART1_TX	0x06000020
-			>;
-		};
-
-		pinctrl_fec1: fec1grp {
-			fsl,pins = <
-				SC_P_ENET0_MDC_CONN_ENET0_MDC			0x06000048
-				SC_P_ENET0_MDIO_CONN_ENET0_MDIO			0x06000048
-				SC_P_ENET0_RGMII_TX_CTL_CONN_ENET0_RGMII_TX_CTL	0x06000048
-				SC_P_ENET0_RGMII_TXC_CONN_ENET0_RGMII_TXC	0x06000048
-				SC_P_ENET0_RGMII_TXD0_CONN_ENET0_RGMII_TXD0	0x06000048
-				SC_P_ENET0_RGMII_TXD1_CONN_ENET0_RGMII_TXD1	0x06000048
-				SC_P_ENET0_RGMII_TXD2_CONN_ENET0_RGMII_TXD2	0x06000048
-				SC_P_ENET0_RGMII_TXD3_CONN_ENET0_RGMII_TXD3	0x06000048
-				SC_P_ENET0_RGMII_RXC_CONN_ENET0_RGMII_RXC	0x06000048
-				SC_P_ENET0_RGMII_RX_CTL_CONN_ENET0_RGMII_RX_CTL	0x06000048
-				SC_P_ENET0_RGMII_RXD0_CONN_ENET0_RGMII_RXD0	0x06000048
-				SC_P_ENET0_RGMII_RXD1_CONN_ENET0_RGMII_RXD1	0x06000048
-				SC_P_ENET0_RGMII_RXD2_CONN_ENET0_RGMII_RXD2	0x06000048
-				SC_P_ENET0_RGMII_RXD3_CONN_ENET0_RGMII_RXD3	0x06000048
-			>;
-		};
-
-		pinctrl_usdhc2_gpio: usdhc2gpiogrp {
-			fsl,pins = <
-				SC_P_USDHC1_RESET_B_LSIO_GPIO4_IO19	0x06000021
-				SC_P_USDHC1_WP_LSIO_GPIO4_IO21		0x06000021
-				SC_P_USDHC1_CD_B_LSIO_GPIO4_IO22	0x06000021
-			>;
-		};
-
-		pinctrl_usdhc2: usdhc2grp {
-			fsl,pins = <
-				SC_P_USDHC1_CLK_CONN_USDHC1_CLK		0x06000041
-				SC_P_USDHC1_CMD_CONN_USDHC1_CMD		0x06000021
-				SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0	0x06000021
-				SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1	0x06000021
-				SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2	0x06000021
-				SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3	0x06000021
-				SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x06000021
-			>;
-		};
-
-		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
-			fsl,pins = <
-				SC_P_USDHC1_CLK_CONN_USDHC1_CLK		0x06000040
-				SC_P_USDHC1_CMD_CONN_USDHC1_CMD		0x06000020
-				SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0	0x06000020
-				SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1	0x06000020
-				SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2	0x06000020
-				SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3	0x06000020
-				SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x06000020
-			>;
-		};
-
-		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
-			fsl,pins = <
-				SC_P_USDHC1_CLK_CONN_USDHC1_CLK		0x06000040
-				SC_P_USDHC1_CMD_CONN_USDHC1_CMD		0x06000020
-				SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0	0x06000020
-				SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1	0x06000020
-				SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2	0x06000020
-				SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3	0x06000020
-				SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x06000020
-			>;
-		};
-
-	};
-};
-
-&lpuart1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_lpuart1>;
-	status = "okay";
-};
-
-&usdhc2 {
-	pinctrl-names = "default", "state_100mhz", "state_200mhz";
-	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
-	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
-	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
-	bus-width = <4>;
-	cd-gpios = <&gpio4 22 GPIO_ACTIVE_LOW>;
-	wp-gpios = <&gpio4 21 GPIO_ACTIVE_HIGH>;
-	status = "okay";
-};
diff --git a/arch/arm/dts/fsl-imx8qxp-tqma8xx.dtsi b/arch/arm/dts/fsl-imx8qxp-tqma8xx.dtsi
deleted file mode 100644
index 0977135e07..0000000000
--- a/arch/arm/dts/fsl-imx8qxp-tqma8xx.dtsi
+++ /dev/null
@@ -1,130 +0,0 @@
-/*
- * Copyright 2017 NXP
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License
- * as published by the Free Software Foundation; either version 2
- * of the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- * GNU General Public License for more details.
- */
-
-#include "fsl-imx8qxp.dtsi"
-
-/ {
-	model = "TQ Systems TQMa8XX";
-	compatible = "tqc,tqma8xx", "fsl,imx8qxp";
-
-	aliases {
-	};
-
-	chosen {
-	};
-
-	regulators {
-	};
-};
-
-&iomuxc {
-	pinctrl-names = "default";
-	tqma8xx {
-		pinctrl_usdhc1: usdhc1grp {
-			fsl,pins = <
-				SC_P_EMMC0_CLK_CONN_EMMC0_CLK		0x06000041
-				SC_P_EMMC0_CMD_CONN_EMMC0_CMD		0x00000021
-				SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0	0x00000021
-				SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1	0x00000021
-				SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2	0x00000021
-				SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3	0x00000021
-				SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4	0x00000021
-				SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5	0x00000021
-				SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6	0x00000021
-				SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7	0x00000021
-				SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE	0x06000041
-			>;
-		};
-
-		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
-			fsl,pins = <
-				SC_P_EMMC0_CLK_CONN_EMMC0_CLK		0x06000040
-				SC_P_EMMC0_CMD_CONN_EMMC0_CMD		0x00000020
-				SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0	0x00000020
-				SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1	0x00000020
-				SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2	0x00000020
-				SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3	0x00000020
-				SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4	0x00000020
-				SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5	0x00000020
-				SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6	0x00000020
-				SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7	0x00000020
-				SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE	0x06000040
-			>;
-		};
-
-		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
-			fsl,pins = <
-				SC_P_EMMC0_CLK_CONN_EMMC0_CLK		0x06000040
-				SC_P_EMMC0_CMD_CONN_EMMC0_CMD		0x00000020
-				SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0	0x00000020
-				SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1	0x00000020
-				SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2	0x00000020
-				SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3	0x00000020
-				SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4	0x00000020
-				SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5	0x00000020
-				SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6	0x00000020
-				SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7	0x00000020
-				SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE	0x06000040
-			>;
-		};
-
-		pinctrl_flexspi0: flexspi0grp {
-			fsl,pins = <
-				SC_P_QSPI0A_DATA0_LSIO_QSPI0A_DATA0	0x0600004c
-				SC_P_QSPI0A_DATA1_LSIO_QSPI0A_DATA1	0x0600004c
-				SC_P_QSPI0A_DATA2_LSIO_QSPI0A_DATA2	0x0600004c
-				SC_P_QSPI0A_DATA3_LSIO_QSPI0A_DATA3	0x0600004c
-				SC_P_QSPI0A_DQS_LSIO_QSPI0A_DQS		0x0600004c
-				SC_P_QSPI0A_SS0_B_LSIO_QSPI0A_SS0_B	0x0600004c
-				SC_P_QSPI0A_SS1_B_LSIO_QSPI0A_SS1_B	0x0600004c
-				SC_P_QSPI0A_SCLK_LSIO_QSPI0A_SCLK	0x0600004c
-				SC_P_QSPI0B_SCLK_LSIO_QSPI0B_SCLK	0x0600004c
-				SC_P_QSPI0B_DATA0_LSIO_QSPI0B_DATA0	0x0600004c
-				SC_P_QSPI0B_DATA1_LSIO_QSPI0B_DATA1	0x0600004c
-				SC_P_QSPI0B_DATA2_LSIO_QSPI0B_DATA2	0x0600004c
-				SC_P_QSPI0B_DATA3_LSIO_QSPI0B_DATA3	0x0600004c
-				SC_P_QSPI0B_DQS_LSIO_QSPI0B_DQS		0x0600004c
-				SC_P_QSPI0B_SS0_B_LSIO_QSPI0B_SS0_B	0x0600004c
-				SC_P_QSPI0B_SS1_B_LSIO_QSPI0B_SS1_B	0x0600004c
-			>;
-		};
-	};
-};
-
-&gpio0 {
-	status = "okay";
-};
-
-&gpio1 {
-	status = "okay";
-};
-
-&gpio3 {
-	status = "okay";
-};
-
-&gpio4 {
-	status = "okay";
-};
-
-&usdhc1 {
-	pinctrl-names = "default", "state_100mhz", "state_200mhz";
-	pinctrl-0 = <&pinctrl_usdhc1>;
-	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
-	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
-	bus-width = <8>;
-	non-removable;
-	status = "okay";
-};
-
diff --git a/arch/arm/mach-imx/imx8/Kconfig b/arch/arm/mach-imx/imx8/Kconfig
index b1a1daa8ba..c932b96a55 100644
--- a/arch/arm/mach-imx/imx8/Kconfig
+++ b/arch/arm/mach-imx/imx8/Kconfig
@@ -82,25 +82,6 @@ config TARGET_TQMA8QX
 	select BOARD_LATE_INIT
 	select IMX8QXP
 
-config TARGET_TQMA8XX
-	bool "Support TQMa8xX board"
-	select BOARD_LATE_INIT
-	select IMX8QXP
-	select PSCI_RESET
-	select IMX_BOOTAUX
-	select ARM64_SUPPORT_AARCH32
-	select SYS_MALLOC_F
-	select ARCH_FIXUP_FDT_MEMORY
-	imply MMC
-	imply GENERIC_MMC
-	imply DM_MMC
-	select PINCTRL
-	select PINCTRL_FULL
-	select PINCTRL_GENERIC
-	select PINMUX
-	select PINCTRL_IMX8
-	select POWER_DOMAIN
-
 endchoice
 
 source "board/freescale/imx8qm_arm2/Kconfig"
@@ -108,6 +89,5 @@ source "board/freescale/imx8qm_mek/Kconfig"
 source "board/freescale/imx8qxp_arm2/Kconfig"
 source "board/freescale/imx8qxp_mek/Kconfig"
 source "board/tqc/tqma8qx/Kconfig"
-source "board/tqc/tqma8xx/Kconfig"
 
 endif
diff --git a/board/tqc/tqma8xx/Kconfig b/board/tqc/tqma8xx/Kconfig
deleted file mode 100644
index c3e9551b33..0000000000
--- a/board/tqc/tqma8xx/Kconfig
+++ /dev/null
@@ -1,31 +0,0 @@
-if TARGET_TQMA8XX
-
-config SYS_BOARD
-	default "tqma8xx"
-
-config SYS_VENDOR
-	default "tqc"
-
-config SYS_CONFIG_NAME
-	default "tqma8xx"
-
-choice
-	prompt "TQMa8xX base board variant"
-	default MBA8XX
-	help
-	  Select base board for TQMa8xX
-
-config MBA8XX
-	bool "TQMa8xX on MBa8xX Starterkit"
-	select TQC_SDMMC
-#	select DM_ETH
-#	select NETDEVICES
-	help
-	  Select the MBa8xX starterkit. This features a GigE Phy, USB, SD-Card
-	  etc.
-
-endchoice
-
-source "board/tqc/common/Kconfig"
-
-endif
diff --git a/board/tqc/tqma8xx/Makefile b/board/tqc/tqma8xx/Makefile
deleted file mode 100644
index 87534d2e02..0000000000
--- a/board/tqc/tqma8xx/Makefile
+++ /dev/null
@@ -1,9 +0,0 @@
-#
-# Copyright 2018 TQ Systems GmbH
-#
-# SPDX-License-Identifier:	GPL-2.0+
-#
-
-obj-y += tqma8xx.o
-obj-$(CONFIG_MBA8XX) += tqma8xx-mba8xx.o
-
diff --git a/configs/tqma8xx-mba8xx_defconfig b/configs/tqma8xx-mba8xx_defconfig
deleted file mode 100644
index b46e71bf35..0000000000
--- a/configs/tqma8xx-mba8xx_defconfig
+++ /dev/null
@@ -1,51 +0,0 @@
-CONFIG_ARM=y
-CONFIG_ARCH_IMX8=y
-CONFIG_SYS_TEXT_BASE=0x80020000
-CONFIG_SYS_MALLOC_F_LEN=0x2000
-CONFIG_TARGET_TQMA8XX=y
-CONFIG_DEFAULT_DEVICE_TREE="fsl-imx8qxp-tqma8xx-mba8xx"
-CONFIG_BOOTDELAY=3
-CONFIG_CONSOLE_MUX=y
-CONFIG_HUSH_PARSER=y
-# CONFIG_CMD_IMPORTENV is not set
-CONFIG_CMD_GPIO=y
-CONFIG_CMD_I2C=y
-CONFIG_CMD_MMC=y
-CONFIG_CMD_SF=y
-CONFIG_CMD_USB=y
-CONFIG_CMD_USB_MASS_STORAGE=y
-CONFIG_CMD_DHCP=y
-CONFIG_CMD_MII=y
-CONFIG_CMD_PING=y
-CONFIG_CMD_CACHE=y
-CONFIG_CMD_FAT=y
-# CONFIG_BLK is not set
-CONFIG_DM_GPIO=y
-CONFIG_DM_PCA953X=y
-CONFIG_DM_I2C=y
-CONFIG_SYS_I2C_IMX_LPI2C=y
-CONFIG_I2C_MUX=y
-CONFIG_I2C_MUX_PCA954x=y
-CONFIG_DM_SPI_FLASH=y
-CONFIG_SPI_FLASH=y
-CONFIG_SPI_FLASH_4BYTES_ADDR=y
-CONFIG_SPI_FLASH_STMICRO=y
-CONFIG_IMX8_POWER_DOMAIN=y
-CONFIG_DM_REGULATOR=y
-CONFIG_DM_REGULATOR_FIXED=y
-CONFIG_DM_REGULATOR_GPIO=y
-CONFIG_DM_SERIAL=y
-CONFIG_FSL_LPUART=y
-CONFIG_DM_SPI=y
-CONFIG_FSL_FSPI=y
-CONFIG_DM_THERMAL=y
-CONFIG_IMX_SC_THERMAL=y
-CONFIG_USB=y
-CONFIG_DM_USB=y
-CONFIG_USB_XHCI_HCD=y
-CONFIG_USB_EHCI_HCD=y
-CONFIG_USB_STORAGE=y
-CONFIG_USB_GADGET=y
-CONFIG_CI_UDC=y
-CONFIG_USB_GADGET_DOWNLOAD=y
-# CONFIG_EFI_LOADER is not set
diff --git a/include/configs/tqma8xx.h b/include/configs/tqma8xx.h
deleted file mode 100644
index 8d2fdcf0cb..0000000000
--- a/include/configs/tqma8xx.h
+++ /dev/null
@@ -1,171 +0,0 @@
-/*
- * Copyright 2018 TQ Systemss GmbH
- *
- * SPDX-License-Identifier:	GPL-2.0+
- */
-
-#ifndef __TQMA8XX_H
-#define __TQMA8XX_H
-
-#include <linux/sizes.h>
-#include <asm/arch/imx-regs.h>
-
-#define CONFIG_REMAKE_ELF
-
-#define CONFIG_BOARD_EARLY_INIT_F
-#define CONFIG_ARCH_MISC_INIT
-
-/* Flat Device Tree Definitions */
-/* #define CONFIG_OF_BOARD_SETUP */
-
-#undef CONFIG_CMD_EXPORTENV
-#undef CONFIG_CMD_IMPORTENV
-#undef CONFIG_CMD_IMLS
-
-#undef CONFIG_CMD_CRC32
-#undef CONFIG_BOOTM_NETBSD
-
-#define CONFIG_ENV_OVERWRITE
-
-
-#define CONFIG_FSL_HSIO
-#ifdef CONFIG_FSL_HSIO
-#
-#endif
-
-#define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
-
-/* FUSE command */
-#define CONFIG_CMD_FUSE
-
-/* GPIO configs */
-#define CONFIG_MXC_GPIO
-
-#define XEN_ENV \
-	"xen_addr=0x80200000\0" \
-	"xen_file=xen\0" \
-	"xenargs=setenv bootargs console=dtuart dtuart=/serial@5a060000 dom0_mem=1024M \0" \
-	"loadxen=fatload mmc ${mmcdev}:${mmcpart} ${xen_addr} ${xen_file}\0" \
-	"xenboot=setenv loadaddr 0x80a00000; setenv fdt_file fsl-imx8qxp-mek-dom0.dtb; "\
-	"setenv bootargs console=dtuart dtuart=/serial@5a060000 dom0_mem=1024M; " \
-	"run loadfdt; run loadxen; run loadimage; fdt addr ${fdt_addr}; "\
-	"fdt set /chosen/module@0 reg <0x00000000 ${loadaddr} 0x00000000 0x${filesize}>; " \
-	"booti ${xen_addr} - ${fdt_addr} \0" \
-
-/* Initial environment variables */
-#define CONFIG_EXTRA_ENV_SETTINGS		\
-	XEN_ENV \
-	"script=boot.scr\0" \
-	"image=Image\0" \
-	"panel=NULL\0" \
-	"console=ttyLP0,115200 earlycon=lpuart32,0x5a060000,115200\0" \
-	"fdt_addr=0x83000000\0"			\
-	"fdt_high=0xffffffffffffffff\0"		\
-	"boot_fdt=try\0" \
-	"fdt_file=fsl-imx8qxp-mek.dtb\0" \
-	"initrd_addr=0x83800000\0"		\
-	"initrd_high=0xffffffffffffffff\0" \
-	"mmcautodetect=yes\0" \
-	"mmcargs=setenv bootargs console=${console},${baudrate} root=${mmcroot} " \
-	"video=imxdpufb5:off video=imxdpufb6:off video=imxdpufb7:off\0" \
-	"loadbootscript=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
-	"bootscript=echo Running bootscript from mmc ...; " \
-		"source\0" \
-	"loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
-	"loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
-	"mmcboot=echo Booting from mmc ...; " \
-		"run mmcargs; " \
-		"if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
-			"if run loadfdt; then " \
-				"booti ${loadaddr} - ${fdt_addr}; " \
-			"else " \
-				"echo WARN: Cannot load the DT; " \
-			"fi; " \
-		"else " \
-			"echo wait for boot; " \
-		"fi;\0" \
-	"netargs=setenv bootargs console=${console} " \
-		"root=/dev/nfs " \
-		"ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp " \
-		"video=imxdpufb5:off video=imxdpufb6:off video=imxdpufb7:off\0" \
-	"netboot=echo Booting from net ...; " \
-		"run netargs;  " \
-		"if test ${ip_dyn} = yes; then " \
-			"setenv get_cmd dhcp; " \
-		"else " \
-			"setenv get_cmd tftp; " \
-		"fi; " \
-		"${get_cmd} ${loadaddr} ${image}; " \
-		"if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
-			"if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
-				"booti ${loadaddr} - ${fdt_addr}; " \
-			"else " \
-				"echo WARN: Cannot load the DT; " \
-			"fi; " \
-		"else " \
-			"booti; " \
-		"fi;\0"
-
-#define CONFIG_BOOTCOMMAND \
-	   "mmc dev ${mmcdev}; if mmc rescan; then " \
-		   "if run loadbootscript; then " \
-			   "run bootscript; " \
-		   "else " \
-			   "if run loadimage; then " \
-				   "run mmcboot; " \
-			   "else run netboot; " \
-			   "fi; " \
-		   "fi; " \
-	   "else booti ${loadaddr} - ${fdt_addr}; fi"
-
-/* Link Definitions */
-#define CONFIG_LOADADDR			0x80280000
-#define CONFIG_SYS_TEXT_BASE		0x80020000
-
-#define CONFIG_SYS_LOAD_ADDR           CONFIG_LOADADDR
-
-#define CONFIG_SYS_INIT_SP_ADDR         0x80200000
-
-
-/* Default environment is in SD */
-#define CONFIG_ENV_SIZE			0x1000
-#define CONFIG_ENV_IS_NOWHERE
-#define CONFIG_SYS_MMC_ENV_DEV		1
-
-/* Size of malloc() pool */
-#define CONFIG_SYS_MALLOC_LEN		((CONFIG_ENV_SIZE + (32*1024)) * 1024)
-
-#define CONFIG_SYS_SDRAM_BASE		0x80000000
-#define CONFIG_NR_DRAM_BANKS		3
-#define PHYS_SDRAM_1			0x80000000
-#define PHYS_SDRAM_2			0x880000000
-#define PHYS_SDRAM_1_SIZE		0x80000000	/* 2 GB */
-/* LPDDR4 board total DDR is 3GB */
-#define PHYS_SDRAM_2_SIZE		0x40000000	/* 1 GB */
-
-/* Serial */
-#define CONFIG_BAUDRATE			115200
-
-/* Monitor Command Prompt */
-/* #define CONFIG_SYS_LONGHELP */
-/* #define CONFIG_HUSH_PARSER */
-#define CONFIG_SYS_PROMPT_HUSH_PS2     "> "
-/* #define CONFIG_AUTO_COMPLETE */
-#define CONFIG_SYS_CBSIZE              1024
-#define CONFIG_SYS_MAXARGS             64
-#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
-#define CONFIG_SYS_PBSIZE		(CONFIG_SYS_CBSIZE + \
-					sizeof(CONFIG_SYS_PROMPT) + 16)
-/* #define CONFIG_CMDLINE_EDITING */ 
-
-/* Generic Timer Definitions */
-#define COUNTER_FREQUENCY		8000000	/* 8MHz */
-
-#define CONFIG_IMX_SMMU
-
-/* #define CONFIG_OF_SYSTEM_SETUP */
-
-#define BOOTAUX_RESERVED_MEM_BASE 0x88000000
-#define BOOTAUX_RESERVED_MEM_SIZE 0x08000000 /* Reserve from second 128MB */
-
-#endif /* __TQMA8XX_H */
