{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733851226795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733851226796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 14:20:26 2024 " "Processing started: Tue Dec 10 14:20:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733851226796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733851226796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off duplica -c duplica " "Command: quartus_map --read_settings_files=on --write_settings_files=off duplica -c duplica" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733851226796 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733851226902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duplica.v 1 1 " "Found 1 design units, including 1 entities, in source file duplica.v" { { "Info" "ISGN_ENTITY_NAME" "1 duplica " "Found entity 1: duplica" {  } { { "duplica.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/duplica/duplica.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733851226955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733851226955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "duplica " "Elaborating entity \"duplica\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733851226997 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "in:           0 \| out:  0 duplica.v(24) " "Verilog HDL Display System Task info at duplica.v(24): in:           0 \| out:  0" {  } { { "duplica.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/duplica/duplica.v" 24 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1733851226998 "|duplica"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "in:           1 \| out:  2 duplica.v(24) " "Verilog HDL Display System Task info at duplica.v(24): in:           1 \| out:  2" {  } { { "duplica.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/duplica/duplica.v" 24 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1733851226998 "|duplica"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "in:           2 \| out:  4 duplica.v(24) " "Verilog HDL Display System Task info at duplica.v(24): in:           2 \| out:  4" {  } { { "duplica.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/duplica/duplica.v" 24 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1733851226998 "|duplica"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "in:           3 \| out:  6 duplica.v(24) " "Verilog HDL Display System Task info at duplica.v(24): in:           3 \| out:  6" {  } { { "duplica.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/duplica/duplica.v" 24 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1733851226998 "|duplica"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "in:           4 \| out:  8 duplica.v(24) " "Verilog HDL Display System Task info at duplica.v(24): in:           4 \| out:  8" {  } { { "duplica.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/duplica/duplica.v" 24 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1733851226998 "|duplica"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "in:           5 \| out: 10 duplica.v(24) " "Verilog HDL Display System Task info at duplica.v(24): in:           5 \| out: 10" {  } { { "duplica.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/duplica/duplica.v" 24 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1733851226999 "|duplica"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "in:           6 \| out: 12 duplica.v(24) " "Verilog HDL Display System Task info at duplica.v(24): in:           6 \| out: 12" {  } { { "duplica.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/duplica/duplica.v" 24 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1733851226999 "|duplica"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "in:           7 \| out: 14 duplica.v(24) " "Verilog HDL Display System Task info at duplica.v(24): in:           7 \| out: 14" {  } { { "duplica.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/duplica/duplica.v" 24 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1733851226999 "|duplica"}
{ "Warning" "WSGN_EMPTY_SHELL" "duplica " "Entity \"duplica\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1733851226999 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Quartus II" 0 -1 1733851227008 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "384 " "Peak virtual memory: 384 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733851227034 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 10 14:20:27 2024 " "Processing ended: Tue Dec 10 14:20:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733851227034 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733851227034 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733851227034 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733851227034 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733851227068 ""}
