## Clock signal
set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports i_CLK]
create_clock -period 50.000 -name sys_clk_pin -waveform {0.000 25.000} -add [get_ports i_CLK]

##Sch name = JA1
set_property PACKAGE_PIN J1 [get_ports io_SCL]
set_property IOSTANDARD LVCMOS33 [get_ports io_SCL]

##Sch name = JA9
set_property PACKAGE_PIN H2 [get_ports io_SDA]
set_property IOSTANDARD LVCMOS33 [get_ports io_SDA]

## Switch R15
set_property PACKAGE_PIN R2 [get_ports i_RESET]
set_property IOSTANDARD LVCMOS33 [get_ports i_RESET]



set_property MARK_DEBUG false [get_nets {data_buf[7]_i_7_n_0}]
set_property MARK_DEBUG false [get_nets {halfcount_int[10]}]
set_property MARK_DEBUG false [get_nets s_SDA_int_i_7_n_0]
set_property MARK_DEBUG false [get_nets <const1>]
set_property MARK_DEBUG false [get_nets {data_buf[3]_i_1_n_0}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[12]_i_2_n_2}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[16]_i_3_n_6}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[16]_i_3_n_7}]
set_property MARK_DEBUG false [get_nets i_CLK]
set_property MARK_DEBUG false [get_nets s_SCL_int_i_3_n_0]
set_property MARK_DEBUG false [get_nets {addr_buf[7]_i_6_n_0}]
set_property MARK_DEBUG false [get_nets {delay_count_reg[2]}]
set_property MARK_DEBUG false [get_nets {halfcount_int[15]}]
set_property MARK_DEBUG false [get_nets s_SDA_int_i_9_n_0]
set_property MARK_DEBUG false [get_nets {data_buf[7]_i_1_n_0}]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state_reg_n_0_[16]}]
set_property MARK_DEBUG false [get_nets {data_buf[7]_i_3_n_0}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[8]_i_2_n_2}]
set_property MARK_DEBUG false [get_nets s_SDA_int_i_4_n_0]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg_n_0_[15]}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[8]_i_2_n_3}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[12]_i_2_n_6}]
set_property MARK_DEBUG false [get_nets addr_buf0]
set_property MARK_DEBUG false [get_nets {cycle_cnt[0]}]
set_property MARK_DEBUG false [get_nets s_SDA_int_i_8_n_0]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[4]_i_2_n_5}]
set_property MARK_DEBUG false [get_nets s_SCL_int_i_2_n_0]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg_n_0_[9]}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[8]_i_2_n_6}]
set_property MARK_DEBUG false [get_nets current_state0]
set_property MARK_DEBUG false [get_nets data0]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state_reg_n_0_[5]}]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state_reg_n_0_[15]}]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state_reg_n_0_[21]}]
set_property MARK_DEBUG false [get_nets {data_buf_reg_n_0_[3]}]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state_reg_n_0_[11]}]
set_property MARK_DEBUG false [get_nets {data_buf[1]_i_1_n_0}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[4]_i_2_n_4}]
set_property MARK_DEBUG false [get_nets io_SCL_OBUF]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[4]_i_2_n_7}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg_n_0_[6]}]
set_property MARK_DEBUG false [get_nets <const0>]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state_reg_n_0_[22]}]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state_reg_n_0_[4]}]
set_property MARK_DEBUG false [get_nets {data_buf_reg_n_0_[6]}]
set_property MARK_DEBUG false [get_nets {data_buf_reg_n_0_[4]}]
set_property MARK_DEBUG false [get_nets {addr_buf[7]_i_5_n_0}]
set_property MARK_DEBUG false [get_nets {halfcount_int[2]}]
set_property MARK_DEBUG false [get_nets {halfcount_int[9]}]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state[0]_i_2_n_0}]
set_property MARK_DEBUG false [get_nets {halfcount_int[16]_i_2_n_0}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[16]_i_3_n_1}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg_n_0_[2]}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg_n_0_[7]}]
set_property MARK_DEBUG false [get_nets io_SDA_TRI]
set_property MARK_DEBUG false [get_nets i_RESET]
set_property MARK_DEBUG false [get_nets {addr_buf[7]_i_3_n_0}]
set_property MARK_DEBUG false [get_nets {delay_count_reg[1]}]
set_property MARK_DEBUG false [get_nets {halfcount_int[13]}]
set_property MARK_DEBUG false [get_nets {addr_buf[7]_i_2_n_0}]
set_property MARK_DEBUG false [get_nets data_buf0]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state_reg_n_0_[9]}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[8]_i_2_n_7}]
set_property MARK_DEBUG false [get_nets s_SDA_int_i_1_n_0]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg_n_0_[5]}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg_n_0_[16]}]
set_property MARK_DEBUG false [get_nets {data_buf[7]_i_10_n_0}]
set_property MARK_DEBUG false [get_nets {halfcount_int[11]}]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state[0]_i_5_n_0}]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state_reg_n_0_[3]}]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state_reg_n_0_[8]}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[4]_i_2_n_3}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[12]_i_2_n_4}]
set_property MARK_DEBUG false [get_nets s_HALFSCL_int_i_1_n_0]
set_property MARK_DEBUG false [get_nets s_SDA_EN_i_3_n_0]
set_property MARK_DEBUG false [get_nets s_SDA_int_i_3_n_0]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[8]_i_2_n_0}]
set_property MARK_DEBUG false [get_nets {halfcount_int[14]}]
set_property MARK_DEBUG false [get_nets {halfcount_int[8]}]
set_property MARK_DEBUG false [get_nets {data_buf[7]_i_5_n_0}]
set_property MARK_DEBUG false [get_nets s_SCL_int_i_1_n_0]
set_property MARK_DEBUG false [get_nets {addr_buf_reg_n_0_[5]}]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state_reg_n_0_[13]}]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state_reg_n_0_[6]}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[8]_i_2_n_5}]
set_property MARK_DEBUG false [get_nets i_RESET_IBUF]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[16]_i_3_n_5}]
set_property MARK_DEBUG false [get_nets {data_buf[7]_i_8_n_0}]
set_property MARK_DEBUG false [get_nets {addr_buf[6]_i_1_n_0}]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state_reg_n_0_[10]}]
set_property MARK_DEBUG false [get_nets {data_buf_reg_n_0_[5]}]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state[0]_i_4_n_0}]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state[23]_i_2_n_0}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[12]_i_2_n_0}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg_n_0_[10]}]
set_property MARK_DEBUG false [get_nets s_SCL_int_i_4_n_0]
set_property MARK_DEBUG false [get_nets io_SCL]
set_property MARK_DEBUG false [get_nets s_SDA_int_i_5_n_0]
set_property MARK_DEBUG false [get_nets io_SCL_TRI]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[12]_i_2_n_1}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[4]_i_2_n_1}]
set_property MARK_DEBUG false [get_nets {halfcount_int[0]}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg_n_0_[12]}]
set_property MARK_DEBUG false [get_nets {data_buf_reg_n_0_[2]}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg_n_0_[4]}]
set_property MARK_DEBUG false [get_nets s_SCL_int_i_5_n_0]
set_property MARK_DEBUG false [get_nets {halfcount_int[4]}]
set_property MARK_DEBUG false [get_nets {delay_count[1]_i_1_n_0}]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state[0]_i_1_n_0}]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state_reg_n_0_[2]}]
set_property MARK_DEBUG false [get_nets {halfcount_int[16]_i_4_n_0}]
set_property MARK_DEBUG false [get_nets {data_buf[7]_i_4_n_0}]
set_property MARK_DEBUG false [get_nets {halfcount_int[5]}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[8]_i_2_n_1}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[12]_i_2_n_7}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[16]_i_3_n_3}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg_n_0_[11]}]
set_property MARK_DEBUG false [get_nets s_SCL_EN0]
set_property MARK_DEBUG false [get_nets s_SDA_EN_i_4_n_0]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[12]_i_2_n_3}]
set_property MARK_DEBUG false [get_nets {halfcount_int[12]}]
set_property MARK_DEBUG false [get_nets {halfcount_int[16]}]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state_reg_n_0_[14]}]
set_property MARK_DEBUG false [get_nets {addr_buf[7]_i_1_n_0}]
set_property MARK_DEBUG false [get_nets {data_buf[7]_i_9_n_0}]
set_property MARK_DEBUG false [get_nets s_SDA_EN_i_2_n_0]
set_property MARK_DEBUG false [get_nets s_SDA_int_i_2_n_0]
set_property MARK_DEBUG false [get_nets {delay_count[0]_i_1_n_0}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg_n_0_[3]}]
set_property MARK_DEBUG false [get_nets s_SDA_int_i_6_n_0]
set_property MARK_DEBUG false [get_nets i_CLK_IBUF]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg_n_0_[1]}]
set_property MARK_DEBUG false [get_nets {data_buf[7]_i_6_n_0}]
set_property MARK_DEBUG false [get_nets {halfcount_int[3]}]
set_property MARK_DEBUG false [get_nets {addr_buf_reg_n_0_[6]}]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state_reg_n_0_[20]}]
set_property MARK_DEBUG false [get_nets data2]
set_property MARK_DEBUG false [get_nets s_HALFSCL_int_reg_n_0_BUFG_inst_n_0]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[16]_i_3_n_4}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg_n_0_[0]}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg_n_0_[13]}]
set_property MARK_DEBUG false [get_nets {halfcount_int[16]_i_6_n_0}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[4]_i_2_n_0}]
set_property MARK_DEBUG false [get_nets {halfcount_int[1]}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[8]_i_2_n_4}]
set_property MARK_DEBUG false [get_nets i_CLK_IBUF_BUFG]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg_n_0_[8]}]
set_property MARK_DEBUG false [get_nets {addr_buf[6]_i_2_n_0}]
set_property MARK_DEBUG false [get_nets {data_buf_reg_n_0_[1]}]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state[0]_i_3_n_0}]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state_reg_n_0_[18]}]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state_reg_n_0_[7]}]
set_property MARK_DEBUG false [get_nets {halfcount_int[16]_i_5_n_0}]
set_property MARK_DEBUG false [get_nets {cycle_cnt[0]_i_1_n_0}]
set_property MARK_DEBUG false [get_nets io_SDA_OBUF]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[4]_i_2_n_6}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg_n_0_[14]}]
set_property MARK_DEBUG false [get_nets {delay_count_reg[0]}]
set_property MARK_DEBUG false [get_nets {halfcount_int[7]}]
set_property MARK_DEBUG false [get_nets {data_buf[5]_i_1_n_0}]
set_property MARK_DEBUG false [get_nets {cycle_cnt[1]_i_1_n_0}]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state_reg_n_0_[19]}]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state_reg_n_0_[23]}]
set_property MARK_DEBUG false [get_nets {addr_buf[5]_i_1_n_0}]
set_property MARK_DEBUG false [get_nets {cycle_cnt[1]}]
set_property MARK_DEBUG false [get_nets {halfcount_int[6]}]
set_property MARK_DEBUG false [get_nets {delay_count[2]_i_1_n_0}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[4]_i_2_n_2}]
set_property MARK_DEBUG false [get_nets s_HALFSCL_int_reg_n_0_BUFG]
set_property MARK_DEBUG false [get_nets io_SDA]
set_property MARK_DEBUG false [get_nets s_SDA_EN_i_1_n_0]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[12]_i_2_n_5}]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state_reg_n_0_[1]}]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state_reg_n_0_[17]}]
set_property MARK_DEBUG false [get_nets {halfcount_int_reg[16]_i_3_n_2}]
set_property MARK_DEBUG false [get_nets {FSM_onehot_current_state_reg_n_0_[12]}]
