Library IEEE;
use IEEE.std_logic_1164.all;

entity maquina_boton is
port(q1, q0, clk, reset, x: in std_logic);
end entity maquina_boton;

architecture estruc of maquina_boton is
signal d1, d0,z : std_logic;
begin
	d0 <= x;
	d1 <= (not(x) and not(q1)) or (q1 and not(q0)) or (x and q1);
	z <= x and not(q0);
	process(clk) is
	begin
		entity FF_D.work port map(clk, reset, d0, z);
		entity FF_D.work port map(clk, reset, d1, open);
	end process;
end architecture estruc;
	
		
	