<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>TargetRegisterInfo.cpp source code [llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='TargetRegisterInfo.cpp.html'>TargetRegisterInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//==- TargetRegisterInfo.cpp - Target Register Information Implementation --==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the TargetRegisterInfo interface.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/ADT/StringExtras.h.html">"llvm/ADT/StringExtras.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetFrameLowering.h.html">"llvm/CodeGen/TargetFrameLowering.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/CodeGen/VirtRegMap.h.html">"llvm/CodeGen/VirtRegMap.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include "llvm/Config/llvm-config.h"</u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/IR/Attributes.h.html">"llvm/IR/Attributes.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/Support/MachineValueType.h.html">"llvm/Support/MachineValueType.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/Support/Printable.h.html">"llvm/Support/Printable.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "target-reg-info"</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm18TargetRegisterInfoC1EPKNS_22TargetRegisterInfoDescEPKPKNS_19TargetRegisterClassES8_PKPKcPKNS_11LaneBitmaskESD_PKNS0_12RegClassInfoEj" title='llvm::TargetRegisterInfo::TargetRegisterInfo' data-ref="_ZN4llvm18TargetRegisterInfoC1EPKNS_22TargetRegisterInfoDescEPKPKNS_19TargetRegisterClassES8_PKPKcPKNS_11LaneBitmaskESD_PKNS0_12RegClassInfoEj">TargetRegisterInfo</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfoDesc" title='llvm::TargetRegisterInfoDesc' data-ref="llvm::TargetRegisterInfoDesc">TargetRegisterInfoDesc</a> *<dfn class="local col1 decl" id="1ID" title='ID' data-type='const llvm::TargetRegisterInfoDesc *' data-ref="1ID">ID</dfn>,</td></tr>
<tr><th id="43">43</th><td>                             <a class="typedef" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo::regclass_iterator" title='llvm::TargetRegisterInfo::regclass_iterator' data-type='const llvm::TargetRegisterClass *const *' data-ref="llvm::TargetRegisterInfo::regclass_iterator">regclass_iterator</a> <dfn class="local col2 decl" id="2RCB" title='RCB' data-type='regclass_iterator' data-ref="2RCB">RCB</dfn>, <a class="typedef" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo::regclass_iterator" title='llvm::TargetRegisterInfo::regclass_iterator' data-type='const llvm::TargetRegisterClass *const *' data-ref="llvm::TargetRegisterInfo::regclass_iterator">regclass_iterator</a> <dfn class="local col3 decl" id="3RCE" title='RCE' data-type='regclass_iterator' data-ref="3RCE">RCE</dfn>,</td></tr>
<tr><th id="44">44</th><td>                             <em>const</em> <em>char</em> *<em>const</em> *<dfn class="local col4 decl" id="4SRINames" title='SRINames' data-type='const char *const *' data-ref="4SRINames">SRINames</dfn>,</td></tr>
<tr><th id="45">45</th><td>                             <em>const</em> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> *<dfn class="local col5 decl" id="5SRILaneMasks" title='SRILaneMasks' data-type='const llvm::LaneBitmask *' data-ref="5SRILaneMasks">SRILaneMasks</dfn>,</td></tr>
<tr><th id="46">46</th><td>                             <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col6 decl" id="6SRICoveringLanes" title='SRICoveringLanes' data-type='llvm::LaneBitmask' data-ref="6SRICoveringLanes">SRICoveringLanes</dfn>,</td></tr>
<tr><th id="47">47</th><td>                             <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo::RegClassInfo" title='llvm::TargetRegisterInfo::RegClassInfo' data-ref="llvm::TargetRegisterInfo::RegClassInfo">RegClassInfo</a> *<em>const</em> <dfn class="local col7 decl" id="7RCIs" title='RCIs' data-type='const llvm::TargetRegisterInfo::RegClassInfo *const' data-ref="7RCIs">RCIs</dfn>,</td></tr>
<tr><th id="48">48</th><td>                             <em>unsigned</em> <dfn class="local col8 decl" id="8Mode" title='Mode' data-type='unsigned int' data-ref="8Mode">Mode</dfn>)</td></tr>
<tr><th id="49">49</th><td>  : <a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo::InfoDesc" title='llvm::TargetRegisterInfo::InfoDesc' data-ref="llvm::TargetRegisterInfo::InfoDesc">InfoDesc</a>(<a class="local col1 ref" href="#1ID" title='ID' data-ref="1ID">ID</a>), <a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo::SubRegIndexNames" title='llvm::TargetRegisterInfo::SubRegIndexNames' data-ref="llvm::TargetRegisterInfo::SubRegIndexNames">SubRegIndexNames</a>(<a class="local col4 ref" href="#4SRINames" title='SRINames' data-ref="4SRINames">SRINames</a>),</td></tr>
<tr><th id="50">50</th><td>    <a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo::SubRegIndexLaneMasks" title='llvm::TargetRegisterInfo::SubRegIndexLaneMasks' data-ref="llvm::TargetRegisterInfo::SubRegIndexLaneMasks">SubRegIndexLaneMasks</a>(<a class="local col5 ref" href="#5SRILaneMasks" title='SRILaneMasks' data-ref="5SRILaneMasks">SRILaneMasks</a>),</td></tr>
<tr><th id="51">51</th><td>    <a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo::RegClassBegin" title='llvm::TargetRegisterInfo::RegClassBegin' data-ref="llvm::TargetRegisterInfo::RegClassBegin">RegClassBegin</a>(<a class="local col2 ref" href="#2RCB" title='RCB' data-ref="2RCB">RCB</a>), <a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo::RegClassEnd" title='llvm::TargetRegisterInfo::RegClassEnd' data-ref="llvm::TargetRegisterInfo::RegClassEnd">RegClassEnd</a>(<a class="local col3 ref" href="#3RCE" title='RCE' data-ref="3RCE">RCE</a>),</td></tr>
<tr><th id="52">52</th><td>    <a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo::CoveringLanes" title='llvm::TargetRegisterInfo::CoveringLanes' data-ref="llvm::TargetRegisterInfo::CoveringLanes">CoveringLanes</a><a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_">(</a><a class="local col6 ref" href="#6SRICoveringLanes" title='SRICoveringLanes' data-ref="6SRICoveringLanes">SRICoveringLanes</a>),</td></tr>
<tr><th id="53">53</th><td>    <a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo::RCInfos" title='llvm::TargetRegisterInfo::RCInfos' data-ref="llvm::TargetRegisterInfo::RCInfos">RCInfos</a>(<a class="local col7 ref" href="#7RCIs" title='RCIs' data-ref="7RCIs">RCIs</a>), <a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo::HwMode" title='llvm::TargetRegisterInfo::HwMode' data-ref="llvm::TargetRegisterInfo::HwMode">HwMode</a>(<a class="local col8 ref" href="#8Mode" title='Mode' data-ref="8Mode">Mode</a>) {</td></tr>
<tr><th id="54">54</th><td>}</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<dfn class="virtual decl def" id="_ZN4llvm18TargetRegisterInfoD1Ev" title='llvm::TargetRegisterInfo::~TargetRegisterInfo' data-ref="_ZN4llvm18TargetRegisterInfoD1Ev">~TargetRegisterInfo</dfn>() = <b>default</b>;</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorEj" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorEj">markSuperRegs</dfn>(<a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col9 decl" id="9RegisterSet" title='RegisterSet' data-type='llvm::BitVector &amp;' data-ref="9RegisterSet">RegisterSet</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="10Reg" title='Reg' data-type='unsigned int' data-ref="10Reg">Reg</dfn>)</td></tr>
<tr><th id="59">59</th><td>    <em>const</em> {</td></tr>
<tr><th id="60">60</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSuperRegIterator" title='llvm::MCSuperRegIterator' data-ref="llvm::MCSuperRegIterator">MCSuperRegIterator</a> <dfn class="local col1 decl" id="11AI" title='AI' data-type='llvm::MCSuperRegIterator' data-ref="11AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSuperRegIterator::MCSuperRegIterator' data-ref="_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col0 ref" href="#10Reg" title='Reg' data-ref="10Reg">Reg</a>, <b>this</b>, <b>true</b>); <a class="local col1 ref" href="#11AI" title='AI' data-ref="11AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col1 ref" href="#11AI" title='AI' data-ref="11AI">AI</a>)</td></tr>
<tr><th id="61">61</th><td>    <a class="local col9 ref" href="#9RegisterSet" title='RegisterSet' data-ref="9RegisterSet">RegisterSet</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col1 ref" href="#11AI" title='AI' data-ref="11AI">AI</a>);</td></tr>
<tr><th id="62">62</th><td>}</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo23checkAllSuperRegsMarkedERKNS_9BitVectorENS_8ArrayRefItEE" title='llvm::TargetRegisterInfo::checkAllSuperRegsMarked' data-ref="_ZNK4llvm18TargetRegisterInfo23checkAllSuperRegsMarkedERKNS_9BitVectorENS_8ArrayRefItEE">checkAllSuperRegsMarked</dfn>(<em>const</em> <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col2 decl" id="12RegisterSet" title='RegisterSet' data-type='const llvm::BitVector &amp;' data-ref="12RegisterSet">RegisterSet</dfn>,</td></tr>
<tr><th id="65">65</th><td>    <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col3 decl" id="13Exceptions" title='Exceptions' data-type='ArrayRef&lt;MCPhysReg&gt;' data-ref="13Exceptions">Exceptions</dfn>) <em>const</em> {</td></tr>
<tr><th id="66">66</th><td>  <i>// Check that all super registers of reserved regs are reserved as well.</i></td></tr>
<tr><th id="67">67</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col4 decl" id="14Checked" title='Checked' data-type='llvm::BitVector' data-ref="14Checked">Checked</dfn><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="member" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="68">68</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="15Reg" title='Reg' data-type='unsigned int' data-ref="15Reg">Reg</dfn> : <a class="local col2 ref" href="#12RegisterSet" title='RegisterSet' data-ref="12RegisterSet">RegisterSet</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector8set_bitsEv" title='llvm::BitVector::set_bits' data-ref="_ZNK4llvm9BitVector8set_bitsEv">set_bits</a>()) {</td></tr>
<tr><th id="69">69</th><td>    <b>if</b> (<a class="ref fake" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9referencecvbEv" title='llvm::BitVector::reference::operator bool' data-ref="_ZNK4llvm9BitVector9referencecvbEv"></a><a class="local col4 ref" href="#14Checked" title='Checked' data-ref="14Checked">Checked</a><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj">[<a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>]</a>)</td></tr>
<tr><th id="70">70</th><td>      <b>continue</b>;</td></tr>
<tr><th id="71">71</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSuperRegIterator" title='llvm::MCSuperRegIterator' data-ref="llvm::MCSuperRegIterator">MCSuperRegIterator</a> <dfn class="local col6 decl" id="16SR" title='SR' data-type='llvm::MCSuperRegIterator' data-ref="16SR">SR</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSuperRegIterator::MCSuperRegIterator' data-ref="_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>, <b>this</b>); <a class="local col6 ref" href="#16SR" title='SR' data-ref="16SR">SR</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col6 ref" href="#16SR" title='SR' data-ref="16SR">SR</a>) {</td></tr>
<tr><th id="72">72</th><td>      <b>if</b> (!<a class="local col2 ref" href="#12RegisterSet" title='RegisterSet' data-ref="12RegisterSet">RegisterSet</a><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZNK4llvm9BitVectorixEj">[<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col6 ref" href="#16SR" title='SR' data-ref="16SR">SR</a>]</a> &amp;&amp; !<a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12is_containedEOT_RKT0_" title='llvm::is_contained' data-ref="_ZN4llvm12is_containedEOT_RKT0_">is_contained</a>(<span class='refarg'><a class="local col3 ref" href="#13Exceptions" title='Exceptions' data-ref="13Exceptions">Exceptions</a></span>, <a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>)) {</td></tr>
<tr><th id="73">73</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Error: Super register "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col6 ref" href="#16SR" title='SR' data-ref="16SR">SR</a>, <b>this</b>)</td></tr>
<tr><th id="74">74</th><td>               <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" of reserved register "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>, <b>this</b>)</td></tr>
<tr><th id="75">75</th><td>               <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" is not reserved.\n"</q>;</td></tr>
<tr><th id="76">76</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="77">77</th><td>      }</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>      <i>// We transitively check superregs. So we can remember this for later</i></td></tr>
<tr><th id="80">80</th><td><i>      // to avoid compiletime explosion in deep register hierarchies.</i></td></tr>
<tr><th id="81">81</th><td>      <a class="local col4 ref" href="#14Checked" title='Checked' data-ref="14Checked">Checked</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col6 ref" href="#16SR" title='SR' data-ref="16SR">SR</a>);</td></tr>
<tr><th id="82">82</th><td>    }</td></tr>
<tr><th id="83">83</th><td>  }</td></tr>
<tr><th id="84">84</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="85">85</th><td>}</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><a class="type" href="../../include/llvm/Support/Printable.h.html#llvm::Printable" title='llvm::Printable' data-ref="llvm::Printable">Printable</a> <dfn class="decl def" id="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="17Reg" title='Reg' data-type='unsigned int' data-ref="17Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="18TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="18TRI">TRI</dfn>,</td></tr>
<tr><th id="90">90</th><td>                   <em>unsigned</em> <dfn class="local col9 decl" id="19SubIdx" title='SubIdx' data-type='unsigned int' data-ref="19SubIdx">SubIdx</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col0 decl" id="20MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="20MRI">MRI</dfn>) {</td></tr>
<tr><th id="91">91</th><td>  <b>return</b> <a class="type" href="../../include/llvm/Support/Printable.h.html#llvm::Printable" title='llvm::Printable' data-ref="llvm::Printable">Printable</a><a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvm9PrintableC1ESt8functionIFvRNS_11raw_ostreamEEE" title='llvm::Printable::Printable' data-ref="_ZN4llvm9PrintableC1ESt8functionIFvRNS_11raw_ostreamEEE">(</a><a class="ref fake" href="../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[Reg, TRI, SubIdx, MRI](<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col1 decl" id="21OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="21OS">OS</dfn>) {</td></tr>
<tr><th id="92">92</th><td>    <b>if</b> (!<a class="local col7 ref" href="#17Reg" title='Reg' data-ref="17Reg">Reg</a>)</td></tr>
<tr><th id="93">93</th><td>      <a class="local col1 ref" href="#21OS" title='OS' data-ref="21OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"$noreg"</q>;</td></tr>
<tr><th id="94">94</th><td>    <b>else</b> <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo11isStackSlotEj" title='llvm::TargetRegisterInfo::isStackSlot' data-ref="_ZN4llvm18TargetRegisterInfo11isStackSlotEj">isStackSlot</a>(<a class="local col7 ref" href="#17Reg" title='Reg' data-ref="17Reg">Reg</a>))</td></tr>
<tr><th id="95">95</th><td>      <a class="local col1 ref" href="#21OS" title='OS' data-ref="21OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SS#"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo15stackSlot2IndexEj" title='llvm::TargetRegisterInfo::stackSlot2Index' data-ref="_ZN4llvm18TargetRegisterInfo15stackSlot2IndexEj">stackSlot2Index</a>(<a class="local col7 ref" href="#17Reg" title='Reg' data-ref="17Reg">Reg</a>);</td></tr>
<tr><th id="96">96</th><td>    <b>else</b> <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#17Reg" title='Reg' data-ref="17Reg">Reg</a>)) {</td></tr>
<tr><th id="97">97</th><td>      <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col2 decl" id="22Name" title='Name' data-type='llvm::StringRef' data-ref="22Name">Name</dfn> = <a class="local col0 ref" href="#20MRI" title='MRI' data-ref="20MRI">MRI</a> ? <a class="local col0 ref" href="#20MRI" title='MRI' data-ref="20MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getVRegNameEj" title='llvm::MachineRegisterInfo::getVRegName' data-ref="_ZNK4llvm19MachineRegisterInfo11getVRegNameEj">getVRegName</a>(<a class="local col7 ref" href="#17Reg" title='Reg' data-ref="17Reg">Reg</a>) : <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>""</q>;</td></tr>
<tr><th id="98">98</th><td>      <b>if</b> (<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col2 ref" href="#22Name" title='Name' data-ref="22Name">Name</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmneENS_9StringRefES0_" title='llvm::operator!=' data-ref="_ZN4llvmneENS_9StringRefES0_">!=</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>""</q>) {</td></tr>
<tr><th id="99">99</th><td>        <a class="local col1 ref" href="#21OS" title='OS' data-ref="21OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'%'</kbd> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col2 ref" href="#22Name" title='Name' data-ref="22Name">Name</a>;</td></tr>
<tr><th id="100">100</th><td>      } <b>else</b> {</td></tr>
<tr><th id="101">101</th><td>        <a class="local col1 ref" href="#21OS" title='OS' data-ref="21OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'%'</kbd> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="local col7 ref" href="#17Reg" title='Reg' data-ref="17Reg">Reg</a>);</td></tr>
<tr><th id="102">102</th><td>      }</td></tr>
<tr><th id="103">103</th><td>    }</td></tr>
<tr><th id="104">104</th><td>    <b>else</b> <b>if</b> (!<a class="local col8 ref" href="#18TRI" title='TRI' data-ref="18TRI">TRI</a>)</td></tr>
<tr><th id="105">105</th><td>      <a class="local col1 ref" href="#21OS" title='OS' data-ref="21OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'$'</kbd> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"physreg"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#17Reg" title='Reg' data-ref="17Reg">Reg</a>;</td></tr>
<tr><th id="106">106</th><td>    <b>else</b> <b>if</b> (<a class="local col7 ref" href="#17Reg" title='Reg' data-ref="17Reg">Reg</a> &lt; <a class="local col8 ref" href="#18TRI" title='TRI' data-ref="18TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>()) {</td></tr>
<tr><th id="107">107</th><td>      <a class="local col1 ref" href="#21OS" title='OS' data-ref="21OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'$'</kbd>;</td></tr>
<tr><th id="108">108</th><td>      <a class="ref" href="../../include/llvm/ADT/StringExtras.h.html#_ZN4llvm14printLowerCaseENS_9StringRefERNS_11raw_ostreamE" title='llvm::printLowerCase' data-ref="_ZN4llvm14printLowerCaseENS_9StringRefERNS_11raw_ostreamE">printLowerCase</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="local col8 ref" href="#18TRI" title='TRI' data-ref="18TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo7getNameEj" title='llvm::MCRegisterInfo::getName' data-ref="_ZNK4llvm14MCRegisterInfo7getNameEj">getName</a>(<a class="local col7 ref" href="#17Reg" title='Reg' data-ref="17Reg">Reg</a>), <span class='refarg'><a class="local col1 ref" href="#21OS" title='OS' data-ref="21OS">OS</a></span>);</td></tr>
<tr><th id="109">109</th><td>    } <b>else</b></td></tr>
<tr><th id="110">110</th><td>      <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Register kind is unsupported.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetRegisterInfo.cpp&quot;, 110)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Register kind is unsupported."</q>);</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>    <b>if</b> (<a class="local col9 ref" href="#19SubIdx" title='SubIdx' data-ref="19SubIdx">SubIdx</a>) {</td></tr>
<tr><th id="113">113</th><td>      <b>if</b> (<a class="local col8 ref" href="#18TRI" title='TRI' data-ref="18TRI">TRI</a>)</td></tr>
<tr><th id="114">114</th><td>        <a class="local col1 ref" href="#21OS" title='OS' data-ref="21OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>':'</kbd> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col8 ref" href="#18TRI" title='TRI' data-ref="18TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo18getSubRegIndexNameEj" title='llvm::TargetRegisterInfo::getSubRegIndexName' data-ref="_ZNK4llvm18TargetRegisterInfo18getSubRegIndexNameEj">getSubRegIndexName</a>(<a class="local col9 ref" href="#19SubIdx" title='SubIdx' data-ref="19SubIdx">SubIdx</a>);</td></tr>
<tr><th id="115">115</th><td>      <b>else</b></td></tr>
<tr><th id="116">116</th><td>        <a class="local col1 ref" href="#21OS" title='OS' data-ref="21OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":sub("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#19SubIdx" title='SubIdx' data-ref="19SubIdx">SubIdx</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>')'</kbd>;</td></tr>
<tr><th id="117">117</th><td>    }</td></tr>
<tr><th id="118">118</th><td>  });</td></tr>
<tr><th id="119">119</th><td>}</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><a class="type" href="../../include/llvm/Support/Printable.h.html#llvm::Printable" title='llvm::Printable' data-ref="llvm::Printable">Printable</a> <dfn class="decl def" id="_ZN4llvm12printRegUnitEjPKNS_18TargetRegisterInfoE" title='llvm::printRegUnit' data-ref="_ZN4llvm12printRegUnitEjPKNS_18TargetRegisterInfoE">printRegUnit</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="23Unit" title='Unit' data-type='unsigned int' data-ref="23Unit">Unit</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="24TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="24TRI">TRI</dfn>) {</td></tr>
<tr><th id="122">122</th><td>  <b>return</b> <a class="type" href="../../include/llvm/Support/Printable.h.html#llvm::Printable" title='llvm::Printable' data-ref="llvm::Printable">Printable</a><a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvm9PrintableC1ESt8functionIFvRNS_11raw_ostreamEEE" title='llvm::Printable::Printable' data-ref="_ZN4llvm9PrintableC1ESt8functionIFvRNS_11raw_ostreamEEE">(</a><a class="ref fake" href="../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[Unit, TRI](<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="25OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="25OS">OS</dfn>) {</td></tr>
<tr><th id="123">123</th><td>    <i>// Generic printout when TRI is missing.</i></td></tr>
<tr><th id="124">124</th><td>    <b>if</b> (!<a class="local col4 ref" href="#24TRI" title='TRI' data-ref="24TRI">TRI</a>) {</td></tr>
<tr><th id="125">125</th><td>      <a class="local col5 ref" href="#25OS" title='OS' data-ref="25OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unit~"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#23Unit" title='Unit' data-ref="23Unit">Unit</a>;</td></tr>
<tr><th id="126">126</th><td>      <b>return</b>;</td></tr>
<tr><th id="127">127</th><td>    }</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>    <i>// Check for invalid register units.</i></td></tr>
<tr><th id="130">130</th><td>    <b>if</b> (<a class="local col3 ref" href="#23Unit" title='Unit' data-ref="23Unit">Unit</a> &gt;= <a class="local col4 ref" href="#24TRI" title='TRI' data-ref="24TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv" title='llvm::MCRegisterInfo::getNumRegUnits' data-ref="_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv">getNumRegUnits</a>()) {</td></tr>
<tr><th id="131">131</th><td>      <a class="local col5 ref" href="#25OS" title='OS' data-ref="25OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"BadUnit~"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#23Unit" title='Unit' data-ref="23Unit">Unit</a>;</td></tr>
<tr><th id="132">132</th><td>      <b>return</b>;</td></tr>
<tr><th id="133">133</th><td>    }</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>    <i>// Normal units have at least one root.</i></td></tr>
<tr><th id="136">136</th><td>    <a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitRootIterator" title='llvm::MCRegUnitRootIterator' data-ref="llvm::MCRegUnitRootIterator">MCRegUnitRootIterator</a> <dfn class="local col6 decl" id="26Roots" title='Roots' data-type='llvm::MCRegUnitRootIterator' data-ref="26Roots">Roots</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitRootIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitRootIterator::MCRegUnitRootIterator' data-ref="_ZN4llvm21MCRegUnitRootIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col3 ref" href="#23Unit" title='Unit' data-ref="23Unit">Unit</a>, <a class="local col4 ref" href="#24TRI" title='TRI' data-ref="24TRI">TRI</a>);</td></tr>
<tr><th id="137">137</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Roots.isValid() &amp;&amp; &quot;Unit has no roots.&quot;) ? void (0) : __assert_fail (&quot;Roots.isValid() &amp;&amp; \&quot;Unit has no roots.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetRegisterInfo.cpp&quot;, 137, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#26Roots" title='Roots' data-ref="26Roots">Roots</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitRootIterator7isValidEv" title='llvm::MCRegUnitRootIterator::isValid' data-ref="_ZNK4llvm21MCRegUnitRootIterator7isValidEv">isValid</a>() &amp;&amp; <q>"Unit has no roots."</q>);</td></tr>
<tr><th id="138">138</th><td>    <a class="local col5 ref" href="#25OS" title='OS' data-ref="25OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col4 ref" href="#24TRI" title='TRI' data-ref="24TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo7getNameEj" title='llvm::MCRegisterInfo::getName' data-ref="_ZNK4llvm14MCRegisterInfo7getNameEj">getName</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitRootIteratordeEv" title='llvm::MCRegUnitRootIterator::operator*' data-ref="_ZNK4llvm21MCRegUnitRootIteratordeEv">*</a><a class="local col6 ref" href="#26Roots" title='Roots' data-ref="26Roots">Roots</a>);</td></tr>
<tr><th id="139">139</th><td>    <b>for</b> (<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitRootIteratorppEv" title='llvm::MCRegUnitRootIterator::operator++' data-ref="_ZN4llvm21MCRegUnitRootIteratorppEv">++</a><a class="local col6 ref" href="#26Roots" title='Roots' data-ref="26Roots">Roots</a>; <a class="local col6 ref" href="#26Roots" title='Roots' data-ref="26Roots">Roots</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitRootIterator7isValidEv" title='llvm::MCRegUnitRootIterator::isValid' data-ref="_ZNK4llvm21MCRegUnitRootIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitRootIteratorppEv" title='llvm::MCRegUnitRootIterator::operator++' data-ref="_ZN4llvm21MCRegUnitRootIteratorppEv">++</a><a class="local col6 ref" href="#26Roots" title='Roots' data-ref="26Roots">Roots</a>)</td></tr>
<tr><th id="140">140</th><td>      <a class="local col5 ref" href="#25OS" title='OS' data-ref="25OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'~'</kbd> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col4 ref" href="#24TRI" title='TRI' data-ref="24TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo7getNameEj" title='llvm::MCRegisterInfo::getName' data-ref="_ZNK4llvm14MCRegisterInfo7getNameEj">getName</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitRootIteratordeEv" title='llvm::MCRegUnitRootIterator::operator*' data-ref="_ZNK4llvm21MCRegUnitRootIteratordeEv">*</a><a class="local col6 ref" href="#26Roots" title='Roots' data-ref="26Roots">Roots</a>);</td></tr>
<tr><th id="141">141</th><td>  });</td></tr>
<tr><th id="142">142</th><td>}</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><a class="type" href="../../include/llvm/Support/Printable.h.html#llvm::Printable" title='llvm::Printable' data-ref="llvm::Printable">Printable</a> <dfn class="decl def" id="_ZN4llvm15printVRegOrUnitEjPKNS_18TargetRegisterInfoE" title='llvm::printVRegOrUnit' data-ref="_ZN4llvm15printVRegOrUnitEjPKNS_18TargetRegisterInfoE">printVRegOrUnit</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="27Unit" title='Unit' data-type='unsigned int' data-ref="27Unit">Unit</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="28TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="28TRI">TRI</dfn>) {</td></tr>
<tr><th id="145">145</th><td>  <b>return</b> <a class="type" href="../../include/llvm/Support/Printable.h.html#llvm::Printable" title='llvm::Printable' data-ref="llvm::Printable">Printable</a><a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvm9PrintableC1ESt8functionIFvRNS_11raw_ostreamEEE" title='llvm::Printable::Printable' data-ref="_ZN4llvm9PrintableC1ESt8functionIFvRNS_11raw_ostreamEEE">(</a><a class="ref fake" href="../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[Unit, TRI](<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="29OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="29OS">OS</dfn>) {</td></tr>
<tr><th id="146">146</th><td>    <b>if</b> (<a class="local col8 ref" href="#28TRI" title='TRI' data-ref="28TRI">TRI</a> &amp;&amp; <a class="local col8 ref" href="#28TRI" title='TRI' data-ref="28TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#27Unit" title='Unit' data-ref="27Unit">Unit</a>)) {</td></tr>
<tr><th id="147">147</th><td>      <a class="local col9 ref" href="#29OS" title='OS' data-ref="29OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'%'</kbd> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="local col7 ref" href="#27Unit" title='Unit' data-ref="27Unit">Unit</a>);</td></tr>
<tr><th id="148">148</th><td>    } <b>else</b> {</td></tr>
<tr><th id="149">149</th><td>      <a class="local col9 ref" href="#29OS" title='OS' data-ref="29OS">OS</a> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="#_ZN4llvm12printRegUnitEjPKNS_18TargetRegisterInfoE" title='llvm::printRegUnit' data-ref="_ZN4llvm12printRegUnitEjPKNS_18TargetRegisterInfoE">printRegUnit</a>(<a class="local col7 ref" href="#27Unit" title='Unit' data-ref="27Unit">Unit</a>, <a class="local col8 ref" href="#28TRI" title='TRI' data-ref="28TRI">TRI</a>);</td></tr>
<tr><th id="150">150</th><td>    }</td></tr>
<tr><th id="151">151</th><td>  });</td></tr>
<tr><th id="152">152</th><td>}</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><a class="type" href="../../include/llvm/Support/Printable.h.html#llvm::Printable" title='llvm::Printable' data-ref="llvm::Printable">Printable</a> <dfn class="decl def" id="_ZN4llvm19printRegClassOrBankEjRKNS_19MachineRegisterInfoEPKNS_18TargetRegisterInfoE" title='llvm::printRegClassOrBank' data-ref="_ZN4llvm19printRegClassOrBankEjRKNS_19MachineRegisterInfoEPKNS_18TargetRegisterInfoE">printRegClassOrBank</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="30Reg" title='Reg' data-type='unsigned int' data-ref="30Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="31RegInfo" title='RegInfo' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="31RegInfo">RegInfo</dfn>,</td></tr>
<tr><th id="155">155</th><td>                              <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="32TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="32TRI">TRI</dfn>) {</td></tr>
<tr><th id="156">156</th><td>  <b>return</b> <a class="type" href="../../include/llvm/Support/Printable.h.html#llvm::Printable" title='llvm::Printable' data-ref="llvm::Printable">Printable</a><a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvm9PrintableC1ESt8functionIFvRNS_11raw_ostreamEEE" title='llvm::Printable::Printable' data-ref="_ZN4llvm9PrintableC1ESt8functionIFvRNS_11raw_ostreamEEE">(</a><a class="ref fake" href="../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[Reg, &amp;RegInfo, TRI](<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="33OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="33OS">OS</dfn>) {</td></tr>
<tr><th id="157">157</th><td>    <b>if</b> (<a class="local col1 ref" href="#31RegInfo" title='RegInfo' data-ref="31RegInfo">RegInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullEj" title='llvm::MachineRegisterInfo::getRegClassOrNull' data-ref="_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullEj">getRegClassOrNull</a>(<a class="local col0 ref" href="#30Reg" title='Reg' data-ref="30Reg">Reg</a>))</td></tr>
<tr><th id="158">158</th><td>      <a class="local col3 ref" href="#33OS" title='OS' data-ref="33OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a><a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc">(</a><a class="local col2 ref" href="#32TRI" title='TRI' data-ref="32TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassName' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE">getRegClassName</a>(<a class="local col1 ref" href="#31RegInfo" title='RegInfo' data-ref="31RegInfo">RegInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col0 ref" href="#30Reg" title='Reg' data-ref="30Reg">Reg</a>))).<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5lowerEv" title='llvm::StringRef::lower' data-ref="_ZNK4llvm9StringRef5lowerEv">lower</a>();</td></tr>
<tr><th id="159">159</th><td>    <b>else</b> <b>if</b> (<a class="local col1 ref" href="#31RegInfo" title='RegInfo' data-ref="31RegInfo">RegInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getRegBankOrNullEj" title='llvm::MachineRegisterInfo::getRegBankOrNull' data-ref="_ZNK4llvm19MachineRegisterInfo16getRegBankOrNullEj">getRegBankOrNull</a>(<a class="local col0 ref" href="#30Reg" title='Reg' data-ref="30Reg">Reg</a>))</td></tr>
<tr><th id="160">160</th><td>      <a class="local col3 ref" href="#33OS" title='OS' data-ref="33OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a><a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc">(</a><a class="local col1 ref" href="#31RegInfo" title='RegInfo' data-ref="31RegInfo">RegInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getRegBankOrNullEj" title='llvm::MachineRegisterInfo::getRegBankOrNull' data-ref="_ZNK4llvm19MachineRegisterInfo16getRegBankOrNullEj">getRegBankOrNull</a>(<a class="local col0 ref" href="#30Reg" title='Reg' data-ref="30Reg">Reg</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank7getNameEv" title='llvm::RegisterBank::getName' data-ref="_ZNK4llvm12RegisterBank7getNameEv">getName</a>()).<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5lowerEv" title='llvm::StringRef::lower' data-ref="_ZNK4llvm9StringRef5lowerEv">lower</a>();</td></tr>
<tr><th id="161">161</th><td>    <b>else</b> {</td></tr>
<tr><th id="162">162</th><td>      <a class="local col3 ref" href="#33OS" title='OS' data-ref="33OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"_"</q>;</td></tr>
<tr><th id="163">163</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((RegInfo.def_empty(Reg) || RegInfo.getType(Reg).isValid()) &amp;&amp; &quot;Generic registers must have a valid type&quot;) ? void (0) : __assert_fail (&quot;(RegInfo.def_empty(Reg) || RegInfo.getType(Reg).isValid()) &amp;&amp; \&quot;Generic registers must have a valid type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetRegisterInfo.cpp&quot;, 164, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col1 ref" href="#31RegInfo" title='RegInfo' data-ref="31RegInfo">RegInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9def_emptyEj" title='llvm::MachineRegisterInfo::def_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9def_emptyEj">def_empty</a>(<a class="local col0 ref" href="#30Reg" title='Reg' data-ref="30Reg">Reg</a>) || <a class="local col1 ref" href="#31RegInfo" title='RegInfo' data-ref="31RegInfo">RegInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#30Reg" title='Reg' data-ref="30Reg">Reg</a>).<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>()) &amp;&amp;</td></tr>
<tr><th id="164">164</th><td>             <q>"Generic registers must have a valid type"</q>);</td></tr>
<tr><th id="165">165</th><td>    }</td></tr>
<tr><th id="166">166</th><td>  });</td></tr>
<tr><th id="167">167</th><td>}</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><i class="doc">/// getAllocatableClass - Return the maximal subclass of the given register</i></td></tr>
<tr><th id="172">172</th><td><i class="doc">/// class that is alloctable, or NULL.</i></td></tr>
<tr><th id="173">173</th><td><em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="174">174</th><td><a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getAllocatableClass' data-ref="_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE">getAllocatableClass</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="34RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="34RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="175">175</th><td>  <b>if</b> (!<a class="local col4 ref" href="#34RC" title='RC' data-ref="34RC">RC</a> || <a class="local col4 ref" href="#34RC" title='RC' data-ref="34RC">RC</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13isAllocatableEv" title='llvm::TargetRegisterClass::isAllocatable' data-ref="_ZNK4llvm19TargetRegisterClass13isAllocatableEv">isAllocatable</a>())</td></tr>
<tr><th id="176">176</th><td>    <b>return</b> <a class="local col4 ref" href="#34RC" title='RC' data-ref="34RC">RC</a>;</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::BitMaskClassIterator" title='llvm::BitMaskClassIterator' data-ref="llvm::BitMaskClassIterator">BitMaskClassIterator</a> <dfn class="local col5 decl" id="35It" title='It' data-type='llvm::BitMaskClassIterator' data-ref="35It">It</dfn><a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm20BitMaskClassIteratorC1EPKjRKNS_18TargetRegisterInfoE" title='llvm::BitMaskClassIterator::BitMaskClassIterator' data-ref="_ZN4llvm20BitMaskClassIteratorC1EPKjRKNS_18TargetRegisterInfoE">(</a><a class="local col4 ref" href="#34RC" title='RC' data-ref="34RC">RC</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass15getSubClassMaskEv" title='llvm::TargetRegisterClass::getSubClassMask' data-ref="_ZNK4llvm19TargetRegisterClass15getSubClassMaskEv">getSubClassMask</a>(), *<b>this</b>); <a class="local col5 ref" href="#35It" title='It' data-ref="35It">It</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm20BitMaskClassIterator7isValidEv" title='llvm::BitMaskClassIterator::isValid' data-ref="_ZNK4llvm20BitMaskClassIterator7isValidEv">isValid</a>();</td></tr>
<tr><th id="179">179</th><td>       <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm20BitMaskClassIteratorppEv" title='llvm::BitMaskClassIterator::operator++' data-ref="_ZN4llvm20BitMaskClassIteratorppEv">++</a><a class="local col5 ref" href="#35It" title='It' data-ref="35It">It</a>) {</td></tr>
<tr><th id="180">180</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="36SubRC" title='SubRC' data-type='const llvm::TargetRegisterClass *' data-ref="36SubRC">SubRC</dfn> = <a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11getRegClassEj" title='llvm::TargetRegisterInfo::getRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#35It" title='It' data-ref="35It">It</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm20BitMaskClassIterator5getIDEv" title='llvm::BitMaskClassIterator::getID' data-ref="_ZNK4llvm20BitMaskClassIterator5getIDEv">getID</a>());</td></tr>
<tr><th id="181">181</th><td>    <b>if</b> (<a class="local col6 ref" href="#36SubRC" title='SubRC' data-ref="36SubRC">SubRC</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13isAllocatableEv" title='llvm::TargetRegisterClass::isAllocatable' data-ref="_ZNK4llvm19TargetRegisterClass13isAllocatableEv">isAllocatable</a>())</td></tr>
<tr><th id="182">182</th><td>      <b>return</b> <a class="local col6 ref" href="#36SubRC" title='SubRC' data-ref="36SubRC">SubRC</a>;</td></tr>
<tr><th id="183">183</th><td>  }</td></tr>
<tr><th id="184">184</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="185">185</th><td>}</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><i class="doc">/// getMinimalPhysRegClass - Returns the Register Class of a physical</i></td></tr>
<tr><th id="188">188</th><td><i class="doc">/// register of the given type, picking the most sub register class of</i></td></tr>
<tr><th id="189">189</th><td><i class="doc">/// the right type that contains this physreg.</i></td></tr>
<tr><th id="190">190</th><td><em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="191">191</th><td><a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE">getMinimalPhysRegClass</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="37reg" title='reg' data-type='unsigned int' data-ref="37reg">reg</dfn>, <a class="type" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col8 decl" id="38VT" title='VT' data-type='llvm::MVT' data-ref="38VT">VT</dfn>) <em>const</em> {</td></tr>
<tr><th id="192">192</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isPhysicalRegister(reg) &amp;&amp; &quot;reg must be a physical register&quot;) ? void (0) : __assert_fail (&quot;isPhysicalRegister(reg) &amp;&amp; \&quot;reg must be a physical register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetRegisterInfo.cpp&quot;, 192, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col7 ref" href="#37reg" title='reg' data-ref="37reg">reg</a>) &amp;&amp; <q>"reg must be a physical register"</q>);</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <i>// Pick the most sub register class of the right type that contains</i></td></tr>
<tr><th id="195">195</th><td><i>  // this physreg.</i></td></tr>
<tr><th id="196">196</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>* <dfn class="local col9 decl" id="39BestRC" title='BestRC' data-type='const llvm::TargetRegisterClass *' data-ref="39BestRC">BestRC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="197">197</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>* <dfn class="local col0 decl" id="40RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="40RC">RC</dfn> : <a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo10regclassesEv" title='llvm::TargetRegisterInfo::regclasses' data-ref="_ZNK4llvm18TargetRegisterInfo10regclassesEv">regclasses</a>()) {</td></tr>
<tr><th id="198">198</th><td>    <b>if</b> ((<a class="local col8 ref" href="#38VT" title='VT' data-ref="38VT">VT</a> <a class="ref" href="../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a> || <a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC">RC</a>, <a class="ref fake" href="../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#38VT" title='VT' data-ref="38VT">VT</a>)) &amp;&amp;</td></tr>
<tr><th id="199">199</th><td>        <a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC">RC</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsEj" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsEj">contains</a>(<a class="local col7 ref" href="#37reg" title='reg' data-ref="37reg">reg</a>) &amp;&amp; (!<a class="local col9 ref" href="#39BestRC" title='BestRC' data-ref="39BestRC">BestRC</a> || <a class="local col9 ref" href="#39BestRC" title='BestRC' data-ref="39BestRC">BestRC</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11hasSubClassEPKS0_" title='llvm::TargetRegisterClass::hasSubClass' data-ref="_ZNK4llvm19TargetRegisterClass11hasSubClassEPKS0_">hasSubClass</a>(<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC">RC</a>)))</td></tr>
<tr><th id="200">200</th><td>      <a class="local col9 ref" href="#39BestRC" title='BestRC' data-ref="39BestRC">BestRC</a> = <a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC">RC</a>;</td></tr>
<tr><th id="201">201</th><td>  }</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BestRC &amp;&amp; &quot;Couldn&apos;t find the register class&quot;) ? void (0) : __assert_fail (&quot;BestRC &amp;&amp; \&quot;Couldn&apos;t find the register class\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetRegisterInfo.cpp&quot;, 203, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#39BestRC" title='BestRC' data-ref="39BestRC">BestRC</a> &amp;&amp; <q>"Couldn't find the register class"</q>);</td></tr>
<tr><th id="204">204</th><td>  <b>return</b> <a class="local col9 ref" href="#39BestRC" title='BestRC' data-ref="39BestRC">BestRC</a>;</td></tr>
<tr><th id="205">205</th><td>}</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><i class="doc" data-doc="_ZL22getAllocatableSetForRCRKN4llvm15MachineFunctionEPKNS_19TargetRegisterClassERNS_9BitVectorE">/// getAllocatableSetForRC - Toggle the bits that represent allocatable</i></td></tr>
<tr><th id="208">208</th><td><i class="doc" data-doc="_ZL22getAllocatableSetForRCRKN4llvm15MachineFunctionEPKNS_19TargetRegisterClassERNS_9BitVectorE">/// registers for the specific register class.</i></td></tr>
<tr><th id="209">209</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL22getAllocatableSetForRCRKN4llvm15MachineFunctionEPKNS_19TargetRegisterClassERNS_9BitVectorE" title='getAllocatableSetForRC' data-type='void getAllocatableSetForRC(const llvm::MachineFunction &amp; MF, const llvm::TargetRegisterClass * RC, llvm::BitVector &amp; R)' data-ref="_ZL22getAllocatableSetForRCRKN4llvm15MachineFunctionEPKNS_19TargetRegisterClassERNS_9BitVectorE">getAllocatableSetForRC</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="41MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="41MF">MF</dfn>,</td></tr>
<tr><th id="210">210</th><td>                                   <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="42RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="42RC">RC</dfn>, <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col3 decl" id="43R" title='R' data-type='llvm::BitVector &amp;' data-ref="43R">R</dfn>){</td></tr>
<tr><th id="211">211</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RC-&gt;isAllocatable() &amp;&amp; &quot;invalid for nonallocatable sets&quot;) ? void (0) : __assert_fail (&quot;RC-&gt;isAllocatable() &amp;&amp; \&quot;invalid for nonallocatable sets\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetRegisterInfo.cpp&quot;, 211, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#42RC" title='RC' data-ref="42RC">RC</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13isAllocatableEv" title='llvm::TargetRegisterClass::isAllocatable' data-ref="_ZNK4llvm19TargetRegisterClass13isAllocatableEv">isAllocatable</a>() &amp;&amp; <q>"invalid for nonallocatable sets"</q>);</td></tr>
<tr><th id="212">212</th><td>  <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col4 decl" id="44Order" title='Order' data-type='ArrayRef&lt;MCPhysReg&gt;' data-ref="44Order">Order</dfn> = <a class="local col2 ref" href="#42RC" title='RC' data-ref="42RC">RC</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass21getRawAllocationOrderERKNS_15MachineFunctionE" title='llvm::TargetRegisterClass::getRawAllocationOrder' data-ref="_ZNK4llvm19TargetRegisterClass21getRawAllocationOrderERKNS_15MachineFunctionE">getRawAllocationOrder</a>(<a class="local col1 ref" href="#41MF" title='MF' data-ref="41MF">MF</a>);</td></tr>
<tr><th id="213">213</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="45i" title='i' data-type='unsigned int' data-ref="45i">i</dfn> = <var>0</var>; <a class="local col5 ref" href="#45i" title='i' data-ref="45i">i</a> != <a class="local col4 ref" href="#44Order" title='Order' data-ref="44Order">Order</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); ++<a class="local col5 ref" href="#45i" title='i' data-ref="45i">i</a>)</td></tr>
<tr><th id="214">214</th><td>    <a class="local col3 ref" href="#43R" title='R' data-ref="43R">R</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col4 ref" href="#44Order" title='Order' data-ref="44Order">Order</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col5 ref" href="#45i" title='i' data-ref="45i">i</a>]</a>);</td></tr>
<tr><th id="215">215</th><td>}</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo17getAllocatableSetERKNS_15MachineFunctionEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getAllocatableSet' data-ref="_ZNK4llvm18TargetRegisterInfo17getAllocatableSetERKNS_15MachineFunctionEPKNS_19TargetRegisterClassE">getAllocatableSet</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="46MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="46MF">MF</dfn>,</td></tr>
<tr><th id="218">218</th><td>                                          <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="47RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="47RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="219">219</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col8 decl" id="48Allocatable" title='Allocatable' data-type='llvm::BitVector' data-ref="48Allocatable">Allocatable</dfn><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="member" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="220">220</th><td>  <b>if</b> (<a class="local col7 ref" href="#47RC" title='RC' data-ref="47RC">RC</a>) {</td></tr>
<tr><th id="221">221</th><td>    <i>// A register class with no allocatable subclass returns an empty set.</i></td></tr>
<tr><th id="222">222</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="49SubClass" title='SubClass' data-type='const llvm::TargetRegisterClass *' data-ref="49SubClass">SubClass</dfn> = <a class="member" href="#_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getAllocatableClass' data-ref="_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE">getAllocatableClass</a>(<a class="local col7 ref" href="#47RC" title='RC' data-ref="47RC">RC</a>);</td></tr>
<tr><th id="223">223</th><td>    <b>if</b> (<a class="local col9 ref" href="#49SubClass" title='SubClass' data-ref="49SubClass">SubClass</a>)</td></tr>
<tr><th id="224">224</th><td>      <a class="tu ref" href="#_ZL22getAllocatableSetForRCRKN4llvm15MachineFunctionEPKNS_19TargetRegisterClassERNS_9BitVectorE" title='getAllocatableSetForRC' data-use='c' data-ref="_ZL22getAllocatableSetForRCRKN4llvm15MachineFunctionEPKNS_19TargetRegisterClassERNS_9BitVectorE">getAllocatableSetForRC</a>(<a class="local col6 ref" href="#46MF" title='MF' data-ref="46MF">MF</a>, <a class="local col9 ref" href="#49SubClass" title='SubClass' data-ref="49SubClass">SubClass</a>, <span class='refarg'><a class="local col8 ref" href="#48Allocatable" title='Allocatable' data-ref="48Allocatable">Allocatable</a></span>);</td></tr>
<tr><th id="225">225</th><td>  } <b>else</b> {</td></tr>
<tr><th id="226">226</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="50C" title='C' data-type='const llvm::TargetRegisterClass *' data-ref="50C">C</dfn> : <a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo10regclassesEv" title='llvm::TargetRegisterInfo::regclasses' data-ref="_ZNK4llvm18TargetRegisterInfo10regclassesEv">regclasses</a>())</td></tr>
<tr><th id="227">227</th><td>      <b>if</b> (<a class="local col0 ref" href="#50C" title='C' data-ref="50C">C</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13isAllocatableEv" title='llvm::TargetRegisterClass::isAllocatable' data-ref="_ZNK4llvm19TargetRegisterClass13isAllocatableEv">isAllocatable</a>())</td></tr>
<tr><th id="228">228</th><td>        <a class="tu ref" href="#_ZL22getAllocatableSetForRCRKN4llvm15MachineFunctionEPKNS_19TargetRegisterClassERNS_9BitVectorE" title='getAllocatableSetForRC' data-use='c' data-ref="_ZL22getAllocatableSetForRCRKN4llvm15MachineFunctionEPKNS_19TargetRegisterClassERNS_9BitVectorE">getAllocatableSetForRC</a>(<a class="local col6 ref" href="#46MF" title='MF' data-ref="46MF">MF</a>, <a class="local col0 ref" href="#50C" title='C' data-ref="50C">C</a>, <span class='refarg'><a class="local col8 ref" href="#48Allocatable" title='Allocatable' data-ref="48Allocatable">Allocatable</a></span>);</td></tr>
<tr><th id="229">229</th><td>  }</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <i>// Mask out the reserved registers</i></td></tr>
<tr><th id="232">232</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col1 decl" id="51Reserved" title='Reserved' data-type='llvm::BitVector' data-ref="51Reserved">Reserved</dfn> = <a class="virtual member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm18TargetRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</a>(<a class="local col6 ref" href="#46MF" title='MF' data-ref="46MF">MF</a>);</td></tr>
<tr><th id="233">233</th><td>  <a class="local col8 ref" href="#48Allocatable" title='Allocatable' data-ref="48Allocatable">Allocatable</a> <a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoraNERKS0_" title='llvm::BitVector::operator&amp;=' data-ref="_ZN4llvm9BitVectoraNERKS0_">&amp;=</a> <a class="local col1 ref" href="#51Reserved" title='Reserved' data-ref="51Reserved">Reserved</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector4flipEv" title='llvm::BitVector::flip' data-ref="_ZN4llvm9BitVector4flipEv">flip</a>();</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  <b>return</b> <a class="local col8 ref" href="#48Allocatable" title='Allocatable' data-ref="48Allocatable">Allocatable</a>;</td></tr>
<tr><th id="236">236</th><td>}</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><em>static</em> <b>inline</b></td></tr>
<tr><th id="239">239</th><td><em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="tu decl def" id="_ZL16firstCommonClassPKjS0_PKN4llvm18TargetRegisterInfoENS1_3MVT15SimpleValueTypeE" title='firstCommonClass' data-type='const llvm::TargetRegisterClass * firstCommonClass(const uint32_t * A, const uint32_t * B, const llvm::TargetRegisterInfo * TRI, const MVT::SimpleValueType SVT = MVT::SimpleValueType::Any)' data-ref="_ZL16firstCommonClassPKjS0_PKN4llvm18TargetRegisterInfoENS1_3MVT15SimpleValueTypeE">firstCommonClass</dfn>(<em>const</em> <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col2 decl" id="52A" title='A' data-type='const uint32_t *' data-ref="52A">A</dfn>,</td></tr>
<tr><th id="240">240</th><td>                                            <em>const</em> <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col3 decl" id="53B" title='B' data-type='const uint32_t *' data-ref="53B">B</dfn>,</td></tr>
<tr><th id="241">241</th><td>                                            <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="54TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="54TRI">TRI</dfn>,</td></tr>
<tr><th id="242">242</th><td>                                            <em>const</em> <a class="type" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="type" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType" title='llvm::MVT::SimpleValueType' data-ref="llvm::MVT::SimpleValueType">SimpleValueType</a> <dfn class="local col5 decl" id="55SVT" title='SVT' data-type='const MVT::SimpleValueType' data-ref="55SVT">SVT</dfn> =</td></tr>
<tr><th id="243">243</th><td>                                            <a class="type" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="type" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType" title='llvm::MVT::SimpleValueType' data-ref="llvm::MVT::SimpleValueType">SimpleValueType</a>::<a class="enum" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Any" title='llvm::MVT::SimpleValueType::Any' data-ref="llvm::MVT::SimpleValueType::Any">Any</a>) {</td></tr>
<tr><th id="244">244</th><td>  <em>const</em> <a class="type" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col6 decl" id="56VT" title='VT' data-type='const llvm::MVT' data-ref="56VT">VT</dfn><a class="ref" href="../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE">(</a><a class="local col5 ref" href="#55SVT" title='SVT' data-ref="55SVT">SVT</a>);</td></tr>
<tr><th id="245">245</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="57I" title='I' data-type='unsigned int' data-ref="57I">I</dfn> = <var>0</var>, <dfn class="local col8 decl" id="58E" title='E' data-type='unsigned int' data-ref="58E">E</dfn> = <a class="local col4 ref" href="#54TRI" title='TRI' data-ref="54TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv" title='llvm::TargetRegisterInfo::getNumRegClasses' data-ref="_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv">getNumRegClasses</a>(); <a class="local col7 ref" href="#57I" title='I' data-ref="57I">I</a> &lt; <a class="local col8 ref" href="#58E" title='E' data-ref="58E">E</a>; <a class="local col7 ref" href="#57I" title='I' data-ref="57I">I</a> += <var>32</var>)</td></tr>
<tr><th id="246">246</th><td>    <b>if</b> (<em>unsigned</em> <dfn class="local col9 decl" id="59Common" title='Common' data-type='unsigned int' data-ref="59Common"><a class="local col9 ref" href="#59Common" title='Common' data-ref="59Common">Common</a></dfn> = *<a class="local col2 ref" href="#52A" title='A' data-ref="52A">A</a>++ &amp; *<a class="local col3 ref" href="#53B" title='B' data-ref="53B">B</a>++) {</td></tr>
<tr><th id="247">247</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="60RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="60RC">RC</dfn> =</td></tr>
<tr><th id="248">248</th><td>          <a class="local col4 ref" href="#54TRI" title='TRI' data-ref="54TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11getRegClassEj" title='llvm::TargetRegisterInfo::getRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col7 ref" href="#57I" title='I' data-ref="57I">I</a> + <a class="ref" href="../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>(<a class="local col9 ref" href="#59Common" title='Common' data-ref="59Common">Common</a>));</td></tr>
<tr><th id="249">249</th><td>      <b>if</b> (<a class="local col5 ref" href="#55SVT" title='SVT' data-ref="55SVT">SVT</a> == <a class="type" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="type" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType" title='llvm::MVT::SimpleValueType' data-ref="llvm::MVT::SimpleValueType">SimpleValueType</a>::<a class="enum" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Any" title='llvm::MVT::SimpleValueType::Any' data-ref="llvm::MVT::SimpleValueType::Any">Any</a> || <a class="local col4 ref" href="#54TRI" title='TRI' data-ref="54TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col0 ref" href="#60RC" title='RC' data-ref="60RC">RC</a>, <a class="ref fake" href="../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#56VT" title='VT' data-ref="56VT">VT</a>))</td></tr>
<tr><th id="250">250</th><td>        <b>return</b> <a class="local col0 ref" href="#60RC" title='RC' data-ref="60RC">RC</a>;</td></tr>
<tr><th id="251">251</th><td>    }</td></tr>
<tr><th id="252">252</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="253">253</th><td>}</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="256">256</th><td><a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_NS_3MVT15SimpleValueTypeE" title='llvm::TargetRegisterInfo::getCommonSubClass' data-ref="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_NS_3MVT15SimpleValueTypeE">getCommonSubClass</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="61A" title='A' data-type='const llvm::TargetRegisterClass *' data-ref="61A">A</dfn>,</td></tr>
<tr><th id="257">257</th><td>                                      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="62B" title='B' data-type='const llvm::TargetRegisterClass *' data-ref="62B">B</dfn>,</td></tr>
<tr><th id="258">258</th><td>                                      <em>const</em> <a class="type" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="type" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType" title='llvm::MVT::SimpleValueType' data-ref="llvm::MVT::SimpleValueType">SimpleValueType</a> <dfn class="local col3 decl" id="63SVT" title='SVT' data-type='const MVT::SimpleValueType' data-ref="63SVT">SVT</dfn>) <em>const</em> {</td></tr>
<tr><th id="259">259</th><td>  <i>// First take care of the trivial cases.</i></td></tr>
<tr><th id="260">260</th><td>  <b>if</b> (<a class="local col1 ref" href="#61A" title='A' data-ref="61A">A</a> == <a class="local col2 ref" href="#62B" title='B' data-ref="62B">B</a>)</td></tr>
<tr><th id="261">261</th><td>    <b>return</b> <a class="local col1 ref" href="#61A" title='A' data-ref="61A">A</a>;</td></tr>
<tr><th id="262">262</th><td>  <b>if</b> (!<a class="local col1 ref" href="#61A" title='A' data-ref="61A">A</a> || !<a class="local col2 ref" href="#62B" title='B' data-ref="62B">B</a>)</td></tr>
<tr><th id="263">263</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <i>// Register classes are ordered topologically, so the largest common</i></td></tr>
<tr><th id="266">266</th><td><i>  // sub-class it the common sub-class with the smallest ID.</i></td></tr>
<tr><th id="267">267</th><td>  <b>return</b> <a class="tu ref" href="#_ZL16firstCommonClassPKjS0_PKN4llvm18TargetRegisterInfoENS1_3MVT15SimpleValueTypeE" title='firstCommonClass' data-use='c' data-ref="_ZL16firstCommonClassPKjS0_PKN4llvm18TargetRegisterInfoENS1_3MVT15SimpleValueTypeE">firstCommonClass</a>(<a class="local col1 ref" href="#61A" title='A' data-ref="61A">A</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass15getSubClassMaskEv" title='llvm::TargetRegisterClass::getSubClassMask' data-ref="_ZNK4llvm19TargetRegisterClass15getSubClassMaskEv">getSubClassMask</a>(), <a class="local col2 ref" href="#62B" title='B' data-ref="62B">B</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass15getSubClassMaskEv" title='llvm::TargetRegisterClass::getSubClassMask' data-ref="_ZNK4llvm19TargetRegisterClass15getSubClassMaskEv">getSubClassMask</a>(), <b>this</b>, <a class="local col3 ref" href="#63SVT" title='SVT' data-ref="63SVT">SVT</a>);</td></tr>
<tr><th id="268">268</th><td>}</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="271">271</th><td><a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j" title='llvm::TargetRegisterInfo::getMatchingSuperRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j">getMatchingSuperRegClass</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="64A" title='A' data-type='const llvm::TargetRegisterClass *' data-ref="64A">A</dfn>,</td></tr>
<tr><th id="272">272</th><td>                                             <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="65B" title='B' data-type='const llvm::TargetRegisterClass *' data-ref="65B">B</dfn>,</td></tr>
<tr><th id="273">273</th><td>                                             <em>unsigned</em> <dfn class="local col6 decl" id="66Idx" title='Idx' data-type='unsigned int' data-ref="66Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="274">274</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (A &amp;&amp; B &amp;&amp; &quot;Missing register class&quot;) ? void (0) : __assert_fail (&quot;A &amp;&amp; B &amp;&amp; \&quot;Missing register class\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetRegisterInfo.cpp&quot;, 274, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#64A" title='A' data-ref="64A">A</a> &amp;&amp; <a class="local col5 ref" href="#65B" title='B' data-ref="65B">B</a> &amp;&amp; <q>"Missing register class"</q>);</td></tr>
<tr><th id="275">275</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx &amp;&amp; &quot;Bad sub-register index&quot;) ? void (0) : __assert_fail (&quot;Idx &amp;&amp; \&quot;Bad sub-register index\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetRegisterInfo.cpp&quot;, 275, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#66Idx" title='Idx' data-ref="66Idx">Idx</a> &amp;&amp; <q>"Bad sub-register index"</q>);</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <i>// Find Idx in the list of super-register indices.</i></td></tr>
<tr><th id="278">278</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::SuperRegClassIterator" title='llvm::SuperRegClassIterator' data-ref="llvm::SuperRegClassIterator">SuperRegClassIterator</a> <dfn class="local col7 decl" id="67RCI" title='RCI' data-type='llvm::SuperRegClassIterator' data-ref="67RCI">RCI</dfn><a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm21SuperRegClassIteratorC1EPKNS_19TargetRegisterClassEPKNS_18TargetRegisterInfoEb" title='llvm::SuperRegClassIterator::SuperRegClassIterator' data-ref="_ZN4llvm21SuperRegClassIteratorC1EPKNS_19TargetRegisterClassEPKNS_18TargetRegisterInfoEb">(</a><a class="local col5 ref" href="#65B" title='B' data-ref="65B">B</a>, <b>this</b>); <a class="local col7 ref" href="#67RCI" title='RCI' data-ref="67RCI">RCI</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm21SuperRegClassIterator7isValidEv" title='llvm::SuperRegClassIterator::isValid' data-ref="_ZNK4llvm21SuperRegClassIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm21SuperRegClassIteratorppEv" title='llvm::SuperRegClassIterator::operator++' data-ref="_ZN4llvm21SuperRegClassIteratorppEv">++</a><a class="local col7 ref" href="#67RCI" title='RCI' data-ref="67RCI">RCI</a>)</td></tr>
<tr><th id="279">279</th><td>    <b>if</b> (<a class="local col7 ref" href="#67RCI" title='RCI' data-ref="67RCI">RCI</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm21SuperRegClassIterator9getSubRegEv" title='llvm::SuperRegClassIterator::getSubReg' data-ref="_ZNK4llvm21SuperRegClassIterator9getSubRegEv">getSubReg</a>() == <a class="local col6 ref" href="#66Idx" title='Idx' data-ref="66Idx">Idx</a>)</td></tr>
<tr><th id="280">280</th><td>      <i>// The bit mask contains all register classes that are projected into B</i></td></tr>
<tr><th id="281">281</th><td><i>      // by Idx. Find a class that is also a sub-class of A.</i></td></tr>
<tr><th id="282">282</th><td>      <b>return</b> <a class="tu ref" href="#_ZL16firstCommonClassPKjS0_PKN4llvm18TargetRegisterInfoENS1_3MVT15SimpleValueTypeE" title='firstCommonClass' data-use='c' data-ref="_ZL16firstCommonClassPKjS0_PKN4llvm18TargetRegisterInfoENS1_3MVT15SimpleValueTypeE">firstCommonClass</a>(<a class="local col7 ref" href="#67RCI" title='RCI' data-ref="67RCI">RCI</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm21SuperRegClassIterator7getMaskEv" title='llvm::SuperRegClassIterator::getMask' data-ref="_ZNK4llvm21SuperRegClassIterator7getMaskEv">getMask</a>(), <a class="local col4 ref" href="#64A" title='A' data-ref="64A">A</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass15getSubClassMaskEv" title='llvm::TargetRegisterClass::getSubClassMask' data-ref="_ZNK4llvm19TargetRegisterClass15getSubClassMaskEv">getSubClassMask</a>(), <b>this</b>);</td></tr>
<tr><th id="283">283</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="284">284</th><td>}</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::</td></tr>
<tr><th id="287">287</th><td><dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo22getCommonSuperRegClassEPKNS_19TargetRegisterClassEjS3_jRjS4_" title='llvm::TargetRegisterInfo::getCommonSuperRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getCommonSuperRegClassEPKNS_19TargetRegisterClassEjS3_jRjS4_">getCommonSuperRegClass</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="68RCA" title='RCA' data-type='const llvm::TargetRegisterClass *' data-ref="68RCA">RCA</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="69SubA" title='SubA' data-type='unsigned int' data-ref="69SubA">SubA</dfn>,</td></tr>
<tr><th id="288">288</th><td>                       <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="70RCB" title='RCB' data-type='const llvm::TargetRegisterClass *' data-ref="70RCB">RCB</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="71SubB" title='SubB' data-type='unsigned int' data-ref="71SubB">SubB</dfn>,</td></tr>
<tr><th id="289">289</th><td>                       <em>unsigned</em> &amp;<dfn class="local col2 decl" id="72PreA" title='PreA' data-type='unsigned int &amp;' data-ref="72PreA">PreA</dfn>, <em>unsigned</em> &amp;<dfn class="local col3 decl" id="73PreB" title='PreB' data-type='unsigned int &amp;' data-ref="73PreB">PreB</dfn>) <em>const</em> {</td></tr>
<tr><th id="290">290</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RCA &amp;&amp; SubA &amp;&amp; RCB &amp;&amp; SubB &amp;&amp; &quot;Invalid arguments&quot;) ? void (0) : __assert_fail (&quot;RCA &amp;&amp; SubA &amp;&amp; RCB &amp;&amp; SubB &amp;&amp; \&quot;Invalid arguments\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetRegisterInfo.cpp&quot;, 290, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#68RCA" title='RCA' data-ref="68RCA">RCA</a> &amp;&amp; <a class="local col9 ref" href="#69SubA" title='SubA' data-ref="69SubA">SubA</a> &amp;&amp; <a class="local col0 ref" href="#70RCB" title='RCB' data-ref="70RCB">RCB</a> &amp;&amp; <a class="local col1 ref" href="#71SubB" title='SubB' data-ref="71SubB">SubB</a> &amp;&amp; <q>"Invalid arguments"</q>);</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <i>// Search all pairs of sub-register indices that project into RCA and RCB</i></td></tr>
<tr><th id="293">293</th><td><i>  // respectively. This is quadratic, but usually the sets are very small. On</i></td></tr>
<tr><th id="294">294</th><td><i>  // most targets like X86, there will only be a single sub-register index</i></td></tr>
<tr><th id="295">295</th><td><i>  // (e.g., sub_16bit projecting into GR16).</i></td></tr>
<tr><th id="296">296</th><td><i>  //</i></td></tr>
<tr><th id="297">297</th><td><i>  // The worst case is a register class like DPR on ARM.</i></td></tr>
<tr><th id="298">298</th><td><i>  // We have indices dsub_0..dsub_7 projecting into that class.</i></td></tr>
<tr><th id="299">299</th><td><i>  //</i></td></tr>
<tr><th id="300">300</th><td><i>  // It is very common that one register class is a sub-register of the other.</i></td></tr>
<tr><th id="301">301</th><td><i>  // Arrange for RCA to be the larger register so the answer will be found in</i></td></tr>
<tr><th id="302">302</th><td><i>  // the first iteration. This makes the search linear for the most common</i></td></tr>
<tr><th id="303">303</th><td><i>  // case.</i></td></tr>
<tr><th id="304">304</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="74BestRC" title='BestRC' data-type='const llvm::TargetRegisterClass *' data-ref="74BestRC">BestRC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="305">305</th><td>  <em>unsigned</em> *<dfn class="local col5 decl" id="75BestPreA" title='BestPreA' data-type='unsigned int *' data-ref="75BestPreA">BestPreA</dfn> = &amp;<a class="local col2 ref" href="#72PreA" title='PreA' data-ref="72PreA">PreA</a>;</td></tr>
<tr><th id="306">306</th><td>  <em>unsigned</em> *<dfn class="local col6 decl" id="76BestPreB" title='BestPreB' data-type='unsigned int *' data-ref="76BestPreB">BestPreB</dfn> = &amp;<a class="local col3 ref" href="#73PreB" title='PreB' data-ref="73PreB">PreB</a>;</td></tr>
<tr><th id="307">307</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col8 ref" href="#68RCA" title='RCA' data-ref="68RCA">RCA</a>) &lt; <a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col0 ref" href="#70RCB" title='RCB' data-ref="70RCB">RCB</a>)) {</td></tr>
<tr><th id="308">308</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col8 ref" href="#68RCA" title='RCA' data-ref="68RCA">RCA</a></span>, <span class='refarg'><a class="local col0 ref" href="#70RCB" title='RCB' data-ref="70RCB">RCB</a></span>);</td></tr>
<tr><th id="309">309</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col9 ref" href="#69SubA" title='SubA' data-ref="69SubA">SubA</a></span>, <span class='refarg'><a class="local col1 ref" href="#71SubB" title='SubB' data-ref="71SubB">SubB</a></span>);</td></tr>
<tr><th id="310">310</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col5 ref" href="#75BestPreA" title='BestPreA' data-ref="75BestPreA">BestPreA</a></span>, <span class='refarg'><a class="local col6 ref" href="#76BestPreB" title='BestPreB' data-ref="76BestPreB">BestPreB</a></span>);</td></tr>
<tr><th id="311">311</th><td>  }</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <i>// Also terminate the search one we have found a register class as small as</i></td></tr>
<tr><th id="314">314</th><td><i>  // RCA.</i></td></tr>
<tr><th id="315">315</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="77MinSize" title='MinSize' data-type='unsigned int' data-ref="77MinSize">MinSize</dfn> = <a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col8 ref" href="#68RCA" title='RCA' data-ref="68RCA">RCA</a>);</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::SuperRegClassIterator" title='llvm::SuperRegClassIterator' data-ref="llvm::SuperRegClassIterator">SuperRegClassIterator</a> <dfn class="local col8 decl" id="78IA" title='IA' data-type='llvm::SuperRegClassIterator' data-ref="78IA">IA</dfn><a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm21SuperRegClassIteratorC1EPKNS_19TargetRegisterClassEPKNS_18TargetRegisterInfoEb" title='llvm::SuperRegClassIterator::SuperRegClassIterator' data-ref="_ZN4llvm21SuperRegClassIteratorC1EPKNS_19TargetRegisterClassEPKNS_18TargetRegisterInfoEb">(</a><a class="local col8 ref" href="#68RCA" title='RCA' data-ref="68RCA">RCA</a>, <b>this</b>, <b>true</b>); <a class="local col8 ref" href="#78IA" title='IA' data-ref="78IA">IA</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm21SuperRegClassIterator7isValidEv" title='llvm::SuperRegClassIterator::isValid' data-ref="_ZNK4llvm21SuperRegClassIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm21SuperRegClassIteratorppEv" title='llvm::SuperRegClassIterator::operator++' data-ref="_ZN4llvm21SuperRegClassIteratorppEv">++</a><a class="local col8 ref" href="#78IA" title='IA' data-ref="78IA">IA</a>) {</td></tr>
<tr><th id="318">318</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="79FinalA" title='FinalA' data-type='unsigned int' data-ref="79FinalA">FinalA</dfn> = <a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo20composeSubRegIndicesEjj" title='llvm::TargetRegisterInfo::composeSubRegIndices' data-ref="_ZNK4llvm18TargetRegisterInfo20composeSubRegIndicesEjj">composeSubRegIndices</a>(<a class="local col8 ref" href="#78IA" title='IA' data-ref="78IA">IA</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm21SuperRegClassIterator9getSubRegEv" title='llvm::SuperRegClassIterator::getSubReg' data-ref="_ZNK4llvm21SuperRegClassIterator9getSubRegEv">getSubReg</a>(), <a class="local col9 ref" href="#69SubA" title='SubA' data-ref="69SubA">SubA</a>);</td></tr>
<tr><th id="319">319</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::SuperRegClassIterator" title='llvm::SuperRegClassIterator' data-ref="llvm::SuperRegClassIterator">SuperRegClassIterator</a> <dfn class="local col0 decl" id="80IB" title='IB' data-type='llvm::SuperRegClassIterator' data-ref="80IB">IB</dfn><a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm21SuperRegClassIteratorC1EPKNS_19TargetRegisterClassEPKNS_18TargetRegisterInfoEb" title='llvm::SuperRegClassIterator::SuperRegClassIterator' data-ref="_ZN4llvm21SuperRegClassIteratorC1EPKNS_19TargetRegisterClassEPKNS_18TargetRegisterInfoEb">(</a><a class="local col0 ref" href="#70RCB" title='RCB' data-ref="70RCB">RCB</a>, <b>this</b>, <b>true</b>); <a class="local col0 ref" href="#80IB" title='IB' data-ref="80IB">IB</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm21SuperRegClassIterator7isValidEv" title='llvm::SuperRegClassIterator::isValid' data-ref="_ZNK4llvm21SuperRegClassIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm21SuperRegClassIteratorppEv" title='llvm::SuperRegClassIterator::operator++' data-ref="_ZN4llvm21SuperRegClassIteratorppEv">++</a><a class="local col0 ref" href="#80IB" title='IB' data-ref="80IB">IB</a>) {</td></tr>
<tr><th id="320">320</th><td>      <i>// Check if a common super-register class exists for this index pair.</i></td></tr>
<tr><th id="321">321</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="81RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="81RC">RC</dfn> =</td></tr>
<tr><th id="322">322</th><td>        <a class="tu ref" href="#_ZL16firstCommonClassPKjS0_PKN4llvm18TargetRegisterInfoENS1_3MVT15SimpleValueTypeE" title='firstCommonClass' data-use='c' data-ref="_ZL16firstCommonClassPKjS0_PKN4llvm18TargetRegisterInfoENS1_3MVT15SimpleValueTypeE">firstCommonClass</a>(<a class="local col8 ref" href="#78IA" title='IA' data-ref="78IA">IA</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm21SuperRegClassIterator7getMaskEv" title='llvm::SuperRegClassIterator::getMask' data-ref="_ZNK4llvm21SuperRegClassIterator7getMaskEv">getMask</a>(), <a class="local col0 ref" href="#80IB" title='IB' data-ref="80IB">IB</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm21SuperRegClassIterator7getMaskEv" title='llvm::SuperRegClassIterator::getMask' data-ref="_ZNK4llvm21SuperRegClassIterator7getMaskEv">getMask</a>(), <b>this</b>);</td></tr>
<tr><th id="323">323</th><td>      <b>if</b> (!<a class="local col1 ref" href="#81RC" title='RC' data-ref="81RC">RC</a> || <a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col1 ref" href="#81RC" title='RC' data-ref="81RC">RC</a>) &lt; <a class="local col7 ref" href="#77MinSize" title='MinSize' data-ref="77MinSize">MinSize</a>)</td></tr>
<tr><th id="324">324</th><td>        <b>continue</b>;</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>      <i>// The indexes must compose identically: PreA+SubA == PreB+SubB.</i></td></tr>
<tr><th id="327">327</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="82FinalB" title='FinalB' data-type='unsigned int' data-ref="82FinalB">FinalB</dfn> = <a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo20composeSubRegIndicesEjj" title='llvm::TargetRegisterInfo::composeSubRegIndices' data-ref="_ZNK4llvm18TargetRegisterInfo20composeSubRegIndicesEjj">composeSubRegIndices</a>(<a class="local col0 ref" href="#80IB" title='IB' data-ref="80IB">IB</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm21SuperRegClassIterator9getSubRegEv" title='llvm::SuperRegClassIterator::getSubReg' data-ref="_ZNK4llvm21SuperRegClassIterator9getSubRegEv">getSubReg</a>(), <a class="local col1 ref" href="#71SubB" title='SubB' data-ref="71SubB">SubB</a>);</td></tr>
<tr><th id="328">328</th><td>      <b>if</b> (<a class="local col9 ref" href="#79FinalA" title='FinalA' data-ref="79FinalA">FinalA</a> != <a class="local col2 ref" href="#82FinalB" title='FinalB' data-ref="82FinalB">FinalB</a>)</td></tr>
<tr><th id="329">329</th><td>        <b>continue</b>;</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>      <i>// Is RC a better candidate than BestRC?</i></td></tr>
<tr><th id="332">332</th><td>      <b>if</b> (<a class="local col4 ref" href="#74BestRC" title='BestRC' data-ref="74BestRC">BestRC</a> &amp;&amp; <a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col1 ref" href="#81RC" title='RC' data-ref="81RC">RC</a>) &gt;= <a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col4 ref" href="#74BestRC" title='BestRC' data-ref="74BestRC">BestRC</a>))</td></tr>
<tr><th id="333">333</th><td>        <b>continue</b>;</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>      <i>// Yes, RC is the smallest super-register seen so far.</i></td></tr>
<tr><th id="336">336</th><td>      <a class="local col4 ref" href="#74BestRC" title='BestRC' data-ref="74BestRC">BestRC</a> = <a class="local col1 ref" href="#81RC" title='RC' data-ref="81RC">RC</a>;</td></tr>
<tr><th id="337">337</th><td>      *<a class="local col5 ref" href="#75BestPreA" title='BestPreA' data-ref="75BestPreA">BestPreA</a> = <a class="local col8 ref" href="#78IA" title='IA' data-ref="78IA">IA</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm21SuperRegClassIterator9getSubRegEv" title='llvm::SuperRegClassIterator::getSubReg' data-ref="_ZNK4llvm21SuperRegClassIterator9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="338">338</th><td>      *<a class="local col6 ref" href="#76BestPreB" title='BestPreB' data-ref="76BestPreB">BestPreB</a> = <a class="local col0 ref" href="#80IB" title='IB' data-ref="80IB">IB</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm21SuperRegClassIterator9getSubRegEv" title='llvm::SuperRegClassIterator::getSubReg' data-ref="_ZNK4llvm21SuperRegClassIterator9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>      <i>// Bail early if we reached MinSize. We won't find a better candidate.</i></td></tr>
<tr><th id="341">341</th><td>      <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col4 ref" href="#74BestRC" title='BestRC' data-ref="74BestRC">BestRC</a>) == <a class="local col7 ref" href="#77MinSize" title='MinSize' data-ref="77MinSize">MinSize</a>)</td></tr>
<tr><th id="342">342</th><td>        <b>return</b> <a class="local col4 ref" href="#74BestRC" title='BestRC' data-ref="74BestRC">BestRC</a>;</td></tr>
<tr><th id="343">343</th><td>    }</td></tr>
<tr><th id="344">344</th><td>  }</td></tr>
<tr><th id="345">345</th><td>  <b>return</b> <a class="local col4 ref" href="#74BestRC" title='BestRC' data-ref="74BestRC">BestRC</a>;</td></tr>
<tr><th id="346">346</th><td>}</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><i class="doc" data-doc="_ZL21shareSameRegisterFileRKN4llvm18TargetRegisterInfoEPKNS_19TargetRegisterClassEjS5_j">/// Check if the registers defined by the pair (RegisterClass, SubReg)</i></td></tr>
<tr><th id="349">349</th><td><i class="doc" data-doc="_ZL21shareSameRegisterFileRKN4llvm18TargetRegisterInfoEPKNS_19TargetRegisterClassEjS5_j">/// share the same register file.</i></td></tr>
<tr><th id="350">350</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL21shareSameRegisterFileRKN4llvm18TargetRegisterInfoEPKNS_19TargetRegisterClassEjS5_j" title='shareSameRegisterFile' data-type='bool shareSameRegisterFile(const llvm::TargetRegisterInfo &amp; TRI, const llvm::TargetRegisterClass * DefRC, unsigned int DefSubReg, const llvm::TargetRegisterClass * SrcRC, unsigned int SrcSubReg)' data-ref="_ZL21shareSameRegisterFileRKN4llvm18TargetRegisterInfoEPKNS_19TargetRegisterClassEjS5_j">shareSameRegisterFile</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col3 decl" id="83TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="83TRI">TRI</dfn>,</td></tr>
<tr><th id="351">351</th><td>                                  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="84DefRC" title='DefRC' data-type='const llvm::TargetRegisterClass *' data-ref="84DefRC">DefRC</dfn>,</td></tr>
<tr><th id="352">352</th><td>                                  <em>unsigned</em> <dfn class="local col5 decl" id="85DefSubReg" title='DefSubReg' data-type='unsigned int' data-ref="85DefSubReg">DefSubReg</dfn>,</td></tr>
<tr><th id="353">353</th><td>                                  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="86SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="86SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="354">354</th><td>                                  <em>unsigned</em> <dfn class="local col7 decl" id="87SrcSubReg" title='SrcSubReg' data-type='unsigned int' data-ref="87SrcSubReg">SrcSubReg</dfn>) {</td></tr>
<tr><th id="355">355</th><td>  <i>// Same register class.</i></td></tr>
<tr><th id="356">356</th><td>  <b>if</b> (<a class="local col4 ref" href="#84DefRC" title='DefRC' data-ref="84DefRC">DefRC</a> == <a class="local col6 ref" href="#86SrcRC" title='SrcRC' data-ref="86SrcRC">SrcRC</a>)</td></tr>
<tr><th id="357">357</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>  <i>// Both operands are sub registers. Check if they share a register class.</i></td></tr>
<tr><th id="360">360</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="88SrcIdx" title='SrcIdx' data-type='unsigned int' data-ref="88SrcIdx">SrcIdx</dfn>, <dfn class="local col9 decl" id="89DefIdx" title='DefIdx' data-type='unsigned int' data-ref="89DefIdx">DefIdx</dfn>;</td></tr>
<tr><th id="361">361</th><td>  <b>if</b> (<a class="local col7 ref" href="#87SrcSubReg" title='SrcSubReg' data-ref="87SrcSubReg">SrcSubReg</a> &amp;&amp; <a class="local col5 ref" href="#85DefSubReg" title='DefSubReg' data-ref="85DefSubReg">DefSubReg</a>) {</td></tr>
<tr><th id="362">362</th><td>    <b>return</b> <a class="local col3 ref" href="#83TRI" title='TRI' data-ref="83TRI">TRI</a>.<a class="ref" href="#_ZNK4llvm18TargetRegisterInfo22getCommonSuperRegClassEPKNS_19TargetRegisterClassEjS3_jRjS4_" title='llvm::TargetRegisterInfo::getCommonSuperRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getCommonSuperRegClassEPKNS_19TargetRegisterClassEjS3_jRjS4_">getCommonSuperRegClass</a>(<a class="local col6 ref" href="#86SrcRC" title='SrcRC' data-ref="86SrcRC">SrcRC</a>, <a class="local col7 ref" href="#87SrcSubReg" title='SrcSubReg' data-ref="87SrcSubReg">SrcSubReg</a>, <a class="local col4 ref" href="#84DefRC" title='DefRC' data-ref="84DefRC">DefRC</a>, <a class="local col5 ref" href="#85DefSubReg" title='DefSubReg' data-ref="85DefSubReg">DefSubReg</a>,</td></tr>
<tr><th id="363">363</th><td>                                      <span class='refarg'><a class="local col8 ref" href="#88SrcIdx" title='SrcIdx' data-ref="88SrcIdx">SrcIdx</a></span>, <span class='refarg'><a class="local col9 ref" href="#89DefIdx" title='DefIdx' data-ref="89DefIdx">DefIdx</a></span>) != <b>nullptr</b>;</td></tr>
<tr><th id="364">364</th><td>  }</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <i>// At most one of the register is a sub register, make it Src to avoid</i></td></tr>
<tr><th id="367">367</th><td><i>  // duplicating the test.</i></td></tr>
<tr><th id="368">368</th><td>  <b>if</b> (!<a class="local col7 ref" href="#87SrcSubReg" title='SrcSubReg' data-ref="87SrcSubReg">SrcSubReg</a>) {</td></tr>
<tr><th id="369">369</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col5 ref" href="#85DefSubReg" title='DefSubReg' data-ref="85DefSubReg">DefSubReg</a></span>, <span class='refarg'><a class="local col7 ref" href="#87SrcSubReg" title='SrcSubReg' data-ref="87SrcSubReg">SrcSubReg</a></span>);</td></tr>
<tr><th id="370">370</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col4 ref" href="#84DefRC" title='DefRC' data-ref="84DefRC">DefRC</a></span>, <span class='refarg'><a class="local col6 ref" href="#86SrcRC" title='SrcRC' data-ref="86SrcRC">SrcRC</a></span>);</td></tr>
<tr><th id="371">371</th><td>  }</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>  <i>// One of the register is a sub register, check if we can get a superclass.</i></td></tr>
<tr><th id="374">374</th><td>  <b>if</b> (<a class="local col7 ref" href="#87SrcSubReg" title='SrcSubReg' data-ref="87SrcSubReg">SrcSubReg</a>)</td></tr>
<tr><th id="375">375</th><td>    <b>return</b> <a class="local col3 ref" href="#83TRI" title='TRI' data-ref="83TRI">TRI</a>.<a class="virtual ref" href="#_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j" title='llvm::TargetRegisterInfo::getMatchingSuperRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j">getMatchingSuperRegClass</a>(<a class="local col6 ref" href="#86SrcRC" title='SrcRC' data-ref="86SrcRC">SrcRC</a>, <a class="local col4 ref" href="#84DefRC" title='DefRC' data-ref="84DefRC">DefRC</a>, <a class="local col7 ref" href="#87SrcSubReg" title='SrcSubReg' data-ref="87SrcSubReg">SrcSubReg</a>) != <b>nullptr</b>;</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <i>// Plain copy.</i></td></tr>
<tr><th id="378">378</th><td>  <b>return</b> <a class="local col3 ref" href="#83TRI" title='TRI' data-ref="83TRI">TRI</a>.<a class="ref" href="#_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_NS_3MVT15SimpleValueTypeE" title='llvm::TargetRegisterInfo::getCommonSubClass' data-ref="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_NS_3MVT15SimpleValueTypeE">getCommonSubClass</a>(<a class="local col4 ref" href="#84DefRC" title='DefRC' data-ref="84DefRC">DefRC</a>, <a class="local col6 ref" href="#86SrcRC" title='SrcRC' data-ref="86SrcRC">SrcRC</a>) != <b>nullptr</b>;</td></tr>
<tr><th id="379">379</th><td>}</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j" title='llvm::TargetRegisterInfo::shouldRewriteCopySrc' data-ref="_ZNK4llvm18TargetRegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j">shouldRewriteCopySrc</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="90DefRC" title='DefRC' data-type='const llvm::TargetRegisterClass *' data-ref="90DefRC">DefRC</dfn>,</td></tr>
<tr><th id="382">382</th><td>                                              <em>unsigned</em> <dfn class="local col1 decl" id="91DefSubReg" title='DefSubReg' data-type='unsigned int' data-ref="91DefSubReg">DefSubReg</dfn>,</td></tr>
<tr><th id="383">383</th><td>                                              <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="92SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="92SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="384">384</th><td>                                              <em>unsigned</em> <dfn class="local col3 decl" id="93SrcSubReg" title='SrcSubReg' data-type='unsigned int' data-ref="93SrcSubReg">SrcSubReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="385">385</th><td>  <i>// If this source does not incur a cross register bank copy, use it.</i></td></tr>
<tr><th id="386">386</th><td>  <b>return</b> <a class="tu ref" href="#_ZL21shareSameRegisterFileRKN4llvm18TargetRegisterInfoEPKNS_19TargetRegisterClassEjS5_j" title='shareSameRegisterFile' data-use='c' data-ref="_ZL21shareSameRegisterFileRKN4llvm18TargetRegisterInfoEPKNS_19TargetRegisterClassEjS5_j">shareSameRegisterFile</a>(*<b>this</b>, <a class="local col0 ref" href="#90DefRC" title='DefRC' data-ref="90DefRC">DefRC</a>, <a class="local col1 ref" href="#91DefSubReg" title='DefSubReg' data-ref="91DefSubReg">DefSubReg</a>, <a class="local col2 ref" href="#92SrcRC" title='SrcRC' data-ref="92SrcRC">SrcRC</a>, <a class="local col3 ref" href="#93SrcSubReg" title='SrcSubReg' data-ref="93SrcSubReg">SrcSubReg</a>);</td></tr>
<tr><th id="387">387</th><td>}</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><i>// Compute target-independent register allocator hints to help eliminate copies.</i></td></tr>
<tr><th id="390">390</th><td><em>bool</em></td></tr>
<tr><th id="391">391</th><td><a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo21getRegAllocationHintsEjNS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE" title='llvm::TargetRegisterInfo::getRegAllocationHints' data-ref="_ZNK4llvm18TargetRegisterInfo21getRegAllocationHintsEjNS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE">getRegAllocationHints</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="94VirtReg" title='VirtReg' data-type='unsigned int' data-ref="94VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="392">392</th><td>                                          <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col5 decl" id="95Order" title='Order' data-type='ArrayRef&lt;MCPhysReg&gt;' data-ref="95Order">Order</dfn>,</td></tr>
<tr><th id="393">393</th><td>                                          <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; &amp;<dfn class="local col6 decl" id="96Hints" title='Hints' data-type='SmallVectorImpl&lt;MCPhysReg&gt; &amp;' data-ref="96Hints">Hints</dfn>,</td></tr>
<tr><th id="394">394</th><td>                                          <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="97MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="97MF">MF</dfn>,</td></tr>
<tr><th id="395">395</th><td>                                          <em>const</em> <a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a> *<dfn class="local col8 decl" id="98VRM" title='VRM' data-type='const llvm::VirtRegMap *' data-ref="98VRM">VRM</dfn>,</td></tr>
<tr><th id="396">396</th><td>                                          <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a> *<dfn class="local col9 decl" id="99Matrix" title='Matrix' data-type='const llvm::LiveRegMatrix *' data-ref="99Matrix">Matrix</dfn>) <em>const</em> {</td></tr>
<tr><th id="397">397</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="100MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="100MRI">MRI</dfn> = <a class="local col7 ref" href="#97MF" title='MF' data-ref="97MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="398">398</th><td>  <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt;&gt; &amp;<dfn class="local col1 decl" id="101Hints_MRI" title='Hints_MRI' data-type='const std::pair&lt;unsigned int, SmallVector&lt;unsigned int, 4&gt; &gt; &amp;' data-ref="101Hints_MRI">Hints_MRI</dfn> =</td></tr>
<tr><th id="399">399</th><td>    <a class="local col0 ref" href="#100MRI" title='MRI' data-ref="100MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getRegAllocationHintsEj" title='llvm::MachineRegisterInfo::getRegAllocationHints' data-ref="_ZNK4llvm19MachineRegisterInfo21getRegAllocationHintsEj">getRegAllocationHints</a>(<a class="local col4 ref" href="#94VirtReg" title='VirtReg' data-ref="94VirtReg">VirtReg</a>);</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>32</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col2 decl" id="102HintedRegs" title='HintedRegs' data-type='SmallSet&lt;unsigned int, 32&gt;' data-ref="102HintedRegs">HintedRegs</dfn>;</td></tr>
<tr><th id="402">402</th><td>  <i>// First hint may be a target hint.</i></td></tr>
<tr><th id="403">403</th><td>  <em>bool</em> <dfn class="local col3 decl" id="103Skip" title='Skip' data-type='bool' data-ref="103Skip">Skip</dfn> = (<a class="local col1 ref" href="#101Hints_MRI" title='Hints_MRI' data-ref="101Hints_MRI">Hints_MRI</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::SmallVector&lt;unsigned int, 4&gt; &gt;::first' data-ref="std::pair::first">first</a> != <var>0</var>);</td></tr>
<tr><th id="404">404</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="104Reg" title='Reg' data-type='unsigned int' data-ref="104Reg">Reg</dfn> : <a class="local col1 ref" href="#101Hints_MRI" title='Hints_MRI' data-ref="101Hints_MRI">Hints_MRI</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::SmallVector&lt;unsigned int, 4&gt; &gt;::second' data-ref="std::pair::second">second</a>) {</td></tr>
<tr><th id="405">405</th><td>    <b>if</b> (<a class="local col3 ref" href="#103Skip" title='Skip' data-ref="103Skip">Skip</a>) {</td></tr>
<tr><th id="406">406</th><td>      <a class="local col3 ref" href="#103Skip" title='Skip' data-ref="103Skip">Skip</a> = <b>false</b>;</td></tr>
<tr><th id="407">407</th><td>      <b>continue</b>;</td></tr>
<tr><th id="408">408</th><td>    }</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>    <i>// Target-independent hints are either a physical or a virtual register.</i></td></tr>
<tr><th id="411">411</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="105Phys" title='Phys' data-type='unsigned int' data-ref="105Phys">Phys</dfn> = <a class="local col4 ref" href="#104Reg" title='Reg' data-ref="104Reg">Reg</a>;</td></tr>
<tr><th id="412">412</th><td>    <b>if</b> (<a class="local col8 ref" href="#98VRM" title='VRM' data-ref="98VRM">VRM</a> &amp;&amp; <a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#105Phys" title='Phys' data-ref="105Phys">Phys</a>))</td></tr>
<tr><th id="413">413</th><td>      <a class="local col5 ref" href="#105Phys" title='Phys' data-ref="105Phys">Phys</a> = <a class="local col8 ref" href="#98VRM" title='VRM' data-ref="98VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7getPhysEj" title='llvm::VirtRegMap::getPhys' data-ref="_ZNK4llvm10VirtRegMap7getPhysEj">getPhys</a>(<a class="local col5 ref" href="#105Phys" title='Phys' data-ref="105Phys">Phys</a>);</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>    <i>// Don't add the same reg twice (Hints_MRI may contain multiple virtual</i></td></tr>
<tr><th id="416">416</th><td><i>    // registers allocated to the same physreg).</i></td></tr>
<tr><th id="417">417</th><td>    <b>if</b> (!<a class="local col2 ref" href="#102HintedRegs" title='HintedRegs' data-ref="102HintedRegs">HintedRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col5 ref" href="#105Phys" title='Phys' data-ref="105Phys">Phys</a>).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::NoneType, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="418">418</th><td>      <b>continue</b>;</td></tr>
<tr><th id="419">419</th><td>    <i>// Check that Phys is a valid hint in VirtReg's register class.</i></td></tr>
<tr><th id="420">420</th><td>    <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col5 ref" href="#105Phys" title='Phys' data-ref="105Phys">Phys</a>))</td></tr>
<tr><th id="421">421</th><td>      <b>continue</b>;</td></tr>
<tr><th id="422">422</th><td>    <b>if</b> (<a class="local col0 ref" href="#100MRI" title='MRI' data-ref="100MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col5 ref" href="#105Phys" title='Phys' data-ref="105Phys">Phys</a>))</td></tr>
<tr><th id="423">423</th><td>      <b>continue</b>;</td></tr>
<tr><th id="424">424</th><td>    <i>// Check that Phys is in the allocation order. We shouldn't heed hints</i></td></tr>
<tr><th id="425">425</th><td><i>    // from VirtReg's register class if they aren't in the allocation order. The</i></td></tr>
<tr><th id="426">426</th><td><i>    // target probably has a reason for removing the register.</i></td></tr>
<tr><th id="427">427</th><td>    <b>if</b> (!<a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12is_containedEOT_RKT0_" title='llvm::is_contained' data-ref="_ZN4llvm12is_containedEOT_RKT0_">is_contained</a>(<span class='refarg'><a class="local col5 ref" href="#95Order" title='Order' data-ref="95Order">Order</a></span>, <a class="local col5 ref" href="#105Phys" title='Phys' data-ref="105Phys">Phys</a>))</td></tr>
<tr><th id="428">428</th><td>      <b>continue</b>;</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>    <i>// All clear, tell the register allocator to prefer this register.</i></td></tr>
<tr><th id="431">431</th><td>    <a class="local col6 ref" href="#96Hints" title='Hints' data-ref="96Hints">Hints</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#105Phys" title='Phys' data-ref="105Phys">Phys</a>);</td></tr>
<tr><th id="432">432</th><td>  }</td></tr>
<tr><th id="433">433</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="434">434</th><td>}</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::canRealignStack' data-ref="_ZNK4llvm18TargetRegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="106MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="106MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="437">437</th><td>  <b>return</b> !<a class="local col6 ref" href="#106MF" title='MF' data-ref="106MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"no-realign-stack"</q>);</td></tr>
<tr><th id="438">438</th><td>}</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::needsStackRealignment' data-ref="_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE">needsStackRealignment</dfn>(</td></tr>
<tr><th id="441">441</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="107MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="107MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="442">442</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col8 decl" id="108MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="108MFI">MFI</dfn> = <a class="local col7 ref" href="#107MF" title='MF' data-ref="107MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="443">443</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering">TargetFrameLowering</a> *<dfn class="local col9 decl" id="109TFI" title='TFI' data-type='const llvm::TargetFrameLowering *' data-ref="109TFI">TFI</dfn> = <a class="local col7 ref" href="#107MF" title='MF' data-ref="107MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo16getFrameLoweringEv" title='llvm::TargetSubtargetInfo::getFrameLowering' data-ref="_ZNK4llvm19TargetSubtargetInfo16getFrameLoweringEv">getFrameLowering</a>();</td></tr>
<tr><th id="444">444</th><td>  <em>const</em> <a class="type" href="../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col0 decl" id="110F" title='F' data-type='const llvm::Function &amp;' data-ref="110F">F</dfn> = <a class="local col7 ref" href="#107MF" title='MF' data-ref="107MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="445">445</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="111StackAlign" title='StackAlign' data-type='unsigned int' data-ref="111StackAlign">StackAlign</dfn> = <a class="local col9 ref" href="#109TFI" title='TFI' data-ref="109TFI">TFI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv" title='llvm::TargetFrameLowering::getStackAlignment' data-ref="_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv">getStackAlignment</a>();</td></tr>
<tr><th id="446">446</th><td>  <em>bool</em> <dfn class="local col2 decl" id="112requiresRealignment" title='requiresRealignment' data-type='bool' data-ref="112requiresRealignment">requiresRealignment</dfn> = ((MFI.getMaxAlignment() &gt; StackAlign) ||</td></tr>
<tr><th id="447">447</th><td>                              F.hasFnAttribute(Attribute::<span class='error' title="no member named &apos;StackAlignment&apos; in &apos;llvm::Attribute&apos;">StackAlignment</span>));</td></tr>
<tr><th id="448">448</th><td>  <b>if</b> (F.hasFnAttribute(<q>"stackrealign"</q>) || requiresRealignment) {</td></tr>
<tr><th id="449">449</th><td>    <b>if</b> (<a class="virtual member" href="#_ZNK4llvm18TargetRegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::canRealignStack' data-ref="_ZNK4llvm18TargetRegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</a>(<a class="local col7 ref" href="#107MF" title='MF' data-ref="107MF">MF</a>))</td></tr>
<tr><th id="450">450</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="451">451</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;target-reg-info&quot;)) { dbgs() &lt;&lt; &quot;Can&apos;t realign function&apos;s stack: &quot; &lt;&lt; F.getName() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Can't realign function's stack: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col0 ref" href="#110F" title='F' data-ref="110F">F</a>.<a class="ref" href="../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getNameEv" title='llvm::Value::getName' data-ref="_ZNK4llvm5Value7getNameEv">getName</a>()</td></tr>
<tr><th id="452">452</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="453">453</th><td>  }</td></tr>
<tr><th id="454">454</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="455">455</th><td>}</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo18regmaskSubsetEqualEPKjS2_" title='llvm::TargetRegisterInfo::regmaskSubsetEqual' data-ref="_ZNK4llvm18TargetRegisterInfo18regmaskSubsetEqualEPKjS2_">regmaskSubsetEqual</dfn>(<em>const</em> <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col3 decl" id="113mask0" title='mask0' data-type='const uint32_t *' data-ref="113mask0">mask0</dfn>,</td></tr>
<tr><th id="458">458</th><td>                                            <em>const</em> <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col4 decl" id="114mask1" title='mask1' data-type='const uint32_t *' data-ref="114mask1">mask1</dfn>) <em>const</em> {</td></tr>
<tr><th id="459">459</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="115N" title='N' data-type='unsigned int' data-ref="115N">N</dfn> = (<a class="member" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>()+<var>31</var>) / <var>32</var>;</td></tr>
<tr><th id="460">460</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="116I" title='I' data-type='unsigned int' data-ref="116I">I</dfn> = <var>0</var>; <a class="local col6 ref" href="#116I" title='I' data-ref="116I">I</a> &lt; <a class="local col5 ref" href="#115N" title='N' data-ref="115N">N</a>; ++<a class="local col6 ref" href="#116I" title='I' data-ref="116I">I</a>)</td></tr>
<tr><th id="461">461</th><td>    <b>if</b> ((<a class="local col3 ref" href="#113mask0" title='mask0' data-ref="113mask0">mask0</a>[<a class="local col6 ref" href="#116I" title='I' data-ref="116I">I</a>] &amp; <a class="local col4 ref" href="#114mask1" title='mask1' data-ref="114mask1">mask1</a>[<a class="local col6 ref" href="#116I" title='I' data-ref="116I">I</a>]) != <a class="local col3 ref" href="#113mask0" title='mask0' data-ref="113mask0">mask0</a>[<a class="local col6 ref" href="#116I" title='I' data-ref="116I">I</a>])</td></tr>
<tr><th id="462">462</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="463">463</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="464">464</th><td>}</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsEjRKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsEjRKNS_19MachineRegisterInfoE">getRegSizeInBits</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="117Reg" title='Reg' data-type='unsigned int' data-ref="117Reg">Reg</dfn>,</td></tr>
<tr><th id="467">467</th><td>                                         <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="118MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="118MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="468">468</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="119RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="119RC">RC</dfn>{};</td></tr>
<tr><th id="469">469</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col7 ref" href="#117Reg" title='Reg' data-ref="117Reg">Reg</a>)) {</td></tr>
<tr><th id="470">470</th><td>    <i>// The size is not directly available for physical registers.</i></td></tr>
<tr><th id="471">471</th><td><i>    // Instead, we need to access a register class that contains Reg and</i></td></tr>
<tr><th id="472">472</th><td><i>    // get the size of that register class.</i></td></tr>
<tr><th id="473">473</th><td>    <a class="local col9 ref" href="#119RC" title='RC' data-ref="119RC">RC</a> = <a class="member" href="#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE">getMinimalPhysRegClass</a>(<a class="local col7 ref" href="#117Reg" title='Reg' data-ref="117Reg">Reg</a>);</td></tr>
<tr><th id="474">474</th><td>  } <b>else</b> {</td></tr>
<tr><th id="475">475</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col0 decl" id="120Ty" title='Ty' data-type='llvm::LLT' data-ref="120Ty">Ty</dfn> = <a class="local col8 ref" href="#118MRI" title='MRI' data-ref="118MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col7 ref" href="#117Reg" title='Reg' data-ref="117Reg">Reg</a>);</td></tr>
<tr><th id="476">476</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="121RegSize" title='RegSize' data-type='unsigned int' data-ref="121RegSize">RegSize</dfn> = <a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>() ? <a class="local col0 ref" href="#120Ty" title='Ty' data-ref="120Ty">Ty</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() : <var>0</var>;</td></tr>
<tr><th id="477">477</th><td>    <i>// If Reg is not a generic register, query the register class to</i></td></tr>
<tr><th id="478">478</th><td><i>    // get its size.</i></td></tr>
<tr><th id="479">479</th><td>    <b>if</b> (<a class="local col1 ref" href="#121RegSize" title='RegSize' data-ref="121RegSize">RegSize</a>)</td></tr>
<tr><th id="480">480</th><td>      <b>return</b> <a class="local col1 ref" href="#121RegSize" title='RegSize' data-ref="121RegSize">RegSize</a>;</td></tr>
<tr><th id="481">481</th><td>    <i>// Since Reg is not a generic register, it must have a register class.</i></td></tr>
<tr><th id="482">482</th><td>    <a class="local col9 ref" href="#119RC" title='RC' data-ref="119RC">RC</a> = <a class="local col8 ref" href="#118MRI" title='MRI' data-ref="118MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col7 ref" href="#117Reg" title='Reg' data-ref="117Reg">Reg</a>);</td></tr>
<tr><th id="483">483</th><td>  }</td></tr>
<tr><th id="484">484</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RC &amp;&amp; &quot;Unable to deduce the register class&quot;) ? void (0) : __assert_fail (&quot;RC &amp;&amp; \&quot;Unable to deduce the register class\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetRegisterInfo.cpp&quot;, 484, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#119RC" title='RC' data-ref="119RC">RC</a> &amp;&amp; <q>"Unable to deduce the register class"</q>);</td></tr>
<tr><th id="485">485</th><td>  <b>return</b> <a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col9 ref" href="#119RC" title='RC' data-ref="119RC">RC</a>);</td></tr>
<tr><th id="486">486</th><td>}</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td><em>unsigned</em></td></tr>
<tr><th id="489">489</th><td><a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeEjPKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::lookThruCopyLike' data-ref="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeEjPKNS_19MachineRegisterInfoE">lookThruCopyLike</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="122SrcReg" title='SrcReg' data-type='unsigned int' data-ref="122SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="490">490</th><td>                                     <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col3 decl" id="123MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="123MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="491">491</th><td>  <b>while</b> (<b>true</b>) {</td></tr>
<tr><th id="492">492</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="124MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="124MI">MI</dfn> = <a class="local col3 ref" href="#123MRI" title='MRI' data-ref="123MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col2 ref" href="#122SrcReg" title='SrcReg' data-ref="122SrcReg">SrcReg</a>);</td></tr>
<tr><th id="493">493</th><td>    <b>if</b> (!<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>())</td></tr>
<tr><th id="494">494</th><td>      <b>return</b> <a class="local col2 ref" href="#122SrcReg" title='SrcReg' data-ref="122SrcReg">SrcReg</a>;</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="125CopySrcReg" title='CopySrcReg' data-type='unsigned int' data-ref="125CopySrcReg">CopySrcReg</dfn>;</td></tr>
<tr><th id="497">497</th><td>    <b>if</b> (<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="498">498</th><td>      <a class="local col5 ref" href="#125CopySrcReg" title='CopySrcReg' data-ref="125CopySrcReg">CopySrcReg</a> = <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="499">499</th><td>    <b>else</b> {</td></tr>
<tr><th id="500">500</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;isSubregToReg() &amp;&amp; &quot;Bad opcode for lookThruCopyLike&quot;) ? void (0) : __assert_fail (&quot;MI-&gt;isSubregToReg() &amp;&amp; \&quot;Bad opcode for lookThruCopyLike\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetRegisterInfo.cpp&quot;, 500, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isSubregToRegEv" title='llvm::MachineInstr::isSubregToReg' data-ref="_ZNK4llvm12MachineInstr13isSubregToRegEv">isSubregToReg</a>() &amp;&amp; <q>"Bad opcode for lookThruCopyLike"</q>);</td></tr>
<tr><th id="501">501</th><td>      <a class="local col5 ref" href="#125CopySrcReg" title='CopySrcReg' data-ref="125CopySrcReg">CopySrcReg</a> = <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="502">502</th><td>    }</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>    <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#125CopySrcReg" title='CopySrcReg' data-ref="125CopySrcReg">CopySrcReg</a>))</td></tr>
<tr><th id="505">505</th><td>      <b>return</b> <a class="local col5 ref" href="#125CopySrcReg" title='CopySrcReg' data-ref="125CopySrcReg">CopySrcReg</a>;</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>    <a class="local col2 ref" href="#122SrcReg" title='SrcReg' data-ref="122SrcReg">SrcReg</a> = <a class="local col5 ref" href="#125CopySrcReg" title='CopySrcReg' data-ref="125CopySrcReg">CopySrcReg</a>;</td></tr>
<tr><th id="508">508</th><td>  }</td></tr>
<tr><th id="509">509</th><td>}</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td><u>#<span data-ppcond="511">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="512">512</th><td><a class="macro" href="../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a></td></tr>
<tr><th id="513">513</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm18TargetRegisterInfo7dumpRegEjjPKS0_" title='llvm::TargetRegisterInfo::dumpReg' data-ref="_ZN4llvm18TargetRegisterInfo7dumpRegEjjPKS0_">dumpReg</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="126Reg" title='Reg' data-type='unsigned int' data-ref="126Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="127SubRegIndex" title='SubRegIndex' data-type='unsigned int' data-ref="127SubRegIndex">SubRegIndex</dfn>,</td></tr>
<tr><th id="514">514</th><td>                                 <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="128TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="128TRI">TRI</dfn>) {</td></tr>
<tr><th id="515">515</th><td>  <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col6 ref" href="#126Reg" title='Reg' data-ref="126Reg">Reg</a>, <a class="local col8 ref" href="#128TRI" title='TRI' data-ref="128TRI">TRI</a>, <a class="local col7 ref" href="#127SubRegIndex" title='SubRegIndex' data-ref="127SubRegIndex">SubRegIndex</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="516">516</th><td>}</td></tr>
<tr><th id="517">517</th><td><u>#<span data-ppcond="511">endif</span></u></td></tr>
<tr><th id="518">518</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
