Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_Qsys.qsys --block-symbol-file --output-directory=/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_Qsys --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading FPGA/DE10_LITE_Qsys.qsys
Progress: Reading input file
Progress: Adding accelerometer_spi [altera_up_avalon_accelerometer_spi 18.0]
Progress: Parameterizing module accelerometer_spi
Progress: Adding altpll_0 [altpll 20.1]
Progress: Parameterizing module altpll_0
Progress: Adding bet1_0 [bet1 1.0]
Progress: Parameterizing module bet1_0
Progress: Adding button [altera_avalon_pio 20.1]
Progress: Parameterizing module button
Progress: Adding clk_50 [clock_source 20.1]
Progress: Parameterizing module clk_50
Progress: Adding fir5_0 [fir5 1.0]
Progress: Parameterizing module fir5_0
Progress: Adding hex_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module hex_0
Progress: Adding hex_1 [altera_avalon_pio 20.1]
Progress: Parameterizing module hex_1
Progress: Adding hex_2 [altera_avalon_pio 20.1]
Progress: Parameterizing module hex_2
Progress: Adding hex_3 [altera_avalon_pio 20.1]
Progress: Parameterizing module hex_3
Progress: Adding hex_4 [altera_avalon_pio 20.1]
Progress: Parameterizing module hex_4
Progress: Adding hex_5 [altera_avalon_pio 20.1]
Progress: Parameterizing module hex_5
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 20.1]
Progress: Parameterizing module key
Progress: Adding led [altera_avalon_pio 20.1]
Progress: Parameterizing module led
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding sdram [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module sdram
Progress: Adding switch [altera_avalon_pio 20.1]
Progress: Parameterizing module switch
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding tilt3_0 [tilt3 1.0]
Progress: Parameterizing module tilt3_0
Progress: Adding tilt4_0 [tilt4 1.0]
Progress: Parameterizing module tilt4_0
Progress: Adding timer [altera_avalon_timer 20.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: DE10_LITE_Qsys.bet1_0.nios_custom_instruction_slave: Signal result[2] of type result must have width [32]
Info: DE10_LITE_Qsys.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: DE10_LITE_Qsys.fir5_0.nios_custom_instruction_slave: Signal dataa[9] of type dataa must have width [32]
Warning: DE10_LITE_Qsys.fir5_0.nios_custom_instruction_slave: Signal datab[2] of type datab must have width [32]
Info: DE10_LITE_Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE10_LITE_Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE10_LITE_Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE10_LITE_Qsys.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE10_LITE_Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE10_LITE_Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: DE10_LITE_Qsys.tilt3_0.nios_custom_instruction_slave: Signal result[2] of type result must have width [32]
Warning: DE10_LITE_Qsys.tilt4_0.nios_custom_instruction_slave: Signal result[2] of type result must have width [32]
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_Qsys.qsys --synthesis=VERILOG --output-directory=/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_Qsys/synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading FPGA/DE10_LITE_Qsys.qsys
Progress: Reading input file
Progress: Adding accelerometer_spi [altera_up_avalon_accelerometer_spi 18.0]
Progress: Parameterizing module accelerometer_spi
Progress: Adding altpll_0 [altpll 20.1]
Progress: Parameterizing module altpll_0
Progress: Adding bet1_0 [bet1 1.0]
Progress: Parameterizing module bet1_0
Progress: Adding button [altera_avalon_pio 20.1]
Progress: Parameterizing module button
Progress: Adding clk_50 [clock_source 20.1]
Progress: Parameterizing module clk_50
Progress: Adding fir5_0 [fir5 1.0]
Progress: Parameterizing module fir5_0
Progress: Adding hex_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module hex_0
Progress: Adding hex_1 [altera_avalon_pio 20.1]
Progress: Parameterizing module hex_1
Progress: Adding hex_2 [altera_avalon_pio 20.1]
Progress: Parameterizing module hex_2
Progress: Adding hex_3 [altera_avalon_pio 20.1]
Progress: Parameterizing module hex_3
Progress: Adding hex_4 [altera_avalon_pio 20.1]
Progress: Parameterizing module hex_4
Progress: Adding hex_5 [altera_avalon_pio 20.1]
Progress: Parameterizing module hex_5
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 20.1]
Progress: Parameterizing module key
Progress: Adding led [altera_avalon_pio 20.1]
Progress: Parameterizing module led
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding sdram [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module sdram
Progress: Adding switch [altera_avalon_pio 20.1]
Progress: Parameterizing module switch
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding tilt3_0 [tilt3 1.0]
Progress: Parameterizing module tilt3_0
Progress: Adding tilt4_0 [tilt4 1.0]
Progress: Parameterizing module tilt4_0
Progress: Adding timer [altera_avalon_timer 20.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: DE10_LITE_Qsys.bet1_0.nios_custom_instruction_slave: Signal result[2] of type result must have width [32]
Info: DE10_LITE_Qsys.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: DE10_LITE_Qsys.fir5_0.nios_custom_instruction_slave: Signal dataa[9] of type dataa must have width [32]
Warning: DE10_LITE_Qsys.fir5_0.nios_custom_instruction_slave: Signal datab[2] of type datab must have width [32]
Info: DE10_LITE_Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE10_LITE_Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE10_LITE_Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE10_LITE_Qsys.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE10_LITE_Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE10_LITE_Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: DE10_LITE_Qsys.tilt3_0.nios_custom_instruction_slave: Signal result[2] of type result must have width [32]
Warning: DE10_LITE_Qsys.tilt4_0.nios_custom_instruction_slave: Signal result[2] of type result must have width [32]
Info: DE10_LITE_Qsys: Generating DE10_LITE_Qsys "DE10_LITE_Qsys" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0
Info: Inserting clock-crossing logic between cmd_demux.src11 and cmd_mux_011.sink0
Info: Inserting clock-crossing logic between cmd_demux.src12 and cmd_mux_012.sink0
Info: Inserting clock-crossing logic between cmd_demux.src13 and cmd_mux_013.sink0
Info: Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0
Info: Inserting clock-crossing logic between cmd_demux.src15 and cmd_mux_015.sink0
Info: Inserting clock-crossing logic between cmd_demux.src16 and cmd_mux_016.sink0
Info: Inserting clock-crossing logic between cmd_demux.src17 and cmd_mux_017.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10
Info: Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux.sink11
Info: Inserting clock-crossing logic between rsp_demux_012.src0 and rsp_mux.sink12
Info: Inserting clock-crossing logic between rsp_demux_013.src0 and rsp_mux.sink13
Info: Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14
Info: Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux.sink15
Info: Inserting clock-crossing logic between rsp_demux_016.src0 and rsp_mux.sink16
Info: Inserting clock-crossing logic between rsp_demux_017.src0 and rsp_mux.sink17
Warning: DE10_LITE_Qsys: "No matching role found for nios2_gen2_0_custom_instruction_master_translator:ci_slave:ci_slave_result (result)"
Warning: DE10_LITE_Qsys: "No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: DE10_LITE_Qsys: "No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode
Info: accelerometer_spi: "DE10_LITE_Qsys" instantiated altera_up_avalon_accelerometer_spi "accelerometer_spi"
Info: altpll_0: "DE10_LITE_Qsys" instantiated altpll "altpll_0"
Info: bet1_0: "DE10_LITE_Qsys" instantiated bet1 "bet1_0"
Info: button: Starting RTL generation for module 'DE10_LITE_Qsys_button'
Info: button:   Generation command is [exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_button --dir=/tmp/alt8715_1202688052704123761.dir/0310_button_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_1202688052704123761.dir/0310_button_gen//DE10_LITE_Qsys_button_component_configuration.pl  --do_build_sim=0  ]
Info: button: Done RTL generation for module 'DE10_LITE_Qsys_button'
Info: button: "DE10_LITE_Qsys" instantiated altera_avalon_pio "button"
Info: fir5_0: "DE10_LITE_Qsys" instantiated fir5 "fir5_0"
Info: hex_0: Starting RTL generation for module 'DE10_LITE_Qsys_hex_0'
Info: hex_0:   Generation command is [exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_hex_0 --dir=/tmp/alt8715_1202688052704123761.dir/0312_hex_0_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_1202688052704123761.dir/0312_hex_0_gen//DE10_LITE_Qsys_hex_0_component_configuration.pl  --do_build_sim=0  ]
Info: hex_0: Done RTL generation for module 'DE10_LITE_Qsys_hex_0'
Info: hex_0: "DE10_LITE_Qsys" instantiated altera_avalon_pio "hex_0"
Info: jtag_uart: Starting RTL generation for module 'DE10_LITE_Qsys_jtag_uart'
Info: jtag_uart:   Generation command is [exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE10_LITE_Qsys_jtag_uart --dir=/tmp/alt8715_1202688052704123761.dir/0313_jtag_uart_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_1202688052704123761.dir/0313_jtag_uart_gen//DE10_LITE_Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'DE10_LITE_Qsys_jtag_uart'
Info: jtag_uart: "DE10_LITE_Qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key: Starting RTL generation for module 'DE10_LITE_Qsys_key'
Info: key:   Generation command is [exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_key --dir=/tmp/alt8715_1202688052704123761.dir/0314_key_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_1202688052704123761.dir/0314_key_gen//DE10_LITE_Qsys_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'DE10_LITE_Qsys_key'
Info: key: "DE10_LITE_Qsys" instantiated altera_avalon_pio "key"
Info: led: Starting RTL generation for module 'DE10_LITE_Qsys_led'
Info: led:   Generation command is [exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_led --dir=/tmp/alt8715_1202688052704123761.dir/0315_led_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_1202688052704123761.dir/0315_led_gen//DE10_LITE_Qsys_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'DE10_LITE_Qsys_led'
Info: led: "DE10_LITE_Qsys" instantiated altera_avalon_pio "led"
Info: nios2_gen2_0: "DE10_LITE_Qsys" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2: Starting RTL generation for module 'DE10_LITE_Qsys_onchip_memory2'
Info: onchip_memory2:   Generation command is [exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE10_LITE_Qsys_onchip_memory2 --dir=/tmp/alt8715_1202688052704123761.dir/0316_onchip_memory2_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_1202688052704123761.dir/0316_onchip_memory2_gen//DE10_LITE_Qsys_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2: Done RTL generation for module 'DE10_LITE_Qsys_onchip_memory2'
Info: onchip_memory2: "DE10_LITE_Qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: sdram: Starting RTL generation for module 'DE10_LITE_Qsys_sdram'
Info: sdram:   Generation command is [exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE10_LITE_Qsys_sdram --dir=/tmp/alt8715_1202688052704123761.dir/0317_sdram_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_1202688052704123761.dir/0317_sdram_gen//DE10_LITE_Qsys_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'DE10_LITE_Qsys_sdram'
Info: sdram: "DE10_LITE_Qsys" instantiated altera_avalon_new_sdram_controller "sdram"
Info: switch: Starting RTL generation for module 'DE10_LITE_Qsys_switch'
Info: switch:   Generation command is [exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_switch --dir=/tmp/alt8715_1202688052704123761.dir/0318_switch_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_1202688052704123761.dir/0318_switch_gen//DE10_LITE_Qsys_switch_component_configuration.pl  --do_build_sim=0  ]
Info: switch: Done RTL generation for module 'DE10_LITE_Qsys_switch'
Info: switch: "DE10_LITE_Qsys" instantiated altera_avalon_pio "switch"
Info: sysid_qsys: "DE10_LITE_Qsys" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: tilt3_0: "DE10_LITE_Qsys" instantiated tilt3 "tilt3_0"
Info: timer: Starting RTL generation for module 'DE10_LITE_Qsys_timer'
Info: timer:   Generation command is [exec /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE10_LITE_Qsys_timer --dir=/tmp/alt8715_1202688052704123761.dir/0321_timer_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_1202688052704123761.dir/0321_timer_gen//DE10_LITE_Qsys_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'DE10_LITE_Qsys_timer'
Info: timer: "DE10_LITE_Qsys" instantiated altera_avalon_timer "timer"
Info: nios2_gen2_0_custom_instruction_master_translator: "DE10_LITE_Qsys" instantiated altera_customins_master_translator "nios2_gen2_0_custom_instruction_master_translator"
Info: nios2_gen2_0_custom_instruction_master_multi_xconnect: "DE10_LITE_Qsys" instantiated altera_customins_xconnect "nios2_gen2_0_custom_instruction_master_multi_xconnect"
Info: nios2_gen2_0_custom_instruction_master_multi_slave_translator0: "DE10_LITE_Qsys" instantiated altera_customins_slave_translator "nios2_gen2_0_custom_instruction_master_multi_slave_translator0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "DE10_LITE_Qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "DE10_LITE_Qsys" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "DE10_LITE_Qsys" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "DE10_LITE_Qsys" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'DE10_LITE_Qsys_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=DE10_LITE_Qsys_nios2_gen2_0_cpu --dir=/tmp/alt8715_1202688052704123761.dir/0328_cpu_gen/ --quartus_bindir=/home/e2/intelFPGA_lite/20.1/quartus/linux64/ --verilog --config=/tmp/alt8715_1202688052704123761.dir/0328_cpu_gen//DE10_LITE_Qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.03.29 10:43:09 (*) Starting Nios II generation
Info: cpu: # 2021.03.29 10:43:09 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.03.29 10:43:09 (*)   Creating all objects for CPU
Info: cpu: # 2021.03.29 10:43:09 (*)     Testbench
Info: cpu: # 2021.03.29 10:43:09 (*)     Instruction decoding
Info: cpu: # 2021.03.29 10:43:09 (*)       Instruction fields
Info: cpu: # 2021.03.29 10:43:09 (*)       Instruction decodes
Info: cpu: # 2021.03.29 10:43:09 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2021.03.29 10:43:09 (*)       Instruction controls
Info: cpu: # 2021.03.29 10:43:09 (*)     Pipeline frontend
Info: cpu: # 2021.03.29 10:43:09 (*)     Pipeline backend
Info: cpu: # 2021.03.29 10:43:10 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.03.29 10:43:10 (*)   Creating plain-text RTL
Info: cpu: # 2021.03.29 10:43:10 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'DE10_LITE_Qsys_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent"
Info: accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter"
Info: Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"
Info: Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_Qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: avalon_st_adapter_007: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_007"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_007" instantiated error_adapter "error_adapter_0"
Info: DE10_LITE_Qsys: Done "DE10_LITE_Qsys" with 55 modules, 94 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
