$date
	Wed Nov 24 21:52:36 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module add_tb $end
$var wire 8 ! sum [7:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$scope module aa2 $end
$var wire 8 & a [7:0] $end
$var wire 8 ' b [7:0] $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var reg 8 ( sum [7:0] $end
$upscope $end
$scope task test $end
$var reg 8 ) in1 [7:0] $end
$var reg 8 * in2 [7:0] $end
$var reg 8 + out1 [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 +
b1 *
b1 )
bx (
b1 '
b1 &
1%
x$
b1 #
b1 "
bx !
$end
#5
0$
#10
b10 !
b10 (
1$
#15
0$
