D. Agarwal and D. Yeung. 2003. Exploiting application-level information to reduce memory bandwidth consumption. In Proceedings of the 4th Workshop on Complexity-Effective Design, held in conjunction with the 30th International Symposium on Computer Architecture.
Ali Bakhoda , John Kim , Tor M. Aamodt, Throughput-Effective On-Chip Networks for Manycore Accelerators, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.421-432, December 04-08, 2010[doi>10.1109/MICRO.2010.50]
T. Bernard, K. Bousias, L. Guang, C. Jesshope, M. Lankamp, M. Van Tol, and L. Zhang. 2008. A general model of concurrency and its implementation as many-core dynamic risc processors. In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS'08). 1--9.
Ricardo Bianchini , Thomas J. LeBlanc , Jack E. Veenstra, Eliminating Useless Messages in Write-Update Protocols on Scalable Multiprocessors, University of Rochester, Rochester, NY, 1994
Kostas Bousias , Nabil Hasasneh , Chris Jesshope, Instruction Level Parallelism through Microthreading---A Scalable Approach to Chip Multiprocessors, The Computer Journal, v.49 n.2, p.211-233, March 2006[doi>10.1093/comjnl/bxh157]
Doug Burger , James R. Goodman , Alain Kägi, Memory bandwidth limitations of future microprocessors, Proceedings of the 23rd annual international symposium on Computer architecture, p.78-89, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/232973.232983]
Martin Danek , Leos Kafka , Luks Kohout , Jaroslav Skora , Roman Bartosinski, UTLEON3: Exploring Fine-Grain Multi-Threading in FPGAs, Springer Publishing Company, Incorporated, 2012
Reetuparna Das , Onur Mutlu , Thomas Moscibroda , Chita R. Das, Application-aware prioritization mechanisms for on-chip networks, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669150]
The Memory Bandwidth Bottleneck and its Amelioration by a Compiler, Proceedings of the 14th International Symposium on Parallel and Distributed Processing, p.181, May 01-05, 2000
Alberto Ferrante , Simone Medardoni , Davide Bertozzi, Network Interface Sharing Techniques for Area Optimized NoC Architectures, Proceedings of the 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools, p.10-17, September 03-05, 2008[doi>10.1109/DSD.2008.111]
D. Glasco, B. Delagi, and M. Flynn. 1994. Update-based cache coherence protocols for scalable shared-memory multiprocessors. In Proceedings of the 27th Hawaii International Conference on System Sciences, Vol. 1. 534--545.
P. Gratz, B. Grot, and S. W. Keckler. 2008. Regional congestion awareness for load balance in networks-on-chip. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA'08). 203--214.
Boris Grot , Joel Hestness , Stephen W. Keckler , Onur Mutlu, Kilo-NOC: a heterogeneous network-on-chip architecture for scalability and service guarantees, ACM SIGARCH Computer Architecture News, v.39 n.3, June 2011[doi>10.1145/2024723.2000112]
Shashank Gupta , Steven W. Keckler , Doug Burger, Technology Independent Area and Delay Estimations for MicroprocessorBuilding Blocks, University of Texas at Austin, Austin, TX, 2001
J. Howard, S. Dighe, Y. Hoskote, et al. 2010. A 48-core ia-32 message-passing processor with dvfs in 45nm cmos. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC'10). 108--109.
John H. Kelm , Matthew R. Johnson , Steven S. Lumettta , Sanjay J. Patel, WAYPOINT: scaling coherence to thousand-core architectures, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854291]
John Kim , James Balfour , William J. Dally, Flattened Butterfly Topology for On-Chip Networks, IEEE Computer Architecture Letters, v.6 n.2, p.37-40, July 2007[doi>10.1109/L-CA.2007.10]
Soontae Kim , Jongmin Lee, Write buffer-oriented energy reduction in the L1 data cache of two-level caches for the embedded system, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785542]
Hideki Okawara, SCIMA: Software Controlled Integrated Memory Architecture for High Performance Computing, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.105, September 17-20, 2000
M. Lankamp, R. Poss, Q. Yang, J. Fu, I. Uddin, and C. R. Jesshope. 2013. MGSim: Simulation tools for multi-core processor architectures. Tech. Rep. arXiv:1302.1390v1 {cs.AR}, University of Amsterdam.
Jacob Leverich , Hideho Arakida , Alex Solomatnikov , Amin Firoozshahian , Mark Horowitz , Christos Kozyrakis, Comparing memory systems for chip multiprocessors, ACM SIGARCH Computer Architecture News, v.35 n.2, May 2007[doi>10.1145/1273440.1250707]
Zoltan Majo , Thomas R. Gross, Memory system performance in a NUMA multicore multiprocessor, Proceedings of the 4th Annual International Conference on Systems and Storage, May 30-June 01, 2011, Haifa, Israel[doi>10.1145/1987816.1987832]
Milo M. K. Martin , Mark D. Hill , Daniel J. Sorin, Why on-chip cache coherence is here to stay, Communications of the ACM, v.55 n.7, July 2012[doi>10.1145/2209249.2209269]
Carlos Molina , Antonio González , Jordi Tubella, Reducing Memory Traffic Via Redundant Store Instructions, Proceedings of the 7th International Conference on High-Performance Computing and Networking, p.1246-1249, April 12-14, 1999
Farnaz Mounes-Toussi , David J. Lilja, Write buffer design for cache-coherent shared-memory multiprocessors, Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors, p.506-511, October 02-04, 1995
Onur Mutlu, Memory systems in the many-core era: challenges, opportunities, and solution directions, ACM SIGPLAN Notices, v.46 n.11, November 2011[doi>10.1145/2076022.1993489]
George P. Nychis , Chris Fallin , Thomas Moscibroda , Onur Mutlu , Srinivasan Seshan, On-chip networks from a networking perspective: congestion and scalability in many-core interconnects, Proceedings of the ACM SIGCOMM 2012 conference on Applications, technologies, architectures, and protocols for computer communication, August 13-17, 2012, Helsinki, Finland[doi>10.1145/2342356.2342436]
R. Poss. 2012. SL: A “quick and dirty” but working intermediate language for SVP systems. Tech. Rep. arXiv:1208.4572v1 {cs.PL}, University of Amsterdam.
Raphael Poss , Mike Lankamp , Qiang Yang , Jian Fu , Michiel W. van Tol , Chris Jesshope, Apple-CORE: Microgrids of SVP Cores  --  Flexible, General-Purpose, Fine-Grained Hardware Concurrency Management, Proceedings of the 2012 15th Euromicro Conference on Digital System Design, p.501-508, September 05-08, 2012[doi>10.1109/DSD.2012.25]
R. Poss , M. Lankamp , Q. Yang , J. Fu , M. W. Van Tol , I. Uddin , C. Jesshope, Apple-CORE: Harnessing general-purpose many-cores with hardware concurrency management, Microprocessors & Microsystems, v.37 n.8, p.1090-1101, November, 2013[doi>10.1016/j.micpro.2013.05.004]
Daniel Sanchez , Christos Kozyrakis, SCD: A scalable coherence directory with flexible sharer set encoding, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6168950]
Simone Secchi , Antonino Tumeo , Oreste Villa, A Bandwidth-Optimized Multi-core Architecture for Irregular Applications, Proceedings of the 2012 12th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (ccgrid 2012), p.580-587, May 13-16, 2012[doi>10.1109/CCGrid.2012.53]
Kevin Skadron , Douglas W. Clark, Design Issues and Tradeoffs for Write Buffers, Proceedings of the 3rd IEEE Symposium on High-Performance Computer Architecture, p.144, February 01-05, 1997
M. W. Van Tol, R. Bakker, M. Verstraaten, C. Grelck, and C. Jesshope. 2011. Efficient memory copy operations on the 48-core intel scc processor. In Proceedings of the MARC Symposium. 13--18.
P. T. Wolkotte, G. J. Smit, and J. E. Becker. 2005. Energy-efficient noc for best-effort communication. In Proceedings of the 15th International Conference on Field Programmable Logic and Applications. IEEE, 197--202.
Qiang Yang , C. R. Jesshope , Jian Fu, A Micro Threading Based Concurrency Model for Parallel Computing, Proceedings of the 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and PhD Forum, p.1668-1674, May 16-20, 2011[doi>10.1109/IPDPS.2011.323]
Hongzhou Zhao , Arrvindh Shriraman , Sandhya Dwarkadas , Vijayalakshmi Srinivasan, SPATL: Honey, I Shrunk the Coherence Directory, Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, p.33-44, October 10-14, 2011[doi>10.1109/PACT.2011.10]
