###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Fri Nov  4 03:11:01 2016
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################
Path 1: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[21] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.128
- Setup                         0.106
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.772
- Arrival Time                  7.827
= Slack Time                   -4.055
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RVALID  v |         | 0.000 |       |   0.600 |   -3.455 | 
     | \tx_core/axi_master /U604                  | B v -> Y ^         | NAND2X1 | 0.092 | 0.057 |   0.657 |   -3.398 | 
     | \tx_core/axi_master /U603                  | C ^ -> Y v         | NOR3X1  | 0.082 | 0.080 |   0.737 |   -3.319 | 
     | \tx_core/axi_master /U548                  | C v -> Y ^         | NAND3X1 | 0.251 | 0.197 |   0.933 |   -3.122 | 
     | \tx_core/axi_master /U436                  | B ^ -> Y ^         | OR2X2   | 0.429 | 0.389 |   1.323 |   -2.733 | 
     | \tx_core/axi_master /U740                  | C ^ -> Y v         | OAI21X1 | 0.318 | 0.383 |   1.706 |   -2.350 | 
     | \tx_core/axi_master /U551                  | B v -> Y ^         | OAI21X1 | 0.265 | 0.288 |   1.994 |   -2.061 | 
     | \tx_core/axi_master /U550                  | B ^ -> Y v         | NOR2X1  | 0.160 | 0.188 |   2.182 |   -1.873 | 
     | \tx_core/tx_crc/crcpkt2 /U231              | B v -> Y ^         | NAND2X1 | 0.487 | 0.399 |   2.581 |   -1.475 | 
     | \tx_core/tx_crc/crcpkt2 /U1021             | B ^ -> Y v         | NOR2X1  | 2.069 | 1.837 |   4.417 |    0.362 | 
     | \tx_core/tx_crc/crcpkt2 /U3196             | A v -> Y ^         | INVX2   | 2.105 | 2.579 |   6.996 |    2.941 | 
     | \tx_core/tx_crc/crcpkt2 /U3524             | A ^ -> Y v         | INVX4   | 0.581 | 0.590 |   7.586 |    3.531 | 
     | \tx_core/tx_crc/crcpkt2 /U3669             | S v -> Y v         | MUX2X1  | 0.100 | 0.240 |   7.827 |    3.772 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[21] | D v                | DFFSR   | 0.100 | 0.000 |   7.827 |    3.772 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.055 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    4.336 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.657 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.279 |   0.881 |    4.936 | 
     | FECTS_clks_clk___L4_I49                    | A ^ -> Y ^   | CLKBUF1 | 0.137 | 0.244 |   1.124 |    5.179 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[21] | CLK ^        | DFFSR   | 0.137 | 0.004 |   1.128 |    5.183 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[30] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[30] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.141
- Setup                         0.116
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.775
- Arrival Time                  7.830
= Slack Time                   -4.054
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RVALID  v |         | 0.000 |       |   0.600 |   -3.454 | 
     | \tx_core/axi_master /U604                  | B v -> Y ^         | NAND2X1 | 0.092 | 0.057 |   0.657 |   -3.398 | 
     | \tx_core/axi_master /U603                  | C ^ -> Y v         | NOR3X1  | 0.082 | 0.080 |   0.737 |   -3.318 | 
     | \tx_core/axi_master /U548                  | C v -> Y ^         | NAND3X1 | 0.251 | 0.197 |   0.933 |   -3.121 | 
     | \tx_core/axi_master /U436                  | B ^ -> Y ^         | OR2X2   | 0.429 | 0.389 |   1.323 |   -2.732 | 
     | \tx_core/axi_master /U740                  | C ^ -> Y v         | OAI21X1 | 0.318 | 0.383 |   1.706 |   -2.349 | 
     | \tx_core/axi_master /U551                  | B v -> Y ^         | OAI21X1 | 0.265 | 0.288 |   1.994 |   -2.061 | 
     | \tx_core/axi_master /U550                  | B ^ -> Y v         | NOR2X1  | 0.160 | 0.188 |   2.182 |   -1.873 | 
     | \tx_core/tx_crc/crcpkt2 /U231              | B v -> Y ^         | NAND2X1 | 0.487 | 0.399 |   2.581 |   -1.474 | 
     | \tx_core/tx_crc/crcpkt2 /U1021             | B ^ -> Y v         | NOR2X1  | 2.069 | 1.837 |   4.417 |    0.363 | 
     | \tx_core/tx_crc/crcpkt2 /U3196             | A v -> Y ^         | INVX2   | 2.105 | 2.579 |   6.996 |    2.942 | 
     | \tx_core/tx_crc/crcpkt2 /U3524             | A ^ -> Y v         | INVX4   | 0.581 | 0.590 |   7.586 |    3.532 | 
     | \tx_core/tx_crc/crcpkt2 /U3852             | S v -> Y v         | MUX2X1  | 0.140 | 0.243 |   7.829 |    3.775 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[30] | D v                | DFFSR   | 0.140 | 0.000 |   7.830 |    3.775 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.054 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    4.335 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.656 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.279 |   0.881 |    4.935 | 
     | FECTS_clks_clk___L4_I51                    | A ^ -> Y ^   | CLKBUF1 | 0.161 | 0.254 |   1.134 |    5.189 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[30] | CLK ^        | DFFSR   | 0.161 | 0.007 |   1.141 |    5.195 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[43] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[43] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.124
- Setup                         0.115
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.759
- Arrival Time                  7.811
= Slack Time                   -4.052
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RVALID  v |         | 0.000 |       |   0.600 |   -3.452 | 
     | \tx_core/axi_master /U604                  | B v -> Y ^         | NAND2X1 | 0.092 | 0.057 |   0.657 |   -3.395 | 
     | \tx_core/axi_master /U603                  | C ^ -> Y v         | NOR3X1  | 0.082 | 0.080 |   0.737 |   -3.316 | 
     | \tx_core/axi_master /U548                  | C v -> Y ^         | NAND3X1 | 0.251 | 0.197 |   0.933 |   -3.119 | 
     | \tx_core/axi_master /U436                  | B ^ -> Y ^         | OR2X2   | 0.429 | 0.389 |   1.323 |   -2.730 | 
     | \tx_core/axi_master /U740                  | C ^ -> Y v         | OAI21X1 | 0.318 | 0.383 |   1.706 |   -2.347 | 
     | \tx_core/axi_master /U551                  | B v -> Y ^         | OAI21X1 | 0.265 | 0.288 |   1.994 |   -2.058 | 
     | \tx_core/axi_master /U550                  | B ^ -> Y v         | NOR2X1  | 0.160 | 0.188 |   2.182 |   -1.870 | 
     | \tx_core/tx_crc/crcpkt2 /U231              | B v -> Y ^         | NAND2X1 | 0.487 | 0.399 |   2.580 |   -1.472 | 
     | \tx_core/tx_crc/crcpkt2 /U1021             | B ^ -> Y v         | NOR2X1  | 2.069 | 1.837 |   4.417 |    0.365 | 
     | \tx_core/tx_crc/crcpkt2 /U3196             | A v -> Y ^         | INVX2   | 2.105 | 2.579 |   6.996 |    2.944 | 
     | \tx_core/tx_crc/crcpkt2 /U3524             | A ^ -> Y v         | INVX4   | 0.581 | 0.590 |   7.586 |    3.534 | 
     | \tx_core/tx_crc/crcpkt2 /U3826             | S v -> Y v         | MUX2X1  | 0.144 | 0.225 |   7.811 |    3.759 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[43] | D v                | DFFSR   | 0.144 | 0.000 |   7.811 |    3.759 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.052 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    4.333 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.654 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.279 |   0.881 |    4.933 | 
     | FECTS_clks_clk___L4_I50                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.240 |   1.120 |    5.172 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[43] | CLK ^        | DFFSR   | 0.132 | 0.004 |   1.124 |    5.176 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_reg[6] 
/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[6] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.128
- Setup                         0.100
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.777
- Arrival Time                  7.829
= Slack Time                   -4.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RVALID  v |         | 0.000 |       |   0.600 |   -3.451 | 
     | \tx_core/axi_master /U604                 | B v -> Y ^         | NAND2X1 | 0.092 | 0.057 |   0.657 |   -3.395 | 
     | \tx_core/axi_master /U603                 | C ^ -> Y v         | NOR3X1  | 0.082 | 0.080 |   0.737 |   -3.315 | 
     | \tx_core/axi_master /U548                 | C v -> Y ^         | NAND3X1 | 0.251 | 0.197 |   0.933 |   -3.118 | 
     | \tx_core/axi_master /U436                 | B ^ -> Y ^         | OR2X2   | 0.429 | 0.389 |   1.323 |   -2.729 | 
     | \tx_core/axi_master /U740                 | C ^ -> Y v         | OAI21X1 | 0.318 | 0.383 |   1.706 |   -2.346 | 
     | \tx_core/axi_master /U551                 | B v -> Y ^         | OAI21X1 | 0.265 | 0.288 |   1.994 |   -2.057 | 
     | \tx_core/axi_master /U550                 | B ^ -> Y v         | NOR2X1  | 0.160 | 0.188 |   2.182 |   -1.869 | 
     | \tx_core/tx_crc/crcpkt2 /U231             | B v -> Y ^         | NAND2X1 | 0.487 | 0.399 |   2.580 |   -1.471 | 
     | \tx_core/tx_crc/crcpkt2 /U1021            | B ^ -> Y v         | NOR2X1  | 2.069 | 1.837 |   4.417 |    0.366 | 
     | \tx_core/tx_crc/crcpkt2 /U3196            | A v -> Y ^         | INVX2   | 2.105 | 2.579 |   6.996 |    2.945 | 
     | \tx_core/tx_crc/crcpkt2 /U3524            | A ^ -> Y v         | INVX4   | 0.581 | 0.590 |   7.586 |    3.535 | 
     | \tx_core/tx_crc/crcpkt2 /U3819            | S v -> Y v         | MUX2X1  | 0.073 | 0.242 |   7.828 |    3.777 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[6] | D v                | DFFSR   | 0.073 | 0.000 |   7.829 |    3.777 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.051 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    4.332 | 
     | FECTS_clks_clk___L2_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.653 | 
     | FECTS_clks_clk___L3_I10                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.279 |   0.881 |    4.932 | 
     | FECTS_clks_clk___L4_I49                   | A ^ -> Y ^   | CLKBUF1 | 0.137 | 0.244 |   1.124 |    5.176 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[6] | CLK ^        | DFFSR   | 0.137 | 0.004 |   1.128 |    5.179 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[16] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.128
- Setup                         0.106
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.771
- Arrival Time                  7.822
= Slack Time                   -4.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RVALID  v |         | 0.000 |       |   0.600 |   -3.451 | 
     | \tx_core/axi_master /U604                  | B v -> Y ^         | NAND2X1 | 0.092 | 0.057 |   0.657 |   -3.394 | 
     | \tx_core/axi_master /U603                  | C ^ -> Y v         | NOR3X1  | 0.082 | 0.080 |   0.737 |   -3.314 | 
     | \tx_core/axi_master /U548                  | C v -> Y ^         | NAND3X1 | 0.251 | 0.197 |   0.933 |   -3.118 | 
     | \tx_core/axi_master /U436                  | B ^ -> Y ^         | OR2X2   | 0.429 | 0.389 |   1.322 |   -2.728 | 
     | \tx_core/axi_master /U740                  | C ^ -> Y v         | OAI21X1 | 0.318 | 0.383 |   1.706 |   -2.345 | 
     | \tx_core/axi_master /U551                  | B v -> Y ^         | OAI21X1 | 0.265 | 0.288 |   1.994 |   -2.057 | 
     | \tx_core/axi_master /U550                  | B ^ -> Y v         | NOR2X1  | 0.160 | 0.188 |   2.182 |   -1.869 | 
     | \tx_core/tx_crc/crcpkt2 /U231              | B v -> Y ^         | NAND2X1 | 0.487 | 0.399 |   2.580 |   -1.470 | 
     | \tx_core/tx_crc/crcpkt2 /U1021             | B ^ -> Y v         | NOR2X1  | 2.069 | 1.837 |   4.417 |    0.366 | 
     | \tx_core/tx_crc/crcpkt2 /U3196             | A v -> Y ^         | INVX2   | 2.105 | 2.579 |   6.996 |    2.945 | 
     | \tx_core/tx_crc/crcpkt2 /U3524             | A ^ -> Y v         | INVX4   | 0.581 | 0.590 |   7.586 |    3.535 | 
     | \tx_core/tx_crc/crcpkt2 /U3525             | S v -> Y v         | MUX2X1  | 0.102 | 0.236 |   7.822 |    3.771 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[16] | D v                | DFFSR   | 0.102 | 0.000 |   7.822 |    3.771 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.051 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    4.332 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.652 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.279 |   0.881 |    4.931 | 
     | FECTS_clks_clk___L4_I49                    | A ^ -> Y ^   | CLKBUF1 | 0.137 | 0.244 |   1.124 |    5.175 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[16] | CLK ^        | DFFSR   | 0.137 | 0.004 |   1.128 |    5.179 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[28] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[28] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.135
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.774
- Arrival Time                  7.824
= Slack Time                   -4.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RVALID  v |         | 0.000 |       |   0.600 |   -3.450 | 
     | \tx_core/axi_master /U604                  | B v -> Y ^         | NAND2X1 | 0.092 | 0.057 |   0.657 |   -3.394 | 
     | \tx_core/axi_master /U603                  | C ^ -> Y v         | NOR3X1  | 0.082 | 0.080 |   0.737 |   -3.314 | 
     | \tx_core/axi_master /U548                  | C v -> Y ^         | NAND3X1 | 0.251 | 0.197 |   0.933 |   -3.117 | 
     | \tx_core/axi_master /U436                  | B ^ -> Y ^         | OR2X2   | 0.429 | 0.389 |   1.323 |   -2.728 | 
     | \tx_core/axi_master /U740                  | C ^ -> Y v         | OAI21X1 | 0.318 | 0.383 |   1.706 |   -2.345 | 
     | \tx_core/axi_master /U551                  | B v -> Y ^         | OAI21X1 | 0.265 | 0.288 |   1.994 |   -2.056 | 
     | \tx_core/axi_master /U550                  | B ^ -> Y v         | NOR2X1  | 0.160 | 0.188 |   2.182 |   -1.868 | 
     | \tx_core/tx_crc/crcpkt2 /U231              | B v -> Y ^         | NAND2X1 | 0.487 | 0.399 |   2.580 |   -1.470 | 
     | \tx_core/tx_crc/crcpkt2 /U1021             | B ^ -> Y v         | NOR2X1  | 2.069 | 1.837 |   4.417 |    0.367 | 
     | \tx_core/tx_crc/crcpkt2 /U3196             | A v -> Y ^         | INVX2   | 2.105 | 2.579 |   6.996 |    2.946 | 
     | \tx_core/tx_crc/crcpkt2 /U3524             | A ^ -> Y v         | INVX4   | 0.581 | 0.590 |   7.586 |    3.536 | 
     | \tx_core/tx_crc/crcpkt2 /U3657             | S v -> Y v         | MUX2X1  | 0.119 | 0.238 |   7.824 |    3.774 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[28] | D v                | DFFSR   | 0.119 | 0.000 |   7.824 |    3.774 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.050 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    4.331 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.652 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.279 |   0.881 |    4.931 | 
     | FECTS_clks_clk___L4_I52                    | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.251 |   1.132 |    5.182 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[28] | CLK ^        | DFFSR   | 0.159 | 0.003 |   1.135 |    5.186 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[55] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[55] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.130
- Setup                         0.116
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.763
- Arrival Time                  7.813
= Slack Time                   -4.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RVALID  v |         | 0.000 |       |   0.600 |   -3.450 | 
     | \tx_core/axi_master /U604                  | B v -> Y ^         | NAND2X1 | 0.092 | 0.057 |   0.657 |   -3.393 | 
     | \tx_core/axi_master /U603                  | C ^ -> Y v         | NOR3X1  | 0.082 | 0.080 |   0.737 |   -3.313 | 
     | \tx_core/axi_master /U548                  | C v -> Y ^         | NAND3X1 | 0.251 | 0.197 |   0.933 |   -3.117 | 
     | \tx_core/axi_master /U436                  | B ^ -> Y ^         | OR2X2   | 0.429 | 0.389 |   1.323 |   -2.727 | 
     | \tx_core/axi_master /U740                  | C ^ -> Y v         | OAI21X1 | 0.318 | 0.383 |   1.706 |   -2.344 | 
     | \tx_core/axi_master /U551                  | B v -> Y ^         | OAI21X1 | 0.265 | 0.288 |   1.994 |   -2.056 | 
     | \tx_core/axi_master /U550                  | B ^ -> Y v         | NOR2X1  | 0.160 | 0.188 |   2.182 |   -1.868 | 
     | \tx_core/tx_crc/crcpkt2 /U231              | B v -> Y ^         | NAND2X1 | 0.487 | 0.399 |   2.581 |   -1.469 | 
     | \tx_core/tx_crc/crcpkt2 /U1021             | B ^ -> Y v         | NOR2X1  | 2.069 | 1.837 |   4.417 |    0.368 | 
     | \tx_core/tx_crc/crcpkt2 /U3196             | A v -> Y ^         | INVX2   | 2.105 | 2.579 |   6.996 |    2.947 | 
     | \tx_core/tx_crc/crcpkt2 /U3524             | A ^ -> Y v         | INVX4   | 0.581 | 0.590 |   7.586 |    3.537 | 
     | \tx_core/tx_crc/crcpkt2 /U3738             | S v -> Y v         | MUX2X1  | 0.145 | 0.227 |   7.813 |    3.763 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[55] | D v                | DFFSR   | 0.145 | 0.000 |   7.813 |    3.763 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.050 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    4.330 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.651 | 
     | FECTS_clks_clk___L3_I8                     | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.926 | 
     | FECTS_clks_clk___L4_I39                    | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.250 |   1.127 |    5.176 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[55] | CLK ^        | DFFSR   | 0.155 | 0.003 |   1.130 |    5.179 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[41] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[41] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.130
- Setup                         0.117
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.763
- Arrival Time                  7.812
= Slack Time                   -4.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RVALID  v |         | 0.000 |       |   0.600 |   -3.449 | 
     | \tx_core/axi_master /U604                  | B v -> Y ^         | NAND2X1 | 0.092 | 0.057 |   0.657 |   -3.392 | 
     | \tx_core/axi_master /U603                  | C ^ -> Y v         | NOR3X1  | 0.082 | 0.080 |   0.737 |   -3.312 | 
     | \tx_core/axi_master /U548                  | C v -> Y ^         | NAND3X1 | 0.251 | 0.197 |   0.933 |   -3.116 | 
     | \tx_core/axi_master /U436                  | B ^ -> Y ^         | OR2X2   | 0.429 | 0.389 |   1.323 |   -2.726 | 
     | \tx_core/axi_master /U740                  | C ^ -> Y v         | OAI21X1 | 0.318 | 0.383 |   1.706 |   -2.343 | 
     | \tx_core/axi_master /U551                  | B v -> Y ^         | OAI21X1 | 0.265 | 0.288 |   1.994 |   -2.055 | 
     | \tx_core/axi_master /U550                  | B ^ -> Y v         | NOR2X1  | 0.160 | 0.188 |   2.182 |   -1.867 | 
     | \tx_core/tx_crc/crcpkt2 /U231              | B v -> Y ^         | NAND2X1 | 0.487 | 0.399 |   2.581 |   -1.468 | 
     | \tx_core/tx_crc/crcpkt2 /U1021             | B ^ -> Y v         | NOR2X1  | 2.069 | 1.837 |   4.417 |    0.369 | 
     | \tx_core/tx_crc/crcpkt2 /U3196             | A v -> Y ^         | INVX2   | 2.105 | 2.579 |   6.996 |    2.948 | 
     | \tx_core/tx_crc/crcpkt2 /U3524             | A ^ -> Y v         | INVX4   | 0.581 | 0.590 |   7.586 |    3.538 | 
     | \tx_core/tx_crc/crcpkt2 /U3661             | S v -> Y v         | MUX2X1  | 0.146 | 0.225 |   7.811 |    3.763 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[41] | D v                | DFFSR   | 0.146 | 0.000 |   7.812 |    3.763 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.049 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    4.329 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.650 | 
     | FECTS_clks_clk___L3_I8                     | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.925 | 
     | FECTS_clks_clk___L4_I39                    | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.250 |   1.127 |    5.176 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[41] | CLK ^        | DFFSR   | 0.155 | 0.003 |   1.129 |    5.178 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[44] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[44] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.129
- Setup                         0.113
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.766
- Arrival Time                  7.814
= Slack Time                   -4.047
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RVALID  v |         | 0.000 |       |   0.600 |   -3.447 | 
     | \tx_core/axi_master /U604                  | B v -> Y ^         | NAND2X1 | 0.092 | 0.057 |   0.657 |   -3.391 | 
     | \tx_core/axi_master /U603                  | C ^ -> Y v         | NOR3X1  | 0.082 | 0.080 |   0.737 |   -3.311 | 
     | \tx_core/axi_master /U548                  | C v -> Y ^         | NAND3X1 | 0.251 | 0.197 |   0.933 |   -3.114 | 
     | \tx_core/axi_master /U436                  | B ^ -> Y ^         | OR2X2   | 0.429 | 0.389 |   1.323 |   -2.725 | 
     | \tx_core/axi_master /U740                  | C ^ -> Y v         | OAI21X1 | 0.318 | 0.383 |   1.706 |   -2.342 | 
     | \tx_core/axi_master /U551                  | B v -> Y ^         | OAI21X1 | 0.265 | 0.288 |   1.994 |   -2.053 | 
     | \tx_core/axi_master /U550                  | B ^ -> Y v         | NOR2X1  | 0.160 | 0.188 |   2.182 |   -1.865 | 
     | \tx_core/tx_crc/crcpkt2 /U231              | B v -> Y ^         | NAND2X1 | 0.487 | 0.399 |   2.580 |   -1.467 | 
     | \tx_core/tx_crc/crcpkt2 /U1021             | B ^ -> Y v         | NOR2X1  | 2.069 | 1.837 |   4.417 |    0.370 | 
     | \tx_core/tx_crc/crcpkt2 /U3196             | A v -> Y ^         | INVX2   | 2.105 | 2.579 |   6.996 |    2.949 | 
     | \tx_core/tx_crc/crcpkt2 /U3524             | A ^ -> Y v         | INVX4   | 0.581 | 0.590 |   7.586 |    3.539 | 
     | \tx_core/tx_crc/crcpkt2 /U3665             | S v -> Y v         | MUX2X1  | 0.127 | 0.227 |   7.814 |    3.766 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[44] | D v                | DFFSR   | 0.127 | 0.000 |   7.814 |    3.766 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.047 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    4.328 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.649 | 
     | FECTS_clks_clk___L3_I8                     | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.924 | 
     | FECTS_clks_clk___L4_I39                    | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.250 |   1.127 |    5.174 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[44] | CLK ^        | DFFSR   | 0.155 | 0.002 |   1.129 |    5.176 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[13] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.126
- Setup                         0.101
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.775
- Arrival Time                  7.822
= Slack Time                   -4.047
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RVALID  v |         | 0.000 |       |   0.600 |   -3.447 | 
     | \tx_core/axi_master /U604                  | B v -> Y ^         | NAND2X1 | 0.092 | 0.057 |   0.657 |   -3.390 | 
     | \tx_core/axi_master /U603                  | C ^ -> Y v         | NOR3X1  | 0.082 | 0.080 |   0.737 |   -3.311 | 
     | \tx_core/axi_master /U548                  | C v -> Y ^         | NAND3X1 | 0.251 | 0.197 |   0.933 |   -3.114 | 
     | \tx_core/axi_master /U436                  | B ^ -> Y ^         | OR2X2   | 0.429 | 0.389 |   1.323 |   -2.725 | 
     | \tx_core/axi_master /U740                  | C ^ -> Y v         | OAI21X1 | 0.318 | 0.383 |   1.706 |   -2.342 | 
     | \tx_core/axi_master /U551                  | B v -> Y ^         | OAI21X1 | 0.265 | 0.288 |   1.994 |   -2.053 | 
     | \tx_core/axi_master /U550                  | B ^ -> Y v         | NOR2X1  | 0.160 | 0.188 |   2.182 |   -1.865 | 
     | \tx_core/tx_crc/crcpkt2 /U231              | B v -> Y ^         | NAND2X1 | 0.487 | 0.399 |   2.580 |   -1.467 | 
     | \tx_core/tx_crc/crcpkt2 /U1021             | B ^ -> Y v         | NOR2X1  | 2.069 | 1.837 |   4.417 |    0.370 | 
     | \tx_core/tx_crc/crcpkt2 /U3196             | A v -> Y ^         | INVX2   | 2.105 | 2.579 |   6.996 |    2.949 | 
     | \tx_core/tx_crc/crcpkt2 /U3524             | A ^ -> Y v         | INVX4   | 0.581 | 0.590 |   7.586 |    3.539 | 
     | \tx_core/tx_crc/crcpkt2 /U3746             | S v -> Y v         | MUX2X1  | 0.075 | 0.236 |   7.822 |    3.775 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[13] | D v                | DFFSR   | 0.075 | 0.000 |   7.822 |    3.775 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.047 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    4.328 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.649 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.279 |   0.881 |    4.928 | 
     | FECTS_clks_clk___L4_I50                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.240 |   1.120 |    5.167 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[13] | CLK ^        | DFFSR   | 0.132 | 0.006 |   1.126 |    5.173 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[26] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[26] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.129
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.768
- Arrival Time                  7.815
= Slack Time                   -4.047
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RVALID  v |         | 0.000 |       |   0.600 |   -3.447 | 
     | \tx_core/axi_master /U604                  | B v -> Y ^         | NAND2X1 | 0.092 | 0.057 |   0.657 |   -3.390 | 
     | \tx_core/axi_master /U603                  | C ^ -> Y v         | NOR3X1  | 0.082 | 0.080 |   0.737 |   -3.310 | 
     | \tx_core/axi_master /U548                  | C v -> Y ^         | NAND3X1 | 0.251 | 0.197 |   0.933 |   -3.114 | 
     | \tx_core/axi_master /U436                  | B ^ -> Y ^         | OR2X2   | 0.429 | 0.389 |   1.323 |   -2.724 | 
     | \tx_core/axi_master /U740                  | C ^ -> Y v         | OAI21X1 | 0.318 | 0.383 |   1.706 |   -2.341 | 
     | \tx_core/axi_master /U551                  | B v -> Y ^         | OAI21X1 | 0.265 | 0.288 |   1.994 |   -2.053 | 
     | \tx_core/axi_master /U550                  | B ^ -> Y v         | NOR2X1  | 0.160 | 0.188 |   2.182 |   -1.865 | 
     | \tx_core/tx_crc/crcpkt2 /U231              | B v -> Y ^         | NAND2X1 | 0.487 | 0.399 |   2.580 |   -1.466 | 
     | \tx_core/tx_crc/crcpkt2 /U1021             | B ^ -> Y v         | NOR2X1  | 2.069 | 1.837 |   4.417 |    0.371 | 
     | \tx_core/tx_crc/crcpkt2 /U3196             | A v -> Y ^         | INVX2   | 2.105 | 2.579 |   6.996 |    2.950 | 
     | \tx_core/tx_crc/crcpkt2 /U3524             | A ^ -> Y v         | INVX4   | 0.581 | 0.590 |   7.586 |    3.540 | 
     | \tx_core/tx_crc/crcpkt2 /U3734             | S v -> Y v         | MUX2X1  | 0.119 | 0.228 |   7.814 |    3.768 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[26] | D v                | DFFSR   | 0.119 | 0.000 |   7.815 |    3.768 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.047 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    4.327 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.648 | 
     | FECTS_clks_clk___L3_I8                     | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.923 | 
     | FECTS_clks_clk___L4_I39                    | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.250 |   1.127 |    5.173 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[26] | CLK ^        | DFFSR   | 0.155 | 0.002 |   1.129 |    5.176 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[48] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[48] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.130
- Setup                         0.115
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.764
- Arrival Time                  7.811
= Slack Time                   -4.046
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RVALID  v |         | 0.000 |       |   0.600 |   -3.446 | 
     | \tx_core/axi_master /U604                  | B v -> Y ^         | NAND2X1 | 0.092 | 0.057 |   0.657 |   -3.390 | 
     | \tx_core/axi_master /U603                  | C ^ -> Y v         | NOR3X1  | 0.082 | 0.080 |   0.737 |   -3.310 | 
     | \tx_core/axi_master /U548                  | C v -> Y ^         | NAND3X1 | 0.251 | 0.197 |   0.933 |   -3.113 | 
     | \tx_core/axi_master /U436                  | B ^ -> Y ^         | OR2X2   | 0.429 | 0.389 |   1.323 |   -2.724 | 
     | \tx_core/axi_master /U740                  | C ^ -> Y v         | OAI21X1 | 0.318 | 0.383 |   1.706 |   -2.341 | 
     | \tx_core/axi_master /U551                  | B v -> Y ^         | OAI21X1 | 0.265 | 0.288 |   1.994 |   -2.052 | 
     | \tx_core/axi_master /U550                  | B ^ -> Y v         | NOR2X1  | 0.160 | 0.188 |   2.182 |   -1.864 | 
     | \tx_core/tx_crc/crcpkt2 /U231              | B v -> Y ^         | NAND2X1 | 0.487 | 0.399 |   2.580 |   -1.466 | 
     | \tx_core/tx_crc/crcpkt2 /U1021             | B ^ -> Y v         | NOR2X1  | 2.069 | 1.837 |   4.417 |    0.371 | 
     | \tx_core/tx_crc/crcpkt2 /U3196             | A v -> Y ^         | INVX2   | 2.105 | 2.579 |   6.996 |    2.950 | 
     | \tx_core/tx_crc/crcpkt2 /U3524             | A ^ -> Y v         | INVX4   | 0.581 | 0.590 |   7.586 |    3.540 | 
     | \tx_core/tx_crc/crcpkt2 /U3653             | S v -> Y v         | MUX2X1  | 0.141 | 0.224 |   7.810 |    3.764 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[48] | D v                | DFFSR   | 0.141 | 0.000 |   7.811 |    3.764 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.046 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    4.327 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.648 | 
     | FECTS_clks_clk___L3_I8                     | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.923 | 
     | FECTS_clks_clk___L4_I39                    | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.250 |   1.127 |    5.173 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[48] | CLK ^        | DFFSR   | 0.155 | 0.003 |   1.130 |    5.176 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[42] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[42] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.130
- Setup                         0.114
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.766
- Arrival Time                  7.812
= Slack Time                   -4.046
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RVALID  v |         | 0.000 |       |   0.600 |   -3.446 | 
     | \tx_core/axi_master /U604                  | B v -> Y ^         | NAND2X1 | 0.092 | 0.057 |   0.657 |   -3.389 | 
     | \tx_core/axi_master /U603                  | C ^ -> Y v         | NOR3X1  | 0.082 | 0.080 |   0.737 |   -3.309 | 
     | \tx_core/axi_master /U548                  | C v -> Y ^         | NAND3X1 | 0.251 | 0.197 |   0.933 |   -3.113 | 
     | \tx_core/axi_master /U436                  | B ^ -> Y ^         | OR2X2   | 0.429 | 0.389 |   1.323 |   -2.723 | 
     | \tx_core/axi_master /U740                  | C ^ -> Y v         | OAI21X1 | 0.318 | 0.383 |   1.706 |   -2.340 | 
     | \tx_core/axi_master /U551                  | B v -> Y ^         | OAI21X1 | 0.265 | 0.288 |   1.994 |   -2.052 | 
     | \tx_core/axi_master /U550                  | B ^ -> Y v         | NOR2X1  | 0.160 | 0.188 |   2.182 |   -1.864 | 
     | \tx_core/tx_crc/crcpkt2 /U231              | B v -> Y ^         | NAND2X1 | 0.487 | 0.399 |   2.580 |   -1.465 | 
     | \tx_core/tx_crc/crcpkt2 /U1021             | B ^ -> Y v         | NOR2X1  | 2.069 | 1.837 |   4.417 |    0.371 | 
     | \tx_core/tx_crc/crcpkt2 /U3196             | A v -> Y ^         | INVX2   | 2.105 | 2.579 |   6.996 |    2.950 | 
     | \tx_core/tx_crc/crcpkt2 /U3524             | A ^ -> Y v         | INVX4   | 0.581 | 0.590 |   7.586 |    3.540 | 
     | \tx_core/tx_crc/crcpkt2 /U3742             | S v -> Y v         | MUX2X1  | 0.131 | 0.226 |   7.812 |    3.766 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[42] | D v                | DFFSR   | 0.131 | 0.000 |   7.812 |    3.766 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.046 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    4.327 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.647 | 
     | FECTS_clks_clk___L3_I8                     | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.923 | 
     | FECTS_clks_clk___L4_I39                    | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.250 |   1.127 |    5.173 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[42] | CLK ^        | DFFSR   | 0.155 | 0.003 |   1.130 |    5.176 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.127
- Setup                         0.100
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.778
- Arrival Time                  7.823
= Slack Time                   -4.045
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RVALID  v |         | 0.000 |       |   0.600 |   -3.445 | 
     | \tx_core/axi_master /U604                 | B v -> Y ^         | NAND2X1 | 0.092 | 0.057 |   0.657 |   -3.389 | 
     | \tx_core/axi_master /U603                 | C ^ -> Y v         | NOR3X1  | 0.082 | 0.080 |   0.737 |   -3.309 | 
     | \tx_core/axi_master /U548                 | C v -> Y ^         | NAND3X1 | 0.251 | 0.197 |   0.933 |   -3.112 | 
     | \tx_core/axi_master /U436                 | B ^ -> Y ^         | OR2X2   | 0.429 | 0.389 |   1.323 |   -2.723 | 
     | \tx_core/axi_master /U740                 | C ^ -> Y v         | OAI21X1 | 0.318 | 0.383 |   1.706 |   -2.340 | 
     | \tx_core/axi_master /U551                 | B v -> Y ^         | OAI21X1 | 0.265 | 0.288 |   1.994 |   -2.052 | 
     | \tx_core/axi_master /U550                 | B ^ -> Y v         | NOR2X1  | 0.160 | 0.188 |   2.182 |   -1.864 | 
     | \tx_core/tx_crc/crcpkt2 /U231             | B v -> Y ^         | NAND2X1 | 0.487 | 0.399 |   2.580 |   -1.465 | 
     | \tx_core/tx_crc/crcpkt2 /U1021            | B ^ -> Y v         | NOR2X1  | 2.069 | 1.837 |   4.417 |    0.372 | 
     | \tx_core/tx_crc/crcpkt2 /U3196            | A v -> Y ^         | INVX2   | 2.105 | 2.579 |   6.996 |    2.951 | 
     | \tx_core/tx_crc/crcpkt2 /U3524            | A ^ -> Y v         | INVX4   | 0.581 | 0.590 |   7.586 |    3.541 | 
     | \tx_core/tx_crc/crcpkt2 /U3750            | S v -> Y v         | MUX2X1  | 0.070 | 0.237 |   7.823 |    3.778 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[0] | D v                | DFFSR   | 0.070 | 0.000 |   7.823 |    3.778 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.045 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    4.326 | 
     | FECTS_clks_clk___L2_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.647 | 
     | FECTS_clks_clk___L3_I10                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.279 |   0.881 |    4.926 | 
     | FECTS_clks_clk___L4_I49                   | A ^ -> Y ^   | CLKBUF1 | 0.137 | 0.244 |   1.124 |    5.170 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[0] | CLK ^        | DFFSR   | 0.137 | 0.003 |   1.127 |    5.173 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[5] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.126
- Setup                         0.101
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.775
- Arrival Time                  7.820
= Slack Time                   -4.045
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RVALID  v |         | 0.000 |       |   0.600 |   -3.444 | 
     | \tx_core/axi_master /U604                 | B v -> Y ^         | NAND2X1 | 0.092 | 0.057 |   0.657 |   -3.388 | 
     | \tx_core/axi_master /U603                 | C ^ -> Y v         | NOR3X1  | 0.082 | 0.080 |   0.737 |   -3.308 | 
     | \tx_core/axi_master /U548                 | C v -> Y ^         | NAND3X1 | 0.251 | 0.197 |   0.933 |   -3.112 | 
     | \tx_core/axi_master /U436                 | B ^ -> Y ^         | OR2X2   | 0.429 | 0.389 |   1.323 |   -2.722 | 
     | \tx_core/axi_master /U740                 | C ^ -> Y v         | OAI21X1 | 0.318 | 0.383 |   1.706 |   -2.339 | 
     | \tx_core/axi_master /U551                 | B v -> Y ^         | OAI21X1 | 0.265 | 0.288 |   1.994 |   -2.051 | 
     | \tx_core/axi_master /U550                 | B ^ -> Y v         | NOR2X1  | 0.160 | 0.188 |   2.182 |   -1.863 | 
     | \tx_core/tx_crc/crcpkt2 /U231             | B v -> Y ^         | NAND2X1 | 0.487 | 0.399 |   2.580 |   -1.464 | 
     | \tx_core/tx_crc/crcpkt2 /U1021            | B ^ -> Y v         | NOR2X1  | 2.069 | 1.837 |   4.417 |    0.373 | 
     | \tx_core/tx_crc/crcpkt2 /U3196            | A v -> Y ^         | INVX2   | 2.105 | 2.579 |   6.996 |    2.952 | 
     | \tx_core/tx_crc/crcpkt2 /U3524            | A ^ -> Y v         | INVX4   | 0.581 | 0.590 |   7.586 |    3.542 | 
     | \tx_core/tx_crc/crcpkt2 /U3748            | S v -> Y v         | MUX2X1  | 0.075 | 0.233 |   7.820 |    3.775 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[5] | D v                | DFFSR   | 0.075 | 0.000 |   7.820 |    3.775 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.045 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    4.325 | 
     | FECTS_clks_clk___L2_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.646 | 
     | FECTS_clks_clk___L3_I10                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.279 |   0.881 |    4.925 | 
     | FECTS_clks_clk___L4_I50                   | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.240 |   1.120 |    5.165 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[5] | CLK ^        | DFFSR   | 0.132 | 0.006 |   1.126 |    5.170 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[12] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RVALID                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.123
- Setup                         0.103
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.770
- Arrival Time                  7.815
= Slack Time                   -4.045
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RVALID  v |         | 0.000 |       |   0.600 |   -3.445 | 
     | \tx_core/axi_master /U604                  | B v -> Y ^         | NAND2X1 | 0.092 | 0.057 |   0.657 |   -3.388 | 
     | \tx_core/axi_master /U603                  | C ^ -> Y v         | NOR3X1  | 0.082 | 0.080 |   0.737 |   -3.308 | 
     | \tx_core/axi_master /U548                  | C v -> Y ^         | NAND3X1 | 0.251 | 0.197 |   0.933 |   -3.112 | 
     | \tx_core/axi_master /U436                  | B ^ -> Y ^         | OR2X2   | 0.429 | 0.389 |   1.322 |   -2.722 | 
     | \tx_core/axi_master /U740                  | C ^ -> Y v         | OAI21X1 | 0.318 | 0.383 |   1.706 |   -2.339 | 
     | \tx_core/axi_master /U551                  | B v -> Y ^         | OAI21X1 | 0.265 | 0.288 |   1.994 |   -2.051 | 
     | \tx_core/axi_master /U550                  | B ^ -> Y v         | NOR2X1  | 0.160 | 0.188 |   2.182 |   -1.863 | 
     | \tx_core/tx_crc/crcpkt2 /U231              | B v -> Y ^         | NAND2X1 | 0.487 | 0.399 |   2.580 |   -1.464 | 
     | \tx_core/tx_crc/crcpkt2 /U1021             | B ^ -> Y v         | NOR2X1  | 2.069 | 1.837 |   4.417 |    0.373 | 
     | \tx_core/tx_crc/crcpkt2 /U3196             | A v -> Y ^         | INVX2   | 2.105 | 2.579 |   6.996 |    2.952 | 
     | \tx_core/tx_crc/crcpkt2 /U3524             | A ^ -> Y v         | INVX4   | 0.581 | 0.590 |   7.586 |    3.542 | 
     | \tx_core/tx_crc/crcpkt2 /U3921             | S v -> Y v         | MUX2X1  | 0.089 | 0.228 |   7.814 |    3.770 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[12] | D v                | DFFSR   | 0.089 | 0.000 |   7.815 |    3.770 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.045 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    4.325 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.646 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.279 |   0.881 |    4.925 | 
     | FECTS_clks_clk___L4_I50                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.240 |   1.120 |    5.165 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[12] | CLK ^        | DFFSR   | 0.132 | 0.003 |   1.123 |    5.168 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[11] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.124
- Setup                         0.140
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.734
- Arrival Time                  7.376
= Slack Time                   -3.641
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -3.041 | 
     | \tx_core/axi_master /U605                   | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -3.001 | 
     | \tx_core/axi_master /U603                   | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.915 | 
     | \tx_core/axi_master /U548                   | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.783 | 
     | \tx_core/axi_master /U436                   | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.194 |   -2.447 | 
     | \tx_core/axi_master /U740                   | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.960 | 
     | \tx_core/axi_master /U551                   | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.754 | 
     | \tx_core/axi_master /U550                   | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.565 | 
     | \tx_core/tx_crc/crcpkt2 /U231               | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.271 | 
     | \tx_core/tx_crc/crcpkt2 /U1021              | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.585 | 
     | \tx_core/tx_crc/crcpkt2 /U3196              | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.140 | 
     | \tx_core/tx_crc/crcpkt2 /U3492              | B v -> Y ^         | NAND2X1 | 0.269 | 0.530 |   7.312 |    3.671 | 
     | \tx_core/tx_crc/crcpkt2 /U3493              | C ^ -> Y v         | OAI21X1 | 0.261 | 0.063 |   7.375 |    3.734 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[11] | D v                | DFFSR   | 0.261 | 0.000 |   7.376 |    3.734 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.641 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.922 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.243 | 
     | FECTS_clks_clk___L3_I8                      | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.518 | 
     | FECTS_clks_clk___L4_I41                     | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.240 |   1.117 |    4.758 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[11] | CLK ^        | DFFSR   | 0.145 | 0.007 |   1.124 |    4.765 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[6] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.135
- Setup                         0.139
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.746
- Arrival Time                  7.383
= Slack Time                   -3.637
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -3.037 | 
     | \tx_core/axi_master /U605                  | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.997 | 
     | \tx_core/axi_master /U603                  | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.911 | 
     | \tx_core/axi_master /U548                  | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.779 | 
     | \tx_core/axi_master /U436                  | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.194 |   -2.443 | 
     | \tx_core/axi_master /U740                  | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.956 | 
     | \tx_core/axi_master /U551                  | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.750 | 
     | \tx_core/axi_master /U550                  | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.560 | 
     | \tx_core/tx_crc/crcpkt2 /U231              | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.266 | 
     | \tx_core/tx_crc/crcpkt2 /U1021             | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.589 | 
     | \tx_core/tx_crc/crcpkt2 /U3196             | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.145 | 
     | \tx_core/tx_crc/crcpkt2 /U3853             | B v -> Y ^         | NAND2X1 | 0.267 | 0.540 |   7.322 |    3.685 | 
     | \tx_core/tx_crc/crcpkt2 /U3854             | C ^ -> Y v         | OAI21X1 | 0.255 | 0.061 |   7.383 |    3.746 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[6] | D v                | DFFSR   | 0.255 | 0.000 |   7.383 |    3.746 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.637 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.918 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.239 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.279 |   0.881 |    4.518 | 
     | FECTS_clks_clk___L4_I52                    | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.251 |   1.132 |    4.769 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[6] | CLK ^        | DFFSR   | 0.159 | 0.003 |   1.135 |    4.772 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[16] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.115
- Setup                         0.139
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.727
- Arrival Time                  7.357
= Slack Time                   -3.630
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -3.030 | 
     | \tx_core/axi_master /U605                   | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.990 | 
     | \tx_core/axi_master /U603                   | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.904 | 
     | \tx_core/axi_master /U548                   | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.772 | 
     | \tx_core/axi_master /U436                   | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.194 |   -2.436 | 
     | \tx_core/axi_master /U740                   | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.949 | 
     | \tx_core/axi_master /U551                   | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.743 | 
     | \tx_core/axi_master /U550                   | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.553 | 
     | \tx_core/tx_crc/crcpkt2 /U231               | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.260 | 
     | \tx_core/tx_crc/crcpkt2 /U1021              | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.596 | 
     | \tx_core/tx_crc/crcpkt2 /U3196              | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.152 | 
     | \tx_core/tx_crc/crcpkt2 /U3261              | B v -> Y ^         | NAND2X1 | 0.262 | 0.515 |   7.296 |    3.666 | 
     | \tx_core/tx_crc/crcpkt2 /U3262              | C ^ -> Y v         | OAI21X1 | 0.255 | 0.060 |   7.357 |    3.726 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[16] | D v                | DFFSR   | 0.255 | 0.000 |   7.357 |    3.727 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.630 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.911 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.232 | 
     | FECTS_clks_clk___L3_I9                      | A ^ -> Y ^   | CLKBUF1 | 0.187 | 0.271 |   0.873 |    4.503 | 
     | FECTS_clks_clk___L4_I43                     | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.234 |   1.107 |    4.737 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[16] | CLK ^        | DFFSR   | 0.150 | 0.008 |   1.115 |    4.745 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.125
- Setup                         0.139
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.736
- Arrival Time                  7.366
= Slack Time                   -3.629
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -3.029 | 
     | \tx_core/axi_master /U605                  | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.990 | 
     | \tx_core/axi_master /U603                  | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.903 | 
     | \tx_core/axi_master /U548                  | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.771 | 
     | \tx_core/axi_master /U436                  | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.194 |   -2.435 | 
     | \tx_core/axi_master /U740                  | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.948 | 
     | \tx_core/axi_master /U551                  | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.743 | 
     | \tx_core/axi_master /U550                  | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.553 | 
     | \tx_core/tx_crc/crcpkt2 /U231              | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.259 | 
     | \tx_core/tx_crc/crcpkt2 /U1021             | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.597 | 
     | \tx_core/tx_crc/crcpkt2 /U3196             | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.152 | 
     | \tx_core/tx_crc/crcpkt2 /U3240             | B v -> Y ^         | NAND2X1 | 0.254 | 0.523 |   7.305 |    3.675 | 
     | \tx_core/tx_crc/crcpkt2 /U3241             | C ^ -> Y v         | OAI21X1 | 0.257 | 0.061 |   7.366 |    3.736 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[1] | D v                | DFFSR   | 0.257 | 0.000 |   7.366 |    3.736 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.629 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.910 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.231 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.279 |   0.881 |    4.510 | 
     | FECTS_clks_clk___L4_I49                    | A ^ -> Y ^   | CLKBUF1 | 0.137 | 0.244 |   1.124 |    4.754 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[1] | CLK ^        | DFFSR   | 0.137 | 0.001 |   1.125 |    4.754 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[2] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.124
- Setup                         0.140
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.734
- Arrival Time                  7.360
= Slack Time                   -3.626
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -3.026 | 
     | \tx_core/axi_master /U605                  | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.987 | 
     | \tx_core/axi_master /U603                  | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.900 | 
     | \tx_core/axi_master /U548                  | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.768 | 
     | \tx_core/axi_master /U436                  | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.194 |   -2.432 | 
     | \tx_core/axi_master /U740                  | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.945 | 
     | \tx_core/axi_master /U551                  | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.740 | 
     | \tx_core/axi_master /U550                  | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.550 | 
     | \tx_core/tx_crc/crcpkt2 /U231              | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.256 | 
     | \tx_core/tx_crc/crcpkt2 /U1021             | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.600 | 
     | \tx_core/tx_crc/crcpkt2 /U3196             | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.155 | 
     | \tx_core/tx_crc/crcpkt2 /U3735             | B v -> Y ^         | NAND2X1 | 0.270 | 0.514 |   7.296 |    3.669 | 
     | \tx_core/tx_crc/crcpkt2 /U3736             | C ^ -> Y v         | OAI21X1 | 0.262 | 0.064 |   7.360 |    3.733 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[2] | D v                | DFFSR   | 0.262 | 0.000 |   7.360 |    3.734 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.626 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.907 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.601 |    4.228 | 
     | FECTS_clks_clk___L3_I8                     | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.503 | 
     | FECTS_clks_clk___L4_I41                    | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.240 |   1.117 |    4.743 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[2] | CLK ^        | DFFSR   | 0.145 | 0.007 |   1.123 |    4.750 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[4] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.137
- Setup                         0.139
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.748
- Arrival Time                  7.371
= Slack Time                   -3.624
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -3.024 | 
     | \tx_core/axi_master /U605                  | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.984 | 
     | \tx_core/axi_master /U603                  | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.897 | 
     | \tx_core/axi_master /U548                  | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.766 | 
     | \tx_core/axi_master /U436                  | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.194 |   -2.429 | 
     | \tx_core/axi_master /U740                  | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.942 | 
     | \tx_core/axi_master /U551                  | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.737 | 
     | \tx_core/axi_master /U550                  | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.547 | 
     | \tx_core/tx_crc/crcpkt2 /U231              | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.253 | 
     | \tx_core/tx_crc/crcpkt2 /U1021             | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.603 | 
     | \tx_core/tx_crc/crcpkt2 /U3196             | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.158 | 
     | \tx_core/tx_crc/crcpkt2 /U3658             | B v -> Y ^         | NAND2X1 | 0.259 | 0.528 |   7.310 |    3.686 | 
     | \tx_core/tx_crc/crcpkt2 /U3659             | C ^ -> Y v         | OAI21X1 | 0.257 | 0.061 |   7.371 |    3.747 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[4] | D v                | DFFSR   | 0.257 | 0.000 |   7.371 |    3.748 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.624 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.904 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.225 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.279 |   0.881 |    4.504 | 
     | FECTS_clks_clk___L4_I52                    | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.251 |   1.132 |    4.756 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[4] | CLK ^        | DFFSR   | 0.159 | 0.005 |   1.137 |    4.761 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[20] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.124
- Setup                         0.141
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.733
- Arrival Time                  7.354
= Slack Time                   -3.621
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -3.021 | 
     | \tx_core/axi_master /U605                   | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.982 | 
     | \tx_core/axi_master /U603                   | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.895 | 
     | \tx_core/axi_master /U548                   | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.763 | 
     | \tx_core/axi_master /U436                   | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.194 |   -2.427 | 
     | \tx_core/axi_master /U740                   | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.940 | 
     | \tx_core/axi_master /U551                   | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.735 | 
     | \tx_core/axi_master /U550                   | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.545 | 
     | \tx_core/tx_crc/crcpkt2 /U231               | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.251 | 
     | \tx_core/tx_crc/crcpkt2 /U1021              | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.605 | 
     | \tx_core/tx_crc/crcpkt2 /U3196              | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.160 | 
     | \tx_core/tx_crc/crcpkt2 /U3666              | B v -> Y ^         | NAND2X1 | 0.267 | 0.505 |   7.287 |    3.665 | 
     | \tx_core/tx_crc/crcpkt2 /U3667              | C ^ -> Y v         | OAI21X1 | 0.267 | 0.067 |   7.354 |    3.732 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[20] | D v                | DFFSR   | 0.267 | 0.000 |   7.354 |    3.733 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.621 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.902 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.223 | 
     | FECTS_clks_clk___L3_I8                      | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.498 | 
     | FECTS_clks_clk___L4_I41                     | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.240 |   1.117 |    4.738 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[20] | CLK ^        | DFFSR   | 0.145 | 0.007 |   1.124 |    4.745 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[8] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.139
- Setup                         0.139
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.750
- Arrival Time                  7.366
= Slack Time                   -3.616
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -3.016 | 
     | \tx_core/axi_master /U605                  | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.976 | 
     | \tx_core/axi_master /U603                  | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.889 | 
     | \tx_core/axi_master /U548                  | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.758 | 
     | \tx_core/axi_master /U436                  | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.194 |   -2.421 | 
     | \tx_core/axi_master /U740                  | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.934 | 
     | \tx_core/axi_master /U551                  | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.729 | 
     | \tx_core/axi_master /U550                  | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.539 | 
     | \tx_core/tx_crc/crcpkt2 /U231              | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.245 | 
     | \tx_core/tx_crc/crcpkt2 /U1021             | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.611 | 
     | \tx_core/tx_crc/crcpkt2 /U3196             | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.166 | 
     | \tx_core/tx_crc/crcpkt2 /U3227             | B v -> Y ^         | NAND2X1 | 0.255 | 0.524 |   7.306 |    3.690 | 
     | \tx_core/tx_crc/crcpkt2 /U3228             | C ^ -> Y v         | OAI21X1 | 0.254 | 0.060 |   7.365 |    3.750 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[8] | D v                | DFFSR   | 0.254 | 0.000 |   7.366 |    3.750 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.616 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.897 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.217 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.279 |   0.881 |    4.496 | 
     | FECTS_clks_clk___L4_I51                    | A ^ -> Y ^   | CLKBUF1 | 0.161 | 0.254 |   1.134 |    4.750 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[8] | CLK ^        | DFFSR   | 0.161 | 0.005 |   1.139 |    4.755 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[28] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[28] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.137
- Setup                         0.138
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.749
- Arrival Time                  7.362
= Slack Time                   -3.613
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -3.013 | 
     | \tx_core/axi_master /U605                   | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.973 | 
     | \tx_core/axi_master /U603                   | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.887 | 
     | \tx_core/axi_master /U548                   | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.755 | 
     | \tx_core/axi_master /U436                   | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.194 |   -2.419 | 
     | \tx_core/axi_master /U740                   | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.932 | 
     | \tx_core/axi_master /U551                   | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.726 | 
     | \tx_core/axi_master /U550                   | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.536 | 
     | \tx_core/tx_crc/crcpkt2 /U231               | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.242 | 
     | \tx_core/tx_crc/crcpkt2 /U1021              | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.613 | 
     | \tx_core/tx_crc/crcpkt2 /U3196              | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.169 | 
     | \tx_core/tx_crc/crcpkt2 /U3269              | B v -> Y ^         | NAND2X1 | 0.255 | 0.523 |   7.304 |    3.691 | 
     | \tx_core/tx_crc/crcpkt2 /U3270              | C ^ -> Y v         | OAI21X1 | 0.250 | 0.058 |   7.362 |    3.749 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[28] | D v                | DFFSR   | 0.250 | 0.000 |   7.362 |    3.749 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.613 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.894 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.215 | 
     | FECTS_clks_clk___L3_I10                     | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.279 |   0.881 |    4.494 | 
     | FECTS_clks_clk___L4_I52                     | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.251 |   1.132 |    4.745 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[28] | CLK ^        | DFFSR   | 0.159 | 0.005 |   1.137 |    4.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[27] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[27] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.122
- Setup                         0.138
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.734
- Arrival Time                  7.344
= Slack Time                   -3.610
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -3.010 | 
     | \tx_core/axi_master /U605                   | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.970 | 
     | \tx_core/axi_master /U603                   | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.883 | 
     | \tx_core/axi_master /U548                   | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.752 | 
     | \tx_core/axi_master /U436                   | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.195 |   -2.415 | 
     | \tx_core/axi_master /U740                   | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.928 | 
     | \tx_core/axi_master /U551                   | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.723 | 
     | \tx_core/axi_master /U550                   | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.533 | 
     | \tx_core/tx_crc/crcpkt2 /U231               | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.239 | 
     | \tx_core/tx_crc/crcpkt2 /U1021              | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.617 | 
     | \tx_core/tx_crc/crcpkt2 /U3196              | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.172 | 
     | \tx_core/tx_crc/crcpkt2 /U3511              | B v -> Y ^         | NAND2X1 | 0.254 | 0.504 |   7.286 |    3.676 | 
     | \tx_core/tx_crc/crcpkt2 /U3512              | C ^ -> Y v         | OAI21X1 | 0.250 | 0.058 |   7.344 |    3.734 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[27] | D v                | DFFSR   | 0.250 | 0.000 |   7.344 |    3.734 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.610 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.890 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.211 | 
     | FECTS_clks_clk___L3_I8                      | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.486 | 
     | FECTS_clks_clk___L4_I41                     | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.240 |   1.117 |    4.727 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[27] | CLK ^        | DFFSR   | 0.145 | 0.005 |   1.122 |    4.731 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[10] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.126
- Setup                         0.139
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.737
- Arrival Time                  7.344
= Slack Time                   -3.607
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -3.007 | 
     | \tx_core/axi_master /U605                   | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.968 | 
     | \tx_core/axi_master /U603                   | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.881 | 
     | \tx_core/axi_master /U548                   | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.749 | 
     | \tx_core/axi_master /U436                   | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.195 |   -2.413 | 
     | \tx_core/axi_master /U740                   | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.926 | 
     | \tx_core/axi_master /U551                   | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.721 | 
     | \tx_core/axi_master /U550                   | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.531 | 
     | \tx_core/tx_crc/crcpkt2 /U231               | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.237 | 
     | \tx_core/tx_crc/crcpkt2 /U1021              | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.619 | 
     | \tx_core/tx_crc/crcpkt2 /U3196              | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.174 | 
     | \tx_core/tx_crc/crcpkt2 /U3870              | B v -> Y ^         | NAND2X1 | 0.260 | 0.501 |   7.283 |    3.675 | 
     | \tx_core/tx_crc/crcpkt2 /U3871              | C ^ -> Y v         | OAI21X1 | 0.257 | 0.061 |   7.344 |    3.736 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[10] | D v                | DFFSR   | 0.257 | 0.000 |   7.344 |    3.737 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.607 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.888 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.209 | 
     | FECTS_clks_clk___L3_I8                      | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.484 | 
     | FECTS_clks_clk___L4_I41                     | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.240 |   1.117 |    4.724 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[10] | CLK ^        | DFFSR   | 0.145 | 0.009 |   1.126 |    4.733 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[22] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[22] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.124
- Setup                         0.139
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.735
- Arrival Time                  7.341
= Slack Time                   -3.606
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -3.006 | 
     | \tx_core/axi_master /U605                   | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.966 | 
     | \tx_core/axi_master /U603                   | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.879 | 
     | \tx_core/axi_master /U548                   | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.748 | 
     | \tx_core/axi_master /U436                   | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.194 |   -2.411 | 
     | \tx_core/axi_master /U740                   | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.924 | 
     | \tx_core/axi_master /U551                   | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.719 | 
     | \tx_core/axi_master /U550                   | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.529 | 
     | \tx_core/tx_crc/crcpkt2 /U231               | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.235 | 
     | \tx_core/tx_crc/crcpkt2 /U1021              | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.621 | 
     | \tx_core/tx_crc/crcpkt2 /U3196              | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.176 | 
     | \tx_core/tx_crc/crcpkt2 /U3866              | B v -> Y ^         | NAND2X1 | 0.254 | 0.499 |   7.280 |    3.675 | 
     | \tx_core/tx_crc/crcpkt2 /U3867              | C ^ -> Y v         | OAI21X1 | 0.256 | 0.061 |   7.341 |    3.735 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[22] | D v                | DFFSR   | 0.256 | 0.000 |   7.341 |    3.735 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.606 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.886 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.207 | 
     | FECTS_clks_clk___L3_I8                      | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.482 | 
     | FECTS_clks_clk___L4_I41                     | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.240 |   1.117 |    4.723 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[22] | CLK ^        | DFFSR   | 0.145 | 0.007 |   1.124 |    4.730 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[12] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.136
- Setup                         0.145
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.741
- Arrival Time                  7.335
= Slack Time                   -3.595
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -2.995 | 
     | \tx_core/axi_master /U605                   | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.955 | 
     | \tx_core/axi_master /U603                   | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.868 | 
     | \tx_core/axi_master /U548                   | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.737 | 
     | \tx_core/axi_master /U436                   | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.195 |   -2.400 | 
     | \tx_core/axi_master /U740                   | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.913 | 
     | \tx_core/axi_master /U551                   | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.708 | 
     | \tx_core/axi_master /U550                   | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.518 | 
     | \tx_core/tx_crc/crcpkt2 /U231               | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.224 | 
     | \tx_core/tx_crc/crcpkt2 /U1021              | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.632 | 
     | \tx_core/tx_crc/crcpkt2 /U3196              | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.187 | 
     | \tx_core/tx_crc/crcpkt2 /U3281              | B v -> Y ^         | NAND2X1 | 0.279 | 0.471 |   7.253 |    3.658 | 
     | \tx_core/tx_crc/crcpkt2 /U3282              | C ^ -> Y v         | OAI21X1 | 0.291 | 0.082 |   7.335 |    3.740 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[12] | D v                | DFFSR   | 0.291 | 0.001 |   7.335 |    3.741 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.595 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.875 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.196 | 
     | FECTS_clks_clk___L3_I8                      | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.471 | 
     | FECTS_clks_clk___L4_I38                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.251 |   1.128 |    4.723 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[12] | CLK ^        | DFFSR   | 0.154 | 0.008 |   1.136 |    4.731 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[19] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.136
- Setup                         0.141
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.745
- Arrival Time                  7.336
= Slack Time                   -3.591
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -2.991 | 
     | \tx_core/axi_master /U605                   | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.951 | 
     | \tx_core/axi_master /U603                   | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.865 | 
     | \tx_core/axi_master /U548                   | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.733 | 
     | \tx_core/axi_master /U436                   | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.195 |   -2.397 | 
     | \tx_core/axi_master /U740                   | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.910 | 
     | \tx_core/axi_master /U551                   | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.705 | 
     | \tx_core/axi_master /U550                   | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.515 | 
     | \tx_core/tx_crc/crcpkt2 /U231               | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.221 | 
     | \tx_core/tx_crc/crcpkt2 /U1021              | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.635 | 
     | \tx_core/tx_crc/crcpkt2 /U3196              | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.190 | 
     | \tx_core/tx_crc/crcpkt2 /U3827              | B v -> Y ^         | NAND2X1 | 0.269 | 0.487 |   7.269 |    3.678 | 
     | \tx_core/tx_crc/crcpkt2 /U3828              | C ^ -> Y v         | OAI21X1 | 0.267 | 0.067 |   7.336 |    3.745 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[19] | D v                | DFFSR   | 0.267 | 0.000 |   7.336 |    3.745 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.591 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.872 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.193 | 
     | FECTS_clks_clk___L3_I8                      | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.468 | 
     | FECTS_clks_clk___L4_I37                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.255 |   1.132 |    4.723 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[19] | CLK ^        | DFFSR   | 0.154 | 0.004 |   1.136 |    4.727 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[7] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.132
- Setup                         0.139
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.743
- Arrival Time                  7.332
= Slack Time                   -3.590
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -2.990 | 
     | \tx_core/axi_master /U605                  | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.950 | 
     | \tx_core/axi_master /U603                  | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.863 | 
     | \tx_core/axi_master /U548                  | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.732 | 
     | \tx_core/axi_master /U436                  | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.194 |   -2.395 | 
     | \tx_core/axi_master /U740                  | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.908 | 
     | \tx_core/axi_master /U551                  | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.703 | 
     | \tx_core/axi_master /U550                  | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.513 | 
     | \tx_core/tx_crc/crcpkt2 /U231              | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.219 | 
     | \tx_core/tx_crc/crcpkt2 /U1021             | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.637 | 
     | \tx_core/tx_crc/crcpkt2 /U3196             | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.192 | 
     | \tx_core/tx_crc/crcpkt2 /U3276             | B v -> Y ^         | NAND2X1 | 0.262 | 0.490 |   7.272 |    3.682 | 
     | \tx_core/tx_crc/crcpkt2 /U3277             | C ^ -> Y v         | OAI21X1 | 0.254 | 0.060 |   7.332 |    3.743 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[7] | D v                | DFFSR   | 0.254 | 0.000 |   7.332 |    3.743 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.590 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.870 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.191 | 
     | FECTS_clks_clk___L3_I8                     | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.466 | 
     | FECTS_clks_clk___L4_I39                    | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.250 |   1.127 |    4.716 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[7] | CLK ^        | DFFSR   | 0.155 | 0.005 |   1.131 |    4.721 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[31] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[31] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.129
- Setup                         0.139
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.740
- Arrival Time                  7.329
= Slack Time                   -3.589
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -2.989 | 
     | \tx_core/axi_master /U605                   | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.949 | 
     | \tx_core/axi_master /U603                   | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.863 | 
     | \tx_core/axi_master /U548                   | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.731 | 
     | \tx_core/axi_master /U436                   | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.195 |   -2.395 | 
     | \tx_core/axi_master /U740                   | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.908 | 
     | \tx_core/axi_master /U551                   | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.702 | 
     | \tx_core/axi_master /U550                   | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.512 | 
     | \tx_core/tx_crc/crcpkt2 /U231               | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.218 | 
     | \tx_core/tx_crc/crcpkt2 /U1021              | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.637 | 
     | \tx_core/tx_crc/crcpkt2 /U3196              | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.193 | 
     | \tx_core/tx_crc/crcpkt2 /U3739              | B v -> Y ^         | NAND2X1 | 0.260 | 0.488 |   7.270 |    3.681 | 
     | \tx_core/tx_crc/crcpkt2 /U3740              | C ^ -> Y v         | OAI21X1 | 0.254 | 0.060 |   7.329 |    3.740 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[31] | D v                | DFFSR   | 0.254 | 0.000 |   7.329 |    3.740 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.589 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.870 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.601 |    4.191 | 
     | FECTS_clks_clk___L3_I8                      | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.466 | 
     | FECTS_clks_clk___L4_I39                     | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.250 |   1.127 |    4.716 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[31] | CLK ^        | DFFSR   | 0.155 | 0.002 |   1.129 |    4.718 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[24] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[24] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.136
- Setup                         0.139
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.747
- Arrival Time                  7.327
= Slack Time                   -3.580
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -2.980 | 
     | \tx_core/axi_master /U605                   | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.940 | 
     | \tx_core/axi_master /U603                   | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.853 | 
     | \tx_core/axi_master /U548                   | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.722 | 
     | \tx_core/axi_master /U436                   | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.195 |   -2.385 | 
     | \tx_core/axi_master /U740                   | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.898 | 
     | \tx_core/axi_master /U551                   | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.693 | 
     | \tx_core/axi_master /U550                   | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.503 | 
     | \tx_core/tx_crc/crcpkt2 /U231               | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.209 | 
     | \tx_core/tx_crc/crcpkt2 /U1021              | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.647 | 
     | \tx_core/tx_crc/crcpkt2 /U3196              | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.202 | 
     | \tx_core/tx_crc/crcpkt2 /U3654              | B v -> Y ^         | NAND2X1 | 0.267 | 0.484 |   7.266 |    3.686 | 
     | \tx_core/tx_crc/crcpkt2 /U3655              | C ^ -> Y v         | OAI21X1 | 0.255 | 0.061 |   7.327 |    3.747 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[24] | D v                | DFFSR   | 0.255 | 0.000 |   7.327 |    3.747 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.580 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.861 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.181 | 
     | FECTS_clks_clk___L3_I8                      | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.457 | 
     | FECTS_clks_clk___L4_I37                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.255 |   1.132 |    4.712 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[24] | CLK ^        | DFFSR   | 0.154 | 0.004 |   1.136 |    4.716 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[26] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[26] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.122
- Setup                         0.139
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.733
- Arrival Time                  7.308
= Slack Time                   -3.575
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -2.975 | 
     | \tx_core/axi_master /U605                   | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.935 | 
     | \tx_core/axi_master /U603                   | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.849 | 
     | \tx_core/axi_master /U548                   | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.717 | 
     | \tx_core/axi_master /U436                   | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.195 |   -2.381 | 
     | \tx_core/axi_master /U740                   | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.894 | 
     | \tx_core/axi_master /U551                   | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.688 | 
     | \tx_core/axi_master /U550                   | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.498 | 
     | \tx_core/tx_crc/crcpkt2 /U231               | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.204 | 
     | \tx_core/tx_crc/crcpkt2 /U1021              | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.651 | 
     | \tx_core/tx_crc/crcpkt2 /U3196              | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.207 | 
     | \tx_core/tx_crc/crcpkt2 /U3496              | B v -> Y ^         | NAND2X1 | 0.285 | 0.463 |   7.245 |    3.670 | 
     | \tx_core/tx_crc/crcpkt2 /U3497              | C ^ -> Y v         | OAI21X1 | 0.259 | 0.063 |   7.308 |    3.733 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[26] | D v                | DFFSR   | 0.259 | 0.000 |   7.308 |    3.733 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.575 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.856 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.177 | 
     | FECTS_clks_clk___L3_I8                      | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.452 | 
     | FECTS_clks_clk___L4_I42                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.240 |   1.116 |    4.691 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[26] | CLK ^        | DFFSR   | 0.154 | 0.006 |   1.122 |    4.697 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[18] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.131
- Setup                         0.139
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.742
- Arrival Time                  7.316
= Slack Time                   -3.574
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -2.974 | 
     | \tx_core/axi_master /U605                   | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.935 | 
     | \tx_core/axi_master /U603                   | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.848 | 
     | \tx_core/axi_master /U548                   | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.716 | 
     | \tx_core/axi_master /U436                   | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.194 |   -2.380 | 
     | \tx_core/axi_master /U740                   | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.893 | 
     | \tx_core/axi_master /U551                   | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.688 | 
     | \tx_core/axi_master /U550                   | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.498 | 
     | \tx_core/tx_crc/crcpkt2 /U231               | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.204 | 
     | \tx_core/tx_crc/crcpkt2 /U1021              | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.652 | 
     | \tx_core/tx_crc/crcpkt2 /U3196              | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.207 | 
     | \tx_core/tx_crc/crcpkt2 /U3743              | B v -> Y ^         | NAND2X1 | 0.254 | 0.474 |   7.256 |    3.681 | 
     | \tx_core/tx_crc/crcpkt2 /U3744              | C ^ -> Y v         | OAI21X1 | 0.256 | 0.060 |   7.316 |    3.742 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[18] | D v                | DFFSR   | 0.256 | 0.000 |   7.316 |    3.742 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.574 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.855 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.176 | 
     | FECTS_clks_clk___L3_I8                      | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.451 | 
     | FECTS_clks_clk___L4_I39                     | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.250 |   1.127 |    4.701 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[18] | CLK ^        | DFFSR   | 0.155 | 0.004 |   1.131 |    4.705 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[29] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.124
- Setup                         0.138
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.737
- Arrival Time                  7.307
= Slack Time                   -3.570
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -2.970 | 
     | \tx_core/axi_master /U605                   | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.930 | 
     | \tx_core/axi_master /U603                   | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.844 | 
     | \tx_core/axi_master /U548                   | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.712 | 
     | \tx_core/axi_master /U436                   | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.195 |   -2.376 | 
     | \tx_core/axi_master /U740                   | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.889 | 
     | \tx_core/axi_master /U551                   | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.683 | 
     | \tx_core/axi_master /U550                   | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.494 | 
     | \tx_core/tx_crc/crcpkt2 /U231               | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.200 | 
     | \tx_core/tx_crc/crcpkt2 /U1021              | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.656 | 
     | \tx_core/tx_crc/crcpkt2 /U3196              | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.211 | 
     | \tx_core/tx_crc/crcpkt2 /U3223              | B v -> Y ^         | NAND2X1 | 0.254 | 0.467 |   7.248 |    3.678 | 
     | \tx_core/tx_crc/crcpkt2 /U3224              | C ^ -> Y v         | OAI21X1 | 0.252 | 0.058 |   7.307 |    3.737 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[29] | D v                | DFFSR   | 0.252 | 0.000 |   7.307 |    3.737 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.570 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.851 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.172 | 
     | FECTS_clks_clk___L3_I10                     | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.279 |   0.881 |    4.451 | 
     | FECTS_clks_clk___L4_I50                     | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.240 |   1.120 |    4.691 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[29] | CLK ^        | DFFSR   | 0.132 | 0.004 |   1.124 |    4.695 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[14] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.131
- Setup                         0.139
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.741
- Arrival Time                  7.307
= Slack Time                   -3.566
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -2.966 | 
     | \tx_core/axi_master /U605                   | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.926 | 
     | \tx_core/axi_master /U603                   | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.840 | 
     | \tx_core/axi_master /U548                   | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.708 | 
     | \tx_core/axi_master /U436                   | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.195 |   -2.372 | 
     | \tx_core/axi_master /U740                   | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.885 | 
     | \tx_core/axi_master /U551                   | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.679 | 
     | \tx_core/axi_master /U550                   | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.489 | 
     | \tx_core/tx_crc/crcpkt2 /U231               | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.195 | 
     | \tx_core/tx_crc/crcpkt2 /U1021              | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.660 | 
     | \tx_core/tx_crc/crcpkt2 /U3196              | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.216 | 
     | \tx_core/tx_crc/crcpkt2 /U3216              | B v -> Y ^         | NAND2X1 | 0.267 | 0.464 |   7.246 |    3.680 | 
     | \tx_core/tx_crc/crcpkt2 /U3217              | C ^ -> Y v         | OAI21X1 | 0.257 | 0.062 |   7.307 |    3.741 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[14] | D v                | DFFSR   | 0.257 | 0.000 |   7.307 |    3.741 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.566 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.847 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.601 |    4.168 | 
     | FECTS_clks_clk___L3_I8                      | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.443 | 
     | FECTS_clks_clk___L4_I38                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.251 |   1.128 |    4.694 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[14] | CLK ^        | DFFSR   | 0.154 | 0.003 |   1.131 |    4.697 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[17] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.136
- Setup                         0.142
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.745
- Arrival Time                  7.310
= Slack Time                   -3.565
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -2.965 | 
     | \tx_core/axi_master /U605                   | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.925 | 
     | \tx_core/axi_master /U603                   | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.839 | 
     | \tx_core/axi_master /U548                   | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.707 | 
     | \tx_core/axi_master /U436                   | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.195 |   -2.371 | 
     | \tx_core/axi_master /U740                   | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.884 | 
     | \tx_core/axi_master /U551                   | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.678 | 
     | \tx_core/axi_master /U550                   | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.488 | 
     | \tx_core/tx_crc/crcpkt2 /U231               | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.194 | 
     | \tx_core/tx_crc/crcpkt2 /U1021              | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.661 | 
     | \tx_core/tx_crc/crcpkt2 /U3196              | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.217 | 
     | \tx_core/tx_crc/crcpkt2 /U3662              | B v -> Y ^         | NAND2X1 | 0.255 | 0.459 |   7.241 |    3.676 | 
     | \tx_core/tx_crc/crcpkt2 /U3663              | C ^ -> Y v         | OAI21X1 | 0.270 | 0.068 |   7.309 |    3.744 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[17] | D v                | DFFSR   | 0.270 | 0.000 |   7.310 |    3.745 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.565 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.846 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.601 |    4.167 | 
     | FECTS_clks_clk___L3_I8                      | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.442 | 
     | FECTS_clks_clk___L4_I37                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.255 |   1.132 |    4.697 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[17] | CLK ^        | DFFSR   | 0.154 | 0.004 |   1.136 |    4.701 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[9] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.136
- Setup                         0.140
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.746
- Arrival Time                  7.310
= Slack Time                   -3.564
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -2.964 | 
     | \tx_core/axi_master /U605                  | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.924 | 
     | \tx_core/axi_master /U603                  | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.837 | 
     | \tx_core/axi_master /U548                  | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.706 | 
     | \tx_core/axi_master /U436                  | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.195 |   -2.369 | 
     | \tx_core/axi_master /U740                  | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.882 | 
     | \tx_core/axi_master /U551                  | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.677 | 
     | \tx_core/axi_master /U550                  | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.487 | 
     | \tx_core/tx_crc/crcpkt2 /U231              | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.193 | 
     | \tx_core/tx_crc/crcpkt2 /U1021             | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.663 | 
     | \tx_core/tx_crc/crcpkt2 /U3196             | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.218 | 
     | \tx_core/tx_crc/crcpkt2 /U3205             | B v -> Y ^         | NAND2X1 | 0.254 | 0.467 |   7.248 |    3.684 | 
     | \tx_core/tx_crc/crcpkt2 /U3206             | C ^ -> Y v         | OAI21X1 | 0.259 | 0.062 |   7.310 |    3.746 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[9] | D v                | DFFSR   | 0.259 | 0.000 |   7.310 |    3.746 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.564 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.845 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.165 | 
     | FECTS_clks_clk___L3_I8                     | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.441 | 
     | FECTS_clks_clk___L4_I37                    | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.255 |   1.132 |    4.696 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[9] | CLK ^        | DFFSR   | 0.154 | 0.004 |   1.136 |    4.700 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[30] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[30] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.130
- Setup                         0.138
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.742
- Arrival Time                  7.297
= Slack Time                   -3.555
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -2.955 | 
     | \tx_core/axi_master /U605                   | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.915 | 
     | \tx_core/axi_master /U603                   | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.828 | 
     | \tx_core/axi_master /U548                   | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.697 | 
     | \tx_core/axi_master /U436                   | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.195 |   -2.360 | 
     | \tx_core/axi_master /U740                   | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.873 | 
     | \tx_core/axi_master /U551                   | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.668 | 
     | \tx_core/axi_master /U550                   | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.478 | 
     | \tx_core/tx_crc/crcpkt2 /U231               | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.184 | 
     | \tx_core/tx_crc/crcpkt2 /U1021              | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.672 | 
     | \tx_core/tx_crc/crcpkt2 /U3196              | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.227 | 
     | \tx_core/tx_crc/crcpkt2 /U3198              | B v -> Y ^         | NAND2X1 | 0.268 | 0.455 |   7.237 |    3.682 | 
     | \tx_core/tx_crc/crcpkt2 /U3199              | C ^ -> Y v         | OAI21X1 | 0.253 | 0.060 |   7.297 |    3.742 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[30] | D v                | DFFSR   | 0.253 | 0.000 |   7.297 |    3.742 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.555 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.836 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.156 | 
     | FECTS_clks_clk___L3_I8                      | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.432 | 
     | FECTS_clks_clk___L4_I38                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.251 |   1.128 |    4.683 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[30] | CLK ^        | DFFSR   | 0.154 | 0.002 |   1.130 |    4.685 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[13] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.136
- Setup                         0.141
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.746
- Arrival Time                  7.293
= Slack Time                   -3.547
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -2.947 | 
     | \tx_core/axi_master /U605                   | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.907 | 
     | \tx_core/axi_master /U603                   | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.821 | 
     | \tx_core/axi_master /U548                   | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.689 | 
     | \tx_core/axi_master /U436                   | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.194 |   -2.353 | 
     | \tx_core/axi_master /U740                   | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.866 | 
     | \tx_core/axi_master /U551                   | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.660 | 
     | \tx_core/axi_master /U550                   | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.470 | 
     | \tx_core/tx_crc/crcpkt2 /U231               | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.176 | 
     | \tx_core/tx_crc/crcpkt2 /U1021              | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.679 | 
     | \tx_core/tx_crc/crcpkt2 /U3196              | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.235 | 
     | \tx_core/tx_crc/crcpkt2 /U3248              | B v -> Y ^         | NAND2X1 | 0.272 | 0.445 |   7.227 |    3.680 | 
     | \tx_core/tx_crc/crcpkt2 /U3249              | C ^ -> Y v         | OAI21X1 | 0.264 | 0.065 |   7.293 |    3.745 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[13] | D v                | DFFSR   | 0.264 | 0.000 |   7.293 |    3.746 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.547 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.828 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.149 | 
     | FECTS_clks_clk___L3_I8                      | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.424 | 
     | FECTS_clks_clk___L4_I38                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.251 |   1.128 |    4.675 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[13] | CLK ^        | DFFSR   | 0.154 | 0.008 |   1.136 |    4.683 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[21] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.132
- Setup                         0.141
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.742
- Arrival Time                  7.286
= Slack Time                   -3.544
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -2.944 | 
     | \tx_core/axi_master /U605                   | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.904 | 
     | \tx_core/axi_master /U603                   | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.818 | 
     | \tx_core/axi_master /U548                   | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.686 | 
     | \tx_core/axi_master /U436                   | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.194 |   -2.350 | 
     | \tx_core/axi_master /U740                   | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.863 | 
     | \tx_core/axi_master /U551                   | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.657 | 
     | \tx_core/axi_master /U550                   | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.467 | 
     | \tx_core/tx_crc/crcpkt2 /U231               | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.173 | 
     | \tx_core/tx_crc/crcpkt2 /U1021              | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.682 | 
     | \tx_core/tx_crc/crcpkt2 /U3196              | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.238 | 
     | \tx_core/tx_crc/crcpkt2 /U3244              | B v -> Y ^         | NAND2X1 | 0.271 | 0.439 |   7.220 |    3.676 | 
     | \tx_core/tx_crc/crcpkt2 /U3245              | C ^ -> Y v         | OAI21X1 | 0.264 | 0.065 |   7.286 |    3.741 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[21] | D v                | DFFSR   | 0.264 | 0.000 |   7.286 |    3.742 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.544 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.825 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.146 | 
     | FECTS_clks_clk___L3_I8                      | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.421 | 
     | FECTS_clks_clk___L4_I38                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.251 |   1.128 |    4.672 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[21] | CLK ^        | DFFSR   | 0.154 | 0.004 |   1.132 |    4.676 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[23] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.117
- Setup                         0.138
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.728
- Arrival Time                  7.265
= Slack Time                   -3.536
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -2.936 | 
     | \tx_core/axi_master /U605                   | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.897 | 
     | \tx_core/axi_master /U603                   | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.810 | 
     | \tx_core/axi_master /U548                   | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.678 | 
     | \tx_core/axi_master /U436                   | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.194 |   -2.342 | 
     | \tx_core/axi_master /U740                   | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.855 | 
     | \tx_core/axi_master /U551                   | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.650 | 
     | \tx_core/axi_master /U550                   | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.460 | 
     | \tx_core/tx_crc/crcpkt2 /U231               | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.166 | 
     | \tx_core/tx_crc/crcpkt2 /U1021              | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.690 | 
     | \tx_core/tx_crc/crcpkt2 /U3196              | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.245 | 
     | \tx_core/tx_crc/crcpkt2 /U3515              | B v -> Y ^         | NAND2X1 | 0.258 | 0.424 |   7.206 |    3.669 | 
     | \tx_core/tx_crc/crcpkt2 /U3516              | C ^ -> Y v         | OAI21X1 | 0.252 | 0.059 |   7.265 |    3.728 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[23] | D v                | DFFSR   | 0.252 | 0.000 |   7.265 |    3.728 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.536 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.817 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.138 | 
     | FECTS_clks_clk___L3_I8                      | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.413 | 
     | FECTS_clks_clk___L4_I40                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.235 |   1.111 |    4.648 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[23] | CLK ^        | DFFSR   | 0.156 | 0.005 |   1.117 |    4.653 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.134
- Setup                         0.141
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.743
- Arrival Time                  7.276
= Slack Time                   -3.534
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -2.934 | 
     | \tx_core/axi_master /U605                  | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.894 | 
     | \tx_core/axi_master /U603                  | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.807 | 
     | \tx_core/axi_master /U548                  | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.676 | 
     | \tx_core/axi_master /U436                  | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.195 |   -2.339 | 
     | \tx_core/axi_master /U740                  | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.852 | 
     | \tx_core/axi_master /U551                  | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.647 | 
     | \tx_core/axi_master /U550                  | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.457 | 
     | \tx_core/tx_crc/crcpkt2 /U231              | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.163 | 
     | \tx_core/tx_crc/crcpkt2 /U1021             | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.693 | 
     | \tx_core/tx_crc/crcpkt2 /U3196             | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.248 | 
     | \tx_core/tx_crc/crcpkt2 /U3252             | B v -> Y ^         | NAND2X1 | 0.263 | 0.428 |   7.209 |    3.675 | 
     | \tx_core/tx_crc/crcpkt2 /U3253             | C ^ -> Y v         | OAI21X1 | 0.267 | 0.067 |   7.276 |    3.742 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[3] | D v                | DFFSR   | 0.267 | 0.000 |   7.276 |    3.743 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.534 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.815 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.135 | 
     | FECTS_clks_clk___L3_I8                     | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.411 | 
     | FECTS_clks_clk___L4_I38                    | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.251 |   1.128 |    4.662 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[3] | CLK ^        | DFFSR   | 0.154 | 0.005 |   1.134 |    4.668 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[15] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[15] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.117
- Setup                         0.140
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.727
- Arrival Time                  7.261
= Slack Time                   -3.534
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -2.934 | 
     | \tx_core/axi_master /U605                   | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.894 | 
     | \tx_core/axi_master /U603                   | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.807 | 
     | \tx_core/axi_master /U548                   | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.676 | 
     | \tx_core/axi_master /U436                   | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.194 |   -2.339 | 
     | \tx_core/axi_master /U740                   | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.852 | 
     | \tx_core/axi_master /U551                   | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.647 | 
     | \tx_core/axi_master /U550                   | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.457 | 
     | \tx_core/tx_crc/crcpkt2 /U231               | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.163 | 
     | \tx_core/tx_crc/crcpkt2 /U1021              | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.693 | 
     | \tx_core/tx_crc/crcpkt2 /U3196              | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.248 | 
     | \tx_core/tx_crc/crcpkt2 /U3263              | B v -> Y ^         | NAND2X1 | 0.255 | 0.416 |   7.198 |    3.664 | 
     | \tx_core/tx_crc/crcpkt2 /U3264              | C ^ -> Y v         | OAI21X1 | 0.260 | 0.062 |   7.260 |    3.727 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[15] | D v                | DFFSR   | 0.260 | 0.000 |   7.261 |    3.727 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.534 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.815 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.135 | 
     | FECTS_clks_clk___L3_I8                      | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.411 | 
     | FECTS_clks_clk___L4_I40                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.235 |   1.111 |    4.645 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[15] | CLK ^        | DFFSR   | 0.156 | 0.005 |   1.116 |    4.650 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[5] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.123
- Setup                         0.140
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.733
- Arrival Time                  7.267
= Slack Time                   -3.533
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -2.933 | 
     | \tx_core/axi_master /U605                  | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.894 | 
     | \tx_core/axi_master /U603                  | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.807 | 
     | \tx_core/axi_master /U548                  | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.675 | 
     | \tx_core/axi_master /U436                  | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.194 |   -2.339 | 
     | \tx_core/axi_master /U740                  | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.852 | 
     | \tx_core/axi_master /U551                  | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.647 | 
     | \tx_core/axi_master /U550                  | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.457 | 
     | \tx_core/tx_crc/crcpkt2 /U231              | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.163 | 
     | \tx_core/tx_crc/crcpkt2 /U1021             | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.693 | 
     | \tx_core/tx_crc/crcpkt2 /U3196             | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.248 | 
     | \tx_core/tx_crc/crcpkt2 /U3519             | B v -> Y ^         | NAND2X1 | 0.256 | 0.422 |   7.204 |    3.671 | 
     | \tx_core/tx_crc/crcpkt2 /U3520             | C ^ -> Y v         | OAI21X1 | 0.260 | 0.062 |   7.267 |    3.733 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[5] | D v                | DFFSR   | 0.260 | 0.000 |   7.267 |    3.733 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.533 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.814 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.135 | 
     | FECTS_clks_clk___L3_I8                     | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.410 | 
     | FECTS_clks_clk___L4_I42                    | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.240 |   1.116 |    4.650 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[5] | CLK ^        | DFFSR   | 0.154 | 0.007 |   1.123 |    4.657 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[25] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[25] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.117
- Setup                         0.139
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.728
- Arrival Time                  7.261
= Slack Time                   -3.533
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -2.933 | 
     | \tx_core/axi_master /U605                   | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.893 | 
     | \tx_core/axi_master /U603                   | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.806 | 
     | \tx_core/axi_master /U548                   | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.675 | 
     | \tx_core/axi_master /U436                   | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.195 |   -2.338 | 
     | \tx_core/axi_master /U740                   | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.851 | 
     | \tx_core/axi_master /U551                   | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.646 | 
     | \tx_core/axi_master /U550                   | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.456 | 
     | \tx_core/tx_crc/crcpkt2 /U231               | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.162 | 
     | \tx_core/tx_crc/crcpkt2 /U1021              | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.694 | 
     | \tx_core/tx_crc/crcpkt2 /U3196              | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.249 | 
     | \tx_core/tx_crc/crcpkt2 /U3500              | B v -> Y ^         | NAND2X1 | 0.254 | 0.419 |   7.200 |    3.668 | 
     | \tx_core/tx_crc/crcpkt2 /U3501              | C ^ -> Y v         | OAI21X1 | 0.255 | 0.060 |   7.260 |    3.728 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[25] | D v                | DFFSR   | 0.255 | 0.000 |   7.261 |    3.728 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.533 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.814 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.601 |    4.134 | 
     | FECTS_clks_clk___L3_I8                      | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.410 | 
     | FECTS_clks_clk___L4_I40                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.235 |   1.111 |    4.644 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[25] | CLK ^        | DFFSR   | 0.156 | 0.005 |   1.117 |    4.649 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.134
- Setup                         0.140
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.743
- Arrival Time                  7.251
= Slack Time                   -3.508
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -2.908 | 
     | \tx_core/axi_master /U605                  | A ^ -> Y v         | INVX2   | 0.019 | 0.040 |   0.640 |   -2.868 | 
     | \tx_core/axi_master /U603                  | B v -> Y ^         | NOR3X1  | 0.079 | 0.087 |   0.727 |   -2.781 | 
     | \tx_core/axi_master /U548                  | C ^ -> Y v         | NAND3X1 | 0.151 | 0.132 |   0.858 |   -2.650 | 
     | \tx_core/axi_master /U436                  | B v -> Y v         | OR2X2   | 0.341 | 0.336 |   1.194 |   -2.313 | 
     | \tx_core/axi_master /U740                  | C v -> Y ^         | OAI21X1 | 0.456 | 0.487 |   1.682 |   -1.826 | 
     | \tx_core/axi_master /U551                  | B ^ -> Y v         | OAI21X1 | 0.201 | 0.205 |   1.887 |   -1.621 | 
     | \tx_core/axi_master /U550                  | B v -> Y ^         | NOR2X1  | 0.182 | 0.190 |   2.077 |   -1.431 | 
     | \tx_core/tx_crc/crcpkt2 /U231              | B ^ -> Y v         | NAND2X1 | 0.326 | 0.294 |   2.371 |   -1.137 | 
     | \tx_core/tx_crc/crcpkt2 /U1021             | B v -> Y ^         | NOR2X1  | 2.471 | 1.856 |   4.227 |    0.719 | 
     | \tx_core/tx_crc/crcpkt2 /U3196             | A ^ -> Y v         | INVX2   | 2.113 | 2.555 |   6.782 |    3.274 | 
     | \tx_core/tx_crc/crcpkt2 /U3504             | B v -> Y ^         | NAND2X1 | 0.253 | 0.405 |   7.187 |    3.679 | 
     | \tx_core/tx_crc/crcpkt2 /U3505             | C ^ -> Y v         | OAI21X1 | 0.263 | 0.064 |   7.251 |    3.743 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[0] | D v                | DFFSR   | 0.263 | 0.000 |   7.251 |    3.743 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.508 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |    3.789 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.321 |   0.602 |    4.109 | 
     | FECTS_clks_clk___L3_I8                     | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.275 |   0.877 |    4.385 | 
     | FECTS_clks_clk___L4_I38                    | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.251 |   1.128 |    4.636 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[0] | CLK ^        | DFFSR   | 0.154 | 0.005 |   1.134 |    4.642 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_
reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.111
- Setup                         0.219
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.641
- Arrival Time                  6.940
= Slack Time                   -3.298
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [2] ^ |          | 0.000 |       |   0.600 |   -2.698 | 
     | \tx_core/axi_master /U484                 | A ^ -> Y v         | NOR2X1   | 0.116 | 0.106 |   0.706 |   -2.592 | 
     | \tx_core/axi_master /U25                  | C v -> Y ^         | NAND3X1  | 0.115 | 0.120 |   0.825 |   -2.473 | 
     | \tx_core/axi_master /U38                  | B ^ -> Y ^         | OR2X2    | 1.263 | 0.849 |   1.674 |   -1.624 | 
     | \tx_core/axi_master /U4                   | A ^ -> Y v         | INVX1    | 0.201 | 0.264 |   1.939 |   -1.360 | 
     | \tx_core/axi_master /U37                  | B v -> Y ^         | NAND2X1  | 0.090 | 0.112 |   2.050 |   -1.248 | 
     | \tx_core/axi_master /U32                  | A ^ -> Y v         | OAI21X1  | 0.088 | 0.090 |   2.141 |   -1.158 | 
     | \tx_core/axi_master /U31                  | A v -> Y ^         | INVX2    | 0.144 | 0.129 |   2.270 |   -1.028 | 
     | \tx_core/axi_master /U475                 | B ^ -> Y v         | NAND2X1  | 0.076 | 0.066 |   2.335 |   -0.963 | 
     | \tx_core/axi_master /U848                 | C v -> Y ^         | OAI21X1  | 0.135 | 0.094 |   2.429 |   -0.869 | 
     | \tx_core/axi_master /U849                 | B ^ -> Y v         | NOR2X1   | 0.249 | 0.231 |   2.661 |   -0.638 | 
     | \tx_core/tx_crc/crcpkt1 /U54              | B v -> Y ^         | NAND2X1  | 0.434 | 0.405 |   3.066 |   -0.232 | 
     | \tx_core/tx_crc/crcpkt1 /U2734            | A ^ -> Y v         | NOR2X1   | 1.602 | 1.318 |   4.384 |    1.086 | 
     | \tx_core/tx_crc/crcpkt1 /U2951            | B v -> Y ^         | NAND2X1  | 1.796 | 2.129 |   6.512 |    3.214 | 
     | \tx_core/tx_crc/crcpkt1 /U3285            | S ^ -> Y v         | MUX2X1   | 0.123 | 0.427 |   6.939 |    3.641 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[1] | D v                | DFFPOSX1 | 0.123 | 0.001 |   6.940 |    3.641 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.298 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1  | 0.286 | 0.281 |   0.281 |    3.579 | 
     | FECTS_clks_clk___L2_I4                    | A ^ -> Y ^   | CLKBUF1  | 0.197 | 0.327 |   0.608 |    3.906 | 
     | FECTS_clks_clk___L3_I22                   | A ^ -> Y ^   | CLKBUF1  | 0.191 | 0.266 |   0.874 |    4.172 | 
     | FECTS_clks_clk___L4_I115                  | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.234 |   1.108 |    4.407 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[1] | CLK ^        | DFFPOSX1 | 0.140 | 0.002 |   1.111 |    4.409 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.111
- Setup                         0.221
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.640
- Arrival Time                  6.936
= Slack Time                   -3.296
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [2] ^ |          | 0.000 |       |   0.600 |   -2.696 | 
     | \tx_core/axi_master /U484                 | A ^ -> Y v         | NOR2X1   | 0.116 | 0.106 |   0.706 |   -2.590 | 
     | \tx_core/axi_master /U25                  | C v -> Y ^         | NAND3X1  | 0.115 | 0.120 |   0.825 |   -2.471 | 
     | \tx_core/axi_master /U38                  | B ^ -> Y ^         | OR2X2    | 1.263 | 0.849 |   1.674 |   -1.622 | 
     | \tx_core/axi_master /U4                   | A ^ -> Y v         | INVX1    | 0.201 | 0.264 |   1.939 |   -1.357 | 
     | \tx_core/axi_master /U37                  | B v -> Y ^         | NAND2X1  | 0.090 | 0.112 |   2.050 |   -1.246 | 
     | \tx_core/axi_master /U32                  | A ^ -> Y v         | OAI21X1  | 0.088 | 0.090 |   2.141 |   -1.156 | 
     | \tx_core/axi_master /U31                  | A v -> Y ^         | INVX2    | 0.144 | 0.129 |   2.270 |   -1.026 | 
     | \tx_core/axi_master /U475                 | B ^ -> Y v         | NAND2X1  | 0.076 | 0.066 |   2.335 |   -0.961 | 
     | \tx_core/axi_master /U848                 | C v -> Y ^         | OAI21X1  | 0.135 | 0.094 |   2.429 |   -0.867 | 
     | \tx_core/axi_master /U849                 | B ^ -> Y v         | NOR2X1   | 0.249 | 0.231 |   2.661 |   -0.635 | 
     | \tx_core/tx_crc/crcpkt1 /U54              | B v -> Y ^         | NAND2X1  | 0.434 | 0.405 |   3.066 |   -0.230 | 
     | \tx_core/tx_crc/crcpkt1 /U2734            | A ^ -> Y v         | NOR2X1   | 1.602 | 1.318 |   4.384 |    1.088 | 
     | \tx_core/tx_crc/crcpkt1 /U2951            | B v -> Y ^         | NAND2X1  | 1.796 | 2.129 |   6.512 |    3.216 | 
     | \tx_core/tx_crc/crcpkt1 /U3096            | S ^ -> Y v         | MUX2X1   | 0.137 | 0.424 |   6.936 |    3.640 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[0] | D v                | DFFPOSX1 | 0.137 | 0.000 |   6.936 |    3.640 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.296 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1  | 0.286 | 0.281 |   0.281 |    3.577 | 
     | FECTS_clks_clk___L2_I4                    | A ^ -> Y ^   | CLKBUF1  | 0.197 | 0.327 |   0.608 |    3.904 | 
     | FECTS_clks_clk___L3_I21                   | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.259 |   0.867 |    4.163 | 
     | FECTS_clks_clk___L4_I108                  | A ^ -> Y ^   | CLKBUF1  | 0.146 | 0.240 |   1.108 |    4.404 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[0] | CLK ^        | DFFPOSX1 | 0.146 | 0.004 |   1.111 |    4.407 | 
     +----------------------------------------------------------------------------------------------------------+ 

