Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Jul 15 20:41:34 2025
| Host         : Moss running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AddSub_timing_summary_routed.rpt -pb AddSub_timing_summary_routed.pb -rpx AddSub_timing_summary_routed.rpx -warn_on_violation
| Design       : AddSub
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.738        0.000                      0                   62        0.209        0.000                      0                   62        3.500        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.738        0.000                      0                   62        0.209        0.000                      0                   62        3.500        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.738ns  (required time - arrival time)
  Source:                 sevseg/counter__0/fastCount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sevseg/counter__0/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.828ns (25.256%)  route 2.450ns (74.744%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.740     5.374    sevseg/counter__0/CLK
    SLICE_X41Y56         FDRE                                         r  sevseg/counter__0/fastCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  sevseg/counter__0/fastCount_reg[11]/Q
                         net (fo=2, routed)           0.828     6.658    sevseg/counter__0/fastCount_reg[11]
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.782 r  sevseg/counter__0/counter[1]_i_3/O
                         net (fo=1, routed)           0.828     7.610    sevseg/counter__0/counter[1]_i_3_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  sevseg/counter__0/counter[1]_i_2/O
                         net (fo=2, routed)           0.795     8.529    sevseg/counter__0/counter[1]_i_2_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.653 r  sevseg/counter__0/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.653    sevseg/counter__0/counter[0]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  sevseg/counter__0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.563    14.921    sevseg/counter__0/CLK
    SLICE_X42Y55         FDRE                                         r  sevseg/counter__0/counter_reg[0]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X42Y55         FDRE (Setup_fdre_C_D)        0.077    15.391    sevseg/counter__0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.391    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                  6.738    

Slack (MET) :             6.757ns  (required time - arrival time)
  Source:                 sevseg/counter__0/fastCount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sevseg/counter__0/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.850ns (25.755%)  route 2.450ns (74.245%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.740     5.374    sevseg/counter__0/CLK
    SLICE_X41Y56         FDRE                                         r  sevseg/counter__0/fastCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  sevseg/counter__0/fastCount_reg[11]/Q
                         net (fo=2, routed)           0.828     6.658    sevseg/counter__0/fastCount_reg[11]
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.782 r  sevseg/counter__0/counter[1]_i_3/O
                         net (fo=1, routed)           0.828     7.610    sevseg/counter__0/counter[1]_i_3_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  sevseg/counter__0/counter[1]_i_2/O
                         net (fo=2, routed)           0.795     8.529    sevseg/counter__0/counter[1]_i_2_n_0
    SLICE_X42Y55         LUT3 (Prop_lut3_I1_O)        0.146     8.675 r  sevseg/counter__0/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.675    sevseg/counter__0/counter[1]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  sevseg/counter__0/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.563    14.921    sevseg/counter__0/CLK
    SLICE_X42Y55         FDRE                                         r  sevseg/counter__0/counter_reg[1]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X42Y55         FDRE (Setup_fdre_C_D)        0.118    15.432    sevseg/counter__0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.432    
                         arrival time                          -8.675    
  -------------------------------------------------------------------
                         slack                                  6.757    

Slack (MET) :             6.794ns  (required time - arrival time)
  Source:                 clock_div/cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            btn0/pushReg1/btnOut_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.704ns (23.661%)  route 2.271ns (76.339%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.739     5.373    clock_div/CLK
    SLICE_X39Y52         FDRE                                         r  clock_div/cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     5.829 r  clock_div/cntr_reg[2]/Q
                         net (fo=2, routed)           0.862     6.691    clock_div/cntr_reg[2]
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.124     6.815 r  clock_div/btnOut_i_3/O
                         net (fo=3, routed)           0.814     7.629    clock_div/btnOut_i_3_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I1_O)        0.124     7.753 r  clock_div/btnOut_i_1/O
                         net (fo=2, routed)           0.596     8.349    btn0/pushReg1/clk
    SLICE_X38Y55         FDRE                                         r  btn0/pushReg1/btnOut_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.562    14.920    btn0/pushReg1/CLK
    SLICE_X38Y55         FDRE                                         r  btn0/pushReg1/btnOut_reg/C
                         clock pessimism              0.428    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X38Y55         FDRE (Setup_fdre_C_CE)      -0.169    15.143    btn0/pushReg1/btnOut_reg
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                  6.794    

Slack (MET) :             6.794ns  (required time - arrival time)
  Source:                 clock_div/cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            btn1/pushReg1/btnOut_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.704ns (23.661%)  route 2.271ns (76.339%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.739     5.373    clock_div/CLK
    SLICE_X39Y52         FDRE                                         r  clock_div/cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     5.829 r  clock_div/cntr_reg[2]/Q
                         net (fo=2, routed)           0.862     6.691    clock_div/cntr_reg[2]
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.124     6.815 r  clock_div/btnOut_i_3/O
                         net (fo=3, routed)           0.814     7.629    clock_div/btnOut_i_3_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I1_O)        0.124     7.753 r  clock_div/btnOut_i_1/O
                         net (fo=2, routed)           0.596     8.349    btn1/pushReg1/clk
    SLICE_X38Y55         FDRE                                         r  btn1/pushReg1/btnOut_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.562    14.920    btn1/pushReg1/CLK
    SLICE_X38Y55         FDRE                                         r  btn1/pushReg1/btnOut_reg/C
                         clock pessimism              0.428    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X38Y55         FDRE (Setup_fdre_C_CE)      -0.169    15.143    btn1/pushReg1/btnOut_reg
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                  6.794    

Slack (MET) :             6.976ns  (required time - arrival time)
  Source:                 btn0/pushReg1/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            reg0/Q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.642ns (23.576%)  route 2.081ns (76.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.738     5.372    btn0/pushReg1/CLK
    SLICE_X38Y55         FDRE                                         r  btn0/pushReg1/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  btn0/pushReg1/btnOut_reg/Q
                         net (fo=2, routed)           1.132     7.023    btn0/pushReg1/pushOut1
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.124     7.147 r  btn0/pushReg1/Q[7]_i_1/O
                         net (fo=8, routed)           0.949     8.095    reg0/E[0]
    SLICE_X41Y53         FDRE                                         r  reg0/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.563    14.921    reg0/CLK
    SLICE_X41Y53         FDRE                                         r  reg0/Q_reg[0]/C
                         clock pessimism              0.391    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X41Y53         FDRE (Setup_fdre_C_CE)      -0.205    15.071    reg0/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  6.976    

Slack (MET) :             6.976ns  (required time - arrival time)
  Source:                 btn0/pushReg1/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            reg0/Q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.642ns (23.576%)  route 2.081ns (76.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.738     5.372    btn0/pushReg1/CLK
    SLICE_X38Y55         FDRE                                         r  btn0/pushReg1/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  btn0/pushReg1/btnOut_reg/Q
                         net (fo=2, routed)           1.132     7.023    btn0/pushReg1/pushOut1
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.124     7.147 r  btn0/pushReg1/Q[7]_i_1/O
                         net (fo=8, routed)           0.949     8.095    reg0/E[0]
    SLICE_X41Y53         FDRE                                         r  reg0/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.563    14.921    reg0/CLK
    SLICE_X41Y53         FDRE                                         r  reg0/Q_reg[1]/C
                         clock pessimism              0.391    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X41Y53         FDRE (Setup_fdre_C_CE)      -0.205    15.071    reg0/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  6.976    

Slack (MET) :             6.976ns  (required time - arrival time)
  Source:                 btn0/pushReg1/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            reg0/Q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.642ns (23.576%)  route 2.081ns (76.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.738     5.372    btn0/pushReg1/CLK
    SLICE_X38Y55         FDRE                                         r  btn0/pushReg1/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  btn0/pushReg1/btnOut_reg/Q
                         net (fo=2, routed)           1.132     7.023    btn0/pushReg1/pushOut1
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.124     7.147 r  btn0/pushReg1/Q[7]_i_1/O
                         net (fo=8, routed)           0.949     8.095    reg0/E[0]
    SLICE_X41Y53         FDRE                                         r  reg0/Q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.563    14.921    reg0/CLK
    SLICE_X41Y53         FDRE                                         r  reg0/Q_reg[6]/C
                         clock pessimism              0.391    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X41Y53         FDRE (Setup_fdre_C_CE)      -0.205    15.071    reg0/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  6.976    

Slack (MET) :             7.165ns  (required time - arrival time)
  Source:                 btn0/pushReg1/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            reg0/Q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 0.642ns (25.337%)  route 1.892ns (74.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.738     5.372    btn0/pushReg1/CLK
    SLICE_X38Y55         FDRE                                         r  btn0/pushReg1/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  btn0/pushReg1/btnOut_reg/Q
                         net (fo=2, routed)           1.132     7.023    btn0/pushReg1/pushOut1
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.124     7.147 r  btn0/pushReg1/Q[7]_i_1/O
                         net (fo=8, routed)           0.759     7.906    reg0/E[0]
    SLICE_X40Y53         FDRE                                         r  reg0/Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.563    14.921    reg0/CLK
    SLICE_X40Y53         FDRE                                         r  reg0/Q_reg[3]/C
                         clock pessimism              0.391    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X40Y53         FDRE (Setup_fdre_C_CE)      -0.205    15.071    reg0/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  7.165    

Slack (MET) :             7.165ns  (required time - arrival time)
  Source:                 btn0/pushReg1/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            reg0/Q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 0.642ns (25.337%)  route 1.892ns (74.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.738     5.372    btn0/pushReg1/CLK
    SLICE_X38Y55         FDRE                                         r  btn0/pushReg1/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  btn0/pushReg1/btnOut_reg/Q
                         net (fo=2, routed)           1.132     7.023    btn0/pushReg1/pushOut1
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.124     7.147 r  btn0/pushReg1/Q[7]_i_1/O
                         net (fo=8, routed)           0.759     7.906    reg0/E[0]
    SLICE_X40Y53         FDRE                                         r  reg0/Q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.563    14.921    reg0/CLK
    SLICE_X40Y53         FDRE                                         r  reg0/Q_reg[7]/C
                         clock pessimism              0.391    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X40Y53         FDRE (Setup_fdre_C_CE)      -0.205    15.071    reg0/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  7.165    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 clock_div/cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            btn0/pushReg2/btnOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.704ns (25.433%)  route 2.064ns (74.567%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.739     5.373    clock_div/CLK
    SLICE_X39Y52         FDRE                                         r  clock_div/cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     5.829 r  clock_div/cntr_reg[2]/Q
                         net (fo=2, routed)           0.862     6.691    clock_div/cntr_reg[2]
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.124     6.815 r  clock_div/btnOut_i_3/O
                         net (fo=3, routed)           1.202     8.017    clock_div/btnOut_i_3_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I1_O)        0.124     8.141 r  clock_div/btnOut_i_1__0/O
                         net (fo=1, routed)           0.000     8.141    btn0/pushReg2/btnOut_reg_0
    SLICE_X37Y55         FDRE                                         r  btn0/pushReg2/btnOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.562    14.920    btn0/pushReg2/CLK
    SLICE_X37Y55         FDRE                                         r  btn0/pushReg2/btnOut_reg/C
                         clock pessimism              0.428    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X37Y55         FDRE (Setup_fdre_C_D)        0.029    15.341    btn0/pushReg2/btnOut_reg
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                  7.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 btn0/pushReg2/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            btn0/pushReg2/btnOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.586     1.464    btn0/pushReg2/CLK
    SLICE_X37Y55         FDRE                                         r  btn0/pushReg2/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  btn0/pushReg2/btnOut_reg/Q
                         net (fo=2, routed)           0.114     1.719    clock_div/pushOut2
    SLICE_X37Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.764 r  clock_div/btnOut_i_1__0/O
                         net (fo=1, routed)           0.000     1.764    btn0/pushReg2/btnOut_reg_0
    SLICE_X37Y55         FDRE                                         r  btn0/pushReg2/btnOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.856     1.981    btn0/pushReg2/CLK
    SLICE_X37Y55         FDRE                                         r  btn0/pushReg2/btnOut_reg/C
                         clock pessimism             -0.517     1.464    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.091     1.555    btn0/pushReg2/btnOut_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 btn1/pushReg2/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            btn1/pushReg2/btnOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.586     1.464    btn1/pushReg2/CLK
    SLICE_X37Y55         FDRE                                         r  btn1/pushReg2/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  btn1/pushReg2/btnOut_reg/Q
                         net (fo=2, routed)           0.122     1.727    clock_div/pushOut2_1
    SLICE_X37Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.772 r  clock_div/btnOut_i_1__1/O
                         net (fo=1, routed)           0.000     1.772    btn1/pushReg2/btnOut_reg_0
    SLICE_X37Y55         FDRE                                         r  btn1/pushReg2/btnOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.856     1.981    btn1/pushReg2/CLK
    SLICE_X37Y55         FDRE                                         r  btn1/pushReg2/btnOut_reg/C
                         clock pessimism             -0.517     1.464    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.092     1.556    btn1/pushReg2/btnOut_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_div/cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clock_div/cntr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.586     1.464    clock_div/CLK
    SLICE_X39Y54         FDRE                                         r  clock_div/cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  clock_div/cntr_reg[11]/Q
                         net (fo=2, routed)           0.117     1.722    clock_div/cntr_reg[11]
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  clock_div/cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    clock_div/cntr_reg[8]_i_1_n_4
    SLICE_X39Y54         FDRE                                         r  clock_div/cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.856     1.981    clock_div/CLK
    SLICE_X39Y54         FDRE                                         r  clock_div/cntr_reg[11]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X39Y54         FDRE (Hold_fdre_C_D)         0.105     1.569    clock_div/cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_div/cntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clock_div/cntr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.586     1.464    clock_div/CLK
    SLICE_X39Y55         FDRE                                         r  clock_div/cntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  clock_div/cntr_reg[15]/Q
                         net (fo=2, routed)           0.117     1.722    clock_div/cntr_reg[15]
    SLICE_X39Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  clock_div/cntr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    clock_div/cntr_reg[12]_i_1_n_4
    SLICE_X39Y55         FDRE                                         r  clock_div/cntr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.856     1.981    clock_div/CLK
    SLICE_X39Y55         FDRE                                         r  clock_div/cntr_reg[15]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X39Y55         FDRE (Hold_fdre_C_D)         0.105     1.569    clock_div/cntr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_div/cntr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clock_div/cntr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.585     1.463    clock_div/CLK
    SLICE_X39Y57         FDRE                                         r  clock_div/cntr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  clock_div/cntr_reg[23]/Q
                         net (fo=2, routed)           0.117     1.721    clock_div/cntr_reg[23]
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  clock_div/cntr_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    clock_div/cntr_reg[20]_i_1_n_4
    SLICE_X39Y57         FDRE                                         r  clock_div/cntr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.855     1.980    clock_div/CLK
    SLICE_X39Y57         FDRE                                         r  clock_div/cntr_reg[23]/C
                         clock pessimism             -0.517     1.463    
    SLICE_X39Y57         FDRE (Hold_fdre_C_D)         0.105     1.568    clock_div/cntr_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 sevseg/counter__0/fastCount_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sevseg/counter__0/fastCount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.587     1.465    sevseg/counter__0/CLK
    SLICE_X41Y57         FDRE                                         r  sevseg/counter__0/fastCount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  sevseg/counter__0/fastCount_reg[15]/Q
                         net (fo=2, routed)           0.117     1.723    sevseg/counter__0/fastCount_reg[15]
    SLICE_X41Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  sevseg/counter__0/fastCount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    sevseg/counter__0/fastCount_reg[12]_i_1_n_4
    SLICE_X41Y57         FDRE                                         r  sevseg/counter__0/fastCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.857     1.982    sevseg/counter__0/CLK
    SLICE_X41Y57         FDRE                                         r  sevseg/counter__0/fastCount_reg[15]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.105     1.570    sevseg/counter__0/fastCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock_div/cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clock_div/cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.587     1.465    clock_div/CLK
    SLICE_X39Y52         FDRE                                         r  clock_div/cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  clock_div/cntr_reg[3]/Q
                         net (fo=2, routed)           0.119     1.725    clock_div/cntr_reg[3]
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  clock_div/cntr_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    clock_div/cntr_reg[0]_i_1_n_4
    SLICE_X39Y52         FDRE                                         r  clock_div/cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.857     1.982    clock_div/CLK
    SLICE_X39Y52         FDRE                                         r  clock_div/cntr_reg[3]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X39Y52         FDRE (Hold_fdre_C_D)         0.105     1.570    clock_div/cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sevseg/counter__0/fastCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sevseg/counter__0/fastCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.588     1.466    sevseg/counter__0/CLK
    SLICE_X41Y54         FDRE                                         r  sevseg/counter__0/fastCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  sevseg/counter__0/fastCount_reg[3]/Q
                         net (fo=2, routed)           0.119     1.726    sevseg/counter__0/fastCount_reg[3]
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  sevseg/counter__0/fastCount_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    sevseg/counter__0/fastCount_reg[0]_i_1_n_4
    SLICE_X41Y54         FDRE                                         r  sevseg/counter__0/fastCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.858     1.983    sevseg/counter__0/CLK
    SLICE_X41Y54         FDRE                                         r  sevseg/counter__0/fastCount_reg[3]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X41Y54         FDRE (Hold_fdre_C_D)         0.105     1.571    sevseg/counter__0/fastCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sevseg/counter__0/fastCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sevseg/counter__0/fastCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.588     1.466    sevseg/counter__0/CLK
    SLICE_X41Y55         FDRE                                         r  sevseg/counter__0/fastCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  sevseg/counter__0/fastCount_reg[7]/Q
                         net (fo=2, routed)           0.119     1.726    sevseg/counter__0/fastCount_reg[7]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  sevseg/counter__0/fastCount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    sevseg/counter__0/fastCount_reg[4]_i_1_n_4
    SLICE_X41Y55         FDRE                                         r  sevseg/counter__0/fastCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.858     1.983    sevseg/counter__0/CLK
    SLICE_X41Y55         FDRE                                         r  sevseg/counter__0/fastCount_reg[7]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X41Y55         FDRE (Hold_fdre_C_D)         0.105     1.571    sevseg/counter__0/fastCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock_div/cntr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clock_div/cntr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.586     1.464    clock_div/CLK
    SLICE_X39Y56         FDRE                                         r  clock_div/cntr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  clock_div/cntr_reg[19]/Q
                         net (fo=2, routed)           0.120     1.725    clock_div/cntr_reg[19]
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  clock_div/cntr_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    clock_div/cntr_reg[16]_i_1_n_4
    SLICE_X39Y56         FDRE                                         r  clock_div/cntr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.856     1.981    clock_div/CLK
    SLICE_X39Y56         FDRE                                         r  clock_div/cntr_reg[19]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X39Y56         FDRE (Hold_fdre_C_D)         0.105     1.569    clock_div/cntr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { sysClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  sysClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y55    btn0/pushReg1/btnOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y55    btn0/pushReg2/btnOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y55    btn1/pushReg1/btnOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y55    btn1/pushReg2/btnOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y52    clock_div/cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y54    clock_div/cntr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y54    clock_div/cntr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y55    clock_div/cntr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y55    clock_div/cntr_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y55    btn0/pushReg1/btnOut_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y55    btn0/pushReg1/btnOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X37Y55    btn0/pushReg2/btnOut_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X37Y55    btn0/pushReg2/btnOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y55    btn1/pushReg1/btnOut_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y55    btn1/pushReg1/btnOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X37Y55    btn1/pushReg2/btnOut_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X37Y55    btn1/pushReg2/btnOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X39Y52    clock_div/cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X39Y52    clock_div/cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y55    btn0/pushReg1/btnOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y55    btn0/pushReg1/btnOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y55    btn0/pushReg2/btnOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y55    btn0/pushReg2/btnOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y55    btn1/pushReg1/btnOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y55    btn1/pushReg1/btnOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y55    btn1/pushReg2/btnOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y55    btn1/pushReg2/btnOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y52    clock_div/cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y52    clock_div/cntr_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 subCtrl
                            (input port)
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.024ns  (logic 6.591ns (41.129%)  route 9.433ns (58.871%))
  Logic Levels:           9  (IBUF=1 LUT4=2 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  subCtrl (IN)
                         net (fo=0)                   0.000     0.000    subCtrl
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  subCtrl_IBUF_inst/O
                         net (fo=28, routed)          1.654     3.162    reg0/subCtrl_IBUF
    SLICE_X41Y53         LUT5 (Prop_lut5_I2_O)        0.124     3.286 r  reg0/sseg_OBUF[6]_inst_i_43/O
                         net (fo=5, routed)           0.950     4.237    reg0/Q_reg[4]_1[0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.361 r  reg0/sseg_OBUF[6]_inst_i_42/O
                         net (fo=6, routed)           0.881     5.242    reg0/Q_reg[4]_1[1]
    SLICE_X38Y53         LUT4 (Prop_lut4_I0_O)        0.148     5.390 r  reg0/sseg_OBUF[6]_inst_i_39/O
                         net (fo=4, routed)           1.094     6.484    reg0/Q_reg[4]_0[2]
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.328     6.812 r  reg0/sseg_OBUF[6]_inst_i_26/O
                         net (fo=3, routed)           1.142     7.954    reg0/sseg_OBUF[6]_inst_i_26_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.078 r  reg0/sseg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.611     8.689    sevseg/counter__0/bcd1
    SLICE_X42Y56         LUT5 (Prop_lut5_I2_O)        0.150     8.839 r  sevseg/counter__0/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.025     9.864    reg1/sseg[0][1]
    SLICE_X42Y58         LUT4 (Prop_lut4_I3_O)        0.350    10.214 r  reg1/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.076    12.290    sseg_OBUF[0]
    H18                  OBUF (Prop_obuf_I_O)         3.734    16.024 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.024    sseg[0]
    H18                                                               r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 subCtrl
                            (input port)
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.866ns  (logic 6.430ns (40.527%)  route 9.436ns (59.473%))
  Logic Levels:           9  (IBUF=1 LUT4=2 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  subCtrl (IN)
                         net (fo=0)                   0.000     0.000    subCtrl
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  subCtrl_IBUF_inst/O
                         net (fo=28, routed)          1.654     3.162    reg0/subCtrl_IBUF
    SLICE_X41Y53         LUT5 (Prop_lut5_I2_O)        0.124     3.286 r  reg0/sseg_OBUF[6]_inst_i_43/O
                         net (fo=5, routed)           0.950     4.237    reg0/Q_reg[4]_1[0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.361 r  reg0/sseg_OBUF[6]_inst_i_42/O
                         net (fo=6, routed)           0.881     5.242    reg0/Q_reg[4]_1[1]
    SLICE_X38Y53         LUT4 (Prop_lut4_I0_O)        0.148     5.390 r  reg0/sseg_OBUF[6]_inst_i_39/O
                         net (fo=4, routed)           1.094     6.484    reg0/Q_reg[4]_0[2]
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.328     6.812 r  reg0/sseg_OBUF[6]_inst_i_26/O
                         net (fo=3, routed)           1.142     7.954    reg0/sseg_OBUF[6]_inst_i_26_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.078 r  reg0/sseg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.611     8.689    sevseg/counter__0/bcd1
    SLICE_X42Y56         LUT5 (Prop_lut5_I2_O)        0.150     8.839 r  sevseg/counter__0/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.623     9.462    reg1/sseg[0][1]
    SLICE_X42Y58         LUT4 (Prop_lut4_I1_O)        0.328     9.790 r  reg1/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.480    12.271    sseg_OBUF[2]
    M17                  OBUF (Prop_obuf_I_O)         3.596    15.866 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.866    sseg[2]
    M17                                                               r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 subCtrl
                            (input port)
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.595ns  (logic 6.356ns (40.754%)  route 9.239ns (59.246%))
  Logic Levels:           9  (IBUF=1 LUT4=2 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  subCtrl (IN)
                         net (fo=0)                   0.000     0.000    subCtrl
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  subCtrl_IBUF_inst/O
                         net (fo=28, routed)          1.654     3.162    reg0/subCtrl_IBUF
    SLICE_X41Y53         LUT5 (Prop_lut5_I2_O)        0.124     3.286 r  reg0/sseg_OBUF[6]_inst_i_43/O
                         net (fo=5, routed)           0.950     4.237    reg0/Q_reg[4]_1[0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.361 r  reg0/sseg_OBUF[6]_inst_i_42/O
                         net (fo=6, routed)           0.881     5.242    reg0/Q_reg[4]_1[1]
    SLICE_X38Y53         LUT4 (Prop_lut4_I0_O)        0.148     5.390 r  reg0/sseg_OBUF[6]_inst_i_39/O
                         net (fo=4, routed)           1.094     6.484    reg0/Q_reg[4]_0[2]
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.328     6.812 r  reg0/sseg_OBUF[6]_inst_i_26/O
                         net (fo=3, routed)           1.142     7.954    reg0/sseg_OBUF[6]_inst_i_26_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.078 r  reg0/sseg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.611     8.689    sevseg/counter__0/bcd1
    SLICE_X42Y56         LUT5 (Prop_lut5_I2_O)        0.150     8.839 r  sevseg/counter__0/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.025     9.864    reg1/sseg[0][1]
    SLICE_X42Y58         LUT4 (Prop_lut4_I3_O)        0.328    10.192 r  reg1/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.882    12.074    sseg_OBUF[1]
    J16                  OBUF (Prop_obuf_I_O)         3.521    15.595 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.595    sseg[1]
    J16                                                               r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 subCtrl
                            (input port)
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.566ns  (logic 6.598ns (42.384%)  route 8.969ns (57.616%))
  Logic Levels:           9  (IBUF=1 LUT4=2 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  subCtrl (IN)
                         net (fo=0)                   0.000     0.000    subCtrl
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  subCtrl_IBUF_inst/O
                         net (fo=28, routed)          1.654     3.162    reg0/subCtrl_IBUF
    SLICE_X41Y53         LUT5 (Prop_lut5_I2_O)        0.124     3.286 r  reg0/sseg_OBUF[6]_inst_i_43/O
                         net (fo=5, routed)           0.950     4.237    reg0/Q_reg[4]_1[0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.361 r  reg0/sseg_OBUF[6]_inst_i_42/O
                         net (fo=6, routed)           0.881     5.242    reg0/Q_reg[4]_1[1]
    SLICE_X38Y53         LUT4 (Prop_lut4_I0_O)        0.148     5.390 r  reg0/sseg_OBUF[6]_inst_i_39/O
                         net (fo=4, routed)           1.094     6.484    reg0/Q_reg[4]_0[2]
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.328     6.812 r  reg0/sseg_OBUF[6]_inst_i_26/O
                         net (fo=3, routed)           1.142     7.954    reg0/sseg_OBUF[6]_inst_i_26_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.078 r  reg0/sseg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.611     8.689    sevseg/counter__0/bcd1
    SLICE_X42Y56         LUT5 (Prop_lut5_I2_O)        0.150     8.839 r  sevseg/counter__0/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.623     9.462    reg1/sseg[0][1]
    SLICE_X42Y58         LUT4 (Prop_lut4_I3_O)        0.354     9.816 r  reg1/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.013    11.829    sseg_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.737    15.566 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.566    sseg[3]
    J15                                                               r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 subCtrl
                            (input port)
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.554ns  (logic 6.138ns (39.464%)  route 9.416ns (60.536%))
  Logic Levels:           9  (IBUF=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  subCtrl (IN)
                         net (fo=0)                   0.000     0.000    subCtrl
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  subCtrl_IBUF_inst/O
                         net (fo=28, routed)          1.654     3.162    reg0/subCtrl_IBUF
    SLICE_X41Y53         LUT5 (Prop_lut5_I2_O)        0.124     3.286 r  reg0/sseg_OBUF[6]_inst_i_43/O
                         net (fo=5, routed)           0.950     4.237    reg0/Q_reg[4]_1[0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.361 r  reg0/sseg_OBUF[6]_inst_i_42/O
                         net (fo=6, routed)           0.881     5.242    reg0/Q_reg[4]_1[1]
    SLICE_X38Y53         LUT4 (Prop_lut4_I0_O)        0.148     5.390 r  reg0/sseg_OBUF[6]_inst_i_39/O
                         net (fo=4, routed)           1.094     6.484    reg0/Q_reg[4]_0[2]
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.328     6.812 r  reg0/sseg_OBUF[6]_inst_i_26/O
                         net (fo=3, routed)           1.142     7.954    reg0/sseg_OBUF[6]_inst_i_26_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.078 r  reg0/sseg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.608     8.686    reg1/bcd1
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.810 r  reg1/sseg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.978     9.788    reg1/sel0[2]
    SLICE_X42Y58         LUT4 (Prop_lut4_I3_O)        0.124     9.912 r  reg1/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.108    12.020    sseg_OBUF[4]
    J18                  OBUF (Prop_obuf_I_O)         3.534    15.554 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.554    sseg[4]
    J18                                                               r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 subCtrl
                            (input port)
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.528ns  (logic 6.356ns (40.933%)  route 9.172ns (59.067%))
  Logic Levels:           9  (IBUF=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  subCtrl (IN)
                         net (fo=0)                   0.000     0.000    subCtrl
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  subCtrl_IBUF_inst/O
                         net (fo=28, routed)          1.654     3.162    reg0/subCtrl_IBUF
    SLICE_X41Y53         LUT5 (Prop_lut5_I2_O)        0.124     3.286 r  reg0/sseg_OBUF[6]_inst_i_43/O
                         net (fo=5, routed)           0.950     4.237    reg0/Q_reg[4]_1[0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.361 r  reg0/sseg_OBUF[6]_inst_i_42/O
                         net (fo=6, routed)           0.881     5.242    reg0/Q_reg[4]_1[1]
    SLICE_X38Y53         LUT4 (Prop_lut4_I0_O)        0.148     5.390 r  reg0/sseg_OBUF[6]_inst_i_39/O
                         net (fo=4, routed)           1.094     6.484    reg0/Q_reg[4]_0[2]
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.328     6.812 r  reg0/sseg_OBUF[6]_inst_i_26/O
                         net (fo=3, routed)           1.142     7.954    reg0/sseg_OBUF[6]_inst_i_26_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.078 r  reg0/sseg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.608     8.686    reg1/bcd1
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.810 r  reg1/sseg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.978     9.788    reg1/sel0[2]
    SLICE_X42Y58         LUT4 (Prop_lut4_I1_O)        0.153     9.941 r  reg1/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.865    11.805    sseg_OBUF[5]
    H15                  OBUF (Prop_obuf_I_O)         3.723    15.528 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.528    sseg[5]
    H15                                                               r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 subCtrl
                            (input port)
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.296ns  (logic 6.165ns (40.307%)  route 9.131ns (59.693%))
  Logic Levels:           9  (IBUF=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  subCtrl (IN)
                         net (fo=0)                   0.000     0.000    subCtrl
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  subCtrl_IBUF_inst/O
                         net (fo=28, routed)          1.654     3.162    reg0/subCtrl_IBUF
    SLICE_X41Y53         LUT5 (Prop_lut5_I2_O)        0.124     3.286 r  reg0/sseg_OBUF[6]_inst_i_43/O
                         net (fo=5, routed)           0.950     4.237    reg0/Q_reg[4]_1[0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.361 r  reg0/sseg_OBUF[6]_inst_i_42/O
                         net (fo=6, routed)           0.881     5.242    reg0/Q_reg[4]_1[1]
    SLICE_X38Y53         LUT4 (Prop_lut4_I0_O)        0.148     5.390 r  reg0/sseg_OBUF[6]_inst_i_39/O
                         net (fo=4, routed)           1.094     6.484    reg0/Q_reg[4]_0[2]
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.328     6.812 r  reg0/sseg_OBUF[6]_inst_i_26/O
                         net (fo=3, routed)           1.142     7.954    reg0/sseg_OBUF[6]_inst_i_26_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.078 r  reg0/sseg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.608     8.686    reg1/bcd1
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.810 r  reg1/sseg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.997     9.807    reg1/sel0[2]
    SLICE_X42Y58         LUT4 (Prop_lut4_I1_O)        0.124     9.931 r  reg1/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.805    11.735    sseg_OBUF[6]
    K14                  OBUF (Prop_obuf_I_O)         3.561    15.296 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.296    sseg[6]
    K14                                                               r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 subCtrl
                            (input port)
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.344ns  (logic 1.633ns (48.846%)  route 1.710ns (51.154%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  subCtrl (IN)
                         net (fo=0)                   0.000     0.000    subCtrl
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  subCtrl_IBUF_inst/O
                         net (fo=28, routed)          0.670     0.946    reg0/subCtrl_IBUF
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.991 r  reg0/sseg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.330     1.321    reg0/sum[7]
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.366 r  reg0/sseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.296     1.662    reg1/sseg[0][0]
    SLICE_X42Y58         LUT4 (Prop_lut4_I2_O)        0.045     1.707 r  reg1/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.121    sseg_OBUF[1]
    J16                  OBUF (Prop_obuf_I_O)         1.222     3.344 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.344    sseg[1]
    J16                                                               r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 subCtrl
                            (input port)
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.384ns  (logic 1.673ns (49.420%)  route 1.712ns (50.580%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  subCtrl (IN)
                         net (fo=0)                   0.000     0.000    subCtrl
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  subCtrl_IBUF_inst/O
                         net (fo=28, routed)          0.670     0.946    reg0/subCtrl_IBUF
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.991 r  reg0/sseg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.330     1.321    reg0/sum[7]
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.366 r  reg0/sseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.325     1.691    reg1/sseg[0][0]
    SLICE_X42Y58         LUT4 (Prop_lut4_I2_O)        0.045     1.736 r  reg1/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.387     2.123    sseg_OBUF[6]
    K14                  OBUF (Prop_obuf_I_O)         1.262     3.384 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.384    sseg[6]
    K14                                                               r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 subCtrl
                            (input port)
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.469ns  (logic 1.696ns (48.873%)  route 1.774ns (51.127%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  subCtrl (IN)
                         net (fo=0)                   0.000     0.000    subCtrl
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  subCtrl_IBUF_inst/O
                         net (fo=28, routed)          0.670     0.946    reg0/subCtrl_IBUF
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.991 r  reg0/sseg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.330     1.321    reg0/sum[7]
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.366 r  reg0/sseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.356     1.722    reg1/sseg[0][0]
    SLICE_X42Y58         LUT4 (Prop_lut4_I2_O)        0.045     1.767 r  reg1/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.185    sseg_OBUF[5]
    H15                  OBUF (Prop_obuf_I_O)         1.285     3.469 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.469    sseg[5]
    H15                                                               r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 subCtrl
                            (input port)
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.496ns  (logic 1.706ns (48.792%)  route 1.790ns (51.208%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  subCtrl (IN)
                         net (fo=0)                   0.000     0.000    subCtrl
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  subCtrl_IBUF_inst/O
                         net (fo=28, routed)          0.670     0.946    reg0/subCtrl_IBUF
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.991 r  reg0/sseg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.330     1.321    reg0/sum[7]
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.366 r  reg0/sseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.296     1.662    reg1/sseg[0][0]
    SLICE_X42Y58         LUT4 (Prop_lut4_I1_O)        0.043     1.705 r  reg1/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.494     2.199    sseg_OBUF[0]
    H18                  OBUF (Prop_obuf_I_O)         1.297     3.496 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.496    sseg[0]
    H18                                                               r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 subCtrl
                            (input port)
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.517ns  (logic 1.746ns (49.644%)  route 1.771ns (50.356%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  subCtrl (IN)
                         net (fo=0)                   0.000     0.000    subCtrl
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  subCtrl_IBUF_inst/O
                         net (fo=28, routed)          0.575     0.851    reg0/subCtrl_IBUF
    SLICE_X38Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.896 r  reg0/sseg_OBUF[6]_inst_i_28/O
                         net (fo=8, routed)           0.142     1.039    reg0/Q_reg[4]_1[2]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.084 r  reg0/sseg_OBUF[6]_inst_i_12/O
                         net (fo=5, routed)           0.340     1.424    reg1/sseg_OBUF[0]_inst_i_1_1
    SLICE_X42Y56         LUT6 (Prop_lut6_I4_O)        0.045     1.469 r  reg1/sseg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.227     1.695    reg1/sel0[2]
    SLICE_X42Y58         LUT4 (Prop_lut4_I1_O)        0.048     1.743 r  reg1/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.487     2.230    sseg_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         1.287     3.517 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.517    sseg[3]
    J15                                                               r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 subCtrl
                            (input port)
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.523ns  (logic 1.645ns (46.705%)  route 1.878ns (53.295%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  subCtrl (IN)
                         net (fo=0)                   0.000     0.000    subCtrl
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  subCtrl_IBUF_inst/O
                         net (fo=28, routed)          0.670     0.946    reg0/subCtrl_IBUF
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.991 f  reg0/sseg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.330     1.321    reg0/sum[7]
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.366 f  reg0/sseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.356     1.722    reg1/sseg[0][0]
    SLICE_X42Y58         LUT4 (Prop_lut4_I1_O)        0.045     1.767 r  reg1/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.521     2.289    sseg_OBUF[4]
    J18                  OBUF (Prop_obuf_I_O)         1.234     3.523 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.523    sseg[4]
    J18                                                               r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 subCtrl
                            (input port)
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.738ns  (logic 1.752ns (46.873%)  route 1.986ns (53.127%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  subCtrl (IN)
                         net (fo=0)                   0.000     0.000    subCtrl
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  subCtrl_IBUF_inst/O
                         net (fo=28, routed)          0.575     0.851    reg0/subCtrl_IBUF
    SLICE_X38Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.896 r  reg0/sseg_OBUF[6]_inst_i_28/O
                         net (fo=8, routed)           0.142     1.039    reg0/Q_reg[4]_1[2]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.084 r  reg0/sseg_OBUF[6]_inst_i_12/O
                         net (fo=5, routed)           0.340     1.424    reg1/sseg_OBUF[0]_inst_i_1_1
    SLICE_X42Y56         LUT6 (Prop_lut6_I4_O)        0.045     1.469 r  reg1/sseg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.227     1.695    reg1/sel0[2]
    SLICE_X42Y58         LUT4 (Prop_lut4_I2_O)        0.045     1.740 r  reg1/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.701     2.442    sseg_OBUF[2]
    M17                  OBUF (Prop_obuf_I_O)         1.296     3.738 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.738    sseg[2]
    M17                                                               r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.142ns  (logic 5.538ns (39.161%)  route 8.604ns (60.839%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.740     5.374    reg0/CLK
    SLICE_X41Y53         FDRE                                         r  reg0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  reg0/Q_reg[0]/Q
                         net (fo=5, routed)           0.824     6.654    reg0/Q[0]
    SLICE_X41Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.778 r  reg0/sseg_OBUF[6]_inst_i_43/O
                         net (fo=5, routed)           0.950     7.729    reg0/Q_reg[4]_1[0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.853 r  reg0/sseg_OBUF[6]_inst_i_42/O
                         net (fo=6, routed)           0.881     8.734    reg0/Q_reg[4]_1[1]
    SLICE_X38Y53         LUT4 (Prop_lut4_I0_O)        0.148     8.882 r  reg0/sseg_OBUF[6]_inst_i_39/O
                         net (fo=4, routed)           1.094     9.976    reg0/Q_reg[4]_0[2]
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.328    10.304 r  reg0/sseg_OBUF[6]_inst_i_26/O
                         net (fo=3, routed)           1.142    11.446    reg0/sseg_OBUF[6]_inst_i_26_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.570 r  reg0/sseg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.611    12.181    sevseg/counter__0/bcd1
    SLICE_X42Y56         LUT5 (Prop_lut5_I2_O)        0.150    12.331 r  sevseg/counter__0/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.025    13.356    reg1/sseg[0][1]
    SLICE_X42Y58         LUT4 (Prop_lut4_I3_O)        0.350    13.706 r  reg1/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.076    15.782    sseg_OBUF[0]
    H18                  OBUF (Prop_obuf_I_O)         3.734    19.516 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.516    sseg[0]
    H18                                                               r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.984ns  (logic 5.378ns (38.456%)  route 8.606ns (61.544%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.740     5.374    reg0/CLK
    SLICE_X41Y53         FDRE                                         r  reg0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  reg0/Q_reg[0]/Q
                         net (fo=5, routed)           0.824     6.654    reg0/Q[0]
    SLICE_X41Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.778 r  reg0/sseg_OBUF[6]_inst_i_43/O
                         net (fo=5, routed)           0.950     7.729    reg0/Q_reg[4]_1[0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.853 r  reg0/sseg_OBUF[6]_inst_i_42/O
                         net (fo=6, routed)           0.881     8.734    reg0/Q_reg[4]_1[1]
    SLICE_X38Y53         LUT4 (Prop_lut4_I0_O)        0.148     8.882 r  reg0/sseg_OBUF[6]_inst_i_39/O
                         net (fo=4, routed)           1.094     9.976    reg0/Q_reg[4]_0[2]
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.328    10.304 r  reg0/sseg_OBUF[6]_inst_i_26/O
                         net (fo=3, routed)           1.142    11.446    reg0/sseg_OBUF[6]_inst_i_26_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.570 r  reg0/sseg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.611    12.181    sevseg/counter__0/bcd1
    SLICE_X42Y56         LUT5 (Prop_lut5_I2_O)        0.150    12.331 r  sevseg/counter__0/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.623    12.954    reg1/sseg[0][1]
    SLICE_X42Y58         LUT4 (Prop_lut4_I1_O)        0.328    13.282 r  reg1/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.480    15.763    sseg_OBUF[2]
    M17                  OBUF (Prop_obuf_I_O)         3.596    19.358 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.358    sseg[2]
    M17                                                               r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.713ns  (logic 5.303ns (38.673%)  route 8.410ns (61.327%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.740     5.374    reg0/CLK
    SLICE_X41Y53         FDRE                                         r  reg0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  reg0/Q_reg[0]/Q
                         net (fo=5, routed)           0.824     6.654    reg0/Q[0]
    SLICE_X41Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.778 r  reg0/sseg_OBUF[6]_inst_i_43/O
                         net (fo=5, routed)           0.950     7.729    reg0/Q_reg[4]_1[0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.853 r  reg0/sseg_OBUF[6]_inst_i_42/O
                         net (fo=6, routed)           0.881     8.734    reg0/Q_reg[4]_1[1]
    SLICE_X38Y53         LUT4 (Prop_lut4_I0_O)        0.148     8.882 r  reg0/sseg_OBUF[6]_inst_i_39/O
                         net (fo=4, routed)           1.094     9.976    reg0/Q_reg[4]_0[2]
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.328    10.304 r  reg0/sseg_OBUF[6]_inst_i_26/O
                         net (fo=3, routed)           1.142    11.446    reg0/sseg_OBUF[6]_inst_i_26_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.570 r  reg0/sseg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.611    12.181    sevseg/counter__0/bcd1
    SLICE_X42Y56         LUT5 (Prop_lut5_I2_O)        0.150    12.331 r  sevseg/counter__0/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.025    13.356    reg1/sseg[0][1]
    SLICE_X42Y58         LUT4 (Prop_lut4_I3_O)        0.328    13.684 r  reg1/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.882    15.566    sseg_OBUF[1]
    J16                  OBUF (Prop_obuf_I_O)         3.521    19.087 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.087    sseg[1]
    J16                                                               r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.684ns  (logic 5.545ns (40.522%)  route 8.139ns (59.478%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.740     5.374    reg0/CLK
    SLICE_X41Y53         FDRE                                         r  reg0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  reg0/Q_reg[0]/Q
                         net (fo=5, routed)           0.824     6.654    reg0/Q[0]
    SLICE_X41Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.778 r  reg0/sseg_OBUF[6]_inst_i_43/O
                         net (fo=5, routed)           0.950     7.729    reg0/Q_reg[4]_1[0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.853 r  reg0/sseg_OBUF[6]_inst_i_42/O
                         net (fo=6, routed)           0.881     8.734    reg0/Q_reg[4]_1[1]
    SLICE_X38Y53         LUT4 (Prop_lut4_I0_O)        0.148     8.882 r  reg0/sseg_OBUF[6]_inst_i_39/O
                         net (fo=4, routed)           1.094     9.976    reg0/Q_reg[4]_0[2]
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.328    10.304 r  reg0/sseg_OBUF[6]_inst_i_26/O
                         net (fo=3, routed)           1.142    11.446    reg0/sseg_OBUF[6]_inst_i_26_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.570 r  reg0/sseg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.611    12.181    sevseg/counter__0/bcd1
    SLICE_X42Y56         LUT5 (Prop_lut5_I2_O)        0.150    12.331 r  sevseg/counter__0/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.623    12.954    reg1/sseg[0][1]
    SLICE_X42Y58         LUT4 (Prop_lut4_I3_O)        0.354    13.308 r  reg1/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.013    15.321    sseg_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.737    19.058 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.058    sseg[3]
    J15                                                               r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.671ns  (logic 5.086ns (37.199%)  route 8.586ns (62.801%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.740     5.374    reg0/CLK
    SLICE_X41Y53         FDRE                                         r  reg0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  reg0/Q_reg[0]/Q
                         net (fo=5, routed)           0.824     6.654    reg0/Q[0]
    SLICE_X41Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.778 r  reg0/sseg_OBUF[6]_inst_i_43/O
                         net (fo=5, routed)           0.950     7.729    reg0/Q_reg[4]_1[0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.853 r  reg0/sseg_OBUF[6]_inst_i_42/O
                         net (fo=6, routed)           0.881     8.734    reg0/Q_reg[4]_1[1]
    SLICE_X38Y53         LUT4 (Prop_lut4_I0_O)        0.148     8.882 r  reg0/sseg_OBUF[6]_inst_i_39/O
                         net (fo=4, routed)           1.094     9.976    reg0/Q_reg[4]_0[2]
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.328    10.304 r  reg0/sseg_OBUF[6]_inst_i_26/O
                         net (fo=3, routed)           1.142    11.446    reg0/sseg_OBUF[6]_inst_i_26_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.570 r  reg0/sseg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.608    12.178    reg1/bcd1
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.302 r  reg1/sseg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.978    13.280    reg1/sel0[2]
    SLICE_X42Y58         LUT4 (Prop_lut4_I3_O)        0.124    13.404 r  reg1/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.108    15.512    sseg_OBUF[4]
    J18                  OBUF (Prop_obuf_I_O)         3.534    19.046 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.046    sseg[4]
    J18                                                               r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.646ns  (logic 5.304ns (38.866%)  route 8.342ns (61.134%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.740     5.374    reg0/CLK
    SLICE_X41Y53         FDRE                                         r  reg0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  reg0/Q_reg[0]/Q
                         net (fo=5, routed)           0.824     6.654    reg0/Q[0]
    SLICE_X41Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.778 r  reg0/sseg_OBUF[6]_inst_i_43/O
                         net (fo=5, routed)           0.950     7.729    reg0/Q_reg[4]_1[0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.853 r  reg0/sseg_OBUF[6]_inst_i_42/O
                         net (fo=6, routed)           0.881     8.734    reg0/Q_reg[4]_1[1]
    SLICE_X38Y53         LUT4 (Prop_lut4_I0_O)        0.148     8.882 r  reg0/sseg_OBUF[6]_inst_i_39/O
                         net (fo=4, routed)           1.094     9.976    reg0/Q_reg[4]_0[2]
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.328    10.304 r  reg0/sseg_OBUF[6]_inst_i_26/O
                         net (fo=3, routed)           1.142    11.446    reg0/sseg_OBUF[6]_inst_i_26_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.570 r  reg0/sseg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.608    12.178    reg1/bcd1
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.302 r  reg1/sseg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.978    13.280    reg1/sel0[2]
    SLICE_X42Y58         LUT4 (Prop_lut4_I1_O)        0.153    13.433 r  reg1/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.865    15.297    sseg_OBUF[5]
    H15                  OBUF (Prop_obuf_I_O)         3.723    19.020 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.020    sseg[5]
    H15                                                               r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.414ns  (logic 5.113ns (38.117%)  route 8.301ns (61.883%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.740     5.374    reg0/CLK
    SLICE_X41Y53         FDRE                                         r  reg0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  reg0/Q_reg[0]/Q
                         net (fo=5, routed)           0.824     6.654    reg0/Q[0]
    SLICE_X41Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.778 r  reg0/sseg_OBUF[6]_inst_i_43/O
                         net (fo=5, routed)           0.950     7.729    reg0/Q_reg[4]_1[0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.853 r  reg0/sseg_OBUF[6]_inst_i_42/O
                         net (fo=6, routed)           0.881     8.734    reg0/Q_reg[4]_1[1]
    SLICE_X38Y53         LUT4 (Prop_lut4_I0_O)        0.148     8.882 r  reg0/sseg_OBUF[6]_inst_i_39/O
                         net (fo=4, routed)           1.094     9.976    reg0/Q_reg[4]_0[2]
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.328    10.304 r  reg0/sseg_OBUF[6]_inst_i_26/O
                         net (fo=3, routed)           1.142    11.446    reg0/sseg_OBUF[6]_inst_i_26_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.570 r  reg0/sseg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.608    12.178    reg1/bcd1
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.302 r  reg1/sseg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.997    13.299    reg1/sel0[2]
    SLICE_X42Y58         LUT4 (Prop_lut4_I1_O)        0.124    13.423 r  reg1/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.805    15.227    sseg_OBUF[6]
    K14                  OBUF (Prop_obuf_I_O)         3.561    18.788 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.788    sseg[6]
    K14                                                               r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ssegctrl[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.886ns  (logic 4.592ns (58.237%)  route 3.293ns (41.763%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.740     5.374    sevseg/counter__0/CLK
    SLICE_X42Y55         FDRE                                         r  sevseg/counter__0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.478     5.852 f  sevseg/counter__0/counter_reg[1]/Q
                         net (fo=9, routed)           0.944     6.796    sevseg/counter__0/counter_reg[1]_0
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.321     7.117 r  sevseg/counter__0/ssegctrl_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.349     9.466    ssegctrl_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         3.793    13.260 r  ssegctrl_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.260    ssegctrl[2]
    M18                                                               r  ssegctrl[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ssegctrl[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.654ns  (logic 4.316ns (56.385%)  route 3.338ns (43.615%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.740     5.374    sevseg/counter__0/CLK
    SLICE_X42Y55         FDRE                                         r  sevseg/counter__0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.478     5.852 r  sevseg/counter__0/counter_reg[1]/Q
                         net (fo=9, routed)           0.861     6.713    sevseg/counter__0/counter_reg[1]_0
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.295     7.008 r  sevseg/counter__0/ssegctrl_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.478     9.486    ssegctrl_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.543    13.029 r  ssegctrl_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.029    ssegctrl[0]
    K19                                                               r  ssegctrl[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ssegctrl[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.606ns  (logic 4.319ns (56.786%)  route 3.287ns (43.214%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.740     5.374    sevseg/counter__0/CLK
    SLICE_X42Y55         FDRE                                         r  sevseg/counter__0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.478     5.852 f  sevseg/counter__0/counter_reg[1]/Q
                         net (fo=9, routed)           1.145     6.997    sevseg/counter__0/counter_reg[1]_0
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.295     7.292 r  sevseg/counter__0/ssegctrl_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.142     9.434    ssegctrl_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.546    12.980 r  ssegctrl_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.980    ssegctrl[3]
    L16                                                               r  ssegctrl[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.294ns  (logic 1.476ns (64.343%)  route 0.818ns (35.657%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.588     1.466    sevseg/counter__0/CLK
    SLICE_X42Y55         FDRE                                         r  sevseg/counter__0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  sevseg/counter__0/counter_reg[0]/Q
                         net (fo=10, routed)          0.188     1.818    reg1/counter[0]
    SLICE_X42Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.863 r  reg1/sseg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.216     2.079    reg1/sel0[3]
    SLICE_X42Y58         LUT4 (Prop_lut4_I0_O)        0.045     2.124 r  reg1/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.538    sseg_OBUF[1]
    J16                  OBUF (Prop_obuf_I_O)         1.222     3.760 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.760    sseg[1]
    J16                                                               r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.585ns (68.935%)  route 0.714ns (31.065%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.588     1.466    sevseg/counter__0/CLK
    SLICE_X42Y55         FDRE                                         r  sevseg/counter__0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  sevseg/counter__0/counter_reg[0]/Q
                         net (fo=10, routed)          0.184     1.814    sevseg/counter__0/counter_reg[0]_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I3_O)        0.048     1.862 r  sevseg/counter__0/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.143     2.006    reg1/sseg[0][1]
    SLICE_X42Y58         LUT4 (Prop_lut4_I3_O)        0.111     2.117 r  reg1/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.387     2.503    sseg_OBUF[6]
    K14                  OBUF (Prop_obuf_I_O)         1.262     3.765 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.765    sseg[6]
    K14                                                               r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ssegctrl[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.329ns  (logic 1.423ns (61.115%)  route 0.906ns (38.885%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.588     1.466    sevseg/counter__0/CLK
    SLICE_X42Y55         FDRE                                         r  sevseg/counter__0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  sevseg/counter__0/counter_reg[0]/Q
                         net (fo=10, routed)          0.399     2.029    sevseg/counter__0/counter_reg[0]_0
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.045     2.074 r  sevseg/counter__0/ssegctrl_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.507     2.581    ssegctrl_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.214     3.795 r  ssegctrl_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.795    ssegctrl[1]
    H17                                                               r  ssegctrl[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ssegctrl[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.453ns (62.356%)  route 0.877ns (37.644%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.588     1.466    sevseg/counter__0/CLK
    SLICE_X42Y55         FDRE                                         r  sevseg/counter__0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  sevseg/counter__0/counter_reg[0]/Q
                         net (fo=10, routed)          0.184     1.814    sevseg/counter__0/counter_reg[0]_0
    SLICE_X42Y56         LUT2 (Prop_lut2_I1_O)        0.045     1.859 r  sevseg/counter__0/ssegctrl_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.693     2.552    ssegctrl_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         1.244     3.796 r  ssegctrl_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.796    ssegctrl[0]
    K19                                                               r  ssegctrl[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ssegctrl[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.456ns (60.354%)  route 0.956ns (39.646%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.588     1.466    sevseg/counter__0/CLK
    SLICE_X42Y55         FDRE                                         r  sevseg/counter__0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  sevseg/counter__0/counter_reg[0]/Q
                         net (fo=10, routed)          0.399     2.029    sevseg/counter__0/counter_reg[0]_0
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.045     2.074 r  sevseg/counter__0/ssegctrl_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.558     2.631    ssegctrl_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         1.247     3.878 r  ssegctrl_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.878    ssegctrl[3]
    L16                                                               r  ssegctrl[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.612ns (65.977%)  route 0.831ns (34.023%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.588     1.466    sevseg/counter__0/CLK
    SLICE_X42Y55         FDRE                                         r  sevseg/counter__0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  sevseg/counter__0/counter_reg[0]/Q
                         net (fo=10, routed)          0.184     1.814    sevseg/counter__0/counter_reg[0]_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I3_O)        0.048     1.862 r  sevseg/counter__0/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.229     2.092    reg1/sseg[0][1]
    SLICE_X42Y58         LUT4 (Prop_lut4_I3_O)        0.115     2.207 r  reg1/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.624    sseg_OBUF[5]
    H15                  OBUF (Prop_obuf_I_O)         1.285     3.909 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.909    sseg[5]
    H15                                                               r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.452ns  (logic 1.554ns (63.373%)  route 0.898ns (36.627%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.588     1.466    sevseg/counter__0/CLK
    SLICE_X42Y55         FDRE                                         r  sevseg/counter__0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  sevseg/counter__0/counter_reg[0]/Q
                         net (fo=10, routed)          0.188     1.818    reg1/counter[0]
    SLICE_X42Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.863 r  reg1/sseg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.216     2.079    reg1/sel0[3]
    SLICE_X42Y58         LUT4 (Prop_lut4_I0_O)        0.048     2.127 r  reg1/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.494     2.621    sseg_OBUF[0]
    H18                  OBUF (Prop_obuf_I_O)         1.297     3.918 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.918    sseg[0]
    H18                                                               r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.557ns (62.491%)  route 0.935ns (37.509%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.588     1.466    sevseg/counter__0/CLK
    SLICE_X42Y55         FDRE                                         r  sevseg/counter__0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  sevseg/counter__0/counter_reg[0]/Q
                         net (fo=10, routed)          0.184     1.814    sevseg/counter__0/counter_reg[0]_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I3_O)        0.048     1.862 r  sevseg/counter__0/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.229     2.092    reg1/sseg[0][1]
    SLICE_X42Y58         LUT4 (Prop_lut4_I2_O)        0.111     2.203 r  reg1/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.521     2.724    sseg_OBUF[4]
    J18                  OBUF (Prop_obuf_I_O)         1.234     3.958 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.958    sseg[4]
    J18                                                               r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.506ns  (logic 1.539ns (61.418%)  route 0.967ns (38.582%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.588     1.466    sevseg/counter__0/CLK
    SLICE_X42Y55         FDRE                                         r  sevseg/counter__0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  sevseg/counter__0/counter_reg[0]/Q
                         net (fo=10, routed)          0.188     1.818    reg1/counter[0]
    SLICE_X42Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.863 r  reg1/sseg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.292     2.155    reg1/sel0[3]
    SLICE_X42Y58         LUT4 (Prop_lut4_I0_O)        0.043     2.198 r  reg1/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.487     2.685    sseg_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         1.287     3.972 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.972    sseg[3]
    J15                                                               r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ssegctrl[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.563ns (59.932%)  route 1.045ns (40.068%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.588     1.466    sevseg/counter__0/CLK
    SLICE_X42Y55         FDRE                                         r  sevseg/counter__0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  sevseg/counter__0/counter_reg[0]/Q
                         net (fo=10, routed)          0.399     2.029    sevseg/counter__0/counter_reg[0]_0
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.043     2.072 r  sevseg/counter__0/ssegctrl_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.646     2.718    ssegctrl_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         1.356     4.074 r  ssegctrl_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.074    ssegctrl[2]
    M18                                                               r  ssegctrl[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            reg1/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.797ns  (logic 1.451ns (38.214%)  route 2.346ns (61.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           2.346     3.797    reg1/D[2]
    SLICE_X36Y53         FDRE                                         r  reg1/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.562     4.920    reg1/CLK
    SLICE_X36Y53         FDRE                                         r  reg1/Q_reg[2]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            reg0/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.655ns  (logic 1.451ns (39.699%)  route 2.204ns (60.301%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           2.204     3.655    reg0/D[2]
    SLICE_X38Y53         FDRE                                         r  reg0/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.562     4.920    reg0/CLK
    SLICE_X38Y53         FDRE                                         r  reg0/Q_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            reg0/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.651ns  (logic 1.447ns (39.630%)  route 2.204ns (60.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           2.204     3.651    reg0/D[0]
    SLICE_X41Y53         FDRE                                         r  reg0/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.563     4.921    reg0/CLK
    SLICE_X41Y53         FDRE                                         r  reg0/Q_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            btn1/pushReg1/btnOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.651ns  (logic 1.451ns (39.737%)  route 2.200ns (60.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.200     3.651    btn1/pushReg1/btn_IBUF[0]
    SLICE_X38Y55         FDRE                                         r  btn1/pushReg1/btnOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.562     4.920    btn1/pushReg1/CLK
    SLICE_X38Y55         FDRE                                         r  btn1/pushReg1/btnOut_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            reg1/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.519ns  (logic 1.447ns (41.115%)  route 2.072ns (58.885%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           2.072     3.519    reg1/D[0]
    SLICE_X42Y53         FDRE                                         r  reg1/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.563     4.921    reg1/CLK
    SLICE_X42Y53         FDRE                                         r  reg1/Q_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            reg0/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.444ns  (logic 1.479ns (42.933%)  route 1.965ns (57.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.965     3.444    reg0/D[1]
    SLICE_X41Y53         FDRE                                         r  reg0/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.563     4.921    reg0/CLK
    SLICE_X41Y53         FDRE                                         r  reg0/Q_reg[1]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            reg1/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.311ns  (logic 1.512ns (45.678%)  route 1.799ns (54.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    R14                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           1.799     3.311    reg1/D[4]
    SLICE_X37Y53         FDRE                                         r  reg1/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.562     4.920    reg1/CLK
    SLICE_X37Y53         FDRE                                         r  reg1/Q_reg[4]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            reg1/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.254ns  (logic 1.479ns (45.446%)  route 1.775ns (54.554%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.775     3.254    reg1/D[1]
    SLICE_X42Y53         FDRE                                         r  reg1/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.563     4.921    reg1/CLK
    SLICE_X42Y53         FDRE                                         r  reg1/Q_reg[1]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            reg1/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.150ns  (logic 1.517ns (48.176%)  route 1.632ns (51.824%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    P14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  sw_IBUF[5]_inst/O
                         net (fo=2, routed)           1.632     3.150    reg1/D[5]
    SLICE_X37Y53         FDRE                                         r  reg1/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.562     4.920    reg1/CLK
    SLICE_X37Y53         FDRE                                         r  reg1/Q_reg[5]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            reg0/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.025ns  (logic 1.512ns (49.996%)  route 1.513ns (50.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    R14                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           1.513     3.025    reg0/D[4]
    SLICE_X38Y53         FDRE                                         r  reg0/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.562     4.920    reg0/CLK
    SLICE_X38Y53         FDRE                                         r  reg0/Q_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            reg1/Q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.252ns (41.687%)  route 0.353ns (58.313%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    M15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           0.353     0.605    reg1/D[7]
    SLICE_X42Y53         FDRE                                         r  reg1/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.858     1.983    reg1/CLK
    SLICE_X42Y53         FDRE                                         r  reg1/Q_reg[7]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            reg1/Q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.259ns (42.319%)  route 0.353ns (57.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    L15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           0.353     0.611    reg1/D[6]
    SLICE_X40Y54         FDRE                                         r  reg1/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.858     1.983    reg1/CLK
    SLICE_X40Y54         FDRE                                         r  reg1/Q_reg[6]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            reg1/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.242ns (38.965%)  route 0.379ns (61.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.379     0.621    reg1/D[3]
    SLICE_X40Y54         FDRE                                         r  reg1/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.858     1.983    reg1/CLK
    SLICE_X40Y54         FDRE                                         r  reg1/Q_reg[3]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            reg0/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.242ns (37.656%)  route 0.401ns (62.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.401     0.643    reg0/D[3]
    SLICE_X40Y53         FDRE                                         r  reg0/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.858     1.983    reg0/CLK
    SLICE_X40Y53         FDRE                                         r  reg0/Q_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            btn0/pushReg1/btnOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.244ns (37.781%)  route 0.402ns (62.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    M14                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.402     0.646    btn0/pushReg1/btn_IBUF[0]
    SLICE_X38Y55         FDRE                                         r  btn0/pushReg1/btnOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.856     1.981    btn0/pushReg1/CLK
    SLICE_X38Y55         FDRE                                         r  btn0/pushReg1/btnOut_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            reg0/Q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.252ns (38.927%)  route 0.396ns (61.073%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    M15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           0.396     0.648    reg0/D[7]
    SLICE_X40Y53         FDRE                                         r  reg0/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.858     1.983    reg0/CLK
    SLICE_X40Y53         FDRE                                         r  reg0/Q_reg[7]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            reg0/Q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.259ns (38.835%)  route 0.408ns (61.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    L15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           0.408     0.666    reg0/D[6]
    SLICE_X41Y53         FDRE                                         r  reg0/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.858     1.983    reg0/CLK
    SLICE_X41Y53         FDRE                                         r  reg0/Q_reg[6]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            reg0/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.285ns (31.643%)  route 0.615ns (68.357%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    P14                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sw_IBUF[5]_inst/O
                         net (fo=2, routed)           0.615     0.900    reg0/D[5]
    SLICE_X38Y53         FDRE                                         r  reg0/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.856     1.981    reg0/CLK
    SLICE_X38Y53         FDRE                                         r  reg0/Q_reg[5]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            reg0/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.280ns (31.050%)  route 0.622ns (68.950%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    R14                  IBUF (Prop_ibuf_I_O)         0.280     0.280 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           0.622     0.902    reg0/D[4]
    SLICE_X38Y53         FDRE                                         r  reg0/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.856     1.981    reg0/CLK
    SLICE_X38Y53         FDRE                                         r  reg0/Q_reg[4]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            reg1/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.285ns (30.171%)  route 0.659ns (69.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    P14                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sw_IBUF[5]_inst/O
                         net (fo=2, routed)           0.659     0.944    reg1/D[5]
    SLICE_X37Y53         FDRE                                         r  reg1/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.856     1.981    reg1/CLK
    SLICE_X37Y53         FDRE                                         r  reg1/Q_reg[5]/C





