{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1690271521084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1690271521087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 25 15:51:53 2023 " "Processing started: Tue Jul 25 15:51:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1690271521087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1690271521087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB6 -c LAB6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB6 -c LAB6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1690271521088 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1690271521654 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "LAB6.v(13) " "Verilog HDL Event Control warning at LAB6.v(13): Event Control contains a complex event expression" {  } { { "LAB6.v" "" { Text "D:/FPGA/LAB6/LAB6.v" 13 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1690271521711 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LAB6.v(57) " "Verilog HDL information at LAB6.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "LAB6.v" "" { Text "D:/FPGA/LAB6/LAB6.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1690271521711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.v 5 5 " "Found 5 design units, including 5 entities, in source file lab6.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB6 " "Found entity 1: LAB6" {  } { { "LAB6.v" "" { Text "D:/FPGA/LAB6/LAB6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690271521715 ""} { "Info" "ISGN_ENTITY_NAME" "2 Program_Counter " "Found entity 2: Program_Counter" {  } { { "LAB6.v" "" { Text "D:/FPGA/LAB6/LAB6.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690271521715 ""} { "Info" "ISGN_ENTITY_NAME" "3 Processor " "Found entity 3: Processor" {  } { { "LAB6.v" "" { Text "D:/FPGA/LAB6/LAB6.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690271521715 ""} { "Info" "ISGN_ENTITY_NAME" "4 seg_decoder " "Found entity 4: seg_decoder" {  } { { "LAB6.v" "" { Text "D:/FPGA/LAB6/LAB6.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690271521715 ""} { "Info" "ISGN_ENTITY_NAME" "5 two_digit_seg " "Found entity 5: two_digit_seg" {  } { { "LAB6.v" "" { Text "D:/FPGA/LAB6/LAB6.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690271521715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690271521715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom1 " "Found entity 1: rom1" {  } { { "rom1.v" "" { Text "D:/FPGA/LAB6/rom1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690271521721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690271521721 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB6 " "Elaborating entity \"LAB6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1690271521870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom1 rom1:ROM " "Elaborating entity \"rom1\" for hierarchy \"rom1:ROM\"" {  } { { "LAB6.v" "ROM" { Text "D:/FPGA/LAB6/LAB6.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271521883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom1:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom1:ROM\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "altsyncram_component" { Text "D:/FPGA/LAB6/rom1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271521963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom1:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom1:ROM\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "" { Text "D:/FPGA/LAB6/rom1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690271521975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom1:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom1:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271521976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271521976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271521976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./output_files/lpmrom.mif " "Parameter \"init_file\" = \"./output_files/lpmrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271521976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271521976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=32x8 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=32x8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271521976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271521976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271521976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271521976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271521976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271521976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271521976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271521976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271521976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271521976 ""}  } { { "rom1.v" "" { Text "D:/FPGA/LAB6/rom1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1690271521976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kal1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kal1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kal1 " "Found entity 1: altsyncram_kal1" {  } { { "db/altsyncram_kal1.tdf" "" { Text "D:/FPGA/LAB6/db/altsyncram_kal1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690271522046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690271522046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kal1 rom1:ROM\|altsyncram:altsyncram_component\|altsyncram_kal1:auto_generated " "Elaborating entity \"altsyncram_kal1\" for hierarchy \"rom1:ROM\|altsyncram:altsyncram_component\|altsyncram_kal1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271522047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gqm2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gqm2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gqm2 " "Found entity 1: altsyncram_gqm2" {  } { { "db/altsyncram_gqm2.tdf" "" { Text "D:/FPGA/LAB6/db/altsyncram_gqm2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690271522136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690271522136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gqm2 rom1:ROM\|altsyncram:altsyncram_component\|altsyncram_kal1:auto_generated\|altsyncram_gqm2:altsyncram1 " "Elaborating entity \"altsyncram_gqm2\" for hierarchy \"rom1:ROM\|altsyncram:altsyncram_component\|altsyncram_kal1:auto_generated\|altsyncram_gqm2:altsyncram1\"" {  } { { "db/altsyncram_kal1.tdf" "altsyncram1" { Text "D:/FPGA/LAB6/db/altsyncram_kal1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271522137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom rom1:ROM\|altsyncram:altsyncram_component\|altsyncram_kal1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"rom1:ROM\|altsyncram:altsyncram_component\|altsyncram_kal1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_kal1.tdf" "mgl_prim2" { Text "D:/FPGA/LAB6/db/altsyncram_kal1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271522606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom1:ROM\|altsyncram:altsyncram_component\|altsyncram_kal1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"rom1:ROM\|altsyncram:altsyncram_component\|altsyncram_kal1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_kal1.tdf" "" { Text "D:/FPGA/LAB6/db/altsyncram_kal1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690271522645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom1:ROM\|altsyncram:altsyncram_component\|altsyncram_kal1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"rom1:ROM\|altsyncram:altsyncram_component\|altsyncram_kal1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271522645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271522645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271522645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 858945592 " "Parameter \"NODE_NAME\" = \"858945592\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271522645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271522645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271522645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271522645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271522645 ""}  } { { "db/altsyncram_kal1.tdf" "" { Text "D:/FPGA/LAB6/db/altsyncram_kal1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1690271522645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr rom1:ROM\|altsyncram:altsyncram_component\|altsyncram_kal1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"rom1:ROM\|altsyncram:altsyncram_component\|altsyncram_kal1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271522677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter Program_Counter:PC " "Elaborating entity \"Program_Counter\" for hierarchy \"Program_Counter:PC\"" {  } { { "LAB6.v" "PC" { Text "D:/FPGA/LAB6/LAB6.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271522724 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LAB6.v(38) " "Verilog HDL assignment warning at LAB6.v(38): truncated value with size 32 to match size of target (5)" {  } { { "LAB6.v" "" { Text "D:/FPGA/LAB6/LAB6.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690271522725 "|LAB6|Program_Counter:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:Proc " "Elaborating entity \"Processor\" for hierarchy \"Processor:Proc\"" {  } { { "LAB6.v" "Proc" { Text "D:/FPGA/LAB6/LAB6.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271522749 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i LAB6.v(57) " "Verilog HDL Always Construct warning at LAB6.v(57): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "LAB6.v" "" { Text "D:/FPGA/LAB6/LAB6.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1690271522755 "|LAB6|Processor:Proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_digit_seg two_digit_seg:R0_display " "Elaborating entity \"two_digit_seg\" for hierarchy \"two_digit_seg:R0_display\"" {  } { { "LAB6.v" "R0_display" { Text "D:/FPGA/LAB6/LAB6.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271522780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_decoder two_digit_seg:R0_display\|seg_decoder:de1 " "Elaborating entity \"seg_decoder\" for hierarchy \"two_digit_seg:R0_display\|seg_decoder:de1\"" {  } { { "LAB6.v" "de1" { Text "D:/FPGA/LAB6/LAB6.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690271522786 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690271524524 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1690271524894 "|LAB6|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1690271524894 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690271525015 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/LAB6/output_files/LAB6.map.smsg " "Generated suppressed messages file D:/FPGA/LAB6/output_files/LAB6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1690271525236 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1690271525611 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690271525611 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "444 " "Implemented 444 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1690271525733 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1690271525733 ""} { "Info" "ICUT_CUT_TM_LCELLS" "378 " "Implemented 378 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1690271525733 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1690271525733 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1690271525733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1690271525767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 25 15:52:05 2023 " "Processing ended: Tue Jul 25 15:52:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1690271525767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1690271525767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1690271525767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1690271525767 ""}
