INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vycho/Desktop/project/project/project.srcs/sim_1/new/tb_number_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_number_7seg'
