{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556890496665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556890496670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 09:34:56 2019 " "Processing started: Fri May 03 09:34:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556890496670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890496670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uk101_23K_VGA -c uk101_23K_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off uk101_23K_VGA -c uk101_23K_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890496670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556890497602 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556890497602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uk101_23k_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uk101_23k_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uk101_23K_VGA-struct " "Found design unit 1: uk101_23K_VGA-struct" {  } { { "uk101_23K_VGA.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/uk101_23K_VGA.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516090 ""} { "Info" "ISGN_ENTITY_NAME" "1 uk101_23K_VGA " "Found entity 1: uk101_23K_VGA" {  } { { "uk101_23K_VGA.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/uk101_23K_VGA.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r9c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r9c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R9c-Behavioral " "Found design unit 1: R9c-Behavioral" {  } { { "R9c.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/R9c.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516096 ""} { "Info" "ISGN_ENTITY_NAME" "1 R9c " "Found entity 1: R9c" {  } { { "R9c.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/R9c.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r9b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r9b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R9b-Behavioral " "Found design unit 1: R9b-Behavioral" {  } { { "R9b.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/R9b.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516102 ""} { "Info" "ISGN_ENTITY_NAME" "1 R9b " "Found entity 1: R9b" {  } { { "R9b.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/R9b.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R9-Behavioral " "Found design unit 1: R9-Behavioral" {  } { { "R9.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/R9.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516107 ""} { "Info" "ISGN_ENTITY_NAME" "1 R9 " "Found entity 1: R9" {  } { { "R9.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/R9.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicomp (vhdl template)/components/vga/vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multicomp (vhdl template)/components/vga/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-Behavioral " "Found design unit 1: vga-Behavioral" {  } { { "MultiComp (VHDL Template)/Components/VGA/vga.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/MultiComp (VHDL Template)/Components/VGA/vga.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516113 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "MultiComp (VHDL Template)/Components/VGA/vga.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/MultiComp (VHDL Template)/Components/VGA/vga.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/multicomp/multicomp (vhdl template)/components/internal_ram/internalram16k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/internal_ram/internalram16k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram16k-SYN " "Found design unit 1: internalram16k-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam16K.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam16K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516118 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam16K " "Found entity 1: InternalRam16K" {  } { { "../../MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam16K.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam16K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/multicomp/multicomp (vhdl template)/components/internal_ram/internalram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/internal_ram/internalram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram2k-SYN " "Found design unit 1: internalram2k-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam2K.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam2K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516124 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam2K " "Found entity 1: InternalRam2K" {  } { { "../../MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam2K.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/multicomp/multicomp (vhdl template)/components/internal_ram/internalram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/internal_ram/internalram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram1k-SYN " "Found design unit 1: internalram1k-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam1K.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam1K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516131 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam1K " "Found entity 1: InternalRam1K" {  } { { "../../MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam1K.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/multicomp/multicomp (vhdl template)/components/tv/videoclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/tv/videoclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 videoclk-SYN " "Found design unit 1: videoclk-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TV/VideoClk.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TV/VideoClk.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516139 ""} { "Info" "ISGN_ENTITY_NAME" "1 VideoClk " "Found entity 1: VideoClk" {  } { { "../../MultiComp (VHDL Template)/Components/TV/VideoClk.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TV/VideoClk.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/multicomp/multicomp (vhdl template)/components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516145 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/multicomp/multicomp (vhdl template)/components/displayram/displayram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/displayram/displayram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayRam2k-SYN " "Found design unit 1: DisplayRam2k-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/DisplayRAM/DisplayRam2k.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/DisplayRAM/DisplayRam2k.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516152 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2k " "Found entity 1: DisplayRam2k" {  } { { "../../MultiComp (VHDL Template)/Components/DisplayRAM/DisplayRam2k.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/DisplayRAM/DisplayRam2k.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/multicomp/multicomp (vhdl template)/components/roms/osi/monuk02rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/roms/osi/monuk02rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MonUK02Rom-behavior " "Found design unit 1: MonUK02Rom-behavior" {  } { { "../../MultiComp (VHDL Template)/Components/ROMs/OSI/MonUK02Rom.VHD" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/MonUK02Rom.VHD" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516160 ""} { "Info" "ISGN_ENTITY_NAME" "1 MonUK02Rom " "Found entity 1: MonUK02Rom" {  } { { "../../MultiComp (VHDL Template)/Components/ROMs/OSI/MonUK02Rom.VHD" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/MonUK02Rom.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/multicomp/multicomp (vhdl template)/components/m6502/t65_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/m6502/t65_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_Pack " "Found design unit 1: T65_Pack" {  } { { "../../MultiComp (VHDL Template)/Components/M6502/T65_Pack.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65_Pack.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/multicomp/multicomp (vhdl template)/components/m6502/t65_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/m6502/t65_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_MCode-rtl " "Found design unit 1: T65_MCode-rtl" {  } { { "../../MultiComp (VHDL Template)/Components/M6502/T65_MCode.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65_MCode.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516174 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_MCode " "Found entity 1: T65_MCode" {  } { { "../../MultiComp (VHDL Template)/Components/M6502/T65_MCode.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65_MCode.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/multicomp/multicomp (vhdl template)/components/m6502/t65_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/m6502/t65_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_ALU-rtl " "Found design unit 1: T65_ALU-rtl" {  } { { "../../MultiComp (VHDL Template)/Components/M6502/T65_ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65_ALU.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516179 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_ALU " "Found entity 1: T65_ALU" {  } { { "../../MultiComp (VHDL Template)/Components/M6502/T65_ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65_ALU.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/multicomp/multicomp (vhdl template)/components/m6502/t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/m6502/t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65-rtl " "Found design unit 1: T65-rtl" {  } { { "../../MultiComp (VHDL Template)/Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516185 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65 " "Found entity 1: T65" {  } { { "../../MultiComp (VHDL Template)/Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/multicomp/multicomp (vhdl template)/components/ps2kb/uk101keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/ps2kb/uk101keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UK101keyboard-rtl " "Found design unit 1: UK101keyboard-rtl" {  } { { "../../MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516191 ""} { "Info" "ISGN_ENTITY_NAME" "1 UK101keyboard " "Found entity 1: UK101keyboard" {  } { { "../../MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/multicomp/multicomp (vhdl template)/components/ps2kb/ps2_intf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/ps2kb/ps2_intf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_intf-ps2_intf_arch " "Found design unit 1: ps2_intf-ps2_intf_arch" {  } { { "../../MultiComp (VHDL Template)/Components/PS2KB/ps2_intf.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_intf.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516198 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_intf " "Found entity 1: ps2_intf" {  } { { "../../MultiComp (VHDL Template)/Components/PS2KB/ps2_intf.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_intf.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516198 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../MultiComp (VHDL Template)/Components/TV/UK101TextDisplay-vga.vhd " "Can't analyze file -- file ../../MultiComp (VHDL Template)/Components/TV/UK101TextDisplay-vga.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1556890516204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/multicomp/multicomp (vhdl template)/components/roms/osi/basicrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/roms/osi/basicrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BasicRom-SYN " "Found design unit 1: BasicRom-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/ROMs/OSI/BasicRom.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BasicRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516210 ""} { "Info" "ISGN_ENTITY_NAME" "1 BasicRom " "Found entity 1: BasicRom" {  } { { "../../MultiComp (VHDL Template)/Components/ROMs/OSI/BasicRom.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BasicRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/multicomp/multicomp (vhdl template)/components/charrom/charrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/charrom/charrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CharRom-behavior " "Found design unit 1: CharRom-behavior" {  } { { "../../MultiComp (VHDL Template)/Components/CharROM/CharRom.VHD" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/CharROM/CharRom.VHD" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516217 ""} { "Info" "ISGN_ENTITY_NAME" "1 CharRom " "Found entity 1: CharRom" {  } { { "../../MultiComp (VHDL Template)/Components/CharROM/CharRom.VHD" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/CharROM/CharRom.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/multicomp/multicomp (vhdl template)/components/roms/osi/cegmonrom_patched_64x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/roms/osi/cegmonrom_patched_64x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CegmonRom_Patched_64x32-behavior " "Found design unit 1: CegmonRom_Patched_64x32-behavior" {  } { { "../../MultiComp (VHDL Template)/Components/ROMs/OSI/CegmonRom_Patched_64x32.VHD" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/CegmonRom_Patched_64x32.VHD" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516227 ""} { "Info" "ISGN_ENTITY_NAME" "1 CegmonRom_Patched_64x32 " "Found entity 1: CegmonRom_Patched_64x32" {  } { { "../../MultiComp (VHDL Template)/Components/ROMs/OSI/CegmonRom_Patched_64x32.VHD" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/CegmonRom_Patched_64x32.VHD" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516234 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rambit0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rambit0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rambit0-SYN " "Found design unit 1: rambit0-SYN" {  } { { "rambit0.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/rambit0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516243 ""} { "Info" "ISGN_ENTITY_NAME" "1 rambit0 " "Found entity 1: rambit0" {  } { { "rambit0.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/rambit0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/rambit1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/rambit1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rambit1-SYN " "Found design unit 1: rambit1-SYN" {  } { { "output_files/rambit1.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/output_files/rambit1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516254 ""} { "Info" "ISGN_ENTITY_NAME" "1 rambit1 " "Found entity 1: rambit1" {  } { { "output_files/rambit1.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/output_files/rambit1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/rambit2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/rambit2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rambit2-SYN " "Found design unit 1: rambit2-SYN" {  } { { "output_files/rambit2.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/output_files/rambit2.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516261 ""} { "Info" "ISGN_ENTITY_NAME" "1 rambit2 " "Found entity 1: rambit2" {  } { { "output_files/rambit2.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/output_files/rambit2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/rambit3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/rambit3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rambit3-SYN " "Found design unit 1: rambit3-SYN" {  } { { "output_files/rambit3.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/output_files/rambit3.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516267 ""} { "Info" "ISGN_ENTITY_NAME" "1 rambit3 " "Found entity 1: rambit3" {  } { { "output_files/rambit3.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/output_files/rambit3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/rambit4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/rambit4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rambit4-SYN " "Found design unit 1: rambit4-SYN" {  } { { "output_files/rambit4.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/output_files/rambit4.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516280 ""} { "Info" "ISGN_ENTITY_NAME" "1 rambit4 " "Found entity 1: rambit4" {  } { { "output_files/rambit4.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/output_files/rambit4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/rambit5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/rambit5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rambit5-SYN " "Found design unit 1: rambit5-SYN" {  } { { "output_files/rambit5.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/output_files/rambit5.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516285 ""} { "Info" "ISGN_ENTITY_NAME" "1 rambit5 " "Found entity 1: rambit5" {  } { { "output_files/rambit5.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/output_files/rambit5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/rambit6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/rambit6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rambit6-SYN " "Found design unit 1: rambit6-SYN" {  } { { "output_files/rambit6.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/output_files/rambit6.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516296 ""} { "Info" "ISGN_ENTITY_NAME" "1 rambit6 " "Found entity 1: rambit6" {  } { { "output_files/rambit6.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/output_files/rambit6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/rambit7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/rambit7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rambit7-SYN " "Found design unit 1: rambit7-SYN" {  } { { "output_files/rambit7.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/output_files/rambit7.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516302 ""} { "Info" "ISGN_ENTITY_NAME" "1 rambit7 " "Found entity 1: rambit7" {  } { { "output_files/rambit7.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/output_files/rambit7.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/multicomp/multicomp (vhdl template)/components/internal_ram/internalram4k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/internal_ram/internalram4k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram4k-SYN " "Found design unit 1: internalram4k-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam4K.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam4K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516309 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam4K " "Found entity 1: InternalRam4K" {  } { { "../../MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam4K.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam4K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romrambit0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romrambit0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romrambit0-SYN " "Found design unit 1: romrambit0-SYN" {  } { { "romrambit0.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/romrambit0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516315 ""} { "Info" "ISGN_ENTITY_NAME" "1 romrambit0 " "Found entity 1: romrambit0" {  } { { "romrambit0.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/romrambit0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556890516315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516315 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "DisplayRam work uk101_23K_VGA.vhd(232) " "VHDL Use Clause error at uk101_23K_VGA.vhd(232): design library \"work\" does not contain primary unit \"DisplayRam\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "uk101_23K_VGA.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA_9thBit_23K/uk101_23K_VGA.vhd" 232 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1556890516328 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "640 " "Peak virtual memory: 640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556890516698 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 03 09:35:16 2019 " "Processing ended: Fri May 03 09:35:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556890516698 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556890516698 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556890516698 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890516698 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556890517452 ""}
