import random

# --- Logic Gates ---
def AND(a, b): return a & b
def OR(a, b): return a | b
def XOR(a, b): return a ^ b
def NAND(a, b): return ~(a & b) & 1
def NOR(a, b): return ~(a | b) & 1
def XNOR(a, b): return ~(a ^ b) & 1

GATES = {
    'AND': AND,
    'OR': OR,
    'XOR': XOR,
    'NAND': NAND,
    'NOR': NOR,
    'XNOR': XNOR
}

# --- Target Logic ---
def full_adder_sum(a, b, c): return a ^ b ^ c
def full_adder_carry(a, b, c): return (a & b) | (c & (a ^ b))
# --- Generate 2-bit combinations ---
def generate_inputs():
    return [(a, b,c) for a in [0, 1] for b in [0, 1] for c in [0, 1]]

# --- Create a random gate ---
def random_gate(index, available_inputs):
    return {
        'name': f'g{index}',
        'gate': random.choice(list(GATES.keys())),
        'inputs': random.sample(available_inputs, 2)
    }

# --- Create a logic network (individual) ---
def random_individual(num_gates=8):
    individual = []
    available = ['A', 'B', 'nA', 'nB', 'C', 'nC']
    for i in range(num_gates):
        gate = random_gate(i, available)
        available.append(gate['name'])
        individual.append(gate)
    return individual

# --- Evaluate the logic network ---
def evaluate_network(individual, a, b, c):
    signals = {'A': a, 'B': b, 'nA': 1 - a, 'nB': 1 - b, 'C': c, 'nC': 1 - c}
    for gate in individual:
        in1 = signals[gate['inputs'][0]]
        in2 = signals[gate['inputs'][1]]
        signals[gate['name']] = GATES[gate['gate']](in1, in2)
    return signals

# --- Evaluate fitness ---
def evaluate_fitness(individual):
    score = 0
    for a, b, c in generate_inputs():
        signals = evaluate_network(individual, a, b, c)
        sum_out = signals[individual[-2]['name']]
        carry_out = signals[individual[-1]['name']]
        if sum_out == full_adder_sum(a, b, c):
            score += 1
        if carry_out == full_adder_carry(a, b, c):
            score += 1
    return score  # max = 16

# --- Mutate network ---
def mutate(individual):
    mutant = []
    available = ['A', 'B', 'nA', 'nB' , 'C', 'nC']
    for i, gate in enumerate(individual):
        if random.random() < 0.2:
            new_gate = random_gate(i, available.copy())
        else:
            new_gate = gate.copy()
        available.append(new_gate['name'])
        mutant.append(new_gate)
    return mutant

# --- Evolution loop ---
def evolve(pop_size=100, generations=500, num_gates=8):
    population = [random_individual(num_gates) for _ in range(pop_size)]
    for gen in range(generations):
        population.sort(key=lambda ind: -evaluate_fitness(ind))
        best_fit = evaluate_fitness(population[0])
        if gen % 50 == 0 or best_fit == 16:
            print(f"Generation {gen}: Best fitness = {best_fit}")

        if best_fit == 16:
            break
        next_gen = population[:4]
        while len(next_gen) < pop_size:
            parent = random.choice(population[:10])
            child = mutate(parent)
            next_gen.append(child)
        population = next_gen
    return population[0]

# --- Run the evolution ---
best_network = evolve()
fitness = evaluate_fitness(best_network)

# --- Print best result ---
print("\nðŸŽ¯ Best network (fitness =", fitness, "/ 16):")
for gate in best_network:
    print(f"{gate['name']}: {gate['gate']}({gate['inputs'][0]}, {gate['inputs'][1]})")

def generate_structural_vhdl(network, filename="half_adder_custom.vhd"):
    """
    network: list of gates in order [g0, g1, g2, g3]
      each gate is a dict with keys:
        'name'   : e.g. 'g0'
        'gate'   : one of GATES.keys()
        'inputs' : two-element list of signal names
    """
    # Ports and known originals
    ports = ["A", "B", "C"]
    inverted_ports = {"nA": "A", "nB": "B", "nC": "C"}  # map inverted name â†’ base port
    all_signal_names = set(ports)

    # Collect intermediate signals and which inversions we need
    inv_signals = set()
    for gate in network:
        for inp in gate["inputs"]:
            if inp in inverted_ports:
                inv_signals.add(inp)
        all_signal_names.add(gate["name"])

    # Begin building VHDL
    lines = []
    lines.append("library IEEE;")
    lines.append("use IEEE.STD_LOGIC_1164.ALL;")
    lines.append("")
    lines.append("entity full_adder_custom is")
    lines.append("  Port (")
    lines.append("    A     : in  STD_LOGIC;")
    lines.append("    B     : in  STD_LOGIC;")
    lines.append("    C     : in  STD_LOGIC;")
    lines.append("    Sum     : out STD_LOGIC;")
    lines.append("    Carry     : out STD_LOGIC")
    lines.append("  );")
    lines.append("end full_adder_custom;")
    lines.append("")
    lines.append("architecture Structural of full_adder_custom is")

    # Declare inverted signals if needed
    if inv_signals:
        inv_list = ", ".join(sorted(inv_signals))
        lines.append(f"  signal {inv_list} : STD_LOGIC;")

    # Declare each gateâ€™s output signal
    gate_names = [g["name"] for g in network]
    lines.append(f"  signal {', '.join(gate_names)} : STD_LOGIC;")
    lines.append("begin")

    # Generate NOT assignments for any inverted ports
    for inv in sorted(inv_signals):
        base = inverted_ports[inv]
        lines.append(f"  {inv} <= not {base};")

    # Generate each gateâ€™s logic
    for gate in network:
        in1, in2 = gate["inputs"]
        op = gate["gate"].lower()
        # VHDL logical operators: use 'and', 'or', 'xor', etc.
        if op in ("and", "or", "xor"):
            expr = f"{in1} {op} {in2}"
        elif op == "nand":
            expr = f"not ({in1} and {in2})"
        elif op == "nor":
            expr = f"not ({in1} or {in2})"
        elif op == "xnor":
            expr = f"not ({in1} xor {in2})"
        else:
            raise ValueError(f"Unknown gate type: {op}")

        lines.append(f"  {gate['name']} <= {expr};")

    # Last two gates map to Sum and Carry
    sum_gate   = network[-2]["name"]
    carry_gate = network[-1]["name"]
    lines.append(f"  Sum <= {sum_gate};")
    lines.append(f"  Carry <= {carry_gate};")

    lines.append("end Structural;")

    # Write file
    with open(filename, "w") as f:
        f.write("\n".join(lines))

    print(f"âœ… VHDL code written to {filename}")

# --- Retry Evolution Until Perfect Network Found ---
best_network = None
fitness = 0
attempts = 0

while fitness != 16 and attempts < 10:
    candidate = evolve()
    fit = evaluate_fitness(candidate)
    if fit == 16:
        best_network = candidate
        fitness = fit
        break
    attempts += 1
    if attempts == 10:
        print("âŒ Failed to evolve a perfect MUX network after 10 attempts.")
        break

if best_network:
    print("\nðŸŽ¯ Best network (fitness =", fitness, "/ 16):")
    print("Perfect Full Adder network found after", attempts, "attempts.")
    for gate in best_network:
        print(f"{gate['name']}: {gate['gate']}({gate['inputs'][0]}, {gate['inputs'][1]})")

    print("\nðŸ§ª Output Truth Table:")
    print(" A B C  | Sum | Carry | Target Sum | Target Carry")
    for a, b, c in generate_inputs():
        signals = evaluate_network(best_network, a, b, c)
        sum_out = signals[best_network[-2]['name']]
        carry_out = signals[best_network[-1]['name']]
        print(f" {a} {b} {c} | {sum_out} | {carry_out} |     {full_adder_sum(a, b, c)}     |     {full_adder_carry(a, b, c)}")

    generate_structural_vhdl(best_network, filename="full_adder_custom.vhd")