{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701715690770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701715690770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 11:48:10 2023 " "Processing started: Mon Dec 04 11:48:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701715690770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701715690770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alu_rf -c alu_rf " "Command: quartus_sta alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701715690770 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701715690833 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701715691336 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701715691352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701715691352 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701715691776 ""}
{ "Info" "ISTA_SDC_FOUND" "alu_rf.sdc " "Reading SDC File: 'alu_rf.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1701715691823 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701715691823 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " "create_clock -period 1.000 -name vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701715691839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701715691839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:cpu\|controller:cont\|previous_state\[0\] cpu:cpu\|controller:cont\|previous_state\[0\] " "create_clock -period 1.000 -name cpu:cpu\|controller:cont\|previous_state\[0\] cpu:cpu\|controller:cont\|previous_state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701715691839 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701715691839 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~0  from: datad  to: combout " "Cell: cpu\|cont\|Selector10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715691854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~1  from: dataf  to: combout " "Cell: cpu\|cont\|Selector10~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715691854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector11~3  from: dataf  to: combout " "Cell: cpu\|cont\|Selector11~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715691854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~3  from: dataa  to: combout " "Cell: cpu\|cont\|Selector9~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715691854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~3  from: datad  to: combout " "Cell: cpu\|cont\|Selector9~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715691854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~4  from: dataa  to: combout " "Cell: cpu\|cont\|Selector9~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715691854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~4  from: datab  to: combout " "Cell: cpu\|cont\|Selector9~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715691854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: dataf  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715691854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~1  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715691854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715691854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datae  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715691854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715691854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715691854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715691854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datad  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715691854 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701715691854 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701715691854 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701715691870 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701715691870 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701715691885 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701715692137 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701715692137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.938 " "Worst-case setup slack is -17.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715692137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715692137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.938            -302.313 cpu:cpu\|controller:cont\|previous_state\[0\]  " "  -17.938            -302.313 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715692137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.628            -349.869 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -6.628            -349.869 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715692137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.150          -21431.276 clk  " "   -6.150          -21431.276 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715692137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701715692137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.285 " "Worst-case hold slack is -0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715692153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715692153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.285              -0.285 clk  " "   -0.285              -0.285 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715692153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 cpu:cpu\|controller:cont\|previous_state\[0\]  " "    0.478               0.000 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715692153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "    0.483               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715692153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701715692153 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701715692153 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701715692153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715692153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715692153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -28551.099 clk  " "   -2.636          -28551.099 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715692153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.848            -136.020 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -1.848            -136.020 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715692153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -51.506 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -0.394             -51.506 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715692153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701715692153 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701715692200 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701715692216 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701715693818 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~0  from: datad  to: combout " "Cell: cpu\|cont\|Selector10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715693959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~1  from: dataf  to: combout " "Cell: cpu\|cont\|Selector10~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715693959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector11~3  from: dataf  to: combout " "Cell: cpu\|cont\|Selector11~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715693959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~3  from: dataa  to: combout " "Cell: cpu\|cont\|Selector9~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715693959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~3  from: datad  to: combout " "Cell: cpu\|cont\|Selector9~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715693959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~4  from: dataa  to: combout " "Cell: cpu\|cont\|Selector9~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715693959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~4  from: datab  to: combout " "Cell: cpu\|cont\|Selector9~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715693959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: dataf  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715693959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~1  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715693959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715693959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datae  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715693959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715693959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715693959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715693959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datad  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715693959 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701715693959 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701715693975 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701715694007 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701715694007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.715 " "Worst-case setup slack is -17.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715694022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715694022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.715            -300.013 cpu:cpu\|controller:cont\|previous_state\[0\]  " "  -17.715            -300.013 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715694022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.708            -354.327 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -6.708            -354.327 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715694022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.854          -20340.578 clk  " "   -5.854          -20340.578 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715694022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701715694022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.505 " "Worst-case hold slack is -0.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715694022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715694022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.505              -0.505 clk  " "   -0.505              -0.505 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715694022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 cpu:cpu\|controller:cont\|previous_state\[0\]  " "    0.301               0.000 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715694022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "    0.460               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715694022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701715694022 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701715694038 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701715694038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715694038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715694038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -28512.968 clk  " "   -2.636          -28512.968 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715694038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.853            -146.658 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -1.853            -146.658 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715694038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -50.895 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -0.394             -50.895 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715694038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701715694038 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701715694069 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701715694203 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701715695816 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~0  from: datad  to: combout " "Cell: cpu\|cont\|Selector10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715695957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~1  from: dataf  to: combout " "Cell: cpu\|cont\|Selector10~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715695957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector11~3  from: dataf  to: combout " "Cell: cpu\|cont\|Selector11~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715695957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~3  from: dataa  to: combout " "Cell: cpu\|cont\|Selector9~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715695957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~3  from: datad  to: combout " "Cell: cpu\|cont\|Selector9~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715695957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~4  from: dataa  to: combout " "Cell: cpu\|cont\|Selector9~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715695957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~4  from: datab  to: combout " "Cell: cpu\|cont\|Selector9~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715695957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: dataf  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715695957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~1  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715695957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715695957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datae  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715695957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715695957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715695957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715695957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datad  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715695957 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701715695957 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701715695973 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701715695988 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701715695988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.026 " "Worst-case setup slack is -11.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715695988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715695988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.026            -180.427 cpu:cpu\|controller:cont\|previous_state\[0\]  " "  -11.026            -180.427 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715695988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.741          -11951.356 clk  " "   -3.741          -11951.356 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715695988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.365            -175.468 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -3.365            -175.468 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715695988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701715695988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.156 " "Worst-case hold slack is -0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715696006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715696006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.156              -0.156 clk  " "   -0.156              -0.156 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715696006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "    0.164               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715696006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 cpu:cpu\|controller:cont\|previous_state\[0\]  " "    0.340               0.000 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715696006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701715696006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701715696006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701715696006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715696006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715696006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -28349.158 clk  " "   -2.636          -28349.158 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715696006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.948             -45.923 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -0.948             -45.923 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715696006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.054              -0.484 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -0.054              -0.484 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715696006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701715696006 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701715696051 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~0  from: datad  to: combout " "Cell: cpu\|cont\|Selector10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715696209 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~1  from: dataf  to: combout " "Cell: cpu\|cont\|Selector10~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715696209 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector11~3  from: dataf  to: combout " "Cell: cpu\|cont\|Selector11~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715696209 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~3  from: dataa  to: combout " "Cell: cpu\|cont\|Selector9~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715696209 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~3  from: datad  to: combout " "Cell: cpu\|cont\|Selector9~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715696209 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~4  from: dataa  to: combout " "Cell: cpu\|cont\|Selector9~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715696209 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~4  from: datab  to: combout " "Cell: cpu\|cont\|Selector9~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715696209 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: dataf  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715696209 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~1  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715696209 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715696209 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datae  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715696209 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715696209 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715696209 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715696209 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datad  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701715696209 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701715696209 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701715696224 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701715696240 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701715696240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.952 " "Worst-case setup slack is -9.952" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715696256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715696256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.952            -163.853 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -9.952            -163.853 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715696256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.209          -10095.406 clk  " "   -3.209          -10095.406 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715696256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.183            -163.985 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -3.183            -163.985 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715696256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701715696256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.317 " "Worst-case hold slack is -0.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715696271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715696271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.317              -0.317 clk  " "   -0.317              -0.317 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715696271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "    0.139               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715696271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 cpu:cpu\|controller:cont\|previous_state\[0\]  " "    0.285               0.000 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715696271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701715696271 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701715696271 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701715696271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715696287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715696287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -28366.426 clk  " "   -2.636          -28366.426 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715696287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.795             -36.547 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -0.795             -36.547 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715696287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002              -0.008 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -0.002              -0.008 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701715696287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701715696287 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701715697324 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701715697324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5213 " "Peak virtual memory: 5213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701715697371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 11:48:17 2023 " "Processing ended: Mon Dec 04 11:48:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701715697371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701715697371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701715697371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701715697371 ""}
