//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31294372
// Cuda compilation tools, release 11.7, V11.7.64
// Based on NVVM 7.0.1
//

.version 7.7
.target sm_60
.address_size 64

	// .globl	__raygen__custom_proj_camera
.const .align 8 .b8 params[288];

.visible .entry __raygen__custom_proj_camera()
{
	.local .align 16 .b8 	__local_depot0[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<119>;
	.reg .f32 	%f<1040>;
	.reg .b32 	%r<783>;
	.reg .b64 	%rd<82>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd2, %SPL, 64;
	add.u64 	%rd3, %SPL, 128;
	ld.const.v2.u32 	{%r182, %r183}, [params+64];
	// begin inline asm
	call (%r179), _optix_get_launch_index_x, ();
	// end inline asm
	ld.const.u64 	%rd20, [params+16];
	cvta.to.global.u64 	%rd21, %rd20;
	mul.wide.u32 	%rd22, %r179, 8;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.v2.u32 	{%r184, %r185}, [%rd23];
	setp.ge.s32 	%p1, %r184, %r182;
	setp.ge.s32 	%p2, %r185, %r183;
	or.pred  	%p3, %p2, %p1;
	@%p3 bra 	$L__BB0_107;

	mad.lo.s32 	%r186, %r185, %r182, %r184;
	ld.const.v2.u32 	{%r187, %r188}, [params+8];
	shl.b32 	%r191, %r187, 4;
	add.s32 	%r192, %r191, -1556008596;
	add.s32 	%r193, %r187, -1640531527;
	shr.u32 	%r194, %r187, 5;
	add.s32 	%r195, %r194, -939442524;
	xor.b32  	%r196, %r192, %r193;
	xor.b32  	%r197, %r196, %r195;
	add.s32 	%r198, %r186, %r197;
	shl.b32 	%r199, %r198, 4;
	add.s32 	%r200, %r199, -1383041155;
	add.s32 	%r201, %r198, -1640531527;
	xor.b32  	%r202, %r200, %r201;
	shr.u32 	%r203, %r198, 5;
	add.s32 	%r204, %r203, 2123724318;
	xor.b32  	%r205, %r202, %r204;
	add.s32 	%r206, %r205, %r187;
	shl.b32 	%r207, %r206, 4;
	add.s32 	%r208, %r207, -1556008596;
	add.s32 	%r209, %r206, 1013904242;
	shr.u32 	%r210, %r206, 5;
	add.s32 	%r211, %r210, -939442524;
	xor.b32  	%r212, %r208, %r209;
	xor.b32  	%r213, %r212, %r211;
	add.s32 	%r214, %r213, %r198;
	shl.b32 	%r215, %r214, 4;
	add.s32 	%r216, %r215, -1383041155;
	add.s32 	%r217, %r214, 1013904242;
	xor.b32  	%r218, %r216, %r217;
	shr.u32 	%r219, %r214, 5;
	add.s32 	%r220, %r219, 2123724318;
	xor.b32  	%r221, %r218, %r220;
	add.s32 	%r222, %r221, %r206;
	shl.b32 	%r223, %r222, 4;
	add.s32 	%r224, %r223, -1556008596;
	add.s32 	%r225, %r222, -626627285;
	shr.u32 	%r226, %r222, 5;
	add.s32 	%r227, %r226, -939442524;
	xor.b32  	%r228, %r224, %r225;
	xor.b32  	%r229, %r228, %r227;
	add.s32 	%r230, %r229, %r214;
	shl.b32 	%r231, %r230, 4;
	add.s32 	%r232, %r231, -1383041155;
	add.s32 	%r233, %r230, -626627285;
	xor.b32  	%r234, %r232, %r233;
	shr.u32 	%r235, %r230, 5;
	add.s32 	%r236, %r235, 2123724318;
	xor.b32  	%r237, %r234, %r236;
	add.s32 	%r238, %r237, %r222;
	shl.b32 	%r239, %r238, 4;
	add.s32 	%r240, %r239, -1556008596;
	add.s32 	%r241, %r238, 2027808484;
	shr.u32 	%r242, %r238, 5;
	add.s32 	%r243, %r242, -939442524;
	xor.b32  	%r244, %r240, %r241;
	xor.b32  	%r245, %r244, %r243;
	add.s32 	%r246, %r245, %r230;
	shl.b32 	%r247, %r246, 4;
	add.s32 	%r248, %r247, -1383041155;
	add.s32 	%r249, %r246, 2027808484;
	xor.b32  	%r250, %r248, %r249;
	shr.u32 	%r251, %r246, 5;
	add.s32 	%r252, %r251, 2123724318;
	xor.b32  	%r253, %r250, %r252;
	add.s32 	%r254, %r253, %r238;
	shl.b32 	%r255, %r254, 4;
	add.s32 	%r256, %r255, -1556008596;
	add.s32 	%r257, %r254, 387276957;
	shr.u32 	%r258, %r254, 5;
	add.s32 	%r259, %r258, -939442524;
	xor.b32  	%r260, %r256, %r257;
	xor.b32  	%r261, %r260, %r259;
	add.s32 	%r262, %r261, %r246;
	shl.b32 	%r263, %r262, 4;
	add.s32 	%r264, %r263, -1383041155;
	add.s32 	%r265, %r262, 387276957;
	xor.b32  	%r266, %r264, %r265;
	shr.u32 	%r267, %r262, 5;
	add.s32 	%r268, %r267, 2123724318;
	xor.b32  	%r269, %r266, %r268;
	add.s32 	%r270, %r269, %r254;
	shl.b32 	%r271, %r270, 4;
	add.s32 	%r272, %r271, -1556008596;
	add.s32 	%r273, %r270, -1253254570;
	shr.u32 	%r274, %r270, 5;
	add.s32 	%r275, %r274, -939442524;
	xor.b32  	%r276, %r272, %r273;
	xor.b32  	%r277, %r276, %r275;
	add.s32 	%r278, %r277, %r262;
	shl.b32 	%r279, %r278, 4;
	add.s32 	%r280, %r279, -1383041155;
	add.s32 	%r281, %r278, -1253254570;
	xor.b32  	%r282, %r280, %r281;
	shr.u32 	%r283, %r278, 5;
	add.s32 	%r284, %r283, 2123724318;
	xor.b32  	%r285, %r282, %r284;
	add.s32 	%r286, %r285, %r270;
	shl.b32 	%r287, %r286, 4;
	add.s32 	%r288, %r287, -1556008596;
	add.s32 	%r289, %r286, 1401181199;
	shr.u32 	%r290, %r286, 5;
	add.s32 	%r291, %r290, -939442524;
	xor.b32  	%r292, %r288, %r289;
	xor.b32  	%r293, %r292, %r291;
	add.s32 	%r294, %r293, %r278;
	shl.b32 	%r295, %r294, 4;
	add.s32 	%r296, %r295, -1383041155;
	add.s32 	%r297, %r294, 1401181199;
	xor.b32  	%r298, %r296, %r297;
	shr.u32 	%r299, %r294, 5;
	add.s32 	%r300, %r299, 2123724318;
	xor.b32  	%r301, %r298, %r300;
	add.s32 	%r302, %r301, %r286;
	shl.b32 	%r303, %r302, 4;
	add.s32 	%r304, %r303, -1556008596;
	add.s32 	%r305, %r302, -239350328;
	shr.u32 	%r306, %r302, 5;
	add.s32 	%r307, %r306, -939442524;
	xor.b32  	%r308, %r304, %r305;
	xor.b32  	%r309, %r308, %r307;
	add.s32 	%r310, %r309, %r294;
	shl.b32 	%r311, %r310, 4;
	add.s32 	%r312, %r311, -1383041155;
	add.s32 	%r313, %r310, -239350328;
	xor.b32  	%r314, %r312, %r313;
	shr.u32 	%r315, %r310, 5;
	add.s32 	%r316, %r315, 2123724318;
	xor.b32  	%r317, %r314, %r316;
	add.s32 	%r318, %r317, %r302;
	shl.b32 	%r319, %r318, 4;
	add.s32 	%r320, %r319, -1556008596;
	add.s32 	%r321, %r318, -1879881855;
	shr.u32 	%r322, %r318, 5;
	add.s32 	%r323, %r322, -939442524;
	xor.b32  	%r324, %r320, %r321;
	xor.b32  	%r325, %r324, %r323;
	add.s32 	%r326, %r325, %r310;
	shl.b32 	%r327, %r326, 4;
	add.s32 	%r328, %r327, -1383041155;
	add.s32 	%r329, %r326, -1879881855;
	xor.b32  	%r330, %r328, %r329;
	shr.u32 	%r331, %r326, 5;
	add.s32 	%r332, %r331, 2123724318;
	xor.b32  	%r333, %r330, %r332;
	add.s32 	%r334, %r333, %r318;
	shl.b32 	%r335, %r334, 4;
	add.s32 	%r336, %r335, -1556008596;
	add.s32 	%r337, %r334, 774553914;
	shr.u32 	%r338, %r334, 5;
	add.s32 	%r339, %r338, -939442524;
	xor.b32  	%r340, %r336, %r337;
	xor.b32  	%r341, %r340, %r339;
	add.s32 	%r342, %r341, %r326;
	shl.b32 	%r343, %r342, 4;
	add.s32 	%r344, %r343, -1383041155;
	add.s32 	%r345, %r342, 774553914;
	xor.b32  	%r346, %r344, %r345;
	shr.u32 	%r347, %r342, 5;
	add.s32 	%r348, %r347, 2123724318;
	xor.b32  	%r349, %r346, %r348;
	add.s32 	%r350, %r349, %r334;
	shl.b32 	%r351, %r350, 4;
	add.s32 	%r352, %r351, -1556008596;
	add.s32 	%r353, %r350, -865977613;
	shr.u32 	%r354, %r350, 5;
	add.s32 	%r355, %r354, -939442524;
	xor.b32  	%r356, %r352, %r353;
	xor.b32  	%r357, %r356, %r355;
	add.s32 	%r358, %r357, %r342;
	shl.b32 	%r359, %r358, 4;
	add.s32 	%r360, %r359, -1383041155;
	add.s32 	%r361, %r358, -865977613;
	xor.b32  	%r362, %r360, %r361;
	shr.u32 	%r363, %r358, 5;
	add.s32 	%r364, %r363, 2123724318;
	xor.b32  	%r365, %r362, %r364;
	add.s32 	%r366, %r365, %r350;
	shl.b32 	%r367, %r366, 4;
	add.s32 	%r368, %r367, -1556008596;
	add.s32 	%r369, %r366, 1788458156;
	shr.u32 	%r370, %r366, 5;
	add.s32 	%r371, %r370, -939442524;
	xor.b32  	%r372, %r368, %r369;
	xor.b32  	%r373, %r372, %r371;
	add.s32 	%r374, %r373, %r358;
	shl.b32 	%r375, %r374, 4;
	add.s32 	%r376, %r375, -1383041155;
	add.s32 	%r377, %r374, 1788458156;
	xor.b32  	%r378, %r376, %r377;
	shr.u32 	%r379, %r374, 5;
	add.s32 	%r380, %r379, 2123724318;
	xor.b32  	%r381, %r378, %r380;
	add.s32 	%r382, %r381, %r366;
	shl.b32 	%r383, %r382, 4;
	add.s32 	%r384, %r383, -1556008596;
	add.s32 	%r385, %r382, 147926629;
	shr.u32 	%r386, %r382, 5;
	add.s32 	%r387, %r386, -939442524;
	xor.b32  	%r388, %r384, %r385;
	xor.b32  	%r389, %r388, %r387;
	add.s32 	%r390, %r389, %r374;
	shl.b32 	%r391, %r390, 4;
	add.s32 	%r392, %r391, -1383041155;
	add.s32 	%r393, %r390, 147926629;
	xor.b32  	%r394, %r392, %r393;
	shr.u32 	%r395, %r390, 5;
	add.s32 	%r396, %r395, 2123724318;
	xor.b32  	%r397, %r394, %r396;
	add.s32 	%r398, %r397, %r382;
	shl.b32 	%r399, %r398, 4;
	add.s32 	%r400, %r399, -1556008596;
	add.s32 	%r401, %r398, -1492604898;
	shr.u32 	%r402, %r398, 5;
	add.s32 	%r403, %r402, -939442524;
	xor.b32  	%r404, %r400, %r401;
	xor.b32  	%r405, %r404, %r403;
	add.s32 	%r406, %r405, %r390;
	shl.b32 	%r407, %r406, 4;
	add.s32 	%r408, %r407, -1383041155;
	add.s32 	%r409, %r406, -1492604898;
	xor.b32  	%r410, %r408, %r409;
	shr.u32 	%r411, %r406, 5;
	add.s32 	%r412, %r411, 2123724318;
	xor.b32  	%r413, %r410, %r412;
	add.s32 	%r414, %r413, %r398;
	shl.b32 	%r415, %r414, 4;
	add.s32 	%r416, %r415, -1556008596;
	add.s32 	%r417, %r414, 1161830871;
	shr.u32 	%r418, %r414, 5;
	add.s32 	%r419, %r418, -939442524;
	xor.b32  	%r420, %r416, %r417;
	xor.b32  	%r421, %r420, %r419;
	add.s32 	%r422, %r421, %r406;
	shl.b32 	%r423, %r422, 4;
	add.s32 	%r424, %r423, -1383041155;
	add.s32 	%r425, %r422, 1161830871;
	xor.b32  	%r426, %r424, %r425;
	shr.u32 	%r427, %r422, 5;
	add.s32 	%r428, %r427, 2123724318;
	xor.b32  	%r429, %r426, %r428;
	add.s32 	%r430, %r429, %r414;
	shl.b32 	%r431, %r430, 4;
	add.s32 	%r432, %r431, -1556008596;
	add.s32 	%r433, %r430, -478700656;
	shr.u32 	%r434, %r430, 5;
	add.s32 	%r435, %r434, -939442524;
	xor.b32  	%r436, %r432, %r433;
	xor.b32  	%r437, %r436, %r435;
	add.s32 	%r5, %r437, %r422;
	add.u64 	%rd25, %SPL, 144;
	add.s64 	%rd5, %rd25, 28;
	st.local.u32 	[%rd25+28], %r5;
	setp.eq.s32 	%p4, %r188, 0;
	mov.f32 	%f924, 0f3F000000;
	mov.f32 	%f925, %f924;
	@%p4 bra 	$L__BB0_3;

	mad.lo.s32 	%r438, %r5, 1664525, 1013904223;
	and.b32  	%r439, %r438, 16777215;
	cvt.rn.f32.u32 	%f292, %r439;
	mov.f32 	%f293, 0f4B800000;
	div.approx.ftz.f32 	%f924, %f292, %f293;
	mad.lo.s32 	%r440, %r438, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r440;
	and.b32  	%r441, %r440, 16777215;
	cvt.rn.f32.u32 	%f294, %r441;
	div.approx.ftz.f32 	%f925, %f294, %f293;

$L__BB0_3:
	cvt.rn.f32.s32 	%f301, %r184;
	add.ftz.f32 	%f302, %f924, %f301;
	cvt.rn.f32.s32 	%f303, %r185;
	add.ftz.f32 	%f304, %f925, %f303;
	cvt.rn.f32.s32 	%f305, %r182;
	div.approx.ftz.f32 	%f306, %f302, %f305;
	cvt.rn.f32.s32 	%f307, %r183;
	div.approx.ftz.f32 	%f308, %f304, %f307;
	ld.const.u64 	%rd26, [params+208];
	mov.f32 	%f309, 0f3F800000;
	sub.ftz.f32 	%f310, %f309, %f308;
	tex.2d.v4.f32.f32 	{%f311, %f312, %f313, %f314}, [%rd26, {%f306, %f310}];
	mul.ftz.f32 	%f315, %f311, 0f40490FDB;
	mul.ftz.f32 	%f316, %f312, 0f40490FDB;
	sin.approx.ftz.f32 	%f317, %f315;
	sin.approx.ftz.f32 	%f318, %f316;
	cos.approx.ftz.f32 	%f319, %f315;
	cos.approx.ftz.f32 	%f320, %f316;
	mul.ftz.f32 	%f321, %f317, %f320;
	ld.const.v2.f32 	{%f322, %f323}, [params+144];
	mul.ftz.f32 	%f326, %f322, %f321;
	mul.ftz.f32 	%f327, %f321, %f323;
	ld.const.f32 	%f328, [params+152];
	mul.ftz.f32 	%f329, %f321, %f328;
	mul.ftz.f32 	%f330, %f318, %f319;
	ld.const.v2.f32 	{%f331, %f332}, [params+160];
	mul.ftz.f32 	%f335, %f330, %f331;
	mul.ftz.f32 	%f336, %f330, %f332;
	ld.const.f32 	%f337, [params+168];
	mul.ftz.f32 	%f338, %f330, %f337;
	mul.ftz.f32 	%f339, %f319, %f320;
	ld.const.v2.f32 	{%f340, %f341}, [params+176];
	mul.ftz.f32 	%f342, %f339, %f340;
	mul.ftz.f32 	%f343, %f339, %f341;
	ld.const.f32 	%f7, [params+184];
	mul.ftz.f32 	%f344, %f339, %f7;
	neg.ftz.f32 	%f345, %f326;
	neg.ftz.f32 	%f346, %f327;
	neg.ftz.f32 	%f347, %f329;
	sub.ftz.f32 	%f348, %f345, %f335;
	sub.ftz.f32 	%f349, %f346, %f336;
	sub.ftz.f32 	%f350, %f347, %f338;
	sub.ftz.f32 	%f351, %f348, %f342;
	sub.ftz.f32 	%f352, %f349, %f343;
	sub.ftz.f32 	%f353, %f350, %f344;
	mul.ftz.f32 	%f354, %f352, %f352;
	fma.rn.ftz.f32 	%f355, %f351, %f351, %f354;
	fma.rn.ftz.f32 	%f356, %f353, %f353, %f355;
	rsqrt.approx.ftz.f32 	%f357, %f356;
	mul.ftz.f32 	%f14, %f351, %f357;
	mul.ftz.f32 	%f15, %f352, %f357;
	mul.ftz.f32 	%f16, %f353, %f357;
	ld.const.v2.f32 	{%f358, %f359}, [params+80];
	ld.const.f32 	%f13, [params+88];
	st.local.v2.f32 	[%rd5+68], {%f358, %f359};
	st.local.f32 	[%rd5+76], %f13;
	st.local.v2.f32 	[%rd5+20], {%f309, %f309};
	mov.u32 	%r445, 1065353216;
	st.local.u32 	[%rd5+28], %r445;
	mov.f32 	%f17, 0fBF800000;
	st.local.v4.f32 	[%rd5+100], {%f14, %f15, %f16, %f17};
	mov.u32 	%r748, 16777216;
	mov.u32 	%r756, 0;
	st.local.v4.u32 	[%rd5+-28], {%r756, %r756, %r756, %r748};
	st.local.v2.f32 	[%rd5+-12], {%f309, %f309};
	st.local.u32 	[%rd5+-4], %r445;
	mov.f32 	%f934, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f309, %f309, %f309, %f934};
	st.local.u32 	[%rd5+48], %r756;
	st.local.v4.f32 	[%rd5+116], {%f934, %f934, %f934, %f309};
	st.local.v4.u32 	[%rd5+4], {%r756, %r756, %r445, %r756};
	st.local.u32 	[%rd5+96], %r445;
	ld.const.u32 	%r6, [params+252];
	setp.eq.s32 	%p5, %r6, 0;
	mov.u32 	%r775, -1;
	mov.f32 	%f933, %f934;
	mov.f32 	%f932, %f934;
	mov.f32 	%f999, %f934;
	mov.f32 	%f1000, %f934;
	mov.f32 	%f1001, %f934;
	mov.u32 	%r776, %r775;
	@%p5 bra 	$L__BB0_31;

	add.u64 	%rd79, %SP, 144;
	ld.const.u64 	%rd6, [params+280];
	ld.const.f32 	%f18, [params+76];
	shr.u64 	%rd28, %rd79, 32;
	cvt.u32.u64 	%r7, %rd28;
	cvt.u32.u64 	%r8, %rd79;
	ld.const.u32 	%r9, [params+248];
	ld.const.v2.f32 	{%f369, %f370}, [params+232];
	ld.const.f32 	%f21, [params+240];
	mov.f32 	%f926, %f14;
	mov.f32 	%f927, %f15;
	mov.f32 	%f928, %f16;
	mov.u32 	%r755, %r775;
	mov.f32 	%f945, %f309;
	mov.f32 	%f944, %f309;
	mov.f32 	%f943, %f309;
	bra.uni 	$L__BB0_5;

$L__BB0_30:
	ld.local.v4.f32 	{%f926, %f927, %f928, %f502}, [%rd5+100];

$L__BB0_5:
	neg.ftz.f32 	%f372, %f928;
	neg.ftz.f32 	%f373, %f926;
	neg.ftz.f32 	%f374, %f927;
	st.local.v2.f32 	[%rd5+84], {%f373, %f374};
	st.local.f32 	[%rd5+92], %f372;
	st.local.v2.f32 	[%rd5+132], {%f309, %f309};
	mov.f32 	%f942, 0f5A0E1BCA;
	mov.u32 	%r451, 1510874058;
	st.local.u32 	[%rd5+80], %r451;
	and.b32  	%r14, %r748, 822083586;
	st.local.u32 	[%rd5+-16], %r14;
	setp.lt.s32 	%p6, %r755, 0;
	@%p6 bra 	$L__BB0_10;

	or.b32  	%r452, %r14, 4096;
	st.local.u32 	[%rd5+-16], %r452;
	mul.wide.s32 	%rd29, %r755, 16;
	add.s64 	%rd7, %rd1, %rd29;
	ld.local.v4.f32 	{%f376, %f377, %f378, %f379}, [%rd7];
	add.s64 	%rd30, %rd2, %rd29;
	ld.local.v4.f32 	{%f384, %f385, %f386, %f387}, [%rd30];
	st.local.v4.f32 	[%rd5+52], {%f384, %f385, %f386, %f387};
	mul.wide.s32 	%rd31, %r755, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.local.f32 	%f38, [%rd32];
	st.local.v4.f32 	[%rd5+36], {%f376, %f377, %f378, %f38};
	st.local.f32 	[%rd5+132], %f379;
	setp.eq.s32 	%p7, %r755, 0;
	@%p7 bra 	$L__BB0_8;

	ld.local.f32 	%f392, [%rd7+-4];
	st.local.f32 	[%rd5+136], %f392;

$L__BB0_8:
	setp.leu.ftz.f32 	%p8, %f38, 0f00000000;
	@%p8 bra 	$L__BB0_10;

	ld.local.u32 	%r453, [%rd5];
	mad.lo.s32 	%r454, %r453, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r454;
	and.b32  	%r455, %r454, 16777215;
	cvt.rn.f32.u32 	%f394, %r455;
	mov.f32 	%f395, 0f4B800000;
	div.approx.ftz.f32 	%f396, %f394, %f395;
	lg2.approx.ftz.f32 	%f397, %f396;
	mul.ftz.f32 	%f398, %f397, 0fBF317218;
	mul.ftz.f32 	%f942, %f398, %f38;

$L__BB0_10:
	ld.local.v4.f32 	{%f408, %f409, %f410, %f411}, [%rd5+68];
	mov.u32 	%r526, 0;
	mov.u32 	%r489, 1;
	mov.u32 	%r492, 2;
	mov.f32 	%f407, 0f00000000;
	mov.u32 	%r494, 4;
	mov.u32 	%r498, -1;
	// begin inline asm
	call(%r456,%r457,%r458,%r459,%r460,%r461,%r462,%r463,%r464,%r465,%r466,%r467,%r468,%r469,%r470,%r471,%r472,%r473,%r474,%r475,%r476,%r477,%r478,%r479,%r480,%r481,%r482,%r483,%r484,%r485,%r486,%r487),_optix_trace_typed_32,(%r526,%rd6,%f408,%f409,%f410,%f926,%f927,%f928,%f18,%f942,%f407,%r489,%r526,%r526,%r492,%r526,%r494,%r7,%r8,%r498,%r498,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526);
	// end inline asm
	ld.local.u32 	%r527, [%rd5+16];
	add.s32 	%r756, %r527, 1;
	st.local.u32 	[%rd5+16], %r756;
	setp.ne.s32 	%p9, %r527, 0;
	@%p9 bra 	$L__BB0_12;

	ld.local.v4.f32 	{%f412, %f413, %f414, %f415}, [%rd5+68];
	add.ftz.f32 	%f1001, %f1001, %f412;
	add.ftz.f32 	%f1000, %f1000, %f413;
	add.ftz.f32 	%f999, %f999, %f414;
	mov.u32 	%r775, %r459;
	mov.u32 	%r776, %r458;

$L__BB0_12:
	ld.local.u32 	%r52, [%rd5+-16];
	and.b32  	%r748, %r52, -805306369;
	st.local.u32 	[%rd5+-16], %r748;
	and.b32  	%r528, %r52, 4096;
	setp.eq.s32 	%p10, %r528, 0;
	@%p10 bra 	$L__BB0_20;

	and.b32  	%r54, %r52, 512;
	setp.eq.s32 	%p11, %r54, 0;
	@%p11 bra 	$L__BB0_16;
	bra.uni 	$L__BB0_14;

$L__BB0_16:
	ld.local.f32 	%f942, [%rd5+80];
	bra.uni 	$L__BB0_17;

$L__BB0_14:
	st.local.f32 	[%rd5+80], %f942;
	ld.local.v4.f32 	{%f419, %f420, %f421, %f422}, [%rd5+100];
	ld.local.v4.f32 	{%f426, %f427, %f428, %f429}, [%rd5+68];
	fma.rn.ftz.f32 	%f433, %f942, %f420, %f427;
	fma.rn.ftz.f32 	%f434, %f942, %f419, %f426;
	st.local.v2.f32 	[%rd5+68], {%f434, %f433};
	fma.rn.ftz.f32 	%f435, %f942, %f421, %f428;
	st.local.f32 	[%rd5+76], %f435;
	setp.lt.u32 	%p12, %r756, %r6;
	@%p12 bra 	$L__BB0_17;

	ld.local.v4.f32 	{%f436, %f437, %f438, %f439}, [%rd5+-28];
	add.ftz.f32 	%f443, %f370, %f437;
	add.ftz.f32 	%f444, %f369, %f436;
	st.local.v2.f32 	[%rd5+-28], {%f444, %f443};
	add.ftz.f32 	%f445, %f21, %f438;
	st.local.f32 	[%rd5+-20], %f445;

$L__BB0_17:
	ld.local.v4.f32 	{%f446, %f447, %f448, %f449}, [%rd5+36];
	add.ftz.f32 	%f453, %f446, 0f38D1B717;
	add.ftz.f32 	%f454, %f447, 0f38D1B717;
	add.ftz.f32 	%f455, %f448, 0f38D1B717;
	neg.ftz.f32 	%f456, %f942;
	div.approx.ftz.f32 	%f457, %f456, %f453;
	div.approx.ftz.f32 	%f458, %f456, %f454;
	div.approx.ftz.f32 	%f459, %f456, %f455;
	mul.ftz.f32 	%f460, %f457, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f49, %f460;
	mul.ftz.f32 	%f461, %f458, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f50, %f461;
	mul.ftz.f32 	%f462, %f459, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f51, %f462;
	mul.ftz.f32 	%f943, %f943, %f49;
	mul.ftz.f32 	%f944, %f944, %f50;
	mul.ftz.f32 	%f945, %f945, %f51;
	and.b32  	%r529, %r52, 16777216;
	setp.eq.s32 	%p13, %r529, 0;
	@%p13 bra 	$L__BB0_20;

	ld.local.v4.f32 	{%f463, %f464, %f465, %f466}, [%rd5+-12];
	mul.ftz.f32 	%f470, %f50, %f464;
	mul.ftz.f32 	%f471, %f49, %f463;
	st.local.v2.f32 	[%rd5+-12], {%f471, %f470};
	mul.ftz.f32 	%f472, %f51, %f465;
	st.local.f32 	[%rd5+-4], %f472;
	@%p11 bra 	$L__BB0_20;

	and.b32  	%r748, %r52, -822083585;
	st.local.u32 	[%rd5+-16], %r748;

$L__BB0_20:
	ld.local.v4.f32 	{%f473, %f474, %f475, %f476}, [%rd5+-28];
	fma.rn.ftz.f32 	%f932, %f943, %f473, %f932;
	fma.rn.ftz.f32 	%f933, %f944, %f474, %f933;
	fma.rn.ftz.f32 	%f934, %f945, %f475, %f934;
	ld.local.f32 	%f480, [%rd5+32];
	setp.le.ftz.f32 	%p15, %f480, 0f00000000;
	setp.lt.s32 	%p16, %r748, 0;
	or.pred  	%p17, %p16, %p15;
	@%p17 bra 	$L__BB0_31;

	ld.local.v4.f32 	{%f481, %f482, %f483, %f484}, [%rd5+20];
	setp.eq.ftz.f32 	%p18, %f481, 0f00000000;
	setp.eq.ftz.f32 	%p19, %f482, 0f00000000;
	setp.eq.ftz.f32 	%p20, %f483, 0f00000000;
	and.pred  	%p21, %p18, %p19;
	and.pred  	%p22, %p20, %p21;
	@%p22 bra 	$L__BB0_31;

	mul.ftz.f32 	%f943, %f943, %f481;
	mul.ftz.f32 	%f944, %f944, %f482;
	mul.ftz.f32 	%f945, %f945, %f483;
	setp.ge.u32 	%p23, %r9, %r756;
	@%p23 bra 	$L__BB0_25;

	max.ftz.f32 	%f485, %f943, %f944;
	max.ftz.f32 	%f67, %f485, %f945;
	ld.local.u32 	%r530, [%rd5];
	mad.lo.s32 	%r531, %r530, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r531;
	and.b32  	%r532, %r531, 16777215;
	cvt.rn.f32.u32 	%f486, %r532;
	mov.f32 	%f487, 0f4B800000;
	div.approx.ftz.f32 	%f488, %f486, %f487;
	setp.lt.ftz.f32 	%p24, %f67, %f488;
	@%p24 bra 	$L__BB0_31;

	rcp.approx.ftz.f32 	%f489, %f67;
	mul.ftz.f32 	%f943, %f943, %f489;
	mul.ftz.f32 	%f944, %f944, %f489;
	mul.ftz.f32 	%f945, %f945, %f489;

$L__BB0_25:
	and.b32  	%r533, %r748, 288;
	setp.ne.s32 	%p25, %r533, 256;
	@%p25 bra 	$L__BB0_29;

	and.b32  	%r534, %r748, 16;
	setp.eq.s32 	%p26, %r534, 0;
	@%p26 bra 	$L__BB0_28;
	bra.uni 	$L__BB0_27;

$L__BB0_28:
	add.s32 	%r544, %r755, -1;
	max.s32 	%r755, %r544, -1;
	bra.uni 	$L__BB0_29;

$L__BB0_27:
	add.s32 	%r535, %r755, 1;
	min.s32 	%r755, %r535, 3;
	mul.wide.s32 	%rd34, %r755, 16;
	add.s64 	%rd35, %rd1, %rd34;
	ld.local.v4.u32 	{%r536, %r537, %r538, %r539}, [%rd5+116];
	st.local.v4.u32 	[%rd35], {%r536, %r537, %r538, %r539};
	ld.local.v4.f32 	{%f490, %f491, %f492, %f493}, [%rd5+52];
	add.s64 	%rd36, %rd2, %rd34;
	st.local.v4.f32 	[%rd36], {%f490, %f491, %f492, %f493};
	ld.local.f32 	%f498, [%rd5+48];
	mul.wide.s32 	%rd37, %r755, 4;
	add.s64 	%rd38, %rd3, %rd37;
	st.local.f32 	[%rd38], %f498;

$L__BB0_29:
	setp.ge.u32 	%p27, %r756, %r6;
	@%p27 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_30;

$L__BB0_31:
	ld.local.v4.f32 	{%f1024, %f1023, %f1022, %f506}, [%rd5+-12];
	ld.local.v4.f32 	{%f1027, %f1026, %f1025, %f510}, [%rd5+4];
	ld.local.f32 	%f984, [%rd5+96];
	setp.geu.ftz.f32 	%p28, %f984, 0f3F800000;
	setp.lt.s32 	%p29, %r756, 2;
	or.pred  	%p30, %p29, %p28;
	@%p30 bra 	$L__BB0_95;

	st.local.v2.f32 	[%rd5+68], {%f358, %f359};
	st.local.f32 	[%rd5+76], %f13;
	mov.f32 	%f514, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f514, %f514};
	st.local.u32 	[%rd5+28], %r445;
	st.local.v4.f32 	[%rd5+100], {%f14, %f15, %f16, %f17};
	mov.u32 	%r767, 16777216;
	mov.u32 	%r547, 0;
	st.local.v4.u32 	[%rd5+-28], {%r547, %r547, %r547, %r767};
	st.local.v2.f32 	[%rd5+-12], {%f514, %f514};
	st.local.u32 	[%rd5+-4], %r445;
	mov.f32 	%f960, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f514, %f514, %f514, %f960};
	st.local.u32 	[%rd5+48], %r547;
	st.local.v4.f32 	[%rd5+116], {%f960, %f960, %f960, %f514};
	st.local.v4.u32 	[%rd5+4], {%r547, %r547, %r445, %r547};
	st.local.u32 	[%rd5+96], %r445;
	mov.f32 	%f959, %f960;
	mov.f32 	%f958, %f960;
	@%p5 bra 	$L__BB0_60;

	add.u64 	%rd80, %SP, 144;
	ld.const.u64 	%rd8, [params+280];
	ld.const.f32 	%f91, [params+76];
	shr.u64 	%rd40, %rd80, 32;
	cvt.u32.u64 	%r63, %rd40;
	cvt.u32.u64 	%r64, %rd80;
	ld.const.u32 	%r65, [params+248];
	ld.const.v2.f32 	{%f521, %f522}, [params+232];
	mov.u32 	%r766, -1;
	ld.const.f32 	%f94, [params+240];
	mov.f32 	%f955, %f14;
	mov.f32 	%f956, %f15;
	mov.f32 	%f957, %f16;
	mov.f32 	%f974, %f514;
	mov.f32 	%f973, %f514;
	mov.f32 	%f972, %f514;
	bra.uni 	$L__BB0_34;

$L__BB0_59:
	ld.local.v4.f32 	{%f955, %f956, %f957, %f654}, [%rd5+100];

$L__BB0_34:
	neg.ftz.f32 	%f524, %f957;
	neg.ftz.f32 	%f525, %f955;
	neg.ftz.f32 	%f526, %f956;
	st.local.v2.f32 	[%rd5+84], {%f525, %f526};
	st.local.f32 	[%rd5+92], %f524;
	st.local.v2.f32 	[%rd5+132], {%f514, %f514};
	mov.f32 	%f971, 0f5A0E1BCA;
	mov.u32 	%r550, 1510874058;
	st.local.u32 	[%rd5+80], %r550;
	and.b32  	%r70, %r767, 822083586;
	st.local.u32 	[%rd5+-16], %r70;
	setp.lt.s32 	%p32, %r766, 0;
	@%p32 bra 	$L__BB0_39;

	or.b32  	%r551, %r70, 4096;
	st.local.u32 	[%rd5+-16], %r551;
	mul.wide.s32 	%rd41, %r766, 16;
	add.s64 	%rd9, %rd1, %rd41;
	ld.local.v4.f32 	{%f528, %f529, %f530, %f531}, [%rd9];
	add.s64 	%rd42, %rd2, %rd41;
	ld.local.v4.f32 	{%f536, %f537, %f538, %f539}, [%rd42];
	st.local.v4.f32 	[%rd5+52], {%f536, %f537, %f538, %f539};
	mul.wide.s32 	%rd43, %r766, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.local.f32 	%f111, [%rd44];
	st.local.v4.f32 	[%rd5+36], {%f528, %f529, %f530, %f111};
	st.local.f32 	[%rd5+132], %f531;
	setp.eq.s32 	%p33, %r766, 0;
	@%p33 bra 	$L__BB0_37;

	ld.local.f32 	%f544, [%rd9+-4];
	st.local.f32 	[%rd5+136], %f544;

$L__BB0_37:
	setp.leu.ftz.f32 	%p34, %f111, 0f00000000;
	@%p34 bra 	$L__BB0_39;

	ld.local.u32 	%r552, [%rd5];
	mad.lo.s32 	%r553, %r552, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r553;
	and.b32  	%r554, %r553, 16777215;
	cvt.rn.f32.u32 	%f546, %r554;
	mov.f32 	%f547, 0f4B800000;
	div.approx.ftz.f32 	%f548, %f546, %f547;
	lg2.approx.ftz.f32 	%f549, %f548;
	mul.ftz.f32 	%f550, %f549, 0fBF317218;
	mul.ftz.f32 	%f971, %f550, %f111;

$L__BB0_39:
	ld.local.v4.f32 	{%f560, %f561, %f562, %f563}, [%rd5+68];
	mov.u32 	%r588, 1;
	mov.u32 	%r591, 2;
	mov.f32 	%f559, 0f00000000;
	mov.u32 	%r593, 4;
	mov.u32 	%r597, -1;
	// begin inline asm
	call(%r555,%r556,%r557,%r558,%r559,%r560,%r561,%r562,%r563,%r564,%r565,%r566,%r567,%r568,%r569,%r570,%r571,%r572,%r573,%r574,%r575,%r576,%r577,%r578,%r579,%r580,%r581,%r582,%r583,%r584,%r585,%r586),_optix_trace_typed_32,(%r547,%rd8,%f560,%f561,%f562,%f955,%f956,%f957,%f91,%f971,%f559,%r588,%r547,%r547,%r591,%r547,%r593,%r63,%r64,%r597,%r597,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547);
	// end inline asm
	ld.local.u32 	%r626, [%rd5+16];
	add.s32 	%r103, %r626, 1;
	st.local.u32 	[%rd5+16], %r103;
	setp.ne.s32 	%p35, %r626, 0;
	@%p35 bra 	$L__BB0_41;

	ld.local.v4.f32 	{%f564, %f565, %f566, %f567}, [%rd5+68];
	add.ftz.f32 	%f1001, %f1001, %f564;
	add.ftz.f32 	%f1000, %f1000, %f565;
	add.ftz.f32 	%f999, %f999, %f566;
	mov.u32 	%r775, %r558;
	mov.u32 	%r776, %r557;

$L__BB0_41:
	ld.local.u32 	%r108, [%rd5+-16];
	and.b32  	%r767, %r108, -805306369;
	st.local.u32 	[%rd5+-16], %r767;
	and.b32  	%r627, %r108, 4096;
	setp.eq.s32 	%p36, %r627, 0;
	@%p36 bra 	$L__BB0_49;

	and.b32  	%r110, %r108, 512;
	setp.eq.s32 	%p37, %r110, 0;
	@%p37 bra 	$L__BB0_45;
	bra.uni 	$L__BB0_43;

$L__BB0_45:
	ld.local.f32 	%f971, [%rd5+80];
	bra.uni 	$L__BB0_46;

$L__BB0_43:
	st.local.f32 	[%rd5+80], %f971;
	ld.local.v4.f32 	{%f571, %f572, %f573, %f574}, [%rd5+100];
	ld.local.v4.f32 	{%f578, %f579, %f580, %f581}, [%rd5+68];
	fma.rn.ftz.f32 	%f585, %f971, %f572, %f579;
	fma.rn.ftz.f32 	%f586, %f971, %f571, %f578;
	st.local.v2.f32 	[%rd5+68], {%f586, %f585};
	fma.rn.ftz.f32 	%f587, %f971, %f573, %f580;
	st.local.f32 	[%rd5+76], %f587;
	setp.lt.u32 	%p38, %r103, %r6;
	@%p38 bra 	$L__BB0_46;

	ld.local.v4.f32 	{%f588, %f589, %f590, %f591}, [%rd5+-28];
	add.ftz.f32 	%f595, %f522, %f589;
	add.ftz.f32 	%f596, %f521, %f588;
	st.local.v2.f32 	[%rd5+-28], {%f596, %f595};
	add.ftz.f32 	%f597, %f94, %f590;
	st.local.f32 	[%rd5+-20], %f597;

$L__BB0_46:
	ld.local.v4.f32 	{%f598, %f599, %f600, %f601}, [%rd5+36];
	add.ftz.f32 	%f605, %f598, 0f38D1B717;
	add.ftz.f32 	%f606, %f599, 0f38D1B717;
	add.ftz.f32 	%f607, %f600, 0f38D1B717;
	neg.ftz.f32 	%f608, %f971;
	div.approx.ftz.f32 	%f609, %f608, %f605;
	div.approx.ftz.f32 	%f610, %f608, %f606;
	div.approx.ftz.f32 	%f611, %f608, %f607;
	mul.ftz.f32 	%f612, %f609, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f122, %f612;
	mul.ftz.f32 	%f613, %f610, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f123, %f613;
	mul.ftz.f32 	%f614, %f611, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f124, %f614;
	mul.ftz.f32 	%f972, %f972, %f122;
	mul.ftz.f32 	%f973, %f973, %f123;
	mul.ftz.f32 	%f974, %f974, %f124;
	and.b32  	%r628, %r108, 16777216;
	setp.eq.s32 	%p39, %r628, 0;
	@%p39 bra 	$L__BB0_49;

	ld.local.v4.f32 	{%f615, %f616, %f617, %f618}, [%rd5+-12];
	mul.ftz.f32 	%f622, %f123, %f616;
	mul.ftz.f32 	%f623, %f122, %f615;
	st.local.v2.f32 	[%rd5+-12], {%f623, %f622};
	mul.ftz.f32 	%f624, %f124, %f617;
	st.local.f32 	[%rd5+-4], %f624;
	@%p37 bra 	$L__BB0_49;

	and.b32  	%r767, %r108, -822083585;
	st.local.u32 	[%rd5+-16], %r767;

$L__BB0_49:
	ld.local.v4.f32 	{%f625, %f626, %f627, %f628}, [%rd5+-28];
	fma.rn.ftz.f32 	%f958, %f972, %f625, %f958;
	fma.rn.ftz.f32 	%f959, %f973, %f626, %f959;
	fma.rn.ftz.f32 	%f960, %f974, %f627, %f960;
	ld.local.f32 	%f632, [%rd5+32];
	setp.le.ftz.f32 	%p41, %f632, 0f00000000;
	setp.lt.s32 	%p42, %r767, 0;
	or.pred  	%p43, %p42, %p41;
	@%p43 bra 	$L__BB0_60;

	ld.local.v4.f32 	{%f633, %f634, %f635, %f636}, [%rd5+20];
	setp.eq.ftz.f32 	%p44, %f633, 0f00000000;
	setp.eq.ftz.f32 	%p45, %f634, 0f00000000;
	setp.eq.ftz.f32 	%p46, %f635, 0f00000000;
	and.pred  	%p47, %p44, %p45;
	and.pred  	%p48, %p46, %p47;
	@%p48 bra 	$L__BB0_60;

	mul.ftz.f32 	%f972, %f972, %f633;
	mul.ftz.f32 	%f973, %f973, %f634;
	mul.ftz.f32 	%f974, %f974, %f635;
	setp.ge.u32 	%p49, %r65, %r103;
	@%p49 bra 	$L__BB0_54;

	max.ftz.f32 	%f637, %f972, %f973;
	max.ftz.f32 	%f140, %f637, %f974;
	ld.local.u32 	%r629, [%rd5];
	mad.lo.s32 	%r630, %r629, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r630;
	and.b32  	%r631, %r630, 16777215;
	cvt.rn.f32.u32 	%f638, %r631;
	mov.f32 	%f639, 0f4B800000;
	div.approx.ftz.f32 	%f640, %f638, %f639;
	setp.lt.ftz.f32 	%p50, %f140, %f640;
	@%p50 bra 	$L__BB0_60;

	rcp.approx.ftz.f32 	%f641, %f140;
	mul.ftz.f32 	%f972, %f972, %f641;
	mul.ftz.f32 	%f973, %f973, %f641;
	mul.ftz.f32 	%f974, %f974, %f641;

$L__BB0_54:
	and.b32  	%r632, %r767, 288;
	setp.ne.s32 	%p51, %r632, 256;
	@%p51 bra 	$L__BB0_58;

	and.b32  	%r633, %r767, 16;
	setp.eq.s32 	%p52, %r633, 0;
	@%p52 bra 	$L__BB0_57;
	bra.uni 	$L__BB0_56;

$L__BB0_57:
	add.s32 	%r643, %r766, -1;
	max.s32 	%r766, %r643, -1;
	bra.uni 	$L__BB0_58;

$L__BB0_56:
	add.s32 	%r634, %r766, 1;
	min.s32 	%r766, %r634, 3;
	mul.wide.s32 	%rd46, %r766, 16;
	add.s64 	%rd47, %rd1, %rd46;
	ld.local.v4.u32 	{%r635, %r636, %r637, %r638}, [%rd5+116];
	st.local.v4.u32 	[%rd47], {%r635, %r636, %r637, %r638};
	ld.local.v4.f32 	{%f642, %f643, %f644, %f645}, [%rd5+52];
	add.s64 	%rd48, %rd2, %rd46;
	st.local.v4.f32 	[%rd48], {%f642, %f643, %f644, %f645};
	ld.local.f32 	%f650, [%rd5+48];
	mul.wide.s32 	%rd49, %r766, 4;
	add.s64 	%rd50, %rd3, %rd49;
	st.local.f32 	[%rd50], %f650;

$L__BB0_58:
	setp.ge.u32 	%p53, %r103, %r6;
	@%p53 bra 	$L__BB0_60;
	bra.uni 	$L__BB0_59;

$L__BB0_60:
	ld.local.v4.f32 	{%f655, %f656, %f657, %f658}, [%rd5+-12];
	ld.local.v4.f32 	{%f659, %f660, %f661, %f662}, [%rd5+4];
	ld.local.f32 	%f985, [%rd5+96];
	setp.gt.ftz.f32 	%p54, %f984, %f985;
	@%p54 bra 	$L__BB0_63;
	bra.uni 	$L__BB0_61;

$L__BB0_63:
	mov.u32 	%r767, 268435456;
	st.local.u32 	[%rd5+-16], %r767;
	mul.ftz.f32 	%f984, %f984, 0f3F000000;
	bra.uni 	$L__BB0_64;

$L__BB0_61:
	setp.geu.ftz.f32 	%p55, %f984, %f985;
	@%p55 bra 	$L__BB0_64;

	mov.u32 	%r767, 536870912;
	st.local.u32 	[%rd5+-16], %r767;
	mul.ftz.f32 	%f985, %f985, 0f3F000000;

$L__BB0_64:
	st.local.v2.f32 	[%rd5+68], {%f358, %f359};
	st.local.f32 	[%rd5+76], %f13;
	mov.f32 	%f666, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f666, %f666};
	st.local.u32 	[%rd5+28], %r445;
	st.local.v4.f32 	[%rd5+100], {%f14, %f15, %f16, %f17};
	and.b32  	%r647, %r767, 805306368;
	or.b32  	%r771, %r647, 16777216;
	st.local.v4.u32 	[%rd5+-28], {%r547, %r547, %r547, %r771};
	st.local.v2.f32 	[%rd5+-12], {%f666, %f666};
	st.local.u32 	[%rd5+-4], %r445;
	mov.f32 	%f991, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f666, %f666, %f666, %f991};
	st.local.u32 	[%rd5+48], %r547;
	st.local.v4.f32 	[%rd5+116], {%f991, %f991, %f991, %f666};
	st.local.v4.u32 	[%rd5+4], {%r547, %r547, %r445, %r547};
	st.local.u32 	[%rd5+96], %r445;
	mov.f32 	%f990, %f991;
	mov.f32 	%f989, %f991;
	@%p5 bra 	$L__BB0_92;

	add.u64 	%rd81, %SP, 144;
	ld.const.u64 	%rd10, [params+280];
	ld.const.f32 	%f170, [params+76];
	shr.u64 	%rd52, %rd81, 32;
	cvt.u32.u64 	%r121, %rd52;
	cvt.u32.u64 	%r122, %rd81;
	ld.const.u32 	%r123, [params+248];
	ld.const.v2.f32 	{%f673, %f674}, [params+232];
	mov.u32 	%r778, -1;
	ld.const.f32 	%f173, [params+240];
	mov.f32 	%f986, %f14;
	mov.f32 	%f987, %f15;
	mov.f32 	%f988, %f16;
	mov.f32 	%f1005, %f666;
	mov.f32 	%f1004, %f666;
	mov.f32 	%f1003, %f666;
	bra.uni 	$L__BB0_66;

$L__BB0_91:
	ld.local.v4.f32 	{%f986, %f987, %f988, %f806}, [%rd5+100];

$L__BB0_66:
	neg.ftz.f32 	%f676, %f988;
	neg.ftz.f32 	%f677, %f986;
	neg.ftz.f32 	%f678, %f987;
	st.local.v2.f32 	[%rd5+84], {%f677, %f678};
	st.local.f32 	[%rd5+92], %f676;
	st.local.v2.f32 	[%rd5+132], {%f666, %f666};
	mov.f32 	%f1002, 0f5A0E1BCA;
	mov.u32 	%r650, 1510874058;
	st.local.u32 	[%rd5+80], %r650;
	and.b32  	%r128, %r771, 822083586;
	st.local.u32 	[%rd5+-16], %r128;
	setp.lt.s32 	%p57, %r778, 0;
	@%p57 bra 	$L__BB0_71;

	or.b32  	%r651, %r128, 4096;
	st.local.u32 	[%rd5+-16], %r651;
	mul.wide.s32 	%rd53, %r778, 16;
	add.s64 	%rd11, %rd1, %rd53;
	ld.local.v4.f32 	{%f680, %f681, %f682, %f683}, [%rd11];
	add.s64 	%rd54, %rd2, %rd53;
	ld.local.v4.f32 	{%f688, %f689, %f690, %f691}, [%rd54];
	st.local.v4.f32 	[%rd5+52], {%f688, %f689, %f690, %f691};
	mul.wide.s32 	%rd55, %r778, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.local.f32 	%f190, [%rd56];
	st.local.v4.f32 	[%rd5+36], {%f680, %f681, %f682, %f190};
	st.local.f32 	[%rd5+132], %f683;
	setp.eq.s32 	%p58, %r778, 0;
	@%p58 bra 	$L__BB0_69;

	ld.local.f32 	%f696, [%rd11+-4];
	st.local.f32 	[%rd5+136], %f696;

$L__BB0_69:
	setp.leu.ftz.f32 	%p59, %f190, 0f00000000;
	@%p59 bra 	$L__BB0_71;

	ld.local.u32 	%r652, [%rd5];
	mad.lo.s32 	%r653, %r652, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r653;
	and.b32  	%r654, %r653, 16777215;
	cvt.rn.f32.u32 	%f698, %r654;
	mov.f32 	%f699, 0f4B800000;
	div.approx.ftz.f32 	%f700, %f698, %f699;
	lg2.approx.ftz.f32 	%f701, %f700;
	mul.ftz.f32 	%f702, %f701, 0fBF317218;
	mul.ftz.f32 	%f1002, %f702, %f190;

$L__BB0_71:
	ld.local.v4.f32 	{%f712, %f713, %f714, %f715}, [%rd5+68];
	mov.u32 	%r688, 1;
	mov.u32 	%r691, 2;
	mov.f32 	%f711, 0f00000000;
	mov.u32 	%r693, 4;
	mov.u32 	%r697, -1;
	// begin inline asm
	call(%r655,%r656,%r657,%r658,%r659,%r660,%r661,%r662,%r663,%r664,%r665,%r666,%r667,%r668,%r669,%r670,%r671,%r672,%r673,%r674,%r675,%r676,%r677,%r678,%r679,%r680,%r681,%r682,%r683,%r684,%r685,%r686),_optix_trace_typed_32,(%r547,%rd10,%f712,%f713,%f714,%f986,%f987,%f988,%f170,%f1002,%f711,%r688,%r547,%r547,%r691,%r547,%r693,%r121,%r122,%r697,%r697,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547);
	// end inline asm
	ld.local.u32 	%r726, [%rd5+16];
	add.s32 	%r161, %r726, 1;
	st.local.u32 	[%rd5+16], %r161;
	setp.ne.s32 	%p60, %r726, 0;
	@%p60 bra 	$L__BB0_73;

	ld.local.v4.f32 	{%f716, %f717, %f718, %f719}, [%rd5+68];
	add.ftz.f32 	%f1001, %f1001, %f716;
	add.ftz.f32 	%f1000, %f1000, %f717;
	add.ftz.f32 	%f999, %f999, %f718;
	mov.u32 	%r775, %r658;
	mov.u32 	%r776, %r657;

$L__BB0_73:
	ld.local.u32 	%r166, [%rd5+-16];
	and.b32  	%r771, %r166, -805306369;
	st.local.u32 	[%rd5+-16], %r771;
	and.b32  	%r727, %r166, 4096;
	setp.eq.s32 	%p61, %r727, 0;
	@%p61 bra 	$L__BB0_81;

	and.b32  	%r168, %r166, 512;
	setp.eq.s32 	%p62, %r168, 0;
	@%p62 bra 	$L__BB0_77;
	bra.uni 	$L__BB0_75;

$L__BB0_77:
	ld.local.f32 	%f1002, [%rd5+80];
	bra.uni 	$L__BB0_78;

$L__BB0_75:
	st.local.f32 	[%rd5+80], %f1002;
	ld.local.v4.f32 	{%f723, %f724, %f725, %f726}, [%rd5+100];
	ld.local.v4.f32 	{%f730, %f731, %f732, %f733}, [%rd5+68];
	fma.rn.ftz.f32 	%f737, %f1002, %f724, %f731;
	fma.rn.ftz.f32 	%f738, %f1002, %f723, %f730;
	st.local.v2.f32 	[%rd5+68], {%f738, %f737};
	fma.rn.ftz.f32 	%f739, %f1002, %f725, %f732;
	st.local.f32 	[%rd5+76], %f739;
	setp.lt.u32 	%p63, %r161, %r6;
	@%p63 bra 	$L__BB0_78;

	ld.local.v4.f32 	{%f740, %f741, %f742, %f743}, [%rd5+-28];
	add.ftz.f32 	%f747, %f674, %f741;
	add.ftz.f32 	%f748, %f673, %f740;
	st.local.v2.f32 	[%rd5+-28], {%f748, %f747};
	add.ftz.f32 	%f749, %f173, %f742;
	st.local.f32 	[%rd5+-20], %f749;

$L__BB0_78:
	ld.local.v4.f32 	{%f750, %f751, %f752, %f753}, [%rd5+36];
	add.ftz.f32 	%f757, %f750, 0f38D1B717;
	add.ftz.f32 	%f758, %f751, 0f38D1B717;
	add.ftz.f32 	%f759, %f752, 0f38D1B717;
	neg.ftz.f32 	%f760, %f1002;
	div.approx.ftz.f32 	%f761, %f760, %f757;
	div.approx.ftz.f32 	%f762, %f760, %f758;
	div.approx.ftz.f32 	%f763, %f760, %f759;
	mul.ftz.f32 	%f764, %f761, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f201, %f764;
	mul.ftz.f32 	%f765, %f762, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f202, %f765;
	mul.ftz.f32 	%f766, %f763, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f203, %f766;
	mul.ftz.f32 	%f1003, %f1003, %f201;
	mul.ftz.f32 	%f1004, %f1004, %f202;
	mul.ftz.f32 	%f1005, %f1005, %f203;
	and.b32  	%r728, %r166, 16777216;
	setp.eq.s32 	%p64, %r728, 0;
	@%p64 bra 	$L__BB0_81;

	ld.local.v4.f32 	{%f767, %f768, %f769, %f770}, [%rd5+-12];
	mul.ftz.f32 	%f774, %f202, %f768;
	mul.ftz.f32 	%f775, %f201, %f767;
	st.local.v2.f32 	[%rd5+-12], {%f775, %f774};
	mul.ftz.f32 	%f776, %f203, %f769;
	st.local.f32 	[%rd5+-4], %f776;
	@%p62 bra 	$L__BB0_81;

	and.b32  	%r771, %r166, -822083585;
	st.local.u32 	[%rd5+-16], %r771;

$L__BB0_81:
	ld.local.v4.f32 	{%f777, %f778, %f779, %f780}, [%rd5+-28];
	fma.rn.ftz.f32 	%f989, %f1003, %f777, %f989;
	fma.rn.ftz.f32 	%f990, %f1004, %f778, %f990;
	fma.rn.ftz.f32 	%f991, %f1005, %f779, %f991;
	ld.local.f32 	%f784, [%rd5+32];
	setp.le.ftz.f32 	%p66, %f784, 0f00000000;
	setp.lt.s32 	%p67, %r771, 0;
	or.pred  	%p68, %p67, %p66;
	@%p68 bra 	$L__BB0_92;

	ld.local.v4.f32 	{%f785, %f786, %f787, %f788}, [%rd5+20];
	setp.eq.ftz.f32 	%p69, %f785, 0f00000000;
	setp.eq.ftz.f32 	%p70, %f786, 0f00000000;
	setp.eq.ftz.f32 	%p71, %f787, 0f00000000;
	and.pred  	%p72, %p69, %p70;
	and.pred  	%p73, %p71, %p72;
	@%p73 bra 	$L__BB0_92;

	mul.ftz.f32 	%f1003, %f1003, %f785;
	mul.ftz.f32 	%f1004, %f1004, %f786;
	mul.ftz.f32 	%f1005, %f1005, %f787;
	setp.ge.u32 	%p74, %r123, %r161;
	@%p74 bra 	$L__BB0_86;

	max.ftz.f32 	%f789, %f1003, %f1004;
	max.ftz.f32 	%f219, %f789, %f1005;
	ld.local.u32 	%r729, [%rd5];
	mad.lo.s32 	%r730, %r729, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r730;
	and.b32  	%r731, %r730, 16777215;
	cvt.rn.f32.u32 	%f790, %r731;
	mov.f32 	%f791, 0f4B800000;
	div.approx.ftz.f32 	%f792, %f790, %f791;
	setp.lt.ftz.f32 	%p75, %f219, %f792;
	@%p75 bra 	$L__BB0_92;

	rcp.approx.ftz.f32 	%f793, %f219;
	mul.ftz.f32 	%f1003, %f1003, %f793;
	mul.ftz.f32 	%f1004, %f1004, %f793;
	mul.ftz.f32 	%f1005, %f1005, %f793;

$L__BB0_86:
	and.b32  	%r732, %r771, 288;
	setp.ne.s32 	%p76, %r732, 256;
	@%p76 bra 	$L__BB0_90;

	and.b32  	%r733, %r771, 16;
	setp.eq.s32 	%p77, %r733, 0;
	@%p77 bra 	$L__BB0_89;
	bra.uni 	$L__BB0_88;

$L__BB0_89:
	add.s32 	%r743, %r778, -1;
	max.s32 	%r778, %r743, -1;
	bra.uni 	$L__BB0_90;

$L__BB0_88:
	add.s32 	%r734, %r778, 1;
	min.s32 	%r778, %r734, 3;
	mul.wide.s32 	%rd58, %r778, 16;
	add.s64 	%rd59, %rd1, %rd58;
	ld.local.v4.u32 	{%r735, %r736, %r737, %r738}, [%rd5+116];
	st.local.v4.u32 	[%rd59], {%r735, %r736, %r737, %r738};
	ld.local.v4.f32 	{%f794, %f795, %f796, %f797}, [%rd5+52];
	add.s64 	%rd60, %rd2, %rd58;
	st.local.v4.f32 	[%rd60], {%f794, %f795, %f796, %f797};
	ld.local.f32 	%f802, [%rd5+48];
	mul.wide.s32 	%rd61, %r778, 4;
	add.s64 	%rd62, %rd3, %rd61;
	st.local.f32 	[%rd62], %f802;

$L__BB0_90:
	setp.ge.u32 	%p78, %r161, %r6;
	@%p78 bra 	$L__BB0_92;
	bra.uni 	$L__BB0_91;

$L__BB0_92:
	ld.local.f32 	%f1015, [%rd5+96];
	setp.eq.ftz.f32 	%p79, %f984, %f985;
	@%p79 bra 	$L__BB0_94;

	mul.ftz.f32 	%f1015, %f1015, 0f3F000000;
	st.local.f32 	[%rd5+96], %f1015;

$L__BB0_94:
	add.ftz.f32 	%f807, %f984, %f985;
	add.ftz.f32 	%f808, %f807, %f1015;
	rcp.approx.ftz.f32 	%f809, %f808;
	mul.ftz.f32 	%f810, %f958, %f985;
	fma.rn.ftz.f32 	%f811, %f932, %f984, %f810;
	mul.ftz.f32 	%f812, %f959, %f985;
	fma.rn.ftz.f32 	%f813, %f933, %f984, %f812;
	mul.ftz.f32 	%f814, %f960, %f985;
	fma.rn.ftz.f32 	%f815, %f934, %f984, %f814;
	fma.rn.ftz.f32 	%f816, %f989, %f1015, %f811;
	fma.rn.ftz.f32 	%f817, %f990, %f1015, %f813;
	fma.rn.ftz.f32 	%f818, %f991, %f1015, %f815;
	mul.ftz.f32 	%f932, %f809, %f816;
	mul.ftz.f32 	%f933, %f809, %f817;
	mul.ftz.f32 	%f934, %f809, %f818;
	mul.ftz.f32 	%f819, %f655, %f985;
	fma.rn.ftz.f32 	%f820, %f1024, %f984, %f819;
	mul.ftz.f32 	%f821, %f656, %f985;
	fma.rn.ftz.f32 	%f822, %f1023, %f984, %f821;
	mul.ftz.f32 	%f823, %f657, %f985;
	fma.rn.ftz.f32 	%f824, %f1022, %f984, %f823;
	ld.local.v4.f32 	{%f825, %f826, %f827, %f828}, [%rd5+-12];
	fma.rn.ftz.f32 	%f832, %f1015, %f825, %f820;
	fma.rn.ftz.f32 	%f833, %f1015, %f826, %f822;
	fma.rn.ftz.f32 	%f834, %f1015, %f827, %f824;
	mul.ftz.f32 	%f1024, %f809, %f832;
	mul.ftz.f32 	%f1023, %f809, %f833;
	mul.ftz.f32 	%f1022, %f809, %f834;
	mul.ftz.f32 	%f835, %f659, %f985;
	fma.rn.ftz.f32 	%f836, %f1027, %f984, %f835;
	mul.ftz.f32 	%f837, %f660, %f985;
	fma.rn.ftz.f32 	%f838, %f1026, %f984, %f837;
	mul.ftz.f32 	%f839, %f661, %f985;
	fma.rn.ftz.f32 	%f840, %f1025, %f984, %f839;
	ld.local.v4.f32 	{%f841, %f842, %f843, %f844}, [%rd5+4];
	fma.rn.ftz.f32 	%f848, %f1015, %f841, %f836;
	fma.rn.ftz.f32 	%f849, %f1015, %f842, %f838;
	fma.rn.ftz.f32 	%f850, %f1015, %f843, %f840;
	mul.ftz.f32 	%f1027, %f809, %f848;
	mul.ftz.f32 	%f1026, %f809, %f849;
	mul.ftz.f32 	%f1025, %f809, %f850;
	mul.ftz.f32 	%f1001, %f1001, 0f3EAAAAAB;
	mul.ftz.f32 	%f1000, %f1000, 0f3EAAAAAB;
	mul.ftz.f32 	%f999, %f999, 0f3EAAAAAB;

$L__BB0_95:
	cvt.u64.u32 	%rd78, %r179;
	mul.ftz.f32 	%f855, %f1027, %f1027;
	fma.rn.ftz.f32 	%f856, %f1026, %f1026, %f855;
	fma.rn.ftz.f32 	%f857, %f1025, %f1025, %f856;
	rsqrt.approx.ftz.f32 	%f858, %f857;
	mul.ftz.f32 	%f263, %f1027, %f858;
	mul.ftz.f32 	%f264, %f1026, %f858;
	mul.ftz.f32 	%f265, %f1025, %f858;
	ld.const.u32 	%r178, [params];
	setp.eq.s32 	%p80, %r178, 0;
	ld.const.u64 	%rd63, [params+24];
	cvta.to.global.u64 	%rd64, %rd63;
	shl.b64 	%rd65, %rd78, 4;
	add.s64 	%rd12, %rd64, %rd65;
	mov.f32 	%f1028, 0f00000000;
	mov.f32 	%f1029, %f1028;
	mov.f32 	%f1030, %f1028;
	mov.f32 	%f1031, %f1028;
	@%p80 bra 	$L__BB0_97;

	ld.global.v4.f32 	{%f1028, %f1029, %f1030, %f1031}, [%rd12];

$L__BB0_97:
	abs.ftz.f32 	%f863, %f932;
	abs.ftz.f32 	%f864, %f933;
	abs.ftz.f32 	%f865, %f934;
	setp.eq.ftz.f32 	%p81, %f865, 0f7F800000;
	setp.eq.ftz.f32 	%p82, %f864, 0f7F800000;
	setp.eq.ftz.f32 	%p83, %f863, 0f7F800000;
	setp.gtu.ftz.f32 	%p84, %f865, 0f7F800000;
	setp.gtu.ftz.f32 	%p85, %f864, 0f7F800000;
	setp.gtu.ftz.f32 	%p86, %f863, 0f7F800000;
	or.pred  	%p87, %p86, %p85;
	or.pred  	%p88, %p87, %p84;
	or.pred  	%p89, %p88, %p83;
	or.pred  	%p90, %p89, %p82;
	or.pred  	%p91, %p90, %p81;
	selp.f32 	%f866, 0f00000000, %f932, %p91;
	selp.f32 	%f867, 0f00000000, %f933, %p91;
	selp.f32 	%f868, 0f00000000, %f934, %p91;
	selp.f32 	%f869, 0f00000000, 0f3F800000, %p91;
	add.ftz.f32 	%f870, %f869, %f1031;
	add.ftz.f32 	%f871, %f868, %f1030;
	add.ftz.f32 	%f872, %f867, %f1029;
	add.ftz.f32 	%f873, %f866, %f1028;
	st.global.v4.f32 	[%rd12], {%f873, %f872, %f871, %f870};
	ld.const.u64 	%rd13, [params+32];
	setp.eq.s64 	%p92, %rd13, 0;
	@%p92 bra 	$L__BB0_101;

	cvta.to.global.u64 	%rd66, %rd13;
	add.s64 	%rd14, %rd66, %rd65;
	mov.f32 	%f1032, 0f00000000;
	mov.f32 	%f1033, %f1032;
	mov.f32 	%f1034, %f1032;
	mov.f32 	%f1035, %f1032;
	@%p80 bra 	$L__BB0_100;

	ld.global.v4.f32 	{%f1032, %f1033, %f1034, %f881}, [%rd14];
	add.ftz.f32 	%f1035, %f881, 0f00000000;

$L__BB0_100:
	abs.ftz.f32 	%f883, %f1024;
	abs.ftz.f32 	%f884, %f1023;
	abs.ftz.f32 	%f885, %f1022;
	setp.eq.ftz.f32 	%p94, %f885, 0f7F800000;
	setp.eq.ftz.f32 	%p95, %f884, 0f7F800000;
	setp.eq.ftz.f32 	%p96, %f883, 0f7F800000;
	setp.gtu.ftz.f32 	%p97, %f885, 0f7F800000;
	setp.gtu.ftz.f32 	%p98, %f884, 0f7F800000;
	setp.gtu.ftz.f32 	%p99, %f883, 0f7F800000;
	or.pred  	%p100, %p99, %p98;
	or.pred  	%p101, %p100, %p97;
	or.pred  	%p102, %p101, %p96;
	or.pred  	%p103, %p102, %p95;
	or.pred  	%p104, %p103, %p94;
	selp.f32 	%f886, 0f00000000, %f1024, %p104;
	selp.f32 	%f887, 0f00000000, %f1023, %p104;
	selp.f32 	%f888, 0f00000000, %f1022, %p104;
	add.ftz.f32 	%f889, %f888, %f1034;
	add.ftz.f32 	%f890, %f887, %f1033;
	add.ftz.f32 	%f891, %f886, %f1032;
	st.global.v4.f32 	[%rd14], {%f891, %f890, %f889, %f1035};

$L__BB0_101:
	ld.const.u64 	%rd15, [params+40];
	setp.eq.s64 	%p105, %rd15, 0;
	@%p105 bra 	$L__BB0_105;

	cvta.to.global.u64 	%rd68, %rd15;
	add.s64 	%rd16, %rd68, %rd65;
	mov.f32 	%f1036, 0f00000000;
	mov.f32 	%f1037, %f1036;
	mov.f32 	%f1038, %f1036;
	mov.f32 	%f1039, %f1036;
	@%p80 bra 	$L__BB0_104;

	ld.global.v4.f32 	{%f1036, %f1037, %f1038, %f899}, [%rd16];
	add.ftz.f32 	%f1039, %f899, 0f00000000;

$L__BB0_104:
	abs.ftz.f32 	%f901, %f263;
	abs.ftz.f32 	%f902, %f264;
	abs.ftz.f32 	%f903, %f265;
	setp.eq.ftz.f32 	%p107, %f903, 0f7F800000;
	setp.eq.ftz.f32 	%p108, %f902, 0f7F800000;
	setp.eq.ftz.f32 	%p109, %f901, 0f7F800000;
	setp.gtu.ftz.f32 	%p110, %f903, 0f7F800000;
	setp.gtu.ftz.f32 	%p111, %f902, 0f7F800000;
	setp.gtu.ftz.f32 	%p112, %f901, 0f7F800000;
	or.pred  	%p113, %p112, %p111;
	or.pred  	%p114, %p113, %p110;
	or.pred  	%p115, %p114, %p109;
	or.pred  	%p116, %p115, %p108;
	or.pred  	%p117, %p116, %p107;
	selp.f32 	%f904, 0f00000000, %f263, %p117;
	selp.f32 	%f905, 0f00000000, %f264, %p117;
	selp.f32 	%f906, 0f00000000, %f265, %p117;
	add.ftz.f32 	%f907, %f906, %f1038;
	add.ftz.f32 	%f908, %f905, %f1037;
	add.ftz.f32 	%f909, %f904, %f1036;
	st.global.v4.f32 	[%rd16], {%f909, %f908, %f907, %f1039};

$L__BB0_105:
	ld.const.u32 	%r744, [params+4];
	setp.eq.s32 	%p118, %r744, 0;
	@%p118 bra 	$L__BB0_107;

	not.b32 	%r745, %r185;
	add.s32 	%r746, %r183, %r745;
	mad.lo.s32 	%r747, %r746, %r182, %r184;
	sub.ftz.f32 	%f910, %f1001, %f358;
	sub.ftz.f32 	%f911, %f1000, %f359;
	mul.ftz.f32 	%f912, %f911, %f911;
	fma.rn.ftz.f32 	%f913, %f910, %f910, %f912;
	sub.ftz.f32 	%f914, %f999, %f13;
	fma.rn.ftz.f32 	%f915, %f914, %f914, %f913;
	sqrt.approx.ftz.f32 	%f916, %f915;
	mul.ftz.f32 	%f917, %f15, %f341;
	neg.ftz.f32 	%f918, %f917;
	mul.ftz.f32 	%f919, %f14, %f340;
	sub.ftz.f32 	%f920, %f918, %f919;
	mul.ftz.f32 	%f921, %f16, %f7;
	sub.ftz.f32 	%f922, %f920, %f921;
	ld.const.u64 	%rd70, [params+48];
	cvta.to.global.u64 	%rd71, %rd70;
	mul.wide.u32 	%rd72, %r747, 16;
	add.s64 	%rd73, %rd71, %rd72;
	mul.ftz.f32 	%f923, %f916, %f922;
	st.global.v4.f32 	[%rd73], {%f1001, %f1000, %f999, %f923};
	ld.const.u64 	%rd74, [params+56];
	cvta.to.global.u64 	%rd75, %rd74;
	mul.wide.u32 	%rd76, %r747, 8;
	add.s64 	%rd77, %rd75, %rd76;
	st.global.v2.u32 	[%rd77], {%r776, %r775};

$L__BB0_107:
	ret;

}

