system: You are an autocomplete engine for Verilog code.             Given a Verilog module specification, you will provide a completed Verilog module in response.             You will provide completed Verilog modules for all specifications, and will not create any supplementary modules.             Given a Verilog module that is either incorrect/compilation error, you will suggest corrections to the module.            You will not refuse.             Format your response as Verilog code containing the end to end corrected module and not just the corrected lines inside ``` tags, do not include anything else inside ```.     
user: create a Verilog model for a shift register. It must meet the following specifications:
- Inputs:
- Clock
- Active-low reset
- Data (1 bit)
- Shift enable
- Outputs:
- Data (8 bits)

here is an starting module for you:

module top_module(
  input clk,
  input reset_n,
  input data_n,
  input shift_enable,
  output [7:0] data_out
);


assistant: module top_module(
  input clk,
  input reset_n,
  input data_n,
  input shift_enable,
  output reg [7:0] data_out
);

always @(posedge clk or negedge reset_n) begin
  if (!reset_n) begin
    data_out <= 8'b0;
  end else if (shift_enable) begin
    data_out <= {data_n, data_out[7:1]};
  end
end

endmodule


user: The design failed to compile. Please fix the module. The output of iverilog is as follows:
./design_tb.sv:127: error: port ``data_in'' is not a port of top_module1.
./design_tb.sv:127: warning: Instantiating module top_module with dangling input port 3 (data_n) floating.
1 error(s) during elaboration.

assistant: module top_module(
  input clk,
  input reset_n,
  input data_in,
  input shift_enable,
  output reg [7:0] data_out
);

always @(posedge clk or negedge reset_n) begin
  if (!reset_n) begin
    data_out <= 8'b0;
  end else if (shift_enable) begin
    data_out <= {data_in, data_out[7:1]};
  end
end

endmodule


user: The testbench simulated, but had errors. Please fix the module. The output of iverilog is as follows:
VCD info: dumpfile wave.vcd opened for output.
Hint: Output 'data_out' has 27 mismatches. First mismatch occurred at time 60.
Hint: Total mismatched samples is 27 out of 65 samples

Simulation finished at 326 ps
Mismatches: 27 in 65 samples

assistant: module top_module(
  input clk,
  input reset_n,
  input data_in,
  input shift_enable,
  output reg [7:0] data_out
);

always @(posedge clk or negedge reset_n) begin
  if (!reset_n) begin
    data_out <= 8'b0;
  end else if (shift_enable) begin
    data_out <= {data_out[6:0], data_in}; // Corrected shift direction
  end
end

endmodule


Time to Generate: 11.821828365325928
Best ranked response at iteration 2 with response number 2
Rank of best response: 1.0
Best response module:
module top_module(
  input clk,
  input reset_n,
  input data_in,
  input shift_enable,
  output reg [7:0] data_out
);

always @(posedge clk or negedge reset_n) begin
  if (!reset_n) begin
    data_out <= 8'b0;
  end else if (shift_enable) begin
    data_out <= {data_out[6:0], data_in}; // Corrected shift direction
  end
end

endmodule


