<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Software Ontwikkeling: TIM_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="placeholder.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Software Ontwikkeling
   &#160;<span id="projectnumber">0</span>
   </div>
   <div id="projectbrief">placeholder</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">TIM_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group__CMSIS.html">CMSIS</a> &raquo; <a class="el" href="group__stm32f4xx.html">Stm32f4xx</a> &raquo; <a class="el" href="group__Peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>TIM.  
 <a href="structTIM__TypeDef.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a410988826004fdd21d55071215144ba9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a410988826004fdd21d55071215144ba9">CR1</a></td></tr>
<tr class="separator:a410988826004fdd21d55071215144ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88caad1e82960cc6df99d935ece26c1b"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a88caad1e82960cc6df99d935ece26c1b">RESERVED0</a></td></tr>
<tr class="separator:a88caad1e82960cc6df99d935ece26c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a954eb69fd4e2e6b43ba6c80986f691d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a954eb69fd4e2e6b43ba6c80986f691d8">CR2</a></td></tr>
<tr class="separator:a954eb69fd4e2e6b43ba6c80986f691d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59c46ac3a56c6966a7f8f379a2fd1e3e"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a59c46ac3a56c6966a7f8f379a2fd1e3e">RESERVED1</a></td></tr>
<tr class="separator:a59c46ac3a56c6966a7f8f379a2fd1e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a476012f1b4567ffc21ded0b5fd50985e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a476012f1b4567ffc21ded0b5fd50985e">SMCR</a></td></tr>
<tr class="separator:a476012f1b4567ffc21ded0b5fd50985e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af62f86f55f2a387518f3de10d916eb7c"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#af62f86f55f2a387518f3de10d916eb7c">RESERVED2</a></td></tr>
<tr class="separator:af62f86f55f2a387518f3de10d916eb7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25b145e57a694bb384eee08fcd107c3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a25b145e57a694bb384eee08fcd107c3a">DIER</a></td></tr>
<tr class="separator:a25b145e57a694bb384eee08fcd107c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f952613a22049f3ea2b50b7e0d10472"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a8f952613a22049f3ea2b50b7e0d10472">RESERVED3</a></td></tr>
<tr class="separator:a8f952613a22049f3ea2b50b7e0d10472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af686e22c1792dc59dfeffe451d47cf13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#af686e22c1792dc59dfeffe451d47cf13">SR</a></td></tr>
<tr class="separator:af686e22c1792dc59dfeffe451d47cf13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36afe894c9b0878347d0c038c80e4c22"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a36afe894c9b0878347d0c038c80e4c22">RESERVED4</a></td></tr>
<tr class="separator:a36afe894c9b0878347d0c038c80e4c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a724fd21b7131fb9ac78c1b661dee3a8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a724fd21b7131fb9ac78c1b661dee3a8d">EGR</a></td></tr>
<tr class="separator:a724fd21b7131fb9ac78c1b661dee3a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15944db86d7a7a69db35512f68eca15c"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a15944db86d7a7a69db35512f68eca15c">RESERVED5</a></td></tr>
<tr class="separator:a15944db86d7a7a69db35512f68eca15c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9094f9bb312461d2fc1499f5f8d91c64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a></td></tr>
<tr class="separator:a9094f9bb312461d2fc1499f5f8d91c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fd09a4911f813464a454b507832a0b9"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a7fd09a4911f813464a454b507832a0b9">RESERVED6</a></td></tr>
<tr class="separator:a7fd09a4911f813464a454b507832a0b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22bb9f39aae46365d3ec3c5973f90039"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a22bb9f39aae46365d3ec3c5973f90039">CCMR2</a></td></tr>
<tr class="separator:a22bb9f39aae46365d3ec3c5973f90039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4157fa8f6e188281292f019ea24f5599"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a4157fa8f6e188281292f019ea24f5599">RESERVED7</a></td></tr>
<tr class="separator:a4157fa8f6e188281292f019ea24f5599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a7ebf9d3041dc20da591668d916f5bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a2a7ebf9d3041dc20da591668d916f5bc">CCER</a></td></tr>
<tr class="separator:a2a7ebf9d3041dc20da591668d916f5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac708e4f0f142ac14d7e1c46778ed6f96"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#ac708e4f0f142ac14d7e1c46778ed6f96">RESERVED8</a></td></tr>
<tr class="separator:ac708e4f0f142ac14d7e1c46778ed6f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fdd2a7fb88d28670b472aaac0d9d262"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a6fdd2a7fb88d28670b472aaac0d9d262">CNT</a></td></tr>
<tr class="separator:a6fdd2a7fb88d28670b472aaac0d9d262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad58e05db30d309608402a69d87c36505"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#ad58e05db30d309608402a69d87c36505">PSC</a></td></tr>
<tr class="separator:ad58e05db30d309608402a69d87c36505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6754dd714ff0885e8e511977d2f393ce"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a6754dd714ff0885e8e511977d2f393ce">RESERVED9</a></td></tr>
<tr class="separator:a6754dd714ff0885e8e511977d2f393ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a42766a6ca3c7fe10a810ebd6b9d627"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a6a42766a6ca3c7fe10a810ebd6b9d627">ARR</a></td></tr>
<tr class="separator:a6a42766a6ca3c7fe10a810ebd6b9d627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6957ece6ee709031ab5241d6019fcce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#aa6957ece6ee709031ab5241d6019fcce">RCR</a></td></tr>
<tr class="separator:aa6957ece6ee709031ab5241d6019fcce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0e228ff39a37b472aa48ba3afd18333"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#ab0e228ff39a37b472aa48ba3afd18333">RESERVED10</a></td></tr>
<tr class="separator:ab0e228ff39a37b472aa48ba3afd18333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dd9c06729a5eb6179c6d0d60faca7ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a></td></tr>
<tr class="separator:a0dd9c06729a5eb6179c6d0d60faca7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d1171e9a61538424b8ef1f2571986d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a4d1171e9a61538424b8ef1f2571986d0">CCR2</a></td></tr>
<tr class="separator:a4d1171e9a61538424b8ef1f2571986d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac83441bfb8d0287080dcbd945a272a74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#ac83441bfb8d0287080dcbd945a272a74">CCR3</a></td></tr>
<tr class="separator:ac83441bfb8d0287080dcbd945a272a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ba381c3f312fdf5e0b4119641b3b0aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a></td></tr>
<tr class="separator:a5ba381c3f312fdf5e0b4119641b3b0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32bbedb8b418359c6873375ec949cf8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a32bbedb8b418359c6873375ec949cf8b">BDTR</a></td></tr>
<tr class="separator:a32bbedb8b418359c6873375ec949cf8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a96436f300141eb48768ffa90ee6e71"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a7a96436f300141eb48768ffa90ee6e71">RESERVED11</a></td></tr>
<tr class="separator:a7a96436f300141eb48768ffa90ee6e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3186a43824621f049e7eff37c88ad4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#ad3186a43824621f049e7eff37c88ad4e">DCR</a></td></tr>
<tr class="separator:ad3186a43824621f049e7eff37c88ad4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a994061b8b26ae9b2e8ddb981cb3eec11"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a994061b8b26ae9b2e8ddb981cb3eec11">RESERVED12</a></td></tr>
<tr class="separator:a994061b8b26ae9b2e8ddb981cb3eec11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e0fbb52e6dd4bdabcb3f3b2f4bae40c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a4e0fbb52e6dd4bdabcb3f3b2f4bae40c">DMAR</a></td></tr>
<tr class="separator:a4e0fbb52e6dd4bdabcb3f3b2f4bae40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a831b0a42a5428fbbfd550b7a9c8108"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a5a831b0a42a5428fbbfd550b7a9c8108">RESERVED13</a></td></tr>
<tr class="separator:a5a831b0a42a5428fbbfd550b7a9c8108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a145760563b46fcdeedddf7c92ee68d61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a145760563b46fcdeedddf7c92ee68d61">OR</a></td></tr>
<tr class="separator:a145760563b46fcdeedddf7c92ee68d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a548510ebbe395a3947dbbc49fcccec0d"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a548510ebbe395a3947dbbc49fcccec0d">RESERVED14</a></td></tr>
<tr class="separator:a548510ebbe395a3947dbbc49fcccec0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>TIM. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a6a42766a6ca3c7fe10a810ebd6b9d627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a42766a6ca3c7fe10a810ebd6b9d627">&#9670;&nbsp;</a></span>ARR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::ARR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM auto-reload register, Address offset: 0x2C </p>

</div>
</div>
<a id="a32bbedb8b418359c6873375ec949cf8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32bbedb8b418359c6873375ec949cf8b">&#9670;&nbsp;</a></span>BDTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::BDTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM break and dead-time register, Address offset: 0x44 </p>

</div>
</div>
<a id="a2a7ebf9d3041dc20da591668d916f5bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a7ebf9d3041dc20da591668d916f5bc">&#9670;&nbsp;</a></span>CCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::CCER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare enable register, Address offset: 0x20 </p>

</div>
</div>
<a id="a9094f9bb312461d2fc1499f5f8d91c64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9094f9bb312461d2fc1499f5f8d91c64">&#9670;&nbsp;</a></span>CCMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::CCMR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare mode register 1, Address offset: 0x18 </p>

</div>
</div>
<a id="a22bb9f39aae46365d3ec3c5973f90039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22bb9f39aae46365d3ec3c5973f90039">&#9670;&nbsp;</a></span>CCMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::CCMR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare mode register 2, Address offset: 0x1C </p>

</div>
</div>
<a id="a0dd9c06729a5eb6179c6d0d60faca7ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dd9c06729a5eb6179c6d0d60faca7ed">&#9670;&nbsp;</a></span>CCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::CCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 1, Address offset: 0x34 </p>

</div>
</div>
<a id="a4d1171e9a61538424b8ef1f2571986d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d1171e9a61538424b8ef1f2571986d0">&#9670;&nbsp;</a></span>CCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::CCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 2, Address offset: 0x38 </p>

</div>
</div>
<a id="ac83441bfb8d0287080dcbd945a272a74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac83441bfb8d0287080dcbd945a272a74">&#9670;&nbsp;</a></span>CCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::CCR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 3, Address offset: 0x3C </p>

</div>
</div>
<a id="a5ba381c3f312fdf5e0b4119641b3b0aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ba381c3f312fdf5e0b4119641b3b0aa">&#9670;&nbsp;</a></span>CCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::CCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 4, Address offset: 0x40 </p>

</div>
</div>
<a id="a6fdd2a7fb88d28670b472aaac0d9d262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fdd2a7fb88d28670b472aaac0d9d262">&#9670;&nbsp;</a></span>CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM counter register, Address offset: 0x24 </p>

</div>
</div>
<a id="a410988826004fdd21d55071215144ba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a410988826004fdd21d55071215144ba9">&#9670;&nbsp;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM control register 1, Address offset: 0x00 </p>

</div>
</div>
<a id="a954eb69fd4e2e6b43ba6c80986f691d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a954eb69fd4e2e6b43ba6c80986f691d8">&#9670;&nbsp;</a></span>CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM control register 2, Address offset: 0x04 </p>

</div>
</div>
<a id="ad3186a43824621f049e7eff37c88ad4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3186a43824621f049e7eff37c88ad4e">&#9670;&nbsp;</a></span>DCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::DCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM DMA control register, Address offset: 0x48 </p>

</div>
</div>
<a id="a25b145e57a694bb384eee08fcd107c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25b145e57a694bb384eee08fcd107c3a">&#9670;&nbsp;</a></span>DIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::DIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM DMA/interrupt enable register, Address offset: 0x0C </p>

</div>
</div>
<a id="a4e0fbb52e6dd4bdabcb3f3b2f4bae40c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e0fbb52e6dd4bdabcb3f3b2f4bae40c">&#9670;&nbsp;</a></span>DMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::DMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM DMA address for full transfer, Address offset: 0x4C </p>

</div>
</div>
<a id="a724fd21b7131fb9ac78c1b661dee3a8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a724fd21b7131fb9ac78c1b661dee3a8d">&#9670;&nbsp;</a></span>EGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::EGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM event generation register, Address offset: 0x14 </p>

</div>
</div>
<a id="a145760563b46fcdeedddf7c92ee68d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a145760563b46fcdeedddf7c92ee68d61">&#9670;&nbsp;</a></span>OR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::OR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM option register, Address offset: 0x50 </p>

</div>
</div>
<a id="ad58e05db30d309608402a69d87c36505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad58e05db30d309608402a69d87c36505">&#9670;&nbsp;</a></span>PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::PSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM prescaler, Address offset: 0x28 </p>

</div>
</div>
<a id="aa6957ece6ee709031ab5241d6019fcce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6957ece6ee709031ab5241d6019fcce">&#9670;&nbsp;</a></span>RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::RCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM repetition counter register, Address offset: 0x30 </p>

</div>
</div>
<a id="a88caad1e82960cc6df99d935ece26c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88caad1e82960cc6df99d935ece26c1b">&#9670;&nbsp;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x02 <br  />
 </p>

</div>
</div>
<a id="a59c46ac3a56c6966a7f8f379a2fd1e3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59c46ac3a56c6966a7f8f379a2fd1e3e">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x06 <br  />
 </p>

</div>
</div>
<a id="ab0e228ff39a37b472aa48ba3afd18333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0e228ff39a37b472aa48ba3afd18333">&#9670;&nbsp;</a></span>RESERVED10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x32 <br  />
 </p>

</div>
</div>
<a id="a7a96436f300141eb48768ffa90ee6e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a96436f300141eb48768ffa90ee6e71">&#9670;&nbsp;</a></span>RESERVED11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x46 <br  />
 </p>

</div>
</div>
<a id="a994061b8b26ae9b2e8ddb981cb3eec11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a994061b8b26ae9b2e8ddb981cb3eec11">&#9670;&nbsp;</a></span>RESERVED12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x4A <br  />
 </p>

</div>
</div>
<a id="a5a831b0a42a5428fbbfd550b7a9c8108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a831b0a42a5428fbbfd550b7a9c8108">&#9670;&nbsp;</a></span>RESERVED13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x4E <br  />
 </p>

</div>
</div>
<a id="a548510ebbe395a3947dbbc49fcccec0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a548510ebbe395a3947dbbc49fcccec0d">&#9670;&nbsp;</a></span>RESERVED14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x52 <br  />
 </p>

</div>
</div>
<a id="af62f86f55f2a387518f3de10d916eb7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af62f86f55f2a387518f3de10d916eb7c">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0A <br  />
 </p>

</div>
</div>
<a id="a8f952613a22049f3ea2b50b7e0d10472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f952613a22049f3ea2b50b7e0d10472">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0E <br  />
 </p>

</div>
</div>
<a id="a36afe894c9b0878347d0c038c80e4c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36afe894c9b0878347d0c038c80e4c22">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x12 <br  />
 </p>

</div>
</div>
<a id="a15944db86d7a7a69db35512f68eca15c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15944db86d7a7a69db35512f68eca15c">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x16 <br  />
 </p>

</div>
</div>
<a id="a7fd09a4911f813464a454b507832a0b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fd09a4911f813464a454b507832a0b9">&#9670;&nbsp;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1A <br  />
 </p>

</div>
</div>
<a id="a4157fa8f6e188281292f019ea24f5599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4157fa8f6e188281292f019ea24f5599">&#9670;&nbsp;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1E <br  />
 </p>

</div>
</div>
<a id="ac708e4f0f142ac14d7e1c46778ed6f96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac708e4f0f142ac14d7e1c46778ed6f96">&#9670;&nbsp;</a></span>RESERVED8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x22 <br  />
 </p>

</div>
</div>
<a id="a6754dd714ff0885e8e511977d2f393ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6754dd714ff0885e8e511977d2f393ce">&#9670;&nbsp;</a></span>RESERVED9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x2A <br  />
 </p>

</div>
</div>
<a id="a476012f1b4567ffc21ded0b5fd50985e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a476012f1b4567ffc21ded0b5fd50985e">&#9670;&nbsp;</a></span>SMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::SMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM slave mode control register, Address offset: 0x08 </p>

</div>
</div>
<a id="af686e22c1792dc59dfeffe451d47cf13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af686e22c1792dc59dfeffe451d47cf13">&#9670;&nbsp;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CMSIS__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM status register, Address offset: 0x10 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>app/Core/Inc/<a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
